.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, g++ 7.4.0-1ubuntu1~18.04.1 -O2)
.device 8k
.io_tile 1 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 3 0
000000000001100000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000010000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000100000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 0
000000000001000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000001000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.io_tile 16 0
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000001101000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.io_tile 17 0
000000000000000010
000000000000010000
000001011000000000
001011110000100001
000000000000001101
000000000011111000
001000000000000000
000000000001100000
000000000000000000
000100000000000000
000010000000000000
000001010000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000001000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000011000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000100000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 26 0
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001011000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000001000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 30 0
000001111001000010
000100000001100001
000000000000000000
000000000000000001
000000000010100001
000000000011110000
001101011000000000
000000000000000000
000000000000000010
000100000000000000
000001011011000010
000000000001010000
000001110000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 31 0
000001011000000010
000111110000000000
000000000000010000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000011000
000000000000000001
000000000000000010
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000010000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000010000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000001000000110010011000000000000001000000000
000000000000001111000010000000100000000000000000001000
111001000000001001100110010000000001000000001000000000
000000100000000001000010000000001111000000000000000000
010000000000001000000011100000001000000100101110000000
110000000000001111000000000001001001001000010000000000
000000000000000000000000000000001000000100101110000000
000000000000000000000000000101001001001000010000000000
000000001110000000000110100000001001000100101110100000
000000000000000000000000000001001000001000010000000000
000000000000000000000000000000001001000100101110000000
000000000000000000000000000101001000001000010010000000
000000000000000000000000000000001001000100101110000000
000000000000000000000000000001001001001000010000000000
110000000000000000000000010000001001000100101110000000
000000000000000000000010100101001001001000010000000000
.logic_tile 2 1
000000000000000000000110010000001010000011110000000000
000000000000000000000011010000010000000011110000100000
111000000110000000000000010000001000000011110000000010
000000000000000000000010000000010000000011110001000001
110000000000100000000000010000011100000011110010000000
110000000000000000000011110000010000000011110000000100
000000000000000000000000000000011110000011000101000000
000000000000000000000000000000001001000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010001000001001000100100100100000
000000000110000000010000000111011001001000010000000010
110000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 3 1
000000001111011000000110110001000001000000001000000000
000000001000001111000011000000101001000000000000001000
000000000000001011100011110101100000000000001000000000
000001001110000011000111010000001010000000000000000000
000000000001001111100000000111100000000000001000000000
000000000100100101000000000000001001000000000000000000
000000000000010011100000000011100001000000001000000000
000000000000101011100000000000101000000000000000000000
000000000110000011000000010101100000000000001000000000
000000000000000000100011100000001000000000000000000000
000000000000000000000000010011000000000000001000000000
000000000010000000000011110000101100000000000000000000
000001000000000000000000000001100001000000001000000000
000010000000001011000000000000101000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001111000000000000001110000000000000000000
.logic_tile 4 1
001000000000001000000000000000000000000000000000000000
000010000000001101000000000000000000000000000000000000
111010100001001001000000000011111011001011100000000010
000001000000000111100000000000001101001011100000000000
010000000010000000000000000000000000000000000000000000
100100000000000000000011010000000000000000000000000000
000000100000100011000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000010001101010110011000000000000
000000000000000000000011000001011101000000000000000001
000000000000000000000110100000000000000000000101000000
000000001000000001000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000111100011110001000000000000001000000000
000000000000000000100110000000000000000000000000001000
111000000001001001100110010000000000000000001000000000
000000000000000001000010000000001001000000000000000000
110000000000000000000000000000001000001100111101000000
110010000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100100000
000000001000000000000000000000001000110011000000000000
000000100000000000000000000000001001001100111100000010
000000000000000000000000000000001000110011000000000000
000000000000000000000010000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 6 1
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
111000000000000000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
111000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 7 1
000000000001010000000011110101001001001011100000000000
000000000000101011000111000000011101001011100000000010
111000000000000000000000000101001011001011100000000000
000000000000001101000010110000011110001011100000000100
010000000110000111000111100101001100001011100000000001
010000000000000111000100000000001000001011100000000000
000000000000000000010000000101011000000011110000000001
000000000000000000000000000000110000111100000000000000
000000001100000111100111000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000010010011011000000011110000000000
000000000001010000000011110000100000111100000010000000
000101000000000000000000000000011100000011110001000000
000000000000000000000000000000010000000011110000000000
000000000000011000000000000000000000000000000100000000
000000000000100111000000001011000000000010000010000000
.ramb_tile 8 1
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 9 1
001001001010001000000010110011111000000011110000000000
000010001010000001000111110000100000111100000000000000
111000000000000011100010110011101101001011100000100000
010000000001011101100111010000011011001011100000000000
001000000100000000000000010111111000001011100000000000
000100000000000111000010000000011000001011100000000000
000000000001101001100111110011111000001011100001000000
000000000001100111000010110000001111001011100000000000
000000000000000000000000010111101001001011100000100000
000000000000010000000011010000011010001011100000000000
000000000001011000000110000111011010000011110000000000
000000000010100011000011010000110000111100000000000000
000000000000000000000011110101011011001011100101000000
000000000000000000000111100000001101001011100000100000
111001000000011000000000000001101000001011100100100000
000000100000100011000000000000111011001011100000000010
.logic_tile 10 1
000000000000000000000011010111100001000000001000000000
000000000000000000000011110000001010000000000000001000
000100000000000000000011110101000001000000001000000000
000000001101000000000111100000001010000000000000000000
000000001000000111100010010101100000000000001000000000
000000000000000000010111100000101001000000000000000000
000000000000001011000000010011100000000000001000000000
000001000000001011100011110000001001000000000000000000
000000000000000000000000000111100001000000001000000000
000000001011010000000000000000101111000000000000000000
000010100000000001010000000111000000000000001000000000
000001100010001001000000000000101011000000000000000000
000000000000000000000010000001100001000000001000000000
000000000001000000000100000000101001000000000000000000
000000000000000000000010010101000001000000001000000000
000000001000001001000011010000101100000000000000000000
.logic_tile 11 1
000010100000000000000000000111101111000111010000000000
000001001010000011000000000000101000000111010000000000
111010000000001111100010100001111100000011110001000000
000010000000000111100111100000010000111100000000000000
000010100000001111000000000111111000000111010000000000
000001000000000001000011010000101000000111010001000000
001010000000000101100000000011001010000011110000000000
000010000001011011100011100000000000111100000000000001
000000001100000000000000010111111001000111010000100000
000000000000001111000010100000111111000111010000000000
000001000000010000000000010001101101001011100110000000
000010000000100000000011100000111010001011100000100100
000000000110001111000000000101101010001011100100000000
000000000000000111100000000000101110001011100011000000
110000100001010000000111110001111010001011100111000000
000000000010100000000111010000101011001011100000100000
.logic_tile 12 1
000000000000000000000111110000001110000011110000100001
000000000110000000000011110000010000000011110000000000
111101000000000111000110000000001010000011110000000000
000010100000000000000000000000010000000011110001000000
010000000100000111010111100011011001000111010000000000
010000000000000000100100000000011010000111010000000000
000000100001000101100110100000001010000011110000000000
000001000000000000000100000000000000000011110001000000
000000000000000111000111100000011000000011110010000011
000010000001000000000100000000000000000011110000000000
000100000001010000000010000000011100000011110000000000
000010101100100001000000000000000000000011110001000000
000100000000000000000000000011101101001011100000000000
000000000000000000000010000000111011001011100001000000
000000100000000000000000000000000000000000000100000000
000000000010000000010000001001000000000010000000000000
.logic_tile 13 1
000000000000000101100011110011100000000000001000000000
000010100000000000000110110000001001000000000000001000
000010100000000000000000000101001000001100111000000000
000000000000000000000000000000001100110011000000000001
001000100000000001000110100001001001001100111010000000
000000000011011011000000000000101010110011000000000000
000000000000000101100000000111001000001100111000000000
000000000000000000000000000000001010110011000001000000
000000001100000011100010100111001001001100111000000001
000000000000001111100000000000001100110011000000000000
000000000001010111000000000111001000001100111010000000
000000000110100101000000000000101000110011000000000000
000000000001000001000111010111001000001100111000000010
000000000000001001100011110000101011110011000000000000
000010000001010000000000000011001000001100111000000000
000001000001010000000000000000001101110011000010000000
.logic_tile 14 1
000000000000100111100000000000000000000000000000000000
000010101000010000100010010000000000000000000000000000
111110100000100011000000000011101001000111010001000000
000101000000010000000000000000011000000111010000000000
010000000000001000000111000000000000000000000000000000
110000000000000111010100000000000000000000000000000000
001000000000000000000000000000000000000000000110000000
000001000000000000010000000001000000000010000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000001000000
000010101000000000000000000000000000000000000110000000
000000000000000111010000000101000000000010000000000000
000000000000110000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
111000000000000000000110100000000000000000000000000000
000010101100000000000000000000000000000000000000000000
.logic_tile 15 1
001000000000000111100000010000001101000000110000000000
000000000000000000110011010000011001000000110000000000
111000000001011000000011000101111000000011110000000000
000010000000101111000010000000100000111100000000000000
010000001110000001100000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000010000000000001100010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000100000001010000000011100101011000001011100000000000
000100000000100000000000000000111010001011100000000000
110001000000000000000000001000000000000000000100000000
100010100101010000000000000111000000000010000000000000
000000000100000000000000001000000000000000000101000000
000000001100010000010000000101000000000010000000000000
110000000001000000000000000000000000000000000100000000
000100100000101111000000000001000000000010000000000010
.logic_tile 16 1
000000000000000111000000000101011100000011110001000000
000010101000001001000000000000100000111100000000000000
111000001011001101100000010011011001001011100000100000
000000001000000111000010100000001010001011100000000000
110000001010001000000110000111001010001011100000000100
010000000000001111000011100000001011001011100000000000
000100000001001000000000000001011100000011110000000000
000100000110100001000000000000000000111100000000000000
000000000001000000000000000001001110000011110000000000
000000000000000011000011110000010000111100000000000000
001110000001001101100000000000000000000000000000000000
000001001110000101000000000000000000000000000000000000
000001000100000000000000011000000000000000000100000100
000010000000000011000010101001000000000010000000000000
110000001010100000000000001000000000000000000100000010
000000000000010000000000000001000000000010000000000000
.logic_tile 17 1
000000000000000001000000000111100000000000001000000000
000000100000001001100011100000000000000000000000001000
000000000000000000000111100111000000000000001000000000
000000000001000000000100000000101000000000000000000000
000000000000000111100111100111001000111100001000000000
000000000000000000000000000000101000111100000000000000
000000001000000000000000000101001000111100001001000000
000010100000000000000000000000001000111100000000000000
000000000000100000000111000011001000111100001000000000
000000000000000000000100000000101000111100000000000000
000010000000000000000000000001001000111100001000000000
000001000000000000000000000000101000111100000000000000
000000000110000000000011000001101000111100001000000000
000000000000000000000010010000101000111100000001000000
000000000001000000000000000101001000111100001010000000
000000000010000001010000000000101000111100000000000000
.logic_tile 18 1
000000000000010000000000000101000000000000001000000000
000000000000100000000000000000100000000000000000001000
000100000000000011100000000000000001000000001000000000
000100000000000000100000000000001000000000000000000000
000000000000000000000000000000001000001100111000000000
000001000000000000010011100000001110110011000001000000
000010100110001000000000010000001001001100111000000000
000001000000001111000011110000001010110011000000000000
000000000000000000000000010000001001001100111000000000
000000000001010000000011100000001101110011000001000000
000000101010000101000000010000001001001100111000000000
000000100000010000000011000000001100110011000000000000
000000000000000111000000000000001000001100111000100000
000000000000000000000000000000001101110011000000000000
000100001110000000010000000000001001001100111000000000
000100000110000000000000000000001011110011000010000000
.logic_tile 19 1
000000000110000000000000010111101010000011110000000000
000000001010000000000011010000110000111100000000000000
111000100001010101100110000011001010001011100000000000
000010000000000000000000000000011010001011100000000000
010000000000001000000110100111011001001011100000000000
010000001010000001000011010000001011001011100000000000
000001000000000001100011001000000000000000000100000100
000010000000000011000000001001000000000010000000000000
000010101010001000000000001000000000000000000100100000
000000100011000111000000000111000000000010000000000000
000000000110000000000000001000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000001000000000000000000110000000
000000001110000111000000000101000000000010000000000000
110010000000001001010000011000000000000000000100000000
000011000000000001000010100101000000000010000010000000
.logic_tile 20 1
000011000000001111000000000111101111001011100000000100
000010000000000011100011110000101111001011100000000000
111000001001110000000000000011101100001011100000100000
010000001100100000000000000000111101001011100000000000
000001000110000101100111100111111011001011100010000000
000010000000000000000100000000111100001011100000000000
000110000000000001100110000000001000000011110000000000
000001000001001101000011110000010000000011110000000000
000000000000000001000110100011101101001011100000000000
000000000010001101000011110000001010001011100000000000
000010100000101111100000010101101010000011110000000000
000010000101000101100010110000110000111100000000000000
000000000000000000000000000001011010001011100100100000
000000001110001111000000000000001010001011100001000000
110000000000001000000110110001001101001011100100000010
000000001110000001000010110000001110001011100001000000
.logic_tile 21 1
000000000000000000000000000111000000000000001000000000
000000100000000000000000000000100000000000000000001000
000000000001010101100000000000000000000000001000000000
000000000000100000100000000000001110000000000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000010000000000001110110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110100000001001001100111000000000
000000000100000000000000000000001100110011000000000000
000001001010001000000000000000001001001100111000000000
000000100000000101000000000000001000110011000000000000
000010100000001101100000010000001000001100111000000000
000001000000000101010010100000001011110011000000000000
000000000000000000000000010000001001001100111000000000
000000001000000000000010100000001111110011000000000000
.logic_tile 22 1
000000100100001000000111110000001000000011110000000000
000001000000000011000010000000010000000011110000000000
000000000100000101100000000000011010000011110000000000
000000100010000000000000000000010000000011110000000000
000000000000001000000011000000011010000011110000000000
000000000110000001010000000000000000000011110000000000
000100000001011011000110110000011010000011110000000000
000100000000101111000111000000000000000011110000000000
000010100000000000000000000000011110000011110000000000
000001000110000000000000000000010000000011110000000000
000001000000000000000000000000001000001100110000000000
000010000000000000000000000000011010110011000000000100
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000100000000000000001001011001011100000000000
000010000000010000000011110000011000001011100010000000
.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
111000100000000111100000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
110000001010000000000000000001111111110011000000000000
000000000000000000000000000001011010000000000000000100
000000000001010001110000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000010000000
000000100000000011000000001000000000000000000110000000
000000001110000000100000000011000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000010010100000000000000000000000000000
.logic_tile 24 1
000000000000100001000111000101100000001111000000000000
000000000000000011100000000000101000110000110000000000
111000000000000001000000000000000000000000000000000000
000000001110010000000011110000000000000000000000000000
110000100000001011000000000000000000000000000000000000
010001000000000001100000000000000000000000000000000000
000010100001100000000000010001101010110011000000000000
000000000001010000000010000011101000000000000000000000
110000000000000111000000010000001000000011110000000000
000000000000000000000011100000010000000011110010000000
000000000000100000000000000000000000000000000000000000
000000101111001001000000000000000000000000000000000000
000010100000000000000000000001101011110100010101000000
000000000000000000000000000000001100110100010001000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000010000000000000000000000
000010101011000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 1
000000001000000111100111100001011110001011100000000000
000000000100001001100111110000011000001011100000000000
111101000000000001100111100101001011001011100000000000
000010000000000001000100000000011101001011100001000000
010000000000000111100010000000011000000011110001000000
010000000000000000100100000000010000000011110000000000
110000000000000001000010000000011100000011110001000000
000000000000000000100100000000010000000011110000000000
000000000000001001000000000001001001001011100000000000
000010100000001111100000000000011010001011100000000000
000000000000100000000010010101011100001011100000000000
000000000001000111000110100000001100001011100000000000
000000000000000000000000000001011111001011100000000000
000000000000000000000000000000001011001011100000000000
000000001010000000000000000001101101011101000110000000
000000000001000001000010000000001000011101000000000000
.logic_tile 27 1
000100000110001001100111100000000000000000000000000000
000000001011000101000000000000000000000000000000000000
111100000010001001000011100111001100001011100000000000
000000100000000101000110000000001011001011100000000000
010000001010000011000111100001101001011101000110000000
110000000000000000000110110000011111011101000000000000
000000000000000101100000010001111010011101000110000001
000000000001000000100010100000101000011101000000000000
110000000001001000000000000001111101011101000110100000
000000000000101101000000000000001000011101000010000000
110101000000000111000000000000000000000000000000000000
000011000000000000110000000000000000000000000000000000
000000000000000001000000000001111000011101000101100000
000000000000000000000000000000011000011101000000000000
001000100000100000000111100001101011011101000100100000
000000000000010000000100000000101011011101000000000000
.logic_tile 28 1
000000000000000000000010000000001000000011110001000000
000000000000000000000000000000010000000011110000000000
111100000100001000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
110000000000100000010110011000000000000000000100000000
000000000000010000000010000001000000000010000000000001
000000000000000000000000011000000000000000000100000000
000010100000000000000010001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000100000000000000000001101000000000010000000000100
000000000110000000000000010000000000000000000101000000
000000000000000000000011101101000000000010000000000000
000000000000100000010000001000000000000000000100000100
000000000000010000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 29 1
000001000000001111100111100001100000000000001000000000
000110000000000111100111000000101011000000000000001000
000000000000000000000011010011100000000000001000000000
000000000100000000000011110000101011000000000000000000
000000000000001000000011010111000001000000001000000000
000000000000000101000111100000001001000000000000000000
000000000000001000000000000111100000000000001000000000
000000000001010111000011000000101010000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000001101000000000000101000000000000000000000
000000000000001000000000010011000001000000001000000000
000000100000001111000011110000001010000000000000000000
000000000000001000000000000001000000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000000000000111100011100001000000001000000000
000000000000000000000100000000001011000000000000000000
.logic_tile 30 1
000001001000100000000000000101000001000000001000000000
000010001010011111000011110000001000000000000000001000
000000000000100000000011000001001000001100111001000000
000100000001001011000111110000101100110011000000000000
000000000000000000000011000001101000001100111010000000
000000000000001011000000000000101111110011000000000000
000000000000000011000000000001101001001100111001000000
000000000000000011000000000000101010110011000000000000
000000000000001101110000000111101000001100111000000000
000010100000000101000000000000101100110011000001000000
000000000000000101100010100101001000001100111000000000
000000000000000000000000000000101111110011000001000000
000000000000000000000111110011101001001100111000000000
000000000000000000000010100000101010110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000011110000001100110011000001000000
.logic_tile 31 1
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110001000000
111000000000001000000000010000001100000011110000000000
000000000000101111000010000000000000000011110001000000
000000000000000011000000000000001100000011110000000000
000000000000000000000000000000010000000011110001000000
000011100000000000000000000000011000000011110001000000
000010000000000000000000000000000000000011110000000000
001000000000001000000011000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000100000000000000010000000001010000011110000100000
000000000000000000000100000000000000000011110000000000
000000000000000000000000001000011111001000000100100000
000000000000000000000000000111001001000100000000000000
110000100000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000000101000000010000000001000000001000000000
000000000000000000100010100000001011000000000000000000
110000000000000000000000000000001001001100111000000000
110000000000000000000000000000001010110011000000000000
000000001110001001100000011001101000000000000100000000
000000000000000001000010100001101001000100100000000000
000000000000000000000000000101111011000110100100000000
000000000000010000000000000000101100000110100000000000
000000001100000000000000000001011001000000010100000000
000000001110000111000000000000111000000000010000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000010000000010010
000010110000000000
000001011000000001
000000000000000001
000000000000000001
000000000011010000
001000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.io_tile 0 2
000000000001000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000010000
000000000000000000
000000000000000000
.logic_tile 1 2
000000100000001001100000001000001000000100101101000000
000011000000000001000000000001001000001000010000010000
111000000000000000000000000001101000000100100101000000
000000000000000111010000000000001000000100100010000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000001000000000101000000000000001000000000
000010000000000000000000000000000000000000000000001000
000000100000000011100010000000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001101000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000010100100000000000000000000000000000000001000000000
000000000000001011000000000000001100000000000000000000
000001000000010000000010000000000001000000001000000000
000000100000100000000100000000001001000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000100100000000001110000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 3 2
000000000000000001000000000101100001000000001000000000
000000000001011001000000000000001001000000000000010000
000010100000000000000000010011000000000000001000000000
000001000000000000000011010000101100000000000000000000
000000000000000000000000000000000000000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000001110000011000000000000001111000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000001001000011110000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000111100000010000000000000000001000000000
000000000000000000000010010000001100000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000001000000000000001110000000000000000000
.logic_tile 4 2
000000000000000000000111000000011000000011110000000010
000000000000000000000010010000010000000011110001000000
111000000000000111000110010000011100000011110000000100
000000000000000001100011000000010000000011110000000000
010000100000001011000000000000001100000011110010000000
010001000000001011100011100000000000000011110000000100
110010100000000000000000000001111110111110110000000000
100001000000001011000000000000001011111110110001000000
000000000001000111000011100111101011110011000000000010
000000000000100000100011110101101001000000000000000000
000000001100000000010000010011001110001011100000000000
000000000000000000000011000000101001001011100000000010
001000000000000011100000000101111001001011100000000001
000000000000000000100000000000001111001011100000000000
000000000001000011000110110000000000000000000100000000
000000000000100000010011001011000000000010000000000010
.logic_tile 5 2
000001000000001001100110010000001000001100111100000001
000000101000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111110000000
000000000000000001000010000000001000110011000000000000
110001000000000000000000000000001000001100111100000000
010010000000000000000000000000001001110011000000000001
001000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000100000
001000000000000000000000010000001001001100111100000001
000000000000000000000011110000001000110011000000000000
000000000000010000000000000000001001001100111100000000
000000000000100000000000000000001000110011000010000000
000001000000000000000000000000001001001100111110000000
000010000001000000000000000000001001110011000000000000
000001000000010000000000000000001001001100111100000000
000010100000000000000000000000001001110011000000000000
.logic_tile 6 2
000000000000000001000011100000011100000011110001000000
000000000000000000000000000000000000000011110000000000
111110001101110011000000000011111110000011110000000000
000001000001010000000000000000000000111100000000000000
110100001110000001100000000001011000001011100000000000
000001000000000000000000000000101010001011100000100000
000010001000001111100000000000000000000000000000000000
000000001110001111000000000000000000000000000000000000
000010100110000000000000011000000000000000000100100000
000001000000000000000011000101000000000010000000000001
000000000000000001000000001000000000000000000100000010
000000000000001011100000000101000000000010000000000000
000000000000000000000000000000000000000000000100100010
000000000000000000010000001011000000000010000000000000
010000000000000101100000000000000000000000000100000100
100000000000000000000000000001000000000010000000000000
.logic_tile 7 2
000000100000000000000000000101100000000000001000000000
000001000000001001000011100000100000000000000000001000
000000000000000011100000000001000001000000001000000000
000000001100100000100000000000001100000000000000000000
000000000001111111100000000001101001111100001000000000
000000001110110111100000000000001110111100000010000000
000000000000000000000111100001001001111100001000000000
000000000110000000000011110000101100111100000000000001
000000000111010000000000000101001001111100001000000000
000000000000100000000000000000001110111100000000000000
001011000000000011000000000101001001111100001000000000
000001000000000000100000000000001100111100000000000000
000000001110000000000000000111001001111100001000000000
000000000000001001000000000000001110111100000000000000
000000000010000011000000000101101001111100001010000000
000000000000000000100000000000101100111100000000000000
.ramt_tile 8 2
000000100111010000000000000000000000000000
000000001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000101100010000000000000000000000000000
000011000010100000000000000000000000000000
000011000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000010000000000000000000000
000000001100100000010000000000000000000000
000000000001010000000000000000000000000000
000000001101000000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 9 2
000010101110100000000000000111100000000000001000000000
000001000001010000000000000000100000000000000000001000
000000000000010000000010100000000000000000001000000000
000000000000100000000000000000001100000000000000000000
000010000000010000000000000000001001001100111010000000
000000000000000000000000000000001100110011000000000000
000100000000000000000000000000001001001100111000000000
000100001010000000000000000000001100110011000000000000
000000001011110001000000000000001000001100111000000000
000010100100000000100011100000001101110011000000000000
000000000001100111000000000000001000001100111000100000
000000000000010111000000000000001111110011000000000000
000000000000000000000000010000001001001100111001000000
000000000000000000000011110000001111110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000111110000001001110011000000000000
.logic_tile 10 2
000000000000000111000000000011000001000000001000000000
000000000100000000000000000000001000000000000000010000
000000000001111000000000000001100001000000001000000000
000010100000001111000011010000101101000000000000000000
000000001010001111000000000101100000000000001000000000
000000000000000111100000000000101010000000000000000000
000000000000010000000000000011000000000000001000000000
000100100000100000000010000000001000000000000000000000
000000000000000111000011100111100000000000001000000000
000000000000000011100000000000001111000000000000000000
000101000000001101100010110011100000000000001000000000
000010100000000101100010110000101101000000000000000000
000001000000100000000110100011100001000000001000000000
000010000001010000000100000000001100000000000000000000
000000000100000001000000000111100000000000001000000000
000000000000000111100000000000001010000000000000000000
.logic_tile 11 2
000010000001110000000011000111011110001011100010000000
000001000000000000000011100000001101001011100000000000
111000000110000111000000000111011010001011100000000000
000000000000000000000000000000001101001011100001000000
010000000000000001000000000101111000000011110000000000
010000001100000111000010010000000000111100000000000000
001100100001010111100000000101011110000011110000000000
000100000010100001000010100000000000111100000000000000
000000101100100000000110010000001110000011110000100000
000000000111010000000010000000010000000011110000000000
000101000000001000010000000111011100001011100000000010
000010101000011111000011110000001011001011100000000000
000000000001010001000000010001011011001011100000000001
000100000010100001000010110000111101001011100000000000
000000000000100111100000000000000000000000000100000000
000000001000000001100000000101000000000010000000000000
.logic_tile 12 2
000010100110001101000000000111100000000000001000000000
000001000100001111000000000000100000000000000000001000
000000000000100000000000000000000000000000001000000000
000000000001000000010000000000001110000000000000000000
000000100110000000000010100000001001001100111010000000
000000000000000000000011000000001010110011000000000000
000110000100000101010000000000001001001100111000000100
000100000001000000000000000000001101110011000000000000
000000000001000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000010000000
000000000000000000000011100000001000001100111000100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111001000000
000000000000000001000000000000001011110011000000000000
000000000000000000000000000000001000001100111001000000
000000000000100000000011010000001011110011000000000000
.logic_tile 13 2
000000000001000111100011100001001000001100111000000000
000010101000000000100000000000001010110011000000010010
000000000000000000000000000101101000001100111000000100
000011000000001011000000000000001001110011000000000000
000000000000000011100000000011001001001100111010000000
000010100000000000100000000000001110110011000000000000
000000001100001101100000000011101001001100111000000100
000000000001001011100011100000001011110011000000000000
000001000000000111000000000111101000001100111000000100
000000100011000101100000000000001100110011000000000000
000000100000001111100010010011101001001100111000100000
000000000000001111100111110000101010110011000000000000
000010000000100111000000000011101001001100111010000000
000001000000000000000000000000101000110011000000000000
000000000000000101000000000111001001001100111010000000
000010001000001001010000000000001100110011000000000000
.logic_tile 14 2
000000000000001000000111100011011001000111010000000000
000000000000000111000110010000101001000111010000000001
111001001111010011110000010001111010001011100010000000
000000001110100111000011010000011100001011100000000000
000100000000100111100010010011011011000111010000000000
000000000001010011000110000000111101000111010000000000
000000100000000000010011010000001010000011110001000000
000000101000000000000011110000010000000011110000000000
001000000001000111000010000000001000000011110000000000
000000000000100000100100000000010000000011110001000000
000000000000101011100000010001001010001011100000000000
000001000000000101100010000000001010001011100000000100
000000000000000000000000000011101011001011100100100000
000000000000000000010010100000011100001011100000000010
111010101000000011100000000111101000001011100100000000
000000001010000000100000000000011111001011100000100000
.logic_tile 15 2
000000000000000011100111100011011111000111010000000000
000000000000001001100011010000111011000111010000000000
111010100100000000000111010001101110000011110000000000
000000000000100000000110100000110000111100000000000001
000100000000010000000110000011101000001011100000000000
000000001100000000000000000000111011001011100000000010
000000000000000111100110010101101000000011110000000000
000000000000000101000010000000010000111100000000000000
000000001000001000000111000011111000001011100000000000
000000001111000001010100000000111000001011100000000000
000000000000000000000010000111101110001011100001000000
000000000100000001000011010000101000001011100000000000
000010000000000111000110101101111111010000000100000000
000001000000000000100100000011101101111111100010000000
110000000011001000000010010011101101001011100100000000
000000001111010101000010100000001010001011100000000001
.logic_tile 16 2
000000000000100111000000000011111010001011100000000000
000001000001001001000010000000101010001011100000000100
111000100000000111010000000001011010000011110000000000
010001000000000000000000000000000000111100000000000000
110000000000000001100010000111011101000111010000000000
110000000100000000000000000000101011000111010010000000
001010100000101011000011100000000000000000000100000000
000101000001010111000100000001000000000010000000000100
001000000000000000000000000000000000000000000100000000
000000001000000000000000001101000000000010000000000000
000000000000000001100110101000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000010100000100000000010000000000000000000000100000000
000001100000010001000110001001000000000010000000000000
000000100010000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
.logic_tile 17 2
000000100111011011100000000101001001111100001001000000
000001100000101111100010000000101111111100000000010000
000000100001010000000000000001101001111100001001000000
000000000011111111000000000000001111111100000000000000
000000100000000000000000000001001001111100001000000000
000000000000000000000011010000001111111100000000000000
000010000001100000000000000111001001111100001001000000
000001001100110000000000000000101111111100000000000000
000000000000000000000000000111001001111100001010000000
000000000010000000000000000000101111111100000000000000
000000000000000000000000000001001001111100001010000000
000000001100000000000000000000001111111100000000000000
000011000000000000000111010111101001111100001000000000
000000000001010000000111100000001111111100000000000010
000000000000000000000010000001001001111100001000100000
000000000000001001000010000000101111111100000000000000
.logic_tile 18 2
000000001010000000000000000000001001001100111000000000
000001000010000000000000000000001111110011000000010000
000001000000001000000000000000001001001100111000000000
000000101000001111000000000000001111110011000000000000
000000000000000000010000000000001001001100111000000000
000000001010000000010000000000001000110011000000100000
000000000000000000000000000000001000001100111000000000
000000100100000000000000000000001101110011000000000010
000000000000000001000010000000001001001100111000000000
000000101110000000100100000000001101110011000001000000
000000001000100000000000000000001000001100111000000000
000000000000010000000010000000001100110011000000000000
000010100000000000000000000000001001001100111000000000
000000000000000011000000000000001110110011000000000001
000011100010000011000110110000001000001100111000000000
000000101100000000100010100000001110110011000001000000
.logic_tile 19 2
000000001110000000000111100111001001000111010000000000
000000000001011001000100000000011011000111010000000000
111000101000000101000000000111111000000011110000000000
010000000000100011100010010000100000111100000000000001
000011101011011101100110000111111010000011110000000000
000000100000000101000010100000110000111100000000000000
000000100000001000000110000111101010001011100000000000
000011000000100001000111000000001111001011100000000000
001010100110000000000000000011101010001011100000000000
000001000000000000000000000000101000001011100000000000
000010000001010001000010000011101110001011100110000000
000000000000101001100000000000001011001011100001000000
000000000000101111100000010011111000001011100110000000
000000100010001011100010000000001011001011100000000000
111000000010000001000110010011111001001011100100100000
000000000000000000000010000000011010001011100000000000
.logic_tile 20 2
000000000000000000000000010000001010000011110000000000
000000000000000000000011100000010000000011110000000000
111000000000000000000110000111101101001011100000000100
000000100000000000010010100000011011001011100000000000
110000000000001011110111110000001100000011110000000000
110000000000000011100011100000010000000011110000000000
000010100000100000000000010111101001001011100000000010
000000100011010000000010010000011101001011100000000000
000001000001010000000111100111011001000111010000000000
000010101000100000000011100000111001000111010000000000
000000000000000111000110100111101010001011100000000000
000000000000000000010000000000001110001011100001000000
000110100000001000000010000101001100001011100000000010
000001000000000101000110010000011011001011100000000000
000000000000000101100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
.logic_tile 21 2
000000000000100000000000000000001000001100111000000000
000000000100011111000011000000001101110011000000010000
000100000000000000010000000000001001001100111000000000
000000000000000000000000000000001010110011000000000001
001000000000001000000000010000001000001100111000000000
000000000000000101000010100000001000110011000000000000
000000000001001000000000000000001000001100111010000000
000000100000001111000000000000001011110011000000000000
000000000000000000000000010000001001001100111000000000
000001001110000000000010100000001100110011000000000000
000000000000101101100000000000001001001100111000000000
000010000100010101000000000000001100110011000000000000
000000000000100000000000000000001000001100111000000000
000000000001010000000000000000001001110011000000000000
000000001100000000010000000000001000001100111000000000
000000001110000000000000000000001010110011000000000000
.logic_tile 22 2
000000100000000000000000010111111000000111010000000100
000000000000000000000010100000111100000111010000000000
000001000001000101100111000011101011001011100000100000
000000100000000000000100000000111000001011100000000000
000000000000100111000011000000001100000011110000000000
000000000001000000100000000000010000000011110000000000
000110100000101000000000010011111101001011100000000010
000000100001000101000010100000101010001011100000000000
001000000000000000000011100000011110000011110000000000
000000001110010111000100000000000000000011110000000000
000000001100100000000000000000001010000011110000000000
000000000001001111000011110000010000000011110000000000
000000000000000000000000000111101110001011100000100000
000000000000000000000011110000111001001011100000000000
000000100000000000000000000011101011001011100000000000
000000000111001111000011110000101011001011100010000000
.logic_tile 23 2
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000001000000110000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000100000000000000000011000000011110001000000
000000000010010101000000000000000000000011110000000000
001000000000000000000000000000001010000011110010000000
000000000000000111000000000000010000000011110000000000
000000000001000111100110101111101111100001000000000000
000000000000001001100000001001001101000000000000000100
000000000110000111100000000000011100000011110000000000
000000000000001011110000000000000000000011110001000000
000000000000000011010000001011101100110011000000000000
000101000000000000000000000101001110000000000000000000
.logic_tile 24 2
000000000000000000000010110000000000000000000000000000
000000000000000011000011100000000000000000000000000000
111001000000001000000000000001001001100001000000000000
000010100000001111000000001001011101000000000000000100
110000000000000000000000000111011101001011100000000000
000000000000000000000000000000001000001011100010000000
000001100110000101000000000000011100000011110000000000
000011000000000001100000000000000000000011110010000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000000000010
000000000000101111000111000000000000000000000000000000
000000000000010001100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010010101010000000000000001000000000000000000100100000
100001000000000000000000000101000000000010000000000001
.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100010000000000000000000000000000000
000000000010100000000000000000000000000000
000000000010010000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001010000000010000000000000000000000
000100000000000000000000000000000000000000
000000000000000000010000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 26 2
000000000000000000000000000011001100001011100001000000
000000000000000000000010010000011001001011100000000000
111000000000000000000000000111001110001011100000000000
000000000000001001000010110000011111001011100010000000
110000000000000000000000000011011101001011100000000000
000000000000000000000000000000001001001011100010000000
000001000000000000000010000000011000000011110000000000
000000100000001011000100000000000000000011110000000000
000000100000000111100011100011001111001011100000000000
000001000001000000000000000000001011001011100000000000
001000001100000011000011100000011110000011110000000000
000000000010000000100100000000000000000011110000000100
000000000000001111100010000000011100000011110000000000
000000000000000011000111010000010000000011110000000000
010000000000000011000000001000000000000000000101000000
100001000001010000100000000101000000000010000000000000
.logic_tile 27 2
000000000000000001100110100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111010100000000001000110001011101001111111000000000000
000001000001010001000010111011111001000000000000000000
110000000000000111000011100000001001001100110000000000
010000000000000011100111000000011001110011000000000000
110000000000001001000110100011111011100001000000000000
000000000000000101000000000001001100000000000001000000
110010100000000011000000000101001011110011000000000000
000001000000000000000011111111101011000000000000000000
000000000000001001000110110001101010011101000101100000
000000000000000001000010000000001100011101000000000000
000000100000001111100011100001101110011101000101100000
000001000000000111100100000000001110011101000000000000
000001000000000000000000000001101011011101000100000000
000010101000000000000000000000011010011101000010000000
.logic_tile 28 2
000000000000000011000000000000001010000011110001000000
000000000000000001000010010000000000000011110000000000
111000001000000101100110100000011010000011110010000000
000000000000000000000010100000010000000011110000000000
110000000001000000000010100000001010000011110000000000
000010000000101001000011000000010000000011110010000000
000100000000100000000110000000001010000011110001000000
000100000100000000000000000000010000000011110000000000
000000100000100000000000000001111001111111000000100000
000001100000010000000000001101011001000000000000000000
000000001010000000000000000000011000000011110000100000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000001011110110011000000000100
000000000000000000000000000001011001000000000000000000
010000000100000000000000010000000000000000000100000000
100010000000000000000010011101000000000010000001000000
.logic_tile 29 2
000000000000101101100111110011000000000000001000000000
000100000000000101000111100000001000000000000000010000
000000000000100101100000000111000000000000001000000000
000000100001000000000011000000101010000000000000000000
001000000000001111100110110101100000000000001000000000
000000000000000111100011110000101011000000000000000000
000000100000001000000000000011100001000000001000000000
000000000000000111000011010000101000000000000000000000
000000100000001111100000000101100000000000001000000000
000011000000001101000000000000001001000000000000000000
000100000000000000000000010011000000000000001000000000
000100000000000000000011100000001000000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101001000000000000000000
.logic_tile 30 2
000000000000000011000000000011001001001100111000000000
000000000000000000000011010000101000110011000000010010
000000000000000000000000000011001000001100111000000000
000000000010000011000011110000001110110011000000000001
000000001000000000000011000001001000001100111000000000
000000000000000000000000000000001001110011000001000000
000000000000000000000000000001101001001100111000000000
000000000000000000000011010000101011110011000001000000
000001000000001111000110100011001000001100111000000000
000010000000000111100000000000001110110011000000000000
000000000000000000000000000101001000001100111001000000
000000000000001111000000000000101111110011000000000000
000000001010001101100000010111101001001100111000000000
000000000000000101000011110000001100110011000000000000
000000000000001101100000000111101001001100111000000000
000000000000000101000011110000001111110011000000000000
.logic_tile 31 2
000000000000000111100000000000011100000011110000000000
000010000000000000100000000000000000000011110001000000
111000000000000001000111100000011010000011110000000000
000000000000000001000100000000000000000011110001000000
110000000000000011100011000001111010011101000100000000
010000000000000000000100000000001011011101000001000000
110000000000001011000110110001101011011101000101000000
000000000000000101000010100000001111011101000010000000
110000000000001000000000000001111010011101000100100000
000000000000001011000011110000011100011101000000000000
000001000000000001000000010001111011011101000100100000
000000000000000000000010010000011001011101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010001111100011101000100000000
000010000000000000000011100000011000011101000000000001
.logic_tile 32 2
000000000000000000000000000000011000111111000000000010
000000000000000000000011000000001101111111000000000000
111000000000000001100110000000001111001100110001000000
000000000000000001000000000000001001001100110000000000
010000000000000000000010101111111000000000000000000000
010000000000000000000000000001111110010110000000000000
110000000000000101000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000001010000000000000101101011101001010000000000
000000000000000000000000000011011010010100100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000010000000010010011000000000010000000000000
.io_tile 33 2
000000000000000000
000000000000000000
100000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000100011000011010001000000000000001000000000
000000001111010000000010000000100000000000000000001000
111000000000001001100110010000000000000000001000000000
000000000000000001000010000000001000000000000000000000
000001000000000000000000001000001000000100101100000000
000000100000000000000000001001001001001000010000000000
000000000000000000000000011000001000000100101100000000
000000000000000000000010001101001101001000010000000000
000000000000001000000110001000001001000100101100000000
000000000000000111000000001001001000001000010000000000
000000001010000000000000001000001001000100101100000000
000000000000000000000000001101001000001000010000000000
000000000000000000000000000000001001001100000100000000
000001000000010000000000000000001001001100000010000000
110000000000000000000000001000001101001000010100000010
000000000000000000000010011111001001000100100000000010
.logic_tile 2 3
000000000000000000000000010000000000000000001000000000
000000000000000111000011110000001111000000000000010000
000000000000000011000011100000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000110000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000100000000000000000011000000000000000000001000000000
000000000000000000010100000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 3 3
000001000000000111000000010000000000000000001000000000
000000000000000000000010010000001011000000000000010000
000001000000000000000011100000000000000000001000000000
000010000000000000000011100000001011000000000000000000
000000100000001111000111010000000000000000001000000000
000001000000001111100111110000001001000000000000000000
000000000000000000010000000000000000000000001000000000
000000000000000000010000000000001000000000000000000000
000000000000000000010000000000000000000000001000000000
000000001010000000000000000000001010000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001010000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 4 3
000000001111000101000000000001100000000000001000000000
000000000000100000000000000000000000000000000000001000
000000000000000111100000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000001000000000000000000000000000001000000000
000010001100001011000000000000001011000000000000000000
000000001110000000010000000000000001000000001000000000
000000001110000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000100000000000000010010010000001010000000000000000000
000010100110000000000011000000000000000000001000000000
000001000000000000000100000000001111000000000000000000
000000000000000011000000000000000001000000001000000000
000000000000001011100000000000001110000000000000000000
.logic_tile 5 3
000000000000001001100110010000001000001100111110000000
000000000000000001000010000000001000110011000000010000
111000000001011001100110010000001000001100111100000000
000000000000100001000010000000001000110011000001000000
110010000111110000000000000000001000001100111100000000
110001000000110000000000000000001001110011000000000100
000000000001000000000000000000001000001100111100000000
000000000000100000000000000000001001110011000010000000
001000000000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000000000000
001001001101010000000000000000001001001100111100000001
000000100000100000000000000000001000110011000000000000
000101001010100000000010000000001001001100111110000000
000010100001000000000000000000001001110011000000000000
000001000000000000000000000000001001001100111100000000
000010101010000000000000000000001001110011000001000000
.logic_tile 6 3
000000000000000111000010110101011000001011100000000000
000000000000000000000110000000011001001011100010000000
111000100000000001100110110101101010001011100000000010
000001000000000000000110000000111101001011100000000000
000001001100001101000011000001001110000011110000000000
000000000000001111100000000000010000111100000000000000
000000000110100000000111100111011100000011110000000000
000000000001000000000100000000100000111100000000000000
000000100000000111000110000011111101001011100110000101
000001000000000000100000000000101101001011100000000000
000000001110001001000010000000011001000100100100100000
000000000000000101100111000011011000001000010000000000
000000000000000001000011110000001101000011000100100000
000000000001000000100010100000001001000011000000000000
110010000000000000010000000111001010001011100100000001
000001000000000000010000000000001001001011100000000000
.logic_tile 7 3
000000001100000011100000000011101000111100001000000010
000001001010000111000010010000101101111100000000010000
000000001100000000000000000111001000111100001000100000
000000000000001001000000000000001111111100000000000000
000100000000000000000000000111001000111100001000000000
000000000000000000000000000000001101111100000000000000
000000000000010000010000000001001000111100001000000000
000000001000100000000000000000001111111100000000100000
000000000000100000000000000001001000111100001000000000
000010101001010000000011010000001101111100000000000000
000000000000000001000011100001001000111100001000000001
000000000000000000100000000000101111111100000000000000
000000001101001001000000000011101000111100001000000000
000000000000101011100011010000001101111100000000000001
000000000000010000000000000001101000111100001000000000
000000100000100000000000000000001111111100000001000000
.ramb_tile 8 3
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000010000000000000000000000
000000100001100000000000000000000000000000
000000000010000000000000000000000000000000
000010101010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000100000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 9 3
000000000000000001000000000000001001001100111000000010
000000000000000000000000000000001110110011000000010000
000000000000000000000000000000001001001100111010000000
000000000000000000000000000000001111110011000000000000
000000001100000111000000000000001000001100111001000000
000000001111010000100000000000001100110011000000000000
000000000000001000000000000000001000001100111000000001
000000001010100111000000000000001101110011000000000000
000000000000000000000011000000001000001100111000100000
000000000000001001000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000001000001000000000000000000001000110011000000100000
000000000000000111000000000000001000001100111000000000
000000000001010000100000000000001010110011000000000010
000000100000000001000000000000001001001100111001000000
000000000000100000100011100000001010110011000000000000
.logic_tile 10 3
000100000000001001000111000001000000000000001000000000
000100000000001111100000000000101010000000000000010000
000000001000000000000111100011100001000000001000000000
000001000000000000000100000000101101000000000000000000
000010100000000111000000000101100000000000001000000000
000000100010000000100000000000001111000000000000000000
000000000000001000000000000011100001000000001000000000
000000000010001111000010010000001011000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000111000011100000001000000000000000000000
000000000000001000000111010011000001000000001000000000
000011000000000011000011110000001001000000000000000000
000000001100000001000110100001000000000000001000000000
000000001010000001000000000000001101000000000000000000
000001100000000000000000000111000001000000001000000000
000010100000000000000011110000001111000000000000000000
.logic_tile 11 3
000010101100001000000000000111111000001011100000000010
000010000000000011000010000000011010001011100000000000
000001000000001011000011100111011010000011110000000000
000000000000000001000000000000100000111100000000000000
000000100000000001110000000111101011001011100000000100
000000000110100000000011000000011000001011100000000000
000000100000100111000000010000001000000011110001000000
000000000000010011000011010000010000000011110000000000
000100000000010000000000000011101110000011110000000000
000000000100100000000000000000100000111100000000000000
000000000010000000000010010011111111001011100001000000
000000000000000111000111010000111000001011100000000000
000100000000001000000011000101111010000111010000000000
000100000000001111000100000000101000000111010000000100
000000000001000000000011000000011100000011110010000000
000010000101001111000000000000000000000011110000000000
.logic_tile 12 3
000000000000001000000000010000001000001100111000000100
000000000000000111000011110000001111110011000000010000
000000001110000000000110100000001001001100111000000100
000000001010000000000000000000001001110011000000000000
000100000001010000000000000000001000001100111001000000
000100000110101011000000000000001001110011000000000000
000010001101000000010000000000001000001100111000000000
000000001100000000000000000000001010110011000001000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001000110011000000000000
000010000001101000000000000000001001001100111000000000
000010000000111001000000000000001110110011000001000000
000010100000001000000111000000001001001100111000000000
000001001110000111000000000000001100110011000000000100
000000000000001000000000000000001000001100111000000000
000000001000001101000000000000001110110011000010000000
.logic_tile 13 3
000010100000001000000000000011101001001100111000000100
000000000000001111010011010000101100110011000000010000
000000001100000000000000000111001000001100111000000001
000000000000000000000000000000101101110011000000000000
000100100001011000000000000101101000001100111000000000
000101100000000011010000000000101001110011000000000001
000000000000000000000010000101101001001100111000000001
000000000000000111000011110000101111110011000000000000
000010000101100111000010000101101000001100111000000000
000001001101100000100111000000001101110011000001000000
000000000000101000000111100001001000001100111000000000
000000000000010101000110000000001010110011000001000000
000010000010010000000111100011001001001100111000000000
000000000000100000000011100000001110110011000001000000
000001001110000001000000000011101000001100111000000000
000010000000000000100011110000101111110011000000100000
.logic_tile 14 3
000000101100000111100010010000001000000011110001000000
000000100000000000100011100000010000000011110001000000
111100000010000000000000000111111010001011100000000000
000100000000000000000000000000101010001011100000000000
000000001000000000000000001011101110100000010001000000
000000000000001011000000001101001111010100000000000000
000000000010000001000111100111101111001011100000000000
000000000000000000100100000000101111001011100000000000
000001000000100011000011100000001100000011110000000000
000010100001010000000111110000000000000011110000100000
000000000000000011100000000000011010000011110000000100
000000001001000000000000000000000000000011110001000000
000011100000000111000111000000001100000011110000100010
000111100000010001100000000000010000000011110000000000
110000000001010000000111010011001000001011100110100100
000001000010010000000111100000111000001011100000000000
.logic_tile 15 3
000101000001001111100111100011101000000011110000000000
000100100100000001100110000000110000111100000000000000
111000000001010011000011100111001010100000010000000000
000001000001001101000000001111101000010100000000000001
010000100010000101000111000101011000001011100000000000
110001000000000000110010000000101000001011100000000000
000000000000001101000000000111011001100000010000000000
000000000001000111100000001111101010010100000010000000
000000100000001011110111000111001100100000010010000000
000000001000000111100100000011001001010100000000000000
000000000000011000010110000111011010100000010010000000
000010000000101111010100001111101101010100000000000000
000000000000100000000010011000000000000000000100100000
000100000000000001000011100011000000000010000000000000
000000000110000000000000001000000000000000000100000010
000000000001010000000000001001000000000010000000000000
.logic_tile 16 3
000010100000001001000000000111111001001011100000000010
000001000000000011100011100000001001001011100000000000
111010101000000011100111110011001100001011100000000100
000001000100010000000111000000011100001011100000000000
010100000001000111100011010111111001001011100000000000
010100000010001001100010010000011110001011100001000000
000011101001110011000011010111011010000011110000100000
000001100000010000000011110000010000111100000000000000
000000000001100001000000000011101010000011110000000000
000000000001011001000011110000010000111100000000000010
000000000001010001000000010001001010000011110000000000
000000000000101001000011110000010000111100000000000000
000010100000000011000000000101101011011101000100000001
000000001000000000100000000000101010011101000000000000
110000000001011001100000000101011100011101000100000010
010010000000101101000000000000011000011101000000000000
.logic_tile 17 3
001000001001000000000000000011001001111100001000000010
000000001110011001000000000000101001111100000000010000
000000000001010101100000010001001001111100001000000000
000001000010100000100010110000001011111100000000000010
000010000011100000000000000001101001111100001001000000
000000000000010000000000000000001001111100000000000000
000000000110100000000000010011101001111100001000100000
000000001110000000000010110000101011111100000000000000
000001000000000000000111000111101001111100001000100000
000010000000000000000000000000101001111100000000000000
000011000000001000000000000011101001111100001000000000
000010000100001111000011010000001011111100000001000000
000000000000000000000000000111001001111100001001000000
000000000000101111000000000000001001111100000000000000
000000000001110000000010100111101001111100001000000000
000000000000000000000111100000101011111100000000100000
.logic_tile 18 3
000000000000000111100011100000001000001100111000000000
000000000000000111000000000000001000110011000000010100
000010000001000000010111110000001001001100111000000000
000000001010110000000010110000001111110011000010000000
001000000100000000000010000000001001001100111000000000
000000000000000000000100000000001001110011000000000010
000010000000000000000000000000001001001100111000000000
000000000010000000000000000000001001110011000000000100
000000000000000000000000000000001000001100111010000000
000001000011010000000000000000001011110011000000000000
000010100000000000000000000000001000001100111000100000
000001000100000000000000000000001000110011000000000000
000000001110000000000000000000001001001100111000000000
000000100110100000000000000000001110110011000001000000
000000000010000111100000000000001000001100111000100000
000000000000000000000011010000001001110011000000000000
.logic_tile 19 3
000010101101000111100111000001001100000011110000000000
000001000000000000110011100000110000111100000000000000
111010001010111000000010110101111011000111010000000001
000000001110010001000010000000011001000111010000000000
010010000100001000000000000101011101001011100000000000
010100000000000001000010000000101000001011100000000100
000001000000100111010110000111101100001011100000000000
000010100000010000000010100000001010001011100000000001
000000001100000011000011100011011100000011110000000000
000100000110000111110000000000010000111100000000000000
000000000110111001100111000101111001000111010000000000
000000001111101101100100000000011011000111010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000010000111100000000000000000000000000100000000
000000000000000000110000000001000000000010000000000000
.logic_tile 20 3
000000000001010111000010000000001000000011110000000000
000000001110100000000000000000010000000011110000000000
111000001000010000000110000000001010000011110000000000
000000000001000000000000000000000000000011110000000000
000000000000100011100110000111001100001011100001000000
000100000001010011010010010000111100001011100000000000
000001001110000000000010000101101111000111010000000000
000010000110000000000111110000111001000111010000000000
000000000000011101100011110111001011001011100010000000
000000000000100101000110110000111100001011100000000000
001000001000000000000000000011001010001011100000000000
000111100000000001000000000000101100001011100000000001
000001000000000011100011110001011011011101000000000000
000010100000000000000010110000011111011101000001000000
110000001100000000000011100111001010001011100110000000
000010000001010000000100000000011010001011100001000000
.logic_tile 21 3
000000000000001101100000010000001000001100111000000000
000000000000000101000011100000001001110011000000010000
000000000000010000010000010000001000001100111000000000
000010100000000000000010110000001000110011000000000000
000000000000000000000000000000001000001100111000000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000100
000000100000100000000000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101110000000000001001001100111000000000
000001001001010000000000000000001110110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001001110011000000000100
000000101110001000000000010000001001001100111000000000
000000000000000101000010100000001111110011000000000000
.logic_tile 22 3
000000001110000000000000000011001011001011100000000000
000010100000000000000010000000011011001011100000000100
111000000000000111000000010000000000000000000000000000
000000000000000000010011110000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000100000000000010110100000011000000011110000000000
000000000000000000010000000000010000000011110000000000
000000000000001111100011100000011000000011110000000000
000001000000000011000100000000000000000011110000000000
000000000110000000000000000000001100000011110000000000
000000000000100000000000000000000000000011110000000000
000000000000000000000000000000001010000011110000000000
000000000100000000000000000000010000000011110000000000
110000100000100000000000000000000000000000000110000000
000001000000010000000000001011000000000010000000000000
.logic_tile 23 3
000000000000000000000011100101001001100001000000000000
000010100000000000000000000000111010100001000000000000
111010000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
110000000000001000010000011101111011110011000000000000
010000000000000111000010001111101110000000000000000000
000000000000000011000000010000011100000011110001000000
000000000001000011100010110000010000000011110000000000
000000000000001000000000010000011100000011110001000000
000010001010000111000011000000000000000011110000000000
001000100000000101100000000000000000000000000101000000
000001000000000000000010000111000000000010000000000000
000000100100001000000000000000000000000000000101000000
000000000000001111000000000011000000000010000000000000
110000000000100101110010100000000000000000000100000000
000010100000010000000100000101000000000010000001000000
.logic_tile 24 3
000000000110000111100111100001001001110011000000000000
000000000110001001000011001001011011000000000000100000
111000000100000111110110011001001011110011000000000000
000000100001000000000010001101001010000000000000000000
110000000010100001000000000000011000000011110001000000
000000000001010000100000000000000000000011110000000000
000000000000001000000110010000011000000011110010000000
000000100000000001000010000000010000000011110000000000
000000001010000000000000001000000000000000000100000000
000000000010000000000000001001000000000010000010000000
000000001010000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000001110000000000000001000000000000000000101000000
100000000000000000000000000101000000000010000000000000
.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000100000000000000000000000000000
000100000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 26 3
000000000000000000000010100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000001000000000000010100000001111000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000001011000000000000001001110011000000000010
000000000001000011000111000000001000001100111000000000
000000000000000000100100000000001110110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000000000000000000000001001001100111000000000
000010000000000000000000000000001110110011000000000010
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001011110011000000000000
000000000000001000000000010000001000001100111000000000
000100000000000101000010100000001010110011000000000010
.logic_tile 27 3
000000000000100000000011100000001100000011110000000000
000000100000010000000010000000010000000011110000000000
000000000100000000000000000000011000000011110000000000
000001000000001011000000000000000000000011110001000000
000000100000000000000000000011101001001011100000000000
000001000000000000000000000000011111001011100000000010
000000001110000000000000000111011110001011100000000100
000000000001000000000000000000001111001011100000000000
000000001010000011000011000000001100000011110000000000
000000100000000000100100000000000000000011110000000000
000000000000100001010000000000001000000011110000100000
000000000001000000100000000000010000000011110000000000
000000001000000001000010000000011110000011110000000000
000000000000001101100110110000000000000011110000000000
000000000000000011000111000111001110001011100000000000
000000000000001011100100000000011110001011100000000001
.logic_tile 28 3
000000000000000001100011010000001010000011110001000000
000000001100000000000111010000000000000011110000000000
111001000000100001100110010001111100010110000000000000
000000100001000000000011111101111001111111100000000000
110000000010001000000000000000011000000011110001000000
000000000000001011000011100000000000000011110000000000
000000000000000000000011000001011010011101000000000000
000000100000000000000011000000111000011101000000000100
000001001000010000000000000000011010000011110001000000
000010100000100000000000000000010000000011110000000000
000010100001010000000000001000000000000000000100100000
000001000000100000000010011001000000000010000000000000
000000001100101000000000000000000000000000000000000000
000000101111011111000000000000000000000000000000000000
010001000000100000000000000000000000000000000101000000
100010100011000000000000000111000000000010000000000000
.logic_tile 29 3
000000000000001001000000010111000001000000001000000000
000100000000000101100010100000001000000000000000010000
000100000100000000000000010111100001000000001000000000
000100100000000011000010110000101010000000000000000000
000010000000001001000000000111000000000000001000000000
000001000000001111100011000000101000000000000000000000
000000000000001111100000000101000001000000001000000000
000000000000000101100000000000001101000000000000000000
000000000000100000000010100011000000000000001000000000
000000000000011101000100000000101001000000000000000000
001000000000100000000011100011000000000000001000000000
000000000001010000000100000000001010000000000000000000
000100000000001000000000000001000001000000001000000000
000000000000001101000010010000001001000000000000000000
000000000000010000000010100101100000000000001000000000
000000000000100000000100000000001011000000000000000000
.logic_tile 30 3
000000000000000011100000000111101001001100111000000000
000000000000001011000000000000101011110011000000010000
000000000000000000000000000011101001001100111000000100
000000000000000011000000000000001010110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101000110011000001000000
000000000000001111000011000011001001001100111000000000
000000000000001101000000000000101101110011000000000100
000000000000000111100110100011001000001100111010000000
000000000000000000000011010000001000110011000000000000
000000000000000000000111100101101001001100111010000000
000000000000001111000000000000001110110011000000000000
001000000000000101100000000001001000001100111000000001
000001000000000000000011100000001110110011000000000000
000000000000001000000110110111101000001100111000000000
000000000000000101000010100000101101110011000000000000
.logic_tile 31 3
000010100000000000000000000000000000000000000000000000
000001100000000000000010110000000000000000000000000000
111000000000011011000010000000001100000011110001000000
000000001000100011000010000000000000000011110000000000
010000000000001111000011100011101010011101000010000000
110100001110000101000011010000111001011101000000000000
000000000000100000000110100000011000000011110001000000
000000000001010000000000000000000000000011110000000000
000000000000001000000000010000011000000011110000000000
000000001010000111000011110000000000000011110001000000
110000000000000000000111100111101101011101000000000001
000000000000000000000100000000111110011101000000000000
110000000000000000000000000001101010011101000101000000
000000000000000000000000000000101010011101000000000000
000000000000000000000111110001111011011101000100100000
000000000001011011000111110000111111011101000000000000
.logic_tile 32 3
100010100000000000000110100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000010100000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000100000000
110000000000000000000000001001000000000010000010000000
.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000010000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000110010011000000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001001100010100000000001000000001000000000
000010000000000001000010010000001001000000000000000000
000000000000000000000000001000001000001000011100000000
000000000000000000000000001001001001000100100000000001
000000000000000000000000001000001000001000011100000000
000000000000000000000010011101001001000100100000000100
000100000000000111000000001000001001001000011100000100
000100000010000000110000001001001000000100100000000100
000000000000000000000110011000001001001000011100000000
000000000000000000000010001101001000000100100000000010
000000000000000000000000001000001001001000011100000100
000000000000000000000000001001001101000100100000000010
110000000000000000000000001000001001001000011100100010
000000000000000000000000001101001101000100100000000000
.logic_tile 2 4
000001000000000000000000000000000001000000001000000000
000010100000001011000010010000001110000000000000010000
000000001110000000000011100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001001000000111110000000000000000001000000000
000000000000100111000011100000001001000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000111111000000000000001011000000000000000000
001000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000001010000000000000000000001000000000000000000000
000000000000010011000000000000000000000000001000000000
000100000010000000000000000000001010000000000000000000
.logic_tile 3 4
000010000001000000000000000000000001000000001000000000
000001000110010000000000000000001100000000000000010000
000000001110000111000010000000000000000000001000000000
000000000000001001000100000000001101000000000000000000
000000000000000000000111100000000000000000001000000000
000000001010000000000100000000001100000000000000000000
000000100000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000001000000011100000000000000000001000000000
000000000000000111000100000000001011000000000000000000
000010000000011000000000000000000001000000001000000000
000001000000001011000000000000001000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000010100000000011100000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
.logic_tile 4 4
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001001000000000000010000
000000000001011000000000010000000001000000001000000000
000000000000001011000011010000001110000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001111010000000000001000000000000000000000
000100000000000000000000000000000000000000001000000000
000100000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000001000100000000000000000000001111000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001010000000000000000000
001000100110000000000111110000000001000000001000000000
000000000000000000000011100000001100000000000000000000
001000000000000000000000000000000001000000001000000000
000000000000000101000010100000001111000000000000000000
.logic_tile 5 4
000010100000001001100110000000001000001100111110000000
000001001010000001000010000000001000110011000000010000
111010100000101001100110010000001000001100111100000000
000000000001010001000010000000001000110011000000000001
010000000000000000000000000000001000001100111100000001
010000000000000000000000000000001101110011000000000000
000001000000010000000000000000001000001100111100000010
000010100000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000010000000010000000001000110011000001000000
000100000000100000000000000000001001001100111100000000
000110001111000000000000000000001000110011000000000001
000010100000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000100000
000000001110000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000010000000
.logic_tile 6 4
000000001011000011100111110111101001001011100001000000
000000000000000111000011100000011010001011100000000000
111100000000000000000010100111111001000111010000000000
000000000000000000000011110000011001000111010000000000
110001000000000000010000010001111100000011110000000000
110000000010000000000010000000100000111100000000000000
000000001110000011110000000011101000001011100000000000
000000000000000000100000000000111011001011100000000000
000000000000000001000010000011011110000011110001000000
000000000011010000000111000000110000111100000000000000
000001000110100001000000010011101100001011100000000100
000010101001001011100011010000011000001011100000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000000000001000000000010000011000000
000000001110100111100000010000000000000000000110000000
000000000001011011000010100011000000000010000000000000
.logic_tile 7 4
000001000110001000000111000011101000111100001010000000
000000101010000011000010000000101110111100000000010000
000001000001000000000011100001001000111100001000000000
010000100000100000000100000000101100111100000010000000
000011000000011000000000000001101000111100001000000000
000010000010011011000000000000101110111100000000100000
001000000000100000000000000011001000111100001000000000
000000000101010000000000000000101100111100000000000100
000000000001010011000000010101001000111100001010000000
000000000000110000100011100000001110111100000000000000
000001000000000000000111000001001000111100001001000000
000000000000000000000000000000001100111100000000000000
000010000000000011010011100001001000111100001000000000
000000000000000000100100000000101110111100000000000000
000000000000000000000000000111001000111100001000000000
000000000000000000000000000000101100111100000000100000
.ramt_tile 8 4
000001000000000000000000000000000000000000
000010000000010000010000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001000010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000010000000000000000000000000000000
.logic_tile 9 4
000000001010000000000000000000001000001100111000100000
000000000000000000000000000000001101110011000000010000
000000000001011111100000000000001001001100111000000000
000000000000101011100000000000001000110011000001000000
001001001010000000000000000000001001001100111000100000
000000000001010000000000000000001101110011000000000000
000001000000000000000000000000001000001100111000100000
000010100000010000000000000000001111110011000000000000
000000000000001000000000000000001001001100111000000000
000010000001010111000010010000001000110011000000000100
000000000000000000000000000000001000001100111000000000
000000000110000000000010010000001110110011000000000000
000000000000010000000000000000001000001100111000000000
000000000000101111000011010000001100110011000010000000
000000001100000000000000000000001001001100111000000000
000010000000010000000011010000001111110011000000000000
.logic_tile 10 4
000000001000000111100111100001100001000000001000000000
000000000000001111100100000000001101000000000000010000
000000000000100001000111100011000000000000001000000000
000000000111000000100100000000001110000000000000000000
000000101010000000000000000001100001000000001000000000
000000100000101101000000000000101110000000000000000000
000010000000000111100000000011100001000000001000000000
000000000000000000000000000000001100000000000000000000
001110100010100111100000000001000001000000001000000000
000001000000010111000000000000101010000000000000000000
000010100001000111000000000111000000000000001000000000
000000000000001111010011110000101100000000000000000000
000010000000000101000010000001000000000000001000000000
000000000000001001000100000000001110000000000000000000
000001001110100111010000010001001001110000111000000010
000010000001000000100011000101001111001111000000000000
.logic_tile 11 4
000000000000000111100011010101011100001011100000000000
000000001000000000100011110000001011001011100000000100
111000000000011111100111010111101111001011100000100000
000000001000000111100111010000001010001011100000000000
010110000000000000000110000011011001001011100000000000
010001000000100001000000000000111000001011100000000100
001000000000001000000000000111111000000011110000000000
000000001100000001000000000000110000111100000000000000
000000000001010011100111000011011000000011110000000000
000001000000100000000000000000000000111100000000000000
000000001100001111000000010111111100001011100000100000
000000000000000111100011100000001001001011100000000000
000000100000000111000000000011001111001011100000000100
000000001100000000100010000000111101001011100000000000
000000000000000001000111000000000000000000000100100000
000000000011110000100100000001000000000010000000000000
.logic_tile 12 4
000000000000100000000000000000001001001100111000000000
000000000000000000000000000000001111110011000010010000
000010100001000000000111100000001001001100111000000001
010000000000000000000111010000001100110011000000000000
000001000000100000000000000000001000001100111010000000
000010001110000000000000000000001111110011000000000000
000000001010100000000000000000001001001100111000000000
000000000001000000000000000000001001110011000010000000
000000000001010000000000010000001001001100111000000000
000000001100100000000011010000001001110011000000000000
000001000000010101000000000000001000001100111001000000
000000000000000000000000000000001110110011000000000000
000100000000101000000110000000001000001100111001000000
000000000001010011000100000000001101110011000000000000
000010000000000000000011110000001001001100111000000100
000001001010000000000011000000001111110011000000000000
.logic_tile 13 4
000000001101011000000111110011001001001100111000000000
000000000000001111000011000000001001110011000010010000
000011100000000000000111110011101001001100111010000000
000010100000000000000011100000001100110011000000000000
000001000000000000000010010001001000001100111000000000
000000101001010000000111010000101000110011000000000001
000000000000010111100000010101101000001100111000000000
000000000000000000100011000000001101110011000000000001
000010000001010011100011100101101000001100111000000010
000001000000100000000000000000101001110011000000000000
000100000000000111000000010011101001001100111000000000
000000000000001001000011010000101001110011000000000010
000010100000000000000000000101001000001100111000000000
000001001110000000000000000000101011110011000010000000
000000001010000111100000000111101001001100111000000000
000000000000000011000000000000001110110011000001000000
.logic_tile 14 4
000000000000000011100010100111011110001011100000000000
000000000010010000000000000000111100001011100000000000
111001000001000001000011110001111000011101000100000001
000000000000100001000110000000011010011101000000000000
110010100001101101000011100001111000011101000101000000
000000001010000001000100000000011101011101000000000000
110000000000101000000011100001101011011101000100000001
000001000011011111000000000000011110011101000000000100
110000000000100011100000000001101100011101000101000000
000000000001011111000010110000001010011101000000000000
000010000000000000000000000001111010011101000101000000
000000000000000000000010110000011000011101000010000000
000010100000100001100000010001111011011101000101000000
000001000000000000000011000000001101011101000000000000
000000000010000000000000010001101110011101000100000010
000000000100001101000010110000001001011101000000000000
.logic_tile 15 4
000000000000100011000000000001000000000000001000000000
000000000110011111100011100000001000000000000000000000
000100000010000111100011100111001001001100111000000000
000000000000000000000100000000001111110011000000000000
000000100000000000000000010101101001001100111000000000
000000000001010000000011100000001110110011000000100000
000100000000100000000000000011001000001100111000000100
000110100001010001000000000000001101110011000000000000
000000000000000000000010010001101000001100111000000000
000000000000001011000111100000001101110011000000000000
000000000001010000000111100011101001001100111000000000
000010000000100001000111000000101001110011000000000000
000000000000000001000000000011101001001100111010000000
000000000000000000000000000000101100110011000000000000
000000001110100011100000000001001000001100111000000000
000000000000000000000011110000101011110011000000000000
.logic_tile 16 4
000001000001000000000110000011011011001011100000000000
000000100001010111000011100000101000001011100000000000
111100000001011000000110110101101101000111010000000000
000100000000000001000011010000111101000111010000000000
000000000001001001100000001101111001100000010000000000
000000000110101011000011100011111010010100000000100000
000000000001001111000111110101111001000111010000000000
000000000000100111000011000000111111000111010000000000
000000000000000000000110100011111100000011110000000000
000010001010000000000111110000100000111100000000000000
000110000000000111100110000001011110001011100101000010
000100001001011001100000000000101010001011100000000010
000000000000001000000000000101001000001011100110000000
000010100010000001000000000000111000001011100000000101
110101001000000011100000010001001010001011100110100000
000000000100100000000010000000101110001011100000000000
.logic_tile 17 4
000000000000000000010000000111101001111100001000000000
000000000000100000000011100000101100111100000000010010
000000000000100111100111000111101001111100001000000000
010000001000010000100100000000001101111100000000000000
000000001110000000000000000101101001111100001000000000
000000001000000000000000000000101100111100000000000000
000000100001000000000000000111001001111100001001000000
000000000000000000000010110000101101111100000000000000
000000100000000000000000000001101001111100001000100000
000001000000000000000000000000001100111100000000000000
000001000000000000000010000001001001111100001000000000
000000101010011001000100000000101101111100000000000000
000011100000000000000110100001101001111100001000000000
000011000110000000000100000000101100111100000010000000
000011000110000001000000010000001000111100000000000000
000010000011100000100010110000000000111100000000000000
.logic_tile 18 4
000000000110000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000010100
000001000000000000000000000000001001001100111000000000
000010100100000000000000000000001100110011000000000000
000000000001010000000000000000001001001100111000000000
000000001100100000000000000000001101110011000000000000
000001000000000000000110100000001001001100111000000000
000010100100000000000000000000001111110011000000000000
000010000000000000000011000000001001001100111000000000
000001001010000000010100000000001111110011000000000000
000000001010000111000010000000001000001100111000000000
000000000000001001010010110000001110110011000000000100
000000000000000000000000000000001001001100111000000000
000000000000000001000000000000001110110011000000000000
001000000000000101000010101101101000011011000000000000
000000000010000000000010101011101101110001100000000001
.logic_tile 19 4
000000100001000000000110110011101000001011100000000000
000001000000110000000010000000111001001011100000000000
111011000101001000000010110111011000001011100000000000
000011100110000101010110100000011101001011100000000000
110000001110010000000000000101001010000011110000000000
110000000000101001000011010000010000111100000000000000
000000000000000101000000010101111100000011110000000000
000000000110001011100010000000000000111100000000000000
000000000001110101100110000111011101001011100000000100
000000000011110000100000000000101101001011100000000000
000100000110001111000010000111011001001011100000000000
000000000000000111000110000000001011001011100000000000
000100000000000001000010000001111010000011110000000000
000000000010100000100011000000100000111100000000000000
110000001000000000000000000000000000000000000100100000
000010101000000000000000000011000000000010000000000000
.logic_tile 20 4
000000000010000000000000000011101011001011100000000000
000001000000000000000000000000101011001011100000100000
111000000000001000000000000111001100001011100000000000
000000000000001001000000000000011111001011100000000100
111100100000001000010000000000011010000011110000000000
110010001100001111000011110000000000000011110000000000
001000000000011000000010000000001100000011110000000000
000100000001001101000100000000010000000011110000000000
001100000001001101100111010011011010001011100000000000
000000000000000101100011100000001100001011100000000001
000000100000100000000011100000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000100000000000101100010010011001011001011100000000000
000100000000000000100010100000011000001011100000000010
000000001001000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
.logic_tile 21 4
000000000110000000000000010000001000001100111000000000
000000000000000111000010100000001001110011000000010000
000000000000010000000000000000001000001100111000000000
000000001011010000000000000000001100110011000000000000
000010100000000000000110110000001000001100111000000000
000011000000000000000010110000001011110011000000000000
000010000000000000000010100000001001001100111000000000
000000000000000000000100000000001111110011000000000100
000000000000001101100000000000001000001100111000000000
000000001010000101000000000000001100110011000000000100
000001000100010101100000000000001001001100111000000000
000010000110100000000000000000001100110011000000000000
001000000000010000010000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000100000000000000000010001001000010111110000000100
000001000001000000000010101101000000010100000000000000
.logic_tile 22 4
000000000000000000000111100000001010000011110000000000
000000000000000001000011110000010000000011110000000000
111000000000100111100111100000011100000011110000000000
000000001000010000100100000000000000000011110000000000
110000000000000000000111000111011000001011100001000000
000000000000010000000111100000011011001011100000000000
000010000000001000000000000001001111001011100000000000
000101000000001011000000000000001100001011100000000000
001000000011010000000000000111001001001011100000000001
000000000000100000000000000000011110001011100000000000
000000100000000111000000000000001000000011110000000000
000001000000000001000000000000010000000011110000000000
000100000000000001000000000000011000000011110000000000
000000000000001111100000000000000000000011110000000000
010000001000000001100000001000000000000000000100000000
100000001010010000100000000101000000000010000000100001
.logic_tile 23 4
000000000000001000000110010001011001000001000000000000
000000000000001111000011000101101011000000000000000000
111000101111000011100111101001011010100000000000000000
000000100000000000100111101011101010000000000000000000
110000000000000011100111100000001100000011110010000000
000100000000000101000111100000000000000011110000000000
001010100000111101000011010001001100000010000000000000
000001000001111011100110001101001101000000000000000000
000000100000000011100011100001111011111111000000000000
000110000000001001100100000111101001000000000000000000
000010100000000000000010000000001010000011110000000000
000000001010100000000100000000010000000011110001000000
000001000000000011100000001000000000000000000100000010
000010000010000000100000001111000000000010000000000010
010000001000100000000110101000000000000000000100000010
100000000000010000000000001101000000000010000000000010
.logic_tile 24 4
001010101100000101000111110000011100000011110000000000
000000001110000000000011010000010000000011110001000000
111000000000000011100010101011111001110011000000000000
010000000001010011000100001001101010000000000000000000
110010100010001101100000000011001010100000000000000000
000010000010000101000000000011001001000000000000000000
000000000001100000000011110000011010000011110001000000
000000000000110111000010000000010000000011110000000000
000000001010000011100000010000011010110000000000000000
000000001110001001100010000000011010110000000001000000
001000000000000000000011100000001110000011110001000000
000000000100000000000110000000010000000011110000000000
000000000000000001100010000001011000100000000000000000
000000000000000000000000001011001110000000000000000000
010000001000000000000000000000000000000000000100000000
100100000000000000000000001001000000000010000000000001
.ramt_tile 25 4
000001001010000000000000000000000000000000
000010001100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000001100000000000000000000000000000
000010100000010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000110100000000000000000000000000000
000001000000010000000000000000000000000000
.logic_tile 26 4
000000100000000111000111100000001001001100111000000000
000000000000000000000000000000001101110011000000010000
000000000001010000000000000000001000001100111000000000
000000000001000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000001010000000011010000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000100000000000000000000000001001110011000000000010
000000001000000000000000000000001000001100111000000000
000000000000000000000011010000001101110011000000000010
000000000000001000000000010000001000001100111000000001
000000000000000101000010100000001011110011000000000000
000010000000101000000110100000001001001100111000000001
000000000000010101000000000000001100110011000000000000
000000001000100000000000000000001000001100111000000010
000000000000010000000000000000001000110011000000000000
.logic_tile 27 4
000000000000000000000000000000001110000011110000000000
000000000000000001000011000000010000000011110000000000
111101001010000001000000000001001001001011100000000000
000000100000000000100000000000011100001011100010000000
110000001110000101100000000101001110001011100000000000
000000001100001001010011000000011010001011100000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000111100000000000001010000011110000000000
000000000000000000100011010000010000000011110000000000
000000000000010011100000010001011100001011100000000000
000001000000100000000011100000011110001011100010000000
000000000000000000000000010000011000000011110000000000
000000000000001101000011010000000000000011110000000000
010000101100000000000000000000000000000000000100100000
100000000000000000000000000011000000000010000000100000
.logic_tile 28 4
000000001110100000000010100001111101011101000110000000
000010000000010000000110000000001011011101000001000000
111000000000100001000000010001111101011101000100000000
000000000000010001000011110000001110011101000001000000
010010001000001111100111010001111010011101000101000001
010000000000000111100010100000001011011101000000000000
110000000001011011000011110001101110011101000100100000
000000000000101111100011100000011001011101000000000101
110000000000000000000000000001111010011101000110000100
000000001100000000000010110000011010011101000001000000
000001000000000111000000000001111000011101000100000000
000000000000001111000000000000011011011101000001000110
000000000000000000000011100001101010011101000101100000
000010100001011101000000000000001101011101000000000000
000000001000101000000000000001111010011101000100000100
000000000001001011000000000000001110011101000000000000
.logic_tile 29 4
000000000000001101100111100001100000000000001000000000
000010000000000111000111000000101000000000000000010000
000010100000101011000011000011000001000000001000000000
000000001001010101000100000000101000000000000000000000
000000000000001000000000010001000000000000001000000000
000000001110001111000010100000001100000000000000000000
000000000001001000000000000001100001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000001000000010100011000000000000001000000000
000000000000001111000010100000101001000000000000000000
000000000000100000000000000011100000000000001000000000
000000000001010101000010100000101010000000000000000000
000000100100000000000111000101000000000000001000000000
000000000000000000000100000000101111000000000000000000
000010000000000000000000000011100000000000001000000000
000000100000000000000000000000001001000000000000000000
.logic_tile 30 4
000000000000001000000010100101001000001100111000000000
000000000000000111000110110000001100110011000001010000
000000000000000000000000010001001001001100111000000000
000000000000010000000011000000101011110011000000100000
000000000000000011100010010101001000001100111000100000
000000000000000011100111010000101000110011000000000000
000001000100001111000000000001101000001100111000000000
000010100000001111000011000000101100110011000001000000
001010100000111111100000000001001000001100111000000001
000001000000110101000000000000101111110011000000000000
000000000000000000000000000101001001001100111000000010
000100000000000000000000000000001110110011000000000000
000010000000000000000110100101101000001100111000000000
000000001100000000000010100000001011110011000001000000
000000000000001000000000000101101000001100110000000000
000000000000000101000000000000001111110011000000100000
.logic_tile 31 4
000000000000000000000111100000001110000011110000000000
000000000000001011000000000000010000000011110001000000
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000001011010010110000000000000
000000001110000000000000000001111101111111100000000000
000000000000000000000000000000001110000011110001000000
000000000000000000000011110000000000000011110000000000
000010000001010000000000000000011100000011110000000000
000000000000100000000011100000000000000011110001000000
000000000000000011100000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000111100000001000000000000000000110000010
000010000000000000100010000001000000000010000000000000
010000000001100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 32 4
100000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.io_tile 33 4
000000000000000000
000100000000001000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000010000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000001
000000000000000000
000000000000000000
.io_tile 0 5
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000100000001001100110010000001000001000011101000000
000000000000000001000010001111001000000100100000010001
111000000000001001100110011000001000001000011100000000
000000000000000001000010001111001000000100100001000010
000001000000000000000000000000001000001000011100000010
000010100000000000000000001111001001000100100001000000
000110100000000000010000001000001000001000011100000000
000101000000000000000000001111001001000100100000000100
000000000010000000000000000000001001001000011110000000
000000000000000000000000001111001000000100100001000000
000000000000000000000000001000001001001000011100000100
000000000000000000000000001111001000000100100000000001
000000000000000000000010000000001001001000011110000000
000000000000000000000000001111001001000100100000000001
110000000000000000000000001000001001001000011110000000
000000000000000000000010001111001001000100100001000000
.logic_tile 2 5
001000000001000111000011000000000000000000001000000000
000000000000100000100100000000001010000000000000010000
000000000000000011110000000000000000000000001000000000
000000001000000000100000000000001001000000000000000000
000000000000011001000000000000000001000000001000000000
000000000000000111100000000000001101000000000000000000
000000100000000111000110100000000001000000001000000000
000001000010000000000100000000001000000000000000000000
001000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000100000100000000000000000000000000000001000000000
000001000001000000000010010000001000000000000000000000
000000000000100000000000000000000001000000001000000000
000000000010010000000000000000001010000000000000000000
000010000000000000000000000000000000000000001000000000
000001000010000000000000000000001010000000000000000000
.logic_tile 3 5
000000000110000011100000000000001000111100000000000000
000000000000000000000010010000000000111100000000010000
111010000000000000000110010000011010000011110000100000
000000000000000000000010000000000000000011110000000000
010001000000000000000000000000011100000011110000100000
010010000000000000000010000000010000000011110000000000
000010000000010001000110000000001110000011110000100000
000001001000000000100000000000000000000011110000000000
000000000000000000000000000000001110000011110000000110
000000000000100000000000000000000000000011110000000000
000000000000000000000111000111101110110011000000000000
000000001110000000000000000001101011000000000000000000
000000000000000111000000000000011001001100110110000000
000000000000000001000000000000011001110011000000000010
001010000001000000000111000000011010000011110100000000
000001001010000000000000000000010000000011110011000000
.logic_tile 4 5
000000000000100000000000000000000000000000001000000000
000000000001010001000000000000001000000000000000010000
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001010000000000000000000
000000000000000000010000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000100000000000000000000000000000000000001000000000
000001000100001001000000000000001100000000000000000000
000000100000000101000000010000000000000000001000000000
000000000000100101000010100000001101000000000000000000
000100000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000011000000011000000000000000000001000000000
000000000000100101000011110000001111000000000000000000
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001111000000000000000000
.logic_tile 5 5
000000001100000000000000000000011110000011110000000000
000000000000000000000010010000000000000011110001000010
111110000000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
110000000000000000000000000000001100000011110001000000
010010000000000000010010000000010000000011110000000001
000000000000001000010000000111111100001011100000000000
000001000000101011000000000000011111001011100000000001
001000000000000011100010000000001010000011110000000001
000000000000000000000110010000010000000011110001000000
000010000000000000000000000111101001001011100000000000
000000000000000000000010100000011010001011100000000001
000000000110000000000000010000011000000011110000000001
000000001110000000000010110000000000000011110000000001
000100000000000001000000000000000000000000000100000000
000100000000000011000000000011000000000010000010000000
.logic_tile 6 5
000000000001110001100000000011011001001011100000000000
000010000001010111000000000000101000001011100001000000
111100000100100101000010100001001100000011110000000000
000000000001011001100100000000010000111100000000000000
110000000011010111000111000011011110001011100010000000
000000000000100000100010010000101011001011100000000000
000000000000001101100111100101111011001011100000000000
000000000000000001100100000000101010001011100000000000
000000000000000101110011010001101100000011110000000000
000010100000000000000110100000100000111100000000000000
000000000000100001000110100101101010001011100000000010
000000000001000000100100000000101000001011100000000000
000000000000000000010000000011101010000111010000000000
000000000011010000000000000000011000000111010000000010
010000000000000000000000001000000000000000000100100000
100010001000000001000000001011000000000010000000000001
.logic_tile 7 5
001000001100000011100000000111101001111100001000000000
000011000000000000000000000000001101111100000001010000
000000000000100000000111010111101001111100001000000000
000010000000010000000011010000101111111100000000000000
000100001110000000000000000001001001111100001000000000
000000000000000000000010010000001101111100000000000000
000000001100000111100000000001101001111100001000100000
000000000000000000100000000000101111111100000000000000
000000000111010000000000000001101001111100001000000000
000000000001110000000000000000101101111100000000000100
000010000001010000000000000101101001111100001000000001
000000000000100000000011000000001111111100000000000000
000001001110000000000000000101001001111100001000000000
000110100100000000000000000000101101111100000000000000
001001000000010000000010100000001000111100000000000000
000010000000000001000111000000000000111100000010000000
.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000010000000000000000000000000000000
000000001100000000010000000000000000000000
000000000001000000000000000000000000000000
000001001010100000000000000000000000000000
000110000000010000000000000000000000000000
000100000000000000010000000000000000000000
000010000000000000000000000000000000000000
000001001011000000000000000000000000000000
000110000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 9 5
000011001000100111000000000000001001001100111001000000
000011100100010000000000000000001000110011000000010000
000000100000000000000000010000001000001100111001000000
000000000000000111000011100000001100110011000000000000
000110000000000000000000000000001000001100111000000000
000001000110000000000000000000001110110011000001000000
000000100000000000000000000000001001001100111000000010
000000000000000000000000000000001111110011000000000000
000001100000001111100000000000001000001100111000000000
000011100000000111100000000000001100110011000000000001
000000001110000011100000010000001000001100111000000000
000000000110000000000011100000001110110011000000000100
000000100000100111000000000000001001001100111000000000
000000100010011001100000000000001001110011000000000000
000000000000000000000000001011101000011011000000000010
000000000001010000000010000011101000110001100000000000
.logic_tile 10 5
000000000000010000010111000000001000111100000000000000
000000000000010000000000000000000000111100000000010000
111110100000000111100110010011011010000011110000000000
000001000000000000000011010000110000111100000000000000
000000000000100001100110000001111100001011100000000000
000000001111010000000000000000001010001011100000100000
000000000000000001100111010111011100000011110000000000
000000000000000000000110000000100000111100000000000000
000100000101000000000000010001111100001011100000000010
000000000001110000000011110000011011001011100000000000
001000000000101001100110000111111001000111010000000000
000001000011001111100100000000011001000111010000000000
000101100000001001000010000101101001010000000100000010
000100000000000011000100000111111110111111100000000010
110000000000000111000000000111011010001011100100000110
000000000110100000000000000000001110001011100001000000
.logic_tile 11 5
000000001011010111000011010011101001000111010000000001
000000000000100000000011110000111101000111010000000000
111000000000010001010000000000011000000011110001000000
000000000001110011100011110000010000000011110000000000
000000000000000111000000010111001100000011110000000000
000000000000000000000010000000110000111100000000000000
000000000000001000000011110101101100001011100000000000
000000000001000011000011010000111100001011100000100000
000000100110000111000111110101111000001011100000000100
000000000000001111100011110000101001001011100000000000
000010100001010000000011110011011000001011100000000000
000010100110000000000011110000001011001011100000000000
000000000000001001000000000001011011001011100110000000
000000000000001101000010010000001110001011100000000100
110010000000000101100000000101001110001011100100000001
000000001000000000100000000000001110001011100001000010
.logic_tile 12 5
000000000001000000000010000000001001001100111000000001
000000000101100000000100000000001000110011000000010000
000000100001000000000000000000001000001100111000000000
000001000001011101000000000000001001110011000000000001
000000000000000101100000000000001000001100111000000100
000000000000000000000000000000001100110011000000000000
000000000000110000000000000000001001001100111000000000
000000000001110000000010010000001011110011000000000100
000000100000000000000000000000001001001100111000000010
000001000000000111000000000000001101110011000000000000
000000000000010000000111010000001001001100111000000000
000000000000000000000110110000001101110011000000000100
000100001000000000010000000000001000001100111000100000
000100000000010000000000000000001010110011000000000000
000010100000000000000000000000001001001100110000000000
000001000000000101000000000000001110110011000010000000
.logic_tile 13 5
000000000000100000000011100000001000111100000000000100
000000000001010000000000000000000000111100000000010000
111000000001000000000000011011011111100000010000000000
000100001110100000000011000011001110010100000000000100
010000100000001000000111000011101011001011100000000000
110001001001011111000000000000101100001011100000000000
000011100000100111100011000000011010000011110000000110
000000000111000000100100000000000000000011110000000000
000000000010001000000111100011111111001011100000000000
000000000000001111000000000000111011001011100000000000
000000000001011011100010000000001110000011110000000000
000100000010001001010000000000010000000011110000000010
000000001000100000000111100011101101001011100000000000
000000000000010000000000000000111001001011100000000000
000010000011001011100000000000000000000000000100100000
000000000000001101100011111001000000000010000000000000
.logic_tile 14 5
000001000000010000000011100000001110000011110000000100
000010000000100000000000000000010000000011110000100000
111000100000010111000011100101111111100000010001000000
000001000110100111100100001011011111010100000000000000
000000000000000000000110100001101111100000010000000010
000000000001100011000100000011001000010100000000000000
000010001000000111000000000101111101100000010000000000
000001000000000000100000001011011100010100000000000001
000000000000001111100111100000011100000011110000000001
000100000000001011000000000000010000000011110001000001
000000000000000001000011110101111110100000010000000001
000000100010000000000110101011001001010100000000000000
000000100000101111100010000011001010001011100101000000
000000000000010101000111110000001011001011100010000000
110100100000000101100110100111001111001011100100000100
000101000010000000000010000000011001001011100010000000
.logic_tile 15 5
000010000000000111100010000111101001001100111000000000
000001000000001111100011000000001001110011000000010000
000100100000100111100000010101101001001100111000000001
000100001110000000000011010000101010110011000000000000
000000000001000111100000000101001000001100111000000000
000000000000000000000011100000101000110011000000000000
000000000000000000000011100111101000001100111000000000
000000000000000111000010000000101001110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000001011000000000000001010110011000000000000
000011000000000001000000000001001001001100111000000000
000011000000001111000000000000101100110011000000000000
000001000000000000000000000001101000001100111000000000
000010100001010000000000000000001100110011000000000000
000000001000100000000010000011101001001100111000000000
000000000001000001000000000000001011110011000000000000
.logic_tile 16 5
001100000000000001000011110111001101000111010000000000
000110100000000011000010100000111010000111010000100000
111000000001011000000000000111111001100000010000000000
000000000000100101000000000001001101010100000001000000
110000000000000001000110100111011110000111010001000000
110000000000000000100000000000101000000111010000000000
000000000011011101000111110111101001100000010000000000
000010000001001101000111010001011011010100000000000001
000000000000000000000110100011101001100000010000000000
000000000000010000000100000101011100010100000000000010
000001001000100111000111100111101011100000010000000001
000000000000011001100100000001011111010100000000000000
000000000000000000000111111000000000000000000100100000
000000000000000000000011111101000000000010000000000000
000001000000000111000000011000000000000000000110000000
000010001000000111100011110101000000000010000000000000
.logic_tile 17 5
000101000000001000000110110001011100001011100001000000
000100000000101011000110010000111101001011100000000000
111000000000001101000111100001111100000011110000000000
000000000110000011000100000000000000111100000000000000
000010000000100000000000000011111000000011110000000000
000001000111010000000010100000000000111100000000000000
000010000111001000000000010001001001001011100000000000
000001001110100001000010000000011010001011100000000000
000000001001000001100000010101101010000011110000000000
000000001110000001000010000000110000111100000000000000
000100100001000111000010000001001100001011100000000000
000000000010000011100000000000001100001011100001000000
000000000000000000000110000001101110001011100100000001
000000000000000011000000000000101111001011100000000001
110010000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 18 5
000000000111000000010110000111001100000011110000000000
000000001000000000000000000000110000111100000000000000
111000000000011000000010110001101010001011100000000000
000000000000011101000110000000001001001011100000000100
000000000000001101000000010101011001000111010000000000
000000001000000001000011110000111011000111010000000000
000010001100000000000110010011001110000011110000000000
000011000000000000000011100000000000111100000000000000
000001000000001000000111010101111101001011100000000000
000100100000001011000010000000101001001011100000000000
000010100000000111100110000001111110001011100000000010
000000001100000000100011110000011010001011100000000000
000000000000001001100000000011101110000011110000000000
000010000000000011100011010000100000111100000000000000
110010100001011000000111000011101101001011100100000010
000000001100000001010000000000111110001011100000000000
.logic_tile 19 5
000000000000100101000110000011001011001011100000000000
000100001000000101000010110000011100001011100000000000
111001100000000101000000000101011111001011100000000000
000011000000000000000000000000101011001011100000100000
000000000000010101000010100011011101001011100000000000
000000000000100000100110000000011010001011100000000000
000101100001000111000000000111011101000111010000000000
000111100010000000000011000000011111000111010000000000
000000000000000011000111100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000011001000101000000011100111001000001011100110000000
000011000000001011000010100000111000001011100000000000
001000000000000111000111100011001000001011100101000000
000100000010000000000100000000111000001011100000000010
111000001000000001000000010111001011001011100100000000
000000000000000000000010000000101000001011100000000001
.logic_tile 20 5
001010100000000111000111010011011110001011100000000000
000011100000000000000110100000111101001011100000000000
111000000110000001000010000111011101001011100001000000
000001001000000001000110010000101001001011100000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000100000001100000000111001110001011100001000000
000000001011010000000000000000101000001011100000000000
110000000001000000000010100011011111001011100000000010
000000000000000000000111100000101001001011100000000000
000000001000000000000000000001111110011101000110000010
000010000000000001000000000000011110011101000000000000
000000000000111001000010100001101000011101000110000000
000100000001110001100100000000011001011101000000100000
000000000100101000000011010001111010011101000100000000
000000000110011101000111000000001010011101000000000001
.logic_tile 21 5
000000000000000101000111110111011100001011100000000000
000000000000000000000011010000011001001011100000000000
000000001110001101000000000111011101001011100000000010
000000000000000011000010100000011000001011100000000000
000010100000000111000111100011001001001011100001000000
000001000000101111100000000000011001001011100000000000
000000100000000011100000000111011100001011100001000000
000001000000000000100010000000001000001011100000000000
000010100000110011000000000011001011001011100000000010
000111001100110000000000000000001000001011100000000000
000000000000100000000010000111001010001011100000000000
000000000001011111000010010000001111001011100001000000
000000000000000011000000010011011011001011100001000000
000000000000000001000011000000011010001011100000000000
001000000111000000000000000000001010000011110000000000
000010100000100000000000000000010000000011110000000000
.logic_tile 22 5
000010100000010000000000010001111111011101000100000000
000000000000101001000010000000101001011101000001000000
111000000001000001100010000001111010011101000100000000
000000000000100001000011000000001110011101000000100010
110001000000001000000010100001111010011101000110000000
000000100000000101000011010000111000011101000000000000
110000100000000001000110010001111010011101000100000000
000010101100000000100011010000011011011101000000000000
000000000000100000000111100001111101011101000100000000
000101000011010000000000000000101110011101000000000010
000000000001001001000000000001101000011101000110000000
000000001100001011100000000000011010011101000000000000
110000100000010000010000000001111000011101000110000001
000001000000101111000000000000101011011101000000000000
001000000001001111000000000001111100011101000110000000
000100000000000001100000000000001101011101000000000000
.logic_tile 23 5
000000000000111001000110100000001000000011110000000100
000000001000110111100000000000010000000011110000000000
000011100110001111110110110000001110000011110001000000
000011001000000001100011000000010000000011110000000000
000100000000001011100111010000001010000011110010000000
000100001000000101110010100000000000000011110000000000
000001000111000101100110010000011100000011110001000000
000010100000000101000010000000010000000011110000000000
000000000000000111100000000001001101000011000000000000
000000000000000000100000000001001010000000000000000000
000101000000000011110000011101111001100000000000000000
000000100000000000100011011101101010000000000000000000
000000000000000000000111101001111001000010000000000000
000010000010100000000100001001011101000000000000000000
000000000100000000000000000101001011000010000000000000
000010000000010000000000001101101100000000000000000000
.logic_tile 24 5
000000000010000000000000001101101011111111000000000000
000000000000000011000011110101111000000000000000000000
111000000000001001100010110000011010000011110000000000
000000000000000111000111100000010000000011110001000000
110001000000001000000110000001101010100000000000000001
000000000010000001010011001001001011000000000000000000
000000000000100001000010011001111100111111000000000000
000010100000000000100010110011111110000000000000000000
000000000000010000000000000000011100000011110000000000
000000000000000000000000000000010000000011110010000000
000000100100000001000010001001001111111111000000000000
000001000000000000000110011001001110000000000000000000
000100001011110011100011100000000000000000000100000001
000000001100001001000100001111000000000010000000000000
010010100000000000000000001000000000000000000100000100
100011000000001001010000001001000000000010000000000000
.ramb_tile 25 5
000001000000100000000000000000000000000000
000010001100000000000000000000000000000000
000010000110000000000000000000000000000000
010000000010000000000000000000000000000000
000110001010000000000000000000000000000000
000001000100000000000000000000000000000000
000000001110010000000000000000000000000000
000010100001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001111000000010000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000100000000000000000000000000000
000000001000010000000000000000000000000000
.logic_tile 26 5
001001000000001111000000000000001001001100111000000000
000010001110000111000000000000001100110011000000010000
000100000000000000000111100000001001001100111000000000
000000000001010000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000001110010000000000000000001111110011000000000000
000000000110000000000000000000001001001100111000000000
000000000110000000000000000000001111110011000000000000
000000100001001101100000000000001000001100111000100000
000001000000100111000000000000001100110011000000000000
000000001001011000000000000000001000001100111000100000
000000100000100101010000000000001100110011000000000000
000000000000000000000000000000001000001100111001000000
000000000000000000000000000000001000110011000000000000
000010100000000000000110110000001000001100111000000000
000001000000000000000010100000001000110011000000000010
.logic_tile 27 5
000000000000000000000110100011111110001011100000000000
000000000000000000000010000000011010001011100000000000
000000001000000011100000000000001000000011110000000000
000000000000000000100011000000010000000011110000000000
000000000000000101100000010011111000001011100000000000
000010000000000000000010100000001100001011100000000000
000000000010100000010111100111011010001011100000000000
000000000001010000000100000000011011001011100010000000
000000000000000111100000000000001110000011110000000000
000000000000001101110000000000000000000011110000000000
000001000000000001000000000111011000001011100001000000
000000000010010000000000000000011001001011100000000000
000000000011010001000000000000001100000011110000000000
000000001110001001000000000000000000000011110000000000
000010001000100000010000000000011010000011110000000000
000000000000010000010010000000010000000011110000000000
.logic_tile 28 5
000000000000000000010000000000011000000011110000000000
000000000000100000000000000000010000000011110001000000
111100000000000111000111100111011010001011100001000000
000000000000010000000100000000111010001011100000000000
110000000000000000000000000000001010000011110000000000
000000000000000011000011100000010000000011110000000000
000000000000010000000111100111011111001011100000000000
000001001000101011000111010000101010001011100000000000
000000000100100000000000010000011000000011110000000000
000010101110000000000011000000000000000011110000000000
001000001110000111100000000111001101001011100000000000
000000000000000000000000000000111011001011100000100000
000000000000000000000110100000011100000011110000000000
000100000000010000000100000000000000000011110000000000
010000000000000001000000001000000000000000000100000100
100000001010001001100000000111000000000010000000000000
.logic_tile 29 5
001000000000000000000000010000000001000000001000000000
000000000000000000000010100000001000000000000000010000
000000000110001000000000000000000000000000001000000000
000000000100000101000011010000001010000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000001011000010110000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000001000000011000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010101011110111100000000000000000000000001000000000
000001000000100000000000000000001011000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000110000000000000000000000001000000001000000000
000000000001010000000000000000001100000000000000000000
.logic_tile 30 5
000000001010010011000111010000011010000011110000000000
000000000110000111000011000000000000000011110000000000
111000000100000001000111010001101010011101000110000000
000000000000000001000011010000001101011101000000100000
010000000000000001000000000001111000011101000100000000
010000000000000000100000000000011000011101000001000000
110000000000001001000000000001111101011101000110100000
000000000000001011000011000000001101011101000000000000
110000000000001011000111100001101001110100010100100000
000000000000000111000100000000011101110100010000100000
000001001000000000000011110001111011011101000110100000
000000000000000001000111100000001011011101000000100000
000000000000000000000000000001101100011101000100100100
000000000000000000000000000000001100011101000000000000
001000001100000000000000000001111000011101000100000010
000000000000000000000000000000011000011101000010000000
.logic_tile 31 5
000000000000000111000000010000001110111111000001000000
000000000000000000000011000000011010111111000000000000
000000000000000001000011111011111000000000000000000000
000000000000000111000011000001101000010110000000000000
000000000000000001100000000000001010000011110000000000
000000000000000000000011100000010000000011110000000001
000000000000000000000000000000001000000011110000000001
000000000000000000000000000000010000000011110000000000
110000000000000000000111100000001100000011110010000000
100000000000000000000100000000010000000011110000000000
000000100000000000000000000000011000000011110010000000
000001000000000000000010100000010000000011110000000000
000000000000000000000000000000011000000011110000100000
000000000000000000000010100000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 5
000000000000000000000110010101100000000000001000000000
000000000000000111000010000000000000000000000000001000
111000000000000000000000000000000001000000001000000000
000000001100000000000010110000001011000000000000000000
010000000000000000000011000000001001001100111000000000
110000000000000000000010110000001010110011000000000000
000000000000001001100000000001101000000000000100000000
000000000000000001000010111101101001000100100000000000
000000001010000000000000000101111010000110100100000000
000000000000000000000000000000101000000110100000000000
000000000000000000000000000001011000000000010100000000
000000000000000000000000000000111011000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 5
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000010000
000000000000100000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.logic_tile 1 6
000001000000001001100110010000001000001000011100000001
000000100000000001000010000101001000000100100000010001
111000000000001001100110011000001000001000011110000000
000000000000000001000010001101001000000100100000000010
000000000000000001000000000000001000001000011100000000
000000000000000000000000000101001001000100100000000011
000000000000000000000000001000001000001000011100000101
000000000000000000000010001101001001000100100000000000
000000000000000000000000000000001001001000011110000000
000000000010000000000000000101001000000100100000000010
000001000000000000000000001000001001001000011100000101
000010000000000000000000001101001000000100100000000000
000000100001000000010000000000001001001000011110000100
000001000000100000000000000101001001000100100000000000
110000000000000000010000001000001001001000011100000100
000000001100000000000000001101001001000100100000000010
.logic_tile 2 6
000000000000100000000011100000001000111100000010000000
000000001011000000000000000000000000111100000000010000
111000100001010111100111100011111001110011000000000000
000001000110000000000111011011011000000000000000000001
001000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000010000000010000000110010000011100000011110000000000
000000000000100000000011000000000000000011110000000000
000010100000000000000111000000011100000011110000000110
000000001010000000000100000000010000000011110000000000
001000001100000000000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000010
000010100010000000000000000000010000000011110000000010
111010000000000000010000000000011011000000110100000001
000001000000000000000000000000011011000000110000000010
.logic_tile 3 6
000000000000000000000010000101001100000110100000000000
000000000000000000000011010000011010000110100000000000
111000000000001000000011110001111001100001000000000000
000001000110000111000011011101101101000000000000000000
010000000000010001100010011111011000100001000000000000
010000000000000101000010000101011110000000000000000000
000000000000000101010011110000011000000011110000000100
000000000000000000000010000000000000000011110000000000
000000000000000000000110101111111011100000000000000000
000000000000000000000000000001111011000000000000000000
000100000001010011100011101111101010110011000000000000
000000000000000000100000000011111001000000000000000000
000000001110100001000110110000000000000000000100000000
000000000001011001100111001111000000000010000000000100
000000100000000000000110010000000000000000000100000000
000000000000000000010011111111000000000010000001000000
.logic_tile 4 6
000000000000000000000011100000001000111100000000000000
000010000000000001000000000000000000111100000000010000
111000100001000101100000000000011110000011110000000001
010000000000100000000011010000000000000011110000000010
111001000111100000000000010000011101000011000000000000
010010000000010000000010000000001011000011000000000000
001010100001010000000010011001001100100000000000000000
000001000000000000000111010001001011000000000000000000
001000000000001000000000011000000000000000000110000000
000000001000001101000011101001000000000010000000000000
001000100000000011000000000000000000000000000100100000
000001000000000000100000001001000000000010000000000000
000110100000000000000010000000000000000000000100000000
000000000000000000000100001111000000000010000010000000
000010000000000011000000001000000000000000000100000000
000001001100000000100000001101000000000010000000000001
.logic_tile 5 6
000010100001010000000111000000011100000011110000000000
000001000000100111000110000000010000000011110000000100
111000000000011111000000000000001010000011110010000000
000000000000000111000010010000000000000011110000000000
010000000000001011100011000101111011000010000000000000
110000000001001011100100000001011101000000000000100000
000000000000010011000011000011111011011101000110000000
000000100000001101000110110000011100011101000000000000
000000000000000000000000000111101010011101000110000000
000010000000000000000000000000001001011101000000000000
000110000000001011100010000011111000011101000110000000
000100100000001111000110010000001001011101000000000000
000010000110000000000000000111111001011101000100000100
000000000000000000010000000000001001011101000000000000
011000000001011000000000000000000000000000000000000000
110000000000101111000000000000000000000000000000000000
.logic_tile 6 6
000000000000000111100010110001111111000111010000000000
000000000101001111100010000000111000000111010000000000
111100000110001001110010010101101101000111010000000000
000100000000000001000111100000111000000111010000000000
000001000000101001100110000001111110000111010000000000
000010000001010001000000000000101011000111010000000000
000000000000000011100010000001101001001011100100100101
000000001101010000100110010000111100001011100000000000
000001000100100000000000000001001010001011100100000000
000010000001001001000011010000001000001011100000000011
000100100111010011000111000001101011001011100100000001
000001001000000000000000000000101101001011100000000010
000000001110000000000000000001011011001011100100000010
000000000000000000000000000000011010001011100000000000
110010001100001000000000000001101100001011100101000100
000001000000000111000011000000101001001011100000000000
.logic_tile 7 6
000001000000100001000010010001111000001011100000000100
000010000001010000100110000000011010001011100000000000
111010100000000111100011000101111010001011100000000001
010001000100100000100010100000011110001011100000000000
000100101110000001000000010011111101000111010000000000
000111100000000000000011100000101111000111010000000000
000000000001000111100011110101101110001011100000000001
000000000000001111110111010000001000001011100000000000
000000000000010000000011000101101100000011110000100000
000000001000100000000000000000010000111100000000000000
000010000000000001000111000111111000000011110010000000
000000001010000000100000000000110000111100000000000000
000001000000000111100011100001011010000011110000100000
000010000011000001000100000000110000111100000000000000
110100100000000000000110000111001000001011100100000000
000100001000000000000000000000111011001011100000000011
.ramt_tile 8 6
000001100001000000000000000000000000000000
000000100000010000000000000000000000000000
000100000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000101000100000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
001010100000100000000000000000000000000000
000000000011000000000000000000000000000000
000010100100100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
.logic_tile 9 6
000000000000000011000000000101001101001011100000000000
000100000000000111000011100000011000001011100000000000
111000000110000111000111100001011001001011100000000000
000000000000001011100110100000011000001011100001000000
011010000001100000000110010101001010001011100000000000
010001000000010111000011000000011011001011100001000000
000001001010000000000000000111101100000011110000000000
000010000000000000000000000000010000111100000000000000
000000000000001000000011010101011100001011100000000000
000000000110001101000011000000011100001011100000000100
000110100000010000000111001000000000000000000100000010
000100000000000000000000001001000000000010000000000000
000010000000000111000000000000000000000000000100000000
000011101100100000000000000111000000000010000010100000
110001100000000011100000000000000000000000000100100000
000010000000000000100000000001000000000010000000000100
.logic_tile 10 6
000100000000001000000110010101011011001011100000000000
000000001000000101000010000000001000001011100010000000
111101100001010111100111000011001111000111010000000000
000101101000100111000100000000001101000111010000000000
000010001010001001100111100111001111000111010000000000
000011100001000111000010010000011110000111010000000000
000000000000001111100000010011011111000111010000000000
000000001100000001000010000000011011000111010000000000
000010000000001000000000000001111000001011100100000000
000001000011001011000000000000011000001011100001100000
000000000000000000000110000101101000001011100100000000
000000000000100000000000000000011011001011100001100000
001000001011111111000000010001101000001011100100100000
000000000001011011010011010000011011001011100000000000
110100000000001001100111100101101011001011100100000001
000100100000000111000000000000001110001011100000100010
.logic_tile 11 6
000001000000000111100110010001011011001011100000000000
000010001110000000100010000000011001001011100000000100
111000000010000101000111000101101010001011100000000000
000000000000001001000011100000001010001011100001000000
000101000000001011000000000111011101000111010000000000
000010000000001111100000000000101011000111010000000000
001000000000000111100110010011011001000111010000000000
000000000010000000100010000000101011000111010000000000
000000100000000000010000010000000000000000000000000000
000001000000001111000011010000000000000000000000000000
000101000000000011100000000101111111001011100010000000
000010100000100000100000000000001001001011100000000000
000011100000100000000011010111001000001011100100000010
000001100001011111000011010000011111001011100001000000
110010000000000111100000000011001001001011100110100001
000000000000000000000000000000011000001011100000000000
.logic_tile 12 6
000000000000100000000111100000001000000011110000100001
000100001110010000000100000000010000000011110000000000
111000000000001000000000010011011101000111010000000000
000000000000100111000011010000011100000111010000000010
110000001000100111100000000011111111001011100000000000
010000000001010000100000000000101001001011100000000100
000001000000000000000000000000001010000011110000100000
000010100000000111000000000000000000000011110000000110
000001000000101000000000010000001110000011110000000010
000000000000010011000011100000000000000011110000000000
000000000000000011100011110000011000000011110010000000
000000000000000000100110000000000000000011110000100000
000001000010000000000000001000000000000000000100000000
000010100001011001000000001111000000000010000000000000
000000100000001000000011001000000000000000000100000001
000000000000000111000000000101000000000010000000000000
.logic_tile 13 6
000000001000000000000000010101111101100000010001000000
000000000010000111000011010001001001010100000000000000
111110000000000001100000000000011010001100110001000000
000100100000000000000010010000011111110011000000000000
000001001010000000000010010000001100000011110000000000
000000100001011111000111100000000000000011110001100000
000010100000000000000111110111101100000111010001000000
000001000000000001000110000000101101000111010000000000
000000000000000011100010000000001010000011110001000010
000010000000001011100000000000010000000011110000000000
000000000000000111000000000101001111000111010000000000
000000000011010000100000000000111011000111010000000000
000000000000000000000111010101011000001011100100100000
000000000000000000000110000000001001001011100000100000
110000000000000000000111001000000000000000000101000010
000000000000001011000100000111000000000010000000000000
.logic_tile 14 6
000000000000000111000011001011101100100000010000000000
000000000000000000000100000101111101010100000000000001
111010000000010111000011101111101101100000010001000000
000001000000000000000000000001101001010100000000000000
010001000000000000000010000001011010000011110001000000
110010000000000000000111010000100000111100000000000000
000000000000000111000000001111101111100000010000000100
000001001100001111000011110001101011010100000000000000
000001000001010000000110111000000000000000000110000000
000010100000100001000011010111000000000010000000000000
000100000010000000000011100000000000000000000101000000
000101000000001001000000001101000000000010000000000000
000000001100000111000000001000000000000000000100100000
000000000000000000100000000011000000000010000000000000
000010000000000101100011100000000000000000000101000000
000011100000000000100000000001000000000010000000000000
.logic_tile 15 6
000000000000000001000000010001001001001100111000000100
000000000000000000100011000000001011110011000000010000
000000001000000000000111010011001001001100111000000000
000001001100000000000110110000101111110011000010000000
000100100001001111000000000001101001001100111000000000
000100100000000111100000000000101101110011000001000000
000010001010100000000111100011001001001100111000000000
000000000000010000000111110000001100110011000000000000
000000000000001000000111010011001001001100111000000000
000000000000001111000111110000101001110011000000100000
000000000001000001000000000111101001001100111000000000
000000101110100000000010010000001011110011000000000000
000010000000000000000000000111001000001100111000000000
000001000000000111000000000000001010110011000000000000
000010000000000001000000000001001000001100111000000000
000001000000100000000011100000101010110011000000000000
.logic_tile 16 6
000000000000000000000110101111101001100000010000000000
000100100000000111000111100011111001010100000001000000
111010100001011001000111001011001101100000010000000010
000001001100100001100111101001101000010100000000000000
000000000000000000000000000111011011000111010000000100
000000000001010001000000000000111000000111010000000000
000010000000001111010110111011011010100000010010000000
000001001100001011100010111001111100010100000000000000
000000000110000001000011010101111111001011100100000000
000000000000001101100011000000001110001011100000000010
000000001010000111000000010001001000001011100100100010
000001000010100001100011100000011101001011100000000010
000001000001000111100000000101111101001011100100100000
000000100110000000100010000000001010001011100000000000
110000000000001011000000010111011100001011100100000010
000000000000101101100011000000011010001011100000000000
.logic_tile 17 6
000100001010000111000011110011001000000011110000000000
000100000001010000100011110000010000111100000000000000
111001000000010111100111110011101010001011100000000000
000110000110001011000110100000111010001011100000000000
110000000000001011100010000101011001000111010000000000
110000000000000001110011100000101001000111010000000010
000000000000011011100000000001011100011101000100000100
000000000000100011000000000000101000011101000000000000
000000000000000011000010000001101111011101000100000010
000000000000000000110010000000101110011101000000000000
000100100000100000000000010001001010011101000100000010
000000000100010101000011010000101111011101000000000000
000000000000000000000011110001111011011101000100000010
000000000000000111000111010000101000011101000000000000
010001001001010111000000000001001100011101000100000010
110010000000000000100000000000111101011101000000000000
.logic_tile 18 6
000000000000000000000010000111011011000111010000000000
000100000000000001000100000000101010000111010000000000
111000001000000101000000000001111001000111010000000000
000000100000001001100011000000011100000111010000000000
010000000000001011100010000001101100000011110000000000
110000000000001011000000000000000000111100000000000000
000000000100100001100000000001111101000111010000000000
000000000000001011000000000000011101000111010000000000
000001000000000011100000010111001010001011100000000000
000110000000000000000010000000101101001011100000000000
000000000000000101100110110000001011001100110000000000
000000001100100000000010000000001111110011000000000000
000000000101000000000000000000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000100000000000000010101001000000000010000000000000
.logic_tile 19 6
000000000000001011100000000111101101000111010000000000
000000000000000101000000000000001001000111010000000000
111001001000010001000010110011111111000111010000000000
000011000010100000100010000000011001000111010000000000
000000000000001101110110100111111001000111010000000000
000000001000000001000010000000001010000111010000000000
000000000000000101000010000011011010101000010010000101
000000000000010000000000000000111101101000010010000000
000000000000000011000111010000000000000000000000000000
000100000000000000100011100000000000000000000000000000
000001000000001000000000000111001010001011100100000010
000010000001010011000000000000001000001011100000000010
000000000001010001000000000111101010001011100101000000
000000000000000000100000000000101000001011100000000000
110000000110001000000110100111001010001011100100000010
000010001110100011000010000000011011001011100000100000
.logic_tile 20 6
000000000000000000000110100001011101001011100000000000
000000000000000000000000000000101010001011100010000000
111000001100000000000000000000000000000000000100000100
000000001100000000000000000101000000000010000000000000
111000000000000000000000000000000000000000000000000000
110000000001010111000000000000000000000000000000000000
000000000011010001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001111000111000000000000000000000000000000000000
000000001010000000100011110000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000010000001010000100000000000000000000000000000000000
000000000110000000000111000000000000000000000100000000
000101000000000000000100001011000000000010000000000000
000000001000110000000000000000000000000000000100000000
000001001011100000000000000011000000000010000000000000
.logic_tile 21 6
000000000000000101100000010111101111001011100000000001
000100001110000000100010110000101001001011100000000000
000010100000000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000000000011101100001011100000000000
000000001110000000000000000000011001001011100000000000
000010100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000010000111010111000011101100001011100000000100
000010000000001001100000000000001100001011100000000000
000011000111010111000000010000000000000000000000000000
000001000000100000100010110000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000100000000001011100000000000000000000000000000000000
000000001000010000000000010011101110001011100000000010
000010100000100000000010110000101000001011100000000000
.logic_tile 22 6
000000101110001011100010100011011110001011100000000000
000000000000000001100000000000111111001011100000000000
111101001010100001000000000001111100011101000101000000
000010000000010001000000000000011000011101000000000000
110000001111010000000000010000000000000000000000000000
000000000000100000010010100000000000000000000000000000
110010000000000001100000000000000000000000000000000000
000001001100001001000000000000000000000000000000000000
110000000001110000000111100001111100011101000100000011
000010100000000001000100000000011000011101000000000000
000010100010000000010111110001101110011101000110000000
000001000000000000000110000000001011011101000000000000
000000000000000001100010000001101000011101000100100000
000000000000000000010000000000011100011101000000000000
000001000000000000000000010001111011110100010100000000
000100101000000000000011100000001010110100010001000000
.logic_tile 23 6
000010100000100000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000001000110011000000010000001010000011110001000000
000010100101000000000010000000000000000011110000000000
001000000000000001000000010101101100000010000000000000
000000000000000000000010000000011101000010000000000000
000000001011010101100011010000011100000011110000000000
000110000000110111000110100000010000000011110010000000
000000001010000000010110010000011010000011110001000000
000000000000000000000111110000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000001010001000000000000001011001000001000000000000
000000000000001001000000000000101011000001000000000000
000001000010000000000000000001111010000001000000000000
000010100000000000010000001101101110000000000000000010
.logic_tile 24 6
000100001110000000010111010000001000000011110001000000
000100000011000000000111110000010000000011110000000000
111000001000000000000000000000011010000011110000000000
000001000000000000010000000000010000000011110001000000
110000000000000000000000000000011010000011110010000000
000000000001000000000000000000010000000011110000000010
000001000000000011100111110000011010000011110000000000
000010000000000000000010000000000000000011110000000001
000000101001000000000010000011101101101000010000100010
000000000110000000010100000000111101101000010000000001
000110100000000000000111000000011110000011110000100000
000001000000000000010110000000000000000011110000000000
000101000000110000000000000000000000000000000100000001
000010100001010000000000001001000000000010000000100000
010000000000000101100000001000000000000000000100000000
100000100001000000100000001101000000000010000010000000
.ramt_tile 25 6
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001011000000000000000000000000000000
000000000100000000000000000000000000000000
000011100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010001000100000000000000000000000000000
000010000001010000000000000000000000000000
.logic_tile 26 6
000000001000000000000010000000001001001100111000000000
000000000001011101000000000000001100110011000000010000
000101100000000000000111000000001001001100111000000000
000101100010001001000011010000001101110011000000000000
000110100000100000000000000000001000001100111010000000
000000001111010000000000000000001101110011000000000000
000000000000100000000000000000001001001100111000000000
000000000001010011000000000000001010110011000000000000
000000000000000101100000010000001000001100111000100000
000000000000000000000010100000001000110011000000000000
000100000000001000000110100000001000001100111000000000
000001000000000101000000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000010000000000001001110011000000000000
000000000000100000000000000001101001110000100000000000
000000100001010000000000001001001001110000000000000001
.logic_tile 27 6
000001000000000101100000000001111110001011100000000010
000010000110000000000000000000101011001011100000000000
000000101110000000000011000000011000000011110000000000
000001000000000000000111100000010000000011110000000000
000000000000000000000110100000001110000011110000000000
000000000000000111000000000000000000000011110000000000
000000101110000101100011010101101110001011100010000000
000000001010000000000110100000101000001011100000000000
000000001000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000100000100000000011100101111111001011100000000001
000000000001000000000100000000111011001011100000000000
000001000000001001000000000001101011001011100000000000
000010000001011011000000000000101010001011100000000001
000000000000101000000010000000001110000011110000000000
000000000000110111000000000000000000000011110000000000
.logic_tile 28 6
000000000000000111100000000000000000000000000000000000
000100000000000000100010110000000000000000000000000000
111001000000000001000110000001011010000011110000000000
000010100000000000100000000000100000111100000000100000
010100000000010111100110000000011000000011110000000000
110000000000100000100010010000000000000011110000000000
000000001100000011000000000000001011001100110000000000
000010100000001011000000000000001001001100110000000000
000010100001011111000000000000001100000011110000000000
000000001100101101100011110000000000000011110000000000
000000000000101000000000000011001101001011100000000100
000000000001001111000000000000011010001011100000000000
000000000000011000000000000111001011001011100000000000
000000000000101101000000000000011100001011100000100000
001000100000000000000000000000000000000000000100000000
000000000010000000000000000001000000000010000010000000
.logic_tile 29 6
000000000001011000000000000000000001000000001000000000
000010101110001001000000000000001001000000000000010000
000000000000001000000000010000000000000000001000000000
000001000000000101000011100000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000010000000011100000000000000000001000000000
000000000000100000000000000000001000000000000000000000
000000001110010000000000010000000001000000001000000000
000000000000100000000010010000001100000000000000000000
.logic_tile 30 6
000000000000000001000000000001000001000000001000000000
000000000000000000000000000000001000000000000000000000
111000000000001001000011100101001001001100111100000000
000000000000001101100000000000101000110011000000100100
010000000001010000000010100001101001001100111101000001
100000000000100000000100000000101010110011000000000000
000010100000000111000000010000001000001100110110000000
000001000000000000000010000000001110110011000000000000
000000101110100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000111101110000011110100000001
000000000000000000000000000000010000111100001000000000
000000000000000000000110100101111110000011110100000000
000000000000000001000000000000100000111100001000000000
010001000000001001100000000000000000000000000000000000
000110000000000101000000000000000000000000000000000000
.logic_tile 31 6
000000000001010000000000010011100000000000001000000000
000000000000100000000010000000000000000000000000001000
111000000000010111100110010101100001000000001000000000
000000000000000111100010110000101000000000000000000000
010001001001010000000000000001101001111100001000000000
100011001100110000000000000000101010111100000000000000
001000001100000111100010110111001001111100001000000000
000000000000000000110110100000101000111100000000000000
001000000000000000000000000101101001111100001000000000
000000001100000000000000000000101010111100000000000000
000000000000000001000000000001101001111100001000100000
000000000001010000000000000000001000111100000000000000
000010100000000000000111000111101000000011110100100100
000001001100000000000000000000100000111100000000000000
010000000000000000000000010001101000000011110101000000
000000000000000000000010000000110000111100001000000000
.logic_tile 32 6
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000101000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000001000111100000000001101001101001010000000000
000000000000100000100000000101011000010100100000000000
000000000000000000000000000000000000000000000000000000
000010000110000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011001000000100100000
000000000000000000000000001001001001000100000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 6
000000000000000010
000001110000000000
000000000000010000
000000000000000001
000000000000000010
000000000000010000
001000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000100001001100110011000001000001000011110000001
000000000000000001000010001111001000000100100000010010
111010000000001001100110011000001000001000011100000000
000001000000000001000010001011001000000100100001000010
000001000000000000000000001000001000001000011100000000
000010100000000000000000001111001001000100100000000100
000000000000000000000000001000001000001000011100000000
000000001100000000000000001011001001000100100001000100
000000000000000000000000001000001001001000011110000000
000001000000000000000000001111001000000100100000000100
000001000001010000000010001000001001001000011100000000
000000100000100000000100001011001000000100100000000001
000001000000100000000000001000001001001000011100000100
000010100001010000000000001111001001000100100000000000
110100000000000000010010000111101001001000010100100000
000100000000000000000100000000101001001000010000000000
.logic_tile 2 7
000001000000000111000010100001100000000000001000000000
000000100000000111100010100000101111000000000000001000
000010100010001000000010100001000000000000001000000000
000000000100001111000011100000001110000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000000011000000000000001101000000000000000000
000010000001000000000000010001100001000000001000000000
000000000000100000000011110000001110000000000000000000
000000000000000000000111000101100000000000001000000000
000001000000100000000011010000101001000000000000000000
000000000001000000000000010001100000000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000001000000110100011000001000000001000000000
000000000000000101000000000000101110000000000000000000
001010000000001101110000000011000000000000001000000000
000100000100000101000000000000101000000000000000000000
.logic_tile 3 7
000100001110000000000000000000011110000011110000000000
000000000010000000000000000000010000000011110000000000
000000000000000111100000000101011011111111000000000000
000000000000000000000000001011101110000000000000000000
000000100000000000000011111101001110111111000000000000
000000000010000000000011000011101110101001000000000000
000000000001000111100000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001000000011100000001110000011110000000000
000000001000001011000100000000000000000011110000000000
000110000000000000000000000000001010000011110000000000
000000000000001001000000000000010000000011110000000000
000000000000000111100000000000011110000011110000000000
000000000010000111000000000000000000000011110000000000
000000000001000000000000001011001110111111000000000100
000000001000001011000010010001001110101001000000000000
.logic_tile 4 7
000000000000000011000111000001001011100000000000000000
000000000000000101100100001111111100000000000000000000
111001000000000000000110000000001010000000110000000100
000011100000000000000010110000011101000000110000000010
110000000001001000000110001101111001000001000000000000
010001000000000001000010101111011011000000000000000000
000010000100001001100111000000011000000000110000000000
000000000110000111000110110000011110000000110000000000
000000100001010000010011100101101111000000000000000000
000000000000110000000011110001101010000010000000000100
000000100000001001000000000111101110100000000000000000
000000001100001001100000001111001010000000000000000000
000011100001001101100111110000011100000011110000000010
000000000000001001000110000000000000000011110000000000
000000100000000011100111000000000000000000000110000000
000000000010000000000100000001000000000010000000100000
.logic_tile 5 7
000000000100000011000010100000011000000011110000100000
000000001100001011000110010000010000000011110001000000
111000000000000101000110000101011100100000000000000000
000000100000000000110000001011011001000000000001000000
010000000000000011100000000000011000000011110000100010
010000000000000000100010010000000000000011110000100000
000000001001000101000011100101111101000010000000000000
000000000000100000100100001101001001000000000000000000
000000001110000000000110000000000000000000000100000010
000000001010000000000000000001000000000010000000000000
000001000000001000000000001000000000000000000100000001
000010100000001011000010100111000000000010000000000010
000000001000000000000000001000000000000000000100000100
000000000000000000000000001101000000000010000000000000
001000000000000000000000000000000000000000000100000000
000000000100001001000000000001000000000010000000000000
.logic_tile 6 7
000001000000000000000000000000001100000011110000000000
000010100000000000000000000000000000000011110000100010
111000001010100000000000010001111011000111010000000001
000000001100000000000011010000111011000111010000000000
010010000100000000000010000111011100000111010000000001
110001000000000000000100000000101111000111010000000000
000001000000100001000010100000000000000000000000000000
000010100001000000000110100000000000000000000000000000
000000000000000001000111101000000000000000000110000000
000000000000010000100000000101000000000010000001000000
000100000100100101000111100000000000000000000100000000
000000000001000000000000001011000000000010000001000000
000000000110100000000111000000000000000000000000000000
000000000100000000000110000000000000000000000000000000
000100000000000000000000001000000000000000000110000001
000000000010000000000000001011000000000010000000000000
.logic_tile 7 7
000000001111000111000000010000001110000011110000000001
000010100000101011000011110000010000000011110000000000
111000000000100000000000000111111100110100010100000100
000000000111000000000000000000001011110100010010000000
010000000000100000000011100000000000000000000110000010
010000000000001011000110011111000000000010000001100000
000001000010000000000000000000000000000000000101000000
000010100000000000000000000101000000000010000001000000
000001001011110111100000000011101110111000100111000001
000010000000100000000000000000001011111000100000000100
000000000001011011000000000000000000000000000101000000
000000000000101011000000000001000000000010000001000100
000000000000001000000111100011101110111000100110100001
000010000000001011000011110000011000111000100000000010
000000000000100011000000000000000000000000000100100000
000000001101010000000000000011000000000010000010000001
.ramb_tile 8 7
000000000000000001000000000000000000000000
000000010110001001100000000101000000000000
111000100001001000000000000000000000000000
000001000010100111000000000001000000000000
000001001100000011100000000000000000000000
000000100000000001000000000001000000000000
000000000000000000000000001000000000000000
000000000110000000000000000111000000000000
000001000000000000000000000111000000000001
000000100000000000000010001011100000000000
000010100001010001000010011000000000000000
000000000000000000100111011011001110000000
000000000000011000000111110000000001000000
000000100000011011000111111111001101000000
011000000000101000000000000000000001000000
010100001000011011000000000101001100000000
.logic_tile 9 7
000010000000000000000111110011111010001011100001000000
000000000000001001000111000000101011001011100000000000
111000000000000000000000010111011011001011100001000000
000000000001001101000011100000011011001011100000000000
110001001100000000000111000011101011000111010000000000
110010100000001001010110010000001000000111010000000000
000000000000000011100011110011011000000011110000000000
000011100000001101000011000000010000111100000000000000
000000000000000111100110000000001100000011110000000000
000000001110001001110000000000000000000011110001000000
000101000001000001000010000101101000001011100000000001
000100100000000001000100000000011101001011100000000000
000000001000000001000011100011101010001011100000000000
000000000100000000100000000000111000001011100010000000
110010100000100111000011100111111100011101000100100000
110100100001000000000100000000101001011101000000000000
.logic_tile 10 7
000000000110000000000000000011101110001011100000000100
000000100001001111000011100000011000001011100000000000
111000001111101000000000000101111011000111010000100000
000000000010010011000000000000011010000111010000000000
010100000001010000000000000000000000000000000000000000
010100000000100000000000000000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000001001011000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000010001011000111000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011111101001011100000000000
000000000000000000000010110000011000001011100010000000
000000100000000000000000001000000000000000000100000000
000001000000000000000000001101000000000010000000000000
.logic_tile 11 7
000000000000000011100111000111011101110100010000000100
000000000000010111100010010000011001110100010000000000
111000000001000111100000000101101000011101000100000010
000101001000000000100011100000011001011101000000000000
110000000001001000000000000101011010011101000100000010
110000000001000111000011110000001110011101000000000000
000000000001011111000110100101111010011101000100000000
000010000000101011100100000000011000011101000000000000
000000100000101111100000000101011000011101000100000100
000000101010011011100000000000001000011101000000000000
000100000000000000000011000101101100011101000100000010
000100001100100001000000000000001100011101000000000000
000000000100001111000010000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
111010100000000111000000000101111100011101000100000100
110000000000000000000000000000001011011101000000000000
.logic_tile 12 7
000000001000100000000111010000011000000011110000000000
000000000000010000000111000000010000000011110000100000
111000000000000000000011100000011000000011110000000101
000000000000001111000000000000000000000011110000000000
110100000000000011100010000101111000001011100001000000
110000000000000000000110000000011100001011100000000000
000000000000001001000000010101011110001011100000000000
000000000000000011100011000000011001001011100010000000
000000000000101000000000000101111100001011100000000000
000000000000001101000000000000011001001011100001000000
000000000000100001000111100101011001001011100000100000
000000000001010001100000000000001011001011100000000000
000010000000000000000111100101011101110100010000000000
000101000000000000010000000000101100110100010001000000
000000001110011000000111100101011011111000100100100000
000000001000101111000100000000101110111000100000000000
.logic_tile 13 7
000010001011010000000000000011001011000111010000000000
000000000000100000000010000000011010000111010010000000
111000000000100000000111100011001011000111010010000000
000000000000011001000100000000101111000111010000000000
110000001010110101000111000011101110001011100000000100
110001000001000000100110110000101011001011100000000000
000000000000001011000111100000011100000011110000100000
000001000000000111000000000000000000000011110001000000
000000000110001011100000010000001110000011110010000000
000100000110000111000011000000000000000011110000100000
000010001101110111000010000011001111011101000100000010
000001000001111111100100000000001010011101000000000000
000000000000000001000011100011111001011101000100000001
000000000000001001100011100000011011011101000000000000
010010000000000000000000000011001000011101000100000000
010001000100000000000011110000011111011101000000000100
.logic_tile 14 7
000000001000001011100111000011011001100000010000000000
000000001110000011100000000011001011010100000000100000
111000000000011001100010010111101111000111010000000001
000000000000100111100010010000011011000111010000000000
110000000000001111000000010011011100100000010000000000
000000001110001111000011000011011010010100000000000100
001100000000000011000111000011011000100000010000000000
000100000000000000000011100101111000010100000000000001
000111001001011011100000010011001110100000010000000000
000101000000010111000011010011011000010100000000000000
000000000000100000000110100011011010100000010001000000
000000000000010000000000000101101011010100000000000000
110000001010100000000010110001101001011101000100100000
000000000001000000000110100000111000011101000000000000
000010000000000001000000001000000000000000000101000000
000001001101010000010000001001000000000010000001000000
.logic_tile 15 7
000000000000000111000000010111101001001100111000000000
000000000000000000100011110000101111110011000000010000
000010100000000011100000000001001001001100111000000100
000001000000000000100010010000101101110011000000000000
000000001010000000000000000001101000001100111000000000
000000000001000000010011100000001111110011000000000000
000000100110000000000110100011101000001100111001000000
000000000000000000000100000000001000110011000000000000
000000000000000001000111100101001000001100111000000001
000000000000000000000000000000101110110011000000000000
000000001010000000000110100101101000001100111000000000
000000000000001001000100000000101101110011000000000000
000001100001010111100011000011001001001100111000000000
000101100000100000100100000000001110110011000000000000
000000000001010101100011100001101001001100110000000000
000000000000000111100111100000101110110011000000000000
.logic_tile 16 7
000000001101010001000000000101011000011101000100000001
000000000000101111100000000000001110011101000000000000
111000000000010111100011000101001110011101000100000000
000000000000000011100111100000011000011101000000000000
110000000000001111100000000101011100011101000100000000
010100000000001111100000000000011000011101000000000001
000000001010000000000000000101011110011101000110000000
000011100000000000000010010000011111011101000000000000
000001000000000111000000000101001101011101000100000100
000000001100000001000011100000001001011101000000000000
000000000000000111000110100101011111011101000100000010
000000000000101001000000000000001001011101000000000000
000001100000000111000111110101011011011101000101000000
000110000000000000100011010000011000011101000000000000
110000001010000101100011000101001101011101000100000000
010000000000010000100000000000001100011101000000000000
.logic_tile 17 7
000000000000000101000010010001111000000111010000000000
000000100000000000000111100000101100000111010000000000
111000000000111011100111000101101111000111010000000000
000000000000010111100010000000111111000111010000000000
000100000000000000000111100001101101000111010000000100
000000000000000000000111100000111110000111010000000000
000000000000010001100111000101101011000111010001000000
000001001100000000000000000000111100000111010000000000
000101000110000111100110110001011111000000010010000000
000110000000000001000110100000101001000000010000000100
110000000001010101100111001111101000110110100000000000
100000000000000000000000001011111100110000110000000000
001000000000000001110111101101001110000000000000000010
000000000000001011000100000101101101010110000000000000
110000000001010001000011100001101110001011100100000010
000010000001111111000111000000001000001011100000000000
.logic_tile 18 7
000000000000000000000000010000000000000000000000000000
000100000000000000000011010000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000011010000100011100000000000000000000000000000
000000000000001011000010000000011000001100110000000000
000000000000000101100100000000001011001100110000000000
000000000000100111100000010111011001000111010000000000
000000100000000101000010000000011011000111010000000000
000000000000000111000110000011001010001011100100000000
000000000000000000110010000000001001001011100000100000
000010000000000000000000000111101011001011100111000000
000000000010000000000000000000001010001011100000000010
000000000110000001000000000011001100001011100100100010
000100000000000000000000000000011101001011100000000000
110000000000000111000000010111111011001011100100100010
000000100000000000100010110000001111001011100000000000
.logic_tile 19 7
000100000000101000000010000111101110000000000000000000
000100000001010011000110010101111100010110000000000100
111000000110110001000111001011101100110110100000000000
000000000000110011100100001001011001110000110000000000
010001000010100001100011110000001101001100110001000000
110010000001000000000110000000011110001100110000000000
000000000000000000000010011001011010000000000000000000
000100000000000000000010001101011011010110000000100000
000000000100001111000111010000011111001100110001000000
000000000000001101100111100000001111001100110000000000
000000000010001101100000001111011000000010000000000000
000000100000011011000000000011101110000000000000000000
000000101010001000000110111011001100110110100000000000
000000000000001101000011110111101001110000110000000000
000000000000001001000111001000000000000000000100000010
000001000000001011010111100001000000000010000000000000
.logic_tile 20 7
000100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010011100111110111011001001011100000000000
000001000010000000100111110000111000001011100000000000
000000000011010000000110000000000000000000000000000000
000000000001111011000010010000000000000000000000000000
000000001110000000000000000000011001001100110000000000
000000000001010000000011000000011110001100110000000000
001000001010000000000000001001111100110110100000000010
000000000110000011000010000011111110110000110000000000
000000000110001000000111100000001100001100110000000000
000000000001011011000100000000011010001100110000000000
000000000001010011100110000101101010000000000000000000
000010100000100000100100000011111011010110000001000000
000000000000001000000000000000000000000000000000000000
000000001100001011000000000000000000000000000000000000
.logic_tile 21 7
000000000000000101100011000001101001011101000100000000
000000000000000000000000000000011010011101000010000010
111000100111000001000110000000000000000000000000000000
000001000110000001000000000000000000000000000000000000
110100000000100000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000001000100011000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
110000001000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000001001000000000000000000001111000011101000100000001
000000000010000000000000000000011011011101000000000010
000000001111100000000000000001101100011101000100000000
000000000000100000000000000000001000011101000010000000
.logic_tile 22 7
000000000110000000000000000011011011110100010000000000
000000000000000000000000000000101000110100010000000011
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000100000000000010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000001110000000010111100000000000000000000100000000
000000000000000000000010011111000000000010000000000000
000001000001000000000000000000000000000000000000000000
000000101110100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
.logic_tile 23 7
000000000000101000000000000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
111001100000000001000110010001011101000001000000000100
000010000000000001000010000000001001000001000000000000
110000000000000000000011100000001010000011110000000100
000000001001010111000000000000000000000011110000000000
110000000000000000000111000001101011000010000000000000
000000000000000000000100000000111101000010000000000000
110001000000001111000000000111001101000010000001000000
000000000001011111100000000000001101000010000000000000
000001000001011001000111110000011010000011110001000000
000010001110001001110011100000010000000011110000000000
000000000001010111000000000001111000011101000100000001
000001000000101111100000000000011100011101000000000000
000000100000000000000000000001101111011101000101000000
000000000001000000000000000000001100011101000000000000
.logic_tile 24 7
000100000000000111000000000000011010000011110001000000
000100000000000000000010010000010000000011110000000000
111001000000000111000111100011011010110100010000000000
000000001100010000110100000000111101110100010010000000
110100000000000001000000000111011000110100010001000000
110000001000100000100000000000101110110100010000000000
000000000001010000000111010000011110000011110000000001
000001000000100000000010100000010000000011110000000000
001000000000000000010011110111011001110100010010000000
000000001110000000000011110000111100110100010010000000
000000000000000000000000010000011110000011110010000000
000000001000000001000010110000000000000011110000000000
000000000000000001000011111000000000000000000100000010
000000001000000000000111111011000000000010000000000010
000010100110100001000011100101001000110100010101000000
000101000000000000000100000000011000110100010000000000
.ramb_tile 25 7
000000001001010000000010011000000000000000
000000010000000000000111100011000000000000
111000001110010000000000000000000000000000
000000000000000000000000001011000000000000
000110000000000000000000000000000000000000
000001000110000000000000000011000000000000
001000001000000000000010000000000000000000
000000001010000000000000000111000000000000
000000000001011111000011000111000000000100
000000000000001011000100000111100000000000
000000000001011000000000000000000001000000
000010100000101111000000000011001110000000
001000100000001001000000000000000001000000
000000000000001111010010001001001011000000
110000000001000001000000011000000000000000
110000000110001011000010111111001001000000
.logic_tile 26 7
000010001000001000010000000000001100000011110000000000
000001000000000011000010010000010000000011110000000000
111000000001001000000000000000000000000000000100000100
000000000100101101010000000101000000000010000000000001
010000000000100000000011000000000000000000000100000010
110000000100011011000110001011000000000010000000000000
000100000000100000000000000001011101110100010100000010
000100000001000000000000000000101110110100010000000000
000001000000000001000011100011001010111000100101000100
000010000100000000100011110000011101111000100000000000
000100000000011000000000000001011110111000100100000100
000000000000101011000000000000101010111000100000000000
000000000001111000000000000000000000000000000100000010
000000000001110111000000000001000000000010000000000010
000010101010000001000000000001011000111000100100000100
000011001010001111100000000000101110111000100010000100
.logic_tile 27 7
000000000001000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111110000110000000000011100000011100000011110010000000
000001000010100000000000000000000000000011110000000000
010000000000010000000111100000001000000011110010000000
110000001110100000000100000000010000000011110000000000
000000000100000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000001
000000000000000000000000001111000000000010000000100000
001000000110001000000000001000000000000000000110000000
000001001000000011000000001001000000000010000000100000
000000000001010000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
.logic_tile 28 7
000010100001000000000110001101011010111000010010000000
000001000000100000000000001111101011110000000000000000
111000000000000001000111000101111110110000000000000000
000000001010000001000000001001011011001111110001000000
010000000000000111000110000001111000011101000110000000
100000001000000000000011100000011010011101000000000000
010000001100001111100011100000000000000000000100000000
000010100001000111100000000000000000000010000000000000
010000000000000000010000000000000000000000000110000000
000000000000000000000000000000000000000010000000000000
000000001110010000000000000000000000000000000101000000
000001000000100000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000001000000
000000000010000000000110000001111011110100010100000001
000000001110000000000010000000011111110100010000000000
.logic_tile 29 7
000001000000000011000000000000000001000000001000000000
000010000000001001000000000000001001000000000000010000
000000000001000000000000000000000000000000001000000000
000000001000100000000011000000001110000000000000000000
000000000001010000010011000000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000111000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
001000001000000001000000000000000001000000001000000000
000010100000000000100000000000001100000000000000000000
000000001011001000000000000000000000000000001000000000
000000000000001111000000000000001111000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000011111000011110000001011000000000000000000
000000000010000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 30 7
000000001000000000000111010101011111111000010000000000
000000000000000000000011110011111001110000000000000000
111000000000101111100111011011011010110000000000000000
000000000000010011000011000001101011001111110000000000
010110100000000101000011101111101111110000000000000000
100000000110010000000010011001101111001111110000000000
000000000000010101000111111101001000110000000000000000
000000000000100000100010111101011011001111110000000000
000010100000000000000000010101011001111000010000000000
000001000000001011000010101001111011110000000000100000
000000000000000101100000010111101101111000010000000000
000000000000000000000011111001111000110000000000000000
000000000000000000000000000101011101111000010000000000
000000001100001011010000001101101101110000000000000000
010000000000000000010010011000000000000000000100000000
010000000000100001000010100111000000000010000000000011
.logic_tile 31 7
000000000000000101100000000101000001000000001000000000
000000000001010000000011100000101001000000000000000000
111001000010100101100011110011001000001100111100000000
000010000001010000000010100000101010110011000000000010
010000000000011000000000010001001000001100111100000010
100000001010100101000010100000001110110011000000000000
000010001110000001100110000000001001001100110100000100
000001000000000000000000000000001000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000010100000000000001101101001110000000100000000
000000100000000000000000001111011001001111110001000000
001010000001010101100000000101000001001100110100000000
000001000000000000000000000000101001110011000000000100
010000001010100000000000000101101100000011110100000000
000000000001010000000011000000100000111100001000000000
.logic_tile 32 7
000011000000000101100000001101001010111000010000000000
000010000000000111000010111011011101110000000000000000
000000000000000000000011101001001010111000010000000000
000000000000000000000000001001011110110000000000000000
000000000000000101100111000001011000110000000000000000
000000000000000111100010110011011000001111110000000000
000000000110100000000000000000001010000011110001000000
000000000001010000000000000000000000000011110000000000
001000000001010000000000010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000010000000011000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000100000000000011000011010000000000000000000000000000
000000000000000000000000000001011100110000000000000000
000000000000000000010000001111111010001111110000100000
.io_tile 33 7
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 8
000000001110000000000111111101001100111111000001000000
000000000000000000000010000101001100000000000000000000
111000000001010111010000010011101001100000000000000000
000000000000101001000011100000011000100000000001000000
000000000000001000000111000101101001110011000000000000
000000000000001111000011011101111111000000000000000000
000000001011010011100110010000011000000011110000000000
000000000000100000100011010000010000000011110000000010
000000000110001111100000010111011100100001000000000000
000000000000000011100010110000011101100001000000000000
000000000000001000000111110000000000000000000000000000
000000000000000001000110110000000000000000000000000000
000001000000001000000000001111101011110011000001000000
000010110000000111000000001011011110000000000000000000
010000000001001101100011000000011010000011110100000000
010000010000001101100000000000010000000011110001000000
.logic_tile 2 8
000100000000000000000111110111100001000000001000000000
000100000010100000000111100000001100000000000000010000
000000001010001000000011110101000000000000001000000000
000010101010001111000011000000101101000000000000000000
000000000000101111000011100101100000000000001000000000
000000000000001011000010010000001101000000000000000000
000010000101001000000000010001100000000000001000000000
000000000000001011000011100000001011000000000000000000
000000000100001000010110110001100000000000001000000000
000000000000001111000010100000101001000000000000000000
000000000000001000000000000001100001000000001000000000
000000000000000101000000000000101011000000000000000000
000001000000000000000000000101000000000000001000000000
000000110000000000000000000000001100000000000000000000
000000001100000000000000000101000000000000001000000000
000000010000100111000000000000001001000000000000000000
.logic_tile 3 8
000000000000010001100111000111011101110011000000000000
000000101001010011010110100111001001000000000000000000
000000000000000001100111010101101101110011000000000000
000000000000000011000011011101101110000000000000000000
000000000000000101000000000000001100000011110000000000
000000000000000000000011100000010000000011110000000000
000000000000001001000111000000011010000011110000000000
000000000001011111100110110000010000000011110000000000
000100000000001000010111100000011100000011110000000000
000000000000000111000000000000010000000011110000000000
000001000000100001000011100001011101100001000000000000
000000000000000001100100000001101010000000000000000000
000000100000000111000000000001111001100001010000000100
000000000000001001100000000001011010000000000000000000
000000000000000000000000001101011000100000000000000000
000000011000000001000000001101001001000000000000000100
.logic_tile 4 8
000000000000000101000010101001111010000010000000000000
000000000000001001000000001001001011000000000000100000
111000000000000101000110000000001110000011110000000000
000000000000001101100010110000010000000011110001000000
000000000000000000000010100000001100000011110010000000
000000000000000000000100000000000000000011110000000000
000001001110100011100000000000011110000011110000000000
000000101001001101110000000000000000000011110001000000
000000000000000011100000000000011000000011110000000010
000000001110000000100000000000000000000011110000000001
000100010000000000000000010000011000000011110010000010
000000000000000000000011000000000000000011110000000000
000000000000000000000011100000001001000011000100000000
000000010000000000000000000000011101000011000000000000
110000000001000011000000000001011011000000110101000000
000000010000100000000000000001001001010110111000000000
.logic_tile 5 8
000000000000000111000010000000000000000000000000000000
000000000110001001000000000000000000000000000000000000
111000000000011000000010100000000000000000000000000000
000000000000100001000110010000000000000000000000000000
110000000000000000000000000000011010000011110000100001
110000000000000000000000000000000000000011110000000000
000000100000001000000000001001011001000010000000000000
000000000000000001000000001111001001000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
001001000000100000000000000000000000000000000100000000
000010100000010000000000000001000000000010000000000000
000000000000000000000011000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000100000000
000000010001000000000010101001000000000010000000000010
.logic_tile 6 8
000000000000000000000000000000001100000011110000000010
000000000000000111010000000000010000000011110000000000
111000000000000001100010000001011101000000010000000000
000000000000001101100010000000001001000000010010100100
010010000010000000000111100000001010000011110000100000
110000000000000000000010110000010000000011110001000000
000000001101010101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000100000110000111000111100011011111000000010000100100
000100000000000000100100000000001001000000010010000000
110000010000000000000000000000011010000011110000000000
100000011000010011000000000000010000000011110000100010
110010110000000000000000001111001011000010000000000000
100000010000000000010010010101111000000000000000000000
000000000000000000000000001000000000000000000100000000
000000010000000011000000000001000000000010000000000000
.logic_tile 7 8
000100100000001000000111110011101000001011100000000000
000000000000001111000111000000111111001011100001000000
111000000000001000000011110101101101000111010001000000
000001000000000001000011100000111011000111010000000000
010000000001000000000011010011101011000111010010000000
110000000000000000010111100000111000000111010000000000
000010001101010011100011100001001000000011110000000000
000001001101100000100111000000010000111100000000000000
000000000010000000000000000000011111001100110000000000
000000001000000000000011010000011001110011000000000000
000001000000000000000010001000000000000000000100000000
000000100010000000000100001001000000000010000000000000
000100000000000000000110001000000000000000000100000000
000100010000000000000010010101000000000010000000000010
000110000000000000000000010000000000000000000100000100
000101010010000000000011001111000000000010000000000000
.ramt_tile 8 8
000100010101010111000000000000000000000000
000100010001110000000000000011000000000000
111001011010000000000010001000000000000000
000000010000000000000100001011000000000000
010001000000000000000011101000000000000000
110010000000000000000010010111000000000000
000000000000000111100000000000000000000000
000000000000000000100000000011000000000000
000000000000000011100000011111000000000000
000000000000100111000011001111100000000010
000101000000000001000010000000000000000000
000100100100000000100000001101001000000000
000010100000000000000010000000000000000000
000000100000100000000111101111001101000000
010001000000000001000010001000000001000000
110010110110000000000100000011001001000000
.logic_tile 9 8
000100000000001000000010100011111000000111010000000000
000100001100001011000110010000111011000111010000000001
111000000000000000000011100101011110000011110000000000
000010100001010000000111000000110000111100000001000000
001001100000001001000110000011001111001011100100000001
000010000000000011100010100000011101001011100000000010
000001000000100000010000000111001001001011100110000000
000000100000000111000000000000011110001011100001000000
000000000000010011100000000011001010001011100111000000
000000000000100000100000000000011000001011100001000000
001000000000000000000011100111011000001011100100100010
000000000000000000000110000000011010001011100000100000
000000000000000011100110110011001000001011100110000000
000000010001010000100110100000011010001011100000100000
110000000001011000000010000111001111001011100110000010
000000010000111111000000000000011010001011100000000000
.logic_tile 10 8
000010100001011000000011110000000000000000000000000000
000000000001101111000011000000000000000000000000000000
111000100000000000010110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000001000100000000000000111011001000111010000000000
010000000000000000010000000000111010000111010000000000
110100000000000011100000000000000000000000000000000000
100100000110000000000000000000000000000000000000000000
000001000000000000000011100001001111000000010000100000
000000000010000000010100000000101000000000010010000001
000001010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000111100000001000010000010000000000000000000100000000
000011111010001011000011110001000000000010000000000010
000000000000100000000000000000000000000000000100000000
000000010000010000000000001011000000000010000000000000
.logic_tile 11 8
000110100000100000000010100000011011000000110000000000
000000000001010000000000000000011100000000110000100000
111000000000000000000000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
110110001100100000000000000000000000000000000000000000
000101000001010000000000000000000000000000000000000000
000000000000100000000000000000001110110000000000000001
000000100001000000000011000000011001110000000000000000
000011000000100000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000100000101000000000000000000000000000000000000000
000001010001010111000000000000000000000000000000000000
000000010000100000010110100000000000000000000000000000
000000010000000111010100000000000000000000000000000000
010001000000000000000000000000000000000000000110000000
100010010000010000000000000111000000000010000000000100
.logic_tile 12 8
000000000000001111100000010000000000000000000000000000
000010001000001011100011100000000000000000000000000000
111000000000001111000111100000001010000000110000000000
000000001000000111000000000000001010000000110000100000
011000000000001011100000000001000001001111000000000000
010000100110001011100000000000001010110000110000000100
000100000000100001110000000000011110000000110000000000
000100000001000000000000000000001010000000110000000000
000010101000100000000000000000011000000000110000000010
000000000000010000000000000000001000000000110000000000
000000000000000000000000000000011000000011110000000010
000000000000001111000000000000000000000011110000000000
000001001010000011100010000000000000000000000000000000
000010100000000000100100000000000000000000000000000000
110000000000000001000000000111001111011101000100000010
010001011100000000000000000000011001011101000000000000
.logic_tile 13 8
000000000000000000000010000000000000000000000000000000
000000001000000000000011100000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000001000000000000000011101101000000000010000000000000
010100000000000000000000000000000000000000000100000000
010100000001000000000000001111000000000010000000000000
000010000110100011000000000000000000000000000100000000
000001000000000000000010111011000000000010000000000000
000000000000000011100111001000000000000000000100000000
000000000000000000000100001001000000000010000000000010
000000000101000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000010000000000000000010001000000000000000000100000010
000100010000100000000000000101000000000010000000000000
000000001000000000000000000000000000000000000100000010
000000010000100000000000000011000000000010000000000000
.logic_tile 14 8
000000000100000111100000000101111100000000000000000010
000000000100000001100011011001011101010110000000000000
000000000001001111000111101001111010100000010010000000
000000000000001011000110010011001011010100000000000000
000100000000000111100000010000011010001100110010000000
000000000001000000100011000000011010001100110000000000
000001000000000001100111101001011111000000000000000001
000010100000000101100110011111011110010110000000000000
000100000000001000000000010000000000000000000000000000
000100001111010011000010000000000000000000000000000000
000010100111000011100111010001111101110110100000100000
000001011000000000100111010001111000110000110000000000
000001011010001000000000000000001111001100110010000000
000010010000000011000000000000001011001100110000000000
000000000001010000000111001011011101110110100010000000
000000010000101111000111111001011000110000110000000000
.logic_tile 15 8
000000100000000000000111101101001101100000010000000000
000000000000000000000100000111101011010100000001000000
111100101000000011100000011111111101100000010000000000
010101000000000000100011101011101010010100000000000100
110010101010000000010000001101011011100000010000000000
010001000001000000000010000111111010010100000000000100
000011100001001001000010000000000000000000000110000000
000010000010101101000010101001000000000010000000000000
000000000000000101100000011000000000000000000100000000
000000001101000000100011111011000000000010000000000010
000000010000000111000010011000000000000000000100000000
000000000000000001100111100011000000000010000000000001
000000000001100000000000001000000000000000000100100000
000000010001010000000000001001000000000010000000000000
000000000000010001000111101000000000000000000110000000
000000110000000000100000000001000000000010000000000000
.logic_tile 16 8
000001000000001111100000000101111101110011000000000000
000010001110001111100000000001111000000000000000000000
111000000111110111000010100000011011110000000000000000
000001000000101011000010000000001100110000000000000100
110000001010001101000000000101001101000000010010000000
010000001110000001000011100000111001000000010000000000
000000000000000111000000010011011100000000010000000000
000000000000000000000011110101001100000010000000000000
000000001011001111000111010000011000110000000010000000
000000000000000111000111100000001010110000000000000000
110000010000001101100011100000011011110000000000000000
100100000000001111100000000000001001110000000000000001
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010001010000000000000001000000000010000001000000
.logic_tile 17 8
000010100000001111100010010111011111110110100000000000
000101000000000001100011111001011101110000110000000000
111010101000010001000000000000001101001100110000000000
000000001000100001100011100000001011001100110000000000
110000001000000001000110100011111100000000000000000000
110010100000000000100000000001011110010110000000000010
110001000010001000000000010000011100110000000000000010
100000000000000001000011100000001111110000000000000000
000010000000001001100011100111101101110011000000000000
000000000001001111000100000101011111000000000000000000
000010010000000111000011001101011000000001000001000000
000001000000000001000010000101111100000000000000000000
000000000000001001100010010001001001000000010001000000
000000010000001111000010110000011000000000010000000000
110000001001011000010111001000000000000000000100100000
000000011110000111000111100001000000000010000000000000
.logic_tile 18 8
001000000000000001000111111001011100110011000000000000
000000000000000111100011001111111000000000000000000000
111100000000000001100111010000011111001100110000100000
000000000000000001100111110000001001001100110000000000
110000001010001101000110000101101101000000010000000000
000000000000001101100011110011101101000010000000000001
111001000001010001100000001111111101110110100000000000
000010100000100111000010001001001110110000110000000000
000000100110001001100000000001101010100000000000100000
000001000000000001000000001111011010000000000000000000
000001000001001000000010010000011000000011110000000000
000010011100101011000110110000000000000011110000000000
000000011100010001000110100101101110000000000000000010
000000110000100000000011101101011001010110000000000000
010000000000000001000111000111011000101001010101000010
110000010010001001100000000001011010000010000000000000
.logic_tile 19 8
000000000000100000000011110011111110000000000000000000
000000000000001001000010001001111010010110000000000010
111000001010101111100110000000001010001100110000000000
000000101101010111100000000000011101001100110000000000
000000000000000001100011100001011110110110100000000000
000001000000001001000011100001101111110000110000000000
000000000000010001100011111011001010000010000000000000
000010000000100000000010000001101010000000000000000000
000010000010010111100010010001111011000010000001000010
000000000000101111000110010000111010000010000000000000
000000101110010000000011100101101100000001000100000100
000000100010100000010100000000101100000001000000000000
000010000000000111100010000111001010000001000101000000
000101010001001111000000000000011110000001000000000000
010010000000000000010000000011001110000000010100000000
010001010000001001000010010000001011000000010000000000
.logic_tile 20 8
000010000000100111100111010000011100001100110000000000
000001000000010000000011110000001110001100110001000000
111000001010000000000111100011011100000000000000000001
000100001000000111000011101101111110010110000000000000
000010100000101001000000011001011111110110100000000000
000001100000010001110010001001011000110000110000000000
000001000000100001100010000101111100101001000000000000
000010100001010111010010010000011010101001000000000100
001000001111000111100010010000001001001100110000000000
000000000000100000000011100000011001001100110000000100
000010000000001111000000000111111111110110100000000000
000100011101001101000011100011101010110000110000000000
000000010000001111100000000101101100000000010101000000
000000010000000011000000000000111001000000010000000100
110000000100000001000011000101011011000001000100000001
010000110010000000100110010000011001000001000011000001
.logic_tile 21 8
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000001110000001100010000001011001101001000000000000
000010000001000001000011100000111100101001000000000100
000000000000000000000000000111011101110110100000000000
000000001000000000000000001111011110110000110000000000
010000000000000000000110001011011001101000010000000001
000001001000100000000000000001111110010110000000000000
000000001110000000000111110000000000000000000000000000
000000010001000000000011100000000000000000000000000000
000100010010000001110011000011111110110110100000000000
000101010000001111100000001011011111110000110000000000
111000010001000000000011100000011001110000000000000010
100000010000100111000010000000011011110000000010100000
111011001010000001000011000000011000000000110100000000
000001010000001111000000000000001001000000110000000000
.logic_tile 22 8
001001000000010000000000010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
111000001011000001000000001111001010110011000000000000
000000000000000000100000000011001101000000000000000001
110001000000000111000000000111001100111000100100000001
110000000000000000100000000000111010111000100010000000
000000000000010000000000000001011101111000100110000000
000010101000000000000000000000101000111000100010000000
000000000000000000000110100111011111111000100110000000
000000001000000000000000000000101101111000100000000000
000000000001010101100000000000000000000000000000000000
000000010000101001000011100000000000000000000000000000
000000011100000001000010010000000000000000000000000000
000000010001000001000110110000000000000000000000000000
000000000000001101100000000001011110111000100100000000
000001011010010101000000000000101110111000100010000001
.logic_tile 23 8
000000000000000101100000000111000000000000001000000000
000100000000000000100000000000000000000000000000001000
000001101000001000000110100000000001000000001000000000
000011000000000101000011100000001111000000000000000000
000001000000000000000110110000001000001100111000000000
000010100010000000000010100000001011110011000000000100
000000000010100000000000000000001000001100111000000000
000000000111010000010000000000001011110011000000000000
000000001010000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000101000000100000000000000000001001001100111000000000
000000110001010000000000000000001001110011000000000000
000010110010100000000000000000001001001100111000000001
000001010000001111000000000000001001110011000000000010
000000000110000000000000000000001000001100111010000000
000000010010000000000011010000001000110011000000100000
.logic_tile 24 8
000000001000000000000011010000011110000011110001000000
000010000000000000000010100000010000000011110000000000
111100000000001111100000000000000000000000000000000000
000000000000100101010000000000000000000000000000000000
110001001110000000000000001011011010110011000000000000
010000101010000000000011010001101001000000000000000000
000000000001000011100000000000000000000000000000000000
000000000010001001000010010000000000000000000000000000
000101000000000000010111010000001010000011110000000000
000010000000000000000011110000010000000011110010000000
000000000000100000000000000000000000000000000000000000
000000010000000111010000000000000000000000000000000000
000000010000000111100000000001011001110100010100000000
000000000100000000000000000000101010110100010001000000
000000000000000000000000010111011101110100010101000000
000010011000000000000011010000001011110100010000000000
.ramt_tile 25 8
000000010000000000000000010000000000000000
000000011000000111000011100111000000000000
111011110001110111100000000000000000000000
000010110010100000000000000011000000000000
010000000000000001000000000000000000000000
010010100010000000000000000001000000000000
000000100110000001000000000000000000000000
000001000010000000000000000111000000000000
001000000000000011100111000111100000001000
000000000000000000000000000101100000000000
000000000001000000000111000000000001000000
000000000000000000000111101011001101000000
000001000001010001000000001000000001000000
000010000000101001100000001011001111000000
010000100000001000000010011000000001000000
110101010000001011000110110111001000000000
.logic_tile 26 8
000000000110000111000000000000001110000011110001000000
000100101100000000100000000000010000000011110000000000
111000000111011000000111010000011100000011110000000000
000000000111011111000111010000000000000011110010000000
110000000000010111000000000000000000000000000000000000
110000000110000000110000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000010010000010000000000000000000000000000000000
000010000001000111000000000000000000000000000000000000
000001000110100000000000000000000000000000000000000000
000000000010000000000000000000011000000011110000000010
000100010000001001000000000000010000000011110000000000
000010111110000000000010000001011001111000100100000001
000001000000000000000110000000011010111000100000100000
000000100000000000000000000101011000111000100101000000
000100111000000000000000000000001100111000100000000010
.logic_tile 27 8
000000000000000101100010001111111001111000010001000000
000010100000001011100010010101111111110000000000000000
111011000010000011100011111101011011110000000001000000
000011000000111111100111101011001111001111110000000000
111010000000000101100010000001001111110000000001000000
110001000010001011100111011001101011001111110000000000
000000001110000111000111010101101011111000010001000000
000000000000001001000011110111111010110000000000000000
001000000000001000000000000101011001110100010100000001
000100000010001111000000000000001001110100010000000000
000000000000010000000011100001011001110100010100000000
000000010000000000000000000000001011110100010000000100
000000011100000000000011100101001010110100010100000000
000000001010001001000100000000011100110100010000100000
000001000000000001000011110001011110110100010100000000
000010011000000000100011110000001000110100010000000010
.logic_tile 28 8
000000000000101111100000000001111001111000010010000000
000000000001011011000011110001101001110000000000000000
111010100001000111000111110000011100000011110000000000
000000000000000001100010000000000000000011110000000000
010000000000000000000000000000000000000000000000000000
100000000011000000000000000000000000000000000000000000
010000000000000000010111110000001100000011110000000000
000001000001010000000011010000000000000011110000000000
000000000010000000000000001001011101110000000001000000
000000110111001111000000001001001011001111110000000000
000000110000000001000000000001101001110100010100000000
000000010000001001100000000000011011110100010000100001
001000010000000000000000000000000000000000000100000000
000000000000000000010000000000000000000010000000000000
000000100000100000000000000000000000000000000101000000
000000010001000000000000000000000000000010000000000000
.logic_tile 29 8
000000000001000011100110100000000000000000001000000000
000000000000100000000000000000001010000000000000010000
000000001100001001000011000000000000000000001000000000
000000000000001011000000000000001001000000000000000000
000010001100001101100011000000000000000000001000000000
000000000000000011000100000000001011000000000000000000
000000100000000111100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
010000001001010000000000000000000001000000001000000000
110000000110000000000000000000001111000000000000000000
000000000110000000000000000000000001000000001000000000
000000000000010000000000000000001001000000000000000000
001000010001000000000000000000000001000000001000000000
000000000110000000000000000000001010000000000000000000
000000001110100000000111101001101000101001010010000010
000000001100000000000000000001001000010100100000000110
.logic_tile 30 8
000000000110001000000011100101011101111000010000000000
000000000000000111000011000011001011110000000000000000
111000100000000001000110011111101100110000000000000000
000000000000000001000010001001001010001111110000000000
010000000000000111000111100101001110111000010000000000
100000000000000001010011000101011001110000000000000000
010000000000000001010110000011001010110000000000000000
000010000000000000100000001101101010001111110000000000
010010100000000000000010010101011110111000010000000001
000000010000011011000110100001001011110000000000000000
000101010000000101110011101001111011100000000100000100
000100110000000000010100000001101101111001010000000000
000000000000000000000000011001001101100000000110000000
000000000000000000000010100001111111111001010000000000
001000000001101101100011100000000000000000000100000000
000001010001010101000100000000000000000010000000000000
.logic_tile 31 8
000010100000000101100110110001000001000000001000000000
000000001100000001000011010000001100000000000000000000
111000000000110000000110100001101000001100111100000000
000000000001010000000110010000101010110011000000100000
010000000000011101100110010001001001001100111100100000
100000000000100101000010100000101010110011000000000000
000000001011010011100000000000001000001100110110000000
000100000000100000100000000000001011110011000000000000
000010000000000000000010100111101100110000000100000000
000011110110000000000100001101011001001111110010000000
000000010111010000000011100101000001001100110101000000
000000010000001111000100000000001101110011000000000000
000000110000100000000000000001100000001100110100000000
000001011011000000000000000000101000110011000001000000
010000000000001000000000000000000000000000000000000000
000010010000000001000000000000000000000000000000000000
.logic_tile 32 8
000000000000000101100111000001100000000000001000000000
000000000000000000100011100000101001000000000000000000
111000000000000000000011000101101000001100111101000000
010000000100000000000100000000001000110011000000000000
010000000000000000000011000001001000001100111100000000
100000000110000101000100000000101011110011000000100000
000010100000000011000000000000001000001100110100000010
000000000000000000100000000000001010110011000000000100
000010000000000000000000000000000000000000000000000000
000001011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100011110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.io_tile 33 8
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000010000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000001110000000000110010001100000000000001000000000
000000000001010000000010000000100000000000000000001000
111000000000000001100010110000000000000000001000000000
000000000000001001000010000000001011000000000000000000
000001000000100000000000000000001000001100111100000001
000010100001010000000010010000001001110011000000000000
000000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000010000000000000000000001001001100111100100000
000000000000100000000000000000001100110011000000000000
000001000000001000000110000000001001001100111101000000
000010100000000001000000000000001000110011000000000000
000001000010000000000000000000001001001100111100000000
000010110000000000000000000000001001110011000010000000
010000000000010000000000000000001001001100111100000001
010000010000100000000000000000001101110011000000000000
.logic_tile 2 9
000001000000001000000000010111000001000000001000000000
000000100001001111000011100000001111000000000000010000
000000001100000011100000010001100000000000001000000000
000000001110011001100011010000101111000000000000000000
000000000010001000010000000101100001000000001000000000
000010100000000111000010010000001110000000000000000000
000000001110001000000000010011000000000000001000000000
000000000000001011000011100000101010000000000000000000
000000000110000101000000010001100000000000001000000000
000000000000000000000011010000001001000000000000000000
000000010000000000010000010011100000000000001000000000
000000000000000000010011010000101100000000000000000000
000000000000001000000000010101100001000000001000000000
000000000000100011000010100000101000000000000000000000
000000000000000101100110100001000000000000001000000000
000000010000000000000000000000001011000000000000000000
.logic_tile 3 9
000000000001010111000111010001101010100000000000000000
000000000000000000000111110101101011000000000001000000
000000000110000111100010101011011110110011000000000000
000000001110001011000100000011111001000000000000000000
000001000010000001100110000000001110000011110000000000
000010100000000101000011010000010000000011110000000000
000100000000011011100000011011011101110011000000000000
000100000000000011110010110001011010000000000000000000
001000000000000111100000001101101011000010000000000000
000000000000000111100011100011111000000000000000000100
000000000000001001000000000000001100000011110000000000
000000010000000111000010000000000000000011110000000000
000000000000000111000000000001001101110011000000000000
000010110000000000100011100111001010000000000000000000
000010100000000000000010000000001000000011110000000000
000001010000000000000100000000010000000011110000000000
.logic_tile 4 9
000000000100100000000000010000001110000011110000000000
000000000000010000000011010000010000000011110001000000
111000000000000000000000010000001000000011110000000000
000000000000000000000011100000010000000011110001000000
110101000000000000000000000000001100000011110000000000
010000000000000000000011010000000000000011110000000001
000000001100000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
000000000000000111000111001000000000000000000100000000
000000000000000000000011111011000000000010000000000000
000000000100000000000010010000000000000000000100000000
000000001110000000000011111101000000000010000000000000
000000000000000000010000001000000000000000000100000000
000000011110000000000011101001000000000010000000000010
001000000001110000000000001000000000000000000100000010
000000010001010000000000001011000000000010000000000000
.logic_tile 5 9
000001001110001000000111000001000000000000001000000000
000010100001000011000011010000101101000000000000001000
111010100001000111000000000111101000111100001000000000
000000000110000000000000000000001100111100000000000000
011001000000100001100000000011001001110110000000000000
010010101001010000000000000000101101000110110000000100
000000001100010000000000000111101010000011110000000100
000000000000000000000000000000000000111100000000000000
000100000000000111100011000000001110110000000000000110
000110101100000000100111100000001111110000000000000010
000100000000000000000110110000011101110000000000100000
000000010000001001000111000000001101110000000000000000
001000000001000000000010000000000000000000000100000000
000000010000111001000100000001000000000010000000100000
000000100000000011000000001000000000000000000100000000
000000010000010000100000000001000000000010000001000000
.logic_tile 6 9
000000001100000001000000010000011101110000000000000100
000000000000010000100011100000001101110000000000000000
111000000000000000000000000000011110110000000000000010
010000000000000000000000000000001011110000000000000010
010001000000010111000000010000000000000000000100000000
010000000000000000000011010101000000000010000000000000
000000000000000000000110100000000000000000000100100000
000000000000000000000100001111000000000010000000100000
001000000000000111100000001000000000000000000100000000
000000000000001001100000001101000000000010000000000010
001010010001000101100000000000000000000000000100000000
000001010000000000100011110011000000000010000000000001
000100000000000000000000000000000000000000000100000000
000000000000000000000011000011000000000010000000100000
001000000000000101100000000000000000000000000100000001
000001010100000000100000000001000000000010000000000000
.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
111100001100000000000011110101111000000011110000000000
000000000001110111000011000000010000111100000000000010
110000000110000000000000010001101100001011100000000000
110000000000011011000010000000101000001011100000000000
000000000001100011100111000000000000000000000000000000
000000000000000000100110110000000000000000000000000000
001000001000100111000000000000001011110000000001000000
000000000000010111000011010000001011110000000000000000
000100000010000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000010000011111010000111010000100000
000000010110000000000100000000111100000111010000000000
011000000000010011100000000111101100011101000100000000
010001010000000000000000000000011011011101000000000100
.ramb_tile 8 9
000000000000100011100111101000000000000000
000000010000010000100100000111000000000000
111010100000000000000000010000000000000000
000000000100000000000011011011000000000000
000001000000000000000000000000000000000000
000000001110001001000000000011000000000000
001010100000001111100010001000000000000000
000000000000001011100100000101000000000000
000001100011010000010111100001000000000100
000010001101000001000110011011100000000000
000001000001000000000010001000000000000000
000000101110110000000000001011001000000000
000000001010000000000000001000000001000000
000000000000010000000010001101001001000000
010000001100010011100000000000000000000000
110000010000000000000000000101001111000000
.logic_tile 9 9
000001001110110000000111000001011111001011100010000000
000110100000010000010000000000111010001011100000000000
111000000000000000000000000000000000000000000000000000
000000000010000011000000000000000000000000000000000000
110100000010100000000000000000000000000000000000000000
110000001110010000000000000000000000000000000000000000
000000000001000111100000000111011101000111010000000000
000000000000000000100010100000001011000111010000000000
000101000000010000000000001000000000000000000100000000
000110000000000000000000000001000000000010000000000000
000100110000001000000000000000000000000000000000000000
000100010000000001010000000000000000000000000000000000
000010010001000001000010000000000000000000000000000000
000001010110100000110000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000011000000000000000000000000000000
.logic_tile 10 9
000000001000100000000111100000000000000000000000000000
000000000000010000000110000000000000000000000000000000
111000000000000000000000000000011010110000000000000000
000100000000100000000000000000011001110000000000100000
010000000000000000000000000000000000000000000100100000
010000000000000000010000000011000000000010000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000001010000000000000010001000000000000000000100000100
000010110000000000000000001011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000010000000000000000000000000000000000000000
.logic_tile 11 9
001101000000000111010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111100000001110000000111010000000000000000000000000000
010001000000100000000011110000000000000000000000000000
110001000000101000000000000000001111110000000000000001
010000100000010111000000000000001111110000000000000000
000000000000000011100000000111011010010110000000000000
000000001000000000010000000001001010111111000000000100
000000001000100000000000010000011001000000110000000100
000000000000010000000011000000011100000000110000000000
000010110000000000000000000000000000000000000000000000
000000011110001001000000000000000000000000000000000000
000001010001011111000000001000000000000000000100000000
000000110001001101000000001001000000000010000000000001
000000000000110000000111000000000000000000000000000000
000000011000010000000000000000000000000000000000000000
.logic_tile 12 9
000000000000000000000011110000001101000000110000000000
000000000000000000010111000000001100000000110000000000
111000100000001001000111010111011111010110000000000000
000010001010100011000111110111111011111111000000100000
110001000000101000000010100111101011010110000000000000
010010001111000001010000000111101001111111000010000000
000000000000000000000000010000001001000000110000000000
000000000000000000000011110000011110000000110000000000
110101001010100111000000011111101001010110000000000000
100110000000000111100011010001111001111111000000000100
000000010001001101100111001111001011010110000000000000
000001010000001011100000000011111011111111000001000000
000000010000001111100010000001111100110110100000000000
000000010000101111100100000000011100110110100000000100
110000000000001000000110101000000000000000000100000011
000000010010001011000110011001000000000010001000000010
.logic_tile 13 9
000000000000001001100000000011101101000000010000100000
000000100000001111000011010000101000000000010000000000
111010100000010111100000000101101000110100010001000000
000000000000100001100000000000111011110100010000000000
110100000001010111100111110000011001110000000000000010
010100000001110000100111100000001010110000000000000000
110000000001010001000110110000001011110000000000000001
100000000000000000000011000000011011110000000000000000
000000001000000111100000000000011001110000000000000000
000000000000000000000010010000001101110000000000000000
000100110000000111000110110101001110010110100001000000
000000010000000000100110111111011000100000000000000000
000000011010100000000011100011111110110100010100100000
000100000001010000000110000000011000110100010000000000
001000010000000000000000010000000000000000000000000000
000000011111010000000011010000000000000000000000000000
.logic_tile 14 9
000000000000000011100000000011111000000000000000000000
000000000001000000100000001011111010010110000010000000
111101000001000001100111100000011101001100110000000000
000111001110100000000010100000001100001100110000000000
010000000000000001100111001111001100110110100000000000
110000001100000000000010000111111110110000110000000000
000010100000000001100010001011101110110110100000000000
000001000000000111000000000101111100110000110000000010
000010000000000111000111011111111001000000000000000010
000001000000100000100010001101011010010110000000000000
001000000001010111100010000000011101001100110000000000
000100010100000001000010000000011010001100110000000000
000000010011010111000111001001101010000010000001000000
000000010000100000100010001001011010000000000000000000
110010100001010111100000000000000000000000000100100000
000001011010100011000000000001000000000010000000000000
.logic_tile 15 9
000000000000111101100011101001001111110110100000000000
000000100001111111100111110101001100110000110000000000
111000000100000011000010011111101101000000000000000000
000001001011010000100011000101111111010110000000000100
010000000001000101100000000011101011010110100000000100
010110100000000111100010001111101001100000000000000000
000000000000000011010111100000001011001100110000000000
000000000000001011100000000000001000001100110010000000
000100000000001000000110000001101011110110100000000000
000100000000000001000011110000101011110110100000100000
000000010000001000000011100011001100101001000000000000
000000001010000111000100000000011101101001000000000100
110000000000000000000010000101001111110110100000100000
100000010000101111000000000001101100110000110000000000
110010000000000000000111110000000000000000000100100000
000001010010000000000110101001000000000010000000000000
.logic_tile 16 9
000000000000000111100011110000011111001100110000100000
000000000001000000100110000000011110001100110000000000
000010101010100111100000000111001001111000100000000000
010001100001011001000000000000111110111000100000000000
000000000000000000000000010001001110001011100000000000
000001000000000000000010000000001110001011100000000000
000000000000001001100000000111011010111000100000000001
000100001100001011000000000000101011111000100000000000
000010100000010000000000000001011001001011100000000000
000001001101100000000000000000001101001011100000000000
000000000001010000000000000011111111001011100000000000
000000011110001001000011100000011010001011100000000000
000100010000100011100010000000001001001100110000100000
000000000001010001100100000000011000001100110000000000
000000010000001001000010010000000000000000000000000000
000000010001010001000111100000000000000000000000000000
.logic_tile 17 9
000000000000001011100011100001111100001011100000000001
000000000001001111100000000000011010001011100000000000
000010100000101011000011011111111011000010000000000000
000000000011000101000110001101111001000000000000000000
000000000000000111100000001001011111000000000010000000
000000000000000000100000000011001001010110000000000000
000011001110000111100111110111001110111000100000000000
000011000010000000100010000000101111111000100000000000
000000000000000000000111010001001100110110100000000000
000000000000000000000111101011111000110000110000000000
000110000000001101100111000111011000111000100000000000
000001011100000001100100000000101110111000100000000000
000000010001011001000011110000001000001100110000000000
000000000000100001000010100000011101001100110000000000
000010100000000000000111000000011011110000000000000000
000000011100000011000000000000001100110000000001000000
.logic_tile 18 9
000000001110000000000010010001001011111000100000000000
000000000111010001000011010000111010111000100000000000
000000000001001111000000001001001011100000000000000000
000001000000100111100000000011001010000000000000000000
000000000001000101100010010111011000001011100000000000
000000000010001111010110000000001001001011100000000000
001000100000000001110011100101011100110100010000000000
000010000001000011000100000000101111110100010000100000
000000000001010000000010000111001011001011100000000000
000000000000100000000111100000001000001011100000000000
000000010111011101110000000111001100001011100000000000
000010000000110001000000000000111101001011100001000000
000000000000000000000010010001011111111000100000000010
000000000000001001000111110000101011111000100000000000
000010110000001000000000000101011101111000100000000000
000001110000100101000000000000101110111000100000000000
.logic_tile 19 9
000000000000011000000000011101101011110011000000000000
000000000000100111000010001111011010000000000000000000
111000000000000001000011100011001011001011100010000000
000000000000000000000010010000011101001011100000000000
000001000000001001000111000000011001001100110000000000
000000100000000001000010010000011110001100110000000000
000000000000001111100010110000000000000000000000000000
000000000000001111100111110000000000000000000000000000
010000000000000000000011000111011010001011100000000000
000000010100000111000100000000011010001011100000000000
000010000001010000000010000001101000000000010000000000
000001000000000000000000000101111111000010000000000000
000100101010000000000000000000000000000000000000000000
000000011010000111000010000000000000000000000000000000
110001100111000111100111101001011010101001000100000000
000010111000110000010100000001011101111111011000100000
.logic_tile 20 9
000000001110000111100000010011111010110110100000000000
000000000000000000000010101011001010110000110000000000
111000101001000001010010101011101100110110100000000000
010011000100000001000010100111101000110000110000000000
010000100000001111100111010000011111001100110001000000
110000000000000001000010000000011011001100110000000000
111000000010000000000010000111011110101001000000000000
100010000001011001000000000000011011101001000000000000
110010100001010000000010000001111100000000010000000000
000000000001011001000011000000111001000000010000000000
000011010001011001000011000000011001110000000000000000
000010110000000001000111010000001000110000000010000000
000000000000000001100000000101001100101001000000000000
000101000000100000000011000000011001101001000000000000
000010111010001000000111100011111000111001010110100010
000001010010100111000011010000011111111001010000000000
.logic_tile 21 9
000000000000010000000000010011001011110100010000000010
000001000000100000000011110000111101110100010000000000
000001001000000000000010010111001010110100010010000100
000000000000000000000110000000111011110100010000000000
000100000000100000000110010111011001001011100000000000
000110000001000000000010000000111010001011100000000000
000001100001000111000000010011011100001011100000000000
000000000000100000000010000000101100001011100000000000
000000000000000111000011100011111010111101010000000010
000100001110000000000011101111011011111001110000000000
000010001011010001000000010000000000000000000000000000
000001000000100001100010100000000000000000000000000000
000000000000000000000011100111011111001011100000000000
000000000001000000000011100000111111001011100000000000
000000100100000000000010011001011000111111010000000000
000001010001010000000011000011111101101001000010000000
.logic_tile 22 9
000000000000000000000000000111001011101000010001000000
000000000110001001000000000000001110101000010000000000
000000000000011000000110000001011101110100010000000100
000000100100000001000000000000011010110100010000000000
000000000000100001000111000000000000000000000000000000
000000000001001001000011110000000000000000000000000000
000000000010101000000000000000000000000000000000000000
000000000010010001010000000000000000000000000000000000
000010000000000000000111100111101100001011100000000000
000101000000000000000000000000111111001011100000000000
000000100000000000000010010001011001110100010000000000
000000000000010000000010000000001001110100010000000000
000100000000001000000010000111111100001011100000000000
000100000000000111000100000000111010001011100000000000
000000000000100111000010000111101010001011100000000000
000000110100010000000110010000111011001011100001000000
.logic_tile 23 9
000000000000100111100000010000001000001100111001000000
000000000001010000100011100000001011110011000000010000
000010000000000000000000010000001000001100111001000100
000000000000000000000011100000001000110011000000000000
000100000000000000000111100000001001001100111000000001
000100001000000000000100000000001001110011000000000000
000000000000010000000000000000001000001100111000000100
000000000010100000000000000000001111110011000000000100
000100100000001000000010000000001000001100111000000100
000100000000001111010100000000001001110011000000000000
000110000101000000000000000000001000001100111000100000
000001000001010000000000000000001101110011000000000100
000001000000000000000000000000001000001100111000000010
000010101100101011000011010000001100110011000000000001
000000000000000000000000000000001000001100111000000000
000000011100000000000000000000001110110011000000000010
.logic_tile 24 9
000001000001010111000000010011111011110011000000000000
000000100010101011100010000011101011000000000000000100
111000000000010111100000000111011101110011000000000000
000011100100110001100000001111001000000000000000000010
110100000000100000000000000000001100110011000000000000
000000000001010000000010100000011111110011000000000000
110000001110100011100111101001001000000000010000000001
000000000011001001000010111101011011000000000000000000
000100000110000000000010000000000000000000000000000000
000000010000000111010000000000000000000000000000000000
000000010000000000010011100001111010011101000101000010
000000011100000001000100000000001110011101000000000000
000000010000001011000010010000000000000000000000000000
000010100000001111110111100000000000000000000000000000
000011100000000111000000000001111110011101000100000001
000010010000010000100000000000001000011101000000000000
.ramb_tile 25 9
000000000000001000000010001000000000000000
000000010000001011000100000001000000000000
111000001101010001000000001000000000000000
000000100000011001100000001011000000000000
000000000100000000000000000000000000000000
000100000000000000000000000001000000000000
000000100000000000000010011000000000000000
000000000000000000000111010001000000000000
000000000000000000000000001001000000000000
000000001110000000000000000111100000001000
000001000001010000000011001000000000000000
000010000100001001000000001101001110000000
000001001000010000000111010000000001000000
000010100000011011010110111111001011000000
110001000010000001010000010000000001000000
010111110000000000100011111111001111000000
.logic_tile 26 9
000000000001000000000010100011011000100000000000100000
000000000001011101000100000000001000100000000000000000
111000000000001001100000011001111000000000010000000000
000010100001010001000011110101101011000000000000000000
010000100100001011000111100011111111110011000000000000
110000000000001011100010110101101100000000000000100000
000001000011011111000011010000000000000000000000000000
000010000000001111000011000000000000000000000000000000
000000000000100001100000010000001111000000110000000000
000100010001001111000011100000001010000000110000000000
000000010100011011100111000011011111111111000000000000
000010000000011111100000001001111111000000000000000000
000100000000011000000000001101011100110011000000100000
000000000000000111000000001101001100000000000000000000
000000001010101000000111001000000000000000000100000000
000010010000010011010110001101000000000010000000100000
.logic_tile 27 9
000000100000100000000000000000000000000000000100000001
000000000000000000000000000000000000000010000000000000
111001000000000001000000000000000000000000000100000000
000010000000000001000000000000000000000010000000000100
010010100001010000000110000000000000000000000000000000
100100001000000000000000000000000000000000000000000000
010100000111010000000110110001111101110100010100000000
000100000001101001010110000000001010110100010001000000
011000000000000000000011100001111010110100010100000000
000000010001000000000010000000011101110100010000100000
000100010000101000000000000000000000000000000000000000
000010000001000001000000000000000000000000000000000000
000000000000001000010000000001101101110100010100000001
000000000000001111010000000000011011110100010000000000
000000001110100000000000000001101010110100010100000010
000000010110010000000000000000011110110100010010000001
.logic_tile 28 9
000000000000000000000110000001101001110100010100000000
000000000000000000000000000000011000110100010000000000
111010100001000001000110000001101011110100010100000000
010000000110001011000010000000111010110100010000000000
010000000000001001100010000001111011110100010100000000
100000000000000001000100000000011000110100010000000100
000000000110000000000010010001101011110100010100000000
000000001010001011010010000000101010110100010000000000
010001000000000000000000000001101011110100010100000000
000010010000000000000000000000001000110100010000000000
010001010001011001000000000001111011110100010100000000
000000000001110001000000000000111100110100010000000001
001000000000000000000000000001111001110100010100000000
000000000000010000000000000000011000110100010000000000
000010000010000000000000000001111101110100010100000000
000101010110000000000000000000101010110100010000000000
.logic_tile 29 9
000000000000000101000010010000000000000000000000000000
000010100000010000100011010000000000000000000000000000
111001100000000001000111000011011010111000010010000000
000010101100000001000110111101101001110000000000100000
010000000000000111000000001111011000111000010000000000
100000000000000111000011111101111001110000000000000000
010000000000000111000110000011011000111000010000000011
000000000000000111000000001011111010110000000000000000
011000000000000000000011100001011100110000000000000000
000010110000000000000011111001011101001111110000000000
000000011110001000000110000000000000000000000100000000
000000001010000101000000000000000000000010000000100000
000000000000000000000010001011111010100000000100000000
000000000000000000000111110001101111111001010000000001
000000000000000000000000001011101011100000000100000000
000000011100000000000010010001001111111001010000000000
.logic_tile 30 9
000000000000000000000110011011101110100000000101000000
000000000000000000000010000001101111111001010000000000
111000000000000001000000000000000000000000000100000000
000000000000000001000000000000000000000010000000000001
010000000000001000000000001101001110100000000100100000
100100000000000001000000000001001111111001010000000000
010000000000000101000000001001011110100000000100000000
000000000000000000000000000001101101111001010000000100
010000000000000000000011101001001110100000000100000000
000000010000000000000000000001101111111001010000000100
000000110001000000000011001101111110100000000100000100
000010100000000000000000000001001101111001010000000000
000000001100000000000011101111101110100000000100000010
000001000000000001010000000001101111111001010000000000
001000000110100001000000000000000000000000000100000000
000000010001000000000010010000000000000010000000000000
.logic_tile 31 9
000000000000011000000000000011011001111000010000100000
000000000000100101000000000001011100110000000000000000
111010100010000001000111001101001010110000000000000001
000001000000000001000011100101011100001111110000000000
010000000001000101000011001101011100110000000000000000
100000000000000111000010011111101110001111110000000001
010000000000101101100010101111011011111000010000000000
000000000000000001000100000011011101110000000000000000
011000000001010111000000000000000000000000000100000000
000000010000000000000000000000000000000010000000000000
000000010100001001100110001101111000100000000100000000
000000001010000001000010010001011111111001010000000000
000000000000000111000000001011101011100000000100000100
000000000000000000000010010001001101111001010000000000
000001100000000000000110000000000000000000000100000000
000001010000000000000000000000000000000010000000000000
.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000100000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000100
100000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000100000000
000101011100000000000000000000000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000000000000000010000000000000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.io_tile 33 9
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
001100000000001001100110010000001000001100111100000000
000101000000000001000010000000001000110011000000010000
111000000100110001100110010000001000001100111100000000
000010001011111001000010000000001000110011000000000000
000001000110100000000000000000001000001100111100000000
000010100000010000000000000000001001110011000000000000
000100000001010000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000001101111010000000000000000001001001100111100000000
000011100011000000000000000000001100110011000000000000
000010100000001000000000000000001001001100111100000000
000001000010010001000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
010000000000000000000000000000001001110011000000000000
.logic_tile 2 10
000001000000000111100010000101100000000000001000000000
000010100000001111100010110000001100000000000000010000
000000000000000101000000010001100000000000001000000000
000000000000000000100011010000101011000000000000000000
000001000010001000000000010001000001000000001000000000
000010100000000111000011100000001101000000000000000000
000000000000101111000000010101100001000000001000000000
000000000000001011000011100000001000000000000000000000
000000000000001000000000000111000000000000001000000000
000000000100000101000011010000001001000000000000000000
000000000000010000000000010001000000000000001000000000
000000000000000000000010100000001010000000000000000000
000001000000100000000000000101100001000000001000000000
000000000001000001000000000000101110000000000000000000
001000000000000101000000000011000000000000001000000000
000000000010000000000000000000101001000000000000000000
.logic_tile 3 10
000100000001001000000000000000011110000011110000000000
000100000000001011000010010000010000000011110000000000
000000000000001111100011110000011000000011110000000000
000001000000110011000011110000000000000011110000000000
000000100001001000000111001111101110111111000000000100
000001000100001011000100001111101001101001000000000000
000010000000001001100000011101011011100000000000000000
000000000000000001000011001101101010000000000000000001
000000000000100111000000001011011100110011000000000000
000010000001000000100000001001001111000000000000000000
000100000000000111000011101111101000111111000000000000
000010001100000000100100000001011110000000000000000000
000000000000001111100011100000001010000011110000000000
000000000000000111000100000000000000000011110000000000
000000000000000011110010001001001111110011000000000000
000000001010000000100011111011001001000000000000000000
.logic_tile 4 10
000000000000000000000000010000011110000011110000000000
000010101110000000000011010000010000000011110001000000
111000100000000000000000000000011100000011110000000000
010001000000000111000000000000000000000011110001000000
011100000100000000000000000000011100000011110010000000
010000000110000000010000000000010000000011110000000000
000000000100000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000001000001010000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000100000000000000000000000000000000000000000000000000
000000000000000000010010010000000000000000000000000000
.logic_tile 5 10
000001000110100000000000000000000000000000000101000001
000010100001000111000011100001000000000010000000000000
111001001100000000000000000000000000000000000000000000
000010000001010111000000000000000000000000000000000000
010010000000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000110100000
000000000100000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000010000000000000001000000000000000000100100000
000000000000000000000000001101000000000010000000000000
110001000001110000000000000000000000000000000000000000
000000101010010000000000000000000000000000000000000000
.logic_tile 6 10
000000000100000000000000000001101111000000010001100001
000000000000000000000000000000001000000000010000000000
111000000001010111110000010000011001110000000000000000
000000000000000001000011010000011101110000000010000000
010010101000000000000010000000000000000000000000000000
110001100000000000000000000000000000000000000000000000
110000000000001000000000011000000000000000000100000100
100000001110000111000011111101000000000010000000000000
000001001100100000010000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
001000000000000000000111001000000000000000000100000010
000010100010000000010000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 7 10
000100000000000000000010001011001101010110000000000000
000000000001011011000010000101011110111111000010000000
111000100000100011100000010000000000000000000000000000
000001001101010000000010110000000000000000000000000000
010010001000000000000011010011111110000111010000000000
110001000000000000000011110000111000000111010000000100
000000000001010001000010000101111000000010000000000000
000100000000100001000000001111111110010111100000000001
001000000000000011100011111101101000010000000000000000
000000000001000000110011101011011001110110100000000001
000000000000000000000010100000011101110000000001000000
000000000010000000000110010000011000110000000000000000
000000001001110000000000010000000000000000000100000000
000010000001001011000011111011000000000010000000000000
000000000110000011100000000000000000000000000100000010
000000001010000000100010011101000000000010000000000000
.ramt_tile 8 10
000001010000010011100000000000000000000000
000011011010000111000000000001000000000000
111000010000000000000000001000000000000000
000000010000000000000000000111000000000000
110011101000000000000111001000000000000000
010010000000000000000010000111000000000000
000000000000000000000000000000000000000000
000000001010000000000000000001000000000000
000000000000000000000010001011000000000000
000010000000000000000111101111100000000000
000000001110010001000011100000000001000000
000000000000101111000000001101001101000000
000000100110000000000010010000000000000000
000001000000000000000011111111001011000000
110000100000000001000010001000000000000000
010001000000001001100000000011001111000000
.logic_tile 9 10
000011001000011101000010000000011110110000000000000100
000010100000000111100100000000001000110000000000000000
111000100000001111010111100000011100110000000001000000
000000000100000011000100000000001110110000000000000000
000000000000000111000000000000000000000000000000000000
000000000001001001000000000000000000000000000000000000
000100000000000011000000000111001111010110000001000000
000000000000000000100000001011101101111111000000000000
000000000000000111100011100001001000101000010001000000
000000000100000000000000000000011010101000010000000000
000100001100000000000010001001111110000010000000100000
000010000000000001000100001001011100010111100000000000
000000001010001001000111000001101011110110100100000010
000000000001010111000000000000001010110110101000000000
110001000000100000000111100000000000000000000000000000
000000100000001001000000000000000000000000000000000000
.logic_tile 10 10
000000000000000000000000010101111001101001110001000000
000000000000000000000011100000011101101001110000000000
111100000000000111000111101101011111111101010010000000
000000000000000001000011011001111101111001110000000010
010010100000000000000110100000000000000000000000000000
010001000000000000000100000000000000000000000000000000
110000000000001000000111000000000000000000000000000000
100000000000000101000100000000000000000000000000000000
000011000010001101000000000000001100110000000000000000
000011000000001011100000000000001100110000000000000000
000000100000000000010011010001111001110110100000000000
000000001000000000010010000000011110110110100011000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000001101000000000010000000000000
110000000010001000000110001000000000000000000100000000
000000001010001011000000000001000000000010000000000000
.logic_tile 11 10
000000000001000011000111010101111001101001110001000000
000110100000000111100111010000011101101001110000000000
111100001110001000000110000001111011101001110000000100
000000000000000101000100000000011111101001110000000000
010001000000100000000000000001011010000001000000000000
010010000000010000000000000000011000000001000000000100
000000000001011011100110010000011111110000000000000010
000000000000000101000111000000011100110000000000000000
000100001100000000000000010000011101110000000000000000
000000000000010000000011100000011010110000000000000001
000110100000010101100011010000011110110000000000000001
000001000000100000110110000000011001110000000000000000
000000000000000000000000000000000000000000000100000000
000000001100010000000011101011000000000010000000000000
110000000000000000000011010000000000000000000100000000
000000000000000000000111111111000000000010000001000000
.logic_tile 12 10
000010100110000000000011101001111010010110100000000000
000001000000001001000011101001001001100000000001000000
111000000100001011010011110000000000000000000000000000
000000000000001011100111000000000000000000000000000000
110000000110001000000010100000000000000000000000000000
000010100000010011000000000000000000000000000000000000
000000000000100111000000001001001011010110000000000000
000000000000010011000000001001011101111111000000000000
001010000110000000000111101011011111100000010000000001
000001000000001001000000000101111000010100000000000000
000000000100100000000111000111001000010110100010000000
000000000000000000000100000101111110100000000000000000
000000000000000000000110000001000000001100110000000000
000000000001011001000000000000101100110011000000000000
010100000000000000000000011000000000000000000100000000
100100000010001001000010000111000000000010000000000100
.logic_tile 13 10
000000000100001011000000010011111100101000010000000000
000000001100001111000010111011011001010110000000000000
111000000000100000000010011001011101110110100000000100
000000000000000001000011010011111110110000110000000000
000000000000001111000000000111101111100000010000000010
000000000000000001000000000001101111010100000000000000
110000000000000111100011110001111101111110110000000000
100010000000000000000011110000001001111110110000100000
001011100000100000000110110000000000000000000000000000
000011000000010000000110110000000000000000000000000000
000000000000001001000111000101111010000000000000000000
000000001001010011100110000101101101010010100000100000
110001000000011000000000000000011001000000110000100010
000000000000100011000000000000011100000000110000000000
000000000001010000000110010101011001001011100100000000
000000000000000001000010110001011011001111000000000000
.logic_tile 14 10
000000000000000001100111111111111010010110100000000010
000000000000000000000010110011001001000000010000000000
111010000000000001000011010011011010101000010000000000
000001000000000000000010001101111111010110000000000000
010100000101010101000110110111011010110110100000000000
110000000000000000110010001011111111110000110000000000
000000000110000001000111011101011000010110100000000010
000000001110001111100111011011011001000000010000000000
110001001110000000000011100111111001010110100000000100
000000101101001001000111100111111110100000000000000000
000010100000001111100111000101101100000000000000100000
000000001110001001000110000001001110010010100000000000
000001001010000111000010010011011101010110100000000000
000010000000001001100011110111101101100000000000000000
110000100000000111100000011000000000000000000100100000
000000000000000001000011100001000000000010000000000000
.logic_tile 15 10
000101000000000000000110011111101111000110000000000000
000110100000000000000011010101011110000010100000000000
111010100001011101000110110111101111010110100000000010
000000000000101011100111101101101001000000010000000000
000000000001010000000011100101001101010110100000000010
000000000100101001000011011011011001000000010000000000
000000000000000111100111011111011100101000010000000000
000000000000100000000110001101111110010110000000000000
000000000000001011100110100000000000000000000000000000
000000000000000001110110000000000000000000000000000000
000000000000010000000000000001001100000000000000000000
000000000000100000000010001001101100010110000000000100
000000000000000111100111000111011110110110100000000000
000000000000000001110010001111011011110000110000000000
000110000001000111100111000101111001111111100100000000
000101001100100111100110000000101000111111100000000100
.logic_tile 16 10
000000001000000001000010000001011011001011100000000000
000000000000001011000000000000001101001011100000000000
111010000001000111100011110111011110001011100000000000
000000100111000000100111100000101111001011100000000100
000000000000001101000010000001001111111000100000000100
000100000000000111000100000000101010111000100000000000
000010000001000101000010000101001100111000100000000000
000000001110001001000011000000111110111000100001000000
000000000000000000000010010001111110111000100000100000
000000000000001111000111010000001010111000100000000000
000001000001111000000110000011111001100000010001000000
000011100000010111000010000101011101010100000000000000
000000000100001000000010000011011000111101010000000010
000000000000000001000111100011111000111001110000000000
000000000001001111100010001111111011001011100100000000
000000000000001101100011111101111111001111000000000000
.logic_tile 17 10
000000001000000001000000010001011111101110000010000000
000000000000000000100011010000001001101110000000000000
111001100001000101000000001111111000111111010000000000
000101000000100011000011110011101010010110100000000000
111010100000000000000010100001001010110100010001000000
110001000000000001000010000000011011110100010000000000
000010100000000000000000000011001001111000100000000000
000001000000000000000000000000111000111000100000000000
000001000000011001100110000000001111110000000000000000
000110000000001011100110010000001100110000000000000010
000000100001001011100000000011011000111000100000000010
000001000000101101000000000000111101111000100000000000
000000000000000000000011000001001100111000100000000010
000001000000001001000100000000001011111000100000000000
000000000001000011100011100111101101110100010100000010
000000000110000001100111110000001111110100010000000000
.logic_tile 18 10
000011000001000011000000010111011000110100010000000000
000011101000100101000011110000111000110100010000100000
000000000000000111100010101011101111000110100001000000
000010101110110000000000001011101000001111110000000000
000010100000000111000010101111101101000110100001000000
000111100000000000100000001111001100001111110000000000
000001100000000111100010100101011010000010100000000000
000011000110000000100000001111001101000110000000000010
000000000000000011000011010111011100111000100000000000
000000000000000000100011010000101000111000100000000100
000000000000000001110011110011001010111000100000000000
000000001110100111100011110000111101111000100000000100
000100000000000011000000011111101100000110100000000010
000000000000010000100011011111001001001111110000000000
000010100000111000000011100011011010111000100000000010
000000000000010111000000000000111000111000100000000000
.logic_tile 19 10
000000000000001000000111110101111000110100010000000000
000100000000000111000010000000101001110100010001000000
111010101000001001100111100001101010111000100001000000
000000000000001011000110010000001111111000100000000010
000000000000000101000010000011101101001011100000000000
000000000110000000000000000000001111001011100000000000
001000100001001001000000010111111010001011100000000000
000011100000000001100011010000001001001011100001000000
000000100000000001000110100101111001111000100000000000
000000000000000000000100000000101101111000100000000000
001000000100000011100000010111111000001011100000000000
000010001111000000010011100000011101001011100000000000
000000000000000000000000010001111010000010100000000000
000000000000001011000010000001101011000110000000000000
000010101000000011100011100000000000000000000100000000
000001100000010000000000000111000000000010000000000000
.logic_tile 20 10
000100001000001000000010111011011100000000000000000000
000100100000000111000011011001101000000110100000000000
111001000000001001000110001001011111000010000000000000
000010101101000001100010101111111001000000000000000000
000000000000000001000010000101101101100000010000000000
000000000001011001000000001111101011010100000000000000
000000000001010101100011110101001100000000000000000000
000000001110100001100011101001101111010010100010000000
000000000000001011010011110000011001111100110001000000
000000001000001011000110000000001100111100110000000000
000000000001101001000000000111001101000000010000000010
000000000001110111100000000111011110010110100000000000
000100000000001001000111110101101011100000000100000000
000100000000000001100011000000001010100000000000000000
011000000000000000000010010101011010000000010101100010
010000101110000111000010000000001010000000010000000001
.logic_tile 21 10
000000000000000000000111001011101010000000010000000000
000000000100000001000100000101101000010110100000000000
000010100000001001100000000001011110110100010001000000
010001100000000111100010010000001101110100010000000100
001000000000100000010000010111011001110100010000000000
000000001010000101000011010000001101110100010000000000
000010101100000111100111000001011111001011100000000000
000000000000000000010110010000011000001011100010000000
001000000000100101100110101111001101001001000000000000
000000000001010000100000000101001110000010100000000000
000000001010000000000110110111011000000000000000000000
000000000000001111000110101101111111010010100000000100
000000000000001101100111011111111010000000000000000000
000000000000000111000010001101011110010010100000000001
000000100110001001000011001011111000000110100000100000
000000101000000001000010011111001001001111110000000000
.logic_tile 22 10
000010101110000001000110100001101001100000000000000000
000001001110000001100111110000111010100000000000100000
111010100010000101010111100011001011110100010010000000
000000001110000000110100000000011000110100010000000000
000000000010011001000110000001011101001011100000000000
000000000000001111000011000000001110001011100000000000
000000001010001001100000000011101111110100010000000000
000000000110000001000000000000101010110100010000000000
000000000001101000000010010001011111001011100000000000
000000000001100011010010000000001100001011100000000000
000000001010001001000110101111001000100000000000000000
000000000000000011100010001011111101000000000000000000
000010100000000001000010100111111010110100010000000100
000000000000000000100000000000101101110100010000000000
000000000010000011000000000001001010001011100100000000
000000000000000001000010001101001010001111000000000000
.logic_tile 23 10
000000000000001000000110000000001000001100111000000000
000000000000001111000011100000001110110011000000010100
000000000110000101000111110000001001001100111000000000
000000000000000000100111100000001101110011000010000000
000010100000000000000000010000001000001100111010000000
000000000110000000000010000000001000110011000000000000
000011101110010101100000000000001001001100111000000000
000010100000100000100000000000001001110011000000000010
000000000000000000000000000000001001001100111000000000
000000000110000000000000000000001001110011000010000000
000010101000000000000110100000001001001100111000000000
000001000000010001010000000000001000110011000000000001
000101000100000001010000001111001000000000010001000000
000100100000000000000011000101101001000010000000000000
000000000000100001000000000011111110110011000000000000
000010000001010000100000001001001011000000000000000000
.logic_tile 24 10
000000001110100111100010001011001100000000010000000000
000000000001010111100111110001101000000010000000000000
111000000000001011100000010000001101001100110000000000
000000001011010001100011110000001011001100110000000000
010001100010000011100111100101011001100001000000000000
110010100000001111100110101111101001000000000000000000
000000000001001000000111111111001010110011000000000000
000000000000101011000011100011001000000000000000000000
000100001000101001100011110000011010110011000000000000
000000000001000011000111100000001101110011000000000000
000000000000101101000010000011111100111111000000000000
000101000000010111100010011001101010101001000000000001
000000000000111111000110001111011100110011000000000000
000000000001010011100000001101011001000000000000000000
000000000110000000000111000111111010111000100100000000
000000000010010000000100000000111110111000100010000000
.ramt_tile 25 10
000000010000000011100011100000000000000000
000000010000100000010100000111000000000000
111101011101000000000000000000000000000000
000000010000100000000011100001000000000000
110000000110000000000000001000000000000000
010011001100000001000000000011000000000000
000010001111011001010000010000000000000000
000001000000101011100011100111000000000000
000100101110000000000000010101000000000000
000000000000001001000011000011000000100000
000000000000000000000011000000000001000000
000000000000100111000000001001001101000000
000000000001010001000000001000000001000000
000000000000000001000000001001001111000000
010001000100100000000010001000000001000000
110000000000010000000000000101001011000000
.logic_tile 26 10
000000000000000001000000011101111111110011000000000000
000000000000000000100011110111011000000000000000000000
111000000001000000000000011101011100110011000001000000
000001001100011101000010111011001000000000000000000000
110000000000000111100010100111101011110011000000000000
110100000000001001100111101101011011000000000000000000
001001000000100000000110000011001100111000100110000010
000000100001000111000000000000101110111000100000000000
000001000000001000000111110111001011111000100100000000
000000100000000111000011010000101100111000100000100001
000000001111010000000010000011001111111000100100000000
000000000000000111000000000000101010111000100000100000
000000000000000111000010010111001100111000100100000000
000000000000010111100011010000111001111000100000000001
000000100101010001100000010011011000111000100100000100
000000001011010001000011010000111011111000100001000000
.logic_tile 27 10
000001000000000000000111110001111011110100010100000010
000010000000000000000110000000001110110100010000000000
111111000000000001000110010001111010110100010100000000
000000100000000001000010000000011001110100010000000000
010000000000000001000111010001101100110100010100000000
100000000000000000100010110000001110110100010000000000
010000000100101000000010000001101011110100010100000000
000000000001010001000100000000001101110100010000000100
010000000010000001100000000001101010110100010100000000
000000000000100000000000000000011011110100010000000000
000001000010000000000010000001111000110100010101000000
000010000000100000000100000000011111110100010000000000
000000000010001111100000000001111001110100010100000000
000000000100001011100011110000011111110100010000000000
000000100000000011000010000001101000110100010100000000
000001000000000000100000000000011110110100010000000000
.logic_tile 28 10
000000000001000000000010000011011100111000010000000010
000000000000000000000100000011101111110000000010000000
111000000000000001000110011111101011111000010000000000
000010000000000001000010011101001001110000000000000000
010000001001000111100000000000000000000000000000000000
100001000000100000000000000000000000000000000000000000
010000000000100111100000011101011000110000000000000000
000101000001000001000010011001011101001111110000000000
010010000000000000000111111111111010100000000101000000
000000000000101001000011000001101101111001010000000000
000000000000000101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001100000000000010100001101001110100010100000010
000000000000000000000000000000011010110100010000000010
000000000010010111000000000000000000000000000100000000
000000000110100000100010000000000000000010000000000000
.logic_tile 29 10
000001000000000101100110100111000001000000001000000000
000010000000000001000010100000101101000000000000000000
111010000010100011000111000001101000001100111100100001
000000000001010101100000000000001101110011000000000000
010000000000000000000111000001001000001100111110000000
100000000100000000000100000000101001110011000000000000
000000000000001001100010010000001000001100110100000000
000000000000000001000110000000001000110011000000000000
000000000000001000000110101101111100110000000100000000
000000100000001111000000001111011100001111110000100000
001000000000000001100011101101111011110000000110000000
000000000000000000100111110001011111001111110000000010
000010000000000000000000010101111100110000000100000001
000001000000000000000010101101101100001111110000000000
010000000000000000000010010001000001001100110100000000
000010000000000000000011110000001001110011000010000001
.logic_tile 30 10
000000000001001000000111001101001000111000010000000001
000100000000100111000110010101111011110000000000000000
111000001000000001000010101001001111111000010000000000
000000001010000001000000001101001101110000000000000010
010000000000000011000111111111101010110000000000000000
100000000000000111100111001101001000001111110000000000
010000000000101101000010110001001011111000010000000000
000010100001011101000010010101001001110000000000000000
010000000000100101100000000011011010110000000000000000
000000000000010001000011011011011000001111110000000000
000000000000000111100010011011101101100000000100000000
000000000000000000100110000001101111111001010010000100
000000000000000101100111001101111100100000000100000000
000000000000000000000100000001001111111001010010000000
000000000000001000000000011001001101100000000100000000
000000000000100111000011000001101111111001010000000010
.logic_tile 31 10
000000100000000011100010110101000000000000001000000000
000000000000000001000010100000101010000000000000000000
111000000110011001000000000001101000001100111100000000
000000000000000101100000000000001001110011000000100000
010000000001001111000111000011001000001100111100000100
100000000100000101010010100000101011110011000000100000
000001100000010000000000010000001001001100110100000000
000010100000000000000010000000001000110011000000000100
000000000000010000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000010100001000000010000000001000000001100110100100000
000110000011110000000000000000101000110011000010000000
000000000001000000000000000000011010000011110100000000
000000000000100000000000000000010000000011110000000010
010000000001000000000000000001000000001100110100000000
000000000000100000000000000000001010110011000000000010
.logic_tile 32 10
000010000110010000000000000111001011111000010000000000
000001000000000000000000001011011000110000000000000000
111000000000000000000110000011011001111000010000000000
000000000000000101000010110101011111110000000000000000
011000000000000101000000001101001110110000000000000000
100000000000000011100010110001111100001111110000000000
000000000000000000000000001011001011111000010000000000
000000000100000000000010110111001001110000000000000000
000000000110001000000000011101101010110000000000000000
000000000000000111000011101011101100001111110000000000
000000000000001000000000011101011100110000000000000000
000000000000000111010010001001001110001111110000000000
000000000000001000000000010000000000000000000100000000
000000000000000111000011100000000000000010000000000000
000000000000101000000000010000000000000000000100000000
000000000000000111000010000000000000000010000000000000
.io_tile 33 10
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000010000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 11
000100000000001001100110010000001000001100111100000000
000110100100000001000010000000001000110011000000010000
111000000000011001100110010000001000001100111100000000
000000000000100001000010000000001000110011000000000000
000001000000000000000000000000001000001100111100000000
000010000000000000000000000000001001110011000010000000
000000100100000000000000000000001000001100111100000000
000001001110000000000000000000001001110011000000000000
000000100000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000011000000000000000001001001100111100000000
000000001110000111000000000000001000110011000000000000
000101000000000000000000000000001001001100111100000000
000010000000000000000000000000001001110011000000000010
110010000000000000000000000000001001001100111100000000
010001000000000000000000000000001001110011000000000000
.logic_tile 2 11
000000000001001101100110100000001000111100000000000010
000000000000100101000011100000000000111100000000010000
000010101100001101100110011001101010100000000000000000
000001000000000101000010001001111010000000000000000000
000000000000100111100110000000011010000011110000000000
000000001011000001100000000000000000000011110000000000
000100000000000011100111000111011010000010000000000000
000100000000000111100000001111011110000000000000000000
000000000000000000000000001001101001000010000000000000
000000000000000000000000000101011000000000000000000100
001000000000000000000110000000001000000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000001001100110010001011100000010000000000000
000000000000001001100110010101011000000000000000000000
000000000000001001100000011111101111000010000000000000
000000000000001001100010011111011110000000000000000000
.logic_tile 3 11
000000000000001011100000000111011001110011000000000000
000000000110001111100010000001101111000000000000000000
111000000000000011110000000000001100000011110000100000
000010100100000000100000000000010000000011110000000000
010000000000001000000111000000011000000011110000100000
110000000000000001000100000000000000000011110000000000
000010001010000000000011100000000000000000000000000000
000001001001010000000000000000000000000000000000000000
000000000000000000000000001001001010100000000000000100
000000000000001011000011101101001001000000000000000000
000000000000000000000110100000001110000011110000000000
000000100000000000000100000000010000000011110000000000
000000000000000000000011100000000000000000000100000111
000000000001000000000011100011000000000010000000000000
110000000001010000000111001000000000000000000101000010
000000000010110000010100001011000000000010000000000000
.logic_tile 4 11
001000001010001001000010100000011111000011000000000000
000000001100010001000100000000001011000011000000000000
111010000001010111100110010000000000000000000000000000
000001000000101001000010000000000000000000000000000000
110001001100000000000010101011011001010100100000000000
110010100000000000000110001111011101101001010000000000
000010000000100001100010000000000000000000000000000000
000001000111010000000100000000000000000000000000000000
000000000000001011000000010011011001111110110000000000
000000000000000001100011110001001001010100100000100000
000000100100000000000000000111100000011111100000000001
000001000000000000000010101101001001010000100000000000
000000000100000000000010000011000000011111100000000000
000000000000000000000100001011001011010000100000000000
010000000000000111110010100101101101000000110100100000
010000000000000111100000000001001001010110110000000000
.logic_tile 5 11
001001000001011000000011111001001111000001010000000000
000010100100001011000110101001111011000110000000000000
111000001010100000000000010000000000000000000000000000
000001000000010000000010100000000000000000000000000000
010000000000001101000011110011101001010111100000000000
110010100000000001100010000000111110010111100000000000
000000000000001000000010100001011111000000010000000000
000000000010001011000110110101011010000000000000000100
000010000001100000000000000111101010000000000000000010
000000001111110000000000000101111001010110000000000000
000000000011000000000111001001011100010111110000000000
000000100000000000000010011101111011101000110000000000
000010000010000001000000010001001111101000000000000000
000001000000000000100010110111111011010000100000000000
000000000011101111000111011000000000000000000100000000
000000000001000011000010000111000000000010000000000100
.logic_tile 6 11
000101000000100111000111110001111110110110100010000000
000010000001000001010011100000001101110110100001000000
111000000000000001000111010000001000110000000000000000
000000100000000000000111000000011100110000000000000010
010000101100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110110100000000001000000011111101000010110000000000000
100011100000000000110011010011011000111111000010000000
000000000000000000000000000000000000000000000000000000
000010000000000011010000000000000000000000000000000000
000010100000100000000000000000011001110000000000000000
000001000000000000000000000000011001110000000011000101
110001001100000011100000000000000000000000000100000000
110000100000000001100000000001000000000010000000100010
.logic_tile 7 11
000010000000110000000111000000011001110000000000000000
000001000000110011000010010000011101110000000010000000
111001000000000000000111110001011010100000010010000000
000000100000000000000111111111111011010100000000000000
110000000001000000000000001111001000000010000000000001
110010100001110000000011010011011110010111100000000000
000110101110000011100010100001001101001001010000000000
000111100000000000000100000000011111001001010000000000
000001000000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
000000001110000011100111100000000000000000000000000000
000010001001001001010011100000000000000000000000000000
000100000000000111000010000000011101000000110000000001
000000000000000001000010110000001001000000110000000000
110000100000000011100010010101111111011101000100000000
110001000000000000100011010000011101011101000010000000
.ramb_tile 8 11
000000001000000011100000001000000000000000
000000010000000000000000000101000000000000
111000100000001000000000000000000000000000
000000100000000111000000001101000000000000
000011100100010000000000000000000000000000
000001100000000001000010010011000000000000
000000000000000011110000000000000000000000
000000000000000000000000000011000000000000
000001000110100111000000000001000000000000
000000000111001001000011100111000000000000
000001001010001000000010001000000000000000
000010100000001111000100001011001110000000
000001001001011111100000001000000000000000
000010000000100011100010010011001101000000
010000000000000000000000000000000000000000
010010000100000000000000000101001111000000
.logic_tile 9 11
000001101000001000000111101011111101101001000000000000
000001000000000001000110011101101000000000000000000000
111000000000000001100011100101011110000001000000000000
000001000000001111000000000000101111000001000000000000
110000001010000000000111010101111001010110100001000000
110000101110000000000011110001111101101001000000000000
000000001101010011100111110000001000110000000000000000
000000000000000111100010000000011011110000000000000010
000000101100101101010010010111101111000010000000000000
000001000111010101000111110111001010010111100000000100
000000000000001111100010000111111100000000000000000000
000000001110001111000010000011001101000110100000000000
000000000000000001000011111101101000101111010101000000
000000001110101111100111010011011100010110000001000000
000101000000101001000110001011011111111111000100100010
000010100101011001100000000001111010101001000000000000
.logic_tile 10 11
000000001010000011100000001011001101000110100000000000
000000000001010000100000001001011110000000000000000000
111000001010001001100110000101101011101001000000000000
000001000000000001000011100001011011000000000000000000
110000100000000111100111000000000000000000000000000000
110001100010000000100000000000000000000000000000000000
001000000000100111010000010111001011000000010000000000
000000000001010111000011100000001010000000010000100000
000001000000000001100111010000011111111100110110000000
000000100001000000000011010000001000111100110000000000
000000100000000000000000010000001101111100110100000000
000000001010000000000010000000011000111100110001000000
000000001010000111100010000000001111111100110100100000
000100100001000000000010100000011101111100110000000000
010100100100000101100110100000011111111100110100100000
100000000000000101100100000000011001111100110000000000
.logic_tile 11 11
000000000000000000000011001001101110000000010000000000
000010100000001111000011101001101011101001110000000001
111000000100000000000111111101101011010110100000000000
010000000000000111000111001011001111100000000000000001
110000000000000101000011011001001110000000010000000000
010000000000000000000010001001101000101001110000000000
000000000010000111100110001001111100010110100000000000
000000000110100000100000001011011101100000000000000100
000011000000000000000010010000000000000000000000000000
000011100000000000000011010000000000000000000000000000
000000000000100000000010000001001110010110000000000000
000000000001000000000111010000101110010110000000000000
000100001010000111000000000000000000000000000000000000
000100001100001111100000000000000000000000000000000000
000001000110000001100000000111111010110100010100000000
000010100000000000000011010000011011110100010001000010
.logic_tile 12 11
000000000000000001000000000000000000000000000000000000
000010100000000000100011000000000000000000000000000000
111000000001100000000111010111011001010110100000000000
000000000011100000000010000111111010101001000000100000
011000000000001011000000001101011001010110100000000000
010000000000000011100000001111011101100000000010000000
000000000000100000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000100111100000000001011110100000000010000010
000101000100010000000000000000001110100000000001100000
001000000001000000000000000000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000100000000001111000011000000000000000000000100000000
000010100000001011100100000101000000000010000000000000
000010000000000000000111000000000000000000000000000000
000001001000001011000100000000000000000000000000000000
.logic_tile 13 11
000010100101010001000010000111111010110100010000000100
000001000000000000000000000000101010110100010000000000
111100100000000001100111010111111011101001000000000000
000101000000000000000110000011001011111111010010000000
110000000000010001100000000001101000001011100000000000
110000001010100000000000000000111100001011100000000000
001000000000001111000000000111011001110100010000000000
000000000110000001000011000000011000110100010000000000
000001000010001111100000000011001111110100010000100000
000010000000000111000000000000011001110100010000000000
000000000000000111000010010101111100001011100000000000
000000000000000001000011000000011000001011100000000000
000001000110100111100111010001111101001011100000000000
000100000000010000000110000000111100001011100000000000
000000000000100001100000001000000000000000000100000010
000000000001010000000010000011000000000010000000000000
.logic_tile 14 11
000010000000001111000011100011101100110100010000000000
000001000000000101000110010000101011110100010010000000
000100000000011000000111110111001101010110100000000000
010100000000100001000011010111011100101001000000000000
000010000110001000010011010000011001000011000000000000
000000000000000101000110000000011111000011000001000000
000000000000101000000110000011111011000000000000000000
000000001000000001000010010001011011000010000000000100
000000000000001101000110110011101101110100010000000000
000000000000000001100110110000111001110100010000000000
000000000001000001000110101001011000111111110000000000
000000001110001001100100000111101010110100010000000001
000000001010000001000000000111111010110100010000000001
000000000000001111000000000000001000110100010000000000
000100100000001011100110100111101100100000010000000000
000100000100001011100100001001001011000010100000000000
.logic_tile 15 11
000000001000000111100011111011011010000110000000000000
000000000000000000100111010111001100000010100000000000
000000000001100001000111011111011011111111110000000000
000000000001000111100011100011001001011101000000000000
000000000000001001100110010000011011000000110000000000
000000000000000001000010000000011001000000110000000000
000000100000001111100000010000001111000011000001000100
000001000000000111000010100000001100000011000010000000
000110100000001011100111000001011000101001010001000000
000100001110000101100100001001001010000000100000000000
000000000000000001000111000111111000010010100000000000
000100000010001101100111101101101010000000000000000000
000000001000100001000111000011101101001001000000000001
000000000001000000100100001101111100000010100000000000
000000000001000001000111000011101111001001000000000000
000000100000001101100000001001111110000010100000000100
.logic_tile 16 11
000000000000001001100110000011101100111000100000000000
000000000000001101100000000000001000111000100000000000
111000000000001111100010001111101110101000000000000000
000000000000000001000100001111001010010000100000000001
000000000001001000000010000001001001010110100000000000
000000000100000001000110101011011111000000010000000000
000000000001010001000011100111101101010001110000000000
000000000000000101000000000000001010010001110001000000
000000000110001111000010000001101101101110000001000000
000000000011010001100110010000001011101110000000000000
000100100000001001000011100011111000010001110010000000
000001001100100111100110010000101011010001110000000000
000000000000010111000011001011101100010110100100000010
000001001000100000100000000101111111111111010000000000
000000000000000111000011101011101011001011100100000000
000000000001011011000010001001011110001111000000000000
.logic_tile 17 11
000010000110001011100000001111001010100000010000000000
000001000000000011100000000111101110000010100000000000
111000100000001101100110100001001011010110100000000011
000010100000001101000011101011011100000000010000000000
000000000000100111100010001101111100101011110001000000
000010000001010001100100000101111111000110000000000000
000000000001010001100000000011101011100000010000000010
000001001111100011000011100001101001010100000000000000
000000001010001001000010010111011000111000100000100000
000000000010000001010111010000101111111000100000000000
000010000000001111000010010001111110100000010000000000
000000000000000001100011111111111100010111110000000000
001011000000000111000011001111111011111111100100000010
000011001000000000100010010001111100101001010000000000
000000100000001101000111101011001101111111110101000000
000000000010001101000010000111011010101001110000000000
.logic_tile 18 11
000010000000000001100010001001001110100000010000000000
000001000001011011000010001011101101111110100000000000
111100101100010111000011110101011010101011110000000000
000100000000101101000110010101001101000110000000000000
000000001000001001000011010111101101110100010000000000
000000000000000001100110000000101011110100010000000000
000000100000000011100111000001111011111111010000000000
000010001110000000000100001001101111010110100000000001
000001000000001101100110000001101010111101010000100000
000110000000001001010111110101111011111001110000000000
000111001000000000000110110011101100010001110000000010
000010101110000000000111010000101101010001110000000000
000010100000001111000000000001111110110110100100000000
000000000000001001100000000001001001111111110000000100
000010100000001000000000011001101110111111110110000000
000001001111000111000011011011001000101001110000000000
.logic_tile 19 11
000100000110000001000011100001101101110110100000000001
000000000010000111000111100101011001110000110000000000
000000000000000111000011000011111100110100010000000000
000011100000000101000110010000101010110100010000000000
000000000000000001000010100001001110101000010000000000
000101000000000101100000000111001001010110000000000000
000010000000100111000110001001111010111111010000000000
000011000001000111100000001111011001101001000000000000
000000000000010000000011100001011100110100010000000000
000000000000001111000111100000111011110100010000000000
000000000000001001000110010000011010001100110010000000
000001000000000001000011010000001001001100110000000000
000100000000001001000000001101111000010110100010000000
000000001011001111000000000111011101101001000000000000
000001000000000111100000010001001101001011100000000000
000110100000000000110011010000001100001011100000000000
.logic_tile 20 11
000000000000101101000011101001011101111111000000000000
000000000001000001100100001011011011101001000000000000
111111001010100001000010110001111010000000000000000000
000101000001001101010011111101101110010010100000000001
000000000000000101000111011011011111100000010001000000
000000000000000001000010101111101110010100000000000000
000001001010101111000011101011001110001011100100000000
000010101011000111000000001001101111001111000000000100
110000100000000011000111100101001001111111110100000010
100000000000000000000010001101011000111101110000000000
000000000001011000000011101011011101001011100100000000
000001001110101101000011111001101010001111000000000000
000010000001011111110000010000001100001111110100000000
000100000000100101000011110000001000001111110000000001
000000001110000001100111000000001011000000110100000110
000010100000100001000100000000001000000000110000000000
.logic_tile 21 11
000000001000000001000010010111011011110100010000000000
000000000000000101100010110000011010110100010000000000
111010100000010101000111011001001100000000000000000000
000011000110100000100110001001001010010010100010000000
000000000000001000000010000011101100110100010000000000
000000000000100001000010100000001111110100010000000000
000000000000001101000011110101001000000000000000000000
000000001100101011100110001001111011000110100010000000
000000001110001001000000000000011001000000110000000000
000000000000001111100000000000001100000000110000000000
000110100000001001000000001111011001010110100000000001
000100000000000011000000000101011000000111010000000000
000011000000000001010110100011111111110100010000000000
000001000000001001100000000000011110110100010000000000
000000000100101101000011000101111111111111110101000000
000000001100010001000010000001111110111101110000000000
.logic_tile 22 11
000000000000000011100000000111111010001011100000000000
000000000000000000100010100000101100001011100000000000
111000100110001000000110100000000000000000000000000000
000001001010001111000100000000000000000000000000000000
110001000000001101100000010111111101001011100000000000
010010100000000001100010000000101100001011100000000010
000000000001000001000010100111011010110100010000000000
000000000001110111000000000000001010110100010000100000
000100100000000111100000011001001101100000010000000010
000101000000001001000011000001001011010100000000000000
000000001111011011000000000111001000110100010000000100
000001000000100011000000000000011011110100010000000000
000001000000000111100000000000000000000000000100100000
000110000000000000100000000101000000000010000000000000
000000000011010000000000001000000000000000000100000100
000010000001110000000010001001000000000010000000000000
.logic_tile 23 11
001000000000000001000111110111001100100000000000000000
000010100000001001100111001011101100000000000001000000
111010000001010111010000001101101001111111000000000000
000001000000100000100010011101111000000000000000000000
010011001110000111100011101011111000111111000000000000
110011000000000101000110010111001001000000000000000000
000011000010100000000010010111101011111111000000000000
000011000000010101000111010101101010000000000000000000
000010100000100001100000011001011010111111000010000000
000001000001001111000010001001101010000000000000000000
000000000001000001000000000001011000111000100100000000
000000001111010000100010010000011001111000100000000000
000000000000000011100000000101001111111000100100000010
000100000000001001000011000000101101111000100000100000
000000100000000001010010000001001110111000100100000010
000001001010000000100100000000001000111000100000000000
.logic_tile 24 11
000000000111010111100010010000011101000000110000000000
000001000000000101100011110000001100000000110000000000
111000000110000000000000000001011000100000000000000000
000000000000001111000000000000001011100000000000000010
010000000000001111100010000111001010100000000000000000
010100000110001011100110100000101111100000000010000000
000000000010101101100111000101001100111111000000000000
000010000000110001010000000001111110000000000000000000
000000000000101000000000000000011111110011000000000000
000000000001010001000010000000011010110011000000000000
000000000000100011100000001011001010000000000000000000
000000000000011001000000000101001001010110000000000000
000000000001000000000110001000000000000000000101000000
000100000100001001010010011101000000000010000000000000
000000100110000000000000001000000000000000000100000000
000010100000001001000011110111000000000010000000100000
.ramb_tile 25 11
000000000000000011100010011000000000000000
000001010000000000000110110101000000000000
111100000001000000000000000000000000000000
000000000100100000000000001011000000000000
000000000001101111100000000000000000000000
000000000001011011000010001111000000000000
000000001010100111100000000000000000000000
000000000001000000100000001101000000000000
000000000000000000000011001101000000000000
000100000000000000000000000111000000001000
000000100000000000010011101000000001000000
000001000000000001000000001011001110000000
000100000000100000010111000000000000000000
000110100001010000000000000101001001000000
110110101011000001000000000000000000000000
010001000000100011000000000001001001000000
.logic_tile 26 11
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000010010000000011110000000000000000000101000000
000000001100100000000011010001000000000010000000000000
010000000001010000000111101000000000000000000101000000
110000001010000000010100000011000000000010000000000000
001110100000000000000011100101111111111000100100000000
000101001010000000000010010000101011111000100000000100
000000000000000000000000000001111100111000100100000100
000000000010000000000000000000111111111000100000000100
000010100000000000000111000000000000000000000000000000
000010100010000111000100000000000000000000000000000000
000000000000001000010111000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000000000110000001000000000101111000111000100110000000
000000000001110000100000000000111110111000100000000000
.logic_tile 27 11
000000000000001000000010000111111000110100010100000000
000000000000001111000000000000111011110100010001000000
111010000000100000000011100011111000110100010110000000
000000000111011111000111110000101010110100010000000000
110000000000000000000010000111111010110100010100000000
110000000100001111000010000000111000110100010000000001
000000000000100000000010010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000100000000000111000000000111101101110100010100000000
000000000000010011000000000000101001110100010001000000
000100000100000000000000010011111010110100010100000000
000000000000000000000011010000111001110100010001000000
000010000000000000000010000111101010110100010100000001
000001000000110000000000000000111100110100010000000000
000000000000000000010000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
.logic_tile 28 11
000000000001000001000000001101111101111000010000000010
000000000000000001000000001101111101110000000000000000
111000000001110001000000010001101010110100010100000000
000000000000010001000010000000011000110100010000000010
010010100000000011100110000001111101110100010100000001
100000000110000000100000000000001100110100010000000000
010000100001000111000011100001111000110100010100000000
000000001010000000000011100000011000110100010000000000
010000001010000000000011100000000000000000000101000000
000000000011000000000000000000000000000010000000000000
000000000000000001100110100001111010110100010100000000
000000000000000001000011100000001101110100010000000001
000010000000010000000000000001111110110100010100000000
000001000000000000010000000000001000110100010000000000
000001000100000000000000000001101010110100010100000000
000010000001011101000000000000001000110100010000000000
.logic_tile 29 11
000000000000001101000010110101100000000000001000000000
000000000000001111100110100000001000000000000000000000
111000000110100101000000000111001001001100111100000000
000000001000000000100000000000001000110011000010000000
010000000000000000000010110001001000001100111100000000
100000000000000000000011110000001111110011000000100001
000000000000010001100110010000001000001100110100000000
000010000110001101000010000000001001110011000000000000
000000000000000001000110000101100000001100110110000000
000000000000001001100000000000001000110011000000000000
000000000001010000000000000101101001110000000100000000
000000000000100000000010011011011111001111110000100000
000010000001010101100110100101101101110000000100000100
000001000000000000000000001101101101001111110000000000
010010100000000000000000000101101101110000000110000000
000001000010100000000010011101101111001111110000000000
.logic_tile 30 11
000000000000000000000000000111011010111000010000000000
000000000000000000000010111001111111110000000000000000
111000001001001001000010000101011110110000000000000000
000100000000100001100000001011001111001111110000000000
010010100000000101100000001111101100110000000000000000
100000000000001101000000000011101110001111110000000000
001000000000101000000000010111001010111000010000000000
000010101111011101000010100101001101110000000000000000
000000000000000011100010000000011000000011110000000000
000000000000000000000000000000010000000011110000100000
000000000000001000000000010111011101111000010000000000
000000000000000111000010100011011010110000000000000000
010000000000000001000110000000000000000000000000000000
000000001010000000000110000000000000000000000000000000
010000001100000011100000011000000000000000000110000000
010100000000010000000010100001000000000010000000000000
.logic_tile 31 11
000000000000001101000000000101000000000000001000000000
000000001010000101100000000000101000000000000000000000
111000000000010101100000000101001001001100111100000001
000000000000001101000000000000101000110011000001000000
010000000000000000000010110001001001001100111100000000
100000000000001101000110100000001000110011000000000100
000000000111010000000000000000001000001100110100000100
000000000000100000000000000000001010110011000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000101000000001100110100000000
000000000000000000000000000000101000110011000001000000
010010000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 32 11
000000000010000101000000000101100001000000001000000000
000000000110000000000000000000001100000000000000000000
111000000000100000000000000101101000001100111100000000
000000000000000000000000000000001000110011000001000000
010000000000000000000010100101001000001100111101000000
100000000000000101000010100000101011110011000000000000
000001000000100101000000000000001000001100110100000000
000000000001010101000000000000001010110011000001000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
001000000000000000000000000101100001001100110100000000
000000000000000000000000000000001100110011000010000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.io_tile 33 11
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000001000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000100000000101001100110010000001000001100111100000000
000100100001000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000110000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000100000000100000000000000000001001001100111100100000
000100000000000000000000000000001000110011000000000000
000000000000001000000000000000001001001100111110000000
000000000000001111000000000000001000110011000000000000
000000000000000000010000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
110000000000010000000000000000001001001100110110000000
010000000000000000000000000000001001110011000000000000
.logic_tile 2 12
000000000000001101100011010001101100000000010000000000
000000000000000101000110100011111011000000000000000000
111000000000001000000110000000001100000011110000000000
000000001010000011000000000000010000000011110000000010
000000001000001101000111000000011010110000000000100100
000000000000010001000100000000011010110000000000000100
000000001010001011100000010000000000000010000001000110
000000000000000001100010000000000000000000000001100000
000000000000001111000111100001011100000010000000000000
000000001010001011100111101001011000000000000000000000
000000001110000000000110000111101110000010000000000000
000000000000000000000100000011111001000000000000000000
000000000000000000000111101101011011100000000000000000
000011100100000000000000000111001010000000000000000000
010010100000000001100111100000001011001100110100000100
010010000000000000000000000000011001110011000000000000
.logic_tile 3 12
000001100000000000000110100001100000000000001000000000
000010100000001011000000000000101111000000000000001000
000001000000000000000110000111101000111100001000000000
000000101110000000000100000000101001111100000000000000
000000000000010001100110110101101000111100001000000000
000000000000000000000010000000101011111100000000000000
000000000000000000000000000001001000110110000011000000
000001000001000000000011110000001101000110110000000000
000000100000000000010111100000000000000000000000000000
000001000111010000000000000000000000000000000000000000
000010000000100000000000000111101010010111110000000000
000000000000110000010000001011100000010100000000000000
000000000000000000000110100101101010000011110000000000
000000000000000000000000000000110000111100000000000000
000000000000000000000110100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 4 12
000000000000000011000111101001001011100000000000000000
000000000000001001100111101011001010000000000001000000
111010100000010111000010110011011000101000000001000000
000001000000100111000010100101011001010000100000000000
110001001000110111000111100001111010000010000000000000
110010000000100011100100001001101000101001010001000100
000000000010101101100110011101101010000010000001000000
000000000001010001000010101001101001000000000000000010
000000000100001000000000001001011001101000010000000000
000000001100001111000011110111101111010110100000000000
000000000000000000000110000011001011000001000000000000
000000000000001111000010000000101101000001000000000000
000010000000000111000110101001111010000001010000000000
000000001000000001000000000011011011000110000000100000
011000000000000001100010000111011010010110110101000010
010000000000000000000000000000001110010110110000000000
.logic_tile 5 12
000101000100000011100010100000001000000011000000000010
000100000000001001000110010000011011000011000000000000
111000000000000011000010111111111011010110100000000000
000000000000000111000111000001011111101001000000000000
110001000010101011000111010001011011111100110000000000
110010000000011111100010000001001101101000010000000000
000100000001101101000010100101001100010110000000000000
000000000001110001000100000000101001010110000000000000
000000100000000000000000000011111000101110000000000000
000000000001000111000000000000011110101110000000000000
000100100000000111000110110001101010010100100000000000
000100001110000000000111110000101110010100100000100000
000001000000001111000110001101001010111111110100100010
000000000000000011100000000101011001101011010010000000
011000000000100111010110000001011111101110000110000010
010000000001000000000011110000111101101110000000000000
.logic_tile 6 12
000000000000011000000000010000001101110000000000000000
000000000000000111000011100000001010110000000001000000
111011000000101001100110000000000000000000000000000000
000011100000000001010000000000000000000000000000000000
010001000000000000000010000111111100000010000001000010
110010000101000000000000000000001000000010000001000001
000000000000000111000110100000001111110000000000000000
000000000000000000000100000000001101110000000010000000
000000100000100111000000000000011111111100110100000000
000001000001010000000000000000011000111100110001000000
000100000001010111000011000000001001111100110100000100
000000000000100000010000000000011000111100110000000000
000001001000000111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000110000000000000000000011011111100110110000000
100000000000000111000011000000011001111100110000000000
.logic_tile 7 12
000000000000001001000010111101101111010110000000000000
000000000000001011000010001101101001111111000000000000
111000000000011111000011100001111111000010000000000000
000000001000101001000011100001001110010111100000100000
011000001110101001000011100001101101001001010000000000
010000000001010001100000000000101100001001010000000100
000010000000000000000111011111001010010110000000000000
000000000110000000000011010011011101111111000010000000
000000000000010011100011001111111000000010000000100000
000100000001111111000100001111101100000000000000000000
000000101011010111000110010101001110010001110000000000
000001000000001111100010110000011010010001110000000100
001100000000000111100111110000001111000000110000100010
000000000000000001000011110000011001000000110000000100
000000000000000111110010011001011100101111010110000010
000000001000000011100111111011011001010110000000000100
.ramt_tile 8 12
000000010011000000000010000000000000000000
000000011110000000000100000011000000000000
111000010000010011100010001000000000000000
000000010000000000100100001011000000000000
010010101000000000000010001000000000000000
110001000000000000000100000111000000000000
000000000000000111100000000000000000000000
000000000010000000100000001111000000000000
000101000100100000000000010111000000000000
000000000001000111000011000111000000000000
000000000001000000000010000000000001000000
000000000000000000000010011001001000000000
000000000100000001000000011000000000000000
000000000000000001100011011011001101000000
010001000000010001000000001000000001000000
110000101011111001000000000111001001000000
.logic_tile 9 12
000011000001010000000000010101101011000010000000000000
000010000000100000000010001001101010000000000000000010
111000000000001000000000001001101111000010000000000001
000000000000000101000000000101011111010111100000000000
110010101110000000000110000000000000000000000101000000
000001000000001011000011001101000000000010000000000000
000000000000000001100000010000000000000000000100000001
000100000000001001000010001101000000000010000000000000
000000000010100000000000001000000000000000000100100000
000000100001000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000010100000000000000111100000000000000000000100000000
000001001110000000000100001001000000000010000000000010
010000000000011000000000011000000000000000000100000000
100000000111011111000011110111000000000010000010000000
.logic_tile 10 12
000100001001010111100110110101111001100000000010000000
000000000000101101100011110101011110000000000000000000
111001000110010000000011110011111000000110100000000000
000000100000001111000111010000111010000110100000000000
010011000001000011100111101011001100010110000001000000
010011000000000111000000000011101111111111000000000000
000000000000001011000011000000011010000011000001000000
000000000000000001100111000000001111000011000000000000
000001000000110111100011001111101000000010000000000000
000000100000110011100100000001011011000000000000000000
000000000000000001000010111101101100000001000000000000
000000000000000111000010001101101110000000000000000000
000110100000000000000110110001011101100000010000000000
000001000000001111000110100001011111010100000000000000
110010000001001001100110001000000000000000000100000000
000000000000100101000100000011000000000010000001000000
.logic_tile 11 12
000000000001011000000011100011101011000010000000000000
000000000000100001000000001101001010000000000000000000
111000000100000101000000011001011111100000000000000000
000000000000000000100011100001001010000000000001000000
110000000000000111100011111000000000000000000100000000
000000000100000111100010001001000000000010000000000000
000001000000001011000000001000000000000000000111000000
000000000000001011000000000111000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000100110110000000000000101000000000010000000000000
000010000000000001100000000000000000000000000110000100
000000000000000000000000001001000000000010000000000000
000010100001000000000000000000000000000000000000000000
000011100000110000000000000000000000000000000000000000
010100000000001111000000000000000000000000000100100000
100100000000000001100000001101000000000010000000100000
.logic_tile 12 12
000000001000000000000111100001011000010110100000000000
000000000000000000000100000011111101100000000000000001
111001000000001011100010000001101111001011100000000000
000010100000001111100100000000001011001011100001000000
010001001011010000000011100000000000000000000000000000
110000000000100000000011100000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000001110000000111010000000000000000000000000000
000000001000101000000111100101011001000010100000000010
000000100001011011000111101111101010010000100000000000
000010000001000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000011100011101000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000000100001010000000000000000000000000000000000000000
000000101001000000000000000000000000000000000000000000
.logic_tile 13 12
000100000001000101100000000011011001001011100000000000
000100000001100000000010100000001100001011100000000000
111000000000001011100000000001101100110100010000000000
000000000100000111100011110000101000110100010000000010
110000001110000000000010110101111110110100010000000000
110000001110001101000010000000101001110100010000000000
000001000000010001100000000001111010110100010000000000
000010000000100000010011110000101110110100010000000000
000010100000001111100111100011101010010001110000000000
000001000000000001000100000000001011010001110010000010
000010000000001111100110000111011110001011100000000000
000001000000100011000000000000001101001011100000000000
000100100100001111100111100011101010110100010001000000
000001101000000001000000000000011011110100010000000000
010001000001001001010000000000011001111100110100100000
100010000000100111000000000000001101111100110000000000
.logic_tile 14 12
000100000000100000000110111111001101101000000000000000
000100001001011111000010100111011001000110000000000000
111000000000001111000000010001101011110100010000000000
000000100000001111100010100000001111110100010000000000
001001000001001101000011000111101000110100010001000000
000000000000100001100000000000011001110100010000000000
000000001111110101100011100011111011001011100000000100
000000001110101101000000000000011000001011100000000000
000100000000100000000010100011111111110100010001000000
000100000000010000000100000000111010110100010000000000
000010001110001000000010000001001110110100010000000000
000000000100101111000100000000001001110100010000000000
000000000000001001100110100111111010110100010000000000
000000000000000011000100000000001110110100010010000000
000000000000001111000000010111001010111110110101000000
000000000000001101100010110000111010111110110000000000
.logic_tile 15 12
000100000000000001000010111001111101111111000000000000
000100000000000000100010101111001110101001000000000000
111000000001101101100110011011011010101000000000000000
000000000000010001010010001111001010000110000000000000
110000000000000001000000000011111010000110100000000000
110010100000000011000000000000111001000110100000000000
001000000000001111100011100011011011111001110001000000
000000000000011011100110010001001000101011110000000000
000000000001110001000000010001001110000001000000000000
000000000000111001000010001011001100010110100000000000
000000000011010001000111101001101110100000000000100000
000000000010100000100010000101001001010110100000000000
000000100000001111000010001111001101010000000101100110
000000000000000111110011001101101001101001010000000000
000000100000010001000111101011101011010000000101000000
000001000000000001000110000111101001101001010001000000
.logic_tile 16 12
000000000000000111100010001001011101000001000000000000
000000000100000000100110100011001010010110100000000000
111000100001000000000111011011011010001001000000000000
000000000000001101000011100101011111000010100000000000
000000001010001101100000010111101011010110000000000000
000100000000000101000010110011011000111111100000000000
000000000001101001000010000111011111110110100000000000
000000000000111011000000001001011101110000110000000000
000000000110001001100010010101011111000001000000000000
000000000010001011000110001111011110000000000000000000
000000000000011101100110100000001010111111000100000010
000001001110100001000100000000001110111111000000000000
000010100001001001000110001011011000111111110100000010
000000000001110001000011111001011101111001010000000000
000100001000001101100010010000001000111111000100000010
000000100000000111100110110000011101111111000000000000
.logic_tile 17 12
000000000000000111100000011011011010010110100000000000
000000000001010000100011111001101100000000010000100000
111000100001010111010110001111101001000010100000000001
000001101010000000100011001101011001010000100000000000
110110100000000000000010010111111000101001000000000010
010001000110100001000110110000001111101001000000000000
001000000000000111000011100101011100111000100000000000
000000001100010011100011110000111010111000100000000000
000000001010000101100111111111001011010110100000100000
000010101100101111000111101101011010100000000000000000
000111000000000001000000010101011101101110000001000000
000000000010001001100010110000101111101110000000000000
000000000110101000000110001011101100111101010000000010
000000000000010101000000000101001111111001110000000000
000000100000000001000000010000000000000000000100000000
000000000001001111000010110001000000000010000000000000
.logic_tile 18 12
000000000000001000000000010101001110111101010000000000
000000000000000011000011110111011000111001110000000000
000011100000001101000111100011001011111001010000000000
000001100000000111000110011011111110100000000000000000
000000000000001011000110001101101111010111110000000000
000001000000001111100110011001101101101111010001000000
000000000000101001100000000111111101010001110000000000
000001000000001101000010000000001010010001110000000000
000000000000000011100111001011011000001001000000000000
000000000000001011000011000101111001000010100000000000
000010000000000000000000000000001010000011000010000000
000001000000000111000011010000001010000011000010000010
000000000001000011100111101101011001010110100000000000
000010100000100001100111001111101000000000010000000000
000000000100001011000111011111001100100000010001000000
000100001110010111000111001111101100010100000000000000
.logic_tile 19 12
000000000000110111100011100111111000000000000000000000
000000000001001111000111010111111000010010100000000001
111000000000100011000111011111111100101000010000000000
000010100000010000100110101101101001010110000000000000
000000000000000101000011110101011110110110100000000000
000000000000000111100110001011001111110000110000000000
000000001110000101000000011101011101110110100010000000
000000000000001111000011111011111100110000110000000000
000000000000001000000111100101001111101001000000000000
000000000000001101000011110000101010101001000000000000
001001001110000001000011000000001001000000110001000100
000000000010101001000110010000011010000000110000000010
000000000000000001110010000000011000111111000100000010
000100000000001001000000000000001100111111000000000000
000010000110100000000011000001101010111111110100000010
000000000000001001010110000001101101101101010000000000
.logic_tile 20 12
000100100000001000000000011001101110101001010000000000
000000000000001111000010011101001111000000100000100000
111000000101001011000111100111111001110100010000100000
000000000000000111100011110000001110110100010000000000
000100001000000001000000010011101010001001000000000100
000100000000101001100011101011001001010100000000000000
000000100000001001000111010111111101111111110000000000
000001000110000111000010111011001111100010110000000000
000100000001011000000010010011111011100000010000000000
000110000000100111000011101011011111000010100000000000
000000000000000011100000010111111101111101010000000000
000001001111011101000011101011011110111001110010000000
000001000000001000000110000101011010010110100000000000
000001000001000101000000000011101000000000010000000000
010000000101011011100110110101011001000010000100100000
110010100000000101000010100000011001000010000000000000
.logic_tile 21 12
001010000000000000000000010000001011000000110000000000
000000001100010000000010000000011110000000110000000000
000000001010000111100000000111011001001011100000000000
000010100000000011100000000000101010001011100000000000
001000000000000001100110000101111110110100010000000000
000000000000000000000010100000101010110100010000000000
000000000010001000000000010011001010110100010000000000
000010000001001111000011000000001110110100010000000000
000000000001011000000111100011011000110100010010000000
000000000010000111000100000000101011110100010000000000
000010100000000101100000000001011101101000010000000000
000001000001010001000000001011101011111101110000000000
000000000001010000000111100011011100110100010000000000
000000000000100001000000000000101001110100010000100000
000010100000001001000000000000001010000011000000000000
000001000000000101100000000000011101000011000000000100
.logic_tile 22 12
000010100000100000000010110011101001110100010000000000
000001000001000000000111100000011000110100010001000000
111000000001001001000000000001011100110100010001000000
000000001010000001100000000000111110110100010000000100
110010000000000000000011010101011101110100010000000000
110001000000000101000011100000111101110100010001000000
000000100100010000000010000011011100001011100000000000
000001000000000000000000000000101100001011100000000010
000010100000000011100010000011011000001011100000000000
000101000000000000000010000000101011001011100000000000
000000100000000001000111010111111010110100010000000000
000011100000001001100010000000011001110100010000000000
000000000000001000000111100011101011110100010000000000
000000000000000001000000000000001011110100010000000000
000000000000000001000000001000000000000000000100000010
000000000000000000100011101111000000000010000000000000
.logic_tile 23 12
000000000000000111100010000001111111111111000000000000
000000000000000111110000000001001011101001000000000000
111000000000010111100011110111111010000000010000000000
000000000000100000000011100011001111000010000000000000
010000000000001011100111100101101000100001000010000000
110000000000001011000000000000011010100001000000000001
000000001000111101000011110000011101001100110000000100
000010101000110001100011100000011101110011000000000000
000000100000100011100011111011111001111111000000000000
000000000001010000000011101111111100101001000000000000
000000001011010000000110000000000000000000000100100000
000000001001010001000011110001000000000010000000000000
000000000000010000000110000101101010111000100100000000
000000000000000000000010000000101101111000100000000001
000000000000100011000011100001101110111000100100000010
000010000001000001000000000000111101111000100000000000
.logic_tile 24 12
001010100000100101100000000011011011100000000000000010
000010101001011111000011100101001010000000000000000000
111011101110011101000110101001101110100000000000000000
000000100000000001000000000001001000000000000000000000
010101001000000101000111100011001111100001000001000000
110000100000001001000010111111101101000000000000000000
000000000000010011100000011011011111111111000000000000
000000000000100011100010101101111001000000000000000000
000000000000000001100010100101011101100001000000000000
000000000000000000000110000000101100100001000000000000
000000000000000111100110001111101001110011000000000000
000000000000000111100111110111011101000000000000000000
000000000000001111100110000000000000000000000110000000
000000100001000111010000000001000000000010000000000000
000000000000000111100010000000000000000000000100000000
000100000100000111100100000101000000000010000000100000
.ramt_tile 25 12
000000011010000000000111001000000000000000
000000010000000000000000000011000000000000
111011110000000000000000010000000000000000
000000010000100000000011010111000000000000
010000000000000000010111101000000000000000
110000000000000000000000001001000000000000
000011101011110001000000001000000000000000
000001100101010000000011100111000000000000
000010000000000000000011001001000000000000
000001000000000000000000000111100000100000
000001000001110000000010000000000000000000
000010000001101001010000001111001101000000
000000000000000000000010011000000000000000
000000000000000011000111011111001111000000
010010100100000111100011101000000001000000
110100000000001001100000001101001101000000
.logic_tile 26 12
000000100110000000000110010001111111110100010100000000
000001000000000000000010000000001111110100010000000000
111010100000000001000011000001111011110100010100000000
000010000110100001000100000000001101110100010000000000
010001000000000101100011000001101100110100010100000000
100010100000000000100110000000001010110100010000000000
011000000000010101000000000001101000110100010100000000
000010000100000000100000000000011101110100010000000000
010100000000011001100010000001111100110100010100000000
000100000100100001000100000000001110110100010000000000
000011100000000001100010010001111101110100010100000000
000011000001010000000110000000011001110100010000000000
000100000001000111100000000001101000110100010100000000
000000000001010000000000000000011011110100010000000000
000000001100001000000010000001101100110100010111000000
000000000000000001000100000000001011110100010000000110
.logic_tile 27 12
000000000000000000000000000001111010110100010100000000
000110000000000111000000000000011110110100010000000000
111101000000000001000110010001111101110100010100000000
000010100000010001000010000000001111110100010000000000
010000000000000000000010000001111000110100010100000000
100000001010000000000010110000011011110100010000000000
011000000100000001110110110001101101110100010100000000
000000000010000000000111010000001110110100010000000010
010011100000001001100000000001101010110100010100000000
000000000110000001010000000000011000110100010000000000
000000000100000001000000000001111001110100010100000000
000000000000100011000000000000011100110100010000000000
000110100000000001000000000001101101110100010100000000
000000000000000000100011100000001011110100010000000000
000000000000001000000000000001111010110100010100000000
000000000001011011000010010000001111110100010000000000
.logic_tile 28 12
000000000000000000000111110000000000000000000100000000
000000000000000000000111110000000000000010000010000000
111010001110010001000010110001111001110100010100000000
010000000000000001000010000000011100110100010000100000
010000000000000000000000000000000000000000000100000000
100000100000000000000000000000000000000010000000000000
010000000001011000000000000000000000000000000100000000
000000001110010001000000000000000000000010000000000000
010000000000000000000000000001111001110100010100000000
000000000000100000000000000000011100110100010000000000
000010000000000001000000000001101000110100010100000001
000000000000000001000000000000011001110100010001000000
000000001010010000000000000001111011110100010100000000
000000000000000000000000000000001100110100010000000000
000000100001000000000000000000000000000000000101000000
000000000000000000000000000000000000000010000000000000
.logic_tile 29 12
000001100001000000000010000111111001111000010000000100
000000001100000001000110000111001100110000000000000000
111000000001010111000000000001011101110000000000000000
000000001011000101000000001101011110001111110000000000
010000000000001011100110110101111100110000000000000000
010000000100000101100010101101101100001111110000000000
000001000000000111100000001011001010111000010000000000
000000100000000101000010011111001011110000000000000000
000000000000001000000111001101101100110000000000000000
000000000000000111000000000101011100001111110000000000
000000000000000101000000010011011000111000010000000000
000000000000000111100011001011001010110000000000000000
000001000111000101100000001111111010111000010000000000
000010000000100000000000000111011011110000000000000000
000001000001110101010000010000000000000000000100000000
000010000001001111100011001001000000000010000000100000
.logic_tile 30 12
000000000000000001100010010001111000110100010100000000
000000001100000000000111000000011010110100010001100000
111001000001010001000111111001011011100000000100000000
010000101100000001000110000001101101111001010000100000
011000000000001011100011111101001001100000000100000000
100000000000001011000110000001011111111001010000100000
010000000000000001000000001001111011100000000100000000
000000000010000000100000000001101101111001010000000000
010000100000000000000000001001001001100000000100000010
000000000000000000000000000001011111111001010000000000
000010000000000000000011101101011011100000000100000000
000000000000000000000100000001101101111001010000100010
000000000000000000000000001101001001100000000100000000
000000000000000000000000000001111111111001010000100000
000010000000000000010011100000000000000000000100000010
000000000000000000000100000000000000000010000000000010
.logic_tile 31 12
000000000000000011000000001001001010111000010000000000
000000000000000001100010101101011000110000000000000000
111010100000000001000000000001011010110000000000000000
000000000110000000000000000101111000001111110000000000
010000000000000101010110101001001111111000010000000000
100000001100001001000010101111001101110000000000000010
000011100000010011000110001101001010110000000000000000
000010100000000000000010000111011000001111110000000000
010011100000001000000000000001011011111000010000000000
000101100100001101000000001101011010110000000000000000
000000000010100000000000011011011110110000000000000000
000000001010000000000010001111011000001111110000000010
000000000000001000000000010000000000000000000100000000
000000000000001101000011110000000000000010000000000000
000000000000000011100111011101011110100000000100000000
000000000000001111000110000001101111111001010010000000
.logic_tile 32 12
000000001111010000000011110111000000000000001000000000
000000000000000111000011000000000000000000000000001000
000000000000001111000000000000000001000000001000000000
000000000100001011000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000001000000000000000011010000001000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000100000000000000000001000000000000000000000
000100000100000111100000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
.io_tile 33 12
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000001100000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000001000000000110010011000000000000001000000000
000001000000100000000010000000000000000000000000001000
111000000001001001100110010000000000000000001000000000
000000000000100001000010000000001101000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000100000000000000000001001110011000010000000
000000000000000000000000000000001000001100111100000000
000000001110000000000000000000001001110011000000000010
000000000000000111000011100000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000011000000000000000000000000001001001100111100000000
000011100000000000010000000000001000110011000010000000
001000000000000000000000000000001001001100111100000000
000000000000010000000000000000001001110011000001000000
110100000000000000000000000000001001001100111100000000
000100000000000000010000000000001001110011000000000100
.logic_tile 2 13
000001000000000000000010000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000010000000000000000011111110001011100000100000
000000001110000000000000000000111100001011100000000000
000000000000000011000000000011101000001011100001000000
000000000000000000100011110000011000001011100000000000
000000100000000001000000000000001100000011110000000010
000000000100000000010010000000010000000011110000000000
000000000000000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010000000001010000011110000000010
000000000000000000000100000000010000000011110000000000
.logic_tile 3 13
000010100000101011100111000001101101001011100000000100
000001000001011111000010000000011111001011100000000000
111100100000000011100110100101101100001011100001000000
000001001100000000100100000000001001001011100000000000
010011100100000000000000000001111000001011100000000001
010010100000001001000000000000011000001011100000000000
000100001110010011100110100000000000000000000000000000
000100000000000000100100000000000000000000000000000000
000010100110001000000111000000001010000011110000000000
000001000000011111000100000000000000000011110000000100
001010000000000000000000000000011010000011110000000000
000001000000000000000000000000010000000011110000000100
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000111000000000000000000000110000010
000000000000100000000100000001000000000010000000000000
.logic_tile 4 13
000010100000000111100000010111001111001011100000000010
000000000000000000100011010000101000001011100000000000
111010001001011000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
110010100000100000000110000000000000000000000000000000
010000000011011011000100000000000000000000000000000000
000000001000100000000000000000001010110000000000100000
000000000000010000000000000000011100110000000000100000
000000000001000111000111010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
000000001011000000000000000111101000001011100000000010
000000000000000000000000000000111000001011100000000000
000110100000001000000000000000001010000011110000000000
000011001110000011000010000000000000000011110000000001
110010000110000000000010000000000000000000000101000010
000001001100100000000000001011000000000010000000100000
.logic_tile 5 13
000000001010001000000110010011011000000001000000000000
000010000000000001000011100000001111000001000000000000
111000000000101011110110010001001100101001000000000000
000000000011000011100011000000011001101001000001000000
010000000000000000000000000000001100000011110001100001
010000000000010000010000000000000000000011110000000000
000000100000110011110000000111011100000001000000000100
000001000101010000100000000000011101000001000000000000
000000000001010111000110000000000000000000000000000000
000000000100100000010111000000000000000000000000000000
000010000000000000000000010000011100111111000000000000
000001000001000000000010000000011101111111000010000000
000000000001000001000110000000011111111100110001000000
000000000011100000010100000000001010111100110000000000
010100100000001000000111000001111111000010000110000110
010100000000001011000100000000111001000010000011000100
.logic_tile 6 13
000000000001010001110110000000011111110000000000000000
000000100000100000000000000000001101110000000000000000
111010100000001001100110010000011110111100110100000000
000000001010000001000010000000011000111100110010000000
110001001001011000000011000000011010111100110101000000
110000000000011101000000000000011101111100110000000000
000000000000010011000000010000001010111100110100000000
000000000010100000100011000000011001111100110000000000
000001000000100000000000010000001011111100110100000100
000010000000000000000010000000001000111100110000000000
001100000001010011100000000000011111111100110110000000
000100000000100000100011010000001000111100110000000000
000000000000100000000010000000011101111100110110100000
000000000001000000000100000000001001111100110000000000
010000001010001111000010000000011011111100110100000000
100000000110100011000100000000001001111100110001000000
.logic_tile 7 13
000010000000000000000011101011101010000010000000000000
000000000001000111000010000011001010010111100010000000
111000001010001001100010100001111001000110100000000100
000010001100000001000110110000011010000110100000000000
110010101010001111000010000011001110110110100000000100
110000000000000101000111110000111011110110100000000000
000000000000001101000010000101101000111001010000000010
000000000001111111100110110111111100100000000000000000
000111101001000001000010110111111001100000010000000000
000010000001010000110110011011111010010100000000000000
000000000000000111100000010011101111100000010000000000
000001000000000001100011101111101011010100000000000000
000001000000000111100011110001101000000110100000000000
000010101100001111000110010000011000000110100000000000
110000000000000000000000010000000000000000000100000100
000000000000000000000011101101000000000010000001000000
.ramb_tile 8 13
000000000000000000000111101000000000000000
000000010001010000000111100111000000000000
111000000000000000000011101000000000000000
000000000000000000000000000111000000000000
000000000000001000000010000000000000000000
000000000001000011000100000011000000000000
000000000000000000000000001000000000000000
000000001010000000000000001001000000000000
000000100000000001000000000001000000000000
000001000000000001100010011011100000100000
000110101110000000000010001000000000000000
000100000101001111000000001011001010000000
000011101110000000000000000000000000000000
000001100100000000000010001101001001000000
110010000111001011100000000000000000000000
010000000000100111010000000011001111000000
.logic_tile 9 13
000001000001000001000000000101111100001011100000000100
000000100000100000000000000000001111001011100000000000
111000100000100111000011101101001101000000010110000000
000000000001000000100000000001011101000000000000000000
110000000000100001000000000011011001000000010100000010
100000000000010000100000000000001111000000010000000000
000101000000001000000000001111001101000000010100000010
000110100000001011000000000001011101000000000000000000
000000001110010011100000010111111001000001000101000000
000000000000000000010011000000011100000001000000000000
000100001000000111100011100000000000000000000000000000
000000100000001001100100000000000000000000000000000000
000000000000110011100111100001011001000000010100000010
000011100000110000000100000000001111000000010000000000
000001000000001000000011100000000000000000000000000000
000010100110001011000100000000000000000000000000000000
.logic_tile 10 13
000100000000000000000000010000001111000000110000000000
000000101010010000000011110000001101000000110000000001
111000000000000111000110000111011110111101010000000010
000000000000000000000000001111001010000110000000000000
110000000000011111000000000000011100110000000001000000
110001000000101101100000000000011101110000000000000000
000000000000000000000000000001011110001011100001000000
000000001110000000000000000000111100001011100000000000
000101000100000111100000000000011001000000110000000010
000000100000000000100011110000001100000000110001000000
000000000000000000000111000000000000000000000000000000
000000000000000111000111100000000000000000000000000000
000001000001011111000010010000000000000000000000000000
000100100001010011100111100000000000000000000000000000
010001000000000111100110000000001011111100110100000000
100010100000100000000000000000001001111100110000000000
.logic_tile 11 13
000100000000001000000000010111111100010000000000000000
000000000000000001000011010011111010110110100000000000
111010101100010111000111010000000000000000000000000000
000000000000000111000111100000000000000000000000000000
010000001011101111100110000111011001111101010001000000
010000000001011111100011000001011100000110000000000000
000000100000000011000000010011111111010110000000000000
000001000000000000000010000000101110010110000000000000
000000001010000001000110111101111000010110100000000000
000000000000001011010011100001101110000000010010000001
000000000001001111010011000011011010000010000000000000
000000000010100101000111101101101010000000000000000000
000000000000000001000000000011101101010110100000000000
000000000000001011010000000011011111101001000000000000
001000000000001011100011010101011000110100010100000010
000000000001011111000110110000111100110100010010000000
.logic_tile 12 13
000100000000000000000000001011011101000010100000000000
000100000000000000000000001011001111010000100001000000
111000000010000101000110101111001010000010100000000000
000000000110000000010010101111001011010000100010000000
010001100111110111100011110000000000000000000100000000
110001000001110111100010001111000000000010000000000000
000000000100000000000010001000000000000000000100000000
000000001010100000000000000001000000000010000000000000
000000000100000111100000001000000000000000000100000000
000000001110000000000000001001000000000010000000000000
000110100000000111100000010000000000000000000100000001
000100000000000000000011000101000000000010000000000000
000100000000000111100010001000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000100000000000000110011000000000000000000100000000
000000000000010000000011001001000000000010000000000000
.logic_tile 13 13
000000000000000011000110000101101101000001000000000000
000000000000000000110000000000011101000001000000000000
111100001010000111100000011111101011110110100000000000
000100000000000000000011101111011000110000110000000000
110000000000001001100010010111101011101000010000000000
000000000000000001000111000101111110010110000000000000
000000000000000101100000000000001110000000110000000000
000000000010001001100010000000001010000000110000000001
000000000000000000000011100000011110110000000000000010
000000000001000111000011110000001100110000000000000000
000001100000101000000000000011101100000000000000000100
000010001111011011000011101111011001000110100000000000
000100000000110001000000011111111011000010100000000100
000101000000000000100010001001011010010000100000000000
010000000110001001000000000000000000000000000100000010
100000001110001111000011100001000000000010000000000001
.logic_tile 14 13
000000000000000000000111000011111110001011100000000000
000000100000001001000110000000111010001011100000000000
111000100000010111100000000111101101001011100000000000
010000000010100000000011110000011000001011100000000000
110000000110001011100110100111011011000001000000000000
110100100001010001100110010000111011000001000000000100
001010100110100000000011001001101010000010000000000000
000001000001011111000010110101111101000000000001000000
000010001010000001100111000101001011110100010000000000
000001000000000000000111100000101101110100010010000000
000000000000000000000010010001011100110100010000000000
000000001110000000000110000000111100110100010000000010
000100001010100000000010010011101000001011100000000000
000000000000000000000111110000111000001011100000000000
000000000000000001000000000000000000000000000100000000
000001000000000000100010010000000000000010000010000100
.logic_tile 15 13
000000001011001111000111010111101101001001000000000100
000000000000000101000010001011111100000010100000000000
111000000001010111000111100111111001001011100000000000
000000101011100000000111110000111010001011100000100000
110000001010000000000011100011101010110100010000000000
110000000000000000000011100000111000110100010000000000
001100000000000101100011101101011100010110100000000000
000100000000000001000100001001101001000000010000000100
000001000000000111100111100001101111110100010000000000
000010100000000111100111100000011010110100010000000000
000000000000001001000111000011011100010110100000000010
000000000000000001100011110011011000101001000000000000
000000000000101000000111111001101110001001000000000000
000100000000000101000010001101001001000010100000100000
000000000000000000000111001000000000000000000100000000
000000001110000000000110000011000000000010000000000100
.logic_tile 16 13
000000000100000000000110010011101100110100010010000000
000010100010000000000010000000101011110100010000000000
111001000000000011000000000101101000001001000000000100
000000000000100000100000000101111110000010100000000000
110000100000000101100110010011101000110100010000000000
000101000001000111000010000000111010110100010000000000
000000000000000000000111100111111111001011100000000000
000000000000000000000100000000101100001011100000000000
000001101000000111000111101101001100111111010000000000
000010000000000001000000001101101111101001000000000000
000000000000010111000010001000000000000000000110000000
000010100000100000000100000001000000000010000001000100
000000000001001000000010000000000000000000000100100000
000101000001100111000100000011000000000010000001000000
010000000001010001000010000000000000000000000100100000
100000000000110000000100001011000000000010000000000000
.logic_tile 17 13
000000000000101000000000000000000000000000000101000000
000000000000000001010000000101000000000010000000000000
111000101110000001100000001000000000000000000100000000
000001100000000000000000000001000000000010000000000001
110000000000000001100110010000000000000000000101000000
000000000000000000000010000111000000000010000000000000
000000100000101000000000000000000000000000000100000010
000000000000010001000000001111000000000010000000000000
000000001110010000000000000000000000000000000110000000
000000000000100000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000001110000000000000001101000000000010000000000000
000000000000000111000000000000000000000000000100100000
000000000001010000100011100001000000000010000001000000
010000000010000000010000001000000000000000000100100000
100000000000000000000000000101000000000010000000000000
.logic_tile 18 13
000000000000000000000110000000001110000000110000000010
000000000000000001000010000000011010000000110011000000
111010101011011111000110000001111110010010100000000000
000000001110000001100000001001001110000000000001000000
010000000000010001000010110000001100000000110000000001
010000000000100001000011110000011000000000110000000000
000000000000001000000000001111011111100000010000000000
000000000000001011000000000011011010010100000000000000
000001000000000001000011101011001010100000010000000000
000010100001011111000010011011011101010100000000000000
000010000001000001000000001011001010000010100000100000
000001000000000001000010101111011010010000100000000000
000000000110001001000000010001111001010110100000000000
000000000011011111100011010011011100101001000001000000
000000000000000011100011001000000000000000000100000000
000000000110001011100011110111000000000010000000000000
.logic_tile 19 13
000000100000000000000110000111001011001011100000000100
000000000110000000000000000000101101001011100000000000
111010100000100000000000010000001111000000110000100001
000001000000000000000010010000011111000000110001000000
000110000001010001100111010101111110001001010000000000
000100000000100011000110000000001010001001010000000000
000001000001010000010000000111101100101001000000000000
000000100110100101000000000000111100101001000000000000
000000000000000111100000000000001110000000110000000000
000000000100000001100011000000001110000000110000000000
000110100010000111000000010101011000111110110101000000
000001000001000000100010110000111001111110110000000000
000000000000001011100010000101011100111110110100000000
000000000001010001000111100000101100111110110000000100
000000101011011000000011110000000000000000000000000000
000001000000100001000011000000000000000000000000000000
.logic_tile 20 13
000000000000000111000000011101011000110110100000000001
000000000000000111000011011011001001110000110000000000
000000000000001001000110000001011001101000000000000000
000000000000000101100100000111001011000110000000000000
000100000000000001000011101011101100000000000010000000
000000000000000111000000001101101111000010000000000000
001000001010001001000110011011111010101000010000000000
000000000000000101000010010111101010010110000000000000
000000000000000001100110000101011010101000000000000010
000000000000000000000010010111001010000110000000000000
000000000000000000000010010011001011000000000000000001
000000000010000000000111011011111001000110100000000000
000000000110100111000110101001011000110110100000000000
000000000001011111000100001111001001110000110000000000
000001000000000000000111011111111010101000010000000000
000000100110100001000010001111101000010110000000000000
.logic_tile 21 13
000010100000100000000110010101011010100000010000000000
000000000000010001000011010111001101010100000001000000
111000000111011011000000000001011100100000010000000010
000000100000101111000011011011001001010100000000000000
000001000100100111000011110111111011001011100100000000
000010101111011001100111011001111011001111000000000000
000000000000001000000011000011111001001011100100000000
000000000001010111000010001101101101001111000000000000
000000000000000101100111010111111101001011100100000000
000000000000000000100110001001101110001111000000000000
000000000000011001000111110101011110111110110100000100
000000000010000011000111000000111110111110110000000000
000000000100001011100000000111101101001011100100000000
000000100001000011100000001001101001001111000000000000
000001100001010111100011010011101011001011100100000000
000011101110000000100011001101101000001111000000000000
.logic_tile 22 13
000000000000000000000011101111001011100000010000000010
000000000000000000000110001011111001010100000000000000
111000000000000000000010011011011111100000010001000000
000000000000001001000110101111111010010100000000000000
010000000000000000000010011111011011100000010000000001
110000000000100000000110111011111011010100000000000000
000010000000101000000110100011101000001011100000000000
000001000000010101000010000000011001001011100000000000
000000000010000000000011101000000000000000000100000000
000000000000000000000111000111000000000010000001000000
000000000110010000000000000000000000000000000100000000
000000000000001001000010001011000000000010000001000000
000001000001010000000000001000000000000000000100000000
000000000001100000000011000001000000000010000000000010
000100000000000011000011101000000000000000000100100000
000000000000000000000110001001000000000010000000000000
.logic_tile 23 13
001000000000000000000010011101011110100001000000000100
000000000000000101000111100011001010000000000000000000
111000000000000001100000000000001100000000110000100000
000000100001010000000011010000001100000000110000000000
010110100000000111000111111001011011111111000000000000
110101000000001001100010001111101010101001000000000000
000010001110001111100000001011011001110011000000000100
000000001100001111000010011011111111000000000000000000
000000000110101011100000000101011000000000010000000000
000000000001011111110011110000101000000000010000000000
000000000001011000000110000000001001000000110000000000
000000000110100001000000000000011011000000110000000000
000000000000010000000000001000000000000000000100000000
000000000000100000010011111001000000000010000000000000
000000000000000000000010010000000000000000000100000000
000000000000001001000010001111000000000010000000000000
.logic_tile 24 13
000000000000101111000110000000001011000000110000000000
000000000001000111100010010000011111000000110000000000
111010100110001111010110101101011010100000000000000001
000100000000001111100110010101101001000000000000000000
110000000000001111000110100011101101111111000000000000
010100000000100001000010010111111011101001000000000000
000001000000101101000111101011101011111111000000000000
000000000000010001000100000001001111000000000000000000
000000000001000111000111010011101011000000010000000000
000000000000000111100111110001001101000010000000000000
000010101000100001000010000001101110100000000011000101
000001000001000001110010000000111100100000000000000000
000000000001010001000010000111011000110100010110000000
000000001100100111100000000000011001110100010000000000
000000000000000000000110010011011000110100010101000000
000000100000100000000110010000001000110100010000000000
.ramb_tile 25 13
000000000000000111100111000000000000000000
000000011010000000100100000101000000000000
111000000010010000000011101000000000000000
000010000000100000000010011011000000000000
000000000000100001000111000000000000000000
000000000000000000100000001101000000000000
000010000000000000000000000000000000000000
000000000000000000000000000011000000000000
000000001010100001000000010001000000000000
000000000000010000110011011111000000010000
000000000010010111100110101000000000000000
000000000001111001100100001001001110000000
000000000000000000000010000000000001000000
000000000000010011000100001011001001000000
110010000000000000000000000000000001000000
010000000000000000000000001001001100000000
.logic_tile 26 13
000000000001011000000000000011001010111111000000000000
000000000000101111000000001011001010101001000001000000
111001000000000001000111110001101011110100010100000001
000000001110000001000111110000011101110100010000000000
010010100000000111100110010001111000110100010100000000
100001001011010111000010000000011000110100010000000000
010101000001001000000011110001101100110100010100000000
000010100010101011000110000000001101110100010000000000
010000001000001011100111100001111010110100010100000000
000000000000001111000010000000011110110100010001000000
000000000000100011000111010001111001110100010100000000
000000000000000000000111010000011010110100010000000000
000000100000000111000000000001101011110100010100000000
000000100000000000000000000000011011110100010000000000
000000000000000000010000000001111101110100010100000000
000000000110000000000000000000011100110100010010000011
.logic_tile 27 13
000100000000000001000110000001111100110100010100100000
000000001110000000100010100000101111110100010000100000
111000000010000011100010000001101000110100010100000000
000100001101000001000000000000011110110100010001000000
010000000000100000000000000001111011110100010100000000
100000000001000000000000000000101010110100010000000000
010000101101001011100000010001101101110100010100000000
000001000000100001000010000000001000110100010000000000
000100000010000000000000000001111011110100010100000000
000000001000000011000000000000111010110100010000000000
000011100001000001100000010001111110110100010100000000
000011100000100000010010110000001000110100010000000010
010000000100100000000111000001101001110100010100000000
000000000000011001000010010000111010110100010000000000
000010100100000101100000000001111100110100010100000000
000001100111000000000000000000011111110100010000000000
.logic_tile 28 13
000000000000001000000111011111001001110000000000000000
000000000000001111000110000011111011001111110000000000
111011100010000001000111010101101101111000010000000000
000000000110000001000010001001111010110000000000000000
010010100000001000000000010001111000110100010100000000
100100000000001111000011110000011000110100010000000000
010100000100101000000111100000000000000000000100000000
000110100001010001000100000000000000000010000000000000
010010000000000000000000010000000000000000000100000000
000000000000000000000010100000000000000010000000000000
000000001110001000000010000001111000110100010100000000
000000000000000001000100000000011011110100010000000000
000000000000000011100000010001111100110100010101000000
000110000000000000100010100000011110110100010000000000
000011100100000000000000000001101000110100010100000000
000000000110010000000000000000011010110100010000000100
.logic_tile 29 13
000000000000000101100000000111000001000000001000000000
000000000000000000000010100000101101000000000000000000
111010000000000000000000000001001000001100111100000001
000010001010000000000010100000101101110011000000000001
010000000000001000000000000101001001001100111100000100
100010100010000101000000000000001001110011000000000000
000010000000001001100000000000001000001100110100000000
000000000000000001000000000000001000110011000000000000
000011000000000000000110110101111100110000000100100000
000000100000000000000011100111001101001111110000100000
000000000000001111100000000101111101110000000100000000
000000001010000101000011000111001111001111110000000000
000011100000001011100000010000000000000000000000000000
000011100000000111100010100000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000101000000000000000010000000000000000000000000000000
.logic_tile 30 13
000000001010000000000010001111011000111000010000000010
000000000000000000000000000011101011110000000000000000
111000000000000101100000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
010000000000000000010010001011101011110000000000000000
100000001110000011000010010101001101001111110000000000
010000000100000001100000000011111110111000010000000000
000000000000000000000000000101101001110000000000000000
000000000000000000000000001101001110100000000100000100
000000000000000000000000000001101111111001010000000000
000000000001011101000000000000000000000000000100000001
000000000000100001000010010000000000000010000000000000
001000000001010000000011100000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000100110000101000000000000000000000000000000000000
000101000100000000000000000000000000000000000000000000
.logic_tile 31 13
000000000000000001000011101001001111010110000000000100
000000000000000000100010000011001011111111100000000000
111001001110000000000110000011001001111000010000000000
000010001101010000000000001001111001110000000000000001
010000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000001100000111100000000000001100000011110000000001
000000000000000000000011100000000000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000000000000000010000000000010
000010000000000000010000000000000000000000000100000000
000010000000000000000000000000000000000010000000000000
.logic_tile 32 13
000010100000000011100000000000000000000000001000000000
000000001010000111100011100000001000000000000000010000
000000000000001000000000000000000001000000001000000000
000000001100000011000000000000001010000000000000000000
000000100001000000000000000000000000000000001000000000
000101000110100000000000000000001001000000000000000000
000000001100001000000000000000000001000000001000000000
000000000000000101000000000000001100000000000000000000
001010000111000000000000000000000001000000001000000000
000000000000100000000000000000001000000000000000000000
000000001110000111000111000000000001000000001000000000
000000000000000000000100000000001101000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000010000000000001111000000000000000000
000000000000000000000011000000000000000000001000000000
000000000000000000000100000000001000000000000000000000
.io_tile 33 13
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000010000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000001001100110010000001000001100111100000001
000001000000000001000010000000001000110011000000010000
111010100001011001100110010000001000001100111110000000
000011000000000001000010000000001000110011000000000000
000000000000100000000000000000001000001100111110000000
000001000001000000000000000000001001110011000000000000
000100000000000000000000000000001000001100111100000001
000100001010000000000000000000001001110011000000000000
000000000000110000000000000000001001001100111100100000
000000000001010000000000000000001000110011000000000000
000000000000000000000000000000001001001100111110000000
000001000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000001000000000000000000001001110011000000000001
110000000000110000000000000000001001001100111100000000
000000000001010000000000000000001001110011000000000010
.logic_tile 2 14
000000000000001000000010000000001000000011110000000000
000000000000000111000100000000010000000011110000000100
000010001000000001100000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000101010000000011100000011011001111110000000011
000010000000000000000000000000011000001111110001000000
110000000000010001000000010000001110000011110000000010
100011100000100000000010000000000000000011110000000000
000000000000000000000011000000011110000011110000000000
000010000100000000000000000000010000000011110000000000
000000000000000000000000000000001010000000110000000000
000000000000000000000000000000011101000000110000000000
000100101100000111000000000111111001000000000000000010
000001000000000000000000000001001010010010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
.logic_tile 3 14
000100000000100000000000000011100000000000001000000000
000100000111010000000000000000101101000000000000001000
111000100000001001000000000011101000111100001000000000
000001001100000111100000000000001101111100000000000000
011000001010000001100011100111101001111100001000000000
110000000101010111000011010000101101111100000000000000
000101001000000001000110000101101000000011110000000000
000100100000000000100000000000100000111100000000000000
001010100110010000000111011011111111111101110010100000
000001000000100000000010100011111011111111110010000110
000000100001010001000010110011101010000011110000100000
000000100011011111100011000000000000111100000000000000
000001000000000001000110001101001010100000000110000000
000000000001010000100000000101101110111001010000000000
010000000001000111000000001111011111100000000100000000
010010000100000000000010100001101100111001010000000000
.logic_tile 4 14
000000000000000001100000000101101010000011110000000000
000000000000000000000000000000110000111100000000100000
111000100000001000000110010000011001000011000000000000
000000001001011011000110000000001010000011000000000000
000001001110100001100000010000011000000011110000000000
000010100001010000000010100000010000000011110000000000
000010000110011000000110000001111010101110000000000001
000001000000000101000010111111111000111111110000000000
000101000110001000000011100000011110000011110010000000
000010100110000011010000000000010000000011110000000000
000000000000000000000000000111001100001011100000000000
000010100010000000000000000000101101001011100000100000
000001000100000000000111100000000000000000000100000000
000010000000010000010111010101000000000010001000000000
110000000000000111000000000000011001111111000100000000
110001000000000101000010000000011110111111001000000000
.logic_tile 5 14
000011001010000000000110010000011001000000110000000010
000011001010000000000111010000011100000000110000000001
111000001100000000000011110000001010000011110000000000
000000000000000000000011010000010000000011110000100000
000000000010001111000110010101101111100000000000100000
000010100000011111010111010000001011100000000000000000
000001000000001000000010100001001110001011100000000001
000100100000001111000010110000111100001011100000000000
000000001011000111100000000101011101101001000010000001
000000000000100000100000000000001110101001000001000000
000000100010001011000000000001001011001011100000100000
000000100000100011000000000000101111001011100000000000
000000000000000000000010000101001001001011100000000000
000000000000010111000000000000111001001011100010000000
000100000000000101110000011000000000000000000100000000
000110000000000000100011101101000000000010000000000010
.logic_tile 6 14
000101001110000001100111010101111000001001010000000000
000010000011011111000110000000011100001001010000000000
111010100010101011100110001001011100101001010000000000
000000000000000011100000001001011110000000100000000000
110010100000000011100000001011001011100000010000000000
010001000000000111100000000111001011010100000000000000
000010000001010111100110001111101110000110100000000000
000000000010001011000000001011111010011111110000000000
000100000000000111000011110111111100010110000010000000
000100000000000111000111110000011111010110000000000000
000010000000101001100010100011101010010110100000000000
000001000011001111000111100001001001101001000000000000
000010000000000001000010100011001111000110100000100000
000001000000001111000111101001111000000000000000000000
001110000000000001000111001111011011111111010100000000
000101001001011101000100000001001100101001000000000000
.logic_tile 7 14
000001000110101000000110001111101101100000010000000000
000010100001001011000011101101011111010100000000000000
111000000000001111100111010000011001110000000000000101
000000000100100101000010000000001110110000000000000000
010000000100000001000000011111111101100000010000000000
010001000000000000100010001101001001010100000000000000
001010000000000001100011100011001111000110100000000000
000000000000000000000010100000011001000110100000000000
000000000000101111100011000101011100000110100000000000
000000000000010001000100000000101000000110100000000000
000100000000001001000000011101101110101111110110100000
000100101010100001000011100001001100001001010000000000
000001000010010101100011001111111011101111110101000001
000000100000100000100100001011111100001001010000000001
000000100101000000000110011111101010101111110100000001
000001000000001001000010000001101001001001010000000000
.ramt_tile 8 14
000000010001000000000000000000000000000000
000000010010100111000000000001000000000000
111000010000000011000000001000000000000000
000000010000100000010000001111000000000000
111000000000000000000000001000000000000000
010000000000000001000000000111000000000000
000000000000001111000111001000000000000000
000000000000001111000000000001000000000000
000010100110000000000000010101100000000000
000010000110000000000011110111000000000000
000000000000010111100011101000000001000000
000000000000000000100010000011001101000000
000001000110000001000000001000000001000000
000100100111000000000000001011001011000000
010000000000000001000000001000000000000000
110000000000000001100010010111001010000000
.logic_tile 9 14
001000001101011000000000000001101111100000010000000000
000010100001101001000011100001001001010100000000000000
111000100000000011100010000000000000000000000000000000
000100000000000000100011010000000000000000000000000000
110000100000001000000000000101001110000110100000100000
010001000001000001000000000000001001000110100000000000
000100100000000111000000000000011101111111000000000010
000100000000000000000000000000001001111111000001000000
000000001011000000000111011000000000000000000100100000
000010000100100000000111010101000000000010000000000000
000000000000101000000000000000000000000000000000000000
000010000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100010101101011111000000000000000000000000000000000000
110000000001000000010000000000000000000000000100000010
000010000000100000000000001011000000000010000000000000
.logic_tile 10 14
000000001110010001000110100001111011010110100000000000
000000000000000000000011100011011111100000000010000000
111000000000000001100010110101111000101001010001000100
000000000000001001000011001101111101111111100000000100
110000000000000000000000010000011000000011110000000001
010000000110001001000011010000010000000011110000000000
000010100001000011000110100000001110000011000000000010
000000001110001001100110000000001111000011000001000110
000100000001001000000111010001001011010010100000100000
000000100000100111000011110000101100010010100000000000
000000000000001000000010000001101001010110000000000000
000000000011011011010100000001011101111111000000000000
000000000000000011100010011101111110010110000000000000
000010100000000000100111000111001111111111000000000000
011001000000000111100110100000000000000000000100000010
110010000000001001100000000101000000000010000000000000
.logic_tile 11 14
000000000110010111000000001101101101010110100010000000
000010100000100000000000000111101001100000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000001110000000000000001000000000000000000100000100
110000000000000000000000001011000000000010000000000100
000010000000001000000000011000000000000000000100000100
000001000000000111000010100101000000000010001000000001
000100000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000010000000000000000000100000010
000110100000000000000011011111000000000010000000000100
000000000000100000000110101000000000000000000100000000
000000000001010000000111101111000000000010000000100000
110000000000000111100111100000000000000000000100000000
000000000000000000100000000001000000000010000000000000
.logic_tile 12 14
000000100010010000000111010101011001100010110100000000
000001000000010000000111100000001101100010110001100000
111000000000001101000000000111011110010110110100000000
000011101110001011100000000000111111010110110001000000
000000000000010000000111100011101110001011100101000000
000010001010101001000100001101101100001111000000000000
000100000000000000000011111011111001001011100100000001
000000000000000111000011101101001010001111000000000000
000010000000011000000010010011111101001011100100000000
000011100000101111000011011101101011001111000000000000
000110100000100001000010001011101111001011100100000010
000100000001010001000010011101001111001111000000000000
000010000110010011100011100011101100001011100110000000
000001000000100111100110011101111001001111000000000000
000000000001010000000011111011101100001011100100000000
000100000000000000000111111101011001001111000000100000
.logic_tile 13 14
000000001100001000000011100001001101110100010000000000
000000000000001111000011010000111101110100010000100000
111000000001000000000111100000001010000011110000000000
000000000000000000000000000000010000000011110001000000
110000100110001011100111100000000000000000000000000000
110001001110000001000000000000000000000000000000000000
000000000000001000000010001101001001100000010000000010
000000000000000101010000001001011010010100000000000000
000000101001010000000111100000011111110000000000000110
000001100001111111000000000000001110110000000000000000
000000100000000000000000010000000000000000000000000000
000001000010000000000011000000000000000000000000000000
000000000100000000000011100000000000000000000100100000
000010000000000000000000000001000000000010000000000000
000000000001010001000000000011011010111000100100000010
000000000000101001000000000000011010111000100000000000
.logic_tile 14 14
000100000010000000000111100000000000000000000000000000
000100000010001011000111100000000000000000000000000000
111000000000000000000111010111101001010000100000100000
000000000010000000000111110101011001000010100000000000
110000000000011111100000001011001100111001010000000000
000000000000100011100000000011101101100000000000000000
000001000000001011100111100101011001001011100000000000
000000000000000111000011010000011110001011100010000000
000100000000010111100011000101111010100000010000000100
000000000000000000100011101111011000010100000000000000
000010000010000000000111011101111010101001010000000010
000000000000000111000111011111101001111111100001000000
000000000000000000000011101000000000000000000100000000
000000101110000000000100001011000000000010000000000000
010000000001001111000000011000000000000000000100000100
100000000100000111100011001011000000000010000000000000
.logic_tile 15 14
000000000000000111000000000000011011000000110000000010
000100000000000000100000000000001100000000110000000000
111000100000001101100000000000011001110000000000000000
000000000000000111000000000000001101110000000000000001
010000001110000111000011100111101101101001010000000000
110000001101010000100100000101011111010100100000000001
000010000000001011000000010000001110000000110000000100
000011000000000001100011110000011000000000110000000000
000001000000100000000010000000011010000011000000000001
000010000000000000000100000000011010000011000000000000
000100000000000000000011001000000000000000000100000000
000110100000001001000100001111000000000010000000000001
000000001100100000000011001000000000000000000100000000
000000000001010000000000000101000000000010000001000000
000010000000001000000010001000000000000000000100000000
000010000000001011000010000001000000000010000000000001
.logic_tile 16 14
000000001000001011100000010001101010010110100000000010
000000000000001111000011001111011011000000010000000000
111100000000000101100110010101101010001011100000000000
000100000000000111100010010000101010001011100000000100
110000000000000001000011000000011011110000000000000001
010000000000000111100011100000001110110000000000000000
000000001000000000000111100000011000110000000000000000
000000000001000111000000000000001000110000000000000000
000000000000000000000000001111011110010110100000000000
000000000000000000000010000001101000101001000000000010
000100001000000001000000000000011001110000000000000001
000100000000000000100000000000001100110000000000000000
000001001010000000000010010000011010110000000000000100
000010000011010000000011000000001001110000000000000000
010000000001010011000000000000011001111100110100000000
100001000000000001100000000000011001111100110001000000
.logic_tile 17 14
000000000110000111000011101001101111100000010000000000
000000000000000000100100001001011111010100000000000001
111000000001011011100111110101001110001001010001000000
000000000000010111000011110001101010000000000000000000
000000000000010011100010010000011000110000000000000000
000100000000100111000111000000011010110000000000000100
000001000000001011100011000001111100000010100000000000
000010100001011111100000000011001110010000100000000000
000000001000000011100111111001111111100000010000100000
000000000000000000100111101001001110010100000000000000
000000000001001000000000001101101111001011100100000000
000000000000001111000010001111011010001111000000000000
000000000000100001000010000001001011001011100100000010
000010100000011111000010001011111101001111000000000000
000000000000000001100110001101111010001011100100000000
000001000000000111000011111111011101001111000000000000
.logic_tile 18 14
000000000000000001000000000101111110100000010000000000
000000000000000000100000001011001010010100000000100000
111000000000010000000000001001101111001011100100000000
000000000000000000000010011011101111001111000000000000
000000000001010001100000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000011011000000000000000000000000000000000000
000000000110001111100010010000000000000000000000000000
000001100000000000000000010001011101111111100101000000
000000100000000111000011100011001110101001010000000000
000100000000000111000111100000000000000000000000000000
000100001010010000100100000000000000000000000000000000
000000000000000001000000001101101011001011100100000001
000000000000000000100000001111111010001111000000000000
000000000000101101100111110000000000000000000000000000
000000000001001011100111110000000000000000000000000000
.logic_tile 19 14
000000000000000000000011011011011000010110100000000100
000000000110000000000011101111011001101001000000000000
111000001110000111100110011111011101010110100001000000
000100100000010011000011010111011011101001000000000000
110000000000000001000000001101111001000010000000000000
010000000000000001000010010011001010000000000000000000
000001000000000011100010000000000000000000000000000000
000000100000100001000111110000000000000000000000000000
000000000000100011100011101101101011000110100000100000
000000000001000000100011011101101000001111110000000000
000110000000001000000110100001001010000110100000000000
000001000000001011000011101101101101001111110001000000
000000000010100011100000000000001001000011000000000010
000000000000010000100000000000011001000011000010100000
000000100000001000000010001000000000000000000100000000
000000000000000111000000001011000000000010000000000000
.logic_tile 20 14
000010100001001111000010111101011101010110100000000000
000000000000101011000110101011111010000000010000000100
111000000001101111000000010011111000000010000000000000
000000000000110111100011100001011100000000000000000000
110000000000000001100111010101001111111111110000000000
010000000000001111000010000011011111011101000000000000
000000001010101011100111000101101011100000000000000000
000000001010011111100011100000001111100000000000000000
000100000000001011000111111111111000100000010000000000
000000000110000111100111111101001011010100000000000100
000000100000000011100111111001011001000010000000100000
000000000000000001100111000011001010000000000000000000
000000000000000000000110010011001000100000000000000010
000000000000010000000011101001111111000000000000000000
000010000000001000000111101000000000000000000100000000
000000001000101111000011111101000000000010000000000000
.logic_tile 21 14
000000001000000000000111111111011100111111000000000000
000000001010000000000111111101001100101001000000000000
111000000000000000000111110111011111101000000000000000
000000000001011111000111001011001001010000100000000010
110100000001011111100010000001011101100000010000000100
010100000000100001000010001111111001000010100000000000
000011000000000001100011011011111011010100000000000000
000001001110000000000011101101001111000110000000000100
000001001000001111000111101111001010010110100000000010
000000100000000111000111100011111001000000010000000000
000000000000000111000111110001101010010110000000000000
000100000000000001100111111001011010111111100000000000
000000000000001011100010010011011011101001000000000010
000000000000000101100010100000011101101001000000000000
000000000101000101100111000111101011110100010101000000
000001000000100111100110010000101110110100010000000000
.logic_tile 22 14
000000000001100101100011010011101101111000100000000000
000000000000101011100011110000001001111000100000000000
111011000000001000000000010001001110111000100001000000
010111000000000011000011000000001110111000100000000100
010000000001001001010000000101101011111111010000000000
010010000000000001100010001111011000010110100000000000
000000000001010001000000010101011011001011100000100000
000000000000101011000011000000001111001011100000000000
000000000000001101100010000011001111001011100000000000
000000000000000101000100000000111101001011100001000000
000000000001001001000000010111111101110100010000000000
000000000001110001000011000000001011110100010000000000
000100000000001111000011110001001010000010100000100000
000000000000000101100111000001001100000110000000000000
000001000100100001000000010000000000000000000100000000
000011100001000000000011011001000000000010000000000001
.logic_tile 23 14
000100000000010000000000010011111010111000100000000000
000000000010001011010010000000001001111000100000000000
111001001000000111100111110111011011001011100000000000
000000000000000000000111000000111001001011100000000000
000000000000000000000010010011001101001011100000000000
000000001010000000000110000000101001001011100000000000
000000000001011101000111000111101110110100010010000000
000010100010100011100110000000001011110100010000000001
000000000000000101100111000111111001010010100000100000
000000000110000000100100000000101111010010100000000000
000000000000001011000111101001011101001111110000000001
000010100000000011000011101011001110001001010000000000
000100001000010001110111000001111111110100010000000000
000100001100100001000100000000001101110100010000000001
000000000000010011000111001101011010010111100101000000
000000100000100111000111101101101110101001010000000000
.logic_tile 24 14
000010000000001000000111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
111000001100100001000000010000000000000000000000000000
000010000001000001000010000000000000000000000000000000
010101101110000000000000010000000000000000000000000000
100001001000000000000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010101011010000000000000000000000000000000000000000
010000000010010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001001000000000000000001111000110100010100000000
000000100001110000000000000000011011110100010000000001
001000000000000000000000000001101000110100010100000000
000000000000000000000000000000011000110100010000000000
000010101010000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
.ramt_tile 25 14
000010010000000000000010001000000000000000
000000110100000000000100000011000000000000
111100010000000111100000000000000000000000
000110010000000000100010011001000000000000
110000000000000000000000011000000000000000
010000000000000000000011011011000000000000
000000000000000001000011101000000000000000
000010100000000000100000000111000000000000
000000001010100011000000011111100000010000
000000001111000000100011011001100000000000
000000000000000000000110110000000001000000
000000000000000001000111011101001101000000
001000000000000000000010001000000000000000
000000000100000000000000001101001111000000
010011101010100000000000000000000001000000
110001100001010001000010000011001000000000
.logic_tile 26 14
000001000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
111110000110001111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
010000001110001011000011000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000100000000000000000000000000011100000000110000000001
000000001000000000000000000000011010000000110000000000
000000100000010000000011100111111000110100010100000100
000000000000000000000100000000101010110100010000000000
000100000100100000000011000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000001001110000000000111100111101111110100010100100000
000000101010000000000000000000111000110100010000000000
.logic_tile 27 14
000000000000000000000011101111011101111000010000000000
000000000000000000000000001101001100110000000000000000
111010001010000001000000001111111010110000000000000000
000001001101000001000000000101011110001111110000000000
011110100000100000010010100000000000000000000110000000
100000001000000000010100000000000000000010000000000000
010000000000001011100010100001101011110100010100000000
000000000000010001100000000000011110110100010010000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
001001001011011101110110000001111010110100010100000000
000000000011100001010000000000011111110100010010000100
000000000000000000000110010001111101110100010110000010
000000000010000111010010110000011010110100010000000001
000001000000001101100000000001101110110100010100000000
000000000000001101000000000000011001110100010010000000
.logic_tile 28 14
000000000000000101100010100001000001000000001000000000
000000000000100000000100000000001111000000000000000000
111001000000101011100000000011001000001100111100000000
000100000011011111100000000000101010110011000000100000
010100000001011101100110010001001000001100111100000000
100000000000100101000111100000101110110011000000000000
000000000000001000000000010000001001001100110101000000
000000000000000001000010000000001000110011000000000000
000000000000000111100011010101101110110000000100000000
000001000000001111100010101101001100001111110001000000
000101000000001000000000000101000000001100110100000100
000100000000010101000000000000001101110011000000000000
000000000000101101100000001101101100110000000100000010
000000000000001001000000000001101100001111110000000001
010010100000000000000111000011100000001100110100000000
000011100100000000000100000000001011110011000000000001
.logic_tile 29 14
000000000000000101110010101011111000111000010010000000
000000100000010000000010011011011111110000000000000000
111000000000001111000110100101001011111000010000000000
000000000011010101000000001111101110110000000000000000
110000000010000101100010001001001110110000000000000000
010000000110000000000000000011011011001111110000000000
001001000000001101010000000101011000111000010000000000
000000100000001111000000001011101001110000000000000000
000001000001010001000011110001101110110000000001000000
000010100000000000100111111111101011001111110000000000
000000000000001111100111000001011011110100010101000000
000000000000001111000110000000101010110100010000000000
000100000000000001000110010011011101110100010100000000
000000000000000001000111100000011111110100010010000000
000001000000001000010011100001001111110100010100000100
000000000000001111000100000000101000110100010000000000
.logic_tile 30 14
000000001000010000000011100001101101111000010000000000
000000000000100000000000001111101001110000000000000000
111000000000010001100010010101111100111000010000000000
000001000000000000000110001001111011110000000001000000
010000100001010011100000001011001101110000000000000000
100001000000100000100011011001011011001111110000000000
000000000000000001100010001011001011110000000000000000
000100001000010000000100000001101001001111110000000000
000000001110010101100111110001101111111000010000000000
000000000000100000000110100101111010110000000010000000
000000100001000000000000010000000000000000000100000000
000001001010100000000010100000000000000010000000000000
000010100000000000000111110000000000000000000100000000
000001000000000000000110100000000000000010000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 31 14
000000001110001000000110110101100000000000001000000000
000000000000000101000010100000001010000000000000000000
111001000100100111100010110001001000001100111100000001
000010000001000000100011000000101110110011000000000000
010000000000000101100000010001001000001100111100000000
100000001010000000000011110000101000110011000010000000
000001000111001011000110010000001001001100110100000000
000000000110101101100010000000001000110011000011000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000110000000000111000011000000001100110100000100
000000000111010000000000000000101011110011000000000000
000000100000001000000000001101101111110000000100000000
000001000000001111000010000101111111001111110001000000
010001000000100000000111001101111001110000000100000100
000010000000000000000000001001111101001111110000000010
.logic_tile 32 14
000000000001010000000111000000000000000000001000000000
000000000000000011000100000000001101000000000000010000
000010100000000000000000000000000000000000001000000000
000000001100000000000000000000001001000000000000000000
000000000001010000010011000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010000000000000000001000000000
000000000010000000000010110000001110000000000000000000
001000000000010111100000010000000000000000001000000000
000000000100000000100011010000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000011000000000000000000001000000001000000000
000000000000100011000000000000001111000000000000000000
000000000000000000000111100000000001000000001000000000
000100000000000000000000000000001011000000000000000000
.io_tile 33 14
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000010000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000001001110101001100110010000001000001100111100000000
000010100101010001000010000000001000110011000000010001
111000100000011001100110010000001000001100111100000001
010001000000000001000010000000001000110011000000000000
000001000000000000000000000000001000001100111100000010
000000100000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000100000000000000000000001001110011000000000001
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000001000000
000000000010000000000000000000001001001100111100000001
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
.logic_tile 2 15
000000000000001000000111110001000000000000001000000000
000000000000000111000111110000100000000000000000001000
000001000110000000000000000000000001000000001000000000
000000100000000000000000000000001111000000000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001001110011000000000000
000100000001000000000000000000001001001100111010000000
000100000000100101000000000000001100110011000000000000
000010100000001111100000000000001000001100111000000000
000001000010000101100000000000001100110011000000000000
000000000001010101100000000000001000001100111000000001
000000001010000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111001000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000100000000000010010000001010110011000000000010
.logic_tile 3 15
000000001110000000000000000000001100000011110000000000
000000000000000000000010000000010000000011110000000000
111010000000011101100000010000011010000011110000000000
000000000000000101100010000000000000000011110000000000
010000001111000011100110010101101101100000000000000000
010000000000000000000010000000101101100000000000000000
001000000100000111100011010000011101000000110000000000
000000000000000000000110000000001111000000110000000000
000110000000000011100111000011101101001011100000000100
000110101000000000000100000000011000001011100000000000
000000000000011111000000010000011010000011110000000000
000000000000000101000011000000010000000011110000000000
001010000000000000000000001001111111101001110100000100
000000000000000001000000001111001001000000010010000000
000000001110001000000010010101001010111101110100000000
000000000000000101000011110111011011101000010001000001
.logic_tile 4 15
000000000000100000000111100000011000000011110000000000
000110100000010111010100000000010000000011110001000000
111100000000010011100111010111111010001011100001000000
000100000010001001000110110000011010001011100000000000
110000000110000111100110000111101111001011100000000000
110000000000000011100010100000001101001011100000000001
000000000000001111010111000111100000001111000000000000
000000000000001111100110000000101011110000110000000000
000100000000000011110000000111111010010100100000000000
000000000000000000100000000000111010010100100000000000
000000000001100000000010010111111010001011100000000000
000000001000010000000011110000001001001011100000100000
000000000000011011100111000001111010100000000100000000
000000000000001101100100000001001110111001010000000000
010000100000000001000110011101011000100000000100000000
010001000000001001100011011011111100111001010000000000
.logic_tile 5 15
001000000000000001100000001111001011101111110000000010
000000001010000001000011101011111110001001010000000000
111110000000011111100000010001101101100000010000000000
000100000000101111000011001011111110010100000000000000
011010100000000000000010010001011110000110100000000000
010001000000001011000010000000001000000110100000000000
000000000001000000000000010000001110000000110110000100
000000000000000000000011010000011010000000110001000000
000000000000100000000011100000011001110000000100000100
000010100000000000000111010000001000110000000000000110
000000100101001000000000001000000000000000000100000100
000010100010000011000010011101000000000010000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000111011101000000000010000000000000
110010000000001101100000001000000000000000000100000010
010001000000000111000000000001000000000010000000000010
.logic_tile 6 15
000010100110101000000011101101101110100000010000000000
000000000000010001000000001111111011010100000000000000
000000100000100111000010110011101010100000010000000000
000010000001000000100010001001001111010100000001000000
000010001100000111100111111101111100100000010000000000
000000100000100101000010001011111101010100000000000000
000100000101010111010010100111101011000110100000000000
000100000000100000100010011101011100000000000000000000
000010100101000001000000000001101101100000000000000000
000011100000000000100011110000101100100000000010000000
000000000011001011100011110001011011000110100000000000
000000000000100011100111100000011100000110100000000000
000000000000010000000000011101111000100000010000000000
000000000000000000000011001111101010010100000000000000
000000101110000001000011010001111011111111000010000000
000000000000000000100011010101101111101001000000000000
.logic_tile 7 15
000000000001001000000111000101101010000010000000000000
000000000000100111000010011111011101010111100010000000
111001100000001000000111100000011010000011110000000000
000011000001001101000011010000010000000011110001000000
000000000000100111000110100011001111000110100000000000
000010000010000111000011000000111100000110100000100000
000010000000001111000011111101001001101001010000000000
000010000010001001000111111101011110000000100010000000
000000000001010001100011100000001101001100110000000100
000000000000100000000111100000001101110011000000000000
000000100110001000000011100101011111001001010000100000
000000000000001011000111100000111101001001010000000000
000000000000000011100010010001111110010100000100100000
000000001100000000000111110001111110010000100001000000
010100001010001000000111110001111000010100000100100000
110110000001011001000010001001011010010000100000000000
.ramb_tile 8 15
000000000001000001000000001000000000000000
000010110000110000100000000101000000000000
111000000000000000000000000000000000000000
010000000000001111000000000001000000000000
000000000101100000000010000000000000000000
000010001010100000000000000011000000000000
000001000000000011100000001000000000000000
000000000000000000000000000011000000000000
000000000011010000000111100011100000001000
000010001100001001000100000111100000000000
000000000000000011100011100000000001000000
000000001100000000100011100111001111000000
000011101011000111100000000000000001000000
000011000000101001100010011101001101000000
011100000000000000000000010000000000000000
010100001000100000000011001011001111000000
.logic_tile 9 15
000100000001000000000011100101001001100000010000000000
000100001000100000000011101011011111010100000010000000
111000100000000011110111111001111000111111000000000000
000001000001001011010111101101101110101001000000000000
110110000000001000000110011001101110010110100000000000
110010000100000011000110001011101011101001000000000000
000001001100001000000010100000001111110000000001000000
000010000000001111000111010000001000110000000000000000
000000000000010001100111100011011011110100010100000000
000000000000100000000111110000101100110100010001000000
000100000100010000000000000000000000000000000000000000
000001000000101001000011110000000000000000000000000000
000000100001010111100010000011001101110100010100100000
000001000000011001100100000000101011110100010001000000
000001000000000111100110000001011110111111010100000000
000010000000000000100000001011101011101001000001000000
.logic_tile 10 15
000001001000100001110111011001001001000110100000000000
000010100010000111000010001111011101001111110000000000
111000000000001001100011110000011011110000000000000000
000000000000000001000111110000001100110000000000100011
110010000001110111000110011111011000011111100000000000
110000000000001101010011010111101101101011110000000000
000100000000000111000110011101111011011111100000000000
000100001000000000000010000011011001101011110000000000
000001001000000101100110100011011010000110100000000000
000000000000000000000010010000111010000110100000000000
000000000000001011100000010001011101110110100100100000
000000000000000011000011100101101111111111110000000000
000100001000001000000111000111001011111111100100000000
000100000010000001000110000001011000111111110001000000
001000000010000011100010010101011001110110100100000000
000000000000000000000111100011111111111111110001000000
.logic_tile 11 15
000000001110000000000000000001111110110110100000000100
000000000000001001000011110000111001110110100000000000
111000000000001001100010000011111011000000010000000000
000000000100010111000010101101011010010110100000000000
010001000010000000000011110000001100000000110001000000
110010000000000001000011010000001000000000110000100000
000000000000001000000010100001111000100000000000000000
000000000000000111000000000000101111100000000000000000
000100000000101011000010000000001100000011110000000010
000100000000011011000100000000010000000011110000000000
000010001000000000000110010000011111111100110110000000
000001000000010001000010000000011000111100110000000000
110000001001000000000000000000001011111100110100100000
100000000100100000000010000000001101111100110000000000
010100000000000000000011100000001101111100110110000000
100100000000000000010111000000001101111100110000000000
.logic_tile 12 15
000001100000001011000111100000001110110000000000000000
000010100000001111100111110000001100110000000001000000
111000000000000011100000001111001010000010000000000000
000000000000101001110011110011011000000000000010000000
110000000000000011000111100000001110110000000000000000
010000000001000111100111000000001001110000000001000000
000100000001001011100000000000011100110000000000100101
000100000000000101000000000000011010110000000000000000
000000000000000000000011110101001000000000000000000100
000000000100000111000111101111111010000010000000000000
000000100000001001000000000011111011100010110000000000
000001000001111101100010000000001110100010110000000000
000001000110100111100010001011011000000000010000000010
000010000000011011100100001001101000000000000000000000
010000000001000000000000001000000000000000000100000000
010000000000101111000000000101000000000010000000000001
.logic_tile 13 15
000000000001101000000010010001011011010111100000000000
000000000111011011000110010001101100000010000000000010
111000000000000000000000000000011000111100110001000000
000000000100000111000010010000011110111100110000000000
110000001110000000000111000101011010010111100000000000
100000100000011001000011010001111100000010000000000001
000000100111000111100000000000011001000011000000000010
000000000100100111100010010000001110000011000000000000
000010100001110001000000000011001010101011110010000000
000000000001000011100000001001001011010000100000000000
000000000100001111100000000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
000010100100000000000000001000000000000000000101000000
000001000000000011000000000101000000000010000000000000
000010000000001000000000001000000000000000000100000000
000001000000001101000000000011000000000010000001000000
.logic_tile 14 15
000000000000000111100111100000001010000011000000100000
000000000001000000100011010000011111000011000000000001
111110100001001001100010101101001000100000010000000010
000101001110000001000010101101011000010100000000000000
010010000000001111000010010011011111000010100000000000
110001000000001111100010000011011111010000100000000000
000000101011010000000000010111101100010111100010000000
000001001110000000000011100101011101000010000000000000
000000000000000011100011110000011001111100110100100000
000000000000001111100010000000011000111100110000000000
000010000000001000000110010000011001111100110101000000
000000000000000111000010000000011000111100110001000000
000001000000000000000011100000001001111100110100100000
000010000000100000000000000000011101111100110000000000
010010100000000011000110110000011101111100110100100000
100010100100100000100011100000001101111100110000000000
.logic_tile 15 15
000000000110000001000110001001001110000001000000000010
000010100000001011100110000001011000101011010000000000
111000000001011000000111100011111001110100010010000000
000001000000111011000011110000011010110100010000000000
110100001010000111100110000011011001001001000000000000
110000000000000000100110010011011110000010100000000000
001000000000001000010111110011011011001011100000000000
000000000001000001000011000000111100001011100010000000
000000000000000111000011000111001100000010100000100000
000000000000000111000111111011011110010000100000000000
000001000001011001100000000101001000010111100000000100
000010000000100111100000000011011001000010000000000000
000000000000000011000010010000001010000011000000000000
000000000010000111000010000000011011000011000000000001
000000000000000001100000001000000000000000000100000000
000000000000000000100000001101000000000010000000000000
.logic_tile 16 15
000111100000000000000000000001101111110100010000000000
000101000000000111000000000000111011110100010001000000
111000001100000011000011100101011111000000000000000000
000000001110001111000100001101111111000010000001000000
110100000010001000000011011011101011001001000000000000
100000000011011011000011110111001010000010100000000000
000000000000000011000010001111101111000010100000000000
000000000010000000000000000011001101010000100000000010
001000000000001111000110010111101100000001000010100010
000010100000001111000010000001011101101011010000000001
000101000010100111100011000011011001001011100000000010
000000000111010000100000000000001000001011100000000000
000010000011010111000011100000000000000000000100000000
000000001000100000000011001111000000000010000000000000
000000000001000001000110010000000000000000000100000000
000001000010100111100010000011000000000010000000000000
.logic_tile 17 15
000100000000000111100010100000001011111100110000000000
000100001010000000000000000000011010111100110001000100
111000000110000011000000010111101010101001000000000000
000000100000001001100011010000101000101001000000000000
110100000000001111000010101111101001010111100000000000
110000100000000111000010010001111001000010000000000001
000000000000000011100000000000001011111100110000000010
000000000100000000100000000000011100111100110000100100
001000000000000000000000001001101011010111100000000000
000000000000000000000000000001011010000010000000000000
000100000000011001100010011011101110010110100010000000
000100000110001111100111101011101010000000010000000000
000001000000011001000111101000000000000000000100000010
000010100001110001110000000011000000000010000000000000
000011100001010000000111000000000000000000000100000000
000010001000100000000010000111000000000010000000000000
.logic_tile 18 15
000000000000100000000011001011001001110110100000000000
000000001001010000000110001101111000110000110000000000
111000001010011000000000000101101010101000010000000000
000001000110101101000011110101111101010110000000000000
110000000000001000000110101111011111000110100000000000
100000000000000001000100000101011001001111110000000010
000000001000000111100011100000000000000000000000000000
000010100000001111000011010000000000000000000000000000
000000000000010000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000001000000
000000000110100000000000000000000000000000000100000000
000000000000001001000000001001000000000010000000100000
001000000000100000000000011000000000000000000100000011
000000000000000000000010110101000000000010000000000010
.logic_tile 19 15
000000000000001001000000010000000000000000000000000000
000000000000101111000010000000000000000000000000000000
111000000001000001100011100001111000010110100010000000
000001000000000111010111100111011101101001000000000000
000000000110000000000110100011111011110110100000000000
000000000000000000000100001011001011110000110000000000
000101000000000111000110111001001011100000010001000000
000110100001001011000111101111011000010100000000000000
000001000111000000000011100111011010101000010000000001
000000000000000001000011011001111100010110000000000000
000100000000001111100011101011111101001011100100000000
000000001010001101100111110111101001001111000000000000
000000000001001000000000000000000000000000000000000000
000010001000001111000011010000000000000000000000000000
000000000000100001000000000101111111111111110100000010
000000000000000111010010010001001101111101110000000000
.logic_tile 20 15
001000000001001111000000000001001111000010000000000000
000000001100100111100000000111001001000000000000100000
111000000000000111000011111011001111000010000000000000
000001000000000000100011110111011000000000000000000000
110110100001001001100011100000000000000000000000000000
100101000000001011000111010000000000000000000000000000
000000000000001001100000011101011011100000000000000000
000000000000000001000011101001001010000000000000000000
000000000000000001000000000011001010000010000000000000
000000100000001001110011000001001011000000000000000000
000010001100101000000111001011101100000010000000000000
000000000000001011000000001101011011000000000000000000
000011000000000001000010001000000000000000000100000000
000001000100000011100000000111000000000010000000100010
000000100000100011000000001000000000000000000100000000
000000000010010001000000001011000000000010000000000001
.logic_tile 21 15
000001000000000011000010000111011010101000010000000000
000110100000001111100100000000011110101000010000000000
111001100000000000000010000111111101111000100000000000
000011100000000000000100000000001100111000100000000000
000001000000001111000010110111011011101001000000000000
000000100000000001000111000000011101101001000010000000
000000001100100001000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000001100000010111101100010110100001000000
000000000000000011000011010011001010100000000000000000
000011000110101001000000010011001011111110110100000010
000001000001010111000010101101111011101001010000000000
000010100000010001100110100001001010111110110101000000
000001000000101101000100000000101111111110110000000000
000000100000000001000000001001011010110100010100000000
000000001000000001100000001001001000110000110000000100
.logic_tile 22 15
000000000000100011100110000111011000011111100000000000
000000000000001111000011110001001100101011110000000000
111000001100001101000010010001101001010110100000000001
000100000000000001000111010001011001100000000000000000
000010000000001011100011001001111110111101010000000000
000001000000000001000111101011101111111001110000100000
000000100100000000000010010001111101110100010000000000
000000001100011111010111100000101010110100010000000001
000100000000000101000000000101001000111111000000000000
000000000000000111000000000111111000101001000000000000
000000000000000001000010001101101011000110100000000000
000010100000001111000011010011111101001111110000000000
000100000000000001000110100111101100010001110000000000
000100000000001001000000000000101111010001110000000010
000000000000000001100000001111101010010110110100000010
000000000010101001000011011101001010101001010000000000
.logic_tile 23 15
000000000000000001100000001101111101010010100000000000
000000000000010000000010001111011001000000000001000000
000000000000000111100000000011001010111000100000000000
000000000000010000000010100000111011111000100000000000
000000000000000111000110110101101011001011100000000000
000000000100000111000110000000101010001011100000000100
000011100000001001000000000011111100111000100000000000
000011000000000001100011100000101101111000100000000000
000011100000100000000110100111101110001001000000000000
000010100001010000000011000101111111000010100000000000
000100100000001000000010001011111110100000010000000000
000101001110000011000111100001101101010100000000000000
000100000000000001100110100111101110111000100000100100
000000100000000000000010010000111110111000100000000000
000000101000100101100110001011101000001001000000000000
000000000101000000000011100001111000000010100000000000
.logic_tile 24 15
000000001000000000000111100011111110001011100000000000
000000000000000000000100000000111111001011100000000000
111101001100000000000011100011101101001011100000000000
000010000000001101000000000000111001001011100010000000
010000000000000000000111100001001010111000100000000000
100010000000000000000111110000111100111000100010000100
000000001000100000010000000101011000111000100000000000
000000100011000000000000000000101110111000100000000000
000000000000001000000000000011111101001011100000000000
000001100000001111000010010000101110001011100000000000
000000000000111011000010000101001111110100010000000100
000000001101110001000010000000101110110100010000000000
000000000001001001100011000001001111111000100010000000
000000000010000001000100000000101100111000100000000000
000000000000001111000000010000000000000000000101000000
000101000001000001100011000000000000000010000000000000
.ramb_tile 25 15
001000000110000001000000010000000000000000
000000010000000000100011101101000000000000
111000100000000000000000000000000000000000
000000000001010000000000001011000000000000
000001000001100000000111100000000000000000
000000100001111001000100000111000000000000
000000000000000000000000000000000000000000
000000001101010000000000000011000000000000
001000000000000001000110100101000000000100
000000000000000000000100001111000000000000
000011101010000000000011111000000001000000
000010000000100001000011111011001110000000
001000000000000011100010000000000001000000
000000001000000000100000001001001101000000
110010101010001000000000001000000000000000
010000001100001101000011001111001000000000
.logic_tile 26 15
000000000000000111000010000111011000001011100001000000
000000000001010000100011000000101110001011100000000000
111100100001000011100010010000000000000000000000000000
000011000000000001100010000000000000000000000000000000
010000000001000111000000000000000000000000000000000000
100000000000000000100011000000000000000000000000000000
010000000000011001100000001011001010111000010000000000
000000000001010111010011101011101011110000000010000000
000000000000100000000000000001011100110000000001000000
000000000000000000000010011001011101001111110000000000
000010000001010000010110000001111001110100010100000000
000010001100100000000000000000011010110100010010000000
010110000000000011100000000001101001110100010101000000
000100000000000000000010000000111110110100010000000000
000000001111010001010000000001111011110100010100000000
000010000110010000000000000000001011110100010000100000
.logic_tile 27 15
000100000001011000000000001111001011111000010010000000
000100000000101101000000001101101001110000000000000000
111001000100000001000111011001011010110000000000000000
010000100000000001000110001101011111001111110010000000
010000100000001001000000000000000000000000000000000000
100001100000001101000000000000000000000000000000000000
010000000000010000000110110001101011110100010110000000
000010001100000000000110000000001100110100010000000000
010110101111000000000000000001111000110100010110000000
000000001100000111000000000000011100110100010000000001
000000001010000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001010000000010000010000000000000000000100000000
000000000000000000000011010000000000000010000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 28 15
000000001100000000000000001101101011111000010000100000
000100000110000000000010100111111101110000000000000000
111000000000001011100110101111001101110000000000000000
000000000000001111100011111001011011001111110000000000
010000000110101111100011100101101101111000010000000000
110000000001001111000010101011101011110000000000000000
000000000000000011100110101001011111110000000000000000
000000000000000000100011101111101011001111110000000000
000100000000010101100000010001101011110100010100000000
000000000000001001000011100000001001110100010000000001
000010000010000000000000000101111000110100010100000000
000000000000010000000011010000001011110100010001000000
000000100001010101100000000001111110110100010100100000
000000001000000000000011000000001100110100010000000000
000000000000001111100000000101101010110100010100100000
000000000000000101000011010000001111110100010000000000
.logic_tile 29 15
000001000000000000000000010111000000000000001000000000
000010100000001101000010100000101011000000000000000000
111000000001000000000110100101001000001100111100100000
000000000110100000000110010000001110110011000000000000
010000101010000101100010100001101000001100111100000100
100001000000001111000000000000101001110011000001000000
000000100100000000000000000000001000001100110100000000
000001001010100000000000000000001101110011000000000010
000000000000000101100111101111101010110000000100000000
000000000000000000000100001001001111001111110000000010
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000110001000000010000111000000001100110101000000
000000000000001111000111110000101011110011000000000000
010000000100101000000000000001000000001100110100000001
000000100111000001000000000000001100110011000000000000
.logic_tile 30 15
000000000000000111100010000011011011110000000000000000
000000000000000000100000001111001101001111110000000000
111000000000000001000111000011101011111000010000000000
000000000010000001000100000001101111110000000000000000
010010000001010011100011101011001100111000010000000000
100001000000110000100000000011101111110000000000000000
010000000000001000000000011011011100110000000000000000
000010100000000001000010001101111001001111110000000000
011000101010000101100011111011101110100000000100000000
000000000000000000000010100001011011111001010000000000
000000000010001101000000001011101111100000000100000001
000000000000000001100010000001001001111001010000000000
000000000000000001000111000000000000000000000100000000
000010001110000000100110010000000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000100000000000000011000000000000000010000000000000
.logic_tile 31 15
000000000000001000000110110001100000000000001000000000
000000000000000101000010100000001010000000000000000000
111010000000000111000000000001001000001100111100000000
000000000110000000000000000000001010110011000000000010
010000000000001101100000000001001000001100110100100000
100000000000001111000000000000101001110011000000000000
000000000100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 32 15
000000001110000000000000000000001000111100000000000010
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
.io_tile 33 15
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 16
001000000000001001100110010000001000001100111100100000
000000000000000001000010000000001000110011000000010000
111000000000011001100110010000001000001100111100100000
000000000000000001000010000000001000110011000000000000
001000001000000000000000000000001000001100111100000000
000000000100000000000000000000001001110011000000100000
000000101110000000000000000000001000001100111100000010
000001000000000000000000000000001001110011000000000000
000010000000010000000000000000001001001100111110000000
000000100000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000010100000000000000000001001001100111100000000
000000000001010000000000000000001001110011000000100000
110010100000010000000000000000001001001100111100000100
000000000000000000000000000000001001110011000000000000
.logic_tile 2 16
000010000000000000000000000000001001001100111000000001
000000000001000011000000000000001000110011000000010000
000000000000001000000000000000001000001100111001000000
000000000000010111000000000000001011110011000000000000
000000000000001001100000010000001000001100111000000000
000000001010001011100011110000001000110011000001000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000001000000
000000000000000101100110100000001001001100111000100000
000000000000000000000000000000001100110011000000000000
000010100000001000000000000000001000001100111000000010
000001000000000101010000000000001010110011000000000000
000000000000000000010000000000001000001100111000000000
000000001010000000000000000000001010110011000000000100
000000100000010000000000000000001000001100111000000000
000001000000000000000000000000001101110011000000000000
.logic_tile 3 16
000000000000000000000000000111011101001011100000000000
000000000000000000000011110000111011001011100010000000
111010100000001001100000010000011000000011110000000000
000001000100000011000010000000010000000011110000000000
010000000000010000000011110111011111001011100000000100
110000000110100000000111110000111000001011100000000000
000000001111100000000110100000011110000011110000000000
000000001011010000000000000000010000000011110000000000
000001001010000000000000000000001010000011110000000000
000000101110000000000000000000010000000011110000000000
000001000101000000000110000000011111111100110100000010
000010000000000000000000000000001000111100110000000000
000000000111010000000000010000001111111100110100000000
000000000000011111000011000000001001111100110000000000
010000100000100111000110010000001001111100110100000000
100000000001000000100010000000011101111100110000000000
.logic_tile 4 16
001000000000000000000000000000011110111111000000000010
000000000000001011000010010000001000111111000000000010
111001100010000001000000000001011111001011100000000010
000000000100000000100000000000101010001011100000000000
000000000000010000000000000000001110000011110001000000
000000001000100000000000000000010000000011110000000000
000000000001000000000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000000000000000000000000000000011100000011110010000000
000010101010000000000000000000010000000011110000000000
001000100000000000000010000000011110000011110000000000
000000001110000000000100000000010000000011110001000000
000010000001000000000000010000000000000000000000000000
000000001101100000000011100000000000000000000000000000
000000000011011101100110101000000000000000000100000010
000000000000110101000000000001000000000010000000000000
.logic_tile 5 16
001010000111110000000000000011011000001011100000000100
000001000000100000000000000000011010001011100000000000
111000000011001001100110000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
110010000000000011000000000011011100001011100000000000
110000000010000000100000000000011101001011100010000000
000000000000100001000111110111011110001011100000000010
000000000010000000110011000000011101001011100000000000
000000000110001011100111110111111011000001000001100000
000000000000000111100011100011111010000000000010000001
000000000000000000000111110000011001111100110100000000
000000000001000000000110000000001000111100110001000000
000001100000000011100011100000001111111100110100100000
000001100000000000100111010000011101111100110000000000
011000000001000000000111010000011011111100110100000000
100000000000000000000110100000011001111100110000000000
.logic_tile 6 16
000000000000001011100111111001101001100000010000000000
000000000000000001100110001001111110010100000000000000
111010001100001011100111110111111010101111110000000000
000001000000001111100011001011101100001001010000000000
000011100110000111000111000101011110000110000000000000
000011100100000000100111110101101011111111100000000000
000000000000101001100011101001111101010110000001000000
000000000000110001000100001011011100111111000000000000
000000000000100001000111000001001010000001000011000000
000000000000000111000000001101011010000000000000000000
000100000000001001000111000001001101000110100000000000
000011001110000011000111100000001000000110100000000000
001000001010110011100000010000011010000011000110100000
000000000001000000100011000000001110000011000000000000
110001000010001111000110101101101000010100100100100000
010000100000000111000011111111111111101001010000000000
.logic_tile 7 16
000000000000001011100000000011011110000110100000000000
000000100000001111000011000000111111000110100000000010
111000000110100001000111010111111011000110100000000000
000000001100001011100111111101011100001111110001000000
110101000000010101100011100011101111010100100000000000
010000000001110111000010000001101001111100110010000000
001001000010001001000010000101011010100000010000000000
000000000000001111000100000001101111010100000000000000
000000001000000111000110011111111001000010000000000000
000000001110000000000011001101001100010111100010000000
000000100000001001000110111011101000000110100000100000
000000000100001101000111011001111100001111110000000000
000001000000001000000111010000001011110000000000000001
000010000000000111000011110000001111110000000000000000
000100100001001111000011110001101011110100010110100000
000110000000000101100111000000001010110100010000000000
.ramt_tile 8 16
000111110000000111000000000000000000000000
000100110001010000010011101011000000000000
111000011110001001010010001000000000000000
000000010001011111100100001111000000000000
010001000000000000000000001000000000000000
010010000000000111000000000111000000000000
000100000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000100000100000000000000001000000000000
000101000001010000000011100111000000000000
000000000100010001000000001000000000000000
000001000110100000100010010001001010000000
000010100000000001000111011000000000000000
000000000001000000100111001011001111000000
010000000001000001000000001000000001000000
010010001010000000000010000011001001000000
.logic_tile 9 16
000010100110100000000000000101011101000000010010000000
000010101010000011000011100000101000000000010000000100
111000000000001000000010011011111101000000000001000000
000000000000001011010111100011011101000010000000000000
010001000110001111000111001101001111101000000001000000
110010100000000111000011010101101001000110000000000000
000000000000100111100010000000001001110000000000000010
000000000001000101000011010000011010110000000000000000
000011000000000000000010001111111100101000010000000000
000001000110000000000111110111011000111110100001000000
000000000000001111100111110101101011000110100010000000
000000000000000111000011101011101001001111110000000000
000011100000101111000111110101011110110110100100000000
000000000000011111100010101011011110111111110001000000
000000000000001111100110011111011110110110100100000000
000000000000000111000010001101111111111111110000000000
.logic_tile 10 16
001100000000000011000011110001011001000000010000000000
000110100100000111000111100101011001010110100000000000
111001001010101000000110011111001010000000000000000000
000010000000011111000011111111111010000110100000000000
010010101110001001100011000000001000000000110000100000
010000000000000101000110000000011000000000110001000000
000010000001000000000000011111011110000110100000000100
000001000000000000000010000011111010000000000000000000
000100000001000000000111110000001010000000110000000100
000100000001000000010010100000011101000000110000000000
000000000100000001100000000011111101000110100000000000
000001000000000001000010100000101011000110100000000000
000000001000000000000110101000000000000000000100100000
000000000000000000000000000001000000000010000000000001
111100000000000000000011100000000000000000000100000100
000100000000000000000010101011000000000010000000000000
.logic_tile 11 16
000000100000001000000110001101011100000000000000000000
000011101110001111000011000111111100000110100001000000
111000000000011011100000000000011000000000110000000010
000000000000101111100011010000011001000000110000000000
000001001010100111000000010000001100000000110000000000
000010000110000000100010000000011001000000110000000000
001000000000001000000011010001011001000010000000000000
000000001110001011000111110000001011000010000000000000
000001000101001000000111101101001110000000000000000000
000010001010101111000000000111111100000110100010000000
000010100000000011100111010111011011000010000000000000
000000000000000000100111011001011010101001010000100000
000001000001010111000010000111111000001011100100000010
000000100000100000000010000000101111001011100000000000
110100001010100001100000011011101011111110110101000000
000100000000011001000011000111101100101001010000000000
.logic_tile 12 16
000000100001010111000000000000001111111100110000000010
000011101110000000000000000000001000111100110000000000
111000000000000000000000011111111011010110100000000000
000000000010000111010011000011111111100000000000000000
110000000100001101000110100011001111010111100000000000
000010000000001011100110111111001000000010000000000100
000000100100000000000111100101011100100000000001000000
000000000000100000000100000000011011100000000000000000
000000000000100001000000010011101110010110100000000000
000010001101010000100011001011111110100000000000000000
000101001010001011000111110101011101101001010001000000
000100000010000001110111110001101110111111100000000001
000000000000001101100110101000000000000000000101000000
000000000000001101100111101001000000000010000000000000
010000001110011000000111010000000000000000000100100000
100000000000000111000111110101000000000010000000000010
.logic_tile 13 16
000010101010100101100000000111011001010100100011000001
000010100001011001000000000000011010010100100000000001
111100000000000001000111100000001011000000110000000000
000101000000001011000011000000011011000000110001000010
110100100000101111000111100000011001110000000010000000
010000100000010111100111010000001111110000000000000000
000000000000001011000110001101111100000000000011000001
000000000000000001000011110101101111000010000000000000
110000001000000101000010010011101011010110100100000000
100000100000001111100111000001001001101000010001000000
000000001010001111100000000001101110010110100111000000
000000000100001111000011111011011100100000000000000000
000001000000001111100111100001001010010110100100000000
000000000000000101000111110111011100101000010001100000
110000000000010011100011100011101010110110100100000000
110000001110000000000100000000101111110110100001000000
.logic_tile 14 16
000000000000100101000000000000001110000011000000000000
000000000001010000100011110000011100000011000010000000
111000000000001111100000000000011110000000110000000000
010000000000001111000011110000001010000000110000000000
010000000000001001000011111011011100010000000000000000
010010000000010001100110100001011011101001010001000000
000011100000010001100110000111101101000010000010000000
000001000000000000000010110000111110000010000000000000
000000000110001001100000000001001011011111110000000010
000000000000000111000011000111011010111111110000000000
001110100001000011100010000111011001000001000000000000
000101000000100000000110010000111011000001000000000000
000100000000100111000011100011111111010110110100000010
000000000000010000000111100000011011010110111000000000
110000000000001001000011101011101011110110110100000000
000000000000001101100110010011101000111101011000000000
.logic_tile 15 16
000000000000000011000010010000011000000011000000000000
000000001000000000100110000000011100000011000000100000
111000000001010011100011101111111001010100100000000000
000000000000100000100010101101011000111110110000000000
010100000000010111000011100000011110000011000000000000
110000001100100001000100000000011100000011000000000000
000000000001011000000110010111011110010111110000000010
000000001100000011000011100001101001111001110000000000
000000000000001000010011000011011101100000010000000001
000000000000001111000100000101101111000010100000000000
000000000000000111000000000001001010010010100000000000
000000001110000000000000000000101111010010100000000000
000001000000000001000011010111111011000010100000000000
000010100001010000100111010111001011010000100000000000
000000000001010011100111010000000000000000000100000000
000000000110101001100110110101000000000010000000000000
.logic_tile 16 16
000000000000000111100010001011011011010110100010000010
000000100000001111000100000111011011000000010000000000
111000000000001000000011011011111010010110100000000000
000000000000010001000010000111101101101001000000000000
110000100000001111000111100001011110000010100000000000
110000001111010001000111011101111000010000100010000001
000010100001010111100111100101001100100010110000000000
000000000000100000000011100000101010100010110000000000
000000000110001001100111111001001110100000010000000000
000000000000001111000111001111001101000010100000000000
001000101010000111000011111001111000011111110000000000
000001000000000011100111100011101011101001010010000000
000000000000000000000010010011111001010100100000000000
000001000000000001000011100101111100111100110000000000
000000000100000001010010010000000000000000000100000010
000000001110000111100111001111000000000010000000000000
.logic_tile 17 16
000000000000000101000011000011001011110100010000000000
000000000001010000000000000000011000110100010000000000
111000000001000000010010010001101101111000100000000000
000000001100100101000111110000111010111000100001000100
000000000001110001100110110111001101100010110000000000
000010100000111001110010000000111010100010110000000000
000000000000000101000010110001101010111000100000000010
000000000000000101000011010000111010111000100000000000
000000000110001011100111010001001111101110000000000100
000000000000101011100110000000101011101110000000000000
000010100001000000000000000011001010001001000000000000
000001001100100011000000001001011010000010100000000000
000000000000001111100010000001111011111111110100000000
000000001000000001000010100101111100111101110000000001
000000001010000000000000000111001110111110110100000010
000000001000000000000000000000101000111110110000000000
.logic_tile 18 16
000000000000100001100000000001011011000001000000000000
000000000000011111000011101101011110010110100000000000
111000000000000001000110110001111101010010100000000000
000000000000001001010110000000001111010010100000000100
010000000000000101000111100000011110000011000001100000
010000000000000000100000000000011110000011000001000000
000000100000000000000011010000001101000000110000000011
000001000100000000000111100000011000000000110000000000
110000000000001000000011110111011110000000000001000000
100000000000100001000111010001001101000110100000000000
000000000000000000000110000011001010001001010000100001
000010000000000101010000000000001110001001010000000001
000000000000011111000011000001101101010110110100100000
000000000000000101110100000000111001010110110000000000
000001000110000011000000000111011011010110110100100010
000000001110000111100010010000111101010110110000000100
.logic_tile 19 16
000000000000000011100110100000001000110000000000000000
000000000110001001100000000000011101110000000000000000
111001000000010011100000000011011100111110110000000000
000010000000100111110000000000001011111110110010000000
010001000000000000000111100001101111100000010000000010
110100001000000000000110010001001010010100000000000000
000001001010001011100000000011101101100000000010000000
000010000000000111000000000000111111100000000000000000
000000101010001000000111101001001101010110100000100000
000110100000001111000010111111011110101001000000000000
000001100000001000000110101000000000000000000101000000
000011100000001101000110101011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000010100001000000000001000000000010000000000000
000000000000000011100010001000000000000000000101000000
000000001100000000000110000101000000000010000000000000
.logic_tile 20 16
000000000000000111000010000111111011010010100010000001
000000000000000000100000000000101101010010100001000000
111010001110000111000011100000001101110000000001000000
000000000000000001000010110000001000110000000000000000
000000000000100000000111010000011101000000110000000000
000000000001001001000111110000011110000000110010000000
110000000000000111100000010111111100000110100001000000
100000100000000001100011100001101001001111110000000000
000000000000001000000000000000011011110000000010000000
000000000000001111000000000000011001110000000000000001
000000000001011101100110000101101010001011100100000000
000000000000100011100011101111011011001111000000000000
000000000110000000000110110001101010111110110100000010
000000000010000000000110110000101111111110110000000000
000001000000100101100111100000011001110000000100000000
000110000001000000100010000000001100110000000000000000
.logic_tile 21 16
000000000000000000000111100000000000000000000000000000
000000000100100001000000000000000000000000000000000000
111001000000001000000110000001001101010001110000000000
000010100000001101000000000000001100010001110000000001
110000000000000111100111110001011100111101010000000000
010000000010000000000010000001111010111001110000000000
000010100000000000000000000001011100111000100000000000
000000001010000000000000000000001110111000100000000001
001100000000001000000000001101011110010110100000000000
000000000000000101000011101111101011100000000000000100
000000000000100101100111100000000000000000000000000000
000000000010011001000100000000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000000000100101000100000000000000000000000000000000
000000000110001000000110100111011001010110110100100000
000000000001010101010100000000101001010110110000000010
.logic_tile 22 16
000000100000000000000000000011011101111000100000000000
000000000001011001000000000000111010111000100000000000
111000000100000000000000000001011010010001110000000000
000000000110100000000010010000001110010001110000000000
110000000000000001100000010011011010111000100010000000
110000000000001001000010000000101110111000100000000000
000000001110001111100000000111101010111000100000000000
000000001110001101100000000000001011111000100000100000
000000000000000000000010000011111100101110000000000000
000100000000001111010100000000011010101110000000000000
000001001110000011000010000001001101111000100000000010
000010100000000000100000000000001010111000100000000000
000001000000000111000010001000000000000000000100000000
000010100000001111000100001001000000000010000001000000
000010100100000011000000000000000000000000000100000000
000001000000000000100000000101000000000010000010000000
.logic_tile 23 16
000100000100000011000011100101111100111110110000000000
000100000100000000000000000111111011010100100001000000
111000000011011001110000010101111101111110110010000000
000010000000101111000010001011001101010100100000000000
110100000000000111000010100011011000111000100000000000
110000000000001111000100000000101010111000100000100000
001000000110000001100000010111111001010110000000000000
000000000000100000000010000000101110010110000000100000
000000000000000011000111000000001100000000110000000000
000010000001000000000100000000001011000000110000000000
000010000000101000000110100111011000111000100000000000
000000000000000001000110010000011000111000100000000000
000000000001000011000111000101001111001011100000000000
000000000000000000000011100000011101001011100000000000
000010001111001000000110100000000000000000000101000000
000001000011000001000100001001000000000010000000000000
.logic_tile 24 16
000000000000100000000010000101101011001011100010000000
000110100000000000000000000000001000001011100000000000
111000001110110011100111100101111100001011100001000000
000010100000011001110000000000011110001011100000000000
110000000000001000000110000001101100111000100000000000
010000001110000011000000000000101011111000100010000000
000000000000001111100111100101111111001011100001000000
000000000000000111000100000000001100001011100000000000
000000000000000001100011100101111001001011100000100000
000000000000000000010011110000001011001011100000000000
000000000000000111100000000000000000000000000100000000
000000100100000000000011001011000000000010000010000000
000010000000001001000000000000000000000000000100100000
000001000001001111100000000111000000000010000000000000
000000000001010111000000000000000000000000000100000000
000000000000110000000000001001000000000010000010000000
.ramt_tile 25 16
000000010000000000000000001000000000000000
000100010000000000000010000111000000000000
111000010000000111000000000000000000000000
000010110000010111100011010101000000000000
011100000000001000000000001000000000000000
010100000000001101000000000001000000000000
000010100000100001000000001000000000000000
000001000000010000000000000111000000000000
000000000000000000000110101001100000000001
000000000001010000000100001001000000000000
000000000011000011000000000000000000000000
000000000000100000000000001111001101000000
000000000000010000000011110000000001000000
000000001000100001010011011111001111000000
010000000000100001000010001000000000000000
110000000001001001100100000011001110000000
.logic_tile 26 16
000000000000000001010000000001001010111000100000000001
000000000001000000100011110000011100111000100000000000
111010000000000000010000000000000000000000000000000000
000001000100001011010000000000000000000000000000000000
010000000000000000000000000001001111111000100001000000
010100000000000000000011010000001000111000100000000000
000000000000010000000000000000000000000000000000000000
000010101101000000000000000000000000000000000000000000
000000000001001000010000000000000000000000000000000000
000000000000001111010000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000100001011000000000010000010000000
000011000001001000000000000000000000000000000000000000
000110000000101111010011110000000000000000000000000000
001010101111000000000000000000000000000000000100000000
000001000010100000000000001111000000000010000010000000
.logic_tile 27 16
000100000000000011100000000000011010000011110000000001
000000000000000000100010000000010000000011110010000000
111000000000000000000000000000011000000011110000000000
000010000001011011000011000000000000000011110010000001
010000000001010000000011100000011100000011110000000010
010000000000000000000000000000010000000011110010000000
000000000000000000000000001001111000000010000000000000
000000000000000000000011001011011000000000000000100000
000001000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
001000000000000001000111101000000000000000000100000100
000000001010000000000100000111000000000010000010000000
000011100000010000010000000000000000000000000100000000
000001100000000000000000001101000000000010000010000000
000000000010100000000000001000000000000000000101000000
000010100001011001010000000011000000000010000000000100
.logic_tile 28 16
000000000000000000000111000000011000000011110010000000
000000000000000000000110000000000000000011110010000001
111000000001001011010000000000011100000011110010000000
000000001000101111100000000000010000000011110010000001
010000001110000000000000000000011010000011110000000010
010010000001010000000000000000000000000011110000000100
000000000000001111000000000000001100000011110010000000
000000000101011101000000000000010000000011110010000000
000000000000001000000000010111101111000010000000000000
000000001001010111000011100011111100000000000000000000
000001000000001000000010010000011000000011110000000000
000010101000000111000111100000000000000011110010000001
000001000000000011100000011001001110111000010000000000
000000000110000011100011100101101110110000000000000001
000001000000000000000000011000000000000000000101000100
000000000110000000000011101011000000000010000010000000
.logic_tile 29 16
000000000000000000000000000001111100110000000000000000
000011000000001011000000000001101010001111110001000000
111000000001100001000010110000000000000000000000000000
000000000101010001000011100000000000000000000000000000
011010000000000111100000001101011000111000010000000000
100000001110011001100000000111011000110000000000000001
010000001110000001000000010000011100000011110010000000
000000000001000000000011100000000000000011110000000000
010000000000011000000000000000000000000000000100100000
000000000000101011000000000000000000000010000000000000
000000000000001001100000001111001101100000000100000000
000000000000000111000000000001101011111001010000000000
000000000000001000000011001111101111100000000100000010
000010000000001011000000000001101001111001010000000000
000001000000000001100000011101101101100000000100000010
000010000000000000000011110001001011111001010001000000
.logic_tile 30 16
000010000000000101000000001001011010110000000000000000
000001000000010000100000001101011011001111110000000000
000000000000001000000111010000011000000011110010000000
000000000100001111000110100000000000000011110000000000
000000000000000000000010000000001010000011110001000000
000000000001010001000011000000010000000011110000000000
000000000110010011000010110000011110000011110001000000
000000000100110000000010100000010000000011110000000000
000000000001000000000000000000011100000011110000100000
000000001110100000000000000000010000000011110000000000
000000001000010000000111100000011010000011110000100000
000000000000000000000100000000000000000011110000000000
000000000000000011100000001101011001111000010000000000
000000000000000000100000001001011011110000000000000000
000000000000000000000111000000001110000011110001000000
000000001010000000000100000000000000000011110000000000
.logic_tile 31 16
000000000000000101100110110011000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000100100001101100111100101000000000000001000000000
000000000000100101000000000000101001000000000000000000
000000000000000000000111000001100001000000001000000000
000000001110000111000100000000101000000000000000000000
000000000001000000000110100111100001000000001000000000
000000000010000000000000000000001000000000000000000000
000001000000010111000000000111100001000000001000000000
000000000000100111000011100000001011000000000000000000
000000000001000000000000010011000000000000001000000000
000000001010000000000011110000101110000000000000000000
000000000000010000000000000101000001000000001000000000
000000000000001001000000000000001101000000000000000000
000000100000000111000000000011000000000000001000000000
000000000010000111000000000000001000000000000000000000
.logic_tile 32 16
000010101011010000000000000101000000000000001000000000
000001000000000000000011000000000000000000000000001000
000010000000000000000000000000000000000000001000000000
000000000010101011000000000000001011000000000000000000
000001000000000000000111000000000001000000001000000000
000010000000001011000111010000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011010000001011000000000000000000
000010101111000000000000000000000000000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000010000000000010000000000000000001000000000
000000001100100000000011110000001011000000000000000000
000010100001010000000000000000000000000000001000000000
000001000000001011000000000000001111000000000000000000
.io_tile 33 16
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000001100
000000000000000100
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 17
000001111001100000
000100000000000000
000000000000000000
000000000000100000
000000000000000100
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 17
000000000000001001100110010000001000001100111110000000
000001000000000001000010000000001000110011000000010000
111001100001011001100110010000001000001100111100000000
010011101100000001000010000000001000110011000000000100
000000001110000000000000000000001000001100111110000000
000000000001000000000000000000001001110011000000000000
000100000001100000000000000000001000001100111100000000
000000000001110000000000000000001001110011000000000001
000000000000000000010000000000001001001100111100000000
000000000000000000000000000000001000110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000001111000000000000000000001001001100111100000000
000000000000100000000000000000001001110011000000000001
110010100000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000100
.logic_tile 2 17
000100000000000000000000000000001000001100111000100000
000000000001010001010010000000001001110011000000010000
000000100100010000000000000000001000001100111000000000
000000000000000000000000000000001011110011000001000000
000010000000100000000000010000001001001100111000000000
000000000001010000000011100000001101110011000000100000
000100001001010000000000000000001000001100111000000000
000100000000000000000000000000001111110011000000000010
000100000000000000000011100000001000001100111000000000
000100000000000000000000000000001000110011000000000010
000001100001001000000000010000001000001100111000000000
000000000000100101000010110000001101110011000000000001
000000000000001000000000010000001001001100111000000000
000000001110000101000010110000001100110011000000000000
000001000001000000000000000000001000001100111000100000
000000101010100000000000000000001110110011000000000000
.logic_tile 3 17
000000000000000000000010000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
111000000000000111100111010101111011001011100000000000
000000000001010000000110100000101111001011100000000001
110000000000000000000010000001111101001011100010000000
110000000000000000000000000000101001001011100000000000
000000100000110101000111000000000000000000000000000000
000001001101010000000111000000000000000000000000000000
000000000001010000000000000000011100000011110000000000
000000000001110000000000000000000000000011110000000000
000000000001010001000000001000000000000000000110000000
000010000000100001100000001101000000000010000000000000
000001000000000000000010000000000000000000000100000000
000110001010000000000100001101000000000010000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000010010111001000000000010000000000000
.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001001011010000000110110000001100000011110000000000
000010000000100000000010100000000000000011110001000000
001011000000000000000000000000000000000000000000000000
000010001101010000000000000000000000000000000000000000
000101000000000000000000001000000000000000000100000000
000110000000100000000000001001000000000010000000000000
000111000000000000000000001000000000000000000100000000
000111001000000111000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000100000000000000001111000000000010000000000000
.logic_tile 5 17
000000001110010000000110110000011010000000110000000000
000000000000100001000010000000001010000000110000000000
111000101110000011000110110000001100110000000011000000
000011100000000101000011010000001011110000000010000000
110001000000001111010110011001011010000000000000000000
110010000001000001000010001101111000000010000000000000
000010000000001000000110110001011001000010000000000000
000000001000000101000011011001011001000000000000000000
000000001111001000000011000101101100100000000000100000
000000000000000001000000000000011011100000000010000000
000000000000000000000000000001011010000001000010000000
000010000000000011010000000101011001000000000001000000
000001000000000000000010000101101100100000000010000100
000010000000110000000100000000011001100000000010100001
000000100000000000000000000001111101110100010100000010
000001001000000000000000000000001000110100010001000000
.logic_tile 6 17
000100000000100000000110010111101111000000010000000000
000000000000110000000011110000101110000000010001000000
000001000000000000000110000000001110000000110000000000
000010100100001011000000000000011010000000110000000000
000010100000001001100011100001011000000010000000000000
000011100000000001000000000000111010000010000000000100
000000001000000000000000000011001100000000010000000000
000000000000000000000000000000101111000000010000100000
000001001110100000000000000101001111010110100010000000
000000000010010111000011101101011100001001010000000000
000000000001001011100000000001001101000110000001100010
000000000000001001100000000111111100000010100000000000
000010101010000000000010000000001110110000000010100000
000011000000000111000110010000001101110000000000000000
000100000000000011100000010001111110000001000000000000
000100000100000000100011010000001111000001000000000001
.logic_tile 7 17
000000000001010011100011100001101110000000010011000000
000001000000100000000100000000011100000000010000000001
000010000000001111000111000001101111000000010001000000
000000001100000011100010010000011000000000010000000100
000100000000000101100000000011101101000010000000000100
000000001110000000000000000000001110000010000000000000
000100100000100111000110101101111001000000010000000000
000001001011011111100000001011111111010110100000000100
000000000000100001100111110111111010010110100000000000
000000001100011111000111011011101010000001000000000001
000000000000000001100110000101101110000001000000000000
000000100000001111000000001001001000000000000000000000
000010000000000011100010000000011001110000000000000000
000001000110000000000111100000011100110000000010000000
000000000110000111000000000101101110100000000000000000
000000000000000000100010011011011001010110100000000000
.ramb_tile 8 17
000001000000000000000111000000000000000000
000010110000000000000110011011000000000000
111000000000100000000111001000000000000000
000000000000000000000111101111000000000000
000010001001100000000010010000000000000000
000000100000110000000111010011000000000000
000010100000000000000000001000000000000000
000001000010000000000010011001000000000000
000100000000100000000000010001000000000000
000000000001000001000011001001100000000000
000100100001011000000000000000000000000000
000100000100100011000000000111001011000000
000000000010000000000000000000000001000000
000000000110000001000010001101001001000000
110001000000100000010000011000000000000000
010010000000000000000011111101001111000000
.logic_tile 9 17
000000000001010111100000000000011110111111000000000000
000100001001000011100000000000011010111111000000000011
111001000000001000010111010000011001000011000010000000
000010000000000101000111110000011010000011000000000000
110101000000000001100111110000000000000000000000000000
010000000111010000000110010000000000000000000000000000
001000001100000111000110011001111100000010000000000000
000000000000000111000010001011001100010111100000000010
000001000000010111000111000000011001110000000000000010
000110101110000000010011110000011111110000000000000000
000000000000001001000010000101001110010111100000000010
000000000000000111000000000001011110111111110000000000
000010000000110000000010001101001100000110100000000000
000000000000111001000100001101111011001111110000000000
000000000000000000000010011001011011110110100110000100
000000000000000000000111101101001100111111110000000000
.logic_tile 10 17
000000000110001001100110001111111101011111100000000000
000000000000010001100011001101111111101011110000000000
111100000000000000000011011111011000011111100010000000
000000001010000101000010001001011100101011110000000000
010000000000011001000000011001001010000000000000000000
010000000001111011000011110011001111000110100000000000
000000001110001001100011000101101100001001010000000000
000000000000000001000010100000001110001001010000000000
000100000000010011100000010001011110001001010000000000
000000000000101111000010000001101111000000000000000000
000000000000011011100110010101011101010110100000000000
000000001000000101010010100001011011101000010000000000
000001000000001001000011100101011100111111100100000000
000010000110001001100100000000101101111111100000100000
000000000000000000000111010000011001111111000100100000
000000000000000111000111010000001010111111000000000000
.logic_tile 11 17
000000000000001111100111001111011100011111100000000000
000000000000000001000111101101101110111101010000000000
111001001000000001100111101001101000000110100000000000
000000100000000111000100000001011110000000000000000100
110000000000000011100010000011001001001001010001000000
110000000000000000000100000001111101000000000000000000
000100000010000001000111110011011011110110100000000000
000010100001010000100110000000101001110110100000000000
000010100000001111100011110111011010010110000000000000
000011100001001011010011111101011100111111000000000000
000000001000001101100000000101011101000000010000000000
000000000000000011100010010000001111000000010000000000
000010100000000101100110000001001101111110110000000100
000000001000001001100010010000001111111110110000000100
110000001100001111000111011000000000000000000101000000
110000000000001101100110010111000000000010000000000000
.logic_tile 12 17
000100100110001000000011101111101001100000010000000010
000101000000001111000011100001111101010100000000000000
111000000000100001100011110000011001110000000010000000
000000000000000111100010010000011000110000000000000000
000001001010000001000010000000011011000000110010000000
000000100000000000100111010000001011000000110001000000
000000000000001011100110010111001110001011100000000100
000000000000001001100111100000101011001011100000000000
000000001110000001000111001111111011100000010000000000
000100001010000000100100000001111110010100000010000000
000000000000010001000110011001011011100000010000000000
000000000000101111100010001001001101010100000000000001
000000000000000111100111101011001100001011100100000000
000000000000000000000100000011011011001111000000000000
001000000000100101110000001101001001001011100100000000
000000100010001111110010000111011100001111000000000000
.logic_tile 13 17
000000001100000111100110110111011001000001000010000000
000000000000000101100111010111001001010000100000000000
111100000000001001000000000111101000010111100000000000
000100000000000001100011111001111101000010000010000000
010010100000100111000111010111101110001001010000000000
110000000000010101000111010001011100001111110000000000
000000000000000011100000000101001111000010100010000000
000000000000000000000000001001011110010000100000000001
000001000000001101000110110011011100010110000000000000
000010000000000001100111010011001101111111000000000000
000100000001010001100010001111011111010111110000000000
000100000000100000000000000001001101111001110000000000
000100000000011111000111101101001011101001010000000010
000000000000101111100010000001011010000010000000000000
000000000000001001100111000000000000000000000100000000
000010100000000111100100000001000000000010000000100000
.logic_tile 14 17
000000000000000111000110000101001000000000010000000010
000000000000000000000000001101111111010110100000000000
111100000000000111000000011101111000100000000000000000
000100000110000011000010110101011101000000000000000000
110000001100000000000011011111001011100000010000000010
100000000000001011000010100111101011010100000000000000
000001000110001001100011101011011000010111110000000000
000010000000000001000000000001001100111001110000000000
000011000011010001000111001000000000000000000100000000
000001000000100001000100001011000000000010000000000000
000000000001000000000000000000000000000000000100000000
000010000000000000000010100001000000000010000000000000
000000000010000111000111110000000000000000000100000000
000000000000000000000111000111000000000010000000000000
000100000100001001000000001000000000000000000101000000
000000000000001011000000000111000000000010000000000000
.logic_tile 15 17
000010101110000111100000011111111100000000000000000000
000000000000000011100010110111111011110010110010000000
111000000011011011100111110000001011000011000000000000
000000100000100001100111000000001001000011000000000010
110000000000000101000111011111111100000000000000000100
110000000100000011000110110111111011011111000000000000
000000000000010101000011110101101101001001010000000100
000000000001001111000110000000001000001001010000000000
000010100000001000000000000001011011111111010000000000
000001000010001111000000001001001111101001000000000000
000000000000010001100111000001111011111111010000000000
000000000010000000010100001101111011101001000000000000
000000000001100000000111100000011100000011000101000000
000000000000110000000100000000001000000011000001000000
000010000000100011100110000000011000000011000101100000
000001000111000000000011110000001010000011000000000000
.logic_tile 16 17
000000000000000000000110001101111100000001000000000010
000000001000000011000011011001111001101011010000000100
111000000000001111000010010111011101111101110000000001
000100000000010111100111010000001010111101110000000000
110000000110100001000110000111111000110100010000000000
110000100110010011100000000000011011110100010000000000
000100000000001111000010010101011101010111100000000000
000100000000000111100111000101011000000010000000000000
001000000110100011100000000000011111111100110001100000
000000000000010000000000000000011010111100110000000000
000000100000010111000011111001011110001001000000100000
000011000000101001100010010111011111000010100000000000
000100000110000011000010010011001001110100010000000000
000100000000000000000011010000011011110100010001000000
010000000000000001000111110000011111000000110100000000
010001000000100001100110010000001100000000110010000000
.logic_tile 17 17
000000001010000000000000010101011000010110100000000000
000000000000000111000010100101011000000000010001000000
111001000000001000000111000111001001101110000000000000
000010000000000101000110000000011011101110000011000001
110000000000001011100000010000001101000000110000000100
010000000000000111000010010000011011000000110000000001
000100000001000101000111110101111110010010100001000000
000000000000000000000010000000011011010010100001000100
000000100000000000000111100000001101000000110001000000
000000000000000000000111100000011001000000110001000000
110000000000110000000000001000000000000000000100000000
100000000000010000000000001111000000000010000000000000
000100100000100001000000001000000000000000000100000000
000100100000010000110011010001000000000010000000000000
000000000110000000010110010000000000000000000100000000
000000001100000000000011001111000000000010000000000000
.logic_tile 18 17
000001000000000000000000000000001100000000110010000000
000000100001010001000000000000011000000000110000000000
111111100110000001100000010011101011000000010000000000
000110100000000000000011110000111100000000010000000001
110001000000011001000010101011101100101001010001100101
010000100001001011100100000101111000111111100000000001
000000000000000001100000000000011001110000000000000100
000000000000000000000000000000011101110000000000000000
000000000000000000000011110000011000000000110000000000
000000001100000000010111100000001111000000110010000000
000100000001000001000110111101001011000000010000000000
000000000000000000010011101111011100000000000000000000
000011100000100000000110001000000000000000000100000010
000000100001000000000000001111000000000010000000000000
000000000000000000000011110000000000000000000100000000
000000000100000000000111100101000000000010000000000000
.logic_tile 19 17
000000000001110101100110010011111110010110100000000000
000010001000010111000010001011001000101001000001000000
111010100000100001100111110001111111000001000001000000
000001000001000001000011110011011111000000000000100000
010001001110000000000000001001101011011111100000000000
010100100000000101000010010001111110101011110000000000
110000001000000111100110010000011000000000110000000000
100001000110010000100010000000011110000000110000000000
000100000001000111100000000111101001000010000010100100
000110100000100000100010010000111111000010000000000010
000000000110001001000000010111011010010000100000000000
000000000000000101000010101001011000000010100000000000
000000000000000111100000001111111001111101010000000000
000000000000010001100000001111101010101111010000000000
110000000001011111000010101011111010111110110100000100
010000000000101111100010101101101010101001010000000000
.logic_tile 20 17
000000000000000111100010000000011011111111000000000000
000001000000010000100011110000001110111111000000000010
111000000000000001100010100001001011111111000000000000
000000000000000000000110110101111000101001000000000000
110000000100000000000010001111101011100000010000000010
110000000000100001000111001101011010010100000000000000
000010000000000101000011101111001000100010110000000000
000001000000000101000010111101011001111111110000000000
000000000000000000000000000000011100000011110000000000
000000000000100000000000000000000000000011110000000000
000000000000001111000000000000001111110000000001000000
000000000000000001100000000000001011110000000000000100
000100000000000011000111100000011001000000110000000000
000100000000000000100100000000011001000000110000000000
110000100000000111000000000000000000000000000100100110
010010100000000001100000000001000000000010000000000010
.logic_tile 21 17
000010000000000001000011100000000000000000000000000000
000001000000000000100100000000000000000000000000000000
111000000000001000000111110000000000000000000000000000
000000000000101111000111000000000000000000000000000000
110000000000000000000000000000001111110000000000000000
110000000000000000000011110000011000110000000000000001
000000001000001000000000000000000000000000000000000000
000000000000001101010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
001000001100000000000000010011011100000110100000000000
000010000000000000000011101101111001001111110000000100
000000000000000000000010000001011001100000010000000000
000000000000000000000011110011011001010100000000100000
000000001100000000000000001000000000000000000101000000
000001000000000000010000000101000000000010000000000000
.logic_tile 22 17
000000000000000000000010101101111110010110000000000100
000000000000000000000010010011101001111111100000000000
111100000001001111100000000000000000000000000000000000
000101000000000001100000000000000000000000000000000000
000000000000000111000010000111001011100000010000000000
000000000000001111100000000111101000010100000000000001
000000000000000101100000010000001111111111000100000010
000000001110000101100011110000011000111111000000000000
000000000000000011000111101011101100001011100100000000
000000000010000000100000000101101010001111000000000000
000010000000000000010010010111111100111111100101000000
000001000000000111000111101011111001101001010000000000
000000000000000001000010010111011011111110110100000010
000000000000001001000110111101001101101001010000000000
000000001010000000000010000000000000000000000000000000
000100000000001001000100000000000000000000000000000000
.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111010100010000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001100000000000000000011100000000110000000000
000000000001010000000000000000001101000000110000000000
000100001010000000000111100000000000000000000000000000
000001000000010000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000001000000000000000000110000000
000000001100000001000000000111000000000010000000000000
.logic_tile 24 17
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001001001010000000000000000000000000000000000000000
000010000000100000010000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
110000001000100000000000000000000000000000000000000000
001000000000100000000000001000000000000000000110000000
000000000000010000000000001011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000011000000000111000111000000000000000000000000000000
000011001010000000100100000000000000000000000000000000
000101000000000000000011100000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000001001000100000000000001000000000000000000100000000
000001000000000000000000000011000000000010000010000000
.ramb_tile 25 17
000100000000000000000000000000000000000000
000000011010000000010000000011000000000000
111000000000100000000000001000000000000000
000000000000000000010010010111000000000000
000000000000000000000111010000000000000000
000000000000100000000010111101000000000000
000000001001010000000000000000000000000000
000010100000000011000000000011000000000000
000000000000000001000000001101100000000000
000100100000001001100000001111000000100000
000010100001110000010011011000000000000000
000001000000101001000111001011001110000000
000000000000001000000000001000000001000000
000000000010001101000011001011001001000000
110010100000000000000010000000000000000000
010000000001001001000100001111001011000000
.logic_tile 26 17
000000000000100001000000000111011000110100010101000000
000000000001001111000010010000101010110100010000000000
111000001000001011100111100111111000110100010100000000
000110000000001111100100000000001110110100010001000000
010100000000000001000011100000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000100111000011100111111011110100010100000000
000000100100011001100111110000001001110100010000100000
000000000000100001000000000111001100110100010100100000
000000000001000000000000000000101000110100010000000000
000000000000000000000000000111111010110100010110000000
000010100000000001000000000000011000110100010000000000
000001000000101000000000000111011010110100010100000000
000010100000001111010010000000101001110100010000100000
000000000000000001000000000111111101110100010100100000
000000000000000000000000000000001011110100010000000000
.logic_tile 27 17
000010000001011000000110010001101000110100010100000100
000010100000101011000010000000011000110100010000000000
111000000011010001000010010001101000110100010100000000
000000001100000001000111010000011100110100010000000000
010000001110001000000000000001111101110100010100000000
100000000000001011000000000000011001110100010000100000
010010101000110000000000000001111100110100010100000000
000000000000010000000000000000001010110100010000000000
010001001010000011000000000001111000110100010100000000
000010001100000000000000000000011000110100010000000000
000000100000001000000110100000000000000000000100000000
000000000000000001000100000000000000000010000010000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 17
000100000000000111100000000000001100000011110001000000
000100000000000001100000000000000000000011110010000000
111000001100000000000000010000011010000011110001000000
000000000000000000000010000000000000000011110010000000
110000000001010001000000000000011010000011110000000000
110000000000000000010000000000010000000011110010000000
000000000000101001100010010001111010000010000000000001
000010000001001101000110000011101101000000000000000000
000010100000000001000111100001011111111000010000100000
000000000000000000100100000001001011110000000000000000
000001000000100000000000000000000000000000000100000000
000000100001000000000000000111000000000010000000000000
000001001111111000000010000000000000000000000100000000
000000100001010111000000000101000000000010000000000000
000000100000001000000000001000000000000000000100000000
000100000010001111000000000101000000000010000000000000
.logic_tile 29 17
000000000001000000000111000000011000000011110011000000
000000000001010000000011110000010000000011110000000000
000010000001110000000110100000011110000011110000000010
000010001001100000000011010000000000000011110000000001
001100000000000000000000000011111100110000000000000000
000100000000000000010000001011101100001111110000000000
001001000010101000000010100000001000000011110001000000
000010001011010001000000000000010000000011110000000000
000010100000000000000111110001001110000010000000000000
000000000000001111000011101111101110000000000000000000
000010001011001011000110100000011000000011110001000100
000001000000001001000000000000010000000011110000000000
000000000000100011000011101111111100111000010000000000
000000000000011001000000001101011101110000000000000000
000011000100100001000110100011111111100000000000000000
000110100001011111100100001011011010000000000000000000
.logic_tile 30 17
000000000000000000000000010101000000000000001000000000
000000000000000101010010100000101100000000000000000000
111001100011000000000000000001001001001100111100100000
000011100110000000000010100000001011110011000000000001
010010000001010000000000010011101001001100111110100000
100001000000100000000010100000001001110011000000000000
000001000000100000000000010000001000001100110100100000
000010100101000000000010100000001100110011000000000000
000000000000000011100000000000000000000000000000000000
000100000000000011100000000000000000000000000000000000
001011100100000011100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000110000000000000000001000000001100110100000010
000000000000000000000000000000101110110011000000000000
.logic_tile 31 17
000010100000000000000000000111100000000000001000000000
000010000000000000000000000000001100000000000000010000
000000100100100000010011000011100001000000001000000000
000000000000010000000000000000101011000000000000000000
000000000000010011000000000000000001000000001000000000
000000000000000000100011010000001111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000011000010110000001010000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000001101000000000000001010000000000000000000
000000000000000000000000010000000000000000001000000000
000001000000000000000011010000001011000000000000000000
000000000000100111100000000000000000000000001000000000
000000000001000000100000000000001110000000000000000000
000010000000001000000010000000000001000000001000000000
000000000000001011010100000000001001000000000000000000
.logic_tile 32 17
000010000000010011000000000000000001000000001000000000
000111100000101111000011010000001010000000000000010000
000000000000000011000011000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000010000000000000000000001000000001000000000
000000001010101011000000000000001111000000000000000000
000000000000000111000000000000000001000000001000000000
000000001010000000000000000000001001000000000000000000
000010001011010000000000000000000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001110000000000000000000001000000000000000000000
000000000000000000000011100000000000000000001000000000
000001001000000000000000000000001010000000000000000000
.io_tile 33 17
000000000000000000
000000000000000000
000000000000000001
000000000001100001
000001011000000100
000000000000000100
001000000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000010000
000000000000001000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000000000001001100110010000001000001100111100000001
000000001000000001000010000000001000110011000000010000
111000000001001001100110010000001000001100111100000000
000001000000100001000010000000001000110011000001000000
000010100001000000000000000000001000001100111110000000
000000000000000000010000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000001000000000000000000000000001001001100111100100000
000010100000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000100
000010001010000000000000000000001000110011000000000000
000000000000100000000000000000001001001100111100000000
000000000001000000000000000000001001110011000001000000
110100100001010000000000000000001001001100111100000000
000101000110000000000000000000001001110011000000000000
.logic_tile 2 18
000000000000000000000111110000001000001100111000000001
000000000000000000000111100000001111110011000000010000
000000001110010000000000000000001001001100111010000000
000000000000000000000011110000001110110011000000000000
000000000000101000000000000000001001001100111000000000
000000000001000011000000000000001011110011000010000000
000000000000000000000111100000001001001100111000000000
000000000000000000000000000000001111110011000000000100
000010000000000000000000010000001000001100111000000000
000000000010000000000010100000001001110011000001000000
001000001010010000000000000000001000001100111000000000
000000000000100000000000000000001010110011000000100000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001101110011000000000000
001000000001011000000000000001101000010111110000100000
000001000000000101000011001001100000010100000000000000
.logic_tile 3 18
000000000001010000000000010000000000000000000000000000
000000000001110000000011110000000000000000000000000000
111011000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010110100000000000000000000000011110000011110000000000
010100000110000000000011010000010000000011110000000000
001000100000000000010000000000011100000011110000000000
000010000000000000000000000000000000000011110000000000
000000000000100000000111100000001010000011110000000000
000000000000010000000000000000010000000011110000000000
000010000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000000000000000010000000000000000000100000100
000000001010000000000010111011000000000010000000000000
.logic_tile 4 18
000000000001010000000110010011011100001011100001000000
000000000000100000000011000000111101001011100000000000
111010000001000001100110000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
001000000000010000000000000111001010101001110100000000
000000000000000000000000000000001001101001110000000100
000010000000000000000111110000000000000000000000000000
000001000000000000000111110000000000000000000000000000
000001000000001000000110100111101011101001110100000001
000010000101011111000000000000101000101001110000000000
000000000111100111000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
111010000000000000000111000000001011000000110100000000
010000000000000000010100000000001001000000110000100000
.logic_tile 5 18
000000000110000011100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
111000001010100001100110000000011000000011110000100000
000000100010000111000000000000000000000011110000000000
110011100000000000000000000000000000000000000000000000
110001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000000000000000000000000000001011010001011100001000000
000000100000000000000000000000001110001011100000000000
000100000000000000010000000000001001111100110100100000
000101000000000000000000000000011000111100110000000000
000000100000000111100111000000000000000000000000000000
000001000110000000100100000000000000000000000000000000
010000000000000000000010000000011111111100110100100000
100000100000000000010100000000011001111100110000000000
.logic_tile 6 18
000000001010001001000000000000011011110000000000000000
000000000000001111110000000000001111110000000000000000
111000001110101001000011100000011010000000110001100000
000000000001001111000010000000011000000000110000000000
110001000000000001000010100111101011100000000000000000
110000000000010000100110110000011001100000000010000000
000010100000000101000011110101001101000110100001000000
000010000000000111000011100000011001000110100000000000
110001000001010011100000000011011011111110110010000000
100000000001010000000010010000011010111110110000000000
110000000111100000000110000001011101000000010000000010
100000000110001111010000000111001000000000000000000000
000000000100000001100111100001111110101001000000100000
000000000000000111000000000000011011101001000000000000
010000000110001000000111010101001111101000010100000000
010000000101011011000110110001001101111100110000100000
.logic_tile 7 18
000000000000101001000011110111101000001011100000000000
000000000000010111100010110000111000001011100000100000
111000000000000000010000000011011000010110100000000000
000000000000100111000000001101101100100000000000000010
110000000000001001000000011111001101010110000000000000
110000100011010101100010110011011110111111000000000000
000000100000001000000111000111001011010100100000000010
000000000000001111000000000000001100010100100000000000
000010000010000111000011110000011011110000000011000000
000001000001000000000010000000001101110000000000000000
000010100000001111000000000000001111000000110010000011
000000000000000011000010010000001100000000110001100000
001000000000101111110010000111101011000010000000100000
000000000000001011000100001001001011010111100000000000
000001000000001011110000000000000000000000000100000000
000000000000000101100011110001000000000010000000000000
.ramt_tile 8 18
000001110000000000000000001000000000000000
000111011110000000000000001101000000000000
111000010000010000000000001000000000000000
000000010000000000000000001011000000000000
110000000010000111100000011000000000000000
010000000000000000000011000111000000000000
000010101100100011100111000000000000000000
000001000000110000100100001101000000000000
000010100000100000000010000111000000000000
000000000011000000000011100111100000000000
000000000001010001000010000000000001000000
000000100000110000000110001011001110000000
000000000001110001000000011000000000000000
000010001100010000010011101011001010000000
010000000000001001000000011000000001000000
110010101010001011100011110011001111000000
.logic_tile 9 18
000100001000000000000110001001101001000010000000000000
000000001010000000000000001101111100010111100010000000
111000000000001111100111011101011000101001010001000001
000000000000000011100111110001011011111111100000000000
110000000001000101000000011011111011000110100000000000
110000000101110000100010000101011000001111110000000000
000000000000100111000111110000001111110000000000000000
000000000001011001000010110000001010110000000000000000
000000000000000101100000001111011101010110000000000000
000010000110000000100011111111011101111111000000000000
000000000000000011100011100000001100000011110000000000
000100000010000011000011110000010000000011110001000000
000101000000001001000111001000000000000000000100000000
000010100000001011010000000111000000000010000000100000
000001000000100111010010000000000000000000000100000000
000000000001000000100100000011000000000010000000000000
.logic_tile 10 18
000110101001000011000000000000011001110000000001000000
000001000001100000000011100000001111110000000000000100
111000000000001111000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
010010000001000000000000000000000000000000000000000000
000000000000000011100000000001101111010110100000000000
000000000000000000100011100001011011100000000000000000
000000101011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
001000000000000000000010101000000000000000000100000010
000000000000000001000000000101000000000010000000000000
000100000001000000000111000000000000000000000110000000
000000100000100000010100000111000000000010000000000000
.logic_tile 11 18
000100000000100001000010100000000000000000000000000000
000000000110000000000110110000000000000000000000000000
111000000000001000000000000011111110000110100000000000
000000000000001011000000000001011100001111110001000000
110001000000100000000010100000001011000011000000000000
110000100001010000000110110000011111000011000000000000
000000000110000000000000010011001011000000000000000000
000000001000000000000010001111011111000010000000100000
000101000000001111000000001101101001010110100000000000
000010001100011011000000001111111000100000000000000000
000000000000000101100011000000001001110000000000000000
000010000000000011100100000000011101110000000010000000
000000000001001111100011110111011111010110000000000000
000010101010101011100010000111001110111111000000000000
000000000000001011100111101000000000000000000100000100
000000000000001011100011110011000000000010000000000000
.logic_tile 12 18
000000000000110000000110111111011100000010100000000100
000000000000100000000111010101111010010000100000000000
111000000000001000000111100000001111111100110000000010
000000000000000001000100000000011001111100110000000000
001001000000000011000111000011011111100000010000000010
000010000000001011000100001001111011010100000000000000
000100000000001111000110010011011110000010100000000010
000010000000000101000011100011101001010000100000000000
000000000001010101100010000000001110110000000000000000
000000001010000000100010110000011011110000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000011100000000001000110001101011011101001010000000000
000001101010000000000010110001001111111111100010000000
000000000001011111100111101011101111001011100100000000
000000000000100111000111111101001110001111000000000000
.logic_tile 13 18
000000000000100011100111110000011001000011000000000000
000001001110010111000111110000011010000011000000000100
111010100000000111000111101001111110000000010000000100
000001000000001111100111011101001100000000000000000000
000000000000010111100000010000011111110000000000000000
000000001010101011100010000000011111110000000000000000
000000000000000111100110010011101100100000000000000000
000001000000000000000011111111111110000000000000100100
000000001100001111100011110001011011000010000000000010
000000000000000111100110000000011001000010000000000000
000000000110001000000010010011101000000000010000000010
000000001010000001000010101001011011000000000000000000
000010000000101000010000010011111001100000010000000010
000001000000000001000010110011101011010100000000000000
000000000000000001000010100001001010001011100100000000
000000000000000000100010101011001010001111000000000000
.logic_tile 14 18
000000000000010011100010000111011011110100010001000000
000000000000000000000111100000101110110100010010000000
111010100000000000000111100111101010010100100000000000
000101000000001001000010110111111101111100110000000000
000001000000010000000011100111111010010100100000000010
000010101101110000000110001001011110111110110000000000
000000000000001001000000010011101011010100100001000000
000000000000000001000011010111011111111100110000000000
000000000001010000000111100001011101001011100000000000
000000000100001011000100000000101111001011100000000000
000100000001011111100000000101111000000010100000000100
000110100010000111000011011001011101010000100000000000
000000000000001001000010000001011100000010000000000000
000000000001011001100010011111001100000000000000000000
000001000000000001100111110001111101001011100101000000
000000100000001001000010111101011001001111000000000000
.logic_tile 15 18
000000000000000111100111111001001111000110100000000010
000000000010100000000110111011111110001111110000000000
111000100001010011000000000101101001000010100000000000
010011100000000000000000000111011110010000100000000000
010100000000000011010111100011101100100000010001000000
110100000010100000100000000111111100000010100000000000
000010000010010111000010011101011010011111110000000010
000000000000100111100011100101011001101001010000000000
000010101000111000000111001001111011010100100000000000
000001000000110111000100000111011100111100110000000000
000000100000001001000011011000000000000000000100000000
000001000010001101000011100011000000000010000001000000
000000000000001111000011000000000000000000000110000010
000000001110001011000010001111000000000010000000000000
000000000000001001000000000000000000000000000100000100
000001001010001101100000000001000000000010000001000010
.logic_tile 16 18
000000100000011101110011110101101101001011100000000000
000001000000101111100111110000101011001011100000000010
111110000100000111100010111001101100001001000000000000
000100000000000111000111110001101000000010100010000000
010000000000000101100011100011101011000001000010000000
010001001111011111000111111101111101101011010010000001
000100000010101001100011110111111101110100010000000000
000000000001011101100011110000001100110100010010000000
000010100010001111000111001101011110010110100001000000
000001001110001011100010010001001101101001000000000000
000001000000001001000010000101101011000001000011000100
000000000010000111000011101001001010101011010000000101
000000000110000000000010000101111000001001000001000000
000100000000000000000000000001111111000010100000000000
000110101001010011100000000000000000000000000101000000
000101001110001111000000001011000000000010000000000000
.logic_tile 17 18
000000000100001000000011100001011011100000010000000010
000000000000001111000111110001101010010100000000000000
111001000100000001110010000011101000000000010000000000
000010101010000000000111100000011100000000010001000000
000000000001001111000011110000011101000000110000000000
000000000001011111000110010000011100000000110010000000
000100000001011011000000010101011001100000010000000010
000000000001111111000010000101111000010100000000000000
000100000000000111000111000101011011100010110000000000
000000000000000000000100000000111110100010110000000000
000100000000001000000010000101011111001011100100000000
000100101010011111000000001111011001001111000000000000
000000000110011111100000000011011110100010110110000100
000000000000101111000011110000101110100010110000000000
000001000001011111100010000000000000000000000100100000
000000100000100001000100000111000000000010000000000000
.logic_tile 18 18
000000000000000000000000011001111010000001000000000001
000000000010000000000010000011001001000000000011000000
111000000110001001000110000000011101110000000000000000
000000000000000001000010000000011001110000000000000000
000010100000000011100111000101011011000110100000000000
000101000000000001100010100111111100001111110000000000
000000000000001011100000000000001010111100110000000000
000000000000000001000010010000001100111100110000000001
110001001010000001100010000101001010100001010000000000
100100000000001001010010000000011011100001010000000000
110011100000000011100000000001111000000001000001000000
100001000010000001000010010000101111000001000000000000
000000000000100111000000010011011100000000000000100000
000100000001000000100010000011101101010100100000000000
010010101010000000000000000000000000000000000100000000
110010100000000000000000000011000000000010001000000000
.logic_tile 19 18
001010000000000001100000010000011001111100110000000000
000000000000000000000011110000011101111100110000000001
111001000001000000000011110011011101101000010000000000
000000000000010000000110000000011001101000010000000000
110000000000100000000110000111111111111100110000000000
010100001111000000000000001101011111101000010001000000
000000000000001000000000000000001001000011000000000000
000000000110011011000000000000011010000011000000000010
000100000100101001000110101001011100010110100000000100
000100000001001011110011001001001111101000010000000000
000000000000000101000110010011011110000001000000000001
000000000000000000000111110011001101000000000000000000
000000000000001111000110100111001110100010110000000000
000000001010100011100011010000011110100010110000000000
000000000000100101000110111000000000000000000100000010
000000000000011001000010101011000000000010000000000000
.logic_tile 20 18
000010000000100101000010100000011100110000000000000000
000001001011010111000011110000011100110000000000000001
111000100000000001000111000101101111000001000000000000
000010100000000101000010100000011001000001000000000000
010000000001001111000110100101001100000000010000000010
010000000000100101100000000000011000000000010000000010
000000000000000111100000010011001110000001000010000000
000000100000000000110010000000101110000001000000000000
110000000110001001100110000000011000001111110000000000
100000000000001111000010100000001010001111110000100000
000110100000000001100010000011111011101000010000000000
000101001100000000000111001001101011010110100000000000
000001000000101101100111100001001101010110110100000000
000010000000011111000000000000001001010110110000000000
010011000001110000000000001101001111010110110100000010
010010000001110001000000000011111110101001010000000000
.logic_tile 21 18
000001001110000001000000000000011001000000110001000000
000000000000000000000000000000011011000000110000000000
111000000001100000000011000000011110000000110000000100
000010100010100000000100000000011111000000110000000010
110000000000000000000011100011111010000110100000000000
010000000000000000000000001101011111001111110010000000
000011000000001000000010010011001111100010110000000000
000011101000001111000010110000001010100010110000000000
000000000001001000000000000000011011000000110000000010
000010100000100111000011110000001011000000110000000000
000010100000101111000000000000000000000000000101000000
000011000000000101100000000001000000000010000000000000
000000000000100011000011111000000000000000000100100000
000000000001010000100111010011000000000010000000000000
000010000000110000000111011000000000000000000100100000
000000100000110000000110101111000000000010000000000000
.logic_tile 22 18
000100000000000000000000000000011100110000000010000000
000100000000000000000000000000011110110000000001000000
111000101110000000000011000000011111110000000000100000
000001000001010000000000000000011001110000000000000010
110001000000000000000111100000000000000000000000000000
010010000000000000000100000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000100000000000000000010000000000000000000100000000
000000001010000000000011001101000000000010000000000000
000000000000101000000010000000000000000000000000000000
000001000101010011000100000000000000000000000000000000
000000000000000111000000001000000000000000000100000000
000000000001010000000000000011000000000010000000000000
000010101100010000000010000000000000000000000000000000
000001000000100000000100000000000000000000000000000000
.logic_tile 23 18
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111001000001010111100000001000000000000000000110000000
000010000001100000100000000001000000000010000000000000
110000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001111000000000010000010000000
000100000000100000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 24 18
000100000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000001010000000000000000000011010111111000101100000
000000100000000000010000000000001101111111000000000001
111000000010000001000000000000000000000000000000000000
010000000000000000110000000000000000000000000000000000
000000000100100011100000000000000000000000000000000000
000010000010010000100000000000000000000000000000000000
000100100000001000000111010000000000000000000000000000
000000000001001011000011010000000000000000000000000000
001101000000001001010011000000000000000000000000000000
000100000110000111000000000000000000000000000000000000
000000000000011000000000000011101111101001110101000000
000000000000101011000000000000001100101001110000100000
000000000000000000000000000101001101101001110100000000
000000001110000000000000000000001101101001110010000010
.ramt_tile 25 18
000011111100000000000111111000000000000000
000001010000000001010111110111000000000000
111010110000100000000000000000000000000000
000000010000010000000000001011000000000000
011000000000000000000011100000000000000000
010000001110000000000000000011000000000000
000001000000000001000000001000000000000000
000000101110000111100000000011000000000000
001000000000000000000010000111000000000000
000100100000000111000100000001100000010000
000000000001110001000011001000000001000000
000000000000110000000100000111001101000000
000000000001110000000010000000000000000000
000000000001100000000010001101001111000000
010000001100000001000000001000000000000000
110000100000001011000000000101001001000000
.logic_tile 26 18
000100000001100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000001110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000001110000000000111001000000000000000000101000000
110010100000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000100000000010000000000000000000000000000000
000110001100000000000100000000000000000000000000000000
000010001110100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
001001000000000000010000001000000000000000000100000010
000010100000000000000000001011000000000010000000000000
.logic_tile 27 18
000001000111000111000000000000001100110000000010000000
000010100000000000100011100000001100110000000000000000
111000000000100000010000010001101001100000000000000000
000000000000000000000011100001111011000000000000000000
010010001111000000000111000000000000000000000000000000
110001000000100000000100000000000000000000000000000000
000000100000000000010000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
001100000000101001100000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000101000000
000000100000000000000000001111000000000010000000000000
000000000000110000000000010000000000000000000000000000
000000001010110000000011100000000000000000000000000000
000011000000010000000000001000000000000000000101000000
000010000000101001000000000111000000000010000000000000
.logic_tile 28 18
000000100001010000000110001101101101000001000000000000
000001000000100000000000001111111011000000000000000000
111000000111000000000111001101001110110000000000000000
000000000000000001000100000101001110001111110000000000
010000000000000101010011100111011001111000010000000000
100000000000000000110000000111011100110000000000000000
010000000000101001100010100001101110110100010100000000
000000000000000001010011100000001111110100010000000000
000010100000010000000111010000000000000000000100000000
000001000000000000000111010000000000000010000000000000
000010000000001001000000000001101011110100010100000000
000010001010000001100000000000011100110100010000000000
000000000000001001100000011001001110100000000100000000
000000000000001011100011110001111101111001010000000010
000000000000000000000110100001111011110100010100000010
000000000100000000000000000000001100110100010000000000
.logic_tile 29 18
000010000000100001000010001011011000100000000010000000
000001000000110111100011110001111100000000000000000000
111000000000001011100010100101101010100001000000000000
000000001000000001000010010000001011100001000000000010
010010001110000001000000000000011000000011110010000000
010011100000000000000010010000000000000011110000000000
001001000000100001100000000000011100000011110010000000
000010000001010000000000000000010000000011110000000000
000000100001001000000110001001001110000001000000000000
000000100000001111000110010011001010000000000000000000
000000001100001000000110011011011001000011000000000000
000000000000000011000111001111111101000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000101
000010100000000000000000000000000000000000000100000001
000010000000000000000010101001000000000010000000000010
.logic_tile 30 18
000100000000001001100010010000011110000011110000000000
000000000000000111000110000000010000000011110001000000
111000001110010111000010000111111100110011000000000000
000000001000000000000111111011101001000000000000000000
010100000000100111100111000101011000110011000000000000
100000000000010001100000000001011110000000000000000000
000000000000011001100011111101011011100000000000000000
000100000100100001000010000101101101000000000000000001
000001001010000000000010000001011010100000000000000000
000010000000010000000100001001011010000000000000000000
000000000100001000000110000111111001111111000000000000
000000000110001101000100000111011000000000000000000000
000010100000000011100000001111111001111111000000000000
000001000000000001110000001101001001000000000000000000
000000100001001111000111000000000000000000000100000000
000000001000100111000010010000000000000010000000100000
.logic_tile 31 18
000010000000000000000000000000000001000000001000000000
000011100110000000000000000000001100000000000000010000
000000000000000011100000000000000001000000001000000000
000000000010001001100000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001110000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000001011000000000000001100000000000000000000
000000000001001011100000010000000001000000001000000000
000000100000101111000011110000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000011000000000000001000000000000000000000
000001000000000000000000000000000001000000001000000000
000010100000000000000000000000001100000000000000000000
.logic_tile 32 18
000001000000100111000000000000000000000000001000000000
000010000000011111000011110000001000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000100000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000100000100000000000000000000001100000000000000000000
000000100000010000000000000000000001000000001000000000
000000000010100000000000000000001110000000000000000000
000000000001010011100011100000000001000000001000000000
000000000000000011000000000000001111000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001100000000000000000000
000000000111000011100000010000000001000000001000000000
000000000010000000100011000000001101000000000000000000
.io_tile 33 18
000000000000001000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000010000
000000000000000000
000000000001000000
000000000001000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
001001000000001001100110010000001000001100111100000000
000000101000000001010010000000001000110011000001010000
111011100010011001100110010000001000001100111100000100
000010101000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000010000000000001001110011000000000001
001000100001010000000000000000001000001100111100000000
000001000001110000000000000000001001110011000000000000
000001000001100000000000000000001001001100111100000000
000000100000010000000000000000001000110011000000000000
000010100000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000100000000000000000000000000001001001100111110000000
000100000000000000000000000000001001110011000000000000
111000000000010000000000000000001001001100111100100000
000000000000000000000000000000001001110011000000000000
.logic_tile 2 19
000001000000000111100011001001001010101111000010000000
000001000000000001100010001001011011000110000000000000
000000001000000011100000000001011110001001010000000000
000000000000000000000011110000101001001001010000000000
000000001100000001100110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001100000000001001110001001010000000000
000000000000000000000000000000011001001001010000000000
001000001100100000000000001001011001101111000000100000
000000000001000000000000001001001010000110000000000000
000010000000000011100000000111011110001001010000000000
000001000000000000000000000000011001001001010000000000
000000000110000001000110001001011100101111000001000000
000000000000000000110100001001001010000110000000000000
000001000000000111100110000000000000000000000000000000
000011000000000000110100000000000000000000000000000000
.logic_tile 3 19
000100000000000000000111110000000000000000000000000000
000100000000000000000111110000000000000000000000000000
000000000000000001100000000011101001101111000000000000
000000000000000000000000001001011000000110000000000001
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000110100001000000000000000000000000000000000000000000
000101000000000011000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000111001011001001010000000000
000000000000001111000000000000101010001001010000000000
000000000000100000000110100000000000000000000000000000
000001001110000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 4 19
000000000000000011100010000000000000000000000000000000
000000100001010000100110000000000000000000000000000000
111000000000000000000111010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
110000000110000000000000010011001101001001010000000000
010000000000000000000010000000011011001001010000000000
001000000000000001000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100111000111101001011001101111000000100000
000000000001010000000110001011111001000110000000000000
000010100000000000010111101001011010101111000000100000
000000000000000000000111111111101011000110000000000000
000000000000000000000000000111111101001001010000000000
000000001100000000000000000000011011001001010000000000
110010000001000000000000000000000000000000000100000010
000000000000101001000011110001000000000010000011000000
.logic_tile 5 19
000000000000000000000000000101011001111110110000000000
000000000000000000000011100000101000111110110000100000
111000000000001111100000000000000000000000000000000000
000000001000000001100000000000000000000000000000000000
010001000000000000000011110000011101001111110010100100
010010000000000000000010000000001010001111110000000001
000000101110000001100000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000001000000000000000011000011011110101001010000000000
000000100000001001000000001101101100010100100000000000
000000100000000111100000000000000000000000000110000000
000000000000100000000000001101000000000010001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
.logic_tile 6 19
000100001101010000000000000000011010000000110000000000
000000100000001101000010110000011011000000110000000000
111000001010000001000000010000011001110000000000000000
000000000000001101000010000000011000110000000010000001
010000000000001000000010100101011101000000010000000000
100000000000000001000110111111111011000000000000000000
000000000001011101000011110000011110110000000000000010
000000000000100001100010000000001110110000000000000000
110000000000000000000011101011101101111111100000000000
100010101011000000000000000001111011111111110001000000
000101000000001000000010001001011110101000010000000000
000010100000001011000111010101011101010110100000000000
000001000000000000010011110011101101000000010000000000
000000000010001001000010001001111011000000000000000000
110100000000000001100010000011111010111110110110000000
010100000000000000000100000101101111111111111000000000
.logic_tile 7 19
000001000000100011000010001101011101010110100000000000
000000101000000000100100000001011100101001000001000000
111000000000001111000010100011001010010110100001000000
010000000000001101000000000111111001100000000000000000
110001000000100000000010001001111100010110000000000000
110000000000010111000011010101001100111111000000000000
000000000000000011100000000111101010010110100001000000
000000000000000000100000000111111000100000000000000000
000000001010101011100000011101001011010110100000000000
000000000001010011100010000001011100101001000000100000
000000000001100011100110001000000000000000000100000000
000001000000000001000000001001000000000010000001000000
000100100001110111000011100000000000000000000100000010
000110000000111001100000000111000000000010000000000000
000001000000000000000011000000000000000000000100000000
000110100000000000000100000011000000000010000000000000
.ramb_tile 8 19
000111100111010001000000010000000000000000
000110011100010000000011001001000000000000
111000000000001000000000000000000000000000
000000000000000011000000000001000000000000
000000000110000000000000000000000000000000
000001000100100000000000000011000000000000
000000000000000000000000001000000000000000
000100000000000000000010001011000000000000
000010100001010000000000010011100000000000
000001100000101001010011111011000000000000
000000000000001001000111000000000000000000
000000000100001111000100000111001111000000
000000000110000111000000011000000000000000
000000000000011001000011000011001110000000
010100001100000000000000001000000001000000
010000000000000000000010011101001111000000
.logic_tile 9 19
000000000001000000000011101101101100101001010010000000
000000000000100011000011101111101001111111100010000000
111010000100001001100010100001111010010110100000000000
000100000000001011000010110101011001101001000000000000
110110001010000111110011100011011101000000010000000000
010000101011000011100000000011101110010110100000000100
000000000001001111100111111111011011101001010000000010
000000000001011011100110000001101101111111100010000000
000000000000001111100010000000001001000000110000000000
000000000000000111100111100000011001000000110001000000
001000001111010111000111100000001010110000000000000000
000101000000000000100100000000001110110000000000000000
000110100000000000000111100101101110010110100000000000
000100001010101111000011110001011011101001000000000000
000101000000000111100110101000000000000000000100100000
000010100000000000000100001001000000000010000000000000
.logic_tile 10 19
000010100001000101000111100000000000000000000000000000
000001000110000000100000000000000000000000000000000000
111010100001000000000011010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
110000100000000111100010100000000000000000000000000000
010001000000000000100000000000000000000000000000000000
000100000000000011100000000101001010101001010000000001
000100000000000000100000001001011000111111100000000001
000000000001010000000111010111101101110110110100000000
000000001110101111000011110011111001111101011000000000
000000000000001000000110010000000000000000000000000000
000000001110000001000011100000000000000000000000000000
000000000000100000000000000111111101110110110100000000
000000000110011111010000000011111010111101011000000001
110000001110000000000000010011111101110110110100000000
000000000001010000000011100111101001111101011000000000
.logic_tile 11 19
000000100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111010000010000111000000000000011111000000110000000001
000001000000000000100011100000011000000000110001000100
010110000001000000000010000011001111000000010001000100
000000100001110000000100000000101001000000010000000001
000000001100000001000110000000011011110000000000000100
000000000000000000100011100000001011110000000001000010
000000000000000011000111100101101101000001000000000010
000010100000000000100100000000111101000001000000000000
000001000001010000000000000000000000000000000000000000
000110100000100000000010010000000000000000000000000000
000101000000000000000000010111001100110100010000000010
000010000000001001000011100000101011110100010010000000
110000101100000000000111100000011010000011110100000000
000001000000000000000000000000010000000011110010000000
.logic_tile 12 19
000100000000000111100110000001001000110100010000000000
000000000001000011000000000000011101110100010001000000
000000000001000000000110001011101101001001000000000000
000000000000000000000011101011001001000010100000000001
000010100110000111100010100111001110110100010000000000
000000000000000101000100000000101111110100010000000100
000000000000000000000111101101111111010111100000000000
000000001010000011000011100101111011000010000000000000
000000000010000000000010000000001100110000000000000010
000000000000001001000011110000011011110000000000000000
000000000000000001100011100101001101111000100000000000
000000000000001001100000000000001001111000100010000000
000000100000000000000110000000001011111100110000000101
000001000000001111000010010000001001111100110000000000
000000100000000011000011001001011111010111100000000000
000001100000100000100100000101001100000010000000000000
.logic_tile 13 19
000001100000001111100010001011101000000000010000000010
000011000000000101000011011111111011000000000000000000
111000000000001001100111111011011001010111110000100000
000000000000000001000010100011111111111001110000000000
000001000000001001000111110001011000100010110000000000
000010000000001101000110000000001000100010110010000000
000000100000000111100000010011011111000000010010000001
000000000000100000000010000000101001000000010000000010
000000001000100111100000010001011010100010110000000000
000000101111010000000011100000011010100010110000000000
000010001110000001000110110111011100111111110110000010
000000000100000000100011011111111011101011010000000000
000000000100001000000111110111001101010111100100000000
000100001100001111000011110000001000010111100001000100
000011000000110111000110100001011010101011010100000100
000011100001100000100111000000101010101011010010000000
.logic_tile 14 19
000000000000000000000010100011011001110100010000000000
000000000000001011000110000000001011110100010001000000
111101000000000001100111101011001000100000010000000100
000110000000011101000000001001011010000010100000000000
110000001110001101000011100000001010000000110000000000
110000000000000011000010010000011011000000110000100000
000000000001110000000111000101001101011111110000000100
000000000000110000000100001011011100101001010000000000
001001000000000111100111110111011111000010100000000010
000000000001001001000110110001011110010000100000000001
000011101001010011100000000001011000001011100000000000
000000000000000000100000000000001111001011100000000000
000001000000000111100010000000001000000011110100000000
000000100000001001100011100000010000000011110000100100
000100000000000101100000000000001110000011110100000010
000000000000000000100011000000000000000011110000000000
.logic_tile 15 19
000000000000000011100110010111001010110100010000000010
000000000000000000100010110000111010110100010000000000
000110000000000111000000000001101100000000010000000010
000100100000000101010000000001001110010110100000000000
000010000000011101000011010001111101001011100000000000
000011000000100001000110000000011101001011100000000000
000010001110000111100000010000011111000000110011000000
000000000000000000000010000000001110000000110000000001
000000000010001000000000000001011100000000010000000000
000001000110000111000000000000101001000000010010000000
000100000100001111000110100101011110100010110000000000
000101000000000111100011110000111010100010110000000000
000000101111010111000000010001111110100010110001000000
000001000000001111100011110000011110100010110000000000
000000001010101001000110110101111101000001000000100000
000000000000011011100011101001001011010110100000000000
.logic_tile 16 19
000000000110000000000110010011011111101000010000000000
000010100000000000000011110000011000101000010000000000
111001001010001101100111110001111100111001010000000000
000010000000000111000110001001111111111111110001000000
000000001011011001010110100101111001001001000000000000
000010000000101011100011111001111111010100000000000000
000000000000001111100111110101101100101000010000000000
000000000000001011000111100000101011101000010000000000
000000000100001111000000000101101111101001010000000000
000000000000000001000000001101001110010000000000000000
000000000000001001000111011001101100010110100010000000
000000100000000001000110111011101010101111110000000000
000000000000001000000000010011011100100000000000000000
000010000000000001000010000000001010100000000000100000
000111100001010111000111100011111011101011010100000000
000000100000100000100110010000001000101011010001000000
.logic_tile 17 19
000000000100000011100011111111111101111111000010000000
000010101110000000100011100001101111101001000000000000
111000001101010111100000000111001111010110100000000000
000000000110011011100010111101011111000001000000000000
110010100000000001100000010001001010100001010000000000
010001000000001111000010000000101001100001010000000000
000000000000110111100000001111011100010110100010000000
000001000000100000000010111101001101000001000000000000
000010000100100000000010100001011001110100010000000010
000001000000000000000010000000001101110100010000000000
000100100000000111000111001101011001010111100000000000
000001000000001111100110001011011110101001010001000000
000000001000000011100010101000000000000000000101000000
000000000001000011000000001011000000000010000000000000
000000000000001001010011110101111110111000100100100000
000000001110000101100111100000001110111000100000000000
.logic_tile 18 19
000000001010000000000000010111011101001001010000000000
000000000000000000000010000000111011001001010010000000
111000001011001101000110010111101100000110100000000000
000100101000100111100010000000011101000110100001000000
000000000000000000000110000011111000100010110000000000
000000000000000000000000000000011111100010110000000000
000010100000000011000111100011011000100010110000000000
000011100110011101100011110000011100100010110000000000
000000000000001111000010000000011010110000000000000000
000110101000001101100111100000001101110000000000000000
000000000000000001000010000111111000000000010000000000
000000000000100001000100000000101110000000010000000000
000001000100001000000011111101111000101011010101100000
000110001110010101000111100101101011000011000000000000
000010100001011001100010000011101001100010110110000000
000000001010101111000100000000011110100010110001000100
.logic_tile 19 19
000000000110001000000110010000001110000000110000000001
000000000010001111000010000000001101000000110010000000
111101000110101011100111111001111001000110100000000001
000010100000010001100011110011011111000000000000000000
000100000011001111000000001101001001111111100000000000
000000000000001101100000000011011101101001010000000000
000000001101100101000111110101011011101000010000000000
000000001110100111000110000000011010101000010000000000
000000001010001000000000010000011111000000110000000000
000000000000000011000011110000001111000000110000000000
000000000000000001100110010001001100000000010010000000
000000100100001001000011110000001111000000010000000000
000000000000001000000000010001111101100010110000000000
000100000000000011000011110000011110100010110000000000
000100000000001001000110101001011011101011010100000010
000011100010000111000110011001101011000011000000000100
.logic_tile 20 19
000100000000000001100110000111101111010110100000000000
000110100000000111010000000111011111001001010000000000
111000100001011111000011010111111111000000010000000001
000000001000000001100111100000101011000000010000000000
000000101000000001100010111111001010010110100000000000
000000100001110101000110001001001101000000010000000000
000000100000000001000000000011011000101001000000000000
000001000010000000000011110000011000101001000000000000
000001000000001101100000010001011001111100110000000000
000100000000000001100010100001101001101000010000000000
001000000001110011110000000000001011110000000000000000
000000001111100111000000000000001100110000000000000100
000000000000001101100000001011001010111111100100100000
000100000000101001000011100001011011101001010000000000
000000000001010001000111000011111011010111100101000000
000100000000001111000000000000001001010111100000000000
.logic_tile 21 19
000000001000000000000010001111101100111111100000000000
000100000100000111010100001101011101101001010000000000
111000000000010011100000000001111011000000010000000000
000000000000100111100011111111101101000000000011000101
000000100100001000000010110000001000110000000000000100
000000000000100001000010000000011000110000000000000010
000000001001110111000011100000011000110000000001000001
000000000001100000000000000000001011110000000000000001
000000001110000000000111010101011101010110000001000000
000010101100001101000011000000011100010110000000000000
000000000000000000000011100000001101000011000000000000
000000000000101111000000000000011110000011000001000000
001000000001100000000000010001101111000000010000000000
000100000001000000000011000000011111000000010010000000
000000000000001000000011100011001010100010110110000010
000000000100100011000000000000011101100010110000000001
.logic_tile 22 19
000000000000000000000111011111111101000000000000000000
000100001000001111000011110111101001010110000000000001
111000000000100000000000010101101010000001000000000000
000000000001010000000011110000011101000001000000100001
110000000110001111100111000000001100000011000000000000
110000000000000111100110110000001010000011000000000000
000000001101111111000111010111101100100010110000000000
000000000010001111100011100000101111100010110001000000
000001000000001111000011100000001000000000110000000000
000000100100011101100100000000011110000000110000000000
000000000001011011000000000001001000101001110110000001
000000000000101111110000000000011010101001110000000010
000010100110000001000111000101111011101001110101000000
000000000000010000000010010000101011101001110000000000
001000000001010111000010000000011100111111000100000010
000000001110000000000111110000001011111111000000000000
.logic_tile 23 19
001000000000001111100000011101101010100001010000000000
000110001110000101100010101111111000000000000000000000
111000000000001001100010000001101000100001010000000000
000000000000001101000100000001011100000000000000000000
001100000000101111000110010111111010101000010001000100
000100001000000001000010100111101011111101110000000000
000010000000001000000110011001101000100001010000000000
000000000000000101010011101001011100000000000000000000
000000000000000011100000010000011100000000110000000000
000000000000000000100010000000001010000000110000000000
000000000000001111100000000101111100101000010001000000
000000000000000001000000001111101010111101110000000001
000000000000000001000000000000000000000000000100000010
000000000000000000110010011011000000000010000000000000
000010100001000000010111011000000000000000000100000010
000000100001000000010110000001000000000010000000100000
.logic_tile 24 19
000100000000000101100011100011101101100000010000100000
000000000000100000000000001011111111010100000000000000
111000100001001011100111100011111010101000000000000000
010001000000000011100010111111011010010000100000000010
000000000000000000000110000011111111100000010010000000
000000000000001001000000001011101010010100000000000000
000000000000000101000010100000011000000000110000000000
000000001000000000100100000000001001000000110010000000
000000100000000111000010100011111001100000010010000000
000000000000000000000010111011111001010100000000000000
000000000000010000000010010011101010101000010000000001
000000000000101001000110000011111000111101110000000010
000100000000000000000000001000000000000000000100000000
000100000001010000000010110111000000000010000000000100
000001000110000001100110001000000000000000000100000010
000010100000000101000000000001000000000010000000000000
.ramb_tile 25 19
000100001000100000010000000111011110000000
000010010001011011000010000000100000000000
111000000001000101100000010001011110000001
000000000000100000000011010000100000000000
000000000000000111000000000111011110000000
000010000000000000000000000000000000010000
000011100000100001000000010011111110000000
000000001010010000000010111011000000000000
000100000000000000000110100011111110001000
000100001100000000000100000101000000000000
000000000000000111000000001111011110000000
000000000000000011000000001101100000010000
000000000000000000010010010111111110000000
000110000000001111000011100001100000000000
010001000000000001000000011001111110000000
110010100100001001100011000001100000010000
.logic_tile 26 19
000000000110000111000111110001111010100000010010000000
000000000000000000000111000111011100010100000000000000
111000000000000111100000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000001
010000000000000000000000000011000000000010000000000000
001000000000000000000000010000000000000000000000000000
000000001100000000000010100000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001001000000000000000000000000000000100000000
000001001000100011000000001001000000000010000000000001
000100000000000001000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
.logic_tile 27 19
000110100000100000000110000000000000000000000000000000
000000001001000000000110000000000000000000000000000000
111000000001000111100000011101001011110000000000000000
010000000000100000100010000001011100001111110000000000
110000000000000111100110000111111111110000000000000000
010100000000000000000100001001101110001111110000000000
000000000000000000000000001111111101111000010000000000
000000000000000001000000000111011010110000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000011100000010111101011111000010000000000
000001000000000000000010101001001000110000000000000000
000000000001010000000000000011001111010110110100000010
000001001010100000000010000000011001010110110000000011
000000000010000011100000010000000000000000000000000000
000000000010010111000010100000000000000000000000000000
.logic_tile 28 19
000001000000000101100110100101000000000000001000000000
000010000000000000000010100000101100000000000000000000
111000000110000101100111000101001000001100111100100100
000000000001000000000110100000001001110011000000000000
010010000000000101000000010001001000001100111110000000
100100000000000000000010100000001001110011000000000000
000000000000000001100000000000001001001100110100000000
000000000000000000000000000000001000110011000000000010
000000001110010000000110000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000110000000000000000101111001110000000100000001
000001000001010000000000001011011001001111110000000000
000000000000000000000000000101000000001100110100000000
000001000010000000000000000000101100110011000010000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 29 19
000001000000000011000000000000000000000000000000000000
000010100000000111000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000001010001001000100000000000000000000000000000000
000000000010000000000000000111011011111000010000000000
000000000000000000000000000001101011110000000000000010
000000000001000001000000000000000000000000000000000000
000000001010001001100000000000000000000000000000000000
000010000001010000000000001101111101110000000000000000
000001000000100000000010011101001100001111110000000010
001000100001010000010000000000000000000000000110000000
000100001110000000010000000001000000000010000000000000
.logic_tile 30 19
000100001000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001101000110010000000001000000001000000000
000000000100000001100010000000001000000000000000000000
010000000001100000000010000000001000000100101100000000
110000000111110000000100000111001001001000010000100000
000000000000000000000000000000001000000100101100000000
000000000010001101000000000011001001001000010001000100
000000000000000101000000000000001001000100101100000000
000000000000000000000000000111001000001000010000100010
000000000000000001100000000000001001000100101100000000
000000001000010000010000000011001100001000010001100000
000000000000000101000000000000001001000100101100000001
000000000000000000000000000111001001001000010000000000
110000000000000000000000000000001001000100101100000000
000100000000000000000000000011001001001000010001000000
.logic_tile 31 19
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000011100111000000000001000000001000000000
000000000100100111100100000000001001000000000000000000
000000000001011000000000000000000001000000001000000000
000000000100101111000000000000001000000000000000000000
000000000000010000000011100000000000000000001000000000
000000000000100000000000000000001000000000000000000000
000010100000010000000000010000000000000000001000000000
000000001100001111000011110000001101000000000000000000
000000000001000000000000000000000001000000001000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 32 19
001000000000000000000000010000000001000000001000000000
000100000000000000000011100000001110000000000000010000
000000000000000011100111000000000000000000001000000000
000000000010000111100100000000001100000000000000000000
000000000001010000010000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000110100000000000000000000001000000001000000000
000001000001010000000000000000001000000000000000000000
000000000000000111010000000000000000000000001000000000
000000001010000000000000000000001001000000000000000000
000000000000001111000000000000000001000000001000000000
000000000000001011100000000000001001000000000000000000
000010100110000000000000000000000001000000001000000000
000001000000000000000000000000001000000000000000000000
000001000000000111100000000000000001000000001000000000
000010100100000000000000000000001100000000000000000000
.io_tile 33 19
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000100000000011000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.logic_tile 1 20
000000000000001001100110010000001000001100111110000000
000000000000000001000010000000001000110011000000010000
111000100000001001100110010000001000001100111100000000
000001000000000001010010000000001000110011000010000000
000100000000000000010000000000001000001100111110000000
000000000010000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000001010000000000000000000001001110011000000000000
000000000001100000000000000000001001001100111100000000
000001000001010000000000000000001000110011000001000000
000000000000000000010000000000001001001100111100000000
000001000000000000010000000000001000110011000000000000
000101000000000000000000000000001001001100111100000100
000110100110000000000000000000001001110011000000000000
110000100000010000000000000000001001001100110100000000
000001000000000000000000000000001001110011000000000001
.logic_tile 2 20
000010000000001111000111000011101010001001010000000000
000000001010000001000110000000101100001001010000000000
000000000000011001100111000001101011101111000000000010
000000000000001011000100001111011010000110000000000000
000000000000001001000011101101011000101111000000000000
000010100001001011100011100011111000000110000000000100
000100000000001101100110000001101101101111000000000010
000100000000000001000000001111011000000110000000000000
000000000000000000000000010001011110001001010000000000
000000000110000111000011000000001100001001010000000000
000000000000010000000010000101001110001001010000000000
000000001110100111000100000000011110001001010000000000
000001001110000000000110001101001001101111000000000000
000000100000000111000111100011111011000110000000000100
000000000000001000000000000001011010001001010000000000
000000000000001001000000000000101110001001010000000000
.logic_tile 3 20
000100000000101001100000010000000000000000000000000000
000000000000011111010010000000000000000000000000000000
111000000000001011100110000111111010001001010000000000
000000000000001111000000000000101110001001010000000000
001000000000000011100010000111011110000110100000000000
000001000000000000100000000001001011001111110000000000
000010100000000101100000001011111000101111000001000000
000001000000000000100000001011001000000110000000000000
000001000000000111000000001011111000101111000010000000
000010100000000000100010000111001010000110000000000000
001000000000000001000010000001001100001001010000000000
000010000000000001000100000000111100001001010000100000
000000001110000000000111100000000000000000000000000000
000000000000101001000000000000000000000000000000000000
110010100000100001000011000000001111001100110110000000
000000000001000001100000000000011001110011000000000000
.logic_tile 4 20
001000000000000011100011101011011011101111000000000000
000010100000000111000000000111001010000110000000000100
000000000011001000000011100011011100000110100000000000
000000000000000001000000001111001001001111110000000000
000010000000000001100000001011011101101111000001000000
000000000000000000000000000111001000000110000000000000
000001001010000001110011100000000000000000000000000000
000010100010100001000011010000000000000000000000000000
000000000101000101000111000101101101001001010000000000
000000000000000111000100000000111011001001010000000000
000000000101001111100111100101011111001001010000000000
000000000000000111100000000000011001001001010000000000
000000000000100000000000010111011111000110100000000001
000001000001000111000011100001011100001111110000000000
000000000000000111000011011011011100000110100000100000
000000000000000000000111011011001000001111110000000000
.logic_tile 5 20
000000001100000001000010010000000000000000000000000000
000000000010001001100011010000000000000000000000000000
111010100011000000000000001000000000000000000100000110
000001000000000000000000001101000000000010000000000000
010001000000000000000000001000000000000000000110000000
010010100000000000000000000011000000000010000000000000
000000001001000000000000010000000000000000000000000000
000010000000000000010011010000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000001010001000000000000000000000000000000100000000
000000000000001011000000001001000000000010000000000101
000000000000100000000000000000000000000000000100100000
000010101111010000000000000001000000000010000000000001
110010000000100000000000000000000000000000000100100000
000001000001000000000000000001000000000010000010000010
.logic_tile 6 20
000001000000000001100000001011101100000000010000000000
000000000000000000000000000011011010000000000000100000
000000001000001000000000000011111110100000000000000000
000000000000000001000000000000001101100000000000000000
001010100000000011000000000011111110000000010000000000
000010100100000000000010010000001111000000010000000000
001100001000000000010110000011111010100111010000000000
000101000000001111010000000000111110100111010000000000
000101001010000000000111100011101101000001000000000000
000010100000000000000010010000011100000001000000000000
000000000000000111100000010011011101000000010010000000
000000000100000111100011000001111010000000000000000000
000011100001101000000111100001001011111110110000000011
000001101110000001000000000101011101111111110000000000
001000000000100111110000011001101101000000010000000000
000000000000010111100011001111011010000000000000100000
.logic_tile 7 20
000000100000000011000010010101001001000110100000000000
000100000001000000100111110011011100001111110001000000
111000000000000001000000010000011111110000000000000000
010000000000000011000011100000011000110000000000100000
010000000000010011100000000001011101010110000000000010
010000001110100011100000000101011010111111000000000000
000001000000000011100010010101111000100000000000000001
000010101110000000100011110000001111100000000000000100
110000000000000000000000000000000000000000000000000000
100000000000100001000000000000000000000000000000000000
000100000000100000000010100000011001110000000000100000
000000000111000101000100000000011011110000000000000000
000001000000100000000000010001111111110110100010000000
000010000001010000000011110000011011110110100000000010
000100000000101000000111101000000000000000000101000000
000010100001010011000011110111000000000010000000000000
.ramt_tile 8 20
000000010110000000000000010000000000000000
000000010110010000000011101011000000000000
111000010011001001000111001000000000000000
000000010000001111100100001011000000000000
011001000100000000000000001000000000000000
010010000000000000000000000111000000000000
000000000000010000000000000000000000000000
000000000000100000000011101111000000000000
000000001100000000000010001101100000010000
000000000000000000000111100011100000000000
001000000000000001000010001000000001000000
000010100001001001100010010001001001000000
000000000000000000000111011000000000000000
000010100000000000000011001011001111000000
010010001101000001000000001000000000000000
010100000000000000000000000011001101000000
.logic_tile 9 20
000100100000011000000111110111101111111101110000000010
000101001110111111000111111001111100111111110000000000
111000000000001011000010000001001101000110100000000000
000100100000001111100000001001001110001111110000000100
110010000001000001000110100001111001110110100000000010
010001000000001001100100000000101101110110100000100000
000000100000010011100000000001001101000110100000000000
000000000000100011000011111001001011001111110000000010
000010100001010000000000001101101010000110100000000000
000011001110001001000011110001001011001111110000000001
000000000000000000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
110010000000000000000000000000000000000000000100000000
100000001000000000000010000101000000000010000000000000
011000000000001000000000010000000000000000000000000000
110000000000001001000011110000000000000000000000000000
.logic_tile 10 20
001011100000010000000000010000000000000000000000000000
000000001010100000000010100000000000000000000000000000
111000001111100000000000001011101100000110100000000000
000000000001010000000000001111001100001111110000000000
010001000000000000000000001000000000000000000100100100
010110000000000000000000000111000000000010000001000000
000100000000100000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000001011100000001000000000000000000100100000
000000000000000011100000001011000000000010000000000000
000000000000101000000000010000000000000000000000000000
000000001010000101000011000000000000000000000000000000
000010000000000000000000001000000000000000000100000010
000000000110000000000000001101000000000010000000000000
110000000000000001000000000000000000000000000000000000
000000000010000000000011110000000000000000000000000000
.logic_tile 11 20
000100000000000001100111111111011100000010000000000010
000000000000000000000011111011111110000000000000000000
111001000000000101100111111111111110000000010000000000
000010100000000000100011101101101011000000000001000000
111000000001010000000011010011011000000010000000000000
100000000001100000000010000000101011000010000000000000
000000000001010000000111110000000000000000000000000000
000000000001110101000010110000000000000000000000000000
000000000000011000000011100001001111000001000010100010
000000000101110001010000001001101001000000000001000000
000100000000000000000010000000001101110000000000100000
000000000000000111000011100000001010110000000000000000
000000000000000001000000000001011001000000010100000010
000000000000100001000010010000011100000000010010000001
001000001010000111000011100101111100000000010100000000
000000000100000000000100000000101000000000010000000101
.logic_tile 12 20
000000000000001001000011110001011110001001000000000000
000000000000001111000011110001001110000010100000000000
000010000000000001100000011101101101000010000000000100
010101000000001101110010000101001111000000000000000000
000000000000100000000000000011111110111000100000000100
000000000100010000000000000000101110111000100000000000
000000000001010001100111100001101000000001000000000000
000000000000101101000000001111111001000000000000000000
000001000000001001000000000000011111000011000000000000
000010000000000001100000000000011000000011000010000000
000000000000100001100111000000011110000000110000000000
000110000001011001000100000000001100000000110000000000
000100000000001111000000001111011001000001000000000000
000011101110001111000010010011001011000000000000000000
000000000000001111010000000000001101000011000010000000
000000000000000101100010000000001100000011000000000001
.logic_tile 13 20
000000000001010000000010100000011010110000000001000000
000000000000000111000000000000011101110000000000000001
111010100001011000010000000001011110010100100000000000
000001000000001011000000001001001110111110110000000100
000000000000000000000010100011001011010100100000000000
000000000010001111000010011101111101111110110000000001
000100000000001001000111000111101111000001000000000000
000011000000001111000011000000101110000001000000000000
000000000000001111000011100111111111100010110000000000
000000000000000111100010010000011010100010110000000000
000010001110010001100000010001101111000001000000000000
000001000110000000000011010000001110000001000000000000
000001000010000111100111100011101100101011010100000001
000001000000000111100100000000001111101011010000100000
000000000000000011000110110101101101010110110100000000
000000000010000111000010000101101010111111110000000001
.logic_tile 14 20
001010000110000000000000001011101011001001000000000000
000001000000000000000011100101011011000010100000000010
111000000000101111100000000111111000100010110000000000
000000001000010001100011100000001010100010110000000000
000001000000000001100110100000001101000011000000000000
000010100010000101000010010000001001000011000000000000
000010001000000001000010011011101000111110110001000000
000000000001011011100110110111111101010100100000000001
000000000000100001000111110011111010010110110110000000
000000100001000111110110000101111100000000110000000001
000000000000001111100111101011011111111001010110000010
000000000000000111000111111111111010111111110001000000
001000001100000000000010000101101110100010110110000010
000000000000000011000000000000001111100010110000000000
000010000000001111100011110101011101101011010100100100
000001000000001111010111100000101000101011010000000000
.logic_tile 15 20
000000000000100111100010111001111000101011010000000000
000000000001010000010010111101101010000001000000000000
111010000110001111100010000000011001110000000001000000
010001100000100001100100000000001111110000000000000000
000000001000001111000000001011111010101011010000000000
000000000000000001000011011101101010000001000000000001
000011100000000000000111110011101110010110100000000010
000000000000000001000111101011101010111111010000000000
000010100001010011100011100011011110000001000000000000
000001000000001001000000000000001100000001000010000001
000010100001000000000011100001011000111111000000000000
000010000000100000000111101001101000101001000010000000
000000000000001111100000000101101111010000000000000000
000000000000001111000000000111101011101001010000000000
110011000110001000000000000000000000000000000100000000
000011100001000111000010011101000000000010000001000000
.logic_tile 16 20
000000000100000000000111110101011000101001010001000000
000000000000000111000011111011011100010100100000000000
111100001000001111100011100001101101000110100001000000
000100000000000001000110101111111110000000000000000000
000001000000100000010010000101001010101000010000000000
000010000001010101000011100000101100101000010000000000
000000000000000111100010111001101011010110000000000000
000000001000000000000110001111111110000000000000000000
000000000001000101100110010001111010100010110000000000
000000000000001001000111010000011000100010110000000000
000010000010000001100010000101111111100010110000000000
000000000010100000000000000000011101100010110000000000
000000000000010000000110011001001101010110110100100000
000100000000000000010010000001101011000000110000100001
000000000000000000000110011001001110010110110100100010
000000000110001001000011100011111101000000110000000000
.logic_tile 17 20
000010000000000111100010010011011001100010110000000000
000000000000000000100010000000011101100010110000000000
111111100000001011100110011001111010010110100000000000
000110100010011011100011111111011011000000010000000000
000000000000001000000010100101101110010110100000000000
000000000010000001000011101111101100000001000000000000
000100100000001111100011110011011011010000000000000000
000000000000001011000011011001101101101001010000000000
000000000000001111100000000111111100000000010000000000
000000000001001011000010001001001011010110100000000000
000001000010001001100011100000011111110000000000000000
000010000010110001000011000000011000110000000000000000
000001100000011011100110000000011010110000000000000000
000100000000100101100000000000001110110000000000000000
000000000000000000000010010001111100010110110100000000
000000000010000001000110000101101000000000110001000100
.logic_tile 18 20
000101000000000101000111100111011100100000000000000000
000000100000001101100110110000111000100000000001000000
000000000000001111100000000000001010110000000001000100
000000000000001111100010010000011111110000000000000000
000000000001010111100110010001011000101001000000000000
000000000000000000010011110000101010101001000000000000
000000000000000000000000000000011101000000110010000000
000000000000001101000000000000001101000000110000000000
000000000000000000000000010000011100110000000000000000
000000101110000000000010000000011000110000000000000010
000010100000000111100011001001001101000001000000000000
000101000000000001100000000011111010000000000001000001
000001000000010001000000000101011110000010000000000010
000010000001100000100010100000101110000010000000000000
001000000001001000000000000001111000001001010000000001
000010000000000001000000000000011000001001010000000000
.logic_tile 19 20
000000000000000111000010010000011101110000000000000000
000000001100000001000011110000001101110000000000000000
111001000000001111000011110001001011010010100001000000
000000000000000101000011101111111110000000000000000000
000010100000001111100111010001101000101000010000000000
000001000000000001100010000000111010101000010000000000
000010000000011001100000011001101101101111110000000000
000001001000100111000010000101111101010110100000000000
000101000000010000000000000101011001000000000000000001
000010100000100000000010001111001100000110100000000000
000010100000000011100011100111101111100001010000000000
000000000000000111000010010000101011100001010000000000
000000001010000001000110000111011111101000010000000000
000000000000000111100010010000011000101000010000000000
001001000000111000000011000001011010101001010100100010
000010000110101101000110010001001011111110110000000000
.logic_tile 20 20
000000001101010000000011100000011011110000000001000000
000010000001111001000000000000011101110000000000000000
111001000000001101000000011101101101011111110001000000
010010001000001111100010000111111100101001010000000000
000000000000111111000110000011001110101001000010000000
000000000000101001000110000000101011101001000000000000
000100100110000000000010000001101011000110100000000000
000101000000000001000111000000101011000110100000000000
000100000000000000000110100001001011100000010000000000
000110000110000111000110111111101110000010100010000000
000001100011000001100010000011011101000000010000000000
000001000000000001000011011101001101000000000001000000
000000000000000000000010000000011011110000000010000000
000000100000011001000000000000001111110000000000000000
000000000000010001110111101001011001010110110100100010
000010000001000111000111010001001111000000110000000000
.logic_tile 21 20
000000100001011011100110000111011011000000010000000000
000011000000100001100010010000111011000000010000000000
111010100001000111100000000011101110000001000000000000
000000000000001001100000000011101001000000000000000010
010000000001011001100000001001011110000010000000000010
010000000000010011110000000101011000000000000000000000
000000001110000101000111010011101101101001000000000000
000000100000000000010111010000001101101001000000000000
000000000000011001000000010111101111101000010000000010
000010000000111011100010110000001111101000010000000000
000000100000001000000010010111101101000010100000000000
000001100000100011000010000101011000110000110010000000
000001000000001011100000010111101111010110100000000000
000000100110000001000011010101001111000001000000000000
011100100001010001000111000000000000000000000100000000
010000001000100001000110000000000000000010000010000000
.logic_tile 22 20
000000000110000101000011110000001110110000000001000010
000000000000000000000011110000001010110000000000000000
111000000011000001100111111011011100010100000010000000
000000000000100111000010111011111101000110000000000000
000000000000101111000000001111111000001111110000000000
000000000000001011000000000101011100001001010000000000
000010000000001111100111000001101110001001010010000000
000011001100001111100000000011101111101111110000000000
000000000001000011100111010000011011110000000000000010
000000000000000111100011100000001000110000000000000000
000000000100000111000111111011011110010100000000000000
000001001110000001000110001011111010000110000000000000
000001000000000111100000000001001001101001010101000000
000010100000000001100011111001011110110110100000100000
000000000000000111010110001101111101101001010100000000
000000000000101111000000000001101100110110100010000001
.logic_tile 23 20
000000001110000001000111011101001000000010000000000000
000000001010000000000011111011111010000000000000000000
111000000000000000000011101011001101001111110000000000
000000000000001001000110100011011110001001010000000010
010000000000001011000011100101011011101000010000000101
010000000010000001000011001101011001010110100010000010
000001000001011111100000011111011001111100110000000001
000010000000111111100010010101001101101000010010000000
000100000001011111000011010111001101001111110000100000
000100000000101111100011111111011100001001010000000000
000000000000010111000010011011011111001111110000000000
000000000000001011000011101111001110001001010010000000
000000000000001101000011100001001100111000100000100000
000010000000001111100000000000001101111000100000000010
000000000001110011010000010101101101101001110101000000
000000000000101011000010110000001001101001110000000000
.logic_tile 24 20
000000100010100011100010010001101010100000010000000000
000011100101010000000110101001101011010100000001000000
111000000001001000000010101000000000000000000101000000
000000000000100011000100001111000000000010000000000000
000001000010001000000011000000000000000000000100000000
000010000110001001000000001111000000000010000000000100
000000001011010000000000000000000000000000000100000000
000000000110000000000000000001000000000010000000000100
000110000000100000000000000000000000000000000101000100
000011000000110000000000000111000000000010000000000000
000010101000000000000000001000000000000000000100000000
000001000000000000000000000111000000000010000000000000
000011100000100001010011101000000000000000000100000000
000101001001010000000000000001000000000010000000000001
000000000000000000010000010000000000000000000101000000
000000000000000111000011111001000000000010000000000000
.ramt_tile 25 20
000000000110000000000111100111101110100000
000100000100000000000110010000010000000000
111000001000001000000111000011101000000000
000000000000001111000100000000110000001000
110101000000000111110000000001001110001000
010110000100000000100000000000110000000000
000000000001001001000000001001101000000000
000000000010101011000011101101010000000000
000001000000100000000000001011101110000000
000010100001000000000010010011010000000000
000010000000000011100000011111001000000000
000001000000000001100011110101110000100000
000100000000000000000111101111001110000000
000100000000000111000110101111010000000000
010010000000000000000010001101001000000000
110001001110000111000000001001010000000000
.logic_tile 26 20
000000000000001001000110010001101101100000010000000000
000000000000100111000010000111011000010100000000000000
111000000000001011100011011101111000100000010000000000
000000000000001101100110100101011000010100000000000000
010000000000001001100011100001111100100000010000000000
110000000000000001000000000111001100010100000000000000
000000001000000011100111111101111010100000010000000000
000000100000000001100111100101011100010100000000000000
000001100001110101100110000101001110101001110100000000
000000000000111011000111110000001000101001110000000001
000001000011000111100000000001001101101001110100000000
000000100000100000100000000000111011101001110000000010
000000000000001111100000000000001001111111000100000010
000000000000000111100000000000011111111111000000000010
000100000000100000000111100000001011111111000101000001
000000000001000000000100000000001001111111000000000000
.logic_tile 27 20
000011100000101000000111101000000000000000000100000000
000001000001000011000100000001000000000010000000000100
111000000001001000000000000000000000000000000100000001
000000001000001011000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000001
000010001100100000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000001001011101000000000000000000000000000000000000
000110101100100000000000001000000000000000000100100000
000001000001000000000000000111000000000010000000000000
000010101010000000000000001000000000000000000100100000
000000000010000000010000000101000000000010000001000000
000100100000000000000000000000000000000000000000000000
000110101110000000000000000000000000000000000000000000
000000000000000011010000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
.logic_tile 28 20
000000001000000001010000011000000000000000000110000000
000000000000000000000011111101000000000010000000000000
111010100000001000010000000111001010010001110100000000
000001000000100011000000000000001010010001110000000010
010000000001000001110000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000100111100111100000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010111100000001000000000000000000100000000
000100000000100000000000000101000000000010000000100000
000000001000000000000000000111011000111000100100000010
000000000000100000000000000000001000111000100000100000
.logic_tile 29 20
000000000010000011100000000101111001000010000000000100
000001000000000000000010001011111010000000000000000000
111100000000000000000110000000000000000000000100000100
010000000010000000000000001011000000000010000000000000
010000000001010000000000000000000000000000000101000000
010000000000000000000000000111000000000010000000000000
000000001010000001100000010000000000000000000100100000
000000001010000000000010000001000000000010000000000000
000000000001100000000111010000000000000000000000000000
000000000001110000000010000000000000000000000000000000
000000000000000001000010001000000000000000000100000000
000000001110000111010000000011000000000010000010000000
000000000000000011110000001000000000000000000101000000
000000000110000000100000000011000000000010000000000000
000001000000000000000000001000000000000000000101000000
000010100000000000000000001011000000000010000000000000
.logic_tile 30 20
000100000000001001100000000000001000000100101100000000
000100000000000001000011100111001000001000010000010010
111000001000001001100000000111001000000100100100100000
000000000000000001000000000000001000000100100000000010
010000100000000000000000000000000000000000000000000000
010001000000000000010000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000110101010010000000000000000000000000000000000000000
000010100000000101100000000000001101000011000101000000
000000000000000000000000000000001000000011000000000001
000000100000000000000000000000011001000100100100000000
000000000000000000000000000011001000001000010000000010
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
.logic_tile 31 20
000000000000001001000000000000001000111100000000000000
000000000000000001100000000000000000111100000000010000
111000000000001000000111000000001010000000110000000000
000000000000000001000100000000011010000000110000000000
000000000000001011100110000000001010000011110000000100
000000000000000101000011000000010000000011110000000010
000000001000001000000110000000011011000000110000000000
000100000000000001000000000000011010000000110000000000
000010100000000000000000000111111000010010100000000000
000001000000000000000000000001111010001001010000000000
000000000000000001000000001101111000000000000000000000
000000000000000000100000000011101000000010000000000000
000000000000000000000000010000001110000011110000000010
000000000000000000000011100000010000000011110000000010
110000000000100000010000010000001010000011000100000000
000000000001010000000011010000011010000011000000000000
.logic_tile 32 20
000000001000000000000011000000001000111100000000000000
000000000000000000000100000000000000111100000000010000
000000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001010000011110000100000
000000001000000000000000000000010000000011110000000000
000000001110000000000111000000001000000011110000000010
000100000000000000000100000000010000000011110000000000
000000000000000000000000000000001010000011110000000000
000001000000000000000000000000000000000011110000100000
000000000000000000000000000000001100000011110000000110
000000000000000000000000000000010000000011110000000000
000000001111000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000001100000
000000000000000000
000000000001011000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000011000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000001110000111000111100011000001000000001000000000
000000000000001001000111100000001001000000000000001000
000001000001011111000011010101100000000000001000000000
000000100000101111000111010000001000000000000000000000
000001001100000000000000010101100000000000001000000000
000000100000000000010011000000001000000000000000000000
000000100000000011100111100001000000000000001000000000
000001001010000111100100000000101001000000000000000000
000010100001010011000110110101000001000000001000000000
000000000000000000000111010000101000000000000000000000
000001000001000000000000000011100001000000001000000000
000000100000100000000011100000101000000000000000000000
001001000000000000000000000011000001000000001000000000
000000100000010000000000000000101011000000000000000000
001000000000000000000000000011000001000000001000000000
000000000100000000000000000000101001000000000000000000
.logic_tile 2 21
000000000000001001100111011001101010101111000000000000
000000001110001111000110001011111011000110000000000001
000110000000000000000111100101111011001001010000000000
000000000000000000000000000000101100001001010000000000
000000000000000111100110010011111011001001010000000000
000000001010000000100011010000101110001001010000000000
000000000000000011100010000011011111001001010000000000
000000001100000111100100000000011100001001010000000000
000000000000000000000000001001101000101111000000000001
000000001100001001000000001011111001000110000000000000
001100000000100011100010010000000000000000000000000000
000000001100000000000111000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000000011100111011001001010101111000000000000
000001000000000000000111001111001000000110000000000001
.logic_tile 3 21
000000100000010000000000000101011111001001010000000000
000001000000000000000010000000011010001001010000000000
111000000000000001000000010000000000000000000000000000
010100000100000000100011010000000000000000000000000000
011000001100001000000011100000000000000000000000000000
110000000000001111000010010000000000000000000000000000
000000000001000001000011110111101111001001010000000000
000000000000001011100011110000001000001001010000000010
000000000000101111100011010111011010101111000000000000
000000101001000001100011011001111100000110000001000000
000000100001000111100000000111111011101111000000000010
000001000000101001000000001101111100000110000000000000
000000000000000111000111001001101101000110100000000000
000000000000000000100011111001001100001111110000000000
110000000000000001000011111111001100110110110100000000
000000000000000000100111000101111101111101011010000000
.logic_tile 4 21
000000100000000111100011110011001011101111000001000000
000010101110001111000010001011001101000110000000000000
000000000000000001100000000111011011101111000000000000
000010000000000111000000001111001010000110000010000000
000000001110000001000000011011111110000110100000000000
000000000001000001000011011101001111001111110000000000
000000001111011011100111010111011001101111000001000000
000000000000000001100110101111001111000110000000000000
000000000000000101100000010101101001001001010000000000
000000000000000000000011000000111100001001010000000000
000001001000000011100111010111111100000110100000000000
000010100000001001010010000001001110001111110000000000
000000100000000101100011010001111100001001010000000000
000010100001000011000011000000011000001001010000000000
000011100000010011100000000001001010001001010000000010
000010100100001001000011000000101011001001010000000000
.logic_tile 5 21
000000000010000111100000010001111101110110100000000011
000000001000000000100010000000001001110110100000000000
111000000001100001000000010111111010000010000010100000
000100001010000000000011100000011000000010000000000100
010000000000000000000111000000001111110000000000000000
010000100000000000000000000000001101110000000010000000
000000000001100000000010000000000000000000000000000000
000100000101100000000100000000000000000000000000000000
110000001001010000000000000000000000000000000100000010
100001000000100000000000001111000000000010000000000000
000000000010000011100000000000000000000000000000000000
000100000000000000110010010000000000000000000000000000
000001000000001000000111000000000000000000000100000010
000000100001000101000100001101000000000010000000000001
000000000000000111000000011000000000000000000100000010
000000001110000000000011001111000000000010000000000000
.logic_tile 6 21
001001000000100011100111000000001001110000000000000000
000000000001010000010000000000011000110000000000000000
111000000110000001000110010000001100110000000000000000
000010000000000001000010000000001000110000000000000101
000000001000000000000010000001101110010110110000000100
000000100100000000000000000000011111010110110000000000
110000100000100000000000000000001100110000000000000000
100000000001010000000000000000001101110000000000000001
110100000000001111000011100000000000000000000000000000
100100000001010001000100000000000000000000000000000000
000000000000100011000000000000001101110000000001000000
000000000101110001010000000000001111110000000000000001
000000000000000000000011100001101100101001000000000000
000010100000000000000010000000101011101001000000000000
111000001000000000000000000001111101101001110100100010
000010100000000000000011100000101100101001110001000000
.logic_tile 7 21
000100000110010000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
111000000001010111000000000000011111000000110010000010
000010000100000000000000000000011011000000110000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000010111100000000000000000000000000000000000
000000000000100000100011010000000000000000000000000000
000101100000010000000000001000000000000000000100000101
000100000001110000000011111011000000000010000000000000
000000001000000000000000001000000000000000000100100000
000000000000000000000011010001000000000010000000000000
000001100000000000000000001000000000000000000100100100
000010000000000000000000000101000000000010000000000010
111000000010000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 21
000000000101010000000010001000000000000000
000000010111100000000100001011000000000000
111000000000000000000111010000000000000000
000000000000000000000111011011000000000000
000001000001001001000010000000000000000000
000000000001100111100111100011000000000000
000001000000000000000000001000000000000000
000000000000000000000000001001000000000000
000001000000100000000111100101000000000000
000010100000000001000100000101100000000000
000110100000101000000000010000000000000000
000100000001000011000011000111001010000000
000000001110010000000000000000000001000000
000010000000100001000000001101001001000000
111000000000000000000000000000000001000000
010100000000000000000010001001001111000000
.logic_tile 9 21
000001000101000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
010011000000000000000111101000000000000000000100100000
110010000001010000000100001101000000000010000001000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000011100001110000000000000000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 21
000000000000010111000000001001001111100000000000000110
000000000000100000110011111101011000000000000000000000
111000000000000000000000010011001010000010000000000000
000000000000001101000010000000011101000010000000000000
110011000000001001100111111101011110000010000000000000
110011000000001011000110000101001001000000000000000000
000110100000000111100010000000001100110000000001000000
000100000000001101000000000000011110110000000000000010
000000001000001001100111111101101111100000000000000010
000000000000000011000010001001011111000000000000000000
000000000000000000000111000101011100000000010000000000
000000000000001001000011100000011011000000010000000000
000010000001010000000111001111101100100000000000000000
000001001110001001000110100011101101000000000000000000
000000000000000000000011101000000000000000000101000000
000000000000000111000111101011000000000010000000000100
.logic_tile 11 21
000000000000010011000010111001001111100000000001100000
000000001101110000100111001001001011000000000000100000
000000000000100000000011100001001111100000000001000010
000000000001010111000011010000111110100000000000000000
000000001110000101100110101011101111100000000000000000
000000001010000101000000000101001011000000000000000010
001000000010101101100011111101001101100000000000000010
000000000001010001000010001101101001000000000000000000
000010100001000111100000001111101101000000000000000000
000001000000101101100000001011101110000010000000000000
000010001000000001100000000000011110110000000000000000
000001000000000000000011110000011001110000000001000000
001001000000100000000111100101101011100000000000000000
000000100000011101000000000000001000100000000010000000
000000000000001111000011001101011110100000000000100000
000001001000001101100010011111011001000000000000000000
.logic_tile 12 21
000000000001010001100111100101111010010001110001000000
000000000000100000000010110000101001010001110000000000
111010100000000111010000000000011110000011000010000000
000001000010000000000010110000001011000011000000000000
000000000110101000010110011101001001000110100000000000
000010000100011011000011010101011101000000000000000100
000000001110001111000110000011011010111000100000000000
000100000000001011100011100000011111111000100000000000
000011100000100001000110000000011011000000110000000000
000011000000010111100000000000011001000000110000000000
000000000000001000000000010011101111000001000000000000
000000000000001111000010010001001000000000000000000000
000110000000000111100000000000001100110000000000100000
000101000000000000100010000000001011110000000000000000
110000000000000011100000000000000000000000000100000000
000000000001010000100000001011000000000010000000000000
.logic_tile 13 21
000000000000001111000111001111011000101001010001000000
000000000000001101100000001111111000000010000000000000
111100000000011101100011100001101101000010100000000000
000100000110001011000010100011001111010000100000000000
010100001010000111100111100011011101001011100000000000
110000000000000000000100000000011101001011100000000000
000000000101010111010110000101111001111111100000000000
000000000000000000000110101001011000111111110000000000
000000000000000011100110011011011111101001010000000000
000000001000000001100011111101101110011111110000000000
000000100000000111000011111011001111000001000000000000
000000001110000000000011000011101011000000000000000000
000100000100000111100000010000000000000000000100100000
000001000001010000100011000101000000000010001000000100
110000000000000001100010000000000000000000000110000010
000000000000000011000110000001000000000010001000000000
.logic_tile 14 21
000000000001010101100000010011111011100010110000000000
000000000000010000000010100000011110100010110000000000
111010100001001111000110000101101101111000100001000000
000001000100011011000000000000101000111000100001000000
111010000011010101100110101011011100101001010000000010
110001000000100001000100001111111011000010000000000000
000000000100000000000010001001101101001001000000000000
000100000000000000000011110111001000000010100000000000
000010000000001111000111001011101101001001000000000000
000001000000000001100000000001001100000010100001000000
000000000000001001000011000101101000110100010010000000
000000000000001111100010010000111000110100010010000000
000100000000001000000010001001101110111110110001100000
000000000000101111010000001011101010010100100000000000
000001000000000111100111000000000000000000000100000000
000010100000000111100100000101000000000010000000000000
.logic_tile 15 21
000000101110000111000000010001011000111000100001000000
000001000000000111100010000000011001111000100010000000
111001000000011011100011101101011000010110100000000000
000010000100001101000010101111001010111111010000000010
000000000000000111100010110111111100001011100000000000
000000001100001001100110000000011100001011100000000000
000010100000000111000011101001011010001001000000000000
000100000000000000000010000011011011000010100000000000
000110101010001111100000000111111010111110110100000000
000101000000000011100000001101111010101001011010000000
000000000000100001000111010011111000111110110100000100
000000000001010000000111000011111111101001010000000000
000000001010100000000000011111111001111111100100000000
000000000000001001000011101111101010101001010011000000
110000000001010000000011110000000000000000000100100000
000001000100100111000011000111000000000010000000000000
.logic_tile 16 21
001000100110000000000000010101101110100010110000000000
000001000000000000000010000000111111100010110001000000
000000000101001001000011110000001111000000110000000100
000000000000000001100011100000011010000000110010000001
000000001100101011100000010101011101001001010000000000
000000000000110001110011110111001000010110100000000000
000000000000000000000111001011101101101001000000000000
000100001110001101000110010111111001010110100001000000
001001000000000111100000010000011001000011000000000000
000110100000000000000011110000001110000011000000000000
000000100000000111100110010001011001000000010001000000
000001000000100000000011000000111101000000010000000000
000000000010000011100111100000001010110000000000100000
000010000000000000000111100000011010110000000000000000
000000000000101001010000000000011010110000000000000100
000000000001000001100000000000011100110000000000000010
.logic_tile 17 21
000001000001010000000010001011111011100000000000000000
000000101110100000000111000111001101000000000000000010
111001100000001001000000010001011100100000000000000000
000000100100001011100011000000101100100000000010000000
110010000000001111100110000011011101100000000000000000
110010101100010011100011101001011100000000000010000001
000000000000001011100011110101111111000000010000000000
000000000100000001000010110000101100000000010000000000
000101000000000011100000000101011010000000000000000000
000010001000000000000011100101111101000010000000000000
000010000001011001100010010101111110100000000000000000
000010101101001011000010001001011110000000000000000000
000001000000000000000010001001101011000000000000000000
000100100001001111000000000001001001000010000000000000
000000000001000011000111100011101011100000000100000110
000010101100100000000100000000111010100000000000000000
.logic_tile 18 21
000001001100000001010010010000011011000000110000000000
000000100000000000000111110000011011000000110000000010
000000000000000011100000000001111010100000000000000000
000000000000001011100000000000001011100000000000000000
000001000110000001100000011011101100111111000000000000
000110100000000000000010101111101111101001000000000000
000000000001010011100111110000011100110000000000000000
000000000000100011100011010000011000110000000001000000
000000000000000111100010100111001001000001000000000000
000000000001000000000011110000111110000001000000000000
001000000000000000000110010000001001000000110000000000
000000100010000000000011000000011010000000110000000000
000000001000000000000111010000011111000000110000000010
000001000000000000000110100000011110000000110000000001
000100000001100001100010001101001100010100000000000000
000000100000110000000010000001011101010000100000000000
.logic_tile 19 21
000000001110100111000110000011011001011101000001000000
000000000000010000000011000000111011011101000000000010
111000000001001001100011011011011100110000110000000000
000000000000001111000110000001101001111101110000000000
000000000000001001100010000000001100000000110010000011
000000100000000101000111110000001001000000110000000010
000000100000000111000111111011111001000000010000000000
000000000000000000000110000111111001010110100000000000
000000000010000111000110111101001010000000010000000000
000110001100100000000111100001101011010110100000000000
000000000000001001000110000101111110011111110000000000
000000000010100001000011111111011110000110100000000000
001000000000000001000011110001011100001011100000000000
000000000110000101100111100000011111001011100000000000
000000000000010000000111101101001111101011010100100000
000000000100000101000100000011001011000011000000000001
.logic_tile 20 21
001000000100000001100011010101011001010110100000000100
000000000001010000000111011101101010000000010000000000
111010100000001001000000010011011110100010110000000000
000001000000000001100010000000011100100010110000000100
000000000000000000000110011101111001101001010000000000
000010001100000000000011000011101110000000100000000000
000010000001010001100010110011101001101001000000000000
000100001000100000000011101011111101000000000000000000
000000000000000001000011111101011000111111100000000000
000101000010001111000111011001101101101001010000000000
000000100000010011000111110011011010100010110000000000
000000000000101001100111100000011001100010110000000000
000100000000000111000000010000001110000011000000000000
000000001100000000000010000000011011000011000000000000
000010100000000001000110001001101110101011010100000001
000000000000000000100000000011001000000011000000000000
.logic_tile 21 21
000010100000101000010011000000011100110000000001000000
000000000011000011000100000000001100110000000001100000
111000001011001000000000010000011110000000110010000000
000000001110001111000011010000001101000000110000000000
110011000000000000000111001111001000001001010000000000
110011100010000000000000001011011000000000000000000001
001000000001000011100000000000001110000011110000000100
000000001000100000000000000000000000000011110000000000
000010101010101111000110100000001110000000110001000000
000111100000011101100100000000011011000000110000000000
000010000010000001000000000000011001000000110000000000
000001000000000000000011100000011110000000110001000000
001100000000000001000010000000001101110000000001000000
000000000000001101000010000000001000110000000000000000
010010001010001001100000001000000000000000000101000000
110001000000100111000000000111000000000010000000000000
.logic_tile 22 21
000000000000000111000011001001011001101000010000000000
000000000000000111000000001001011000010110100000000000
111000100001000001100111000111111100000000100000000000
000101000000001011000011101011101110101001010000000000
110000000000001011100010100000011110110000000001000000
110001000000000001100100000000001000110000000000000000
000100100000001001000000001111111100000000100000000000
000101000000010001100000001011101110101001010000000000
000000000000001011100011111001001110000000100000000000
000000001100100101000011101011111010101001010000000000
000000000000000101100111011101101100001111110000000000
000010001100000001100111010011011100001001010000000000
001110000000000000000011110101011010010110100001000000
000001000000010001000110010011001011101000010001000000
000000100000001111100110100000011111111111000100100000
000000000010000111000100000000001000111111000000000001
.logic_tile 23 21
000000000000000001100110100000001111000011000000000000
000000001110000000000011000000011010000011000000000000
111011000001001001100110010101101100101000010000000000
000010000000001111000011111111111001111101110010000010
000100000000100000000000000101111000000001000000000101
000100000000000000000010100000001100000001000010000000
000000000000001001100110010111111001100000010000000000
000000000000000001000010101101101111010100000000000000
000010001100001000000000010001111100000010000000000000
000101001010000011000011111001101110000000000000000000
001000000000010011100000001000000000000000000100000000
000000001110100000100000001101000000000010000000000000
000000000000000111100000001000000000000000000100000100
000000000000000000100010001001000000000010000000000000
000000000000000000000110110000000000000000000100000000
000000000010000000000010000001000000000010000000000000
.logic_tile 24 21
000101000000001000000011100000001001110011000000000000
000100100000000001000010100000011110110011000000000000
111000000001010111000110011001011110111110110000000000
000000001000100000000111001101011011111111110001000000
000000001110000001000110100011111000100000010010000000
000000000000000111100111001011111001010100000000000000
000010000110000101000110010101101010100000010000000000
000000000000000000000011101111101101010100000000100000
000101000000000111000111010001111111010100000000000000
000010000000000000100010011111001010010000100001000000
000010100000110101000110000111001010110011000001000000
000000001100011111000000000111011100000000000000000000
000000001110000001010111010001111101010100000001100000
000000000000001111100110011111001001010000100000000000
110011001000000111100111100000000000000000000110000001
010001000000000101000100000101000000000010000000100010
.ramb_tile 25 21
001000001010110000000011000011001110000010
000000010110000000000000000000110000000000
111001000000000111000000000011101100000010
000000100000000000000000000000110000000000
000001000000000111100011100011101110000000
000000100000000000100000000000010000010000
000000000000000000000000010011001100000000
000000000000000000000011000011010000000000
000000000000000111000111110001101110000000
000000000000010011100010100101010000000000
000000000001000111010011111111001100000000
000000000000000000100111111011010000000100
001000000101010001000000010101101110000000
000000000000000000100010101101110000000000
110110000111000001000011100111101100000000
110100100000100000100000001001110000000000
.logic_tile 26 21
000010100110100111110010000101011011100000010000000010
000001000010110111100100001111011011010100000000000000
111000001110001111100111110000011001001100110010000000
010010101000000101100011100000011001001100110000000000
010000000100001000000011100000011100000011110000000000
110000000000000011000110010000000000000011110000100100
000010000110000011100010100000001101001100110001000000
000001100000000000100110010000001000001100110000000000
001000100000000011100000000101001100100000010000000000
000001000001011111100010011111001000010100000000000000
000000001010001011100110100111011000010100000001000000
000001000000000001010100001001001111010000100010000000
001000000000000111100010000011101011101001110101000000
000000001010000000100110010000111010101001110000000000
000001000000000000000000000011101100101001110100000001
000010001100000000000000000000011000101001110000100000
.logic_tile 27 21
000000000000000000000000000011111100001011100100000000
000000000000000111000000000000101000001011100010000001
111010000010000000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
110001000100000000000000000000000000000000000000000000
110110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000010010000000000000000000000000000
001101000011010000000000001000000000000000000100000001
000000100000100000000000001011000000000010000000000000
000010100000100001000011110000000000000000000000000000
000000001000010000100011110000000000000000000000000000
000000000000000000000010000000011011111100110100000011
000000001110000000000000000000011000111100110000000000
000000000001110000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 28 21
000101000000100000000111100001101100110100010100000000
000100100000010000000111100000001011110100010000000000
111000000011010001000110010001101001110100010100000100
000000000000100001000010000000011101110100010000000000
010000000001010000000111100000000000000000000100000100
100100000000000000000100000000000000000010000000000000
010000000000000000000000000001111100110100010100000100
000000001100000000000000000000001001110100010000000000
010000000000000011000000000001111000110100010100000000
000000000000000000000000000000011011110100010000000000
000000001010101000000111100000000000000000000100000010
000001000001000001000100000000000000000010000000000000
000000001110001000000000000001101110110100010100000000
000000000000010001000000000000001011110100010000000000
001000000000000000000000000001111000110100010100000000
000000000010000000000000000000011001110100010000000000
.logic_tile 29 21
000001000000000000000000001101101010100000000100000100
000010100000000000000000000001111110111001010000000000
111010000000000000000000000000000000000000000000000000
000001001000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000100000000011100000000000000000000000000000
011010100000000000000000010000000000000000000000000000
000001001010000000000010000000000000000000000000000000
000000000000000000000110100000000000000000000100000010
000000000000000000000100000000000000000010000000000000
001000000000010000000000000000000000000000000100000000
000000101010000000000000000000000000000010000000000010
000001000000000001000000001011001010100000000100000100
000010001100000000100000000001111110111001010000000010
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 30 21
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000000001101011111110110000000000
000000001110000001000000000000001111111110110010000010
110010100000000001100000000000000000000000000000000000
110001000000000000100000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
100110100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000000000000111001000000000000000000100000001
000011000000000000000000001011000000000010000000000110
000010000000000000000011000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
.logic_tile 31 21
001000000000001101000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
111010000001010000010110000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100001010000000000000001011011000000110100000001
000000000000100000000000000001001001010110111000000000
.logic_tile 32 21
101000000000000000000000010000000000000000000000000000
000000000110000000000011100000000000000000000000000000
111000101110000000000000010000000000000000000000000000
000001001000100000000011100000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000100
010000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.io_tile 33 21
000000000000000000
000100000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.io_tile 0 22
000000000000000000
000000000000001000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000000001111000111110011100000000000001000000000
000000000001011111000111110000001001000000000000010000
000000000000000111000111100011000001000000001000000000
010000001010000000000000000000001001000000000000000000
000101100000100000000000000011100000000000001000000000
000100001001000111000000000000101000000000000000000000
000000000000000111100000000011100001000000001000000000
000000000000000000000011110000101000000000000000000000
000100001000001000000000000101000000000000001000000000
000100000000100011000000000000001111000000000000000000
000000000010000011100010000101100000000000001000000000
000000000000000000100010010000001001000000000000000000
000000000000100001000111100101100001000000001000000000
000010000001000000100100000000101110000000000000000000
000000000000000001000000000111000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 2 22
000000000000001001000111100001000000000000001000000000
000010000000001111000000000000101110000000000000001000
000010100000000000000011000001000001000000001000000000
000010100000001001000000000000001111000000000000000000
000000000000100000000110100101000001000000001000000000
000000000001010001000100000000001110000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000011110000101000000000000000000000
000010100000000000010000010101100001000000001000000000
000001000010000000000011100000101000000000000000000000
000001001010000000000011000011100000000000001000000000
000000100000001001010111010000001110000000000000000000
000000000000001101100000000001100001000000001000000000
000000000000000101000000000000101101000000000000000000
000000000001000011000000010101000001000000001000000000
000000000000100000100010100000101101000000000000000000
.logic_tile 3 22
000000000100010001000000000000011100000011110000000000
000010100111000000100000000000010000000011110001000000
000000000000100111100110000000011100000011110000000000
000000000001010000100000000000010000000011110001000000
000000000000000000000110000001101110001001010001000000
000000000100000111000000000000111100001001010000000000
000000001010000001100000000101101110001001010000000000
000000000000001001010000000000001110001001010000000000
000100000001011111100011101111101100101111000010000000
000100000100001011000100000111011011000110000000000000
000010000000100000000010011011111110000110100000000000
000010100000111001000111000101011100001111110000000000
000001000000001111000000000000011000000011110010000000
000000100000001011100011010000000000000011110000000000
000000000000000001000010000011111110000110100000000000
000000000000001001000100000101011000001111110000000000
.logic_tile 4 22
000100001100000111000010000101011101000110100010000000
000110100000000111000100000111011000001111110000000000
000000000110101001100111001101011001101111000000000000
000010000001011011000111101001011011000110000000000010
000000001010000001100011100011101100000110100000100000
000000000000000111100000001011111100001111110000000000
000000000000101101000111111001011110000110100000000000
000000000001000001100010000011011000001111110000000010
000010100000000000000011100101001001000110100000000000
000000000000001001000010011101011110001111110000000000
000001001100100011100011100101111010001001010000000000
000010100000001001000000000000101001001001010000000000
000000000000000001000000000101111111001001010000000000
000010100000000000100000000000011111001001010000000000
000000000010000011000011101101011101101111000000100000
000000000000000000100010011001001000000110000000000000
.logic_tile 5 22
000000000000000000000110000000000000000000000000000000
000000100000000000000010100000000000000000000000000000
111000001110000011100000001101001100101111000000000010
000000000000000000000000000011011001000110000000000000
010000000010000101000000010001111111001001010000000000
010010100000000000000010000000001110001001010000000000
000000000000000011100111010101111010001001010000000000
000000000000000000100011010000101110001001010000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000001000000001101011100101111000001000000
000000100000000000000011010011011011000110000000000000
000011101010101111100000000000000000000000000100000010
000110100001001011100000000111000000000010000000000000
001010000000000001000000001000000000000000000100000000
000001000000000111100000001101000000000010000000000100
.logic_tile 6 22
000000001010000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001010000000001111100010110110000100000
000000000001010001010010000000101001010110110000000000
010000001100000000000110010000000000000000000000000000
110000000000000000000011100000000000000000000000000000
110010000010000011000000000000011001111111000000000110
110000000000000000100000000000001000111111000000100000
110010100000000000000000000000000000000000000000000000
100001000000000111000000000000000000000000000000000000
110100000001111000000000010011011100000000010100100000
100100001011110111000011011101011111000000000000000000
000000100000000000000000001111101111000001000100000010
000000000000000000000010000101011101000000000000000000
110010000001000000000000000000000000000000000000000000
000000000001100111000000000000000000000000000000000000
.logic_tile 7 22
000000000000001000000000000101111100100000000000000000
000000001100001111000000000000001000100000000000000100
111000000000011001110110000000011001110000000010000000
000101001000001011000011010000011001110000000000000100
000001000000000001110111000000000000000000000000000000
000000000110000000000011000000000000000000000000000000
000000000000001000000000000000011110110011000001000101
000000001110001111000000000000011101110011000010000000
000000000000010000000011000000000000000000000000000000
000000001110100111010000000000000000000000000000000000
001000100000100111110000000001101101010110110100000001
000001000000010000100000000000001000010110110000000000
000000000001000000010000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
001000001101010000000011000101001010101001010100000101
000001001110000000010100001101011110010111100000000000
.ramt_tile 8 22
001000010000000011100010000000000000000000
000010111111000000000000001101000000000000
111000010001101000000000001000000000000000
010000011101010011000000001111000000000000
110001000000100000000011101000000000000000
110010000100000000000010000111000000000000
000101000000000111000000000000000000000000
000100100000010000000011000001000000000000
001000000000000000000010001001000000000010
000000001110000000000000000011100000000000
000100000010000111000000000000000001000000
000111000001000001000010001101001100000000
001000101111010000000111001000000001000000
000001000001110000000100001011001000000000
010000000001010001000000001000000000000000
110100001000000000100010011101001101000000
.logic_tile 9 22
000000000001110000000111010101011001000001000000000000
000000000000010000000011100000011001000001000000000000
111000100000010000000011110001001110000000010010000000
000000000000000111000010110000111111000000010001100000
010010000001000000000011100111001100101111000000000001
110001001010101101000000001111111101000110000000000000
000000000001000000000000001111011000000000000001000000
000100000000000000000000001011001110010010100000000000
000000000110000000000111010000000000000000000000000000
000000000000010000000111010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000111101000110100000000000000000000000000000
000000000000000001010111100000000000000000000000000000
110010000000000000000000000000000000000000000100000000
000101001000000000000000001001000000000010001001000000
.logic_tile 10 22
000000000000000000000110000000001001110000000000000000
000000000000010111000000000000011100110000000001000000
111110000000000001000011100000000000000000000000000000
000001001101010000000000000000000000000000000000000000
110000000110000111100011000011101100101000010010000000
010000000000000000100000000000001010101000010000100000
000100100001001000000010100001001101000010000000000000
000100000001011011000100001111001001000000000000000000
110000001100001011000000000001011011000000010000000000
100000000001001011100011110000101100000000010000000000
000001000001001111100000000111101010000001000000000001
000100001000000101100000000000001100000001000000000000
000000100000100000000000000001111101110110100001000000
000001000110010000000011000000001011110110100000000000
110001000000000111100000000101001010000001000100000001
000000100000000000100000000000101100000001000000000000
.logic_tile 11 22
000000001100100001000010000101001011001001010010000000
000000000110010000110000000111101110010110100000000001
111000001011010000000000010011011000000001000000000000
000010100000001001000011000000011110000001000001000000
000001101100001111100010100000011110110000000010000000
000010000001010101100110110000001011110000000000000000
000000000000000111000111101111011101000010000000000010
000001000000000000100000001011111111000000000000000000
000000000000100111100000001011001001000010000000000000
000000101111011111100000000001011010000000000000000000
000010000000100000000111100011111010000000010000000000
000000000001000111000111110000011000000000010000100000
000010001000000011100111100000000000000000000110000000
000000000001000011100000000101000000000010000000000000
001000000000000001100000000000000000000000000000000000
000000000000000111110010000000000000000000000000000000
.logic_tile 12 22
000000000000000111100000001111001011100000010000000000
000000100000000000100000001101011000010100000000100000
111100000000000111100000000000000000000000000000000000
000000000110000111100000000000000000000000000000000000
010110100000110011100010000000000000000000000100000000
110101000001010000100111000101000000000010000000000000
000000000110000000000111000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000001011100000000000001000000000000000000100000000
000010001100000000000011000011000000000010000000000010
000000000000001000000000001000000000000000000100000000
000000000000001101000000000001000000000010000000000100
000000000000001000000000000000000000000000000100000000
000000000011011111000000001011000000000010000000000000
000011000000000000000000000000000000000000000000000000
000011000010000000000000000000000000000000000000000000
.logic_tile 13 22
000000000001011000000000010101001100000000000000000000
000000000010100011000011001011101000000010000000000000
111000000000000001100000010111011111101000010000000000
000010100000000000000010000000001101101000010000000000
110100000000100000000111000001101011000010000010000000
100000000001010011000111010000001101000010000011000000
000000000001000000000000000000000000000000000000000000
000000001101010101000000000000000000000000000000000000
000000001000011001100011100000001101000011000000100000
000000000000100011000011010000011001000011000000000000
000101000000000001000010000000001000110000000100000000
000100000010000000100110010000011111110000000000000000
000000000000000111100000010011111010000010000100000000
000000000001010000010010111101001100000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 22
000000000001010101100010000001111001101000010000000010
000000000010100001110011110000011100101000010000000000
111001100000001011100111110001001101001011100000000000
000000000000000011000011110000001111001011100000000000
010010100000000001110011100101001110100010110000000100
110000001111001001000000000000001101100010110000000000
000010000000000101100011100001101111111110110000000011
000000000000000001100110011001111110010100100000000000
000000001110000000000111101101001110001001000000000000
000000000000000011000111001101001110000010100000000000
000011000001000000000000000011101011110100010000000010
000011000000001111000010010000101010110100010001000000
000000000000010111100110100011011010110100010100100000
000000000010100011110100000000111001110100010000000000
000000000000001000000000010001111010110100010100100000
000000000000000001000011100000001000110100010000000000
.logic_tile 15 22
000000000000001101100110100011111001101001000000000000
000000001100000011110000001011001101010110100000100000
111000000000000011000111100111111100010110000000000100
010000000000100000100100000000001100010110000000000000
010000000000000000000111000011011100010010100010000000
110010100000000000000000000000111111010010100000000000
000100000000000011100111001011001110000000010000000000
000000001000000000100100001001101110010110100000000000
000000000001010111000110000000001001000011000001100001
000000000000000000100111100000011011000011000000000000
000000000000000001100110000001011100010110000000000000
000000001110001111000010000000001000010110000000000000
000000001000000011000111011000000000000000000100000000
000000000000000001010011110101000000000010000000000000
000100000000000111100000000000000000000000000100000000
000110100000100000000000001111000000000010000000000000
.logic_tile 16 22
000000000000001011100111100011011010010010100010000000
000000000000001011100011000000111010010010100000000001
111000000000000111010000010101111000010010100001000000
000000000000000000000010101011111000000000000000100000
110000000000001011100111100101001011000000010000000000
010000001110000001100111110000101111000000010000000000
001001001000000001100011111101011101000110100000000000
000000100010000001000010100011111000000000000000000100
000000000000110000000110011011011010000000000000000100
000000000001100000000111111101111010010010100000000010
000010000001000111010000010111000001001100110000000000
000001000000100000000011100000001010110011000000000000
001100000000000001000000000000001110110000000000100100
000000000000000000110010010000011001110000000000100000
000000001010000000000010000001011010110100010101000000
000000000000000000000100000000001001110100010000000000
.logic_tile 17 22
000000000000000000010000000000001010000011000010000000
000000000000000000000010100000011100000011000000000001
111010100000000000000011011011101000010110100000000000
000001001111010000000111101101011110111111010000000000
010001000000000111100111110000011011110000000010000000
110010100110001001000110100000001100110000000000100001
000001000001011011100000000101011011100000010000000000
000010100000100101000011101111001110010100000001000000
000000001100001111100000000000011010110000000010000000
000000000000000111100000000000011100110000000000100000
000000000000000000000000000011011001000000010000000001
000000000001000001000000000000011001000000010000000000
000000000000001001100000010001101011000000010000000100
000000001100000111000011100011101001000000000000000100
000100001010000000000011100111011110110110100100100000
000000100010001011000100000000011100110110100000000000
.logic_tile 18 22
000000001110010011100010010011111000010110100000000000
000100000000001101100110010101011101001001010000000000
111000000001101000000111000001011110101001000000000000
000000000000010001000010100001011111010110100000000000
010010100110000001100111000101111111101001010000000000
110001000000000000000100001001101001000000100000000001
000010100000001101100011011011011000010000000000000000
000000000000000101000111101101001001101001010000000000
000000000011000001000110010000011100000000110000000000
000000000000000011000010100000011111000000110000000000
000001000000111011100010000111011000000000010000000000
000000000110111111000100000000001001000000010010000000
000000000000011001110110111011011011000010000000000010
000000000000000001100010011101001010000000000000000000
000000001101001000000010000011101000111111110100000010
000000000000000001000100000111011101101101010000000000
.logic_tile 19 22
000000001010100000000000010101011100000001000010100000
000100000000011001000011000000001000000001000001000000
111010000000110001100000000111111101000110100000000000
000001001000010111000010000000101000000110100000000000
110000000000010101000000010000001111110000000000000000
010000000000001101100010000000001100110000000010000000
000000000001001001100000000000011011110000000000100000
000000001100000111000010000000001110110000000001100000
000001000001010000000000010000011100000011000000000000
000010000000100000000011100000011110000011000000000000
110100000110101111100011100001101001000010000000100000
100100000000010001100111100000011010000010000000000000
000000001101111001000000000000011011111111000010000000
000001000011101101100000000000011001111111000000000000
110101000000001000000111000011101010111001010110100000
000000000000000001010100000000101011111001010000000000
.logic_tile 20 22
000000000001011011000110100000011100000000110010000011
000000000000100001000011010000001101000000110000000000
111000000000100001100111100101101011010110000010000000
000000000001010000000000000000001001010110000000000000
010010100000011101100111100000011000110000000010000000
110001000000100001000011010000001000110000000000000000
000100101110000001100111100001001010010110100000000000
000000000000000000000000000101101000101111110000000010
000100000000000001000000000101001110100000000000000001
000100000000000000100010010000111111100000000010000000
000011000000010011100011010011111110000000010010000000
000000000100000000100111100000111110000000010010000000
000000000000000001000010011001011100001001000001000000
000000000010011001100110011101111110010100000000000000
110000000110100011100011000000000000000000000101000000
110100000001000000110100000011000000000010001000000000
.logic_tile 21 22
000000000000000001000000010001001100001001010000000000
000000000000000001100011110101001101101011110011000000
111100000000100101000111110001011011010010100000000000
000101000000010101000110101101011000000000000000000000
010000000100000111100110000011111100000000010000000000
010000000000000101100010001101011100010110100000000000
000000000001001101000111100111111001010110100000000000
000000000000100011000000000101011001000001000000000000
000000000111010001100000011000000000000000000101000000
000000000000101011000010000101000000000010000000000000
000000000000000001000111110000000000000000000100000010
000101000000000000100111011111000000000010000000000000
000000000000000111100000000000011011111100110101000000
000000001000000000100010010000001000111100110000000100
000001100110100111000000000111011101011101000101000000
000001000000110000100010000000011111011101000000100000
.logic_tile 22 22
000000000010000111100000011101111100101001000000000000
000000000001000011000011100011101101111111010000000000
111100000000000001100000010011101001010001110000000000
000100001110000000000010000000011110010001110000000100
010000100000101111100111000000001101000000110010000000
110000001100010001100111110000011011000000110000000000
000000000000000111000011000111011011000000000000000000
000000000000000000100010110111101111010100100000000000
000000000001001000000111111101011001101000010000000000
000000000000001001000110000011001001111111110000000001
000000000000100001100111000011001011000000100000000000
000000000000001111100100000001001101101001010000000000
001000000110001000000111001001001010000000000000000000
000000000000001111000011101111011000010100100000000000
001100000000000000000111110000000000000000000100000000
000000000001001011000111101111000000000010000000000010
.logic_tile 23 22
000001000000000111000000000101011110010100000000100000
000000001110010000000010000101101110010000100001000000
111000000001011001000000000111011010010100000010000010
000010100000000111100010010001101100010000100000000000
010100000000011111000010101101111000001111110000000000
010000000000101101000010100001001100001001010000000000
000000100001010111100110000101111111100000010000000000
000001000010101001010100000111101111010100000000000000
000010000000000011100110000011011011101001110100000010
000000001110001011100010000000101101101001110001000000
000010000000001111000000000101011000101001110100000010
000001000000101101100011010000111010101001110000000000
000000000000001001000110110011111011101001110100000010
000000000000001101100110000000001100101001110000000000
000000000000000001000000000000001100111111000100000010
000000001100001001000010100000011111111111000000000000
.logic_tile 24 22
000100000001111000000111001001011000100000010001000000
000100001111111011000011100111101111010100000000000000
111000000000101001000111000001011011010100000000000010
000000000000010111100100001101011111010000100000000000
110000001011000101000110000111011011010100000000000010
010100000000000111100111101001111000010000100000000000
000000000100001000000110010001001010010100000010000100
000000000000001011000110011101011010010000100000000000
000100000000000000000110100111011011010000100000100000
000100000000000000000011101001101111010100000000000000
000010000100000000000011110001011101010100000000100000
000101000000001001000011001101001001010000100000000000
000000000000000011000111010111001100010100000000100010
000000000000000000000010011001111110010000100000000000
000000000001000111000110110101011101101001110100000000
000000000000100000000011100000011101101001110000000001
.ramt_tile 25 22
000000000000100000000000010101101010000000
000100001011001001000011110000010000000000
111000000000000011100000000001001010000000
000000001100000000100010010000000000000000
010100100000000001000000010111001010001000
010100000000000111100010010000110000000000
000000000001010000000000001011001010000000
000000100101010111000000001111000000000000
000010100010100000000000000001101010000000
000101000001011111000000000111010000000000
000000000000000011100111001001101010000000
000000000000001001100100000011100000000000
000110000000000001000010111101001010000000
000101000000000000100111000011010000000000
110000100000000001000000011111001010000000
110001000110000000000011011011100000000000
.logic_tile 26 22
000101000001000000000000011111011010010100000001000000
000010100110101001000011000111111010010000100000000000
111000000001011000010111101101101001100000010000000000
000000100100100011000011110101111111010100000000000000
000000000000000001000010000001111100100000010010000000
000000000000101001000000000001101011010100000000000000
000000000001010000000111110011011001010100000010000000
000000101100001001000010101011101110010000100000000000
000000000001100000000111001000000000000000000100000000
000000000001100000000011111001000000000010000001000000
000100000000000011100000000000000000000000000100000000
000100000000000001000000000111000000000010000001000000
000000000000000000010000001000000000000000000100000010
000000001010000001000011110011000000000010000010000000
000000000000101001000000000000000000000000000100000000
000010100000001111000011000101000000000010000010000000
.logic_tile 27 22
000100000000001001000000001111001111100000010000000000
000100001110000001000010001011011111010100000000000000
111000000010000011100000000111101001101001110100100010
000000000000000111100000000000011110101001110000000000
110000000000000101100000000001001010101001110100000001
110000000010100000000010010000011110101001110000000000
000000000010000000000011000001001001101001110101000010
000100000000000000000010010000011011101001110000000000
001000000000100000000010100011101010101001110101000000
000000000000010000000110110000011101101001110000000010
000001000000010001000010110101001001101001110101000010
000000100010100000100111000000011101101001110000000000
000000000000001001000010000001101011101001110100100010
000000000000000111000110000000011000101001110000000000
000000000110000111000010000101101000101001110101000000
000110100000001101000000000000111101101001110000000000
.logic_tile 28 22
001000000000000000000111110000000000000000000000000000
000010001010000000000111010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
111100001000000000000111100000000000000000000000000000
010100000000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001001111110100010100000000
000000000000000000000011110000111100110100010001000000
000010001100000000000000000101001001110100010100100000
000010000000000001000000000000111111110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
.logic_tile 29 22
001010000000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
111000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000011000000000000000000000101000000000010000000000000
000000000001010000000010000000000000000000000110000000
000000000000100000000100001001000000000010000000000000
001010100110000000000000000000000000000000000000000000
000101000000100000000000000000000000000000000000000000
.logic_tile 30 22
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000111001011111100000010000000000100
000000000000000000010100000011011011000000000000000000
000100001100110000000000000000000000000000000000000000
000110100001010000000000000000000000000000000000000000
000000000000000000010000000000001000000011110001000001
000000000000000000000000000000010000000011110000000000
000010100000000001000010000000011100000011110000000011
000010100000000001100100000000000000000011110000000000
000000000100000000000000000000011100000011110000000010
000000000000000000000000000000010000000011110000000010
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 32 22
000010100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 22
000000000000000000
000000000000001000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000100000
000000000000000000
000000000000011000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 23
000001000000100001000000000001100000000000001000000000
000000100001000001100011100000101001000000000000010000
000000000111001001010010000001100000000000001000000000
000000101110100111100100000000001101000000000000000000
000001000000000000000011100111100000000000001000000000
000010101110000000000000000000101111000000000000000000
000000001000000000000111000001000001000000001000000000
000000001010000000000000000000001000000000000000000000
000100000000000000000010000011100001000000001000000000
000100001110100000000100000000001111000000000000000000
000000100000001111000011100101000000000000001000000000
000001001110001011000000000000101000000000000000000000
000000000000000000000111100111000001000000001000000000
000000001110000000000010000000101011000000000000000000
000000001100000000000010000011100001000000001000000000
000000000000000000000110000000001101000000000000000000
.logic_tile 2 23
001010001100000000010000000101000000000000001000000000
000000000000100001000011110000101000000000000000010000
000000000110000000000111100101100000000000001000000000
010000000000000000000000000000001010000000000000000000
000100001111010000000011100011100001000000001000000000
000100000000000001000111000000001011000000000000000000
000000000001010001000010000001000000000000001000000000
000000000000100000100100000000101110000000000000000000
000000000000000000000010100111100000000000001000000000
000000001000001011000000000000001111000000000000000000
000000000000011001000000000011100000000000001000000000
000000001000100111000000000000001111000000000000000000
000100000000001000000011110001100000000000001000000000
000000000000000101010010100000101100000000000000000000
000100000000001000000000000101000000000000001000000000
000000000000001111000000000000101101000000000000000000
.logic_tile 3 23
000010100000001001000010000000011100000011110000000000
000010100000000111100111100000000000000011110001000000
111000001000000111000110010011011101000110100000100000
000001000000000000000010001001111000001111110000000000
011001000000001000010111000000011100000011110000000000
110010100000010111000100000000010000000011110000000001
000000001000100111000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000001111100110101001001101000110100000000000
000000000000001011000010011101011010001111110000100000
000010100000000011000011110001011000110110110100000000
000011000000000000000010100011011111111101011000100000
000000000000000111100000010101011000110110110100000000
000000000000001111000011110111011100111101011000000000
110001000000100000000000000001001000110110110100000000
000010100011000000000000000011011110111101011000000000
.logic_tile 4 23
000000000001000000000110010111000000000000001000000000
000010001010000000000010000000100000000000000000001000
111001001000011001100110010000000001000000001000000000
000011000000100001000010000000001101000000000000000000
010010100000000000000000000000001000001100111100000100
000000001010000000000000000000001001110011000000000000
000000000000010000000000000000001000001100111100000000
000000000000000000010000000000001001110011000000000000
000000000001010000000000000000001001001100111100000010
000000001010000000000000000000001000110011000000000000
000000000000000000000010100000001001001100111100000000
000000000001110000000100000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000011100000001001110011000000000000
110110000000000000010000000000001001001100111100000000
000100000000000000000000000000001001110011000000000100
.logic_tile 5 23
000010101010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000001000000000000000000100100000
000000000000000000000000001111000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000010000000001000000000010000000000100
001000000000100000000000011000000000000000000100000000
000000000001000000000011011011000000000010000000000001
000000000110000000000000000000000000000000000000000000
000000000000000000010010010000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
.logic_tile 6 23
000010001010000101000010110000000000000000000000000000
000000000000001101100111000000000000000000000000000000
111000100000100001100000000101011100000110100000000000
000000000001000000000000001101001001001111110000000000
010000000110000101000010110000011001001100110000000000
010000001010000000100110000000001011110011000000000000
000111100000101101000110000011001101000001000000000000
000100001000011011100000000000011110000001000000000000
000000000000000001100110011001011010111001010100000100
000000000100001001000011110111001011110000000000000000
000010000000100000000000000001001100101001110100000000
000001000000001001000000001011011000111111110001000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010010011100000000000011010111111000110000000
000000000100011001100000000000001100111111000000000000
.logic_tile 7 23
000000000000000000000000001011111000000000000001000000
000000001000000000000000001001001111010110000000000000
111000100011011011100000000000011000000000110000000001
000000001010000111100011110000001100000000110001000000
110000000000000011100010000000001111000000110010000000
100000000000000000100000000000001111000000110000000000
000000000010000101100010000101111011000010000010000000
000000000000000000100100000000101101000010000000000000
000000000000100111000000000000001110000000110000100000
000000000100011111000000000000001100000000110000000000
000000000000000011100010000000000000000000000000000000
000000100000010000000100000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000100001011011000000000000000000000000000000000000
000000000001000000000010000101001011000000010100000000
000000001010000000000100000000011101000000010010000000
.ramb_tile 8 23
000000000000010001000000001000000000000000
000010110000000001100000001001000000000000
111000000100000001000000011000000000000000
000000001100000000100011000001000000000000
000010100010100001000010000000000000000000
000010100110010001000000000001000000000000
000000000010010011000000000000000000000000
000000000000100000000000001011000000000000
000000100001110000000011100001000000100000
000011100001110000000000000101000000000000
000000000010100011100010001000000001000000
000001000000110000000100001011001100000000
000010000000000111000000000000000000000000
000000000000100000000000001101001110000000
010000000100000000010000000000000001000000
110000000000000000000010010101001111000000
.logic_tile 9 23
000000000000000000000110010000011011110000000000000000
000000000110011001000011010000001011110000000000000000
111010000000000111010011010101101011100001010000000000
000110000100000011100110000000011010100001010000000001
000010101010001101000011110001111110000000010000000000
000000000000000001000010001001101010000000000000000000
000010000110000001100011000001101101101001000000000000
000000000000001011000100000000111100101001000000000000
000000001010100000000000010101011000000001000010000000
000010100000000000010011000001001101010110100000000000
000000100000000011110000001011101101010010100000000000
000100000000000111100010000111011001000000000000000000
000000100001110101100110100001011111010000000110000011
000001000011110000000000000111101101101001010010000010
000000000001001000000000000001101110101001110110000001
000000000100101111000000000000011011101001110000000101
.logic_tile 10 23
000000000000100000000111100011101100010100100000000000
000010101010010000000100000000001100010100100000000000
111100000000000101000110000000011100110000000000000000
000100000000010000000000000000001110110000000000000001
000011001011011000000110000101011111010110100000000000
000001000000000001000000001011011101101001000001000000
000000000000000001100110000101101111110110100000000010
000000000000001001000000000000111110110110100000000000
000000000000100011100111100001111001100000000000000000
000000000001001111000010110000101010100000000000000100
000001000001101111000000000111011110000010000010000000
000000000000010011000010000000001101000010000000000000
000000000100001011100011100001001111001001010000000000
000000000110100111000111110000111101001001010000000000
000100000001011111000000001111101011010110110101000001
000000000000000011000011010101011000101001010010100001
.logic_tile 11 23
000000000001010000000111101111011001000000000000000000
000000000000100000000010000111011010000010000000000100
000000000000000111000111100000000000000000000000000000
000001000100000000000100000000000000000000000000000000
000010000100000001000010101011101110100000000000000000
000001001011010000100000001111011011000000000000000000
000000000000000111000111100011011111000001000000000001
000010000000001001000111100000001000000001000000000000
000010001010001111000000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000000000001000001100000001101101010000000000000000000
000000000010000000000000000101001100000010000000000000
000000000000001000000000000000011010000011000000100000
000000001110100111000011110000011001000011000000000001
000000000001000011100110000101101100000010000000000000
000000001110100000100000000111111001000000000000000000
.logic_tile 12 23
000000000000001000000000011111001011001111110000000000
000000000001010001000011010101001100001001010000000000
111000000001000011100000000000011001110000000000000010
000000000000000001000000000000001111110000000000000000
110000001000001000000000010011011110000001000010000000
110000000000001011000011110000101100000001000000000000
110100000000001001000000001011111111100000000000100000
100100000110001011100000001011101010010110100000000000
000100000100100111000111010101011100000000000000100000
000000001101001111000111110001101001000110100000000000
000010101110001011000111010000000000000000000000000000
000000000000001111100011100000000000000000000000000000
000000000100000000000111100001101100000110100000000010
000010000000001001000010001011001001000000000000000000
000000000000101011110000010000000000000000000100100000
000000100001001101100011101111000000000010000000000000
.logic_tile 13 23
000000000000000011000111000001111111000001000010000010
000000001100000101110100000000111100000001000001100001
111000001010000011000111100000001101000000110000100000
000000000000000000000000000000001111000000110001000111
110000000000000001100000010000011111000000110000000010
100000100000000001000010000000001101000000110000100000
000000000000000111100000000101011100010010100011000010
000100000011011001000000000000001010010010100010000000
000000000000101000000000000101111000100001010000100000
000000000000011101000000000000001000100001010000000000
000000000000000111000010011101001110101001010000100000
000000000000000111100011101011001011000010000000000000
000000000000000111100010000001011100101001110101000000
000000000001010000100000000000001111101001110000000000
000000100000000000000111110101111110010110110101000000
000010000000000111000011100000011001010110110000000000
.logic_tile 14 23
000000000001011000000010010000001110110000000000000000
000000000000100101000111000000001000110000000000100000
111000000001000000000010000101101011001001010010000000
000000000000001011000111010000101111001001010000000000
010000001110000111000110010001101101101001000000000000
110010100000001011000011100000101000101001000000000000
000010100000001000000010010000001100111100110000000000
000001000000011111000111010000011001111100110000000000
000000001110100011100000010101101011000110100010000000
000000000001001001000011101111001100001111110000000000
000000001000001000000111000111111110010010100001000000
000000001010001011000000000000101011010010100000000000
000000001010100111100111100101111100000110100000000000
000000000001000001000100001001111110000000000000000000
111101000000000111110011010011011001101001000110100010
000000100000011111000010000000011110101001000000000000
.logic_tile 15 23
000000000000000111100000000101101010110100010000000010
000000000001000000100010000000001001110100010000000000
111001000011000111100000000111011011101001000000000000
000010000000001011100000001011011111010110100000000000
000100001100000001100000000101011000100000000000000000
000100000000001011000011011011101100010110100001000000
001000100000001011100111111111011100100000010001000000
000001000000001111000011100111111000010100000000000000
000000000000011011100011110111001110111110110110000000
000010101110101111000111110000011010111110110010000000
000001000000000011000010011101101100111111110100000000
000010000000000111000010001011011100101101010010000000
000000000001001101100111100000011011001111110100000000
000000000000000011100111000000011000001111110000000000
110010100000100000000011100011111111111111100101000000
000100001011000011000110010000011100111111100000000000
.logic_tile 16 23
000001000000000000000000000000001010000000110010000000
000000000000000000000010100000011101000000110000000000
111000000000001101110000000101001011000000010001000000
000000000000000001100000000000101000000000010000000000
110110100000010001000110010000011111110000000000000000
110000000000000101100011000000001100110000000000000000
000010000000000000000010000000011010110000000001000010
000011000010000000000100000000011010110000000000000000
000001100000110111000111110011001101101000010000000000
000011000000110000010010000000101110101000010000000000
000000100000000000000000010001111100010010100001000000
000000000000001001000011010000011111010010100000000000
000001000000001001000011110001101010101001010101100000
000000000000000001000011101001011101110110100000000000
000000000001001111100111100111011110111001010100100000
000000000010001001100000000000011110111001010000000010
.logic_tile 17 23
000000000000000000000111101001111111100000000000000010
000000000000000000000110100111111010010110100000000000
111000000000010111100111101001001100000110100000000000
000000000000001011000111110111111001001111110000000000
011000000000001001100010000101101111000000010000000000
110000000000000011010000000000001101000000010010000000
000000000001001111110000000011100001001100110000000000
000000000011011101100011000000001011110011000000000000
000000000000001011100011110011111101101000010000000000
000000000100000011100010010000101001101000010001000000
000000100000000011100011110101001100001001010000000001
000001000000000001100011000000001100001001010000000000
000000001000001001000000000001101101000110100000000000
000000000000001011000000000111011000001111110010000000
001101000001001001000000010000000000000000000100000010
000010001100001011010010110101000000000010000000000000
.logic_tile 18 23
000001000110001111100110000000011101000011000000000000
000010000000000001110010000000011010000011000000100010
111010100000000111100011100011111010111111100010000000
000000000000010101100111010101011101010110000000000000
110000000000001000000110110001101011111111000000000100
010000000000101111000011111101011001101001000000000000
000000000001000111000110000111001001000010000000100000
000000000110100000100011100000111011000010000000000000
000000000100101000000110100101011001000010000000100001
000000100000011111000111100000011111000010000000000000
000000000000000011000010000111101110000110100000000010
000000000000001001100100001001001000001111110000000000
000000000000001001000111000111101110100000000100000001
000000000000001111100100000000101000100000000010000000
000001000000000111000011111001101100110000000100000010
000000100000000000000111010011001000110110100010000000
.logic_tile 19 23
001100001110000111000011100001111001110100010000000000
000000000000000011100010100000011001110100010000000000
111100000000000111110111100000011101110000000001000000
000100000000000111000011000000001101110000000000000000
110000001000000001000011101111001011100000010001000000
110000000000000011000011100101111000010100000000000000
000000000000000111100111100011011000001011100010000000
000000100000000000000111100000111000001011100000000000
000000000001010111100000010000011100000000110000000000
000000000000100000100011100000001000000000110000000000
000010100000001011100111000101011011011101000100000000
000001000000100001100100000000111011011101000010000000
000000000000000000000010010001001010011101000100100000
000000000000000000000111100000101010011101000000000000
000001000000001000000111000001011111101001010110000001
000010001000000001000100000011111110010110110000000001
.logic_tile 20 23
000001001110000001000011000111001001010010100010000000
000010000000001001100110010000111111010010100000100010
111000000000011111000011100001101010010010100000000000
000000000000000001000100000000001100010010100000000000
010000000110010001010000000111011000010010100010000000
010000000000100000100000000000001110010010100000000000
000000000110000111000110100001011101010110100000000000
000000000000010000100000000001011110000001000000000000
000110000000000111000011000011011101101000010000000000
000000000000010000100100000000111011101000010000000000
000000000000000000000110010101111101010110100000000000
000000000000000000000111100001011110000001000000000000
000010100000001111000111010000000000000000000101000000
000001000000000111100011001111000000000010000000000000
000000000000001000000011101000000000000000000101000000
000000000000000111000100001001000000000010000000000000
.logic_tile 21 23
000010101100101101100111110000011110000000110001000010
000101000000001011000111010000001000000000110000000000
111010100000000000000011010101101110000110100000000000
000001001000000000000011001001111101001111110000000000
110100000110001011000111000111101011000001000010000000
100100000000000011100000000000001111000001000000000101
000010100000100011000011000001011001111111100100000010
000000000010010000010000000011011110101001010000000011
000110000000000001100011110001011000110110100110000010
000011100000000000000011100000011011110110100000000000
000000000000100101000000000101111011110110100110000000
000000000111000000100000000000011100110110100000000001
000000000000001000000011110111011000110000000100000010
000000000001011101000110001001111101110110100000000001
110001000000001101100111000101011010110110100100000010
110010100001110111100100000000011110110110100000100000
.logic_tile 22 23
000000000000001111100111100101111101111001010000100001
000000001111010111100111100000011011111001010000000000
111000000000000000000000001111001010010110000000000000
000000000000010101000000000011101110111111000001000000
000000100000000111100000000001001101100000010000000000
000011000000000000000000000011101101010100000000000000
000100000001001000000110101111001100010110100000100000
000000000000000001000100001111011000000001000000000000
001001001010001011100000000001001101100000010000000000
000110100001010111100011100001101101010100000000000000
000000000000000011100010001001001100010110100001000000
000000001110000000000111011111111000000001000000000000
000000100000101111100111101000000000000000000100000000
000000000000000111100000000001000000000010000000000010
000000000100001000000000001000000000000000000101000000
000100000000001101000010000111000000000010000000000000
.logic_tile 23 23
000010001110100011100111011001001101010110100000000000
000000001011000000100111100111111100000001000001000000
111000000001000111100011111001101011101001010000000100
010000000000000000000111111011101000011101000000000000
110000000000110111100000011001001101010110100000000000
010000000010100000100010100111011100000001000000000100
000100000000000111000000001001001111010110100000000000
000010000000000000000000000011111110000001000001000000
000110100001011000000111110101001111111111110010000000
000011100000100011000011010111101111111001010000000010
000000000000000101100111001101101111010110100001000000
000010100000001111100100000011011110000001000000000000
000000000000000111100111100000000000000000000100000010
000000000000000011100000000011000000000010000000000000
000010100001010101100010001000000000000000000101000000
000000000000001111100000001001000000000010000000000000
.logic_tile 24 23
000001000000001000000010110111101011010100000000000100
000010000000001111000111010001101100010000100000000000
111000000000001111100011100101111000100000010000000000
000100000000000111000010010111111001010100000000000000
000000000000001001100011100000001110001111110010000000
000000000000011001100100000000011001001111110000000010
000100000000000000000010011011001011111111110000100000
000100000000010000000011110001111001111001010000100000
000100000000000001000010100111101100010100000000000010
000000000111010001100111110001101100010000100000000000
000000000110000000000110001011101011010100000000000010
000010101010001001000011101101101101010000100000000000
000000000000011000000000011000000000000000000100000000
000000001101011011000011110001000000000010000000000100
000000000000100000000000000000000000000000000100000000
000000000000010000000011101011000000000010000000100000
.ramb_tile 25 23
000111001000000000000011100011001110000001
000011010000000000000011100000100000000000
111000000000000000000000000001011100000000
000000000000000000000000000000100000010000
000000001010000111000000010011101110000000
000100100001010000000011000000000000000000
000001000000000000000010000011111100000100
000010001000000001000010001001100000000000
000000000000000000000010000011101110000000
000000000000000000000000000101100000000001
000000001000000001000111111111011100000000
000000001110000001000111100101000000000000
000111000000000001000000001101101110000000
000100100000001001100000001101100000010000
110000000001000001000010000111111100001000
110000001100000000000000001101100000000000
.logic_tile 26 23
000000000000101111100011000101100001001100110000000000
000000000001011111100111000000101000110011000000000000
111001001010000111100000010101101110000110100010000000
000010000000000111000011100101101011001111110000000000
110000000001001011000011000001011110111111110100000010
100010100000100001000111101001111000111001010000000000
000000000000000111100111010011011000110000000100000010
000100000000001111100111111011011100110110100000000000
000100000000100111100010000001011100111111110100000000
000100100001011111000100001111111000111001010000000001
000010100000010101100011100101011011111111110110000000
000000000000000000000000000001101000111001010010000000
000000000001010101100111100001011100111111110101000000
000000000110000000100000000101101000111001010000000000
110000001100000111010111101101011111111111110101000000
110000100000000000000011110101111000111001010000000000
.logic_tile 27 23
000000100000000000000000001000000000000000000110000000
000010101000000000000000000011000000000010000000000000
111000000000000000000000001000000000000000000100000000
000010100000000000000000000111000000000010000000000001
110000000100000000000000000000001110111100110100000001
110000000001110000000000000000001101111100110000000100
000100000000000000000000001000000000000000000100000101
000100000000100000000000000111000000000010000000000000
000100000011001000000010001000000000000000000101000001
000000000000101111000010010011000000000010000000000000
000000001010000000010000001000000000000000000100000001
000001000010001011000000000111000000000010000000000000
000010100000000000000010001000000000000000000100000010
000000000000001001000100000011000000000010000000000001
000010001000100000000011000111101100011101000100000001
000001000001011011000100000000101101011101000000100000
.logic_tile 28 23
000000000001000000000000000000001110000011110000000000
000000000000000000000010010000000000000011110000100000
111000000000000111100000000000001000000011110000000010
000000000100100111000011100000010000000011110000000000
010010100000000000000010000000011110000011110000000000
110100000100000001000100000000000000000011110000000001
000001000110000111100110110101111101111001010000000001
000010100000001101100111110000111010111001010010000000
000000000000001000000010101101011001100000010000000000
000000001100001011000100001001001010010100000000000100
001010000000000000000000000011011101010110000000000000
000011000000000111000010011011001111111111000000000000
000000000000000000000000001101001111100000010000000000
000000001000001001000010001001011000010100000000100000
000001000010011000000000001000000000000000000100000010
000000000110100011000011111101000000000010000000000000
.logic_tile 29 23
000001000100000000000000010101100001001100110000000000
000010000000000000000010000000101101110011000000000000
111000000000000101100010000000000000000000000000000000
000000000000100000010111100000000000000000000000000000
010001001100101000000011101001111101010110000000000000
110000000001000001000100000111111001111111000000000000
000000000001010000000000001000000000000000000110100000
000000000000000000000011101101000000000010000000000000
001001000000001000000111100000000000000000000000000000
000010100000000011000110100000000000000000000000000000
001010100000010000000010000000000000000000000110000000
000000000000010000000111011011000000000010000000000000
000000000000001000000000000001101110010110110100100000
000000000000000011000000000000001101010110110000000000
110000001000000001000000000001001100010110110101100000
000100000010010000000000000000101010010110110000000000
.logic_tile 30 23
000000001000001111100000000000000000000000000000000000
000000000000001111110000000000000000000000000000000000
111010101010001000000000000000011000000011110000000000
000001000000100111000000000000000000000011110000100000
110000001010100000000000000000000000000000000100000100
110100000001000000000011000011000000000010000000000000
000000100100000011100000000000000000000000000100000010
000000000000100000100000000001000000000010000000100000
000001001100000000000011101000000000000000000110000000
000000000000000111010100000101000000000010000000000100
000000000000000000000000000000000000000000000100000001
000000000000000000000000001101000000000010000000000010
000010100000000000000011000000000000000000000100000000
000001000000000000000100000001000000000010000000000100
001011100000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000010
.logic_tile 31 23
000000000010000111100000010000011100000011110000000010
000000000000000000100011110000010000000011110000000000
111010001000000000000010010000011000000011110000000010
000000000000100000000111000000010000000011110000000000
010000000000000000000111101011111001000010000000000001
110000000000000000000100000011111001000000000000000000
000111000000000000000000000000000000000000000000000000
000111000000000000000000000000000000000000000000000000
000000000000100000000000000000011110000011110001000000
000000000001010000000000000000000000000011110000000000
000001000001000000000010000000000000000000000100000000
000011000110000111000000000001000000000010000000000001
000000000000000000000000000000000000000000000100000010
000000000010000000000000001001000000000010000000000001
000011000010100000000000000000000000000000000000000000
000011000000010111000000000000000000000000000000000000
.logic_tile 32 23
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
.io_tile 33 23
000000000000010000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000001000010010001100000000000001000000000
000000000000001111000111000000101000000000000000010000
000001000000000000000011100111100000000000001000000000
000000000000001001000100000000001000000000000000000000
000001001100001001000000000101000001000000001000000000
000010100000001111000010010000001000000000000000000000
000100000000000000000000000011000000000000001000000000
000100000000000000000000000000001011000000000000000000
000000000000000000000000000111100000000000001000000000
000000100010000001000000000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000001001000000000000101001000000000000000000
000000000000000000000000000111000001000000001000000000
000000010000001001000000000000001100000000000000000000
000000000000000001000000000000001000111100000001000000
000000010000000001110000000000000000111100000000000000
.logic_tile 2 24
000001000010000111000110100001000001000000001000000000
000000100110000001000111100000001110000000000000010000
000000000000100011100000000001000001000000001000000000
000000000111010000100011010000101100000000000000000000
000000000101110000000010000011100001000000001000000000
000000000000010000010000000000101001000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000011000010010001100000000000001000000000
000000000000001011000111010000001101000000000000000000
000010100000000011000111100001000000000000001000000000
000001000000000000110110000000001101000000000000000000
000000000001010000000000000111100001000000001000000000
000010101010000000000000000000001101000000000000000000
000000000001001101100000000101000000000000001000000000
000000000000101111000000000000101001000000000000000000
.logic_tile 3 24
000010000000000111100000000111011001000110100000000010
000001000111001001100010010001001010001111110000000000
111010000000000111100110000111111001000110100000100000
000001000001011001100010010001101011001111110000000000
010000001110000111000000000111001101000110100000000000
000000000000000000000000000111011010001111110000100000
000000000000000011000000000000001100000011110000000100
000000000001010000010011110000010000000011110000000000
000010110001010000000110110111011101000110100000000000
000000000110100000000010111001001010001111110000000010
000111000000000101100110100000001010000011110010000000
000011001100000000000000000000000000000011110000000000
001000000001010111000000001111011101000110100000000000
000000010000100001100000001001011010001111110000000100
110001001000000001000010000000011111001100110100000010
000000010000000000100000000000001001110011000000000000
.logic_tile 4 24
000000000000001001100110010000001000001100111100000000
000000001110000001000010000000001000110011000001010000
111000001010111001100110010000001000001100111100000000
000000000001110001000010000000001000110011000000000100
010000100010000000000000000000001000001100111100000100
000001100000000000000000000000001001110011000000000000
001000000001100000000000000000001000001100111100000000
000000000000110000010000000000001001110011000000000000
000000010000000000010000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000110000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000001010000000000000000000001001001100111100000000
000000011010000000000000000000001001110011000000000100
110000000000000000000000000000001001001100111100000000
000000010000000000000000000000001001110011000000000000
.logic_tile 5 24
000001000000000001000110000000001110000011110001000000
000000100010000111000010010000000000000011110000000000
111001001110000000000111111001011100101111000001000000
000100100000000000000111000011001011000110000000000000
010000000000100101000000010001011001001001010000000000
010000001101000000000010000000111110001001010000000000
000000000000001000000000011011101101000110100000000000
000000000000000101000011000111111010001111110000000000
000000000000000011000110100000001100000011110010000000
000000000000100000000111110000010000000011110000000000
000000010100011001000000000000011000000011110000000100
000000010000001101100010010000010000000011110000000000
000001001000000000000110100101101100000010000000000000
000010010111011001000100001111101010000000000000000100
110000001010000001000000000000000000000000000100100000
000000010000000011000000000001000000000010000000000100
.logic_tile 6 24
000000100000001011000110010101001111000000010000000000
000001001100000001100010000101101010000000000000000000
111010100000000011100010110101001100010110000000000000
000001000100000101000011010000101011010110000000000010
110000000000010011000110010000011001000011000000000001
010000000110100111100010000000011000000011000000000000
000000100000000101000010101101111010000001000000100100
000000000110000101000000000101101110000000000000000000
000000000000000000000000010001011000000110100000000000
000100000000001111000010110001101110000000000000000001
001000010000000001010000001001001100000001000000000000
000001000000000000100000000011101000000000000000000000
000000000000010001100000001101001111100000000100000000
000000010000101111000011001001011111000000000000000011
110000011000000000000010000000000000000000000000000000
000001010000000000000100000000000000000000000000000000
.logic_tile 7 24
000000101110100000000000000000011011111100110000000000
000011100010000000000010010000011010111100110000000001
111000000001011001000110001011111000010100100010000000
000000000000001011000011101011001100000000000000100000
010100001110001011110000000001101011010010100000000010
010000000000000011000000000000101101010010100001000001
000000000000001001100000010000001011000011000000000001
000010100000001111000011100000001010000011000000000001
110000000000000011000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000010010001000000110110000011101111111000010000000
000000001010001011000111000000011000111111000010000000
000000000000000000000000000000011111000000110001000001
000000010001010000000000000000011001000000110010000010
111101010010000000000000001000000000000000000100000000
000110110000000000000010001101000000000010000000100010
.ramt_tile 8 24
000001011110000001000000001000000000000000
000010110000010000100000001011000000000000
111001010000101111000000000000000000000000
000000110000000111000000000111000000000000
010001000110000000000111001000000000000000
110000100110000000000100000111000000000000
001100000000000000000000001000000000000000
000100000001010000000010011111000000000000
001001001100000000000010001001000000000010
000110000000000000000100000011000000000000
000100000000000001000000011000000001000000
000100000000001001110011011101001000000000
000000000000000001000111000000000000000000
000000000110010001100100000111001111000000
010000000000010001000000011000000000000000
010000010000000000000011000011001101000000
.logic_tile 9 24
000010001000000111100000000001101011000000010000000000
000001000000000001000000000000001000000000010001000000
000000000110000001100110001101101101101001010000000000
000000000110001101000000000101111101010000000000000000
000000000000001111100000001101011001000000100000000000
000000000001001111100000001111001000101001010000000000
000000101000000000000110010101011100000000010000000000
000000000000001101000011010000011000000000010001000000
000000000110100000000000010000011001110000000000000000
000001000001010000010011110000011111110000000000000000
000010110001011000000011110000001101000011000000000000
000101000000100001000110100000011001000011000000000000
000000000000010000000010000000011011110000000000100000
000000010000100000000000000000001100110000000001000000
000000000000000000000011100001001111000000010000000000
000001010000000000000100000000011011000000010000000000
.logic_tile 10 24
000000000000100101100111000011111000010110110000000000
000000001100000000000000000000111111010110110000000000
111000000000101001000010001101001100101001010000000000
000000000000010001000110000011001001000000100000000000
000000000000001011100110010101011010010110110000000000
000000001110000001000010000000011101010110110000000000
000100100000000011100110001101111111010110100000000000
000101000001000111100010100011011001101111110000000000
110100000001110001100111100101101101000000010000000000
100000000000111111000111111101001001000000000000000000
110011110000001111100011100111011100101000010000100000
100010000000000101100110010000001000101000010000000000
000011000001000101100111001101011111111111100101000000
000010110000100000000000000001111110101001010000000010
001000000000000011100111000101111101101001010101000000
000000010000000000110011111011111000010110110000000000
.logic_tile 11 24
000000000000001111100011100111001101000001000010000000
000000000100000001100000000000111001000001000000000000
111010100000001001000110010000001110000011000000100000
000000000110100111000010000000011001000011000000000000
110001001110000000000011000101111100111101110000000000
010010001111010000000011100000111000111101110000000000
000000000000001111100000011001101100000001000000000000
000000000010000011100010000111001001000000000000000100
110000110110010101000111010001111000100000000010000000
100001000000000111000110000000101011100000000001000000
000100010010000000000111010011011100000000000000000010
000000000000000101000011100111011000000010000000000000
000110000000010000000111100000001101111100110010000000
000100010000000001000011000000001111111100110000000000
010000010000000011100110001011111110000000100110000010
110000010000001001100100000101001011101001011000000010
.logic_tile 12 24
000000000000001001100111110001111110000110100000000001
000000000000000111000011110111001111000000000000000000
111000000000000111100000010000011110000000110000000000
000100000000000000100011000000011100000000110000000000
110000100110000000000000000000001110000000110010000000
010001000110000011000000000000011001000000110000000000
000000000001000111000110001101111101000000000001000000
000000001100000000000000000011011101000110100000000000
000010001000000111110000010000000000000000000000000000
000110100000000000010011110000000000000000000000000000
000000010000000111000111000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000010101110011110000001000000000110001000100
000010110001110000100011000000011000000000110001000000
110001001000001000000111000101111000101001010100000110
000000010000000111000000000101111000110100010001000000
.logic_tile 13 24
001000000100000111100110111111001010000110100000000001
000000000000000101100110000101011001001111110000000000
111000000000011011000011000000001111000000110000000010
000000001011000011000000000000001000000000110000000100
110001000000000001000010110001100001001100110000000000
010000001101000101000011110000101011110011000000000000
000100000000001111000010101101011100100000000000000000
000000000000001011000000001011101010010110100001000000
000000000000000001000011100011001100000000000000000000
000000000001000111100111110011101010000110100000000000
000000000000000011000111100000011000111100110000000000
000000000000001111110000000000001000111100110000000001
000001000000001011000111101011111010100000000000000001
000000010001010101000100001111001000010110100000000000
001000010000000111000111100111101110110100010101000000
000000010000000000000000000000011001110100010001000000
.logic_tile 14 24
000001000000011111100110000001001100000010000000000011
000010000000100111000010000000001000000010000001000000
111000000110000001000111110000000000000000000000000000
000000001010000111100011110000000000000000000000000000
111100001000000111100011000011111001001111110000100000
110000000000000000000100001001101011001001010000000000
000010001010001000000111000101001101101000010000000000
000001000000000101000011010000001011101000010000000000
000010100000101111100110000001011000000110100010000000
000000001011011011000100000000111011000110100000000000
000001000001001000000111000101011111101001000000000000
000110100000101111000000000000011010101001000000000100
000000000000000000000011100011011111100000000000000100
000000111110001111000010110001101000010110100000000000
111000010000000000000010000011111000111111110100100000
000000010000000001000000000111011111111001010001000000
.logic_tile 15 24
000000000000101000000000010111011010000110100000000000
000000000001000101000011110000111000000110100000000000
111000000000100111100011010001101010000110100000000000
000000000001010000100110000000101010000110100000000000
110001000010011011000000000000001101000000110000000000
110010000000100101100011100000011111000000110000000001
000000000000000011000111001111011101100000000000000000
000000000000000000100011010001001101010110100000000000
000000001100101111100011000011111001110100010000000100
000000000001000001100100000000011011110100010000000000
000000000000101001000011100011001000001001010000000000
000000000000010011000000000000011100001001010000100000
000101000000001001000011110101001111101001000000000000
000000010001000111100110010000101010101001000000000000
110000000000000000010110000000011110110000000100100000
000000010000000000000000000000011101110000000000000000
.logic_tile 16 24
000000101000001101100000000001001010001001010000000000
000001000000000011000011100000011000001001010000000000
111100000010011011100011110000011111110000000000000000
000100000000101101100011000000001101110000000010000000
000000001111011011100000000111001110000110100000000000
000000000001100001100010010011101001000000000000000001
000000000000001000000010001111111001100000010001000000
000000000000001101000100000001101111010100000000000000
000001001100001111000000001011111000000000000000000100
000000000000001111100000001101011001000110100000000000
000000000000000111100011100111001111100000000000000010
000000000000101101000000000011011101010110100000000000
000000001110001111000011011111111010100000010000000000
000000010000000011000011010011001010010100000010000000
110000000001000011000010000000011000001111110101000000
000001010000001001000111000000011010001111110000000000
.logic_tile 17 24
000100001000000000000000010101011011110100010000000001
000000000000000001000011010000011011110100010000000100
111001000001100111100110000011111110100000000000000100
000010000000101011100000000011111111010110100000000000
110000000000000001000111010101001010110100010000000001
010000000001011101110010110000011100110100010000000000
000000001010000111000110100101111101000000010000000000
000000001110000001100011010000001010000000010010000000
000000001110000111100011100111011000000001000000000000
000000000000000111100011100000001111000001000010000000
000000010000000111100000001001001001101000010000000000
000000001000001111000011100011011110010110100000000001
000000001000101000000111001111101100100000000000000001
000000000001011111000110000111111011010110100000000000
000000100000001111100111000101011001010110110101000010
000000010000001101100111100000001001010110110000000000
.logic_tile 18 24
000000000110000000000011010001111010000110100000000000
000100000001000000000110000000101110000110100000000000
111100000010000011100011110001111011111111100000000100
000101000000000001100011010000011111111111100000000000
110000000000000000000111010111011101000001000000000000
110000000100000000000111110000001110000001000000000000
110001000000101011100111100001101000010111100100000000
100000000001001101100100000000111100010111100000000000
000001000000110111000000010111011001110110100100000000
000000100000100011100011001011101101110000000000000000
000100011110000001000010001001011011110110100100000000
000100000000000000000110001011101110110000000000000000
000000000000000111100111010101011100010110000100000000
000000000000000011000110000000101100010110000000000000
000000001110000111000000010101101010101011010100000000
000000010000001111100011001001011111111111110000000000
.logic_tile 19 24
000000000000000011000111010111011101001011100010000000
000000001101000000100010110000001101001011100000000000
111000000000001000000000011111011010100000010000000000
000000001010000111000010110111011000010100000000000000
010000000000001001100111100111101111110100010000000000
110000000001010101000111100000111111110100010000100000
000000000001110111100111000101101100000110100000000000
000100000000100000100011000000011100000110100001000000
000100001110001001000111001011001101000110100010000000
000010101100001011000111110001101001001111110000000000
000010110000000111000000000101001101111111110000000000
000001000000000000000011000101001011111001010010000000
000010100000100001000000001101001100000110100001000000
000001010000011001100011110001101001001111110000000000
000000001110000000000011100000000000000000000100100000
000000010110101001000010001001000000000010000000000000
.logic_tile 20 24
000100000000000011100011101101011101010110100000000000
000000000001010111000010010101101100000001000000000000
111000100000000111000000000000000000000000000100000010
000000000000000111000000001011000000000010000001000000
110000000100000011100000010001001110001011100110000000
110000100001010000000011010000001000001011100000000000
000000000001010101000000001000000000000000000100000000
000000001110000111100000000101000000000010000010000000
000000000000000000000011010001011101011101000101000000
000000001110000000000111110000011101011101000000000000
000000010000000011100111010101001100001011100101000000
000000000000011001000011110000011001001011100000000000
000000100000000000000111001000000000000000000100000000
000101000000001111000000000001000000000010000010000000
000011000000000000000000000000001001111100110101000001
000001011000000000000000000000011000111100110000000000
.logic_tile 21 24
000000000000001000000010001111101001010110100000000000
000000000001010101000010100111111100000001000000000000
111000000001011111100011101011011011010110100010000000
000100001001010011000000001001111110000001000000000000
110001000010000000000000010101011101111111110100000100
100010000000010101000010100001011101111001010000000010
000100000000001111000010010001011100110000000100000010
000100000000000101000110101111111011110110100000000001
000000000000001111000010000101011011111111110101000000
000000000000000001000011100011011101111001010000000000
000000000000001001100111100001011101110000000100000010
000000000000001011100111101011111010110110100000000000
000000000000000000000110000101011001111111110100100000
000100000000000000000111111111001101111001010000000001
010000010000001101000011011111111000111111110100000010
110000110000001011100011010011101100111001010000000000
.logic_tile 22 24
000000000000000111100011000000000000000000000000000000
000010000000000000000011010000000000000000000000000000
111001000000001000000011110011011110100000010000000000
000010100000100011000011010011011000010100000000000010
110000000000000111100000001111011110100000010000000000
010010000001000000000011011011001010010100000000000000
000000000000010001100110010101111000111111110000000000
000000000000000000000010001001001111111001010010000000
000000000000001111100111101111001011100000010001000000
000100000000001111100111111011011001010100000000000000
000010000000000000000000000011001001100000010000000000
000000000000000000000011100011011001010100000000000000
000000000100001000000000010000011011110000000100000000
000000010000001111000011100000011110110000000000000001
110000000000010111100010000000011010110000000100000001
000000010000001001000100000000011101110000000000000000
.logic_tile 23 24
000001001000001001000111001001011101111111110000000000
000110001110001111100010011011101111111001010001000010
111001000000000111100010001001001000101111110000000000
000000100000001011100111000111011000001001010000000000
110100000010001011100011110011111001010110000000000000
110000000000001111010010101011111000111111000001000000
000000001110000000000110001101011110111111110010000000
000000000000101111000000000101001100111001010000000000
000000000000001111100011110000001100001111110000000000
000010100000001111100111100000011110001111110000000110
000000000001001001000010010011011000111101010000000000
000000000000100111000011100111011010101111010010000000
000100000000000001100011100101011111111001010000100000
000100010000010001000000000000111011111001010000000000
110000100000000011000111110011101011010110110110000000
000000010000001001100111000000011000010110110000000000
.logic_tile 24 24
000010100000000001000110101001001011100000010000000000
000101000000000000100100000001011011010100000000000010
111101100000001000000000001011001110100000010000000000
000000000000001111000000000101111111010100000010000000
000000000000000000000010011000000000000000000100000100
000000000001000000000110011111000000000010000000000000
000000000000001000000110000000000000000000000100000000
000000001110001111000000001001000000000010000000100000
000000000001000000000010001000000000000000000101000000
000000100000100000000110010111000000000010000010000000
000110100001010000010000000000000000000000000100000000
000000000000100000000000001011000000000010000001000010
000000000000000000000110110000000000000000000110000000
000000001010001111000011111101000000000010000000000000
000001000100000111100011100000000000000000000100000000
000010110000000000000000000111000000000010000010000000
.ramt_tile 25 24
000000000001010000000111100011001010000000
000010100000100000000000000000110000000000
111001000001000011100111000011101010000001
000010100000100000100110010000100000000000
110000000000100001000000000111101010000000
110100000000010000000010010000110000000001
000100000000000000000000011001101010000000
000100000010100000000011011101100000000000
000000000000001000000111000001001010000000
000000000100001011000000000111110000100000
000000000000000000000000011011001010000000
000000000000000001000011000001000000010000
000000000000000001000010001111101010000000
000000000000010000010100000011010000000001
110101001010101001000111001111101010010000
110000010001000111100110001001100000000000
.logic_tile 26 24
000010000000011000000010011111111000100000010000000100
000011100000001111000111100011001101010100000000000000
111000001100000011100111101101001100100000010000000000
000001000000000000100111111101101001010100000001000000
110010000000001011000011111111101010100000010000000001
110000000010000101000011110011001001010100000000000000
001000000000000001100111001101011110100000010000000000
000000000110000000000110001101101110010100000000000001
000010000000000001000011000011101011010110100000000000
000111100110000001100011010001011001000001000000000001
000000000000011111000011101101001010100000010000000000
000000000001001111100100001101101100010100000000000000
000010100000010000000011100011011101101001110100000010
000001000010101011000100000000111011101001110000000000
000100010000000001100011100101111111101001110100000010
000010110100001001100100000000011001101001110000000000
.logic_tile 27 24
001110101000000011000000010001100000000000001000000000
000001000000001111000011100000101100000000000000000000
000000000001010011100111000101001000001100111010000000
000001000010000000100100000000001000110011000000000000
000000000001010001000000010011001000001100111010000000
000000000000100000100011000000001110110011000000000000
000010000000010000000011000111101000001100111000000000
000000001010000000000000000000101011110011000000000000
000001000001111111100000000111101000001100111001000000
000100110001110101100000000000101001110011000000000000
000000010001100000000000000111001001001100111010000000
000000001110010000000000000000101110110011000000000000
000000001001000101100011100001101000001100111010000000
000000000000001111000000000000001000110011000000000000
000101000000001000000010000101101000001100111000000000
000010010000000111000111110000101110110011000010000000
.logic_tile 28 24
001000000000001001100000010000011001110000000000000000
000000000000000001000010110000011010110000000000000000
111100000000000111000010000001111011111001010010000000
000100000000000011000100000000011101111001010000000000
110000001010000000000010110001101100010110000000000000
110000000000000000000010000011001011111111000000000000
000001001110010001100010000000000000000000000100000011
000010000110000000000100000001000000000010000000000000
000000100000000011100000000101011100010110110101000000
000000010000001101100000000000101001010110110000000000
000110110010000001000110101111100000011001100100000000
000100000000000000000000000001001110110000110001000000
000000100000001000000010000000000000000000000100100100
000000010000000001000000000001000000000010000001000000
110000000001001001000000001000000000000000000100000000
000011010000000101000000000111000000000010000010000000
.logic_tile 29 24
000000001101011101100110001111001011010110000000000000
000000000000000001100010001101111000111111000000000000
111000000001001011100000001111101001010110000010000000
000000000000000001100000000101111110111111000000000000
010001000000011101100011101111001010010110000000000000
110010000000000111000010010011111010111111000000000000
000000000000001011100011111111101001010110000000000000
000000000000001101100111001111111011111111000000000000
001010100110010101100000010101011101111001010010000000
000101010000100000000010000000011110111001010000000000
000000010000001000000111000001011010010110110100000001
000000001010001111000000000000001000010110110000000000
000000001101000111100000000001011000010110110100000100
000000010000000000000010000000101110010110110000000000
110000001100000001100010010011011010010110110100100000
000000010000001111000011100000101100010110110000000000
.logic_tile 30 24
000010100000000000000011000011100000000000001000000000
000000100000000001000000000000101000000000000000000000
000000000100001000000111000011001001001100111000000000
000000000000000101000000000000101001110011000000000000
000100000001100000000000000011101000001100111000000000
000110100001010000000000000000000000110011000000000000
001000000001010000000111110111101000001100111000000000
000000001110100000000111100000100000110011000000000010
000000000001000000010000010001001000001100111000000000
000000010000000000000011110000100000110011000010000000
001000010000000111100111100001101000001100111001000000
000000000001000000110000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000010000000000000000000000100000110011000001000000
000000000010000000000111100101101000001100111001000000
000000010000010000000100000000100000110011000000000000
.logic_tile 31 24
000000000000001000000110111111001010100000000000000100
000000000000001111000111000001111000000000000000000000
111000000000000001100111000000011100000011110000000010
000000000001011001000000000000000000000011110000000001
010000000001000001000011110000011100000011110000000010
110000001110100000000011000000010000000011110000000001
000000000101010111000000000000001000000011110000000100
000000001010000000000000000000010000000011110000000000
000000000000000000000111110001011001100000000000000000
000000000000000001000011010011101111000000000001000000
000000100000000000000010000111101101000010000000000000
000001001010000001000100001011011101000000000000000000
001010100001010000000000010000000000000000000000000000
000001010000000000000010010000000000000000000000000000
111010000000000011000011100101011011010110110101000000
000001010000000000100000000000001001010110110000000000
.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000001011000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
010000001100010000000011100000001110000011110010000010
110000000001110000000000000000000000000011110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000011010000011110000000010
000000000000100000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000010000010111000000000111000000000010000001000000
.io_tile 33 24
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000001000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000100000000111100101100000000000001000000000
000001000001010000000110110000000000000000000000001000
111001000000001000000000000001100001000000001000000000
000000100000000001010011000000101110000000000000000000
110000001100000000000110000101101001111100001000000000
110000000000000000000000000000101100111100000000000000
000000000000001000000000011101001000111110110100000000
000000000000000001000010001111101001111011110000000000
000000100000100000000000000111101001010111100100100000
000001000001010000000000000000111000010111100000000000
000000000000000000010000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000100000000010000111101000010110110100000000
000010110000000000000100000000111001010110110000000000
110000000000000000010000000000000000000000000000000000
000000010000001001000010000000000000000000000000000000
.logic_tile 2 25
000001000000001101000111100111000000000000001000000000
000000001000001111100110110000101000000000000000010000
000000000000000001000000000101100001000000001000000000
000000000000000000100010110000001000000000000000000000
000001100000000001000011100111000000000000001000000000
000010100000000000110100000000001001000000000000000000
000000001100000111100000010011000000000000001000000000
000000000000001101100011010000101000000000000000000000
000010100110000000000000000111100000000000001000000000
000000000000000000000011100000101010000000000000000000
000000000000000000010000000101000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000110001000000000000101100001000000001000000000
000000001010001011000010000000101001000000000000000000
000000000000000011100000000111100000000000001000000000
000000010000000000000011100000001001000000000000000000
.logic_tile 3 25
000011000010000000000010101011111000000110100000000000
000010100001010000000100001011101111001111110000100000
111000000010000011000011001111111010000110100000100000
000000000000000000000110011001101101001111110000000000
010001100000000111100011101011101100000110100000000100
110010001100001001000010011001101111001111110000000000
000000001110000111100000011111101010000110100000000100
000000000000000001100011110101101101001111110000000000
000100000000000101100011110111111010000011110000100000
000000000000000000000011100000110000111100000000000000
000000100000010000000111100011001110101111000000000000
000000000000101001000110010101101001000110000000000001
001000000000000111100011101011111110000110100000000000
000000010000000000000000000011101111001111110010000000
000000000000001000000111110000000000000000000100000100
000000010000000101000111111101000000000010000000000000
.logic_tile 4 25
001000101011001001100110010000001000001100111100000000
000001001101100001000010000000001000110011000001010000
111100000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
010000100000100000000000000000001000001100111110000000
000001000101010000000000000000001001110011000000000000
000000100000100000000000000000001000001100111101000000
000010000000010000000000000000001001110011000000000000
000000010000000000000000000000001001001100111100000000
000000000000000000010000000000001000110011000000000000
000000000110000000000000000000001001001100111100000000
000000100000000000000000000000001000110011000000000001
000000000000000000000000000000001001001100111100100000
000000010001010000000000000000001001110011000000000000
110000000100000000000000000000001001001100111100000010
000000010001010000000000000000001001110011000000000000
.logic_tile 5 25
000000000000000000000000010101001111001001010000000000
000010000000000001000011000000111001001001010001000000
111001000000000011100010010000001100000011110000000000
000010000000001001000111110000010000000011110001000100
110000000000000000000111111001111101000110100000000000
110000000000001001000110000001101111001111110000000000
000000000000100011100011010101101001101111000000000001
000000000001001011000111110101011111000110000000000000
001000000110010111000011110001101110101111000000100000
000000000000001011000011110001001110000110000000000000
000001010000000111000000000001111011000110100000000000
000000100010000000000011110011111100001111110000000010
000010000000011111000010001101101101000110100000000000
000000010000101011100111001011111110001111110000100000
110000000010000111000010100011001011111110110100100000
000000010000000000000111100000011010111110110010000100
.logic_tile 6 25
000000101111001000000000000111111000011111110001000100
000001000000100111000011100000001010011111110000000000
111000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010101000000000000000000000000000110000000
010000001010000000000000000111000000000010000000000000
000000000001000111110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000010
100000000001010000000000000001000000000010000000000000
000000110000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101100000111100000001000000000000000000110000011
000000010000010000110000000101000000000010000000000000
110010000000001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
.logic_tile 7 25
000001001010000000000000010111000000000000001000000000
000000100000010000000010000000000000000000000000001000
111000000000000000000000000000000001000000001000000000
010000000000000000010000000000001011000000000000000000
010000000000000000000011000000001000001000011100000000
110000000000000000000000000111001001000100100000000001
000000000101000000000000000000001000111100000000000000
000000000000000000000010010000000000111100000000000000
000011101100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011010000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000001001010101001100000000000000000000000000000000000
000010110011000011100000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010100000000010000000000000000000000000000000000
.ramb_tile 8 25
001000001010000000000011100000000000000000
000010011100000000000000001111000000000000
111001000000000011100000000000000000000000
000000000000000000010000001011000000000000
000010000100110111000000000000000000000000
000000001011011001000000000011000000000000
000000000000000001000010000000000000000000
000000000000000000110100001001000000000000
000000000011001111010010001011000000000000
000000000111111111100000000101000000001000
000001000000000000000010001000000001000000
000000000000000000000000001011001000000000
000000001100000000000111001000000000000000
000000100000000000000000001101001010000000
110100000000000011100000000000000001000000
110100010000000000000010000101001111000000
.logic_tile 9 25
000001100001010000000000000000000000000000000000000000
000011101100000000000000000000000000000000000000000000
111000000001001101000010001101101111100000000000000000
000000000000100001000000000111011010000000000000000000
110100100001000000000000000000001010000011000000000100
100101000000100000000010000000011100000011000000000000
000000000000011101000010101111011111101000010010000000
000000000001110001000100000101111000111101010000000000
000000000000000111100011100001101101101000010000000000
000000000000001111000000000000101011101000010000000000
000010010000000000000000001001111110010111110000000000
000001000000000000000011000111011101101111010001000000
110000000110000000000011100000000000000000000000000000
100000011010100001000000000000000000000000000000000000
000010010000100000000011100000011100110000000100000000
000001010010110111000100000000011110110000000000000001
.logic_tile 10 25
000000000000011101100110000111011011010010100000000000
000000101000000011000010000000101111010010100000000000
111000000000001001000111010101001110111001010000000000
000010100000001001000010000111101101111111110000000000
011000000000100101100110010000000000000000000000000000
010000000101000000000011010000000000000000000000000000
000000000000001101100011111011111001000000000000000000
000000000110000111000111100001001101000010000000000000
110000101110000111000111100101001000000001000000000000
100011100000000000000000000000111010000001000000100100
000100010000001000000010100101101010111110110000000000
000100101000001111010100001111011000111111110000000001
000011100000001001000000010011011001000001000000000000
000011011010000001100011100000011011000001000000000000
110000000000000000010111100001011001101001110100000000
000000011010100000000100000000011011101001110010000000
.logic_tile 11 25
000001001110100111100011100001011110010110000000000000
000000101100010001100100000000101000010110000000000000
111000000000000111100010010000011011110000000000000000
000000001110000001100111110000001010110000000000000010
110000000001000101100000000011001101010110100001000000
010010001100100111000000001111101101111111010000000000
110000001010000111100110010101101101000000000000000000
100000000010001011000010010101101001010100100001000000
000000000000000001100110011001011110011111110000000000
000000000000001111010011011001011010111111110010000000
000000010000000011100000011001101101111110110000000000
000000000000000000100010011101001000111111110000000100
001000001010000000000011100011101101111001010000000000
000000010000000000000010000000001101111001010000000100
110000000000010011100111010000011110000011000110000100
110000010100100001110010010000011111000011000000000000
.logic_tile 12 25
000000000000000111100111010000001000000011000010000000
000000000001000011100010000000011000000011000000000000
111000000000000001000111000000011011111111000010000000
000000000000010000000100000000001000111111000000000100
110000000110010001100011001101111100010110100000000000
110000100100100011000000001101011100000000010000000000
000000000000001111100011100000001010111111000000000000
000000000000000111000000000000001000111111000000000000
110101010110000000000011101011101010101000010000000000
100010101101010111000000000101001011010110100000000000
000000010000000001100110000000011100000011000000000000
000000000000000111000000000000001101000011000000000000
000000000101100111000110001101011000010110000000000000
000000011010110000000000000101011110111111000000000000
110000000000000000000111010001011111111111100101000000
000001010000000000000010000000111111111111101000100000
.logic_tile 13 25
000001000000101111100000000000001101000000110000000100
000000000001000111000011100000011011000000110000000000
111000001010000000000000010101001101100000000000000000
000100000000100000000011100111111110010110100000000000
000000001100000111000111000011111101100000000001000000
000010100000000111000100000000101100100000000000000000
000000000010001011010110010111101010010110000000000000
000000000001010001000010000000001000010110000000000000
000001000111010101100111100111001110101000010000000000
000010000001010111100110011111101000010110100000000000
000000010001101111100110000111001001101001000000100000
000000000100111111000000000000011011101001000000000000
000000001000001111000010010011001011000000000000000000
000000010000001111100010010011001010010110000000000000
000001000000100111000000000000011001111100110110000000
000000111011010011000000000000011010111100110000100000
.logic_tile 14 25
000000000000000011100010001101011100100000000000000000
000000000000000000100010000101101010010110100010000000
111010001000011011100011111001111010100000000000000000
000001000000100111000011010001011000010110100000000000
010010000000010011100011111101001000100000000000000010
110001000000100000100011110101111010010110100000000000
000100001100000011100111101001011000000000010000000000
000000001110000000000111110111111111010110100000000000
000000100000101000000011100000011000000000110000000000
000001001110010011000000000000011100000000110000000000
000000000000101011000111010111111101000000000000100000
000100000000010001000011011011101101000010000000000000
000001000000100000000000000000000000000000000100000000
000000110000010000000011100000000000000010000001100000
000000000000001000000011100000011101111111000100000000
000000010000000111000100000000011011111111000001000000
.logic_tile 15 25
000000101010000000010010110000011011000000110000000000
000001100000000000000111100000011101000000110000000001
111000000000000000000000000101101110000000010001000000
000000001000000000000011101011101001010110100000000000
110000000000000000000011101111011110000110100000000000
110000000001010000000111101011001011001111110000100000
000000000100001011000111010011111110110100010001000000
000000000000001011000010000000001100110100010000000000
000010101101010101000111100000011101000000110001000111
000000001110101111100000000000011010000000110001000000
000010000000011000000110001001001101000000000000000000
000000001010100111000111110101101111000010000000000000
000001001000001111100111101000000000000000000100000000
000010010000001001100100001001000000000010001010000000
110000000000000111110000000000000000000000000100000100
000000010000001001000011111101000000000010001010100000
.logic_tile 16 25
000010100000000000000011110111011101000000010000000000
000000000000000111000111110000011101000000010000000000
111000001011011101100110000001011011100001010000000100
000100100000001111010000000000001101100001010001000000
000000001010000101000000000000011001000000110000000010
000000100000000111100000000000011000000000110000000000
000000000000010001000000001011011111000000010000000010
000000000000100000000011010111011000000000000000000000
000000000010100000000110001101001100000001000000100000
000110000100011001000000000101011010000000000000000000
001000110000000000000011101111001001111111110100000000
000001000000000000000011011111111011101101010000000100
000000001011001111000110000000000000000000000100100000
000000011101101111000100000111000000000010000000000000
110000000000000000000110000000000000000000000100000000
000000010000001111000111001001000000000010000000000000
.logic_tile 17 25
000000000000001000000110010000001100110000000010000110
000000000000000111000011100000001000110000000000000001
111000000110000000000000010000011100110000000000100000
000001001110100001000011110000001110110000000010000000
000100001000000000000111010000001011110000000000000010
000101100000001011000111000000011000110000000000000000
110000000000110001000000010111111101001001010000000000
100000000000101111000011110000111010001001010000000000
000000000000000111000110101011001011101001010000000001
000000000000001001000000001111101001110100010000000000
000000010000000111100000001001001011100000000000000001
000000000000000101100011100011111110010110100000000000
000000000110000000010000000000011011000011000010000000
000000010000011111000000000000011111000011000000000000
110100000000101000000011100011011010111110110101000000
000010110001001111000100000000001001111110110000000000
.logic_tile 18 25
001000000000000101100010110111101011000010000000000000
000000000110011011000010001101111110000000000000000000
111010100000000001100010101111011101001111110000000000
000000000000000101000010101011001100001001010000000000
111000000000000001100110011001011010101001110110000000
010000000000000000000010000101011001000000110000000000
000000001110000101000111110111011111101001010100000000
000001000111011101000010100011111010111111100000000000
000000001010000011100000011001011010101001110100100000
000000000000000000000011000001011000000000111010000000
001000010000000111110110011101101111101001110100000000
000010000010000111000010001001101000000000110010000000
000000000000000111100111101001011011101001110101000000
000000010110000000110100001001011101000000110000000000
110000000000000001100110110101011010110110100101000000
000000010000000000000010000000011001110110100000000000
.logic_tile 19 25
000000000010000001000011110001101000100000010000000000
000000000000001001100010110011011110010100000000000010
111000000000001001000000011101111100100000010000000000
000001000000001111100011100011001100010100000010000000
110000000110001000000000001001001111000110100000000000
110100000001001011000011000001001001001111110000000000
000001000001011001000000010011001000110100010000100000
000000100000001101100011100000011010110100010000000000
000000000000101111100010100101111010110100010000000010
000000000001001111100100000000011000110100010000000000
000111000001000111100000000011011100110100010000000100
000110100000100001100011110000011011110100010000000000
000000000110000111100010001011001111000110100000000000
000000010000001001100000000001101110001111110010000000
000010100000000111100000000000000000000000000100000000
000001010000000000000000000000000000000010000000000000
.logic_tile 20 25
000000000001100001000011010101111100111111110000000100
000000000000100001000010101001011110111001010000000000
000000000000001011000111000001011010100000010000000000
000000001110000111000000001001001111010100000000000000
000000000000000111000011001011011000100000010000000000
000000000001000111000010001101001100010100000000000000
000000000000001011000110101001011100100000010010000000
000000000000100001000111111101011101010100000000000000
000000000000001001000011000011011110100000010000000000
000000000000001011100111011101011111010100000000000000
000000000000000001100111010011101101101000010000100000
000001001000001001010110110000011001101000010000000000
000000000001010111000011011101001011010110100000000000
000000011100100000000111000111101000000001000000000001
000100000000000001100011111111101010010110100000000000
000100010010000000010010110011101000000001000000000001
.logic_tile 21 25
000000000100100101100110101111011110111111000000000100
000000000000010000000111110111011101101001000000000000
111000000000001011100111110111101110000110100000000000
000000000000001011100010111111111001001111110000000000
010010000000001001110110110101011100111001010000000000
010001000000000111000110100000101011111001010010000000
000100000000000001000000001011111101111111100000000010
000100000000001011000000001011011010010110000000000000
000100000000010011110011010001001010111111110000100000
000000000000000000000111100101001110111001010000000000
000001000000000001000010101001111100101000010000000000
000010000000000001100110000111011100010110100000000000
000000000000001001000011011001101101000110100000000000
000000111000001011100111110101111001001111110010000000
000000010000001001000111101000000000000000000100000000
000000010000101011100011010001000000000010000010000001
.logic_tile 22 25
000100000000001011100000000111011101100000010010000000
000100001100001011000011101111001101010100000000000000
111000000000000011100000011011101001010110100000000000
000000001100000111100011111101011110000001000000000000
111100000001001001100111001111011101100000010000000000
100000000000101011000100001101001101010100000000000000
001001000000001101100011000111101100111111110000100000
000010000000000111000011010001111100111001010000000000
000000000000010111000111101001101011110000000100000010
000000000000000000000011001001001110110110100010000000
000000000000001111100111010101101010111001010100100000
000000000000000011100010110000011101111001010000000000
000000001001100000000111000101111100111111110100100000
000010010000111001000100000101011000111001010001000000
011011110000001111100111100000000000000000000000000000
010011010000000111010000000000000000000000000000000000
.logic_tile 23 25
000000001110101000000000011101111010110011000000000000
000010100001001111000010101101101110000000000000000000
111101000000000111000011010101011111110011000000000000
010010000000000111000011111101001001000000000000000000
110000000000000011000000010011011001011110110000000000
110000000000000000100011000011001001111111110010000000
000100000000001000000111101001011100111111110000000100
000100000000000011000110000111101111111001010000000000
000000000000101001100011100000000000000000000101000000
000101000000010001000000000001000000000010000000000000
000000000000010000000000000000000000000000000100000001
000000000000001001000000001011000000000010000000000000
000000000000000111110010001000000000000000000100000011
000010010001001111010010010001000000000010000000000000
110000010000001111100000000000000000000000000100000010
000101010100000111100000000111000000000010000000000000
.logic_tile 24 25
000000101100000111100110000111011101111001010010000000
000101000000000111000011110000011100111001010000000000
111000000000000111000010001001001011010100000001000010
000000000000000000100110101111011000010000100000000000
110000000000111001000011101101111101010100000001000000
010000000001111011100100001011001001010000100000000000
000000001010001000000010000111101010100000010000000000
000001001000001011000111010101101000010100000000000000
000001000100000111000000000011011000101001110100000010
000000100000001001000011110000011100101001110000000000
000001000110000001000011110111111011101001110100000010
000110100000011111000011000000011110101001110000000000
000000000000001001000000000001011000101001110100000010
000000010000001111100000000000111110101001110000000000
000000010000000111000010010001011011101001110100000000
000000011101001001000011000000111011101001110000000010
.ramb_tile 25 25
000000100001010001000010000001001110000000
000101010000001001100000000000100000000010
111010100001000000000110100011011100000000
000010000000100111000100000000100000000100
000010100001010000000111100011101110000100
000000000010000000000100000000000000000000
000000000000000000000000000001011100000100
000000000000000000000000000011000000000000
000000000110000111000000000001001110000010
000000001000000000100011101101000000000000
000000000000000001000011101111011100000000
000001001001000001100100001011000000000000
000000000000000001000000001001101110000000
000000000000000001000011110001100000000000
110000000001100001000010000111111100000000
110101011111110000100100001111100000100000
.logic_tile 26 25
000000000001010011000000010011011000111001010010000000
000000000000100000000011100000001001111001010010000000
111100000000100011100011111101111000010110000001000000
000000001011000111100111001111101010111111000000000000
110000000001001011100000001101101110010100000000000100
010000001111010001100000000101101110010000100000000000
000000100000100001000011000011101110111001010010000000
000010100010001101100010000000111000111001010000000000
000000000000000111000000001101111111010100000000000000
000000001010000000100010000101101100010000100010000000
000011000001010101000010011001101011100000010010000000
000011101110101001100111111011101010010100000000000000
000100000000010011000010001101111101010100000010000010
000100010000000111100000000101101110010000100000000000
000000010001010001000000011000000000000000000100000000
000000010000101101000010101001000000000010000000000001
.logic_tile 27 25
000000001011011111100110100001001001001100111000000000
000000100000100101000000000000001001110011000000010000
000010000001010011100000000111101000001100111000000000
000001000000000000000010010000001001110011000001000000
000100000000011000000000000101101001001100111000100000
000100000000100111000010000000101101110011000000000000
000000000000000000000010000011101000001100111010000000
000100001000000000000011100000001110110011000000000000
000101000000000000000000010101001001001100111000000000
000000000000010000000011010000101111110011000000000000
000001000100001000000000000011001001001100111010000000
000010100000001101000010010000101000110011000000000000
000000000000001000000000010111001000001100111000000000
000000110000000101010011110000101000110011000000000000
001000000000010011100011100101101000001100111000000000
000000010000000000100100000000101010110011000010000000
.logic_tile 28 25
000000000000000111100011000011101111111001010011000000
000000000000001001100100000000111100111001010000000000
111000000000001111100000010101011011010110000000000000
000000001010000101000011100111111111111111000000000000
110000000010000001100011011001011011010110000000000000
110000000000000000000110000001101101111111000000000000
000110000001010111100111010000001100000011110000000100
000100000000100111000111110000000000000011110000000000
000000001111000000000000000101011001010110110100100000
000000000000101001000000000000101001010110110000000000
000110000000111000000010010000000000000000000110000000
000101000110011111000011100001000000000010000010000000
000010000000000000000111100000000000000000000100000010
000000010000001101000110000001000000000010000000000001
110000000110100000000000000101011011010110110110000000
000010110000000000000010010000001011010110111000000000
.logic_tile 29 25
000000000001011001100000010101111100010110000001000000
000000000001000101000011101001011011111111000000000000
111010100000000111100000000001111101010110000000000000
000000001010001011000000001111001111111111000000000000
110001000001010011000111101101111100010110000010000000
010000000001000000100011111011011000111111000000000000
000000100010010000000000000001111100010110000000000000
000011101010001011000000001101001100111111000000000000
000010001000000111000000010000011000000011110000000010
000000000000001111100011100000000000000011110000000000
000011100000100101100010010101001101010110110101000000
000001100101000001000011110000001100010110110000000000
001000001000000101100110000001001110010110110100000000
000000010001001111000011110000001110010110110000100000
110011100000011000010000000111001101010110110100100000
000011010110000101000010010000101110010110110000000000
.logic_tile 30 25
000001000000001000000000010101101000001100111001000000
000000100000001111000011110000100000110011000000010000
000000000001010000000000000011101000001100111000000000
000000000010100000000000000000000000110011000000000000
000110001100100000000000000101101000001100111000000000
000101000001010000000000000000000000110011000000000000
000000000000000000000000010001001000001100111000000000
000000001110000011000011110000100000110011000001000000
000000000000100000000000000111101000001100111000000000
000000001001000000000000000000000000110011000000000000
000010000010000111100000000001001000001100111000000000
000001000100000111100000000000000000110011000000000000
000000000000000000000000000011101000001100111001000000
000000011010000000000000000000000000110011000000000000
000110100001011000000010000111101000001100111000000000
000000011010000111000100000000100000110011000001000000
.logic_tile 31 25
000001001000001001100011010011101111000001000000000000
000010100000000001000011010101101101000000000000000000
111000000001000111100000001111101110000001000000000000
000001000000110011000010010001101100000000000000000000
010000000000010111100110010011111010100000000000000100
010000000000111101100010100001001011000000000000000000
000100100110000111000111000000011010110000000000000000
000101000000000101100100000000011000110000000000000000
000010101101010111100000010101011111100000000001000000
000000000000000000100010101011001110000000000000000000
000010010000001111000111110001111010010110110100100000
000000000000001111000011000000001001010110110000000000
000001000000000001000000001000000000000000000100100000
000010110100000011100000001001000000000010000000000000
110000001101001001000111000011111010010110110110100000
000000010000000101100000000000001011010110110000000000
.logic_tile 32 25
000000000000101000000110000011101010110011000000000000
000000000001000001000010111101011001000000000000000000
000001001010000001100011100000011100000011110000000010
000000000000001101000000000000000000000011110001000000
000000000000110000010010110001101001100000000000000000
000000000001010000000111110001011111000000000000000000
000000000000101000000010111111011001111111000000000000
000000001000011111000111101001101011000000000000000000
000000001010000000000000001111111011111111000000000000
000000000000001111000011001101011000000000000000000000
000000000000000111000000000011001101110011000000000000
000010100010001111100000000111011010000000000000000000
000000001000000000000011000000011010000011110000000100
000000010000000011000000000000010000000011110000000000
000000000000000111000011100000011110000011110010000010
000000010000001111110000000000000000000011110000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000001101000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000101000010101001001000100000000000000000
000000000000000000100110111101011001000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100011100000000000000000000000000000
000100000000000000000010100101101010000011110000000000
000100000110000000000010100000110000111100000000000000
001000000000000000000010100000000000000000000000000000
000000000000000101000110100000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000101111011000010000000000010
000000000000000000000000001101101001000000000000000010
000000000000000000000000000001101101100000000000000000
000000000000000000000000000000001000100000000000000001
.logic_tile 2 26
001001000000100000000010000000001000111100000000000000
000000100100000000000100000000000000111100000000010110
000000000000000000000000000000001100000011110000100000
000000000000000000000000000000010000000011110000000000
000000000000000000000010000000001010000011110000100000
000001000000000000000010010000010000000011110000000000
000000000000100000000000000000001110000011110000100000
000000000000000000000000000000000000000011110000000000
000100001000100000000000010000001000000011110000000000
000100001110010000000011000000010000000011110000100000
000000000000001000000000000000001010000011110000000100
000000000000000111000000000000010000000011110000000010
000000000000000111100000000000011110000011110000000000
000000000000000000000000000000000000000011110000100000
000000000000000000000000000000011100000011110000000010
000000000000001001000000000000000000000011110000000000
.logic_tile 3 26
000000100000001001000000001111011110000110100000000000
000000000001010001100000000101011101001111110000000000
111000001100000011100011100011111111000110100000100000
000000000000000000100000000001101111001111110000000000
010010101010000000000011100000011100000011110000000100
110000000000000000000000000000010000000011110000000001
000100000000000001000000000001011100001001010000000000
000000000000000000110000000000001111001001010000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010100000000000000000000000000000
000000000000100000000011001000000000000000000110000000
000000000001001001010010010001000000000010000000000000
000100000000000000000011100000000000000000000100000000
000100000100000001000010011111000000000010000000000100
000000000000000101100000011000000000000000000100000010
000000000000000000010011001001000000000010000000000000
.logic_tile 4 26
000000000000001001100110010000001000001100111100000001
000000000000000001000010000000001000110011000000010000
111000000110001001100110010000001000001100111100000100
000000001110000001000010000000001000110011000000000000
011000000001000000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000010000001010000000000000000001001001100111100000010
000000101010000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000001000000000000000000001001001100111100000000
000000000000100000000000000000001001110011000000000010
110001000000000000000000000000001001001100111100000000
000000100000000000000000000000001001110011000000000000
.logic_tile 5 26
000000000000001000000111001111011110000110100000000000
000000000000000001000000001001111110001111110000000000
111000000000001001100111011001101100100000000000000000
000000000000000011000111010001011100000000000000000101
000000000000000000000000000000011010000011110000000010
000000000000000000000000000000000000000011110000100000
000010000001010011100110000001011010001001010000000010
000000000110101001100000000000001110001001010000000000
000000000001010101100000010000011000000011110000000000
000000000000100000000010100000010000000011110000000001
000000000000000101100000001111011110000010000000000000
000000000000000000000000000111101001000000000000000000
000001000001001111000110100000011100000011110000000010
000000100000101011010110000000000000000011110000000000
110000000000001101100000000000011010000011110100000010
000000000000001101000010010000010000000011110000000000
.logic_tile 6 26
000000000001100000000110000000001001001100110000100000
000000001111110000000110000000011010110011000000000000
111010100000001001010110011111011001000010000000000000
000000000000000011100010000101101001000000000000000000
011000001110000111100000001011011000000010000000000000
010000000000000001000000001001101010000000000000000000
000100000001001011100000001000000000000000000100000010
000100000000000001000000001011000000000010000000000000
000000001010000000000110000000000000000000000101000000
000000000000000000000010000111000000000010000000000000
000000000000000000000010000000000000000000000100000000
000100000000000000000000001111000000000010000000000000
001000001010100001010111100000000000000000000100000000
000000000000010000100010011011000000000010000010000000
000010000000000000000000000000000000000000000100000000
000001000000010000000000000101000000000010000000000000
.logic_tile 7 26
000000000000000000000010010001111110010010100010000000
000000000000000011000011110000011011010010100010000000
111000000000000111100000001001011111000001000000000000
000000000000000000100011100111011010000000000011000000
110000000100000001100111001111011101111111000000000110
100000000000000000000111100011001001101001000000000100
001000000000100000000000001001011111000000010000000011
000000000001000111000000000101011110000000000000000100
000001000000110011000000000000000000000000000100000001
000010100000110000000010001001000000000010000000000000
001000000000100001000000000011001110000001000100000000
000000001011010001000000001101101001000000000010000000
000000000000101001000010000111001100100000000110000000
000000000001000001000110000000101101100000000000000000
000000100000001000000111010111001010100000000100100000
000000000000000111000011001111101100000000000000000000
.ramt_tile 8 26
000010010000000000000111111000000000000000
000000010000000000000111101001000000000000
111100010000000011000000011000000000000000
000100010000000000000011011011000000000000
110000000000000000000000001000000000000000
110000001110000000000000001111000000000000
000000000000010111000000001000000000000000
000000000000100000000010000001000000000000
000000001110100000000010001001000000000000
000010000000000000000000000011100000010000
000000000101010000000010001000000000000000
000000000000000001000110001101001110000000
000001000000100000000111001000000000000000
000010000000000111010100001011001001000000
010000001000100000000010001000000000000000
110100000101010000000110001111001101000000
.logic_tile 9 26
000001000000101000000111100000001111110000000000000000
000010000001010001000111110000001111110000000000000000
111000000000001101100000001001101010000010000000000000
000000001100000011100010011111001111000000000000000000
010010000000001011000000000011011001000010000001000000
010010101100000001100000000000001001000010000000000000
000000100001001000000000001011011111101000010000000100
000000000000000011000000001011001010000000000000000000
000000000010001011100000010000001010111100110000000000
000001000000001111000011010000001111111100110000100000
000000100000000101000110101011101100000010000000000000
000000000000000000000111100011111001000000000000000000
000000000011101000000111010111101111000000000000000000
000010000001111111000011100001111000000010000000000001
110000000000000001000110100000000000000000000101100000
000000000000000000000110000101000000000010000000000000
.logic_tile 10 26
000000001101110111100110010011101111111000100000000000
000010100000110000000010000000001000111000100000000000
111000001110001111000000000011111000000010000000000000
000100000000101111100000000000101011000010000000000000
110000000100000001100111011111101110010110110000000000
010000000001000000000111110011101010000000100000000000
000000000000000111000110011001001010100000000000000000
000010001010000000000010000111111000111111000000000000
000110100010001111100111000001101101000110100000000000
000001100000000001100010011111001111001111110000000100
000000100000000001000110000011001010000000000010000001
000001000000000011100111111001011011000110100000000010
000010001000001000000111000001111011100000010100100000
000010100001010111010000001111011010010100000000000000
110001000000000111100011100111111011100000010100000000
000010100000000011000011111011011101010100000000100000
.logic_tile 11 26
000011100010100000000000010000000000000000000000000000
000010101010010000000011000000000000000000000000000000
111000000000000000000000000000001010111100110000000000
000000001010100000000000000000001111111100110000000100
110000001111010001100111010000011010000011000001000000
010000000100100000100011010000011011000011000000000000
000110000001000000000000000000001000110000000001000010
000001000000100000000011100000011011110000000001000100
000101001110010000000000011000000000000000000100000000
000000100010100000000011000011000000000010000001000000
000000101100001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
.logic_tile 12 26
000000000000010000010111100011001000001111110000100000
000000000000101001000110110001011110001001010000000000
111000001100000001000010000111111010000001000000000000
000000000000000111000100000000011111000001000010000000
010001000001010111100111101011101101000001000000000010
000000101010000000100110010001111010000000000000000000
000000000001010111100110000101011101101001000010000000
000000000110000111100000000000001100101001000000000000
110000000100000111100111110111001010101001000000000000
100000001100010000100011010101011001010110100000000001
000100100001001001000111001111101111010110110000000001
000100000000001101000000000001111010101001010000000101
000001000000001011000111100111111000000000000000000000
000000100001001001100011001011011011000110100000000010
110000001100000111100111000000000000000000000100000000
000000000000000111100000001111000000000010000000000000
.logic_tile 13 26
000011000000000111000010110111111100101001000000000001
000011100000001111000010000000011001101001000000000000
111000000000000111110000000011101011101001000000000010
010000000000000000110011100000011011101001000000000000
110001000000001000000011101111011000000000000000000000
010000100000000011000010111011101100000110100000000000
000100100100011111000011100001011111000000000000000000
000100000100100011010011111101011111000110100010000000
000000000110100111010110111001001011101001000000000000
000000000000001111100011100011101001010110100000000000
000101000000000000000111110011001110000110100000000010
000110100000011111010110001011001110001111110000000000
000011101100001111000111111101101100001111110000000000
000011100001000111110111111101001111001001010000000000
000000100000000001000011100101111110110100010100100000
000000000000001111100111110000001000110100010000000000
.logic_tile 14 26
000000000000000111000110000101111111110100010000000010
000000100000000000000010000000101011110100010000000000
111010000000001011000111000001001110111110110101000000
000000001000000011100100000000111000111110110001000000
000000000000000101000010110011011100111110110100000010
000000000110000000010011000000011011111110110000000000
000000000000001011000110011011011110101011010100000000
000000000000000101100011010001111001000001000001100000
000000000000000101000111000011011001111110110110000000
000000001110000000000110000000111101111110110010000000
000000000000000011100011010111101111111110110100000000
000000000000000001000111110000001010111110110000000100
000010101010100001100011001011101111101001110100000000
000101001111011001100000000101001100000000010001000110
110000000000000111000010000001101010111110110101000000
000000000000001111100100000000001011111110110000000000
.logic_tile 15 26
000000001010001111000010011011001111000000000000000000
000000100110000001100111110011101101010110000000000000
111000000000000111100011100111001000110100010000000000
010000000000000111000110110000011011110100010000100000
110001001001000111100000010000011011000000110010000010
010000000000001101000010100000011001000000110000000000
000000000000100011100111110001101110000000000000000000
000000000000000000000011100101011000000110100000000000
000000000110000001000010010001111000101001000000000001
000100000000000000100111110000101000101001000000000000
000000000000000000000000011101101011000110100000000000
000000000100010011010011110111001011001111110000000010
000100000000001001000111011001001101000110100000000100
000010101010010111100011011001101011001111110000000000
110000000001001000000000000000000000000000000100000000
000000001110000011000000001111000000000010001010000100
.logic_tile 16 26
000100100110000000000111101111001001000000000000000000
000001000000000000000010001111111000000110100000000000
111000000001001001000000000000011101000011000000000000
000001000000001111000000000000001101000011000000000100
000000000001001111100011100001101101110110100000000000
000000100000001011100000000000001011110110100000000000
001010100000100001100010010011011001001111110000000000
000001001101000000000111100111101110001001010000000010
110000001000000101100111110111111100000110100000000000
100010000000001011100011110000111001000110100010000000
000000100000001001000110100101001101001001010000000000
000000000000001111000000000000001100001001010000000000
000000001010001000000000010101101101111110110100000000
000000000010001111000011100000111010111110110000000000
110000000000000001000111010111101010111110110100000010
000100000000001111100011100000011010111110110000000001
.logic_tile 17 26
000000000001001000000110011011011011000000010000000000
000000000000000001000010100011001011010110100000000000
111000000000000011000011100001011010001001010000000000
000000000000000000000000000000101011001001010000000100
000000001010001101000000000011101111000001000001000000
000000000000000101000010100000001010000001000000000000
000110000000100111100011000011101110101001000000000000
000101000000001111100000000000001010101001000000000000
000000100000001011100011000001111001001011100000000000
000000000000001111100000000000101111001011100010000000
000100000000000111000000000011011100111110110110000000
000100000000101111100011010000011001111110110000000000
000010001000011011000000000111101100111110110101000000
000000000000101001100000000000011000111110110000000000
110000000000001000000110100000001010110000000100000000
000000000000000111000100000000001110110000000000000000
.logic_tile 18 26
000010100000100111000000000001001100010110100000000010
000000000011000101100000000111011111101000010000000000
111000001110100011000000000001011011000001000000000000
000000000001000000000000000000011010000001000000000000
110000000000000101000000000011001100001011100001000000
010000000000000000100010010000101111001011100010000000
000100000000010011000010100000011011000000110000000000
000100000001000101000000000000001100000000110000000000
000000100000000011100010000001001110100001010010000000
000100000000000000100111110000011010100001010001000000
000000001000000001100000000000011111110000000100000000
000000000000000000000011100000001000110000000000000100
000100000000100001100011110000011111110000000110000000
000000100000010000000111100000011111110000000000000000
110000000000000001100110110000011100110000000100000100
000000000000000000000010000000011011110000000000000000
.logic_tile 19 26
000000000000000000000000001011001100000110100010000000
000000000001000000000000001001011011001111110000000000
111000000000001101100110110001101111000010000000000000
000000000000001111100010101111011010000000000000000000
110000000010101000000111100000011111000000110000000000
010000000000000111000100000000011001000000110000000000
000000000000001001100011100000011011000000110000000000
000000001110000001000100000000001001000000110000000001
000010000001000111000111110000011111000000110000000000
000001000000000000000111110000001011000000110000000000
000000000000000000000000000000000000000000000100100000
000100000000001001000000000101000000000010001000000100
000000000000010000000110011000000000000000000100100010
000000000000100000000011100011000000000010001000000100
110000000110000000000000001000000000000000000100000010
000000001000000011000011000001000000000010001001000000
.logic_tile 20 26
000000000011010000000111111011111000100000010000000000
000000001100000111000110101111011011010100000010000000
111100000000100011100111101001011010100000010000000000
000100000000000000000000001101011001010100000001000000
000000000000010101100111101101111110000110100001000000
000000000110000000100100001011011010001111110000000000
000010000000001000010111110011101111111101110011000000
000001000001000101000011010000001000111101110000000000
000100000000000000000110000111111101110100010000000000
000000000000000000000000000000011011110100010000000001
000100000000000001000111100001011111000110100001000000
000100000000000001000010010111101101001111110000000000
000000000110001001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000000011100011110000000000000000000100000100
000010000000000111000011001011000000000010000001000011
.logic_tile 21 26
000000001110010000000011111001001010101111110000000000
000000000000001001000110110111111011001001010000100000
111000000011011000000011011011001000111101010001000000
000010100001010111000011011111011001101111010010000000
110001001010000101100011110000001111000011000010000100
100010000000000001100010000000001101000011000001000000
000101000000101111100011100000001110000000110010000010
000010000000011011100011100000011010000000110001000000
000000001010000000000010010000011001001111110001000000
000000000000001011000010110000011011001111110010000000
000000000001001001100000011001011001010110100000000000
000000000110101011100011010011001010000001000000000010
000000000000000000000111101101011010110000000100000000
000000000000001011000000001001011010110110100000000010
010001000000000111000000000011101101111111110100000010
110000100010000000100010001011011011111001010000000001
.logic_tile 22 26
000000000100000000000000010001101101100000010010000000
000010100000000111000011010001011100010100000000000000
111100000000000001000011101001101110000110100000000000
000100000000001001100011001011101010001111110000000001
000011000000101000000111100000000000000000000000000000
000010100000010111000100000000000000000000000000000000
000010100000000000000000011001011000111111110010000000
000000000010001011000010111101101111111001010010000000
000000000000000000000011100111011010111001010000000000
000000000010000001000000000000001011111001010000000010
000011001011110000000111001000000000000000000100000010
000010100001110001000100001111000000000010000000000000
000010100000000011100000010000000000000000000100000010
000011101100001111100011000011000000000010000000000010
000000100000000000000000001000000000000000000100000010
000001000110100000000011011001000000000010000000000000
.logic_tile 23 26
000000000000000111100110111101011001111111100000000000
000010100000000111000110011111111110010110000000000000
111000000000001101100111101001101100111111000000000000
000000000000000111000000001111001000101001000010000000
010000000000000000000010010011001101010100000001000000
110100000000000111000011010001101011010000100000000000
000001000000000000000110100111001111010100000000000000
000000100000000000000000000101101000010000100001000000
000000001110101011100011010000000000000000000110000000
000000000000000001000110101011000000000010001000000100
000000000100000000000000000000000000000000000100000001
000000101010010000000000001001000000000010001000000000
000000000000000111100011000000000000000000000100100000
000010000000000000000111001001000000000010001000000000
110000000010000001000011110000000000000000000100100000
000000000000000000000111011111000000000010001000000000
.logic_tile 24 26
000000000000000000000011101001111100010100000001000000
000000001110000000000011101001011010010000100000000000
111010100001000111000111100001101100010100000000000001
000001000000101111100111101001011110010000100000000000
010000100000100111100111101001111011010100000001000000
110100000001110000100010011001011111010000100000000100
000000000000100001000111110001101110010100000001000010
000100000011010001000110011001011011010000100000000000
000000000000000000000011110001111010011101000100100100
000000000010000000000010100000101001011101000000000000
000001100110000000000110100000011010111100110101000000
000010101111000000000000000000001101111100110000000000
000110001000001111000110100000000000000000000110000000
000011000100001101000000000111000000000010000000000000
000000000000000111000010000101111111001011100101000000
000000000000000000100010010000101111001011100010000000
.ramt_tile 25 26
000000000000000001000011110001001010000000
000000000000000011010110110000110000001000
111010100000000000000000000011011010000000
000001001100001001000000000000000000000001
110000000110000000000000000111001010000000
010001000000000000000010000000010000000000
000010100000000001000000000111011010000000
000000000000000000000000001111100000000000
000010000010110000000011111111101010000000
000000000000111111000011111011110000000000
000010100000000000000000001001011010000000
000011101000000000000010010111000000000000
000000000000011001000111100001001010000010
000000000000100111100111100111010000000000
010011000000000000000000010001011010000000
010011100000000111010011001011100000000000
.logic_tile 26 26
000010000000000000010111011011111010010100000001000000
000001000000001111000011101101101001010000100000000000
111010000001100000000011110011111111010100000000000010
000000000001010000000011011011001011010000100000100001
000000000000000000000110001011101000010100000010000000
000000100000000000000000001101111011010000100000000000
000000000000011000000010111000000000000000000100000100
000000000000101011000110000011000000000010000000000000
000110000111000000000111001000000000000000000101000000
000101001100000000000000001001000000000010000000000000
000000001100000111100011101000000000000000000100000000
000000001111001111000100001001000000000010000010000000
000000000000000000000000000000000000000000000100000010
000101001110001001010000000001000000000010000000000000
000000000001110001100000000000000000000000000100000010
000000000000110000100000000111000000000010000000000000
.logic_tile 27 26
000000001110000011100000010001001000001100111000000000
000000100000001001000011110000001110110011000000010000
000000000000000000000111100101001000001100111000000000
000000001110000000000011010000001100110011000010000000
000000001100100011000000000001101001001100111000000000
000100000000010000000011100000101001110011000000000000
000100001010000000000111000011101001001100111000000100
000100000000000000000000000000001110110011000000000000
000000101000000101000011000011001001001100111000000000
000001000000000000100111110000101011110011000000000001
000000000000000011100011100001001001001100111000000000
000000100000001111000000000000001100110011000010000000
000010000000000011100000000101001000001100111001000000
000000000001110000100000000000101101110011000000000000
000110101110000000000000000001001001001100111000000000
000001000000000111000000000000101101110011000000000000
.logic_tile 28 26
000001001010010011000011010000011000000011110000000010
000010000000100000000010100000000000000011110000000001
111010100010101101100110111111101011010110000000000000
000000000001011111100011011001011011111111000000000000
000000000000000101100011000111001000010110000000000000
000000000010000000100000001001011010111111000010000000
000000000110011000000111100111101011010110000000000000
000101001110100111000011110011011010111111000000000000
000000000110000111000000010111001000010110000000000000
000000001010001101000011110011011101111111000010000000
000001001001000000000000000000011000000011110000000001
000010000001010000000000000000000000000011110000000000
000010100000000000000000001111001001010110000010000000
000101000110000111000000001101011001111111000000000000
000000000000000111000000000000000000000000000100000000
000000001000010000000000000001000000000010000010000000
.logic_tile 29 26
000000000011011101100000000111011010010110000000000000
000000000001100001000000001011101100111111000000000000
111000100001110000000000000111111000010110000000000000
000001100001010011000000000101101011111111000000000000
110010100000000101100110100001011111010110110100000100
110010100000000011100011110000011100010110110000000000
000101000000000111100000000001011101010110110100000001
000110100000110011100000000000011110010110110000000000
000000000000001001100110110011011110010110110100000010
000000001000000011000011100000011010010110110000000000
000000000000000000000110110101011100010110110100000000
000010000100000001000011010000111101010110110000100000
001000000100000000000011101000000000000000000100100000
000000000000000000000010010111000000000010000000000001
111000000100011001000010010101111101010110110100000000
000000000000000101000111010000011101010110110010000000
.logic_tile 30 26
000010100001000000000000000001101000001100111000000001
000011101010000000000000000000000000110011000000010000
000001001000011111000000010101101000001100111000000000
000000100000010111000011100000000000110011000000000000
001100000000000000000000000111101000001100111000000010
000100000100000000000000000000000000110011000000000000
000000000001010101110000000011101000001100111000000000
000000000000110000100000000000000000110011000000000000
000000000000000000000010000011001000001100111000000000
000010100100000000000100000000100000110011000000000000
000011000000001000000000000001101000001100111001000000
000010000000010111000000000000000000110011000000000000
000000000011001000000000000111001000001100111000000000
000000001000000011000000000000000000110011000000100000
000000000001010000000000000001101000001100111000000000
000100100110101001000000000000100000110011000000000000
.logic_tile 31 26
001000000000000101100000000101001111100001000000000000
000000100000000000000011100000111101100001000000000000
111000000001010111100000010000001000000011110000000000
000000000000100000000011010000010000000011110000000001
110000000000010111000000011101111010000011000000000000
110000000000000001000010001101101101000000000000000000
000000000000000000000010010000011100000011110000000000
000000001000001001000111010000000000000011110010000001
001000000000000000000000010000001010000011110000000101
000000000000000000000011100000000000000011110000000000
000011000001100011100000010000011000000011110000000111
000011000001001001100010100000010000000011110000000000
001000000001010111100011100001111100010110110101000000
000000001010100000100010010000001010010110110000000000
110010000000000011100000000111011110010110110100100000
000011001010000000110000000000001000010110111000000000
.logic_tile 32 26
000000000110010000000010110001000000000000001000000000
000000000000100000000111000000100000000000000000001000
111000000000101001100110010000000000000000001000000000
000000000001010001000010000000001011000000000000000000
010000000000000000000000001000001000000100101100000100
010000000000000000000010111111001101001000010000000000
000000000000100000000000001000001000000100101100000000
000000000000000000000000001011001101001000010000000100
001000000000000000000110011000001001000100101100000000
000000000000000000000010001111001000001000010000000100
001011000000000000000011101000001001000100101100000000
000010100110000000000000001011001000001000010000100000
000000000000000000000000001000001001000100101100000010
000000000000000000000000001111001001001000010000000000
110100000001000000000011101000001001000100101100000010
000000000100100000010000001011001001001000010000000000
.io_tile 33 26
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000011000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000000001100110010001100001000000001000000000
000000000000000000000010000000001011000000000000000000
111000000000000001000110000000001000001100111100000000
000000000000000001000000000000001000110011000000000000
000000001100000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000110000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
010001000000100000000000000000001001001100111100000000
010000100001010000000000000000001100110011000000000000
000000000000001001100000000000001001001100110100000000
000010000000000001000000000000001100110011000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000010000000000000000000000001100001001100110100000000
000001001010000000000000000000001001110011000000000000
.logic_tile 2 27
000000000000000000000010000000011100000011110000000000
000000000000000000000000000000000000000011110000100010
000000000000000001000000000000011100000011110000000100
000010000000001001100000000000010000000011110000000000
000101000000000000000000000000001000000011110000000000
000110000000000000000010000000010000000011110000000110
000000000000000000000010000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000001000000000000000000000011000000011110000000010
000000000000000000010000000000000000000011110000000000
000000000000000001000000000000011000000011110000000010
000000000000000000100010010000000000000011110000000000
000010100000000000000000000000001010000011110000000010
000001000000000000000000000000010000000011110000000000
001000000000000000000000000000011010000011110000000010
000000000000000000000000000000010000000011110000000000
.logic_tile 3 27
000000000001010000000111100000011110000011110000000000
000010000000000000000111100000010000000011110000100001
111000000000000000000000000000011000000011110000000010
000000000000000111000000000000000000000011110000000000
010000100000000000000000000000001110000011110000100000
010000000000000000000000000000000000000011110000000001
000000000000000000000000000000001110000011110000000100
000000000000000000000000000000000000000011110000000001
000000000000000001000000000000011100000011110000000000
000000100000000000000000000000010000000011110000000101
000000000000000000000110100000000000000000000110000000
000100000000001001000100001001000000000010000000000000
000000000000000111000000001000000000000000000100000001
000000000000000111010000000011000000000010000000100000
000000000001010000000000000000000000000000000100000000
000000001110100000000011100011000000000010000000100000
.logic_tile 4 27
000000000000001001100110010000001000001100111100000000
000000000110000001000010000000001000110011000000010001
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000100000
010000000000000000000000000000001000001100111100100000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000100
000000000000000000000000000000001001110011000000000000
000010100000000000000000000000001001001100111100000010
000000001110000000010000000000001000110011000000000000
000000001010000000000000000000001001001100111100000000
000000001000000000010000000000001000110011000000100000
000000000000100000000000000000001001001100111100000010
000000000001010000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000010000000000001001110011000000000010
.logic_tile 5 27
000000000000000000000000000000001100000011110000000000
000010100000000000000000000000000000000011110000100000
000000000000000000000000000000011100000011110000000010
000000000000100000000000000000010000000011110000000000
000000000000000000000000000000001110000011110000000010
000000000000000000000000000000010000000011110000000000
000010100000000000000000000000001110000011110000000010
000000000000000000000000000000010000000011110000000000
000000000000010111000000000000011100000011110000000010
000000000000101111010000000000000000000011110000000000
000000000000000001000110110000000000000000000000000000
000000000000000000110011010000000000000000000000000000
000001000000000000010110110000011100000011110000000000
000010000000000000000110110000010000000011110000100000
000001000000000000000000000000001100000011110000000000
000000000000010000010000000000000000000011110000000100
.logic_tile 6 27
000000000000000000000111110000000000000000000000000000
000000001000000000000011010000000000000000000000000000
111000000000001000000010100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000111010000000000000000011000000011110000000000
010000000000000000000000000000010000000011110000000100
000000000000000000000000010000000000000000000100000000
000000000000000000010011011001000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000001100000000000000000001000000000010000001000000
000001000000000000000000001000000000000000000100000000
000000000110000000000000001101000000000010000000000100
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000001000000000000000000100000010
000000000000001001000000000111000000000010000000000001
.logic_tile 7 27
000101000000100001000110010000000000000000000000000000
000010000001010001100011110000000000000000000000000000
111000101101000001000011100000000000000000000000000000
000000000000100001010000000000000000000000000000000000
000000000000100111000111001001011101000010000000000001
000000000001011011000111000011001010000000000000000000
110000000100000111100000000001001100100000000000000000
110000000000001101000000000101111011000000000000000000
110001000010000000000111100001011010000001000000000110
100000001010010000000111100000101000000001000000000000
000000000100000011100000001101001110101001010000000000
000001000100000001110000000001111101010100100000000100
000000100010000000010010000000000000000000000000000000
000011100001010000000100000000000000000000000000000000
110001000010000000000000000001101011010110000100000000
000000100000000000000000000000001001010110000000000010
.ramb_tile 8 27
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000001101000000000000000000000000000000
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000010001010100000000000000000000000000000
000011101101110000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 27
000000000001010000000111110000001000000011000001000000
000000100001000111000111000000011100000011000000000000
111000000000101011000111110011101000000010000000000000
000000001010011111100011110101111110000000000000000000
110000000100000101000111111011011000000010000000000000
100010001110100111000110111001101011000000000000000000
000000000001011101000000001101001101000001000001000000
000000000000101111000011100011011001000000000000000000
000000000001010101100110101101111110000010000000000010
000000001000001111000011110001111000000000000000000000
000000000000000011100011010011111111000001000000000000
000000000000001001110110100011001010000000000001000000
000010000000000001100000011111011100100000000000100000
000000000000001011000010000101111110000000000000000000
000000000110000011000000010000000000000000000101000000
000000000000000000100010101101000000000010000000000000
.logic_tile 10 27
000000000011100000000000000000011100110000000000000000
000000000000101001000011100000011000110000000001100000
111000001100001000000110000000011001000011000000000010
000000000000000001000000000000001111000011000000000000
010000000000001000000000000000011001000011000001000000
010000000000010001000000000000011111000011000000000000
000100000001010001000000000001011011100000000100000010
000000000000100000100000000000001100100000000000000000
000100000100001011100111000101001101000000010100000000
000100000000010001000100000000001100000000010000000000
000000000000001111100010000111001100100000000100000000
000000000000001111100100001011001110000000000000000100
001010000000000011100111010011001111100000000100000000
000010000100000011000111100001011100000000000000000000
110000000000000000000111100111001110000000010100100000
000000000000000000000111100101011110000000000000000000
.logic_tile 11 27
000000000000101001000110000001101101000010000000000000
000000000000010001100011101111011010000000000000000000
000000000000000111100111110011101001000010000000000000
000000000000000000100010101111011111000000000000000000
000000000000010000000000000001001101100000000000000010
000000000000100000000000000001101011000000000000000000
000000000000001001000110011011001100000010000000000000
000000000000001111000011101101011000000000000000000000
000010000000101001100010100101111001101000010000000010
000001000001001011000011010000011001101000010000000000
000000000000000101000000010000000000000000000000000000
000000000110000101000011010000000000000000000000000000
000001000110000101000010000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000000001111011101000010000000000000
000000000000000111000010000011011110000000000000000000
.logic_tile 12 27
001001000000000000000111011101111011000110100000000000
000010100100000000000011000001101110001111110000000100
111000000000000000000110010101101110000011110010000010
000100000000001101000011000000010000111100000000000000
110001100000010101000000000101111011000110100000000000
010001000000000000100000000011101101001111110000000000
000001000100001111100010010001101001000110100010000000
000010100000000011000111001001111001001111110000000000
000000000110001111100000001111111010001111110000000000
000000001110010111100011101101011010001001010000100000
000000000000000000000000010000000000000000000101000000
000100000000000000000010001111000000000010001000000000
000000000000000000000111111000000000000000000100000000
000000000001010000000010111111000000000010001010000000
110000100000000001100111100000000000000000000110000000
000001000000001001000000000011000000000010001000000000
.logic_tile 13 27
000000001110001011100000011101101011000110100000000000
000000000000001011100011111001111111001111110000000000
111000000000010001000000000101101001000110100000000010
000000000000001111000010011111011101001111110000000000
010000000001001001000011111011101010001111110000000000
110000000000101011000011111011011111001001010000000000
000000000000100111100000010000011101000000110000000000
000000000001010000000011110000001110000000110000000000
110010100110001001000110010001001101000000000000000000
100001000000000001100011100011011110000010000010000000
000000001100010111000011001011011000101001010000100011
000000000000000111000111100001101110010100100000000000
000100000000001111100011110101001100110100010100100000
000000001101010111000111110000001110110100010000000000
000000001110001111000011100001001011110100010101000000
000000000000001011100010010000001111110100010000000000
.logic_tile 14 27
000010001010001111100111011001111000100000010001000000
000000001010001011000011110011011110010100000000000000
111001000000000011100110010001111011100000010001000000
000010100000001111000011101001111100010100000000000000
000001000000000001000110011001011110000000000000000000
000000100000001101100010001011001001010110000000000000
000101000000001111000110000101011110010110100000000000
000100101110001111000011011011011011000000010000000000
000000000001000111100011100001011011110100010000000000
000000100001010000000000000000111011110100010000000001
000010000000000011100000010001011001110100010000000010
000000000000001111100011110000001111110100010000000000
000000000000001111010011000111011010111111110101000000
000010101100000011000000001101001111111001010000000000
110010100000101111100011110111111010111111100100000000
000001000000001011100010000101001100101001010000000000
.logic_tile 15 27
000000000000000011000000001011111101001111110000000000
000000001110000000000011101011101001001001010000000000
111001000000000001100000011111111100000110100000000000
000000001000101101000011110001001010001111110000000000
111000000000000011000011101111111101000110100000000000
110000000000001001000000001111101000001111110001000000
000011100000000001100110010000001011000000110000000010
000010100000001101000010000000001000000000110010000000
000000000001100000000000000001111011000010000000000100
000000000001100000010000001001011011000000000000000000
000100000001000111000010010000011010110000000100000000
000110100000101001000111100000001000110000000000000000
000001000000000000000111100000011010110000000100000000
000010000000000000000000000000011011110000000000000000
110000000000000001000010100000011011110000000111000000
000000000000000000000111100000011010110000000000000000
.logic_tile 16 27
000001001100100000000111000001011011100000010000000000
000100100001000000000110011111111111010100000000000010
111010100000000000000110000111011011110100010000000000
000000000000000000000010100000101100110100010001000000
010000001010000011110000000011001011110100010000000001
010010100000000000000011010000111001110100010000000000
000000000110000111100110000000011101000000110000000000
000000000000001011000010100000011010000000110010000000
000000000000001000000011100001011011100000010000000000
000000001111011011000100000101111111010100000001000000
000000000000000011100000000000001101000000110000000000
000000000000000000100011110000001001000000110010000000
000001000000101000000011100000011011110000000100100000
000000100001001011000100000000001101110000000001000000
110000000000000000000110100000011010110000000100100001
000010000000000000010100000000011110110000000000000000
.logic_tile 17 27
000001000000000111100010010001101000000000000001000000
000100000000000000100011010101011100010110000000000000
111000000001000111100010010001001101100000010000000000
000000000010000000010111100011111011010100000001000000
010101000000000101000011100101001110000000010000000001
110010000001000000100111000000101110000000010000000000
000000000100000111100000001111111001001111110000000000
000011001000000000100010011001111101001001010000100000
000001001111001001000010010011011100101001000000000000
000010001110100011000011010000101111101001000000000001
000000000000000111000110100101111001000110100000000000
000000000000000000000000001111011111001111110000000010
000010100000001001000010001000000000000000000100000100
000001000000000111000011010111000000000010001000000000
110000000001000011100111010000000000000000000100000100
000100000100000000100111010001000000000010001001000000
.logic_tile 18 27
000001000001010011100011001001011111100000000000000000
000010100000100001100011000111101100000000000000000000
111010000000001111100010000101011010100000000000000000
000000000000000111000000001111011010000000000000000000
010001001100001001100010111101101101000110100000000001
010000100000000001100010110101011000001111110000000000
000000000110000101000011100001011111100000000000000010
000000000000001001000011100000011001100000000000000000
000000001000000111100010000011011010000010000000000000
000000001110110011000000000011011011000000000000000000
001010000000000000000111011111001111000010000000000000
000001000000000011000010011111011000000000000000000000
110100000000100111100111110001001011110100010000000000
100000000001010000100110100000011101110100010000000001
110000000000001001100011001000000000000000000100000100
000000000000000001000011111011000000000010001000000000
.logic_tile 19 27
000000100001000011100011101101001110000110100000000000
000010101110001111000010101011101010001111110000000000
111001000000001111100000011001001110000110100001000000
000000000000000111000011101111011010001111110000000000
000100000000001101100111110111111101000010000000000000
000100000001010011100010111001011100000000000000000000
000000001111010001100000010000000000000000000000000000
000000001010000000000011010000000000000000000000000000
000001000000000000000111100000001000000000110000000000
000000100000000000000100000000011011000000110010000000
000100001010000000000111100111101111000110100000000000
000100000000000111000110000001101011001111110000000000
000010101101000001000010001011001111000110100000100000
000001000000100001100000001011101000001111110000000000
111000000000001000000111000101111001111110110101000000
000000000000000001000010000000011000111110110000000000
.logic_tile 20 27
000001000000000111000000001011011111100000010001000000
000010100001000000000000000111111100010100000000000000
000010100000000000000110111101111100000110100000000000
000100000000001011000011101011011011001111110000000000
000010000001011111100000000111011100110100010000000000
000000000110100101000011000000101101110100010000000100
000010100001001001000000000001111110111111110000000100
000001000000101011100000000011011000111001010000000000
000000000101001001100111100101111101000110100000000000
000000000000101111000111010000001101000110100010000000
000000000001000011000010100011011000111111110010000000
000100000000101001100010100101011000111001010000000000
000000000000110111100000010011011111100000010001000000
000011101101010000110011010101111100010100000000000000
000000000000000111000111010111101111110100010010000000
000000000000000000100111000000001001110100010000000000
.logic_tile 21 27
000001000000001111110011001001001001100000010000000000
000000100000000011000100000101011011010100000000000000
111000001100001111000000010001101011000110100000000000
000000000000001111100011010000101011000110100010000000
110000000000000011000011001001011111100000010001000000
010000000000000000000000000101011110010100000000000000
000100000110011001000111000101001101111001010000000000
000000000000101111000110110000101000111001010000100000
000010100000010000000110011001001001100000010001000000
000000000000000111000011000001011011010100000000000000
000000000000000111000000001001001111100000010001000000
000000000000000000000000000101001100010100000000000000
000101000110100001000000001000000000000000000110000010
000111001100010000100000001111000000000010001000000000
110000000011000111000011100000000000000000000100000000
000000000000000000000010011011000000000010000000000100
.logic_tile 22 27
000000000000001111000110111011011000100000010000000000
000000001110000101100111111001101100010100000010000000
111000001000011011000010000001011100111001010000000001
000000000000001101000111110000001000111001010000000000
110000001000000011100110000011111001111111110000000010
010000001110000000000011111101011011111001010000000000
000000100000111011000111001111111101000110100000000000
000001000000000111000100001011011010001111110000000000
000000001010100011110111100011011111100000010000000000
000100000000011011100010010111111000010100000000000000
000000000001010001100010101001011010100000010000000000
000000000000001001000110110111101110010100000000000000
000000001011010111100000000001001011111111110010000000
000100001000101011000000000101111011111001010000000101
000000000001000111100000010000000000000000000100000000
000000000000100001100011000011000000000010000000000001
.logic_tile 23 27
000100000000000001100111100001001110111111110010000000
000000001100000000000011011011001110111001010000000000
111010100000011111000000011011011000100000010000000000
000001000000000101000011010111011010010100000000000000
010000000001000111100111010101111100111111110010000000
110000000001000011100111111001111110111001010000000000
000001000000000111000000011001101110111111110000000100
000000101000000000000010110011011100111001010000000000
000010100000000101100000000000000000000000000000000000
000000100000001111000011110000000000000000000000000000
000000000110000111100011000101111110011101000100000000
000000000000000000100100000000001111011101000010000000
000000000000001101100011000001101000001011100100000000
000000001100000011000011100000011010001011100000000100
000000000001101111100000000101111110011101000100000001
000000100001101111000000000000001011011101000000000010
.logic_tile 24 27
000010000000001111100010000011011000100000010000000000
000001000000001111000110000101101001010100000000000100
111000000001000111000000000000001010000000110000000010
000000000110000000100000000000001110000000110000100000
110100000000100011100000011011101001010100000000000011
010100000000010000100011100101111100010000100000000000
000000000000000111100111100001011111111001010000000000
000000000000000011000000000000011100111001010001000001
000000000000011000000010001101101010111111110000000000
000001000000000111000010011101011110111001010000000010
000000000000000011110111000000000000000000000000000000
000000001000001001100100000000000000000000000000000000
000010000011000001110000000011011000100000010000000000
000001001110000001000000000011101001010100000010000000
000100000001010000000011000000000000000000000100000000
000000000000000000000100000001000000000010000010000000
.ramb_tile 25 27
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000001010000000000000000000000000000000
000000000010000000000000000000000000000000
000100000100000000000000000000000000000000
000100100000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000100110000000000000000000000000000
000000001011010000000000000000000000000000
000010100001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 26 27
000000000001001111100110101001111111100000010001000000
000000100000001111000100000101001011010100000000000000
111110000110100111100111100011111101111001010000000000
000100000011011001100011100000011111111001010010000000
000010100000010111100111101101001001010100000000000010
000001000000001111100110011111111110010000100010000000
000000100000000011100011000101011101111001010010000000
000100000000000000000011000000111011111001010000000000
000000000000000000000010000101011100111001010000000000
000010000000000000000100000000011000111001010010000000
000000000000001111000010000111011001000110100001000000
000000100100000111000110010111111001001111110000000000
000000000001011001000010000011011100010110100000000000
000000000100000011000100000111101010000001000000000000
010000000000000001000110000000000000000000000111000000
010000000010000111000011100001000000000010000000100000
.logic_tile 27 27
000000000000001000000010000001001000001100111000000000
000000000110001111000000000000101111110011000000010000
000000000000000000000000000101001001001100111000000000
000000000001001111000000000000001010110011000000000000
000000000000001001000110100111101001001100111000000000
000100000000000111000011100000101000110011000000000010
000000000110001011000010000101101000001100111010000000
000000000000000101000100000000001111110011000000000000
000000000000000101000000000111101000001100111000000000
000000000000000001100000000000001011110011000000000000
000100000000000000000000000001001000001100111000000000
000100000000000000000000000000001100110011000000000000
000000000000000000000011110101001000001100111000000000
000000001101010000010110100000101100110011000000000000
000001000000101000000000000101101000001100110000000000
000010000001001101000011010000101010110011000010000000
.logic_tile 28 27
000000000000101101100110001011111111010110000000000000
000000000001001111000010010101011000111111000000000000
111000000000001001000111101111111101010110000000000000
000000000000001011100100000101011101111111000000000000
111000000000001001100000010101001111111001010010000000
010001000110000001000011110000111011111001010000000000
000000000000001101100110010111111100010110000000000000
000000000000100101000011100001011110111111000000000000
000000000000000000000000000001011001010110110100000000
000000000100110000000010010000101100010110110001000000
000000000001011011110111110101001001010110110100100000
000000000000100111000111010000011011010110110000000000
000000000000101101100000000101011000010110110101000000
000000000001010111010010010000001000010110110000000000
110000000000010011110000010111001001010110110100100000
000000100000000000000011010000011001010110110000000000
.logic_tile 29 27
000001000000001001000000000111001100111001010000000000
000010100110000001100011100000111010111001010001000000
111000001010010000000000001101111110010110000000000000
000000001010010000000011001111111011111111000000000000
110010100000000111100000010000001100000011110000000010
110000000000000000100010100000000000000011110000000100
000000000000000000000010011101111111010110000000000000
000100000010000000000111111101111110111111000000000010
000000000000000001000011101001011100010110000000000000
000010000000000000000000001011011000111111000010000000
000000000001000011100010010000011000000011110000000010
000000000000000000100111100000010000000011110000000000
000000000111100000000111010000000000000000000100000000
000010000001110000000111111001000000000010000010000000
000000000000000000000010011000000000000000000101000000
000000000000001111000111110011000000000010000000000010
.logic_tile 30 27
000000000010000001100000000101001000001100111010000000
000000000000000001000000000000000000110011000000010000
111010000000011000000000000011101000001100111000000000
000001001000001111000000000000000000110011000000000000
110000000000001001000000000111101000001100111000000000
010000000000000111100000000000000000110011000000000010
000000100001100111100111000001101000001100111000000000
000001001000100000100000000000000000110011000001000000
000000000001011000010010000011001000001100111000000000
000000000001100111000110010000100000110011000001000000
000000101110011111100000000011001000001100111000000010
000001000000000101100000000000000000110011000000000000
000100000000000000000000001011101000010111100111000000
000000000000000000000000000101001000101101010000000000
110101000101011000000000000101101010010110110101000000
000000100000101111000000000000101000010110110000000000
.logic_tile 31 27
000000000000100000000000000000011100000011110010000000
000000000000010001010011110000010000000011110000000000
111000100000000001000011100000011010000011110000000010
000001000000000000000100000000010000000011110000000010
110000000000000011000000000000011000000011110000000000
010000000000000000000011000000010000000011110000000100
000100101011010000000110000000011100000011110000000000
000001000000000000000000000000000000000011110000000101
110000001010000011000111110111011100111001010000000000
100000000000000000100011000000101010111001010010000000
000011100000011011100011101001011110000010000000000000
000001100000100111100000000111111011000000000000100000
000000000000100000010000010001101100111110110001000000
000000000000010000000011100000001000111110110000000001
000010000010011000000011100000000000000000000100000010
000001000110100111010000001011000000000010000000000000
.logic_tile 32 27
000000000000001001100110010000001000000100101100000000
000000001000000001000010001011001000001000010000010100
111000000000000000000000000011001000000100100100000000
000100001010000000000000000000101000000100100000100000
110000000000000000000000000000001000000100100100000100
110000000010000000000000001011011001001000010000000000
000001100000000000000000000000001100000011000100000100
000011100000000000000000000000011001000011000000000000
001000000000010000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
110011100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 27
000000000000010000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000001110000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000001000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 28
000000000000000111010000010011000000000000001000000000
000000000000000000100010110000000000000000000000001000
000000000000000101100000000000000001000000001000000000
010001000000000000100011110000001000000000000000000000
000001000100001111100000010000000000000000001000000000
000010000000000111100011100000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 2 28
000000000001001111110000000001000000000000001000000000
000000000000101111100000000000001101000000000000001000
000000000000000111100111100001000001000000001000000000
000000001110000000000100000000001011000000000000000000
001000100000001000000111100011000001000000001000000000
000001001000001101000100000000001111000000000000000000
000000000001010000000111110111000000000000001000000000
000000000000000000000010110000001110000000000000000000
000000000000000111100000000011100000000000001000000000
000000001100000111000011010000001011000000000000000000
000000000000000011100000000011000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000001001000110100001100000000000001000000000
000000000000000101110000000000001111000000000000000000
000000000000000000000110100101100001000000001000000000
000000000000000000000000000000101001000000000000000000
.logic_tile 3 28
000000000000010000000000000000011110000011110000000000
000000000000000000000000000000010000000011110001000000
000001000100001000000010100000001110000011110000000001
000000000000000011000000000000000000000011110000000000
000000000110000000000000000000011000000011110000000001
000010000000000011000000000000010000000011110000000100
000000000000010001100111000000011000000011110001000000
000010100000100000000110100000000000000011110000000000
000001001101000000000000001101011110100001000000100000
000010000000010000000000000101011111000000000000000000
000000000001010000010000000001111011110011000000000000
000000000000000000000000000111011110000000000000000000
000011001110000111100010000000011010000011110000000100
000010101011011111000100000000010000000011110000100000
000000000000001000000000000000011010000011110001000000
000000000000001111000011100000010000000011110000000000
.logic_tile 4 28
000010001000001001100110010000001000001100111100000000
000000000110000001000010000000001000110011000000010100
111000000000001001100110010000001000001100111100000010
000000000000000001000010000000001000110011000000000000
010010000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000010000000000000000000001001001100111100000010
000000000000000000000000000000001000110011000000000000
000001000000000000000000000000001001001100111110000000
000000100111000000010000000000001001110011000000000000
110001000000000000000000000000001001001100111100000000
000000100000010000000000000000001001110011000000000100
.logic_tile 5 28
000010100000000000000110010101111011100000000000000000
000010000000001111000111011001011000000000000000000000
111001000000101000000110001011011101000001000000000000
000000100001000001000010010111101111000000000010000000
110000000000000000000000001011111000000010000001000000
110000000110000000000011101001111110000000000000000000
000000000000100011100110010000011010000011110000000000
000001000001011011100010000000010000000011110000100000
000000000000001000000000011111111110110011000000000000
000000000000000011000011100101101000000000000000000000
000000000000000000000111000000011110000011110000000000
000010000010001111000111100000010000000011110001000000
000000000110000111110111101001001110110011000000000000
000000000000000000000010001011111100000000000000000000
000001000010001000000111000000000000000000000100000000
000000000000000011000111001101000000000010000000000000
.logic_tile 6 28
000000001110000000000111000000001100000011110001000000
000000000000000000000100000000010000000011110000000000
111010000000000101000000010011011111100000000000000000
000000000000000000100010001011101010000000000000000000
110100000010000001100000011101001001100000000000000000
110100000000000000000010101101111001000000000000000100
000000000000000101000111100000011010000011110001000000
000000000000000101010000000000000000000011110000000000
000000001101000000000111000000011100000011110000000100
000000000000000000000010010000010000000011110001000000
000000000000000111100110000000011100000011110000000000
000000000000001011100000000000000000000011110000000100
000000000000100000000111101011111000100000000000000000
000000000000000001000100000101001010000000000000000000
000000000000000001000000000000000000000000000100000000
000000001110000000000000000111000000000010000000000100
.logic_tile 7 28
000000001000000111100000010011101011010110100000000000
000000000000000000100011111111111100001001010000000000
111000000000000000000111101011111000000001000000000000
000010100010001001000100001011001011000000000000000000
010000000001000111100010000001101110000001000111100000
010000000000100000100010011011111011000000000000000000
000000000000000000000111100000011100110000000100000000
000000000000000000000100000000011000110000000000000001
000010100000000111000000000111011110000000010100000100
000001000000000000010011100101111101000000000000000000
000000000000000101100111011111101101000001000100000000
000001001000000011100111011001111111000000000000000001
000100100000100000000111100111001100000001000100000100
000100001001000000000010010101101011000000000000000010
110000000000000000010010010111111011100000000110000000
000000000000000000000111100000111100100000000000000000
.ramt_tile 8 28
000001001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000100000000100000010000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010101010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 28
000001000000000000000010000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
111000000000001111100110100111011001000010000000000000
000000000000001011000110011001011000000000000001000000
000100000001011000000000001111001010000010000000000010
000100000000001011000000000001101000000000000000000000
000000001000000000000000001011101111100000000000000000
000000000000000000000000000011111101000000000000000100
000000000110000000000111000011011001000010000000000001
000000100000001001000100000011101110000000000000000000
000000000000001001000111010011011101111101110100000000
000000000000001111000011110000001001111101110000000100
000000001000000011100111100011011001111101110100000000
000000000010010000100011000000101110111101110000000100
001001000000100011000000000000000000000000000000000000
000011000001000000000000000000000000000000000000000000
.logic_tile 10 28
001000000001110011100010000001000000000000001000000000
000000000110100000000010010000100000000000000000001000
000010000000001000000000000001000000000000001000000000
000001001010000111000011000000101000000000000000000000
000000001000000011100000010101001000111100001000000000
000000000100011111000011100000101010111100000000000000
000100100000000000000000000001101000111100001000000000
000101100000000011000000000000101000111100000000000000
000000000001010000000000000101101000111100001000000000
000000001100100000000000000000001010111100000010000000
000000100000000000000000000111001000111100001000000000
000100000000010000000000000000001000111100000000000000
000000000000000111100000000101001000111100001000000000
000101000000000000000000000000001010111100000000000000
000000100010000000000000000001101000111100001000000000
000000000000000000000000000000001000111100000000000000
.logic_tile 11 28
000000001010001111100110000101101001000010000000000000
000010000000001111000000000101011011000000000000000000
000000000000000111100110110111001100000011110000000001
000000000000000000100010100000100000111100000000000000
000000000111000001100110110011001010000011110000000000
000000000000000000000010100000010000111100000000000000
000000000010101101100110000011111010000011110000000000
000000000000000001000000000000000000111100000010000000
000000000001010101100000000111011000000011110000100000
000000001110001101000000000000110000111100000000000000
000000000000001000000000000111101010000011110000000000
000000000000001111000000000000010000111100000000000001
000010001010000000000110110001011000000011110010000000
000000000000010000000010100000000000111100000000000010
000000000000000101100000000001011000000011110001000000
000000000000000000010000000000010000111100000000000000
.logic_tile 12 28
000000100100100101100011111011001110000010000000000000
000000000000010000100010100101111001000000000000000000
111000000000100000000000010111101110101001110100000000
000000000000010000000011010111111011000000010001000000
000000000000000011000011010011101010101001110100000000
000000000000001101000110101011101011000000010011000000
000000000001000011100000010011101110101001110101000000
000000000110100000100010000111111001000000010000100000
000110000001110000000011110001001010101001110110000000
000101000110111011000011001011001010000000010000000000
000001000000000111000011010111101110101001110100100010
000010000001010000000011010111011101000000010000000000
000000100111001000000011000101111101010000000100000000
000011100110001011000111100011101001101001010001000010
110001000000000001000010000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
.logic_tile 13 28
000001000000000000000010000011111011110100010100000100
000000000000000000000000000000111001110100010000100000
111000000000001000000111100111111110110100010110000100
000000000000001011000011110000101010110100010000000000
110000000001011000000000000011111101110100010100000100
010000000000001111000000000000101000110100010000100000
000001000000000000000010010111111101110100010110000000
000000000000000000000111010000111001110100010000000000
000010100010000001000000000011101101110100010101000000
000011101000100111100011110000101100110100010000000110
000000000001011101000011010111111010110100010100100100
000000000000100111000011010000111001110100010000000000
000010000110011000000010100011111110110100010100000010
000001000001110111000000000000111100110100010000000001
000000000000000111000011000111101110110100010100100100
000000000000000000110010000000111110110100010000000000
.logic_tile 14 28
000000101100000001000010000001001110000000010000000000
000001000000001111100110010101011101010110100000000000
111000001110001000000000000011001010110100010000000010
000000000000100111000000000000011011110100010000000000
000000000101001111100011010111111101110100010000000010
000000000000101111000111000000011010110100010000000000
000100000000000001100111110001011111101001000000000000
000100000000000000000111100000001011101001000001000000
000010001000000011100111101011001000001111110010000000
000101000010000111010111100001011001001001010000000000
000001000010001111100011000111011111111110110101000000
000010100000000111000110000000011111111110110001000000
000100000001010001000010011101001111101001110100100000
000100001110000001100011100011001011000000010001000000
110001000000000011100011011011101110101001110110000000
000000001100000111000011100011111101000000010000000000
.logic_tile 15 28
000100000000000000000000001101001111001111110000000000
000100000100100000000000001111101011001001010000000000
111010000000100111000111000011101110000000000000000000
000001000111001101000000000101001101000110100000000000
110010000000001001100000001101101110000000010000000000
010010101100000001000010010001011010010110100000000000
000000100000101000000110000000011011000000110010000000
000000000001001011000000000000011001000000110010000000
000000001111011000000111001000000000000000000100000100
000000000100100011000110010111000000000010001010000000
000010000000101000000010001000000000000000000110000000
000001000001001111000100000001000000000010001000000000
000000000000001111100000000000000000000000000100000100
000000000011001011100011100011000000000010001000000000
110000000000000011010010001000000000000000000100000100
000000000000000000000100001011000000000010001000000000
.logic_tile 16 28
001000000000000011100111110001111001110100010000100000
000000000000000000000011000000101010110100010000000000
111000000000001011000011100011101110110100010000000000
000000001010001111100000000000111111110100010001000000
000000000101111111100000011101001101000110100000000010
000010000001001011100010101111001110001111110000000000
000000100000100001100111101101001100000000000000000000
000001000111010000000111101101001110010110000001000000
000011100000000011100011111001001101111111110101000000
000010001110001001000110110001111100101101010000000000
000000000000000011100010000101101100111110110101000000
000000000000001001100010000000111000111110110010000000
000000000000100111000111000101011100010110110100000000
000000000000010001110011000000111110010110110001100000
110010000000000111100110001111001001111111100100000001
000000000000000000000111001111011100101001010000000000
.logic_tile 17 28
000000100000100000000111111011111001100000010000000000
000000000000010000000111101111111100010100000000000000
000100001010001000000011101111001101111111000000000000
000100001010100111000010111101111111101001000000000000
000001000000000111000000001111001101000110100000000000
000000000000000000000000000111111000001111110000000010
000000000000000111110010101011011010000110100000000000
000000000110010001100110110011001001000000000000000010
000000000000001011100111110000011110110000000000000100
000000000000000001100011010000001110110000000000000000
000000000000000001100011100101101001000000010000000000
000000000000010001010011100000111010000000010000000000
000000001010001011010111001111001100111111000000000000
000000100000000111000110011011001010101001000000000000
000000000000000111000011110001101111000000010000000000
000000000000001001000111000000111010000000010000000010
.logic_tile 18 28
000001001110000000000111101111111101000110100000000010
000000100010000001000110001001001010001111110000000000
111000000000011111000110001001101100111111000000000000
000000100000100111000011101011011001101001000000000000
111000000000000001100000010101101010000000000000000000
110010100010000001000011000101001000010110000000000100
000001000000001111100110011111011110000110100000000000
000010000000000001100010101001001111001111110000000100
000010000110000000000111000000001101000000110000000100
000000000000000000000111110000011011000000110000000000
000100000000001111000010111011111101000001000000000000
000100000000001011100110111101011000000000000000100000
000000000000010001000011110101011001000010000000000100
000001000000100000000111011001111001000000000000000000
110101000000010111000000000000011010110000000100000000
000010100000101111100000000000011101110000000000000000
.logic_tile 19 28
000010000000100000000000011011111100100000010000000000
000000000001010000000011111111011011010100000000000001
111000000000001011100000010111101011100000010000000010
000010001001001011000011111101001000010100000000000000
110010001110000011000111111011101110100000010000000100
010000100000011011000011101111011001010100000000000000
000000001000001111000110010011111011000000010000000000
000000000000001101100011110000101011000000010000000010
000001000100000001000000000011101110100000010001000000
000000000000000111000011110111011001010100000000000000
000000000000000001000111101001101111000110100000000000
000000000000000000100110111101011010001111110001000000
000000000110100001000111101111101010000110100000000000
000100000001010000100111101001001100001111110001000000
110011101100001001010010000000011010110000000110000001
000010000000001011100000000000011100110000000000000000
.logic_tile 20 28
000001000000000000000000011111111101111111100000000000
000010001010100111000011101001001011010110000000000000
111000001010001101100110000111101011000000010000000000
000000000000011101100011100000101101000000010000000010
110000000000100011100010001111101101100000010010000000
110001000000010000100111011011111110010100000000000000
000010000001000000000110001011001100111111100000000000
000000000000000111000111101101101011010110000000000001
000011001001001000000011110111101101100000010001000000
000011100000001011000111110001111110010100000000000000
000000000000101011100110110111001001111001010000000100
000000001011001111000011010000011000111001010000000000
000000000001010011110011100101101111110100010000100000
000000000000001001100000000000001100110100010000000000
000100100000000111000111000001101011010110110100100010
000001001010000111100010010000011001010110110000100000
.logic_tile 21 28
000000000110001001000010000111101100100000010000000000
000000000000000001000011101011111110010100000000000000
111000001000000111100111000000011001000000110000000000
000000000000000000000111100000011001000000110000100000
010000001110000011000010001001011011111111000001000000
010000000000000000100010000101001110101001000000000000
000000000000001001000011111001001010111111110000000000
000000000001000001100010000001011011111001010000000010
000000000000101011000011111111001000111111100000000000
000100000001001101000111101101111111010110000000000000
000010000001100000000000000011101010100000010001000000
000001000001010000000011100111101100010100000000000000
000000000000000011000011000000000000000000000100100010
000000000000001001000110010011000000000010000001000000
110100000000000111100110000000011111000000110100000000
000100001100000000000011100000011011000000110011100010
.logic_tile 22 28
000010000110101000000111100001011111111111000001000000
000000000000010111000010111001111000101001000000000000
111000000000000111100000001011001110111111110010000010
000000000000001001000011110101101011111001010000000000
110010000110000011000011111111101110111111110000000100
110000001101011001000111001111001000111001010000000000
000000001010001011100110111101101100111111100000000010
000000000001010001100010100001001101010110000000000000
000000000000101001000111111011011010000110100000000000
000000000001011011100011111101011010001111110000000000
000010100001100111100000000001101010111111000000000000
000001000001110000100000000101111111101001000000000100
000010000000001011000010001000000000000000000100000001
000001000000000111000010010111000000000010000000000000
110000000100001001000011101000000000000000000100100000
000100000000001111000111010011000000000010000000000000
.logic_tile 23 28
000000000000000111100110000001011010110110100000000010
000000001000000111100000000000011101110110100000000000
111000000000000000000111000111011001010110100000000000
000000000000001001000110011111111001000001000010000000
110000100010000001100000000101011110111111110000000000
100000001000000011100010000001011010111001010000000010
000000000001001101000111000011111001010110100000000000
000000000000000111000010001111011001000001000000000000
000000000000000000000000010000011010000011110000000000
000000000010000000000011000000000000000011110000000000
000000000000000111000000000011111011111111110100000011
000000000001010111000010011001101100111001010000000000
000000000000000000000111101111101011111111110100000011
000000001100000001000111011101011110111001010000000000
010010000000000111000111000111111110110110100100000010
010001000000001001000111010000101110110110100000000010
.logic_tile 24 28
001001000000001000000000010000011000000011110000000000
000000000100000011000011010000000000000011110000000010
111000000000100011000011100011001000111001010000000000
000100000001011111100000000000011010111001010010000000
110100000000000000000111110111011110010110100000000000
100000000000001001000110001101011110000001000000000000
000000000000000000000000000000001100000011110001000000
000000000000000000000000000000010000000011110000000000
000000000000001000000000000111111000111111110110000000
000000000000001011000010000001011111111001010000000010
000100000000001111100000010011111110111111110100000000
000100000001010011100011011101111111111001010000000010
000100000000000001000010000000000000000000000000000000
000100000000000001100110010000000000000000000000000000
110000000100000000000111011011111000111111110101000000
010000000001000111000011000011101111111001010000000001
.ramt_tile 25 28
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010001100100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000001110000000000000000000000000000
000010000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000100000000000000000000000000000000
000010101011000000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 26 28
000000000001010001000011001001101100111111100000000000
000000000100100000000110001001001101010110000010000000
111100000001000101100010010101101001111001010000000001
000100000000100111100111100000011101111001010001000000
110000000000000111100010010000001010000011110000000000
100000000000001001100011110000000000000011110010000000
000011000000000011000000000011001000111001010000000001
000011000000000111000010100000011001111001010010000000
000000000000001011100000010111001010110100010001000000
000000000000001111000011110000011111110100010000000000
000001000000000000000011001001111101111111110100000000
000000100010100000000111111101011110111001010010000001
001000000001010000000011100101111001111111110100000110
000000000000100111000000000101011111111001010001000000
110000000000110111000011000001101011111111110101000100
110010100001111001100000000001011110111001010000000000
.logic_tile 27 28
000000000000001000000010001111001001010110000000000000
000000000000000001000010001001011101111111000000000000
111010101000000111100000000111101101010110000000000000
000000100000000000100010101111001010111111000000000000
010000000000101000000011111000000000000000000100000100
010000000001001111000010011111000000000010000000000000
000000000000000011100000000000000000000000000110000000
000010101110000111110000001101000000000010000000000100
000000000010000000010000001000000000000000000110000001
000000000000001001000000000011000000000010000000000000
000001001010001000000000000001011010010110110100100000
000010100110001001000010010000001010010110110000000000
000110101100000001100000010000000000000000000100000000
000001000000000001000010111101000000000010000001100000
110000001100000001000111100111011011010110110100100000
000000000000000000000000000000001000010110110000000000
.logic_tile 28 28
000000000110000101100000000111100000000000001000000000
000000001000000000100000000000000000000000000000001000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000010100000000000000010000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000100100011100000000000000000000000001000000000
000000000001010000000011010000001000000000000000000000
000000000000100011000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000001000001000111100000000000000001000000001000000000
000000000010100011100000000000001100000000000000000000
000100000100000000000000000000000001000000001000000000
000100000000000000000000000000001100000000000000000000
000000000000100000010000000000000001000000001000000000
000001000001011111000000000000001011000000000000000000
.logic_tile 29 28
000000000000000101100111100011000000000000001000000000
000001000000000000100100000000000000000000000000001000
000000000011110111100000000000000000000000001000000000
000101000000100000000000000000001001000000000000000000
000000001011110011100111000000000001000000001000000000
000000000000000000100000000000001010000000000000000000
000001000000000111100000000000000001000000001000000000
000000100000001111100000000000001000000000000000000000
000010100000000111100000000000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000001011010000000000000000000001000000001000000000
000000101100100000000000000000001010000000000000000000
000000000000010000010000000000000000000000001000000000
000100000110010000000000000000001010000000000000000000
000001000000000000000000000000000000000000001000000000
000010100000000000000000000000001000000000000000000000
.logic_tile 30 28
000010100000000111000011100011000000000000001000000000
000001000000000000000000000000100000000000000000001000
000000001110000000000000000000000000000000001000000000
000000000000000000000010010000001100000000000000000000
001000000000000001000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000100000000100000000000000000000000000000001000000000
000010000001000000000000000000001001000000000000000000
000001000010100001000111100000000000000000001000000000
000000000001010000000000000000001110000000000000000000
001000000001100000000000000000000000000000001000000000
000000000000100000000000000000001110000000000000000000
000000100001100111100000000000000001000000001000000000
000001001100000001000000000000001001000000000000000000
000010100000000000010000000000000000000000001000000000
000001000000000000000000000000001000000000000000000000
.logic_tile 31 28
000001001011010000000000000000011010000011110000000000
000010000000100000000000000000010000000011110000000000
111000001010000111100110010000001110000011110000000000
000010000110000000100011110000010000000011110000000000
000000100000100000000000000000011000000011110000000000
000001000000010000000000000000000000000011110000000101
000000000000000111000000000000011110000011110000000000
000000000000000001000010010000000000000011110000000000
000000001110000000000000001011111011000010000000000000
000010000000000000000000001001111110000000000001100000
000010100000000001000111100000001110000011110000000000
000000001011000000000100000000000000000011110000000000
000000000111110001000110100000011010000011110000000000
000000001001110000000100000000000000000011110000000000
110000100000000111000000001000011011000100100100000000
000011100001000000100000000011001001001000010010000000
.logic_tile 32 28
000000000000000011100010110001000000000000001000000000
000000000000000000000011110000101011000000000000001000
000000000000000000000000010111000001000000001000000000
000000000000000000000011010000101110000000000000000000
000000000000001011100111010101000000000000001000000000
000000000111000011100111000000101001000000000000000000
000010000000000000000111000001100000000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000000011000000010101000000000000001000000000
000000000000000000000011010000001010000000000000000000
001001000000000011000000000011000000000000001000000000
000010101100000000000000000000101000000000000000000000
000000000000000000000110100111000001000000001000000000
000000000010000011000100000000001011000000000000000000
000001000000100011100000000111100001000000001000000000
000000001010000011000000000000001100000000000000000000
.io_tile 33 28
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000011000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000000101100010000000000001000000001000000000
000000000000000000100000000000001101000000000000010000
000000000000000111100000000000000001000000001000000000
000000000000001111100000000000001011000000000000000000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101100000010000000000000000001000000000
000000000000000000100011110000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001000011110000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 2 29
000000000000000001000000000001100000000000001000000000
000000000000000000000010010000101001000000000000010000
000000100000000000000111110101000000000000001000000000
000000000000000000010110110000101101000000000000000000
000000000000000111100111110000000001000000001000000000
000000001010010000100110110000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000001100000000000000000000001011000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000010000000000001010000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001001000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
.logic_tile 3 29
000000000000110001000111110001000000000000001000000000
000000000001000000000010000000000000000000000000001000
111000000000001001100110010000000000000000001000000000
000000000000000001000010000000001001000000000000000000
000010100101010000000000000000001000000100101100100000
000000000000000000000000001011001001001000010000000000
000010100000000000000000000000001000000100101100000000
000001000000000000000000001111001101001000010000100000
001100001110000000010110010000001001000100101100000010
000000000000000000000011011011001000001000010000000000
000000000000000000000000000000001001000100101100000000
000010000000000000000000001111001000001000010000000010
000010100000000000000000010000001001000100101100000000
000000000000000000010011011011001001001000010000100000
110000000000000000000000000000001001000100101100000000
000000000000000000000000001111001001001000010000000100
.logic_tile 4 29
000000000010001001100110010000001000001100111100000010
000000000100000001000010000000001000110011000000010000
111000001110001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000100
010000001010100000000000000000001000001100111100100000
000000000001000000000000000000001001110011000000000000
000100000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
000001000000000000000000000000001001001100111100000100
000000100110000000000000000000001000110011000000000000
000000000100100000000000000000001001001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000000000010000000000001001001100111100000000
000000000000000000000000000000001001110011000000000001
110000000001010000000000000000001001001100111100000000
000000000000010000000000000000001001110011000001000000
.logic_tile 5 29
000010100000100111100111100011100000000000001000000000
000001000000000000100100000000100000000000000000001000
000000000000000000010000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001010000000010100000000000000000001000000000
000000000110000000000000000000001111000000000000000000
000000000010001101000000000000000000000000001000000000
000000000000001001000000000000001100000000000000000000
000000000000000101100000000000000000000000001000000000
000010100000000000000000000000001011000000000000000000
000001000000000000000011100000000000000000001000000000
000000100000000000000100000000001000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001010000000000000000000
001000001110000000000000000000000001000000001000000000
000000000000000000010000000000001010000000000000000000
.logic_tile 6 29
001000000000001111000111100101011001110011000000000000
000000000010010001000100000111111100000000000000000000
111010100001001001100111100000001010000011110001000000
000000000110010001000000000000000000000011110000000000
110000000110000111000000010011001111000110100000000000
110000000000000000000011000000001000000110100000000100
000000000101010000000110000000011010000011110001000000
000000000000000111000000000000010000000011110000000000
000000000000000111100000000001101001100001000000000000
000000000000000000100000000001011110000000000000000000
000110000000000000000010000000011010000011000000000000
000000000010001001000000000000011000000011000000000000
000000000011011001000010000000011010000011110000000100
000000000000101001100100000000000000000011110001000000
000100100000000111000000001000000000000000000100000000
000001000000000000100000001011000000000010000000000000
.logic_tile 7 29
000011000110000101000000010000000000000000000000000000
000011100000000000000011000000000000000000000000000000
111000000000001000000011100000000000000000000000000000
000100000000000111000100000000000000000000000000000000
010000000000000011110000011001001010101101010110000010
010000001010000101000010000001011010111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111010000000000000101011001010110110110000011
000000000010100000000000000000011100010110110000000000
000000000000001000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.ramb_tile 8 29
000000000000010000000000000000000000000000
000000001000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000010101010000000000000000000000000000000
000100000001010000010000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000111101110000000010000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100011000000000000000000000000000000
000001000100000000000000000000000000000000
000100000000000000010000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 9 29
000010000010000001100000000111111100000011110010000000
000001000100000000000011010000110000111100000000000000
111000000000000000000000000101101100000011110000000000
000000000000000000000000000000010000111100000000000000
000000000000001001100000010111001100000011110010000000
000000000001000111000011100000000000111100000000000100
000100000000000001100000000001011100000011110010000000
000100000000000000000000000000100000111100000000000000
000000000000001101000011110101001010000010000000100000
000010100010000111000110101111011010000000000000000000
000000001010001000000110100111101100101001110100000001
000000001000000101000000001011001000000000010000000000
000000000000001000000110000000000000000000000000000000
000000000000001111010000000000000000000000000000000000
110100000010000011100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 10 29
000000100000000000000000010111101000111100001000000000
000001001010001011000011110000001100111100000000010000
000000000010000101100000000001001000111100001000000000
000000000000100000000000000000101110111100000000000000
000010101000000011100000000001101000111100001000000000
000001000000010000100000000000001100111100000000000000
000000000001110000000011000001001000111100001000000000
000010100001100000000000000000001110111100000000000010
000101000000000000000111100011101000111100001000000000
000110000000000111000100000000101100111100000000000000
000000001110000000000110100101101000111100001010000000
000000000000010000000000000000101110111100000000000000
000010100110000000000000000011001000111100001000000000
000001000000000111000000000000101100111100000000000000
000010100000000000000000000101001000111100001000000000
000000001000001111000000000000001110111100000000000000
.logic_tile 11 29
000010001100011111100011110011111000000011110000000000
000001000000101001100110000000010000111100000001000000
111000100001000011100111010111101010000011110000000000
000000000000001011100010000000000000111100000011000000
000000001011000101100000000001011100000011110010000000
000000000000100101000010110000010000111100000000000000
000001001100011001000111110101101001000010000000000000
000001000000100001000010101101011010000000000000000000
000000000111001011010110000001011010000011110000000000
000000000000010101100000000000110000111100000000000000
000001000000101111000111100001111101000001000000000000
000010001110011111100000000111101000000000000001000000
000000001110001000000000001011001010100000000000000000
000000000001011011000000000001101000000000000000000000
110000000000100101100000010101101101101001110100100010
000000000001000000000011110011101111000000010000000000
.logic_tile 12 29
000000000000001101000110000101011110100000000010000010
000000000000000101100010010000101010100000000011000000
111001100000010111000111110101101000000001000000000000
000010000000101001000011111001011101000000000000000000
000100100000011001100000011101101101001111110000000000
000101001010100001000011111011101100001001010000000100
000000000010001011100000001011011111000010000000000000
000000000000000101100011101111111101000000000000000000
000001000100101011100111010001011101000001000000000000
000010000110010001100111100000001110000001000000000000
000000000000000101000010101111001101101001110100000010
000000000000001101100010000001101001000000010001000000
000100000000000000000010001111001010101001110100100000
000000001100000000000110011001101000000000010000100000
110000000000001101000110101001101101101001110100000000
000000000000000001000010100001001010000000010010100000
.logic_tile 13 29
000000000000100111000111100001001011001111110000000100
000010101100000001000111011011011011001001010000000000
111000000000101111100000001101011000000000000000000000
000000000001011011100010110101111011000110100000000001
000010100000000000000011110101001001000110100000000000
000001000000000111000011110111111110001111110000000100
000000000100001111110010100001001111111110110101000000
000000000010000111000100000000111100111110110000000000
000000001010001000000111100000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000011011000011100001111011101001110100000001
000000000000101111000000001011001000000000010001000000
000000000000000011100010000101011111101001110100100000
000010000000000000100100000011001100000000010000000000
110000000001000111010000000001011011101001110100000000
000010100110011111000000001011001101000000010001000000
.logic_tile 14 29
000000001010000000000000000111000000000000001000000000
000000000000001111000000000000001000000000000000000000
000000001101110000000011000000001000001100111000000000
000000000000100000000000000000001010110011000000100000
000000000110000111100010000000001000001100111000000000
000000000000001001000100000000001010110011000000100000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000010000000000000000111100000001000001100111000000000
000001000001001001000100000000001011110011000000100000
001000000000000111000000000000001001001100111000000000
000000001100000000000000000000001100110011000000000000
000000000001000000000000000000001000001100111000000000
000000000100100011000000000000001100110011000010000000
000000000000000000000000000000001001001100111000000010
000000000000100000000000000000001001110011000000000000
.logic_tile 15 29
000001000110000000000000010101111100010110000000000010
000000000000000000000011110000011010010110000000000000
111000000000000111000111010101101010110100010000000000
000010000100001101000011110000011011110100010000000000
110011000000010111100111100011111001001111110000000000
110010000000101111100111011001101000001001010001000000
000000000001011001010000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000001000000111101001111111000110100000000000
000010000001011111010011111011101001001111110000000000
000000000000000000000010000000001111000000110001000000
000010101110000000000011010000001111000000110000000000
000000000000000011100011000111001010110100010101000000
000000001110000000000011110000101100110100010001000000
000000000000000101000000010011011110110100010100000010
000000000000001001100011000000101101110100010000000000
.logic_tile 16 29
000000100000000000000011101011011110000110100000000000
000000000001010000000011100001001100001111110000100000
111000000000000000000000001001101110100000000000000000
000000000000001011000011101101111010000000000001000000
111000000000000111000011100000001001000000110001000000
010000000010001101000010010000011000000000110000000000
000000000001110000000010001111001010000010000000000000
000000000001011011000011000101001011000000000000000000
000000000000011111000000011011011110000110100000100000
000000001100001011000011111101001001001111110000000000
000110000000000000000110010000011101000000110010000000
000000000000000000000010010000011101000000110010000000
000010100000110111100110000000011010110000000100100000
000010001101110000100000000000001011110000000000000000
110010100010100000000110010000011111110000000100000000
000001000001010111000010010000011111110000000000000000
.logic_tile 17 29
000001000010000000000011011001111001001111110000000000
000010000000010001000011100111011010001001010000000000
111000000001001111000111101111001110000110100000000010
000000000000001011000011100101101011001111110000000000
011000100000000000000000000011011010001011100000000010
010001001100000000000010010000111000001011100000000000
000000001111001101100110001011011001000010000000000100
000000000000001011100011011111101100000000000000000000
000000000000001111000111001111001101000110100000000000
000000000000000001100010011101001111001111110000100000
000110100000000011000111000011101100001001010000000000
000101000000000000100111110000101001001001010000000000
000010000110001111000011100000011011110000000100000000
000001000000000111100100000000001001110000000000100000
110010100000100111000010010000011011110000000100000000
000000000001000000000110100000011101110000000000000000
.logic_tile 18 29
000000000000000011000000010001111011000110100000000010
000000001010000000000010000000011110000110100000000000
111011000000001101100110011111111101000110100000000000
000001000000001011000110111001001110001111110000100000
010000000101010000000111100000001101000000110010000000
110000000000000000000111110000001101000000110000000000
000010100000000000000110111111111100000110100000000000
000001000001011001000010001011001011001111110000000100
000000100001010111100000000001001111000010000000000010
000001000000100000000000001001011000000000000000000000
000001001100001000000110001011111011000010000000100000
000010100000100111000011001001111010000000000000000000
000010100010000000000000010000011011110000000100000000
000000001100000000000011110000011001110000000000000010
110000000000001111100000000000011100110000000100000010
000010000011001011100000000000011100110000000000000000
.logic_tile 19 29
000000000000101001100011100011111111000110100001000000
000000001111011111000010000001101010001111110000000000
111010100000000001100111101001011010100000010000000000
000100000010001001000100001111111111010100000000000000
110001100010000111000011101101011000100000010000000000
010000001010001001000100000001011011010100000001000000
000000000000001111100111100101011110111111100000000000
000000000100001011000111011011001001010110000000000000
000000000010000111000010000001011010111001010000000000
000000101010000101000010010000001111111001010010000000
000000100000000000000111110111011111010110110100100000
000000000000100000010110000000011000010110110000000000
000000000000001101100010000111001101010110110100100010
000000000000000111000111000000001101010110110000000000
000010000011000001000011010011011111010110110100100010
000000000000011001000011110000011011010110110010000000
.logic_tile 20 29
000000000000000111100010001001001010111111000001000000
000000000000001111100011010001111010101001000000000000
111000000001000111000110011011001110111111000000000000
000000000000100011000110011011001000101001000000000000
000001000110100111100111001101101100111111110000000000
000000100001010101100110010111001101111001010000000001
000010100000010011000111001101111001000110100001000000
000011100000101111000011101001011111001111110000000000
000000000000000011100000000111011000111111100000000000
000010000000001001000011101101101000010110000000000001
000010100000001000000011111011111000000110100000000000
000000000000000111000111101001011110001111110000000000
000000100000100001000000000001001010111111000001000000
000001000000000111100010001001101010101001000000000000
110000000000000001100000001101111101110110100110000010
000000000000101111000010000111111011111111110000000000
.logic_tile 21 29
000001000000000111000000000011100001000000001000000000
000010101010100000100000000000101100000000000000000000
000000000000001000000110010001101001001100111000000000
000000001110100111000111000000001110110011000001000000
000100000101010111100010000001001001001100111000000000
000100000000000000000000000000001011110011000000100000
000001000000000000000111100111001000001100111000000000
000000100000000000000000000000001111110011000000000001
000000000001000101100011100001101000001100111000000000
000000000000000000100000000000101111110011000000000001
000010100000100000000011100101001000001100111000000100
000010101010011001000000000000001110110011000000000000
000100001000101111000010010011001000001100111000100000
000100000000001101100010110000101011110011000000000000
000000000000000000000000000001101000001100111000000000
000001000000001011000000000000101100110011000001000000
.logic_tile 22 29
001010000000000000000110100111000001000000001000000000
000000000000000000000111100000001110000000000000000000
000000000000110111000000000101001000001100111000000000
000000101011010111100000000000001010110011000000000010
001000000000000111000011110011001001001100111000000000
000001000000001001100110110000101011110011000000000000
000100000001100000000110010001001001001100111000000000
000001001101100000000111110000101011110011000000000001
000010000010000000000011110011101001001100111000100000
000001000000100000000111110000101000110011000000000000
000000001100000000000011100111101000001100111000000000
000000000000000000000000000000101001110011000010000000
000000000000000000000000000001101000001100111000000000
000000000000001001000000000000001011110011000000000010
000011100000010011000010000011001000001100111000100000
000110000000100000000100000000101011110011000000000000
.logic_tile 23 29
000000100000010000000010000001000000000000001000000000
000001000000100000000100000000101011000000000000000000
000000101100000000000000000111001001001100111001000000
000001000000000000000000000000001010110011000000000000
000000001010000000000010000011001000001100111000000010
000000000000100000000000000000000000110011000000000000
001000000000000000000000000111101000001100111000000001
000000000000000101000000000000100000110011000000000000
000000000100000011100000000111101000001100111000000000
000001000110000000000000000000100000110011000000000010
000000000000000000000000000111001000001100111000000010
000000000000001111000000000000100000110011000000000000
000101000000000111000011100111001000001100111000000001
000010000000001111100000000000000000110011000000000000
000000000000100000000110010011101000001100111000000000
000000000001110000000110100000000000110011000000100000
.logic_tile 24 29
000010100000000000000000010000001100000011110001000000
000000000001010000000011110000000000000011110000000000
111011100110100000000000000000001011001111110000000010
000001100000000000000000000000011010001111110000000001
010000000000100111100011000000000000000000000100000001
010010000000000001100100000101000000000010000000100001
000000000000001001000000010000000000000000000100000001
000000000010101101100011100101000000000010000000000000
000100100000100111000000001000000000000000000100000100
000100000001000000000000000101000000000010000000000000
000000001110000000000111001000000000000000000100000100
000000000000000000010000001011000000000010000000000000
000000000000000001000000000000000000000000000100000000
000100000000000000100000000111000000000010000011000000
110011100000000000000000001000000000000000000100000100
000000100000000000000000001101000000000010000000000000
.ramb_tile 25 29
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001010000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
.logic_tile 26 29
000010000000000011100010010101011000101111110001000000
000010000000100111000111010011111111001001010000000000
111001100110001001100111010101011010111111100000000000
000010100000001101000111000011001001010110000000000000
010000000000000111100011111111011011111111110000000000
110000000000000000100011110001001110111001010000000110
000001001100100111000010011111111000111101010000000000
000000100111001001000011010011111011101111010000000001
000000000000000111100011100011011001111111000000000000
000000000000000001000011101001101100101001000000000000
000010000000111011100111000101111011111111100000000000
000000000001111111000100000011101110010110000000000000
000010100100001000000011100101111100000110100001000000
000000001100000111000100001011111000001111110000000000
110000000000101111010111000000000000000000000100100000
000000001010010111000100000001000000000010001000000000
.logic_tile 27 29
000000000000000111100000010000011100000011110000000000
000000000000000000100011110000000000000011110001000000
111000000000000000000110000000011100000011110001000000
000000001011010000000000000000010000000011110000000000
010001100000000001010000000000011100000011110000000000
010011100000000000100000000000010000000011110010000000
000000000000110001000000010000001010000011110000000010
000010101010110000000010110000000000000011110000000000
000000000000000000000000000000011010000011110001000000
000010000000000000000000000000010000000011110000000000
000000000000000001000111100101111110010110000001000000
000010100010000000100011000001001111111111000000000000
000010000110000000000000000000011000000011110001000000
000000000000001111000010110000010000000011110000000000
000000100001000001000000000000000000000000000100000000
000100000000000000000000000111000000000010000000000001
.logic_tile 28 29
000001001010001101100110110000000000000000001000000000
000000000000000101000010100000001000000000000000010000
000000000100001000000000000000000001000000001000000000
000000001100000101000000000000001011000000000000000000
000000000010100000000000000000000001000000001000000000
000000000000011011000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001101000000000000000000
000001000001010000000000000011000000000000001000000000
000100000000100000000011110000001010000000000000000000
000000100001010000000000000000000000000000001000000000
000000001010000000000000000000001001000000000000000000
000000000100000000010000000000000000000000001000000000
000010100000000000000000000000001000000000000000000000
.logic_tile 29 29
000000000001010000000011010000000000000000001000000000
000000000000100000000111000000001001000000000000010000
000010000100001000000000000000000001000000001000000000
000010000000001101010000000000001010000000000000000000
000100000000000000000000000000000001000000001000000000
000100000000000000000000000000001000000000000000000000
000001000100001000000000000000000001000000001000000000
000010000000001011000011000000001100000000000000000000
000000000001011000000000000000000000000000001000000000
000000000000101101000000000000001100000000000000000000
000000001010000111000000000000000000000000001000000000
000100000000001111000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000010000000000000000001100000000000000000000
000000000100000000010000000000000001000000001000000000
000000000000010000000000000000001011000000000000000000
.logic_tile 30 29
000000000100001000000110000000000000000000001000000000
000000000000001001000100000000001010000000000000010000
000000000000000001100000010000000001000000001000000000
000000000100010000100010010000001100000000000000000000
000000000000000001100011000000000001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000010000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000001000000111000000000000000000000000001000000000
000100000000000000000000000000001000000000000000000000
000001000010100111100000000000000000000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
.logic_tile 31 29
000000000000000101000010100001000000000000001000000000
000000001010000101000000000000000000000000000000001000
000000000000000101000000000000000001000000001000000000
000010000000000011000010100000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010000000000000000000000000000001000000001000000000
000000000000010000000000000000001000000000000000000000
000000000001110000000000000000000000000000001000000000
000010100000000000000000000000001000000000000000000000
000000001100000101100000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000
000010100000000000000000000000000001000000001000000000
000001001100000111000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000010000000000001110000000000000000000
.logic_tile 32 29
000010000000000000000000000101000000000000001000000000
000001001110000000010000000000001110000000000000010000
000000000000000111100000000111100001000000001000000000
000000000000000000100000000000101111000000000000000000
000000000000011000000000000000000001000000001000000000
000000000000101011010000000000001101000000000000000000
000000000000000000000011000000000001000000001000000000
000000000110000000000000000000001100000000000000000000
000000000000001000000110000000000000000000001000000000
000000000000001001000100000000001100000000000000000000
000000000100000001100000010000000000000000001000000000
000000000000000000100010010000001101000000000000000000
000000000000000001100000000000000001000000001000000000
000000000100000000100000000000001011000000000000000000
000000000001000000000011110000000001000000001000000000
000000000000100000000011010000001000000000000000000000
.io_tile 33 29
000000000000100000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000001000
000000000000000000
000000000000000000
010000000000001001
000000000000000000
000000000000000000
001000000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000000101100000000000000001000000001000000000
000000000000000000100010000000001100000000000000010000
000000000000000101100011000000000000000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000111110000001011000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001000000000000000000000000000000001000000000
000000000001010000000000000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 2 30
000001000001010000000000000000000001000000001000000000
000000000000000000000011110000001001000000000000010000
000100000000001000000111100000000000000000001000000000
000100000000001101000011110000001011000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000001101000010110000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000010000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001010000000000000000000
000001000000000000000000000000000001000000001000000000
000010100000000000000000000000001000000000000000000000
000001000000000000000000000000000001000000001000000000
000010000000000000000000000000001001000000000000000000
.logic_tile 3 30
000010000000001001110110011000001000000100101100000100
000000000000000001000010001101001000001000010000010000
111000000000001001100011111000001000000100101100000000
000000100000000001000010001001001000001000010010000000
000010000000010000000000001000001000000100101100100000
000000000000100000000000001101001001001000010000000000
000000000000100000000011101000001000000100101100000010
000000000000010000000000001001001001001000010000000000
000000000000000000000000001000001001000100101100000000
000000000100000000000000001101001000001000010000000010
000000000000000000000110001000001001000100101100000000
000000000000000000000000001001001000001000010000100000
000000000000000000000000001000001001000100101100000100
000000000000000000000000001101001001001000010000000000
110000000000000000000000001000001001000100101100000010
000000000000000000000000001001001101001000010000000000
.logic_tile 4 30
000000001000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000110000
111000000000001001100110010000001000001100111100000100
000000000000000001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000001
110000000000000000000000000000001001001100110100100000
000000000000000000000000000000001001110011000000000000
.logic_tile 5 30
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
000001000000100000000000010000000000000000001000000000
000000100000000000000010010000001100000000000000000000
000000001010000001000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000010000000000000000000000001000000000
000000000000000000010000000000001101000000000000000000
000000000000010101100110110000000001000000001000000000
000100000001110000010010100000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000101000000000000000000000000000001000000000
000000000001010101000000000000001101000000000000000000
000000000000001000000111100000000001000000001000000000
000000000000001101000000000000001110000000000000000000
.logic_tile 6 30
000000000000000000000111100000011110000011110001000000
000000000000000000000110000000010000000011110000000000
111000000000100000000000000000001100000011110001000000
000000000000000000000000000000010000000011110000000000
110000000000100000000000000000001000000011110001000000
110000001011000000000000000000010000000011110000000000
000000000001000000000000000000001000000011110001000000
000000000000000000000000000000010000000011110000000000
000000000000000000000011110111001111000001000100000000
000000000000000111000011100111101100000000000010000000
000000000000000001000000000000000000000000000000000000
000010000000000111000011010000000000000000000000000000
000000000011000001010111010000000000000000000000000000
000000100000000111000011010000000000000000000000000000
110000000000000000000000000011101101000000010100000000
000000000000000000000011001011101100000000000010000000
.logic_tile 7 30
000000000000000000000011100000000000000000000000000000
000001000000100000010000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000010000111001010000001000101000000
100000000000000000000111101011111011000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
.ramt_tile 8 30
000010100001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010100010000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000010100000010000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 9 30
000000001100000001000111001001001110000010000000100000
000000000000001011000010011101011000000000000000000000
111000000000001101100000010011101100000011110000000001
000001000000001011100011010000110000111100000000000100
110000001010100111100111000001111111000000010110000000
100000000001000000100011100000001000000000010000000100
000000000000000000000111010001111111000001000110000100
000001000000000000000111011101011101000000000000000000
000000000111000001000000010000000000000000000110000000
000000000010000000100010100101000000000010000000000000
000001000000000000000010010001011111000000010100000000
000000000000000000000111111001111000000000000000000010
000010100001010000000000011001101100101001010100100000
000001000001000000000011001001001011110110100000000010
000000000000000000000010001000000000000000000100000010
000000000000001001000100001101000000000010000000000010
.logic_tile 10 30
000100100000000000000111100011101001111100001001000000
000101000000000000000011100000001110111100000000010000
000010000000000000000000000011001000111100001000000000
000000000000000000000000000000001101111100000000000000
000010100000000000000000000001001001111100001000000000
000000000001000000000000000000101110111100000000000000
000000000000000011000000000101101000111100001000000000
000000000000000000000000000000001101111100000010000000
000000000000010111010111000111101001111100001000000000
000000001010100111100100000000001110111100000000000000
000000000000000101100000010011101000111100001000000000
000000001100000000000010100000101101111100000000000010
000000101000000000000000000011001001111100001000000000
000000100000000000000000000000001110111100000000000000
000010100000001011110000000001001000111100001000000000
000001000001000101000000000000101101111100000000000000
.logic_tile 11 30
000001000000101000000011000111111010000011110000100000
000110100001010001000000000000000000111100000000000000
111000101010001001100111010001101010000011110000000000
000000000000001011000111000000010000111100000000000100
000000000000101001100111000001101000000011110000000000
000000000011001001000100000000010000111100000000000000
000000000000001000000111000000011010000011000100000011
000000000000000101000111100000011101000011000000000000
000000001010100000000110001011101010101001110100100000
000000101001000111010000001011001000000000010000000000
000000000110000111000110001001101100101001110100000000
000010000000000000100011001111101111000000010000100000
000000000000000000010110011101101010101001110100000000
000010100000000000000010001011101010000000010000100010
110000000000001000010000001000001111000100100100100100
000000000000000001000011001001011101001000010000000000
.logic_tile 12 30
000000000000010101000010111001001110000010000000100000
000000000000101001100111111101101110000000000000000000
111010101110101011100000000101101011000010000000000000
000000000001010111100000000001011000000000000000000000
010000000000000000010011000011111011110100010100000010
010000000000001111010111010000111111110100010000000100
000000000000101101000010110111111000110100010100000010
000000000000001101110111100000001100110100010001000000
000001000000001111000000010011101010110100010101000010
000010001000010111100011010000111000110100010000000000
000000000000110000000010000111101101110100010100000010
000000000000010000000100000000001010110100010000100000
000001101011010011100000000011101010110100010100000000
000001000000101001100000000000101101110100010000100000
000000000001010001000111000000000000000000000101000110
000000000000100000000100000000000000000010000000000000
.logic_tile 13 30
000000001000000011100111101001011101001111110000000000
000000000010001101100000000001001110001001010010000000
111000100000010000000111100001111100110110100011000010
000000000000101111000110000000111110110110100000000000
000101000000000000000000000000000000000000000000000000
000110100000000000000011010000000000000000000000000000
000000000000001000000111101111001101000110100000000000
000000001100000001000111001111011011001111110001000000
000000000111001000000111100101001100000011110000000000
000000000000001001000111110000110000111100000000000000
110000000000000111000010001011101101101001110100100000
100000001000001001100111111001001010000000010000000000
000000000000011111100000001111011100101001110110000000
000000001000110111000010011101111000000000010000000000
110000000000000101000010001111101100101001110100000000
000000000000000000100110011001101001000000010001000000
.logic_tile 14 30
000001000000000000000011000000001001001100111000000000
000010000001000001000000000000001011110011000000010010
000000001010010000000000000000001000001100111000100000
000001000000000000000000000000001100110011000000000000
000000000000010001100000000000001000001100111000000000
000001000110100000100000000000001000110011000000000001
000000001110000000000110100000001000001100111000000000
000000000000000000000100000000001110110011000001000000
000010000001010111000000000000001001001100111010000000
000000000000000000100000000000001101110011000000000000
000000000111110000000000000000001000001100111000000000
000000000001010000000011110000001001110011000000000000
000000000000000000000000000000001000001100111000000001
000010001100101001000000000000001010110011000000000000
000000000000000000000000000000001001001100111000100000
000000000000001011000000000000001110110011000000000000
.logic_tile 15 30
000011000000001111110000001001001010000110100000000000
000001100000000001000000001001001011001111110000000000
111010100100000000000111000001011011000000010000000001
000000001100000000000111010000001101000000010000000000
110000100010001000000110001001001010000110100000000100
010000000001001011000000000111001100001111110000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000111000000000010001001000000
000000000001110000000000010000000000000000000100000000
000000000001100001000011111111000000000010001000000001
000000000000000000000011001000000000000000000100100000
000000000000000000000000001001000000000010001000000000
001000000000000000000111001000000000000000000100000000
000000100000010000000110001111000000000010001000000001
110000000001100111100011100000000000000000000100000010
000000000001011001100100001111000000000010001001000000
.logic_tile 16 30
000001000000100000000110101101111000000010000000000000
000000000110010000000010110001111001000000000000000000
111000001000000111100010100000011010000000110000000000
000000000000001101100010010000001011000000110001000000
110000000000001111100111100101011000000110100000000000
110000000000011111100110110011001011001111110000000100
000000000000010101100000011011101111000110100000000010
000001000001110111000011101001001010001111110000000000
000001000001001000000011101111111001001111110000000010
000000001000000011000000001001101101001001010000000000
000000000000011101100000011101011110100000000000000010
000000001000100011000010100011001101010110100000000000
000010000011000011100010000000001001000000110000000000
000001001010110000100100000000011000000000110000000011
110100000000001111100110010000011111110000000100000000
000100000000001111000011100000011110110000000000000001
.logic_tile 17 30
000010100001000000000011100011101011110100010000000001
000000000000101001000111010000111111110100010000000000
111100000000100011100110111001111010100000010001000000
000000000001010000000011011011111111010100000000000000
010000000000011000000000000011101011110100010000000001
010000000000001101000010010000101011110100010000000000
000010100111011111100111000001111010100000010000000000
000001001000001111000000001011111111010100000000000100
000001100010000000000111101001111000010110100000000000
000001000000001011000000001011101000101001000000000010
000000100000000000000110111111111010000110100000000000
000100000001010000000111011001001001001111110000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000011000011000000000010001000000000
110101000101000011100011001000000000000000000100000000
000100000000100000000000000101000000000010001010000000
.logic_tile 18 30
000000100001010000000000011011111000000010000000000000
000001001010000000000011111011101001000000000001000000
111000000000000001100110110000011001000000110000000110
000000000000000000000010100000011000000000110000000000
110000000000000000000000001011101111000110100000000010
110000000000000000000000001011011110001111110000000000
000000101100110001100110010000001101000000110000000001
000001101110011011000010100000011010000000110000000000
000000001110000000000000000000011001000000110000000000
000000000000010000000011110000011011000000110000000010
000000000000000001000110010000011011110000000100000000
000000000010000000100010000000001011110000000000000000
000100000000000000000111110000011010110000000100100000
000100100010000000000011100000001101110000000000000000
110010000000000101100000000000011011110000000100000000
000000001000000000100000000000011001110000000000000000
.logic_tile 19 30
000000000001000111100010100011111101000110100000000010
000000000010001001100011100101011001001111110000000000
111000000010001111100110010000011010001111110000000010
000000000000001101000011110000001101001111110000000000
110101001001010111100000011001001001111111000000000000
110110100000100001000011011101011101101001000000000000
000000000001000111100011100001011000000110100000000000
000010000000001001100100000101001100001111110000000000
000000000000001001000110010111111110110100010000100000
000001000000001111100010000000101001110100010000000000
000001000000000111000111100111101101000110100000100000
000000100000000011000111101101001000001111110000000000
000000000000000011100010000111111010110100010000100000
000000000000000000000000000000101110110100010000000000
000000101110000111000000000011011101010110110101000000
000000000000001111000010010000101001010110110000000000
.logic_tile 20 30
000000000001010111100010011111101010111111000000000000
000001000000001001100010111101001010101001000000000000
111000000100010101100111111011101110111111000000000010
000000000000101111100110001111011000101001000000000000
011000000001000111100011100111111010111111000000000000
110000001110100011100000001001001010101001000000000000
000010000000001101100111110001011011111111100000000000
000000001110000001100010110111001001010110000000000000
000010000000010000000000011011111001111111100000000000
000001000000001001000010001111001000010110000000000000
000000001001010111100111100011011011111111100000000000
000000000000101111010100000111001101010110000000000000
000100000001010000000110000111001001010110110100100010
000100000000100111000011010000111001010110110010000000
000001000001010111100111010011011111010110110101000000
000010100000001111100111110000101011010110110000000000
.logic_tile 21 30
000000000000001000000000010011101001001100111000000001
000000000010001111000011100000101111110011000000010000
000000001110000111100000000001001000001100111010000000
000000101100000000100000000000101111110011000000000000
000000100000000000000000000101101001001100111000000000
000001000000100000000000000000001101110011000000100000
000001000010100000000000000011001000001100111000000000
000010101100010011000000000000101100110011000000000100
000000000000000011000000010111001000001100111000000000
000000000000001011000011100000001100110011000001000000
000000000000000001000011000111001001001100111000000000
000000001100010000000010000000001000110011000000000100
000000000001000001000000000111101000001100111000000000
000100000000001111100011000000001000110011000000100000
000100001001000111010010000111101001001100111000000000
000000100001001001100000000000001100110011000001000000
.logic_tile 22 30
000010100000000111100111100001001001001100111000000000
000000000010000000000011000000001111110011000010010000
000001000000100011000111000001101001001100111000000001
000000100000010111000100000000001001110011000000000000
000100000001000000000000010001001001001100111000000000
000110100001010000000011010000101010110011000010000000
000000001010001111000000000011101000001100111010000000
000010100000001011000000000000001011110011000000000000
000100000000001000000000000001101000001100111000100000
000100001000001011000000000000001100110011000000000000
000000000000001011010000000011101000001100111000000100
000000000000000111100011010000101110110011000000000000
000000000000001000000000000011101001001100111000000010
000000000000000111000000000000001110110011000000000000
000000001000000111000011000001001001001100111001000000
000000000000000000100100000000101010110011000000000000
.logic_tile 23 30
000000000001000111100110000001001000001100111000000000
000010100010101011000100000000100000110011000000010001
000001000000100011100000000001001000001100111000000010
000010100001000000000000000000000000110011000000000000
000000000000000000000111100001101000001100111000000100
000000001100000000000000000000000000110011000000000000
000000000000010000000000000111101000001100111000000010
000000000001110000000000000000000000110011000000000000
000000000000000000000000000011101000001100111000000001
000000000000000000000000000000000000110011000000000000
000001000001010001000000000111101000001100111001000000
000000100001100000100000000000100000110011000000000000
000010101100000000000000000001001000001100111000000000
000001000000000000000000000000000000110011000010000000
000000000010000101100011000101001000001100111000000000
000010100000000000100000000000100000110011000000000001
.logic_tile 24 30
000100000000000000000000010111111001111111100000000000
000100000000000001000010110011101000010110000000000000
111011000000001011000111001011111010100000010000000000
000010100000101011000100001001001111010100000000000000
110000001100001001100000010000001010000011110000000010
110100000000001101000011100000000000000011110000000000
000000001010110001010000010011111010100000010000000000
000000000000100000100010000011001111010100000010000000
000000000000010111000000000111111000111111100000100000
000000000000000111000000000011001000010110000000000000
000000000001010011000000000101001111111111110000100000
000000000000110001000000001101001100111001010000000000
000000000000000111000010000000011010110000000100000000
000100000000000000100111100000011001110000000011000000
110010000110001000000000000000000000000000000000000000
000000000000001011000011000000000000000000000000000000
.ramt_tile 25 30
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000010000000000000000000000000000000
000010100111000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010010000000000000000000000000000
000100000001110000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010100101000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 30
000001000000000111100010000001111010111001010010000000
000000100010000000100100000000011110111001010000000000
111000000001010101110110010001101100000110100000000000
000000001100100000100010000000101111000110100001000000
110010000000001101000000010111111010111001010000000000
110001000000010111000011010000111100111001010000000001
000000000000000111100011010011111101111111000000000000
000000000110100000000111101101101100101001000000000000
000010100000000000000000001011101011111111100000000000
000000000000100101000000000101101011010110000000000000
000010101110101111100010010011101011111111000000000000
000001000000010001000011001001101100101001000000000000
000000100000000111100011110111111001000000010000000000
000000001110000000000111000000011110000000010000000000
110000001010001011110000000000000000000000000101000000
000000101101010111100011110001000000000010001000000000
.logic_tile 27 30
000010100111010000000010000000001000000011110001000000
000001000000100000000000000000010000000011110000000000
111000000000100101100110010000011110000011110000000000
000100000001010000000010000000010000000011110010000000
110011000000100000000110110000011100000011110000000000
110011000000000000000010110000010000000011110010000000
001011000000000001000000000000011010000011110010000000
000011000001010000000000000000000000000011110000000000
000010000000000011100000000000011100000011110000000000
000100001000000000100000000000000000000011110000000010
001000000000001001000011100011101110010110110101000010
000010100001011001000100000000001011010110110000000000
000000000000000011100010000001101101010110110100000010
000000000000000000100000000000001001010110110010000000
000001000000100000000011100101001111010110110100000010
000000100001000000000000000000101001010110110010000000
.logic_tile 28 30
000000000001010011100000010000000000000000001000000000
000010100000000000100010100000001001000000000000010000
000000000000100000000010000000000001000000001000000000
000000000100010000000100000000001001000000000000000000
000001000000001101100110100000000000000000001000000000
000010100000000101000000000000001011000000000000000000
000000000000000001000000000000000000000000001000000000
000010000000010000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000001110100001000000000000000000000000001000000000
000000000001000000000000000000001000000000000000000000
000100001100000000000000000000000000000000001000000000
000100000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000100000000000000000000000000001100000000000000000000
.logic_tile 29 30
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000000000001000000001000000000
000101000000000000010000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000010000000000001101000000000000000000
000011100010000011110000010000000001000000001000000000
000000100000100011000011100000001010000000000000000000
000000100001000000000000000000000001000000001000000000
000101000000100000000011110000001010000000000000000000
000011100010000101100111010000000001000000001000000000
000001100000011111100011110000001011000000000000000000
001000000000000000000000000000000000000000001000000000
000001001010000000000000000000001101000000000000000000
000001000000000000000000000000000001000000001000000000
000010100000000000000000000000001100000000000000000000
.logic_tile 30 30
000010100000000000000010000000000001000000001000000000
000001001000000000000010000000001100000000000000010000
000000000000000000000000000000000000000000001000000000
000000000001000000000000000000001101000000000000000000
000000100000000000000010000000000000000000001000000000
000001000110000000000000000000001011000000000000000000
000000000010000000000000000000000000000000001000000000
000000001010000000000000000000001111000000000000000000
001000000000000000000111100000000000000000001000000000
000000000110000000010100000000001001000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000001000011110000001110000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000001001000011010000001101000000000000000000
000001101111010000000000000000000000000000001000000000
000001100000000000000000000000001001000000000000000000
.logic_tile 31 30
000011000000000011100000000000000001000000001000000000
000010000000000000000000000000001000000000000000010000
000001100000001000000000000000000000000000001000000000
000001001000001011000000000000001000000000000000000000
000000000000010001010111000000000000000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000111000000000000000000001000000000
000000101110010011000100000000001100000000000000000000
000000000010000011000000000000000001000000001000000000
000010000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000001000000000010000010000000001000000001000000000
000010000000000000000010110000001111000000000000000000
.logic_tile 32 30
000000100110000000000111110000000001000000001000000000
000000000000000000000111000000001010000000000000010000
000000000001000111100111010000000000000000001000000000
000001000000100000100011010000001001000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000011100000000000000001000000001000000000
000000000000000000100011100000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
.io_tile 33 30
000000000000000000
000000000001101000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000010000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000100000000000011100111100000000000000000001000000000
000100000000001111100011110000001000000000000000010000
000000000000000000000000000000000000000000001000000000
000000001010001001000000000000001000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000001011100000000000000000000000001000000000
000000000000001111100000000000001001000000000000000000
001000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000010101110000000000000000000001010000000000000000000
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 2 31
001000000000000000010011000000000001000000001000000000
000001000010000000000100000000001010000000000000010000
000000000100000111100000000000000001000000001000000000
000000001100000000100000000000001010000000000000000000
000000100000010000000000000000000001000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000101111100111110000000001000000001000000000
000000000000011111000011110000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000000001000000001000000000
000000001010000011000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 3 31
000000000000001001100110010000001000000100101100000010
000000000001010001000011011001001000001000010000010000
111011000000001001110110010000001000000100101100000100
000010001010000001010010001101001000001000010000000000
000000000000000000000000010000001000000100101100000000
000000000010000000000011011001001101001000010000100000
000000000000000000000000000000001000000100101100000000
000000000000000000000000001101001001001000010000000100
000000000000000000000000010000001001000100101100000000
000010000110000000000010001001001000001000010000000000
000000000000000000000000000000001001000100101100000100
000000000000000000000000001101001000001000010000000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000001001001001001000010010000000
110000000000000000000000000000001001000100101100000000
000000000000000000000000001101001001001000010010000000
.logic_tile 4 31
000000000000000000000110000001100000000000001000000000
000000001000100000000011100000100000000000000000001000
111000000000001101000010110000000001000000001000000000
000000000000000001100111100000001000000000000000000000
010000000110000000000000001000001000000100101100000000
010000000000000000000000001001001101001000010000100000
000000000000000000000000011000001000000100101110100000
000000000000000000000011101101001001001000010000000000
001000000000000000000000011000001001000100101110000000
000000000000000000000010001001001000001000010000000001
000000000010000001100110011000001001000100101110000000
000000000100000000000010001101001100001000010000000010
000000000000000000000000001000001001000100101100000000
000000000000000000000000001001001101001000010000000010
110000000000000000000000001000001001000100101100000000
000000000000000000000000001101001101001000010000000010
.logic_tile 5 31
000000001010000000000111000000000000000000001000000000
000000000000000001000000000000001101000000000000010000
000000001010000000000000010000000000000000001000000000
000110000000010000000011010000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000011000000000000000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000010000000011000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001101000000000000001001000000000000000000
000000001000000000000000000000000000000000001000000000
000000000000010011000000000000001110000000000000000000
.logic_tile 6 31
000000000000000000000110000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
111000000000001111000110000000000000000000000000000000
000000000000001011010000000000000000000000000000000000
000000000000000011100000000011111010000000000000000000
000000000000000000000000000011001010000010000000000000
000000000000001000000000000000011101000000110000000001
000000000000001011000000000000001000000000110001000000
001000001100000000000000010000011101000000110000000000
000000000000001101000010000000001000000000110000000000
000000000000001001100000000000011101000011000100000000
000000000001010001010000000000001000000011000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000010000000000000000001001101000000110110000000
000000000000000000000000001001111001010110111000000000
.logic_tile 7 31
000001001100000000000010010000001010110000000100000000
000000100001010000000011110000011011110000000001000000
111000000000000111100000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000100000100011100010010000000000000000000000000000
010000000010010000000111100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101000100000000110000000
000000000000000001000000001011011110000000000000000001
000000000000000111100000000000001100110000000100000000
000000000000000000100010000000001011110000000000000010
000100000000000111100000001011111000000000010100000000
000100000000000000000000001011001110000000000000000010
110000000000000000000000000101011010000000010100000000
000000000000000000000000000000001001000000010000000001
.ramb_tile 8 31
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000100000001000000010000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001010000000010000000000000000000000
001001000000000000000000000000000000000000
000010001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 31
000010100001011001000000000000000000000000000000000000
000011000000101111100010000000000000000000000000000000
111000000000000000000000000001011010000010000000000100
000000000000000000000000000000111000000010000001000000
110000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001011010000000100000000000000000000000000000000
000010100000000111000000000001001100100000000100000010
000001001110000000100000000000001000100000000000000001
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 10 31
000001000000000000000000000101001000111100001000000000
000010100010000111000011010000001000111100000000010001
000000000110001000010000000101101001111100001000000000
000100001110000111000000000000101011111100000000000010
000000000000001000010110100011101000111100001000000000
000000001110001111000111000000001000111100000000000010
000000000000000000000011100101001001111100001001000000
000000000001001111000111100000101011111100000000000000
000000000000000000010000000101101000111100001010000000
000000001110000000000000000000001000111100000000000000
000000000000000001000000000001101001111100001000000000
000000000000000000100000000000001011111100000000000000
000000000001110000000000000101001000111100001000000000
000001001111110000000000000000101000111100000000000000
001000001010000000000000000001001000000011110000000000
000000000000000000000000000000100000111100000010000000
.logic_tile 11 31
000000000010010011100000010011011100000011110000000000
000000100000100000100011110000010000111100000000000000
111000000000010000000011100001001010000011110000000000
000000000000101001000000000000110000111100000010000000
110000000000101000000111000011011010000011110000000000
110000000001000001000000000000110000111100000000000000
001000000000000001110000010001111110000011110001000000
000000000000000000010010100000000000111100000000000000
000001000000101101100110111101011001000010000000000000
000000000000000011000011110101011101000000000000100000
000110100100001101100110010011101110000011110000000000
000100000000000101010110000000000000111100000000000000
000000000001010011100111100011111110000011110000000000
000000000110100000100100000000010000111100000000000000
000000000000000111100000010011001100010110110100000010
000000000000000000000010010000101000010110110010000000
.logic_tile 12 31
000100000000000001000000010111111000000000000000000000
000100000000001001100010101111101001000010000000000000
111010000000001111100000001001011100101001110100000000
010001000100010111100000000011001010000000010001000000
000000100110001111000110111011011111101001110100000000
000001000000000101100010100111001000000000010001100000
000000000000000101100000011011111100101001110101000000
000000000000000000000010100011101011000000010000000100
000000000000010111010000001001011111101001110100000000
000000000000000000100000000111001010000000010001000010
000000001011000111000000001111011101101001110100000100
000000000010000011000011100011001011000000010000000000
000000001110010001000111101111011110101001110110000101
000000100000000001100000000111001011000000010000000100
110000000101010111000000011101011101101001110100100000
000000000000100011000011100011001111000000010000000010
.logic_tile 13 31
001000000010100000000110000101111100000011110000000000
000010000001010011000011110000100000111100000000000000
111100100000000000000000010011011111000010000000000000
000100000001010000000011101001001010000000000000000000
110001100001011001100111100101001110000001000001000000
010011001110000101000111110101011111000000000000000000
000000000000000011000000000001011010000011110001000000
000000000000000101100010100000000000111100000000000000
000000000000001000000110100101001100110100010101000000
000000000000000001000011100000111011110100010001000000
000000000111010111000111010001011111110100010100000000
000010100000100000100110100000111111110100010010000000
000000000000000000010111100101001111110100010100100000
000000000000001001000111110000101001110100010001000000
000011000000000111110110100001011101110100010100100000
000011100000000000000010000000111101110100010000000001
.logic_tile 14 31
000000100000001111100000000000001001001100111000000000
000000000000000111000000000000001111110011000000010100
000010101000000000000000000000001000001100111001000000
010001000001010000000000000000001000110011000000000000
000000000001010000000000000000001001001100111000000000
000000100000000000010011110000001010110011000000100000
000100000001010111100011100000001000001100111000000000
000100000100100000000000000000001111110011000000000000
001000000000000000000000000000001000001100111000000100
000000000100000000000000000000001000110011000000000000
000000000110100011000000000000001001001100111000000000
000000000110000000000000000000001100110011000000100000
000000000010000000000000010000001001001100111000000000
000100000000000000000010110000001011110011000000000000
000010000000000000000110100000001000001100111000000000
000000000000000000000100000000001011110011000000000000
.logic_tile 15 31
000000000000000011100111000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
111000000000000000010000000000001010110000000100000010
000000000000000000000000000000001001110000000000100000
110000001110000001100110000000000000000000000000000000
110110000110000000000000000000000000000000000000000000
000000000000010000000000000000001010110000000110100000
000000001000100000000000000000011000110000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000101000000000000000011100000000000000000000000000000
000110001010000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 31
001001000111010000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
111000001010000000000111100101011001000110100000000100
000000000010000111000100001111001001001111110000000000
010000001000000111000000010000001111110000000100000000
010000000000000000000011110000011110110000000000000000
000000000000001000000000000000001110110000000110000000
000000100000000001000000000000011011110000000000000001
000000000101010000000000000000011011110000000100000000
000000001110100000000000000000001101110000000000000000
000010100000000000000000010000000000000000000000000000
000000100001000000000011010000000000000000000000000000
000010100000000000000110010000000000000000000000000000
000000101100000000000010000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
.logic_tile 17 31
000000000000000111100010010000000000000000000000000000
000000000000000111000111110000000000000000000000000000
111010000000000101100111101001011100000110100000000010
000001001000000000100011011111001000001111110000000000
000001001100000000000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000100000001111110000000101111101001111110000000000
000000000000000101000000001111001001001001010000000000
000000000000000111100011100011001001101001110100100000
000000000000001001000011011001111001000000010000100000
000001000000010000000000000111001100101001110100000010
000010100000101111000000001101101100000000010000000010
000100000000000000000010000111011010111111110100000011
000000000000001001000011111101001000111001010000000000
110000000000000011100000010011011111111111100110000000
000000000000000000000011110000101000111111100000000000
.logic_tile 18 31
000000000001001111000010000000011001000000110000000100
000000000000001111100100000000001101000000110000000010
111100001001110001100010101101011000000110100000000000
000100000111000000000010011111011011001111110000000010
110000000000001001000000010000000000000000000000000000
010000100000010111100011110000000000000000000000000000
000000000010000101010000001101011000000110100000000001
000000000000000000000010011001011010001111110000000000
000000000000000000010000001001011010000110100000000000
000000000100000000000011100101111000001111110000000001
000000001010100000000000010000000000000000000100000000
000000100000000000000011110001000000000010001001000001
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
.logic_tile 19 31
000000100100000000000010000111011011111111000000000000
000000000000000000000010000101101100101001000001000000
000010000000000000000111000000000000000000000000000000
000000000000011111000111010000000000000000000000000000
000001000000000101110000000111011101111111100000000000
000010000000001111100000001001011011010110000010000000
000000000000001001110111101011011001111111000000000000
000000000000000001110000001001101110101001000000100000
000000000111010011100000010011011101111111100000000000
000010000110000000100011101001011001010110000000000000
000000000000000000000010000000001110000011110001000000
000000000000010111000100000000010000000011110000000000
000010100000000001000011110001011100111111100000000000
000000000001010111100111101001111110010110000000000000
000000001001000000010000000011011011111111000000000000
000000000000000111000000000101101110101001000001000000
.logic_tile 20 31
000001000001000000000111110101111100111111100000000000
000010001000100001000111011011011000010110000000000000
111000000000100001100110001111111110111111100000000100
000000001000010000000011001101011010010110000000000000
010000000000001000000110011011001110111111000000000000
010000001000000111000010000101101110101001000000000000
000000000000100111100111101111011010111111000000000000
000010100000010011100010010111111001101001000000000000
000011000000000000000111111011001110111111000000000100
000000000000000111000111001001111110101001000000000000
000110100000100001000111000011011101010110110100000000
000110100000010111100110000000011000010110110010000000
000010100000001111100111110101011101010110110101000100
000000001110000001100110110000101100010110110000000000
000000000001000111100111000101011101010110110110000010
000000000000100001000100000000111001010110110000000000
.logic_tile 21 31
000000000000000000000111110101001000001100111010000000
000000000000001001000010110000101101110011000000010000
000001000000000000000000000001001001001100111000000000
000010000000000000000011110000001011110011000001000000
000110000000000000000000000111101000001100111000000000
000110000000000000000011000000001110110011000000000001
000100100000100111100000000011101001001100111010000000
000000001001001011100010000000001100110011000000000000
001000000001000111000010000101101000001100111000000000
000000000000000000000011010000001111110011000000000001
000001101100011111100011101101101000100001001000000000
000001100000101011000100001011001101000100100000000001
000100000000000101100010000001001001001100111000000100
000100001000000000100000000000101001110011000000000000
000001101100001000000000000001001000001100111000100000
000000001110001101000000000000101100110011000000000000
.logic_tile 22 31
000000101010000111100111010101001001001100111000000001
000000000100000000000110110000101000110011000000010000
000011001011011000000000000011101001001100111010000000
000011001110100111000000000000001110110011000000000000
000000000000000111000011100101001000001100111000000000
000000000000000011110011000000001001110011000000000010
000000000000000000000111100111001000001100111000000000
000000001110000111000000000000101000110011000000000001
000000000000000000000000010101101000001100111001000000
000001001010000000000011100000001011110011000000000000
000000000000100000000011100011001000001100111000100000
000000000001000001000100000000101001110011000000000000
000110100000100000000111000011101001001100111001000000
000101000001011001000000000000101011110011000000000000
000000000001000000000000000101001000001100111001000000
000010000001010001000000000000001110110011000000000000
.logic_tile 23 31
000000000000100000000000000111001000001100111000000000
000000001000010000000000000000000000110011000010010000
000001000000101000000000000001101000001100111000000000
000110100100010011000000000000000000110011000001000000
000010000110100000000000000111101000001100111000000000
000000000001000000000000000000000000110011000001000000
000000000000000000000011010011001000001100111000000000
000000001111010000000010110000000000110011000000100000
000000000001001000000010000011001000001100111001000000
000000001110001101000000000000100000110011000000000000
000010000000110000000000000111101000001100111000000000
000100000000110000000000000000100000110011000000000001
000010100000000000000000000101101000001100111000000000
000001001010001001000000000000100000110011000000000010
001000000000000000000110100101101000001100111000000100
000000000010001001000000000000100000110011000000000000
.logic_tile 24 31
000001000110000111100000010000000000000000000000000000
000010000001010011100011100000000000000000000000000000
111100000001001000000111000000011010000011110010000000
000101001111111101000100000000000000000011110000000000
110010000000000111100000000101011010111111000000000000
010010000000000101100010000001111010101001000000000000
000010101011010011000110011011111111111111100010000000
000001000000100000100010000011011001010110000000000000
000001000001100000000000001101001010111111000000000000
000000100001110001000010010001101010101001000000000000
000000001100100011100111000011001000111111000000000000
000101000001010011000100001111011000101001000000000000
000000000000000000000000011111111101111111100000000000
000001000000001001000011110111011011010110000000000000
110000000000000011100111000000000000000000000100000000
000000001010001001000100000111000000000010000001000000
.ramb_tile 25 31
000010100001000000000000000000000000000000
000100000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000001011000000010000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000001111000000000000000000000000000000
000000001100100000010000000000000000000000
000000100001000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000010000000000000000000000
000010101111010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
.logic_tile 26 31
000000000000001111100011101001011011111111000000000000
000000000000000011000000001101101101101001000000000000
111000100000010000000000011001001110111111100000000000
010101101110001001000010000111001110010110000001000000
110000000001011001000000001011011101111111100000000000
010000000000100001000000000011011110010110000000100000
000001100000011000000011100000001010000011110010000000
000001101101110001000000000000000000000011110000000000
000000100001000011000000001001011101111111100000000000
000000000000100111000011110011011000010110000000000000
000001001010100001000111000000001100000011110001000000
000010100101011111100110010000000000000011110000000000
000000000000101111000000000101011101010110110101000000
000000000001001011000000000000001001010110110000000001
000001000000000101100000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
.logic_tile 27 31
001100000000000111000010000001011101010110110100000001
000000000110100000100100000000101000010110110000000000
111000000011010000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
111000000001100000000000000000000000000000000000000000
110000000110110000010000000000000000000000000000000000
000011000000010000010000000000000000000000000101000000
000110100000100000000000000011000000000010000000000000
000000001001001011100000000000000000000000000000000000
000000000001010011000000000000000000000000000000000000
000000000000110011100000000000000000000000000101000000
000000000001110000010000000001000000000010000001000000
000000000001000000010111000000000000000000000100000100
000001000000000000000100000011000000000010000000000001
110011001000000000000000001000000000000000000100100100
000010100000000000000000001001000000000010001000000000
.logic_tile 28 31
000010000000000000000011110000000000000000001000000000
000001001001000000000011110000001001000000000000010000
000000000000001011000111010000000001000000001000000000
000100000000001011100110110000001000000000000000000000
000010000000000001000000000000000001000000001000000000
000001001010000000110000000000001001000000000000000000
000000000100100000000000000000000000000000001000000000
000000000000010000000000000000001001000000000000000000
000010100000000000000000000000000001000000001000000000
000000001110000000000000000000001000000000000000000000
000010100000000000000000000000000001000000001000000000
000001000110000000000000000000001111000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001010000000000000000001010000000000000000000
000000000000100000000000010000000001000000001000000000
000000100010000000000011110000001001000000000000000000
.logic_tile 29 31
000000100000000111000111000000000001000000001000000000
000001000000000000000100000000001111000000000000010000
000000000100100000000000000101100001000000001000000000
000000100000000000000000000000001011000000000000000000
000001000000000011000000000000000000000000001000000000
000000100000000000010000000000001010000000000000000000
001000000000000001010000000000000000000000001000000000
000000000000000000000011010000001000000000000000000000
001000000000000000000000000000000001000000001000000000
000000000100000000000000000000001101000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000001000010000000001001000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001100000000000000000000
001011100000000000000011100000000001000000001000000000
000011000000000000000100000000001100000000000000000000
.logic_tile 30 31
000001000000000101000111000000000000000000001000000000
000100100000000000100110000000001010000000000000010000
000000001100100000010011000000000001000000001000000000
000000001110000000000100000000001001000000000000000000
000000000000100001000000000000000000000000001000000000
000000000001010000100000000000001001000000000000000000
000000000110000000000000000000000000000000001000000000
000000000000000000010000000000001101000000000000000000
000000000000000000000011000000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000001100000000000000000000000000000000000001000000000
000001000010000000000000000000001000000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000110100000000000000000001000000000
000010000000000000000100000000001001000000000000000000
.logic_tile 31 31
000001000100000000000111000000000000000000001000000000
000000100000000000000011100000001101000000000000010000
000000000010000000010000000000000000000000001000000000
000100000000010111010000000000001110000000000000000000
000100001100001000000000000000000000000000001000000000
000100000000001111000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000101000000010000000000000000001000000000
000000000000000011100010110000001001000000000000000000
000001000000000000000000000000000000000000001000000000
000000000110000000000000000000001100000000000000000000
000001000000001000000000000000000001000000001000000000
000010100000001101000000000000001000000000000000000000
000001000010000000000000000000000000000000001000000000
000010000000000000000000000000001010000000000000000000
.logic_tile 32 31
000000000110000111000110100000000001000000001000000000
000000000000000000000111100000001000000000000000010000
000000000100001000000000000000000000000000001000000000
000010000000000111000000000000001001000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001010000000000000000000
000010001011010000000000000000000000000000001000000000
000001000100101111000000000000001001000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
.io_tile 33 31
000000000000000000
000000000001100000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000001000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000000000000000000000001000111100000001000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000000000000001000111100000000000001
000000000000100000000000000000000000111100000000010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000010000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000010
000000000000000000000011100000000000000011110000000000
000000000000000001000000000000001010000011110000000010
000000000000000000100000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 3 32
000000000000001001100110011000001000000100101101000000
000000000000000001000010000011001000001000010000010000
111000000000001001100110011000001000000100101100000000
000000000000000001000010000111001000001000010000100000
001000000000000000000000001000001000000100101100000100
000000000000000000000000000011001001001000010000000000
000000000000000000000000001000001000000100101110000000
000000000000000000000000000111001001001000010000000000
000000000000000000000000001000001001000100101100000000
000000000010000000000000000011001000001000010000000100
000000000000001000000000001000001001000100101100000000
000000000000001011000000000111001000001000010000100000
000000000000000000000000001000001001000100101100000000
000000000000000000000000000011001001001000010000100000
110000000000001000000000000011101001000100100100000100
000000000000001011000000000000001001000100100000000000
.logic_tile 4 32
000000000000001001100000001000001000000100101100000001
000000000000000001000000001001001000001000010001010000
111000000000000001100110010001101000000100100100000001
000000000000000000000011100000101000000100100000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001000000000000010010000000000000000000000000000
000000000000000000000000001000011011000100100101000000
000000000000000000000000001101011000001000010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011001000011000100000000
000000000000000000000000000000011001000011000001000010
.logic_tile 5 32
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000010000
111010100000000000000000000001101011111110110010000000
000001000000000001000000000000011111111110110000000100
110000000000000000000110000000011010000011110000100000
010000000000000000000100000000000000000011110000100000
110000000000000000000000001000000000000000000100000100
100000000000000011000000001011000000000010000000000000
000000000000000000000000011000000000000000000100000001
000000000000000000000011100011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 6 32
000001000000000000000110010011000000000000001000000000
000000100000000000000010000000100000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000000010001000010000000001001000000000000000000
000000000000100000000000001000001000000100101100000000
000000000000000000000000001001001001001000010000000000
000000000000000000000000011000001000000100101100000000
000000000000100000000010001101001001001000010000000000
000100000000010000000110101000001001000100101100000000
000100001100100000000000001001001000001000010000000000
000000000000000000000000001000001001000100101100000000
000000000000000000000000001101001000001000010000000000
000000000000000000000110100000001001001100000100000000
000000000000000000000000000000001001001100000000000000
110000000000000000000000001000001111000100100100000000
000000000000000000000000001101011001001000010000000000
.logic_tile 7 32
000000000000000000000110000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
111000000000100000000000010000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011000100000000
000010000000000000000000000000011001000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
.ramt_tile 8 32
000000000000100000000000000000000000000000
000000000011000000010000000000000000000000
000000000000000000000000000000000000000000
010000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000100000000000000000000001010110000000100100000
000000000000000000000000000000001100110000000000000000
110000000110000101000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 32
000000001010000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001101000000100111100000000000000000000000000000000000
000110000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000011011000000011110000000000
000000000000100000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000110000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 32
000001001010110000000110010101100000000000001000000000
000010000001110000000010000000000000000000000000001000
111001000000001001100110010000000001000000001000000000
000000100000001101000010000000001001000000000000000000
000001001100000000000000001000001000000100101100000000
000010000000000000000000001001001001001000010000000000
000000000000101000000000011000001000000100101100000000
000000000000001101000010001101001001001000010000000000
000000000000000000000000001000001001000100101100000000
000001000000000000000000001001001100001000010000000000
000011000000001000000000001000001001000100101100000000
000110000000000001000000001101001000001000010000000000
000001000000000000000000000000001001001100000100000000
000010000000100000000000000000001001001100000010000000
111001000000000000000000001000011001000100100100000000
000000000000000000000000001101001001001000010000000000
.logic_tile 13 32
000010100000000111100010000000011000000011110010000000
000001000000000000000000000000000000000011110000000000
111001001000000001010000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
110000000001000011000111100000001000000011110001000000
110000000001010000000000000000010000000011110000000000
000000000000000001100000001101011010000010000000000000
000000000000000000000000000011001101000000000000000100
110000100000100101100111110000000000000000000000000000
100000000010010000000010100000000000000000000000000000
000000000000000101100110100111101100110100010100000001
000110100000000000000100000000111000110100010000000000
000010100001000000000011100011101100110100010110100000
000000001110000000000100000000101011110100010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 14 32
000010000000000001000000010000001000001100111000000000
000000000000000001000011110000001000110011000000010000
111000000000000000000000000000001000001100111000000000
000100000110000000000000000000001000110011000000000000
110010100110001111100000000000001000001100111000000000
010001101010000001100000000000001010110011000000000000
001000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000010100000011111000011110000001000001100111000000000
000001001000100111000111110000001100110011000010000000
000000000000000000010000000111101000101101110100000000
000000000000000000000000001011001100001000010010000000
000001000000000111100110000011001010110100010100000001
000010000000101001000000000000101001110100010000000100
000000000000000011100000000111001110110100010100000000
000010100000000011100000000000011110110100010001000001
.logic_tile 15 32
000000000000000111100000000101100000000000001000000000
000000000000000000100000000000100000000000000000001000
111000000000001000000000010101100000000000001000000000
000000000001010011010010000000101000000000000000000000
111000000110000111100110000101101000111100001000000000
010100000110000000100000000000001010111100000000000000
000000000000001000000110010101001000000011110101000000
000010100000000001000010000000100000111100001000000000
000000001001100000000000000101101110000011110100000000
000000000000000000000010010000010000111100001000000000
000010000011010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000001000000000000000010000011010000011110100000000
000000000000100000000010000000010000000011111000000000
010000000000000000000000000101111000000011110100000000
010010100000000000000000000000110000111100001000000000
.logic_tile 16 32
000010000001010000000000010101111011000010000000000100
000001000000000000000011110101011011000000000000000000
111000100000010000000000000000011010111111000000000000
000001000000000000000000000000001010111111000000000100
010000001000001011000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000000000001111100110110011101100110100010101000000
000000000000000101110010100000001100110100010000000000
000000000000001101100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000011001010000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000110100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
.logic_tile 17 32
000001000000001011010110010001001100010110110101000000
000010100000000111000010000000001100010110110000000100
111100000110001000000110000001001110010110110101000100
000100100001001111000000000000001011010110110000000000
110000101010010000000000000011101100010110110101000010
010000000000100000000011000000001001010110110000000001
000000000100001000000000000111101110010110110111000010
000000001010001011000000000000001001010110110000000000
000000000001011111100000010101101101010110110100100010
000000000000100001000011100000001100010110110000000000
000000001010001111000000000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000111000000000001101111010110110101100000
000010100001010000100000000000001001010110110001000000
.logic_tile 18 32
000100000110000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
111000000011001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000010000000000001010000011110000000000
000000000000000000000011010000010000000011110010000000
001010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000101000000000111100000000000001101000011000100100000
000110000000010000110000000000001000000011000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 32
000000100001000000000111101001011000111111000000000000
000000000000001001000110001101101110101001000001000000
000000000000001001110000000000000000000000000000000000
000000001100010111010000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000100101100011000000000000000000000000000000
000000100001010000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000101000000000111100010001001001001111111100000000000
000110100000000000100000001011011100010110000000000000
000000000000000011100000001001011010111111000000000000
000000000000000000100000000101111110101001000001000000
000000000000010000000000000000011000000011110001000000
000010000001000000000000000000000000000011110000000000
.logic_tile 20 32
000000000010001111000111110111111100111111000000000000
000000000000000001100010001101101110101001000000000000
111000000000000111100111011011101001111111000000000000
000000000000000011000110000001111110101001000010000000
110000000000001101100111101011001111111111100000000000
110000001000001111100111101101101111010110000000000000
000011100000101111100111000011101011111111000001000000
000000000000000001100100000001101110101001000000000000
000010100111011000000010001111101010111111000000000000
000000000000001011000100000001111110101001000000000000
000010000000010111000110001111101100111111100000000100
000001000001110000100011111001001001010110000000000000
000000001001011001000011100101101011010110110101000000
000000000000001011100000000000001001010110110000000000
000000000000000111100011100001011011010110110100000000
000000000010001001000111110000001101010110110001000000
.logic_tile 21 32
000000000000101111010000010001001001001100111001000000
000010100000011111100011100000001110110011000000010000
000000000000101111100111000101101001001100111000000000
000000000000011111000100000000001101110011000001000000
000000100000000000010000000011101001001100111000000001
000001000000000000000000000000001101110011000000000000
000000000000000111000000010011001000001100111000000000
000000100000001111100011110000101111110011000001000000
000001000000000000000000010101101000001100111000000100
000010100000000011000011110000101001110011000000000000
000000000100000001010010010001101001001100111000000100
000000000000000000110111110000001001110011000000000000
000001000000000000000000010001101000001100111000000000
000011000000100000000010110000001100110011000000000001
000000000110000111000000000001001001001100110001000000
000000000000000000000000000000001010110011000000000000
.logic_tile 22 32
000000100000000111110011000001001000001100111000000000
000000000100010000100100000000101110110011000001010000
000011100000000011000111110101001001001100111001000000
000000100110000000100011100000001101110011000000000000
000010100000000011000111100001101001001100111000000000
000001000000000011100000000000101110110011000001000000
000000000000001000000111100001101001001100111000000000
000000000001011011000100000000101010110011000000000010
000100000000000000000000000101001001001100111000100000
000100100000001001000000000000001011110011000000000000
000010100110000001000111000011001001001100111000000000
000001000000000000000111100000001100110011000010000000
000000100000000001000000000001101000001100111000100000
000001001100000000100000000000001011110011000000000000
000000100000000001000000000011101000001100110000100000
000010100001010000100000000000101000110011000000000000
.logic_tile 23 32
000000001010000000000000000011101000001100111000000000
000000000100000000000010000000000000110011000000110000
000000000000000000000000000011101000001100111000000000
000010001110000000000000000000000000110011000000000010
000000001000000000000000000011101000001100111000000000
000000000001000000000000000000100000110011000000100000
000000000000000001000010000101101000001100111000000000
000010000000000000000000000000000000110011000000000100
000000000000100111000010000111101000001100111001000000
000001000001010000100000000000000000110011000000000000
000010101010100111000011100101101000001100111001000000
000001000000011001100010000000100000110011000000000000
000100000000000000000000000011001000001100110000000010
000100001000000001010000000000100000110011000000000000
000000000000001000000000000011101000111111100001000000
000010000001011111000000000111111100010110000000000000
.logic_tile 24 32
000000000011000001100011000000001000000011110001000000
000000000001100000000110100000010000000011110010000000
111000100000001001100000000101111000010110110111000100
000011000000000111010000000000001000010110110000000000
110100000000001111000000000000000000000000000000000000
110110101110001111100000000000000000000000000000000000
000000001000100101000000000101011000010110110100000100
000000000001010101000000000000001101010110110001000000
000000000001010000000110000101101011010110110110000010
000100000000000000000000000000001100010110110000000000
000000100001011000000000000001011001010110110100100100
000001100000100001000000000000101000010110110000000000
000000000000100000010011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
.ramt_tile 25 32
000000001110100000010000000000000000000000
000100100001000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000010000000000000010000000000000000000000
000000000111010000000000000000000000000000
000000000001000000000000000000000000000000
000010000001000000000000000000000000000000
000001000000100000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011110000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 26 32
000010101010000000000000000011000000000000001000000000
000011000000000000000000000000000000000000000000001000
000010000000000101010011000000000001000000001000000000
000000000000000011010000000000001000000000000000000000
000000000000010000000010100000000001000000001000000000
000000000000101111010000000000001000000000000000000000
000001000010000011000000000000000001000000001000000000
000000000000010000100000000000001001000000000000000000
001010000000000111000000000000000000000000001000000000
000001000000000000000000000000001011000000000000000000
000000001010000000000000000000000000000000001000000000
000000000010000000000000000000001010000000000000000000
000100000000000000000000000000000001000000001000000000
000100001100010000000000000000001010000000000000000000
000001000000100000000000000000001000111100000010000000
000000000000010000000000000000000000111100000000000000
.logic_tile 27 32
000000000000000111100110010001000000000000001000000000
000010100000000000000010000000000000000000000000001000
111010100001011001100111110000000001000000001000000000
000000000000000001000010000000001001000000000000000000
000000000110000000000000001000001000000100101100000000
000000000000000000000000001001001001001000010000000000
000000000000000000000000011000001000000100101100000000
000010100000000000000010001101001001001000010000000000
001000001100010000000000001000001001000100101100000000
000100000000100000000000001001001000001000010000000000
000000000000000000010000001000001001000100101100000000
000000100000000000000000001101001000001000010000000000
000000100000000000000000000000001001001100000101000000
000000000110000000000000000000001001001100000000000010
111000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000001010000000000000000001000111100000000000100
000000001110100000000000000000000000111100000000010000
111000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110010000000000000010000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000001000000000000000000100000000
000001000000000000000000001011000000000010000010000000
000000000000000001000000010000000000000000000000000000
000000000000000000010011100000000000000000000000000000
000100000001000000000011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000100000
.logic_tile 29 32
000000000000000000000000000000001000111100000000000100
000000100000000000000000000000000000111100000000010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
110001000010000000000000000000000000000000000000000000
000000000000000000010000010000000000000000000000000000
000000000000010000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000010000001000000010010000000000000000000000000000000
000001001100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000010101100000000000011000000001000111100000000000000
000001000010000000000000000000000000111100000000010000
111000000000000101100000010000011100000011110000000000
000000000000010000000010000000010000000011110001000000
001010100001000001000000000000011000000011110000100001
000001000000000000100000000000000000000011110000000010
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011000001010000000000000000000000000000000000000000
000000100000100000000000000000001010000011110000000001
000010100000000000000010000000000000000011110000100010
001100001000000000000000000000001001000011000100000000
000100000000000000000000000000011001000011000001000010
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000010000000001000000110010000001000111100000000000000
000011100000000101010010000000000000111100000000010000
111010100000001001110110000101101001000000000000000000
000000000000000001000000000101011101000010000000000000
000000000000001001100000000101001100010010100000000000
000000001100000001010010010011111110001001010000000000
000000000000000001100000000000011001000000110000000101
000000000000000000000000000000001111000000110000000000
000001000000001000000011000000011000000000110000000000
000000100000000101000000000000001001000000110000000000
000000000000000000000011000000011001000011000100000000
000010000000000000000000000000001111000011000000000000
000000000000000001010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001001011000000110100000000
000000000000000000000010001001001001010110111000000100
.logic_tile 32 32
000010000000000000000000000000001000111100000000000000
000001000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000100000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000100000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000010000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 33
000000000001000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 33
000010000000000010
000011110000000000
000000000000000000
000000000001101001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000010
000000000000000000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
001000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000010000
000100000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000010000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000011000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000011000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000010000
000000000000000000
000000000000000000
.io_tile 16 33
000000000000000000
000100000000001000
000000000000000000
000000000001100000
000000000000001100
000000000000000100
000101111000010000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000001111000011000
000000001000000000
000000000001000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000001010000
000000000000000000
000000000000011000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000001000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000001000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000001000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000010000
000000000000000000
000000000000001000
000000000001100000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000011010
000011110000000000
000000000000011000
000000000000000001
000000000000000010
000000000000010000
001000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000100000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 26 33
000000000001010000
000000000000000000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 27 33
100000000000000000
000000000000000000
000000000000000000
010000000000011001
000000000000000000
000000000000000000
001000000000111000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000001000000
000100000001100000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000011000
000000000000000001
000000000000000010
000000000000000000
.io_tile 29 33
000000000000011000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000001010001100000
000100001000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000010001
000000000000000010
000000000000000000
.io_tile 31 33
000000000000000000
000000000001101000
000000000000010000
000000000000001000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000001000000
000000000000000000
000000000001100000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000001110000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 soc.cpu.pcpi_mul.mul_waiting$2
.sym 2 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 3 soc.cpu.pcpi_div.start$2
.sym 4 resetn$2
.sym 5 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 6 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 7 clk_16mhz$2$2
.sym 8 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 41 pwmIB.count_temp[2]
.sym 42 pwmIB.count_temp[3]
.sym 43 pwmIB.count_temp[4]
.sym 44 pwmIB.count_temp[5]
.sym 45 pwmIB.count_temp[6]
.sym 46 pwmIB.count_temp[7]
.sym 47 pwmIB.count_temp[8]
.sym 48 pwmIB.count_temp[9]
.sym 179 pwmIB.counterI[2]
.sym 180 pwmIB.counterI[3]
.sym 181 pwmIB.counterI[4]
.sym 182 pwmIB.counterI[5]
.sym 183 pwmIB.counterI[6]
.sym 184 soc.simpleuart.send_divcnt[1]
.sym 293 soc.simpleuart.send_divcnt[2]
.sym 294 soc.simpleuart.send_divcnt[3]
.sym 295 soc.simpleuart.send_divcnt[4]
.sym 296 soc.simpleuart.send_divcnt[5]
.sym 297 soc.simpleuart.send_divcnt[6]
.sym 298 soc.simpleuart.send_divcnt[7]
.sym 405 soc.simpleuart.send_divcnt[8]
.sym 406 soc.simpleuart.send_divcnt[9]
.sym 407 soc.simpleuart.send_divcnt[10]
.sym 408 soc.simpleuart.send_divcnt[11]
.sym 409 soc.simpleuart.send_divcnt[12]
.sym 410 soc.simpleuart.send_divcnt[13]
.sym 411 soc.simpleuart.send_divcnt[14]
.sym 412 soc.simpleuart.send_divcnt[15]
.sym 519 soc.simpleuart.send_divcnt[16]
.sym 520 soc.simpleuart.send_divcnt[17]
.sym 521 soc.simpleuart.send_divcnt[18]
.sym 522 soc.simpleuart.send_divcnt[19]
.sym 523 soc.simpleuart.send_divcnt[20]
.sym 524 soc.simpleuart.send_divcnt[21]
.sym 525 soc.simpleuart.send_divcnt[22]
.sym 526 soc.simpleuart.send_divcnt[23]
.sym 633 soc.simpleuart.send_divcnt[24]
.sym 634 soc.simpleuart.send_divcnt[25]
.sym 635 soc.simpleuart.send_divcnt[26]
.sym 636 soc.simpleuart.send_divcnt[27]
.sym 637 soc.simpleuart.send_divcnt[28]
.sym 638 soc.simpleuart.send_divcnt[29]
.sym 639 soc.simpleuart.send_divcnt[30]
.sym 640 soc.simpleuart.send_divcnt[31]
.sym 747 $abc$72829$new_n6008_
.sym 748 $abc$72829$new_n9599_
.sym 749 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[10]_new_
.sym 750 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[13]
.sym 751 $abc$72829$new_n6013_
.sym 753 $abc$72829$new_n6024_
.sym 754 clock.counterI[0]
.sym 863 clock.counterI[2]
.sym 864 clock.counterI[3]
.sym 865 clock.counterI[4]
.sym 866 clock.counterI[5]
.sym 867 clock.counterI[6]
.sym 868 clock.counterI[7]
.sym 975 clock.counterI[8]
.sym 976 clock.counterI[9]
.sym 977 clock.counterI[10]
.sym 978 clock.counterI[11]
.sym 979 clock.counterI[12]
.sym 980 clock.counterI[13]
.sym 981 clock.counterI[14]
.sym 982 clock.counterI[15]
.sym 1089 clock.counterI[16]
.sym 1090 clock.counterI[17]
.sym 1091 clock.counterI[18]
.sym 1092 clock.counterI[19]
.sym 1093 clock.counterI[20]
.sym 1094 clock.counterI[21]
.sym 1095 clock.counterI[22]
.sym 1096 clock.counterI[23]
.sym 1203 clock.counterI[24]
.sym 1204 clock.counterI[25]
.sym 1205 clock.counterI[26]
.sym 1206 clock.counterI[27]
.sym 1207 clock.counterI[28]
.sym 1208 clock.counterI[29]
.sym 1209 clock.counterI[30]
.sym 1210 clock.counterI[31]
.sym 1319 soc.cpu.count_cycle[2]
.sym 1320 soc.cpu.count_cycle[3]
.sym 1321 soc.cpu.count_cycle[4]
.sym 1322 soc.cpu.count_cycle[5]
.sym 1323 soc.cpu.count_cycle[6]
.sym 1324 soc.cpu.count_cycle[7]
.sym 1431 soc.cpu.count_cycle[8]
.sym 1432 soc.cpu.count_cycle[9]
.sym 1433 soc.cpu.count_cycle[10]
.sym 1434 soc.cpu.count_cycle[11]
.sym 1435 soc.cpu.count_cycle[12]
.sym 1436 soc.cpu.count_cycle[13]
.sym 1437 soc.cpu.count_cycle[14]
.sym 1438 soc.cpu.count_cycle[15]
.sym 1545 soc.cpu.count_cycle[16]
.sym 1546 soc.cpu.count_cycle[17]
.sym 1547 soc.cpu.count_cycle[18]
.sym 1548 soc.cpu.count_cycle[19]
.sym 1549 soc.cpu.count_cycle[20]
.sym 1550 soc.cpu.count_cycle[21]
.sym 1551 soc.cpu.count_cycle[22]
.sym 1552 soc.cpu.count_cycle[23]
.sym 1658 soc.cpu.count_cycle[24]
.sym 1659 soc.cpu.count_cycle[25]
.sym 1660 soc.cpu.count_cycle[26]
.sym 1661 soc.cpu.count_cycle[27]
.sym 1662 soc.cpu.count_cycle[28]
.sym 1663 soc.cpu.count_cycle[29]
.sym 1664 soc.cpu.count_cycle[30]
.sym 1665 soc.cpu.count_cycle[31]
.sym 1742 clk_16mhz$2
.sym 1772 soc.cpu.count_cycle[32]
.sym 1773 soc.cpu.count_cycle[33]
.sym 1774 soc.cpu.count_cycle[34]
.sym 1775 soc.cpu.count_cycle[35]
.sym 1776 soc.cpu.count_cycle[36]
.sym 1777 soc.cpu.count_cycle[37]
.sym 1778 soc.cpu.count_cycle[38]
.sym 1779 soc.cpu.count_cycle[39]
.sym 1856 resetn
.sym 1864 pin_8$2
.sym 1886 soc.cpu.count_cycle[40]
.sym 1887 soc.cpu.count_cycle[41]
.sym 1888 soc.cpu.count_cycle[42]
.sym 1889 soc.cpu.count_cycle[43]
.sym 1890 soc.cpu.count_cycle[44]
.sym 1891 soc.cpu.count_cycle[45]
.sym 1892 soc.cpu.count_cycle[46]
.sym 1893 soc.cpu.count_cycle[47]
.sym 2000 soc.cpu.count_cycle[48]
.sym 2001 soc.cpu.count_cycle[49]
.sym 2002 soc.cpu.count_cycle[50]
.sym 2003 soc.cpu.count_cycle[51]
.sym 2004 soc.cpu.count_cycle[52]
.sym 2005 soc.cpu.count_cycle[53]
.sym 2006 soc.cpu.count_cycle[54]
.sym 2007 soc.cpu.count_cycle[55]
.sym 2114 soc.cpu.count_cycle[56]
.sym 2115 soc.cpu.count_cycle[57]
.sym 2116 soc.cpu.count_cycle[58]
.sym 2117 soc.cpu.count_cycle[59]
.sym 2118 soc.cpu.count_cycle[60]
.sym 2119 soc.cpu.count_cycle[61]
.sym 2120 soc.cpu.count_cycle[62]
.sym 2121 soc.cpu.count_cycle[63]
.sym 2206 clk_16mhz$2
.sym 2577 $abc$72829$auto$alumacc.cc:491:replace_alu$7408[31]
.sym 2686 $auto$alumacc.cc:474:replace_alu$7729.C[2]
.sym 2687 soc.simpleuart.send_bitcnt[3]
.sym 2688 soc.simpleuart.send_bitcnt[0]
.sym 2690 soc.simpleuart.send_bitcnt[2]
.sym 2798 $abc$72829$new_n4800_
.sym 2800 $abc$72829$techmap\soc.simpleuart.$procmux$5801_Y[2]
.sym 2804 $abc$72829$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.sym 2805 resetn
.sym 2913 reset_cnt[1]
.sym 2914 reset_cnt[2]
.sym 2915 reset_cnt[3]
.sym 2916 reset_cnt[4]
.sym 2917 reset_cnt[5]
.sym 2919 reset_cnt[0]
.sym 3339 clk_16mhz$2
.sym 3482 $abc$72829$auto$alumacc.cc:491:replace_alu$7573[31]
.sym 3703 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[1]
.sym 3704 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[16]
.sym 3705 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[11]
.sym 3706 pwmIB.count_temp[0]
.sym 3709 pwmIB.count_temp[1]
.sym 3788 $true
.sym 3825 pwmIB.count_temp[0]$2
.sym 3826 $false
.sym 3827 pwmIB.count_temp[0]
.sym 3828 $false
.sym 3829 $false
.sym 3831 $auto$alumacc.cc:474:replace_alu$7631.C[2]
.sym 3833 $false
.sym 3834 pwmIB.count_temp[1]
.sym 3837 $auto$alumacc.cc:474:replace_alu$7631.C[3]
.sym 3838 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 3839 $false
.sym 3840 pwmIB.count_temp[2]
.sym 3841 $auto$alumacc.cc:474:replace_alu$7631.C[2]
.sym 3843 $auto$alumacc.cc:474:replace_alu$7631.C[4]
.sym 3844 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 3845 $false
.sym 3846 pwmIB.count_temp[3]
.sym 3847 $auto$alumacc.cc:474:replace_alu$7631.C[3]
.sym 3849 $auto$alumacc.cc:474:replace_alu$7631.C[5]
.sym 3850 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 3851 $false
.sym 3852 pwmIB.count_temp[4]
.sym 3853 $auto$alumacc.cc:474:replace_alu$7631.C[4]
.sym 3855 $auto$alumacc.cc:474:replace_alu$7631.C[6]
.sym 3856 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 3857 $false
.sym 3858 pwmIB.count_temp[5]
.sym 3859 $auto$alumacc.cc:474:replace_alu$7631.C[5]
.sym 3861 $auto$alumacc.cc:474:replace_alu$7631.C[7]
.sym 3862 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 3863 $false
.sym 3864 pwmIB.count_temp[6]
.sym 3865 $auto$alumacc.cc:474:replace_alu$7631.C[6]
.sym 3867 $auto$alumacc.cc:474:replace_alu$7631.C[8]
.sym 3868 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 3869 $false
.sym 3870 pwmIB.count_temp[7]
.sym 3871 $auto$alumacc.cc:474:replace_alu$7631.C[7]
.sym 3872 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378
.sym 3873 clk_16mhz$2$2
.sym 3874 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 3971 $auto$alumacc.cc:474:replace_alu$7631.C[8]
.sym 4008 $auto$alumacc.cc:474:replace_alu$7631.C[9]
.sym 4009 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 4010 $false
.sym 4011 pwmIB.count_temp[8]
.sym 4012 $auto$alumacc.cc:474:replace_alu$7631.C[8]
.sym 4015 $false
.sym 4016 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 4017 pwmIB.count_temp[9]
.sym 4018 $auto$alumacc.cc:474:replace_alu$7631.C[9]
.sym 4055 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378
.sym 4056 clk_16mhz$2$2
.sym 4057 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 4106 $true
.sym 4143 pwmIB.counterI[0]$2
.sym 4144 $false
.sym 4145 pwmIB.counterI[0]
.sym 4146 $false
.sym 4147 $false
.sym 4149 $auto$alumacc.cc:474:replace_alu$7628.C[2]
.sym 4151 $false
.sym 4152 pwmIB.counterI[1]
.sym 4155 $auto$alumacc.cc:474:replace_alu$7628.C[3]
.sym 4156 pwmIB.counterI[6]
.sym 4157 $false
.sym 4158 pwmIB.counterI[2]
.sym 4159 $auto$alumacc.cc:474:replace_alu$7628.C[2]
.sym 4161 $auto$alumacc.cc:474:replace_alu$7628.C[4]
.sym 4162 pwmIB.counterI[6]
.sym 4163 $false
.sym 4164 pwmIB.counterI[3]
.sym 4165 $auto$alumacc.cc:474:replace_alu$7628.C[3]
.sym 4167 $auto$alumacc.cc:474:replace_alu$7628.C[5]
.sym 4168 pwmIB.counterI[6]
.sym 4169 $false
.sym 4170 pwmIB.counterI[4]
.sym 4171 $auto$alumacc.cc:474:replace_alu$7628.C[4]
.sym 4173 $auto$alumacc.cc:474:replace_alu$7628.C[6]
.sym 4174 pwmIB.counterI[6]
.sym 4175 $false
.sym 4176 pwmIB.counterI[5]
.sym 4177 $auto$alumacc.cc:474:replace_alu$7628.C[5]
.sym 4180 $false
.sym 4181 $false
.sym 4182 pwmIB.counterI[6]
.sym 4183 $auto$alumacc.cc:474:replace_alu$7628.C[6]
.sym 4186 $abc$72829$new_n5992_
.sym 4187 $false
.sym 4188 soc.simpleuart.send_divcnt[1]
.sym 4189 soc.simpleuart.send_divcnt[0]
.sym 4190 $true
.sym 4191 clk_16mhz$2$2
.sym 4192 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 4241 $true
.sym 4278 soc.simpleuart.send_divcnt[0]$2
.sym 4279 $false
.sym 4280 soc.simpleuart.send_divcnt[0]
.sym 4281 $false
.sym 4282 $false
.sym 4284 $auto$alumacc.cc:474:replace_alu$7738.C[2]
.sym 4286 $false
.sym 4287 soc.simpleuart.send_divcnt[1]
.sym 4290 $auto$alumacc.cc:474:replace_alu$7738.C[3]
.sym 4291 $abc$72829$new_n5992_
.sym 4292 $false
.sym 4293 soc.simpleuart.send_divcnt[2]
.sym 4294 $auto$alumacc.cc:474:replace_alu$7738.C[2]
.sym 4296 $auto$alumacc.cc:474:replace_alu$7738.C[4]
.sym 4297 $abc$72829$new_n5992_
.sym 4298 $false
.sym 4299 soc.simpleuart.send_divcnt[3]
.sym 4300 $auto$alumacc.cc:474:replace_alu$7738.C[3]
.sym 4302 $auto$alumacc.cc:474:replace_alu$7738.C[5]
.sym 4303 $abc$72829$new_n5992_
.sym 4304 $false
.sym 4305 soc.simpleuart.send_divcnt[4]
.sym 4306 $auto$alumacc.cc:474:replace_alu$7738.C[4]
.sym 4308 $auto$alumacc.cc:474:replace_alu$7738.C[6]
.sym 4309 $abc$72829$new_n5992_
.sym 4310 $false
.sym 4311 soc.simpleuart.send_divcnt[5]
.sym 4312 $auto$alumacc.cc:474:replace_alu$7738.C[5]
.sym 4314 $auto$alumacc.cc:474:replace_alu$7738.C[7]
.sym 4315 $abc$72829$new_n5992_
.sym 4316 $false
.sym 4317 soc.simpleuart.send_divcnt[6]
.sym 4318 $auto$alumacc.cc:474:replace_alu$7738.C[6]
.sym 4320 $auto$alumacc.cc:474:replace_alu$7738.C[8]
.sym 4321 $abc$72829$new_n5992_
.sym 4322 $false
.sym 4323 soc.simpleuart.send_divcnt[7]
.sym 4324 $auto$alumacc.cc:474:replace_alu$7738.C[7]
.sym 4325 $true
.sym 4326 clk_16mhz$2$2
.sym 4327 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 4376 $auto$alumacc.cc:474:replace_alu$7738.C[8]
.sym 4413 $auto$alumacc.cc:474:replace_alu$7738.C[9]
.sym 4414 $abc$72829$new_n5992_
.sym 4415 $false
.sym 4416 soc.simpleuart.send_divcnt[8]
.sym 4417 $auto$alumacc.cc:474:replace_alu$7738.C[8]
.sym 4419 $auto$alumacc.cc:474:replace_alu$7738.C[10]
.sym 4420 $abc$72829$new_n5992_
.sym 4421 $false
.sym 4422 soc.simpleuart.send_divcnt[9]
.sym 4423 $auto$alumacc.cc:474:replace_alu$7738.C[9]
.sym 4425 $auto$alumacc.cc:474:replace_alu$7738.C[11]
.sym 4426 $abc$72829$new_n5992_
.sym 4427 $false
.sym 4428 soc.simpleuart.send_divcnt[10]
.sym 4429 $auto$alumacc.cc:474:replace_alu$7738.C[10]
.sym 4431 $auto$alumacc.cc:474:replace_alu$7738.C[12]
.sym 4432 $abc$72829$new_n5992_
.sym 4433 $false
.sym 4434 soc.simpleuart.send_divcnt[11]
.sym 4435 $auto$alumacc.cc:474:replace_alu$7738.C[11]
.sym 4437 $auto$alumacc.cc:474:replace_alu$7738.C[13]
.sym 4438 $abc$72829$new_n5992_
.sym 4439 $false
.sym 4440 soc.simpleuart.send_divcnt[12]
.sym 4441 $auto$alumacc.cc:474:replace_alu$7738.C[12]
.sym 4443 $auto$alumacc.cc:474:replace_alu$7738.C[14]
.sym 4444 $abc$72829$new_n5992_
.sym 4445 $false
.sym 4446 soc.simpleuart.send_divcnt[13]
.sym 4447 $auto$alumacc.cc:474:replace_alu$7738.C[13]
.sym 4449 $auto$alumacc.cc:474:replace_alu$7738.C[15]
.sym 4450 $abc$72829$new_n5992_
.sym 4451 $false
.sym 4452 soc.simpleuart.send_divcnt[14]
.sym 4453 $auto$alumacc.cc:474:replace_alu$7738.C[14]
.sym 4455 $auto$alumacc.cc:474:replace_alu$7738.C[16]
.sym 4456 $abc$72829$new_n5992_
.sym 4457 $false
.sym 4458 soc.simpleuart.send_divcnt[15]
.sym 4459 $auto$alumacc.cc:474:replace_alu$7738.C[15]
.sym 4460 $true
.sym 4461 clk_16mhz$2$2
.sym 4462 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 4463 $abc$72829$auto$alumacc.cc:491:replace_alu$7515[31]
.sym 4464 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[13]_new_
.sym 4465 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[4]
.sym 4466 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[5]
.sym 4467 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[4]
.sym 4469 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[8]
.sym 4470 soc.simpleuart.send_divcnt[0]
.sym 4511 $auto$alumacc.cc:474:replace_alu$7738.C[16]
.sym 4548 $auto$alumacc.cc:474:replace_alu$7738.C[17]
.sym 4549 $abc$72829$new_n5992_
.sym 4550 $false
.sym 4551 soc.simpleuart.send_divcnt[16]
.sym 4552 $auto$alumacc.cc:474:replace_alu$7738.C[16]
.sym 4554 $auto$alumacc.cc:474:replace_alu$7738.C[18]
.sym 4555 $abc$72829$new_n5992_
.sym 4556 $false
.sym 4557 soc.simpleuart.send_divcnt[17]
.sym 4558 $auto$alumacc.cc:474:replace_alu$7738.C[17]
.sym 4560 $auto$alumacc.cc:474:replace_alu$7738.C[19]
.sym 4561 $abc$72829$new_n5992_
.sym 4562 $false
.sym 4563 soc.simpleuart.send_divcnt[18]
.sym 4564 $auto$alumacc.cc:474:replace_alu$7738.C[18]
.sym 4566 $auto$alumacc.cc:474:replace_alu$7738.C[20]
.sym 4567 $abc$72829$new_n5992_
.sym 4568 $false
.sym 4569 soc.simpleuart.send_divcnt[19]
.sym 4570 $auto$alumacc.cc:474:replace_alu$7738.C[19]
.sym 4572 $auto$alumacc.cc:474:replace_alu$7738.C[21]
.sym 4573 $abc$72829$new_n5992_
.sym 4574 $false
.sym 4575 soc.simpleuart.send_divcnt[20]
.sym 4576 $auto$alumacc.cc:474:replace_alu$7738.C[20]
.sym 4578 $auto$alumacc.cc:474:replace_alu$7738.C[22]
.sym 4579 $abc$72829$new_n5992_
.sym 4580 $false
.sym 4581 soc.simpleuart.send_divcnt[21]
.sym 4582 $auto$alumacc.cc:474:replace_alu$7738.C[21]
.sym 4584 $auto$alumacc.cc:474:replace_alu$7738.C[23]
.sym 4585 $abc$72829$new_n5992_
.sym 4586 $false
.sym 4587 soc.simpleuart.send_divcnt[22]
.sym 4588 $auto$alumacc.cc:474:replace_alu$7738.C[22]
.sym 4590 $auto$alumacc.cc:474:replace_alu$7738.C[24]
.sym 4591 $abc$72829$new_n5992_
.sym 4592 $false
.sym 4593 soc.simpleuart.send_divcnt[23]
.sym 4594 $auto$alumacc.cc:474:replace_alu$7738.C[23]
.sym 4595 $true
.sym 4596 clk_16mhz$2$2
.sym 4597 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 4646 $auto$alumacc.cc:474:replace_alu$7738.C[24]
.sym 4683 $auto$alumacc.cc:474:replace_alu$7738.C[25]
.sym 4684 $abc$72829$new_n5992_
.sym 4685 $false
.sym 4686 soc.simpleuart.send_divcnt[24]
.sym 4687 $auto$alumacc.cc:474:replace_alu$7738.C[24]
.sym 4689 $auto$alumacc.cc:474:replace_alu$7738.C[26]
.sym 4690 $abc$72829$new_n5992_
.sym 4691 $false
.sym 4692 soc.simpleuart.send_divcnt[25]
.sym 4693 $auto$alumacc.cc:474:replace_alu$7738.C[25]
.sym 4695 $auto$alumacc.cc:474:replace_alu$7738.C[27]
.sym 4696 $abc$72829$new_n5992_
.sym 4697 $false
.sym 4698 soc.simpleuart.send_divcnt[26]
.sym 4699 $auto$alumacc.cc:474:replace_alu$7738.C[26]
.sym 4701 $auto$alumacc.cc:474:replace_alu$7738.C[28]
.sym 4702 $abc$72829$new_n5992_
.sym 4703 $false
.sym 4704 soc.simpleuart.send_divcnt[27]
.sym 4705 $auto$alumacc.cc:474:replace_alu$7738.C[27]
.sym 4707 $auto$alumacc.cc:474:replace_alu$7738.C[29]
.sym 4708 $abc$72829$new_n5992_
.sym 4709 $false
.sym 4710 soc.simpleuart.send_divcnt[28]
.sym 4711 $auto$alumacc.cc:474:replace_alu$7738.C[28]
.sym 4713 $auto$alumacc.cc:474:replace_alu$7738.C[30]
.sym 4714 $abc$72829$new_n5992_
.sym 4715 $false
.sym 4716 soc.simpleuart.send_divcnt[29]
.sym 4717 $auto$alumacc.cc:474:replace_alu$7738.C[29]
.sym 4719 $auto$alumacc.cc:474:replace_alu$7738.C[31]
.sym 4720 $abc$72829$new_n5992_
.sym 4721 $false
.sym 4722 soc.simpleuart.send_divcnt[30]
.sym 4723 $auto$alumacc.cc:474:replace_alu$7738.C[30]
.sym 4726 $false
.sym 4727 $abc$72829$new_n5992_
.sym 4728 soc.simpleuart.send_divcnt[31]
.sym 4729 $auto$alumacc.cc:474:replace_alu$7738.C[31]
.sym 4730 $true
.sym 4731 clk_16mhz$2$2
.sym 4732 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 4819 soc.simpleuart.send_divcnt[28]
.sym 4820 soc.simpleuart.cfg_divider[28]
.sym 4821 soc.simpleuart.cfg_divider[24]
.sym 4822 soc.simpleuart.send_divcnt[24]
.sym 4825 $false
.sym 4826 $abc$72829$new_n6013_
.sym 4827 $abc$72829$new_n9598_
.sym 4828 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[10]_new_
.sym 4831 soc.simpleuart.send_divcnt[11]
.sym 4832 soc.simpleuart.cfg_divider[11]
.sym 4833 soc.simpleuart.send_divcnt[10]
.sym 4834 soc.simpleuart.cfg_divider[10]
.sym 4837 $false
.sym 4838 $false
.sym 4839 $false
.sym 4840 pwm_connectorIB[13]
.sym 4843 $false
.sym 4844 $abc$72829$new_n6014_
.sym 4845 soc.simpleuart.send_divcnt[19]
.sym 4846 soc.simpleuart.cfg_divider[19]
.sym 4855 soc.simpleuart.send_divcnt[7]
.sym 4856 soc.simpleuart.cfg_divider[7]
.sym 4857 soc.simpleuart.send_divcnt[1]
.sym 4858 soc.simpleuart.cfg_divider[1]
.sym 4861 $false
.sym 4862 $false
.sym 4863 $false
.sym 4864 clock.counterI[0]
.sym 4865 $true
.sym 4866 clk_16mhz$2$2
.sym 4867 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 4916 $true
.sym 4953 clock.counterI[0]$2
.sym 4954 $false
.sym 4955 clock.counterI[0]
.sym 4956 $false
.sym 4957 $false
.sym 4959 $auto$alumacc.cc:474:replace_alu$7592.C[2]
.sym 4961 $false
.sym 4962 clock.counterI[1]
.sym 4965 $auto$alumacc.cc:474:replace_alu$7592.C[3]
.sym 4966 $false
.sym 4967 $false
.sym 4968 clock.counterI[2]
.sym 4969 $auto$alumacc.cc:474:replace_alu$7592.C[2]
.sym 4971 $auto$alumacc.cc:474:replace_alu$7592.C[4]
.sym 4972 $false
.sym 4973 $false
.sym 4974 clock.counterI[3]
.sym 4975 $auto$alumacc.cc:474:replace_alu$7592.C[3]
.sym 4977 $auto$alumacc.cc:474:replace_alu$7592.C[5]
.sym 4978 $false
.sym 4979 $false
.sym 4980 clock.counterI[4]
.sym 4981 $auto$alumacc.cc:474:replace_alu$7592.C[4]
.sym 4983 $auto$alumacc.cc:474:replace_alu$7592.C[6]
.sym 4984 $false
.sym 4985 $false
.sym 4986 clock.counterI[5]
.sym 4987 $auto$alumacc.cc:474:replace_alu$7592.C[5]
.sym 4989 $auto$alumacc.cc:474:replace_alu$7592.C[7]
.sym 4990 $false
.sym 4991 $false
.sym 4992 clock.counterI[6]
.sym 4993 $auto$alumacc.cc:474:replace_alu$7592.C[6]
.sym 4995 $auto$alumacc.cc:474:replace_alu$7592.C[8]
.sym 4996 $false
.sym 4997 $false
.sym 4998 clock.counterI[7]
.sym 4999 $auto$alumacc.cc:474:replace_alu$7592.C[7]
.sym 5000 $true
.sym 5001 clk_16mhz$2$2
.sym 5002 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 5051 $auto$alumacc.cc:474:replace_alu$7592.C[8]
.sym 5088 $auto$alumacc.cc:474:replace_alu$7592.C[9]
.sym 5089 $false
.sym 5090 $false
.sym 5091 clock.counterI[8]
.sym 5092 $auto$alumacc.cc:474:replace_alu$7592.C[8]
.sym 5094 $auto$alumacc.cc:474:replace_alu$7592.C[10]
.sym 5095 $false
.sym 5096 $false
.sym 5097 clock.counterI[9]
.sym 5098 $auto$alumacc.cc:474:replace_alu$7592.C[9]
.sym 5100 $auto$alumacc.cc:474:replace_alu$7592.C[11]
.sym 5101 $false
.sym 5102 $false
.sym 5103 clock.counterI[10]
.sym 5104 $auto$alumacc.cc:474:replace_alu$7592.C[10]
.sym 5106 $auto$alumacc.cc:474:replace_alu$7592.C[12]
.sym 5107 $false
.sym 5108 $false
.sym 5109 clock.counterI[11]
.sym 5110 $auto$alumacc.cc:474:replace_alu$7592.C[11]
.sym 5112 $auto$alumacc.cc:474:replace_alu$7592.C[13]
.sym 5113 $false
.sym 5114 $false
.sym 5115 clock.counterI[12]
.sym 5116 $auto$alumacc.cc:474:replace_alu$7592.C[12]
.sym 5118 $auto$alumacc.cc:474:replace_alu$7592.C[14]
.sym 5119 $false
.sym 5120 $false
.sym 5121 clock.counterI[13]
.sym 5122 $auto$alumacc.cc:474:replace_alu$7592.C[13]
.sym 5124 $auto$alumacc.cc:474:replace_alu$7592.C[15]
.sym 5125 $false
.sym 5126 $false
.sym 5127 clock.counterI[14]
.sym 5128 $auto$alumacc.cc:474:replace_alu$7592.C[14]
.sym 5130 $auto$alumacc.cc:474:replace_alu$7592.C[16]
.sym 5131 $false
.sym 5132 $false
.sym 5133 clock.counterI[15]
.sym 5134 $auto$alumacc.cc:474:replace_alu$7592.C[15]
.sym 5135 $true
.sym 5136 clk_16mhz$2$2
.sym 5137 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 5138 $abc$72829$auto$alumacc.cc:491:replace_alu$7413[31]
.sym 5139 $abc$72829$new_n4794_
.sym 5140 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[28]
.sym 5141 $abc$72829$new_n4795_
.sym 5142 $abc$72829$new_n4791_
.sym 5143 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[27]
.sym 5144 $abc$72829$new_n4797_
.sym 5145 $abc$72829$new_n4798_
.sym 5186 $auto$alumacc.cc:474:replace_alu$7592.C[16]
.sym 5223 $auto$alumacc.cc:474:replace_alu$7592.C[17]
.sym 5224 $false
.sym 5225 $false
.sym 5226 clock.counterI[16]
.sym 5227 $auto$alumacc.cc:474:replace_alu$7592.C[16]
.sym 5229 $auto$alumacc.cc:474:replace_alu$7592.C[18]
.sym 5230 $false
.sym 5231 $false
.sym 5232 clock.counterI[17]
.sym 5233 $auto$alumacc.cc:474:replace_alu$7592.C[17]
.sym 5235 $auto$alumacc.cc:474:replace_alu$7592.C[19]
.sym 5236 $false
.sym 5237 $false
.sym 5238 clock.counterI[18]
.sym 5239 $auto$alumacc.cc:474:replace_alu$7592.C[18]
.sym 5241 $auto$alumacc.cc:474:replace_alu$7592.C[20]
.sym 5242 $false
.sym 5243 $false
.sym 5244 clock.counterI[19]
.sym 5245 $auto$alumacc.cc:474:replace_alu$7592.C[19]
.sym 5247 $auto$alumacc.cc:474:replace_alu$7592.C[21]
.sym 5248 $false
.sym 5249 $false
.sym 5250 clock.counterI[20]
.sym 5251 $auto$alumacc.cc:474:replace_alu$7592.C[20]
.sym 5253 $auto$alumacc.cc:474:replace_alu$7592.C[22]
.sym 5254 $false
.sym 5255 $false
.sym 5256 clock.counterI[21]
.sym 5257 $auto$alumacc.cc:474:replace_alu$7592.C[21]
.sym 5259 $auto$alumacc.cc:474:replace_alu$7592.C[23]
.sym 5260 $false
.sym 5261 $false
.sym 5262 clock.counterI[22]
.sym 5263 $auto$alumacc.cc:474:replace_alu$7592.C[22]
.sym 5265 $auto$alumacc.cc:474:replace_alu$7592.C[24]
.sym 5266 $false
.sym 5267 $false
.sym 5268 clock.counterI[23]
.sym 5269 $auto$alumacc.cc:474:replace_alu$7592.C[23]
.sym 5270 $true
.sym 5271 clk_16mhz$2$2
.sym 5272 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 5273 $abc$72829$new_n4792_
.sym 5274 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[31]
.sym 5275 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 5276 $true$2
.sym 5277 $abc$72829$new_n4790_
.sym 5278 $abc$72829$new_n4793_
.sym 5279 $abc$72829$new_n4789_
.sym 5280 clock.counterI[1]
.sym 5321 $auto$alumacc.cc:474:replace_alu$7592.C[24]
.sym 5358 $auto$alumacc.cc:474:replace_alu$7592.C[25]
.sym 5359 $false
.sym 5360 $false
.sym 5361 clock.counterI[24]
.sym 5362 $auto$alumacc.cc:474:replace_alu$7592.C[24]
.sym 5364 $auto$alumacc.cc:474:replace_alu$7592.C[26]
.sym 5365 $false
.sym 5366 $false
.sym 5367 clock.counterI[25]
.sym 5368 $auto$alumacc.cc:474:replace_alu$7592.C[25]
.sym 5370 $auto$alumacc.cc:474:replace_alu$7592.C[27]
.sym 5371 $false
.sym 5372 $false
.sym 5373 clock.counterI[26]
.sym 5374 $auto$alumacc.cc:474:replace_alu$7592.C[26]
.sym 5376 $auto$alumacc.cc:474:replace_alu$7592.C[28]
.sym 5377 $false
.sym 5378 $false
.sym 5379 clock.counterI[27]
.sym 5380 $auto$alumacc.cc:474:replace_alu$7592.C[27]
.sym 5382 $auto$alumacc.cc:474:replace_alu$7592.C[29]
.sym 5383 $false
.sym 5384 $false
.sym 5385 clock.counterI[28]
.sym 5386 $auto$alumacc.cc:474:replace_alu$7592.C[28]
.sym 5388 $auto$alumacc.cc:474:replace_alu$7592.C[30]
.sym 5389 $false
.sym 5390 $false
.sym 5391 clock.counterI[29]
.sym 5392 $auto$alumacc.cc:474:replace_alu$7592.C[29]
.sym 5394 $auto$alumacc.cc:474:replace_alu$7592.C[31]
.sym 5395 $false
.sym 5396 $false
.sym 5397 clock.counterI[30]
.sym 5398 $auto$alumacc.cc:474:replace_alu$7592.C[30]
.sym 5401 $false
.sym 5402 $false
.sym 5403 clock.counterI[31]
.sym 5404 $auto$alumacc.cc:474:replace_alu$7592.C[31]
.sym 5405 $true
.sym 5406 clk_16mhz$2$2
.sym 5407 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 5411 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[13]_new_inv_
.sym 5412 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[18]_new_inv_
.sym 5413 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[19]
.sym 5415 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[18]
.sym 5456 $true
.sym 5493 soc.cpu.count_cycle[0]$2
.sym 5494 $false
.sym 5495 soc.cpu.count_cycle[0]
.sym 5496 $false
.sym 5497 $false
.sym 5499 $auto$alumacc.cc:474:replace_alu$7643.C[2]
.sym 5501 $false
.sym 5502 soc.cpu.count_cycle[1]
.sym 5505 $auto$alumacc.cc:474:replace_alu$7643.C[3]
.sym 5506 $false
.sym 5507 $false
.sym 5508 soc.cpu.count_cycle[2]
.sym 5509 $auto$alumacc.cc:474:replace_alu$7643.C[2]
.sym 5511 $auto$alumacc.cc:474:replace_alu$7643.C[4]
.sym 5512 $false
.sym 5513 $false
.sym 5514 soc.cpu.count_cycle[3]
.sym 5515 $auto$alumacc.cc:474:replace_alu$7643.C[3]
.sym 5517 $auto$alumacc.cc:474:replace_alu$7643.C[5]
.sym 5518 $false
.sym 5519 $false
.sym 5520 soc.cpu.count_cycle[4]
.sym 5521 $auto$alumacc.cc:474:replace_alu$7643.C[4]
.sym 5523 $auto$alumacc.cc:474:replace_alu$7643.C[6]
.sym 5524 $false
.sym 5525 $false
.sym 5526 soc.cpu.count_cycle[5]
.sym 5527 $auto$alumacc.cc:474:replace_alu$7643.C[5]
.sym 5529 $auto$alumacc.cc:474:replace_alu$7643.C[7]
.sym 5530 $false
.sym 5531 $false
.sym 5532 soc.cpu.count_cycle[6]
.sym 5533 $auto$alumacc.cc:474:replace_alu$7643.C[6]
.sym 5535 $auto$alumacc.cc:474:replace_alu$7643.C[8]
.sym 5536 $false
.sym 5537 $false
.sym 5538 soc.cpu.count_cycle[7]
.sym 5539 $auto$alumacc.cc:474:replace_alu$7643.C[7]
.sym 5540 $true
.sym 5541 clk_16mhz$2$2
.sym 5542 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 5543 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[13]
.sym 5545 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133
.sym 5546 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[27]
.sym 5547 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[7]
.sym 5548 $abc$72829$new_n6028_
.sym 5549 $abc$72829$new_n5992_
.sym 5591 $auto$alumacc.cc:474:replace_alu$7643.C[8]
.sym 5628 $auto$alumacc.cc:474:replace_alu$7643.C[9]
.sym 5629 $false
.sym 5630 $false
.sym 5631 soc.cpu.count_cycle[8]
.sym 5632 $auto$alumacc.cc:474:replace_alu$7643.C[8]
.sym 5634 $auto$alumacc.cc:474:replace_alu$7643.C[10]
.sym 5635 $false
.sym 5636 $false
.sym 5637 soc.cpu.count_cycle[9]
.sym 5638 $auto$alumacc.cc:474:replace_alu$7643.C[9]
.sym 5640 $auto$alumacc.cc:474:replace_alu$7643.C[11]
.sym 5641 $false
.sym 5642 $false
.sym 5643 soc.cpu.count_cycle[10]
.sym 5644 $auto$alumacc.cc:474:replace_alu$7643.C[10]
.sym 5646 $auto$alumacc.cc:474:replace_alu$7643.C[12]
.sym 5647 $false
.sym 5648 $false
.sym 5649 soc.cpu.count_cycle[11]
.sym 5650 $auto$alumacc.cc:474:replace_alu$7643.C[11]
.sym 5652 $auto$alumacc.cc:474:replace_alu$7643.C[13]
.sym 5653 $false
.sym 5654 $false
.sym 5655 soc.cpu.count_cycle[12]
.sym 5656 $auto$alumacc.cc:474:replace_alu$7643.C[12]
.sym 5658 $auto$alumacc.cc:474:replace_alu$7643.C[14]
.sym 5659 $false
.sym 5660 $false
.sym 5661 soc.cpu.count_cycle[13]
.sym 5662 $auto$alumacc.cc:474:replace_alu$7643.C[13]
.sym 5664 $auto$alumacc.cc:474:replace_alu$7643.C[15]
.sym 5665 $false
.sym 5666 $false
.sym 5667 soc.cpu.count_cycle[14]
.sym 5668 $auto$alumacc.cc:474:replace_alu$7643.C[14]
.sym 5670 $auto$alumacc.cc:474:replace_alu$7643.C[16]
.sym 5671 $false
.sym 5672 $false
.sym 5673 soc.cpu.count_cycle[15]
.sym 5674 $auto$alumacc.cc:474:replace_alu$7643.C[15]
.sym 5675 $true
.sym 5676 clk_16mhz$2$2
.sym 5677 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 5680 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[2]
.sym 5681 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[3]
.sym 5682 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[4]
.sym 5683 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[5]
.sym 5684 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[6]
.sym 5685 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[7]
.sym 5726 $auto$alumacc.cc:474:replace_alu$7643.C[16]
.sym 5763 $auto$alumacc.cc:474:replace_alu$7643.C[17]
.sym 5764 $false
.sym 5765 $false
.sym 5766 soc.cpu.count_cycle[16]
.sym 5767 $auto$alumacc.cc:474:replace_alu$7643.C[16]
.sym 5769 $auto$alumacc.cc:474:replace_alu$7643.C[18]
.sym 5770 $false
.sym 5771 $false
.sym 5772 soc.cpu.count_cycle[17]
.sym 5773 $auto$alumacc.cc:474:replace_alu$7643.C[17]
.sym 5775 $auto$alumacc.cc:474:replace_alu$7643.C[19]
.sym 5776 $false
.sym 5777 $false
.sym 5778 soc.cpu.count_cycle[18]
.sym 5779 $auto$alumacc.cc:474:replace_alu$7643.C[18]
.sym 5781 $auto$alumacc.cc:474:replace_alu$7643.C[20]
.sym 5782 $false
.sym 5783 $false
.sym 5784 soc.cpu.count_cycle[19]
.sym 5785 $auto$alumacc.cc:474:replace_alu$7643.C[19]
.sym 5787 $auto$alumacc.cc:474:replace_alu$7643.C[21]
.sym 5788 $false
.sym 5789 $false
.sym 5790 soc.cpu.count_cycle[20]
.sym 5791 $auto$alumacc.cc:474:replace_alu$7643.C[20]
.sym 5793 $auto$alumacc.cc:474:replace_alu$7643.C[22]
.sym 5794 $false
.sym 5795 $false
.sym 5796 soc.cpu.count_cycle[21]
.sym 5797 $auto$alumacc.cc:474:replace_alu$7643.C[21]
.sym 5799 $auto$alumacc.cc:474:replace_alu$7643.C[23]
.sym 5800 $false
.sym 5801 $false
.sym 5802 soc.cpu.count_cycle[22]
.sym 5803 $auto$alumacc.cc:474:replace_alu$7643.C[22]
.sym 5805 $auto$alumacc.cc:474:replace_alu$7643.C[24]
.sym 5806 $false
.sym 5807 $false
.sym 5808 soc.cpu.count_cycle[23]
.sym 5809 $auto$alumacc.cc:474:replace_alu$7643.C[23]
.sym 5810 $true
.sym 5811 clk_16mhz$2$2
.sym 5812 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 5813 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[8]
.sym 5814 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[9]
.sym 5815 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[10]
.sym 5816 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[11]
.sym 5817 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[12]
.sym 5818 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[13]
.sym 5819 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[14]
.sym 5820 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[15]
.sym 5861 $auto$alumacc.cc:474:replace_alu$7643.C[24]
.sym 5898 $auto$alumacc.cc:474:replace_alu$7643.C[25]
.sym 5899 $false
.sym 5900 $false
.sym 5901 soc.cpu.count_cycle[24]
.sym 5902 $auto$alumacc.cc:474:replace_alu$7643.C[24]
.sym 5904 $auto$alumacc.cc:474:replace_alu$7643.C[26]
.sym 5905 $false
.sym 5906 $false
.sym 5907 soc.cpu.count_cycle[25]
.sym 5908 $auto$alumacc.cc:474:replace_alu$7643.C[25]
.sym 5910 $auto$alumacc.cc:474:replace_alu$7643.C[27]
.sym 5911 $false
.sym 5912 $false
.sym 5913 soc.cpu.count_cycle[26]
.sym 5914 $auto$alumacc.cc:474:replace_alu$7643.C[26]
.sym 5916 $auto$alumacc.cc:474:replace_alu$7643.C[28]
.sym 5917 $false
.sym 5918 $false
.sym 5919 soc.cpu.count_cycle[27]
.sym 5920 $auto$alumacc.cc:474:replace_alu$7643.C[27]
.sym 5922 $auto$alumacc.cc:474:replace_alu$7643.C[29]
.sym 5923 $false
.sym 5924 $false
.sym 5925 soc.cpu.count_cycle[28]
.sym 5926 $auto$alumacc.cc:474:replace_alu$7643.C[28]
.sym 5928 $auto$alumacc.cc:474:replace_alu$7643.C[30]
.sym 5929 $false
.sym 5930 $false
.sym 5931 soc.cpu.count_cycle[29]
.sym 5932 $auto$alumacc.cc:474:replace_alu$7643.C[29]
.sym 5934 $auto$alumacc.cc:474:replace_alu$7643.C[31]
.sym 5935 $false
.sym 5936 $false
.sym 5937 soc.cpu.count_cycle[30]
.sym 5938 $auto$alumacc.cc:474:replace_alu$7643.C[30]
.sym 5940 $auto$alumacc.cc:474:replace_alu$7643.C[32]
.sym 5941 $false
.sym 5942 $false
.sym 5943 soc.cpu.count_cycle[31]
.sym 5944 $auto$alumacc.cc:474:replace_alu$7643.C[31]
.sym 5945 $true
.sym 5946 clk_16mhz$2$2
.sym 5947 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 5948 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[16]
.sym 5949 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[17]
.sym 5950 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[18]
.sym 5951 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[19]
.sym 5952 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[20]
.sym 5953 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[21]
.sym 5954 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[22]
.sym 5955 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[23]
.sym 5996 $auto$alumacc.cc:474:replace_alu$7643.C[32]
.sym 6033 $auto$alumacc.cc:474:replace_alu$7643.C[33]
.sym 6034 $false
.sym 6035 $false
.sym 6036 soc.cpu.count_cycle[32]
.sym 6037 $auto$alumacc.cc:474:replace_alu$7643.C[32]
.sym 6039 $auto$alumacc.cc:474:replace_alu$7643.C[34]
.sym 6040 $false
.sym 6041 $false
.sym 6042 soc.cpu.count_cycle[33]
.sym 6043 $auto$alumacc.cc:474:replace_alu$7643.C[33]
.sym 6045 $auto$alumacc.cc:474:replace_alu$7643.C[35]
.sym 6046 $false
.sym 6047 $false
.sym 6048 soc.cpu.count_cycle[34]
.sym 6049 $auto$alumacc.cc:474:replace_alu$7643.C[34]
.sym 6051 $auto$alumacc.cc:474:replace_alu$7643.C[36]
.sym 6052 $false
.sym 6053 $false
.sym 6054 soc.cpu.count_cycle[35]
.sym 6055 $auto$alumacc.cc:474:replace_alu$7643.C[35]
.sym 6057 $auto$alumacc.cc:474:replace_alu$7643.C[37]
.sym 6058 $false
.sym 6059 $false
.sym 6060 soc.cpu.count_cycle[36]
.sym 6061 $auto$alumacc.cc:474:replace_alu$7643.C[36]
.sym 6063 $auto$alumacc.cc:474:replace_alu$7643.C[38]
.sym 6064 $false
.sym 6065 $false
.sym 6066 soc.cpu.count_cycle[37]
.sym 6067 $auto$alumacc.cc:474:replace_alu$7643.C[37]
.sym 6069 $auto$alumacc.cc:474:replace_alu$7643.C[39]
.sym 6070 $false
.sym 6071 $false
.sym 6072 soc.cpu.count_cycle[38]
.sym 6073 $auto$alumacc.cc:474:replace_alu$7643.C[38]
.sym 6075 $auto$alumacc.cc:474:replace_alu$7643.C[40]
.sym 6076 $false
.sym 6077 $false
.sym 6078 soc.cpu.count_cycle[39]
.sym 6079 $auto$alumacc.cc:474:replace_alu$7643.C[39]
.sym 6080 $true
.sym 6081 clk_16mhz$2$2
.sym 6082 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 6083 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[24]
.sym 6084 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[25]
.sym 6085 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[26]
.sym 6086 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[27]
.sym 6087 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[28]
.sym 6088 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[29]
.sym 6089 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[30]
.sym 6090 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[31]_new_inv_
.sym 6131 $auto$alumacc.cc:474:replace_alu$7643.C[40]
.sym 6168 $auto$alumacc.cc:474:replace_alu$7643.C[41]
.sym 6169 $false
.sym 6170 $false
.sym 6171 soc.cpu.count_cycle[40]
.sym 6172 $auto$alumacc.cc:474:replace_alu$7643.C[40]
.sym 6174 $auto$alumacc.cc:474:replace_alu$7643.C[42]
.sym 6175 $false
.sym 6176 $false
.sym 6177 soc.cpu.count_cycle[41]
.sym 6178 $auto$alumacc.cc:474:replace_alu$7643.C[41]
.sym 6180 $auto$alumacc.cc:474:replace_alu$7643.C[43]
.sym 6181 $false
.sym 6182 $false
.sym 6183 soc.cpu.count_cycle[42]
.sym 6184 $auto$alumacc.cc:474:replace_alu$7643.C[42]
.sym 6186 $auto$alumacc.cc:474:replace_alu$7643.C[44]
.sym 6187 $false
.sym 6188 $false
.sym 6189 soc.cpu.count_cycle[43]
.sym 6190 $auto$alumacc.cc:474:replace_alu$7643.C[43]
.sym 6192 $auto$alumacc.cc:474:replace_alu$7643.C[45]
.sym 6193 $false
.sym 6194 $false
.sym 6195 soc.cpu.count_cycle[44]
.sym 6196 $auto$alumacc.cc:474:replace_alu$7643.C[44]
.sym 6198 $auto$alumacc.cc:474:replace_alu$7643.C[46]
.sym 6199 $false
.sym 6200 $false
.sym 6201 soc.cpu.count_cycle[45]
.sym 6202 $auto$alumacc.cc:474:replace_alu$7643.C[45]
.sym 6204 $auto$alumacc.cc:474:replace_alu$7643.C[47]
.sym 6205 $false
.sym 6206 $false
.sym 6207 soc.cpu.count_cycle[46]
.sym 6208 $auto$alumacc.cc:474:replace_alu$7643.C[46]
.sym 6210 $auto$alumacc.cc:474:replace_alu$7643.C[48]
.sym 6211 $false
.sym 6212 $false
.sym 6213 soc.cpu.count_cycle[47]
.sym 6214 $auto$alumacc.cc:474:replace_alu$7643.C[47]
.sym 6215 $true
.sym 6216 clk_16mhz$2$2
.sym 6217 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 6218 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[11]_new_
.sym 6219 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18236_Y_new_inv_
.sym 6221 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18231_Y_new_inv_
.sym 6222 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[15]_new_
.sym 6223 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18235_Y_new_inv_
.sym 6224 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[16]_new_
.sym 6266 $auto$alumacc.cc:474:replace_alu$7643.C[48]
.sym 6303 $auto$alumacc.cc:474:replace_alu$7643.C[49]
.sym 6304 $false
.sym 6305 $false
.sym 6306 soc.cpu.count_cycle[48]
.sym 6307 $auto$alumacc.cc:474:replace_alu$7643.C[48]
.sym 6309 $auto$alumacc.cc:474:replace_alu$7643.C[50]
.sym 6310 $false
.sym 6311 $false
.sym 6312 soc.cpu.count_cycle[49]
.sym 6313 $auto$alumacc.cc:474:replace_alu$7643.C[49]
.sym 6315 $auto$alumacc.cc:474:replace_alu$7643.C[51]
.sym 6316 $false
.sym 6317 $false
.sym 6318 soc.cpu.count_cycle[50]
.sym 6319 $auto$alumacc.cc:474:replace_alu$7643.C[50]
.sym 6321 $auto$alumacc.cc:474:replace_alu$7643.C[52]
.sym 6322 $false
.sym 6323 $false
.sym 6324 soc.cpu.count_cycle[51]
.sym 6325 $auto$alumacc.cc:474:replace_alu$7643.C[51]
.sym 6327 $auto$alumacc.cc:474:replace_alu$7643.C[53]
.sym 6328 $false
.sym 6329 $false
.sym 6330 soc.cpu.count_cycle[52]
.sym 6331 $auto$alumacc.cc:474:replace_alu$7643.C[52]
.sym 6333 $auto$alumacc.cc:474:replace_alu$7643.C[54]
.sym 6334 $false
.sym 6335 $false
.sym 6336 soc.cpu.count_cycle[53]
.sym 6337 $auto$alumacc.cc:474:replace_alu$7643.C[53]
.sym 6339 $auto$alumacc.cc:474:replace_alu$7643.C[55]
.sym 6340 $false
.sym 6341 $false
.sym 6342 soc.cpu.count_cycle[54]
.sym 6343 $auto$alumacc.cc:474:replace_alu$7643.C[54]
.sym 6345 $auto$alumacc.cc:474:replace_alu$7643.C[56]
.sym 6346 $false
.sym 6347 $false
.sym 6348 soc.cpu.count_cycle[55]
.sym 6349 $auto$alumacc.cc:474:replace_alu$7643.C[55]
.sym 6350 $true
.sym 6351 clk_16mhz$2$2
.sym 6352 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 6353 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18226_Y_new_inv_
.sym 6354 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[20]_new_
.sym 6355 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[6]_new_
.sym 6356 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[19]_new_
.sym 6357 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18240_Y_new_inv_
.sym 6358 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18239_Y_new_inv_
.sym 6359 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[29]_new_
.sym 6360 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18249_Y_new_inv_
.sym 6401 $auto$alumacc.cc:474:replace_alu$7643.C[56]
.sym 6438 $auto$alumacc.cc:474:replace_alu$7643.C[57]
.sym 6439 $false
.sym 6440 $false
.sym 6441 soc.cpu.count_cycle[56]
.sym 6442 $auto$alumacc.cc:474:replace_alu$7643.C[56]
.sym 6444 $auto$alumacc.cc:474:replace_alu$7643.C[58]
.sym 6445 $false
.sym 6446 $false
.sym 6447 soc.cpu.count_cycle[57]
.sym 6448 $auto$alumacc.cc:474:replace_alu$7643.C[57]
.sym 6450 $auto$alumacc.cc:474:replace_alu$7643.C[59]
.sym 6451 $false
.sym 6452 $false
.sym 6453 soc.cpu.count_cycle[58]
.sym 6454 $auto$alumacc.cc:474:replace_alu$7643.C[58]
.sym 6456 $auto$alumacc.cc:474:replace_alu$7643.C[60]
.sym 6457 $false
.sym 6458 $false
.sym 6459 soc.cpu.count_cycle[59]
.sym 6460 $auto$alumacc.cc:474:replace_alu$7643.C[59]
.sym 6462 $auto$alumacc.cc:474:replace_alu$7643.C[61]
.sym 6463 $false
.sym 6464 $false
.sym 6465 soc.cpu.count_cycle[60]
.sym 6466 $auto$alumacc.cc:474:replace_alu$7643.C[60]
.sym 6468 $auto$alumacc.cc:474:replace_alu$7643.C[62]
.sym 6469 $false
.sym 6470 $false
.sym 6471 soc.cpu.count_cycle[61]
.sym 6472 $auto$alumacc.cc:474:replace_alu$7643.C[61]
.sym 6474 $auto$alumacc.cc:474:replace_alu$7643.C[63]
.sym 6475 $false
.sym 6476 $false
.sym 6477 soc.cpu.count_cycle[62]
.sym 6478 $auto$alumacc.cc:474:replace_alu$7643.C[62]
.sym 6481 $false
.sym 6482 $false
.sym 6483 soc.cpu.count_cycle[63]
.sym 6484 $auto$alumacc.cc:474:replace_alu$7643.C[63]
.sym 6485 $true
.sym 6486 clk_16mhz$2$2
.sym 6487 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 6488 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[3]_new_
.sym 6489 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18238_Y_new_inv_
.sym 6490 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18234_Y_new_inv_
.sym 6491 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18223_Y_new_inv_
.sym 6492 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[14]_new_
.sym 6495 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[18]_new_
.sym 6536 $true
.sym 6573 $auto$alumacc.cc:474:replace_alu$7406.C[1]
.sym 6575 soc.simpleuart.cfg_divider[1]
.sym 6576 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.sym 6579 $auto$alumacc.cc:474:replace_alu$7406.C[2]
.sym 6581 soc.simpleuart.cfg_divider[2]
.sym 6582 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.sym 6585 $auto$alumacc.cc:474:replace_alu$7406.C[3]
.sym 6587 soc.simpleuart.cfg_divider[3]
.sym 6588 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.sym 6591 $auto$alumacc.cc:474:replace_alu$7406.C[4]
.sym 6593 soc.simpleuart.cfg_divider[4]
.sym 6594 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.sym 6597 $auto$alumacc.cc:474:replace_alu$7406.C[5]
.sym 6599 soc.simpleuart.cfg_divider[5]
.sym 6600 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.sym 6603 $auto$alumacc.cc:474:replace_alu$7406.C[6]
.sym 6605 soc.simpleuart.cfg_divider[6]
.sym 6606 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.sym 6609 $auto$alumacc.cc:474:replace_alu$7406.C[7]
.sym 6611 soc.simpleuart.cfg_divider[7]
.sym 6612 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.sym 6615 $auto$alumacc.cc:474:replace_alu$7406.C[8]
.sym 6617 soc.simpleuart.cfg_divider[8]
.sym 6618 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.sym 6671 $auto$alumacc.cc:474:replace_alu$7406.C[8]
.sym 6708 $auto$alumacc.cc:474:replace_alu$7406.C[9]
.sym 6710 soc.simpleuart.cfg_divider[9]
.sym 6711 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.sym 6714 $auto$alumacc.cc:474:replace_alu$7406.C[10]
.sym 6716 soc.simpleuart.cfg_divider[10]
.sym 6717 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.sym 6720 $auto$alumacc.cc:474:replace_alu$7406.C[11]
.sym 6722 soc.simpleuart.cfg_divider[11]
.sym 6723 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.sym 6726 $auto$alumacc.cc:474:replace_alu$7406.C[12]
.sym 6728 soc.simpleuart.cfg_divider[12]
.sym 6729 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.sym 6732 $auto$alumacc.cc:474:replace_alu$7406.C[13]
.sym 6734 soc.simpleuart.cfg_divider[13]
.sym 6735 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.sym 6738 $auto$alumacc.cc:474:replace_alu$7406.C[14]
.sym 6740 soc.simpleuart.cfg_divider[14]
.sym 6741 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.sym 6744 $auto$alumacc.cc:474:replace_alu$7406.C[15]
.sym 6746 soc.simpleuart.cfg_divider[15]
.sym 6747 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.sym 6750 $auto$alumacc.cc:474:replace_alu$7406.C[16]
.sym 6752 soc.simpleuart.cfg_divider[16]
.sym 6753 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.sym 6806 $auto$alumacc.cc:474:replace_alu$7406.C[16]
.sym 6843 $auto$alumacc.cc:474:replace_alu$7406.C[17]
.sym 6845 soc.simpleuart.cfg_divider[17]
.sym 6846 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.sym 6849 $auto$alumacc.cc:474:replace_alu$7406.C[18]
.sym 6851 soc.simpleuart.cfg_divider[18]
.sym 6852 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.sym 6855 $auto$alumacc.cc:474:replace_alu$7406.C[19]
.sym 6857 soc.simpleuart.cfg_divider[19]
.sym 6858 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.sym 6861 $auto$alumacc.cc:474:replace_alu$7406.C[20]
.sym 6863 soc.simpleuart.cfg_divider[20]
.sym 6864 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.sym 6867 $auto$alumacc.cc:474:replace_alu$7406.C[21]
.sym 6869 soc.simpleuart.cfg_divider[21]
.sym 6870 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.sym 6873 $auto$alumacc.cc:474:replace_alu$7406.C[22]
.sym 6875 soc.simpleuart.cfg_divider[22]
.sym 6876 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.sym 6879 $auto$alumacc.cc:474:replace_alu$7406.C[23]
.sym 6881 soc.simpleuart.cfg_divider[23]
.sym 6882 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.sym 6885 $auto$alumacc.cc:474:replace_alu$7406.C[24]
.sym 6887 soc.simpleuart.cfg_divider[24]
.sym 6888 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.sym 6941 $auto$alumacc.cc:474:replace_alu$7406.C[24]
.sym 6978 $auto$alumacc.cc:474:replace_alu$7406.C[25]
.sym 6980 soc.simpleuart.cfg_divider[25]
.sym 6981 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.sym 6984 $auto$alumacc.cc:474:replace_alu$7406.C[26]
.sym 6986 soc.simpleuart.cfg_divider[26]
.sym 6987 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.sym 6990 $auto$alumacc.cc:474:replace_alu$7406.C[27]
.sym 6992 soc.simpleuart.cfg_divider[27]
.sym 6993 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.sym 6996 $auto$alumacc.cc:474:replace_alu$7406.C[28]
.sym 6998 soc.simpleuart.cfg_divider[28]
.sym 6999 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.sym 7002 $auto$alumacc.cc:474:replace_alu$7406.C[29]
.sym 7004 soc.simpleuart.cfg_divider[29]
.sym 7005 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.sym 7008 $auto$alumacc.cc:474:replace_alu$7406.C[30]
.sym 7010 soc.simpleuart.cfg_divider[30]
.sym 7011 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.sym 7014 $abc$72829$auto$alumacc.cc:491:replace_alu$7408[31]$2
.sym 7016 soc.simpleuart.cfg_divider[31]
.sym 7017 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.sym 7024 $abc$72829$auto$alumacc.cc:491:replace_alu$7408[31]$2
.sym 7076 $true
.sym 7113 soc.simpleuart.send_bitcnt[0]$2
.sym 7114 $false
.sym 7115 soc.simpleuart.send_bitcnt[0]
.sym 7116 $false
.sym 7117 $false
.sym 7119 $auto$alumacc.cc:474:replace_alu$7729.C[2]$2
.sym 7121 soc.simpleuart.send_bitcnt[1]
.sym 7122 $true$2
.sym 7125 $auto$alumacc.cc:474:replace_alu$7729.C[3]
.sym 7127 soc.simpleuart.send_bitcnt[2]
.sym 7128 $true$2
.sym 7129 $auto$alumacc.cc:474:replace_alu$7729.C[2]$2
.sym 7132 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 7133 soc.simpleuart.send_bitcnt[3]
.sym 7134 $abc$72829$new_n5993_
.sym 7135 $auto$alumacc.cc:474:replace_alu$7729.C[3]
.sym 7138 $false
.sym 7139 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 7140 soc.simpleuart.send_bitcnt[0]
.sym 7141 $abc$72829$new_n5993_
.sym 7150 $false
.sym 7151 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 7152 $abc$72829$techmap\soc.simpleuart.$procmux$5801_Y[2]
.sym 7153 $abc$72829$new_n5993_
.sym 7160 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133
.sym 7161 clk_16mhz$2$2
.sym 7162 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 7163 $abc$72829$auto$alumacc.cc:491:replace_alu$7403[31]
.sym 7164 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.sym 7165 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.sym 7166 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.sym 7167 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.sym 7168 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.sym 7169 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.sym 7170 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.sym 7249 reset_cnt[0]
.sym 7250 reset_cnt[1]
.sym 7251 reset_cnt[2]
.sym 7252 reset_cnt[3]
.sym 7261 $false
.sym 7262 soc.simpleuart.send_bitcnt[2]
.sym 7263 $false
.sym 7264 $auto$alumacc.cc:474:replace_alu$7729.C[2]
.sym 7285 soc.simpleuart.send_bitcnt[3]
.sym 7286 soc.simpleuart.send_bitcnt[2]
.sym 7287 soc.simpleuart.send_bitcnt[1]
.sym 7288 soc.simpleuart.send_bitcnt[0]
.sym 7291 $false
.sym 7292 reset_cnt[4]
.sym 7293 reset_cnt[5]
.sym 7294 $abc$72829$new_n4800_
.sym 7298 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.sym 7299 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.sym 7300 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.sym 7302 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.sym 7303 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.sym 7304 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.sym 7305 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.sym 7346 $false
.sym 7383 $auto$alumacc.cc:474:replace_alu$7589.C[1]
.sym 7385 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 7386 reset_cnt[0]
.sym 7389 $auto$alumacc.cc:474:replace_alu$7589.C[2]
.sym 7390 $false
.sym 7391 $false
.sym 7392 reset_cnt[1]
.sym 7393 $auto$alumacc.cc:474:replace_alu$7589.C[1]
.sym 7395 $auto$alumacc.cc:474:replace_alu$7589.C[3]
.sym 7396 $false
.sym 7397 $false
.sym 7398 reset_cnt[2]
.sym 7399 $auto$alumacc.cc:474:replace_alu$7589.C[2]
.sym 7401 $auto$alumacc.cc:474:replace_alu$7589.C[4]
.sym 7402 $false
.sym 7403 $false
.sym 7404 reset_cnt[3]
.sym 7405 $auto$alumacc.cc:474:replace_alu$7589.C[3]
.sym 7407 $auto$alumacc.cc:474:replace_alu$7589.C[5]
.sym 7408 $false
.sym 7409 $false
.sym 7410 reset_cnt[4]
.sym 7411 $auto$alumacc.cc:474:replace_alu$7589.C[4]
.sym 7414 $false
.sym 7415 $false
.sym 7416 reset_cnt[5]
.sym 7417 $auto$alumacc.cc:474:replace_alu$7589.C[5]
.sym 7426 $false
.sym 7427 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 7428 reset_cnt[0]
.sym 7429 $false
.sym 7430 $true
.sym 7431 clk_16mhz$2$2
.sym 7432 $false
.sym 7481 $true
.sym 7518 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[0]$2
.sym 7519 $false
.sym 7520 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[0]
.sym 7521 $false
.sym 7522 $false
.sym 7524 $auto$alumacc.cc:474:replace_alu$7571.C[2]
.sym 7526 $false
.sym 7527 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[1]
.sym 7530 $auto$alumacc.cc:474:replace_alu$7571.C[3]
.sym 7532 $false
.sym 7533 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[2]
.sym 7536 $auto$alumacc.cc:474:replace_alu$7571.C[4]
.sym 7538 $false
.sym 7539 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[3]
.sym 7542 $auto$alumacc.cc:474:replace_alu$7571.C[5]
.sym 7544 $false
.sym 7545 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[4]
.sym 7548 $auto$alumacc.cc:474:replace_alu$7571.C[6]
.sym 7550 $false
.sym 7551 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[5]
.sym 7554 $auto$alumacc.cc:474:replace_alu$7571.C[7]
.sym 7556 $false
.sym 7557 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[6]
.sym 7560 $auto$alumacc.cc:474:replace_alu$7571.C[8]
.sym 7562 $false
.sym 7563 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[7]
.sym 7616 $auto$alumacc.cc:474:replace_alu$7571.C[8]
.sym 7653 $auto$alumacc.cc:474:replace_alu$7571.C[9]
.sym 7655 $false
.sym 7656 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[8]
.sym 7659 $auto$alumacc.cc:474:replace_alu$7571.C[10]
.sym 7661 $false
.sym 7662 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[9]
.sym 7665 $auto$alumacc.cc:474:replace_alu$7571.C[11]
.sym 7667 $false
.sym 7668 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[10]
.sym 7671 $auto$alumacc.cc:474:replace_alu$7571.C[12]
.sym 7673 $false
.sym 7674 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[11]
.sym 7677 $auto$alumacc.cc:474:replace_alu$7571.C[13]
.sym 7679 $false
.sym 7680 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[12]
.sym 7683 $auto$alumacc.cc:474:replace_alu$7571.C[14]
.sym 7685 $false
.sym 7686 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[13]
.sym 7689 $auto$alumacc.cc:474:replace_alu$7571.C[15]
.sym 7691 $false
.sym 7692 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[14]
.sym 7695 $auto$alumacc.cc:474:replace_alu$7571.C[16]
.sym 7697 $false
.sym 7698 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[15]
.sym 7751 $auto$alumacc.cc:474:replace_alu$7571.C[16]
.sym 7788 $auto$alumacc.cc:474:replace_alu$7571.C[17]
.sym 7790 $false
.sym 7791 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[16]
.sym 7794 $auto$alumacc.cc:474:replace_alu$7571.C[18]
.sym 7796 $false
.sym 7797 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[17]
.sym 7800 $auto$alumacc.cc:474:replace_alu$7571.C[19]
.sym 7802 $false
.sym 7803 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[18]
.sym 7806 $auto$alumacc.cc:474:replace_alu$7571.C[20]
.sym 7808 $false
.sym 7809 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[19]
.sym 7812 $auto$alumacc.cc:474:replace_alu$7571.C[21]
.sym 7814 $false
.sym 7815 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[20]
.sym 7818 $auto$alumacc.cc:474:replace_alu$7571.C[22]
.sym 7820 $false
.sym 7821 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[21]
.sym 7824 $auto$alumacc.cc:474:replace_alu$7571.C[23]
.sym 7826 $false
.sym 7827 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[22]
.sym 7830 $auto$alumacc.cc:474:replace_alu$7571.C[24]
.sym 7832 $false
.sym 7833 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[23]
.sym 7886 $auto$alumacc.cc:474:replace_alu$7571.C[24]
.sym 7923 $auto$alumacc.cc:474:replace_alu$7571.C[25]
.sym 7925 $false
.sym 7926 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[24]
.sym 7929 $auto$alumacc.cc:474:replace_alu$7571.C[26]
.sym 7931 $false
.sym 7932 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[25]
.sym 7935 $auto$alumacc.cc:474:replace_alu$7571.C[27]
.sym 7937 $false
.sym 7938 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[26]
.sym 7941 $auto$alumacc.cc:474:replace_alu$7571.C[28]
.sym 7943 $false
.sym 7944 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[27]
.sym 7947 $auto$alumacc.cc:474:replace_alu$7571.C[29]
.sym 7949 $false
.sym 7950 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[28]
.sym 7953 $auto$alumacc.cc:474:replace_alu$7571.C[30]
.sym 7955 $false
.sym 7956 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[29]
.sym 7959 $auto$alumacc.cc:474:replace_alu$7571.C[31]
.sym 7961 $false
.sym 7962 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[30]
.sym 7965 $abc$72829$auto$alumacc.cc:491:replace_alu$7573[31]$2
.sym 7967 $false
.sym 7968 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[31]
.sym 7973 $abc$72829$auto$alumacc.cc:491:replace_alu$7578[31]
.sym 7977 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.sym 7978 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[0]
.sym 7980 pwm_connectorDB[2]
.sym 8062 $abc$72829$auto$alumacc.cc:491:replace_alu$7573[31]$2
.sym 8296 $false
.sym 8297 $false
.sym 8298 $false
.sym 8299 pwm_connectorIB[1]
.sym 8302 $false
.sym 8303 $false
.sym 8304 $false
.sym 8305 pwm_connectorIB[16]
.sym 8308 $false
.sym 8309 $false
.sym 8310 $false
.sym 8311 pwm_connectorIB[11]
.sym 8314 $false
.sym 8315 $false
.sym 8316 pwmIB.count_temp[0]
.sym 8317 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 8332 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 8333 $false
.sym 8334 pwmIB.count_temp[1]
.sym 8335 pwmIB.count_temp[0]
.sym 8342 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378
.sym 8343 clk_16mhz$2$2
.sym 8344 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 8421 $true
.sym 8458 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[0]$2
.sym 8459 $false
.sym 8460 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[0]
.sym 8461 $false
.sym 8462 $false
.sym 8464 $auto$alumacc.cc:474:replace_alu$7513.C[2]
.sym 8466 $false
.sym 8467 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[1]
.sym 8470 $auto$alumacc.cc:474:replace_alu$7513.C[3]
.sym 8472 $false
.sym 8473 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[2]
.sym 8476 $auto$alumacc.cc:474:replace_alu$7513.C[4]
.sym 8478 $false
.sym 8479 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[3]
.sym 8482 $auto$alumacc.cc:474:replace_alu$7513.C[5]
.sym 8484 $false
.sym 8485 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[4]
.sym 8488 $auto$alumacc.cc:474:replace_alu$7513.C[6]
.sym 8490 $false
.sym 8491 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[5]
.sym 8494 $auto$alumacc.cc:474:replace_alu$7513.C[7]
.sym 8496 $false
.sym 8497 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[6]
.sym 8500 $auto$alumacc.cc:474:replace_alu$7513.C[8]
.sym 8502 $false
.sym 8503 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[7]
.sym 8544 $auto$alumacc.cc:474:replace_alu$7513.C[8]
.sym 8581 $auto$alumacc.cc:474:replace_alu$7513.C[9]
.sym 8583 $false
.sym 8584 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[8]
.sym 8587 $auto$alumacc.cc:474:replace_alu$7513.C[10]
.sym 8589 $false
.sym 8590 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[9]
.sym 8593 $auto$alumacc.cc:474:replace_alu$7513.C[11]
.sym 8595 $false
.sym 8596 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[10]
.sym 8599 $auto$alumacc.cc:474:replace_alu$7513.C[12]
.sym 8601 $false
.sym 8602 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[11]
.sym 8605 $auto$alumacc.cc:474:replace_alu$7513.C[13]
.sym 8607 $false
.sym 8608 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[12]
.sym 8611 $auto$alumacc.cc:474:replace_alu$7513.C[14]
.sym 8613 $false
.sym 8614 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[13]
.sym 8617 $auto$alumacc.cc:474:replace_alu$7513.C[15]
.sym 8619 $false
.sym 8620 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[14]
.sym 8623 $auto$alumacc.cc:474:replace_alu$7513.C[16]
.sym 8625 $false
.sym 8626 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[15]
.sym 8667 $auto$alumacc.cc:474:replace_alu$7513.C[16]
.sym 8704 $auto$alumacc.cc:474:replace_alu$7513.C[17]
.sym 8706 $false
.sym 8707 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[16]
.sym 8710 $auto$alumacc.cc:474:replace_alu$7513.C[18]
.sym 8712 $false
.sym 8713 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[17]
.sym 8716 $auto$alumacc.cc:474:replace_alu$7513.C[19]
.sym 8718 $false
.sym 8719 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[18]
.sym 8722 $auto$alumacc.cc:474:replace_alu$7513.C[20]
.sym 8724 $false
.sym 8725 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[19]
.sym 8728 $auto$alumacc.cc:474:replace_alu$7513.C[21]
.sym 8730 $false
.sym 8731 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[20]
.sym 8734 $auto$alumacc.cc:474:replace_alu$7513.C[22]
.sym 8736 $false
.sym 8737 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[21]
.sym 8740 $auto$alumacc.cc:474:replace_alu$7513.C[23]
.sym 8742 $false
.sym 8743 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[22]
.sym 8746 $auto$alumacc.cc:474:replace_alu$7513.C[24]
.sym 8748 $false
.sym 8749 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[23]
.sym 8754 $abc$72829$auto$alumacc.cc:491:replace_alu$7520[31]
.sym 8755 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[3]
.sym 8756 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[6]
.sym 8757 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[2]
.sym 8758 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[7]
.sym 8759 $abc$72829$new_n5885_
.sym 8760 clock.counterO[1]
.sym 8761 clock.counterO[0]
.sym 8790 $auto$alumacc.cc:474:replace_alu$7513.C[24]
.sym 8827 $auto$alumacc.cc:474:replace_alu$7513.C[25]
.sym 8829 $false
.sym 8830 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[24]
.sym 8833 $auto$alumacc.cc:474:replace_alu$7513.C[26]
.sym 8835 $false
.sym 8836 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[25]
.sym 8839 $auto$alumacc.cc:474:replace_alu$7513.C[27]
.sym 8841 $false
.sym 8842 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[26]
.sym 8845 $auto$alumacc.cc:474:replace_alu$7513.C[28]
.sym 8847 $false
.sym 8848 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[27]
.sym 8851 $auto$alumacc.cc:474:replace_alu$7513.C[29]
.sym 8853 $false
.sym 8854 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[28]
.sym 8857 $auto$alumacc.cc:474:replace_alu$7513.C[30]
.sym 8859 $false
.sym 8860 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[29]
.sym 8863 $auto$alumacc.cc:474:replace_alu$7513.C[31]
.sym 8865 $false
.sym 8866 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[30]
.sym 8869 $abc$72829$auto$alumacc.cc:491:replace_alu$7515[31]$2
.sym 8871 $false
.sym 8872 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[31]
.sym 8877 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7530_new_inv_
.sym 8878 $abc$72829$new_n9589_
.sym 8879 $abc$72829$new_n5883_
.sym 8880 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[5]
.sym 8881 $abc$72829$new_n6362_
.sym 8882 $abc$72829$new_n9455_
.sym 8883 pwm_connectorIB[2]
.sym 8884 pwm_connectorIB[4]
.sym 8954 $abc$72829$auto$alumacc.cc:491:replace_alu$7515[31]$2
.sym 8957 soc.simpleuart.send_divcnt[5]
.sym 8958 soc.simpleuart.cfg_divider[5]
.sym 8959 soc.simpleuart.send_divcnt[4]
.sym 8960 soc.simpleuart.cfg_divider[4]
.sym 8963 $false
.sym 8964 $false
.sym 8965 $false
.sym 8966 soc.simpleuart.cfg_divider[4]
.sym 8969 $false
.sym 8970 $false
.sym 8971 $false
.sym 8972 soc.simpleuart.cfg_divider[5]
.sym 8975 $false
.sym 8976 $false
.sym 8977 $false
.sym 8978 pwm_connectorIB[4]
.sym 8987 $false
.sym 8988 $false
.sym 8989 $false
.sym 8990 pwm_connectorIB[8]
.sym 8993 $false
.sym 8994 $false
.sym 8995 $abc$72829$new_n5992_
.sym 8996 soc.simpleuart.send_divcnt[0]
.sym 8997 $true
.sym 8998 clk_16mhz$2$2
.sym 8999 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 9000 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[1]
.sym 9001 $abc$72829$new_n9467_
.sym 9002 $abc$72829$new_n6022_
.sym 9003 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[0]
.sym 9004 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[3]
.sym 9005 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[6]
.sym 9006 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[2]
.sym 9007 $abc$72829$new_n6004_
.sym 9036 $true
.sym 9073 $auto$alumacc.cc:474:replace_alu$7411.C[1]
.sym 9075 soc.simpleuart.send_divcnt[0]
.sym 9076 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[0]
.sym 9079 $auto$alumacc.cc:474:replace_alu$7411.C[2]
.sym 9081 soc.simpleuart.send_divcnt[1]
.sym 9082 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[1]
.sym 9085 $auto$alumacc.cc:474:replace_alu$7411.C[3]
.sym 9087 soc.simpleuart.send_divcnt[2]
.sym 9088 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[2]
.sym 9091 $auto$alumacc.cc:474:replace_alu$7411.C[4]
.sym 9093 soc.simpleuart.send_divcnt[3]
.sym 9094 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[3]
.sym 9097 $auto$alumacc.cc:474:replace_alu$7411.C[5]
.sym 9099 soc.simpleuart.send_divcnt[4]
.sym 9100 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[4]
.sym 9103 $auto$alumacc.cc:474:replace_alu$7411.C[6]
.sym 9105 soc.simpleuart.send_divcnt[5]
.sym 9106 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[5]
.sym 9109 $auto$alumacc.cc:474:replace_alu$7411.C[7]
.sym 9111 soc.simpleuart.send_divcnt[6]
.sym 9112 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[6]
.sym 9115 $auto$alumacc.cc:474:replace_alu$7411.C[8]
.sym 9117 soc.simpleuart.send_divcnt[7]
.sym 9118 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[7]
.sym 9123 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[9]_new_
.sym 9124 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[11]_new_
.sym 9125 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[10]
.sym 9126 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[9]
.sym 9127 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[8]
.sym 9128 $abc$72829$new_n6021_
.sym 9129 $abc$72829$new_n6020_
.sym 9130 $abc$72829$new_n9613_
.sym 9159 $auto$alumacc.cc:474:replace_alu$7411.C[8]
.sym 9196 $auto$alumacc.cc:474:replace_alu$7411.C[9]
.sym 9198 soc.simpleuart.send_divcnt[8]
.sym 9199 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[8]
.sym 9202 $auto$alumacc.cc:474:replace_alu$7411.C[10]
.sym 9204 soc.simpleuart.send_divcnt[9]
.sym 9205 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[9]
.sym 9208 $auto$alumacc.cc:474:replace_alu$7411.C[11]
.sym 9210 soc.simpleuart.send_divcnt[10]
.sym 9211 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[10]
.sym 9214 $auto$alumacc.cc:474:replace_alu$7411.C[12]
.sym 9216 soc.simpleuart.send_divcnt[11]
.sym 9217 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[11]
.sym 9220 $auto$alumacc.cc:474:replace_alu$7411.C[13]
.sym 9222 soc.simpleuart.send_divcnt[12]
.sym 9223 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[12]
.sym 9226 $auto$alumacc.cc:474:replace_alu$7411.C[14]
.sym 9228 soc.simpleuart.send_divcnt[13]
.sym 9229 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[13]
.sym 9232 $auto$alumacc.cc:474:replace_alu$7411.C[15]
.sym 9234 soc.simpleuart.send_divcnt[14]
.sym 9235 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[14]
.sym 9238 $auto$alumacc.cc:474:replace_alu$7411.C[16]
.sym 9240 soc.simpleuart.send_divcnt[15]
.sym 9241 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[15]
.sym 9246 $abc$72829$new_n9598_
.sym 9247 $abc$72829$new_n9472_
.sym 9248 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[17]
.sym 9249 $abc$72829$new_n6016_
.sym 9250 $abc$72829$new_n4796_
.sym 9251 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[18]
.sym 9252 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[5]_new_
.sym 9253 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[16]
.sym 9282 $auto$alumacc.cc:474:replace_alu$7411.C[16]
.sym 9319 $auto$alumacc.cc:474:replace_alu$7411.C[17]
.sym 9321 soc.simpleuart.send_divcnt[16]
.sym 9322 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[16]
.sym 9325 $auto$alumacc.cc:474:replace_alu$7411.C[18]
.sym 9327 soc.simpleuart.send_divcnt[17]
.sym 9328 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[17]
.sym 9331 $auto$alumacc.cc:474:replace_alu$7411.C[19]
.sym 9333 soc.simpleuart.send_divcnt[18]
.sym 9334 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[18]
.sym 9337 $auto$alumacc.cc:474:replace_alu$7411.C[20]
.sym 9339 soc.simpleuart.send_divcnt[19]
.sym 9340 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[19]
.sym 9343 $auto$alumacc.cc:474:replace_alu$7411.C[21]
.sym 9345 soc.simpleuart.send_divcnt[20]
.sym 9346 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[20]
.sym 9349 $auto$alumacc.cc:474:replace_alu$7411.C[22]
.sym 9351 soc.simpleuart.send_divcnt[21]
.sym 9352 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[21]
.sym 9355 $auto$alumacc.cc:474:replace_alu$7411.C[23]
.sym 9357 soc.simpleuart.send_divcnt[22]
.sym 9358 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[22]
.sym 9361 $auto$alumacc.cc:474:replace_alu$7411.C[24]
.sym 9363 soc.simpleuart.send_divcnt[23]
.sym 9364 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[23]
.sym 9369 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[24]
.sym 9370 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[21]
.sym 9371 $abc$72829$new_n6014_
.sym 9372 $abc$72829$new_n9614_
.sym 9373 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[0]_new_
.sym 9374 $abc$72829$new_n9611_
.sym 9375 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[26]
.sym 9376 $abc$72829$new_n6018_
.sym 9405 $auto$alumacc.cc:474:replace_alu$7411.C[24]
.sym 9442 $auto$alumacc.cc:474:replace_alu$7411.C[25]
.sym 9444 soc.simpleuart.send_divcnt[24]
.sym 9445 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[24]
.sym 9448 $auto$alumacc.cc:474:replace_alu$7411.C[26]
.sym 9450 soc.simpleuart.send_divcnt[25]
.sym 9451 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[25]
.sym 9454 $auto$alumacc.cc:474:replace_alu$7411.C[27]
.sym 9456 soc.simpleuart.send_divcnt[26]
.sym 9457 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[26]
.sym 9460 $auto$alumacc.cc:474:replace_alu$7411.C[28]
.sym 9462 soc.simpleuart.send_divcnt[27]
.sym 9463 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[27]
.sym 9466 $auto$alumacc.cc:474:replace_alu$7411.C[29]
.sym 9468 soc.simpleuart.send_divcnt[28]
.sym 9469 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[28]
.sym 9472 $auto$alumacc.cc:474:replace_alu$7411.C[30]
.sym 9474 soc.simpleuart.send_divcnt[29]
.sym 9475 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[29]
.sym 9478 $auto$alumacc.cc:474:replace_alu$7411.C[31]
.sym 9480 soc.simpleuart.send_divcnt[30]
.sym 9481 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[30]
.sym 9484 $abc$72829$auto$alumacc.cc:491:replace_alu$7413[31]$2
.sym 9486 soc.simpleuart.send_divcnt[31]
.sym 9487 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[31]
.sym 9492 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[4]_new_
.sym 9493 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[23]
.sym 9494 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[22]
.sym 9496 $abc$72829$auto$rtlil.cc:1847:ReduceAnd$7419_new_
.sym 9497 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[30]
.sym 9498 soc.simpleuart.cfg_divider[2]
.sym 9499 soc.simpleuart.cfg_divider[4]
.sym 9569 $abc$72829$auto$alumacc.cc:491:replace_alu$7413[31]$2
.sym 9572 $abc$72829$new_n4798_
.sym 9573 $abc$72829$new_n4797_
.sym 9574 $abc$72829$new_n4796_
.sym 9575 $abc$72829$new_n4795_
.sym 9578 $false
.sym 9579 $false
.sym 9580 $false
.sym 9581 soc.simpleuart.cfg_divider[28]
.sym 9584 clock.counterI[10]
.sym 9585 clock.counterI[9]
.sym 9586 clock.counterI[8]
.sym 9587 clock.counterI[7]
.sym 9590 clock.counterI[22]
.sym 9591 clock.counterI[21]
.sym 9592 clock.counterI[20]
.sym 9593 clock.counterI[19]
.sym 9596 $false
.sym 9597 $false
.sym 9598 $false
.sym 9599 soc.simpleuart.cfg_divider[27]
.sym 9602 clock.counterI[18]
.sym 9603 clock.counterI[17]
.sym 9604 clock.counterI[16]
.sym 9605 clock.counterI[15]
.sym 9608 clock.counterI[14]
.sym 9609 clock.counterI[13]
.sym 9610 clock.counterI[12]
.sym 9611 clock.counterI[11]
.sym 9616 $auto$alumacc.cc:474:replace_alu$7723.C[1]
.sym 9617 $auto$alumacc.cc:474:replace_alu$7723.C[2]
.sym 9618 $abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 9620 $abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][1]_new_inv_
.sym 9621 $abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[2]
.sym 9689 clock.counterI[2]
.sym 9690 clock.counterI[1]
.sym 9691 clock.counterI[0]
.sym 9692 clock.counterI[31]
.sym 9695 $false
.sym 9696 $false
.sym 9697 $false
.sym 9698 soc.simpleuart.cfg_divider[31]
.sym 9701 $false
.sym 9702 $false
.sym 9703 $abc$72829$new_n4794_
.sym 9704 $abc$72829$new_n4789_
.sym 9707 $false
.sym 9708 $false
.sym 9709 $false
.sym 9710 $false
.sym 9713 clock.counterI[26]
.sym 9714 clock.counterI[25]
.sym 9715 clock.counterI[24]
.sym 9716 clock.counterI[23]
.sym 9719 clock.counterI[30]
.sym 9720 clock.counterI[29]
.sym 9721 clock.counterI[28]
.sym 9722 clock.counterI[27]
.sym 9725 $abc$72829$new_n4793_
.sym 9726 $abc$72829$new_n4792_
.sym 9727 $abc$72829$new_n4791_
.sym 9728 $abc$72829$new_n4790_
.sym 9731 $false
.sym 9732 $false
.sym 9733 clock.counterI[1]
.sym 9734 clock.counterI[0]
.sym 9735 $true
.sym 9736 clk_16mhz$2$2
.sym 9737 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 9738 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[7]_new_inv_
.sym 9739 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[19]_new_inv_
.sym 9740 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[16]_new_inv_
.sym 9742 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[20]
.sym 9743 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[16]
.sym 9745 soc.simpleuart.cfg_divider[5]
.sym 9830 $false
.sym 9831 soc.cpu.pcpi_div.outsign
.sym 9832 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[13]
.sym 9833 soc.cpu.pcpi_div.quotient[13]
.sym 9836 $false
.sym 9837 soc.cpu.pcpi_div.outsign
.sym 9838 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[18]
.sym 9839 soc.cpu.pcpi_div.quotient[18]
.sym 9842 $false
.sym 9843 $false
.sym 9844 $false
.sym 9845 soc.cpu.pcpi_div.quotient[19]
.sym 9854 $false
.sym 9855 $false
.sym 9856 $false
.sym 9857 soc.cpu.pcpi_div.quotient[18]
.sym 9862 $auto$alumacc.cc:474:replace_alu$7714.C[1]
.sym 9863 $auto$alumacc.cc:474:replace_alu$7714.C[2]
.sym 9864 $abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[3]
.sym 9865 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 9866 $abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[1]
.sym 9867 soc.spimemio.xfer.dummy_count[1]
.sym 9868 soc.spimemio.xfer.dummy_count[3]
.sym 9935 $false
.sym 9936 $false
.sym 9937 $false
.sym 9938 soc.cpu.pcpi_div.quotient[13]
.sym 9947 $false
.sym 9948 $false
.sym 9949 resetn$2
.sym 9950 $abc$72829$new_n5992_
.sym 9953 $false
.sym 9954 $false
.sym 9955 $false
.sym 9956 soc.cpu.pcpi_div.quotient[27]
.sym 9959 $false
.sym 9960 $false
.sym 9961 $false
.sym 9962 soc.cpu.pcpi_div.quotient[7]
.sym 9965 $false
.sym 9966 $false
.sym 9967 $abc$72829$auto$alumacc.cc:491:replace_alu$7413[31]
.sym 9968 $abc$72829$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.sym 9971 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 9972 $abc$72829$new_n5993_
.sym 9973 $abc$72829$auto$rtlil.cc:1847:ReduceAnd$7419_new_
.sym 9974 $abc$72829$new_n6028_
.sym 9984 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[4]
.sym 9985 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[14]
.sym 9986 $abc$72829$new_n7648_
.sym 9987 $abc$72829$new_n7647_
.sym 9988 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[4]_new_inv_
.sym 9989 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[3]
.sym 9990 soc.spimemio.xfer.obuffer[0]
.sym 9991 soc.spimemio.xfer.obuffer[1]
.sym 10020 $true
.sym 10057 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[0]$2
.sym 10058 $false
.sym 10059 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[0]
.sym 10060 $false
.sym 10061 $false
.sym 10063 $auto$alumacc.cc:474:replace_alu$7705.C[2]
.sym 10065 $false
.sym 10066 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[1]
.sym 10069 $auto$alumacc.cc:474:replace_alu$7705.C[3]
.sym 10070 $false
.sym 10071 $false
.sym 10072 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[2]
.sym 10073 $auto$alumacc.cc:474:replace_alu$7705.C[2]
.sym 10075 $auto$alumacc.cc:474:replace_alu$7705.C[4]
.sym 10076 $false
.sym 10077 $false
.sym 10078 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[3]
.sym 10079 $auto$alumacc.cc:474:replace_alu$7705.C[3]
.sym 10081 $auto$alumacc.cc:474:replace_alu$7705.C[5]
.sym 10082 $false
.sym 10083 $false
.sym 10084 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[4]
.sym 10085 $auto$alumacc.cc:474:replace_alu$7705.C[4]
.sym 10087 $auto$alumacc.cc:474:replace_alu$7705.C[6]
.sym 10088 $false
.sym 10089 $false
.sym 10090 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[5]
.sym 10091 $auto$alumacc.cc:474:replace_alu$7705.C[5]
.sym 10093 $auto$alumacc.cc:474:replace_alu$7705.C[7]
.sym 10094 $false
.sym 10095 $false
.sym 10096 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[6]
.sym 10097 $auto$alumacc.cc:474:replace_alu$7705.C[6]
.sym 10099 $auto$alumacc.cc:474:replace_alu$7705.C[8]
.sym 10100 $false
.sym 10101 $false
.sym 10102 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[7]
.sym 10103 $auto$alumacc.cc:474:replace_alu$7705.C[7]
.sym 10107 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[15]_new_inv_
.sym 10108 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[11]
.sym 10109 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[11]_new_inv_
.sym 10110 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[15]
.sym 10111 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[12]
.sym 10112 soc.cpu.pcpi_div.quotient[30]
.sym 10113 soc.cpu.pcpi_div.quotient[11]
.sym 10114 soc.cpu.pcpi_div.quotient[15]
.sym 10143 $auto$alumacc.cc:474:replace_alu$7705.C[8]
.sym 10180 $auto$alumacc.cc:474:replace_alu$7705.C[9]
.sym 10181 $false
.sym 10182 $false
.sym 10183 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[8]
.sym 10184 $auto$alumacc.cc:474:replace_alu$7705.C[8]
.sym 10186 $auto$alumacc.cc:474:replace_alu$7705.C[10]
.sym 10187 $false
.sym 10188 $false
.sym 10189 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[9]
.sym 10190 $auto$alumacc.cc:474:replace_alu$7705.C[9]
.sym 10192 $auto$alumacc.cc:474:replace_alu$7705.C[11]
.sym 10193 $false
.sym 10194 $false
.sym 10195 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[10]
.sym 10196 $auto$alumacc.cc:474:replace_alu$7705.C[10]
.sym 10198 $auto$alumacc.cc:474:replace_alu$7705.C[12]
.sym 10199 $false
.sym 10200 $false
.sym 10201 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[11]
.sym 10202 $auto$alumacc.cc:474:replace_alu$7705.C[11]
.sym 10204 $auto$alumacc.cc:474:replace_alu$7705.C[13]
.sym 10205 $false
.sym 10206 $false
.sym 10207 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[12]
.sym 10208 $auto$alumacc.cc:474:replace_alu$7705.C[12]
.sym 10210 $auto$alumacc.cc:474:replace_alu$7705.C[14]
.sym 10211 $false
.sym 10212 $false
.sym 10213 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[13]
.sym 10214 $auto$alumacc.cc:474:replace_alu$7705.C[13]
.sym 10216 $auto$alumacc.cc:474:replace_alu$7705.C[15]
.sym 10217 $false
.sym 10218 $false
.sym 10219 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[14]
.sym 10220 $auto$alumacc.cc:474:replace_alu$7705.C[14]
.sym 10222 $auto$alumacc.cc:474:replace_alu$7705.C[16]
.sym 10223 $false
.sym 10224 $false
.sym 10225 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[15]
.sym 10226 $auto$alumacc.cc:474:replace_alu$7705.C[15]
.sym 10230 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[23]
.sym 10231 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[30]_new_inv_
.sym 10232 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[22]_new_inv_
.sym 10234 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[22]
.sym 10235 soc.spimemio.xfer.xfer_rd
.sym 10236 soc.spimemio.xfer.xfer_tag[1]
.sym 10237 soc.spimemio.xfer.xfer_tag[3]
.sym 10266 $auto$alumacc.cc:474:replace_alu$7705.C[16]
.sym 10303 $auto$alumacc.cc:474:replace_alu$7705.C[17]
.sym 10304 $false
.sym 10305 $false
.sym 10306 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[16]
.sym 10307 $auto$alumacc.cc:474:replace_alu$7705.C[16]
.sym 10309 $auto$alumacc.cc:474:replace_alu$7705.C[18]
.sym 10310 $false
.sym 10311 $false
.sym 10312 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[17]
.sym 10313 $auto$alumacc.cc:474:replace_alu$7705.C[17]
.sym 10315 $auto$alumacc.cc:474:replace_alu$7705.C[19]
.sym 10316 $false
.sym 10317 $false
.sym 10318 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[18]
.sym 10319 $auto$alumacc.cc:474:replace_alu$7705.C[18]
.sym 10321 $auto$alumacc.cc:474:replace_alu$7705.C[20]
.sym 10322 $false
.sym 10323 $false
.sym 10324 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[19]
.sym 10325 $auto$alumacc.cc:474:replace_alu$7705.C[19]
.sym 10327 $auto$alumacc.cc:474:replace_alu$7705.C[21]
.sym 10328 $false
.sym 10329 $false
.sym 10330 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[20]
.sym 10331 $auto$alumacc.cc:474:replace_alu$7705.C[20]
.sym 10333 $auto$alumacc.cc:474:replace_alu$7705.C[22]
.sym 10334 $false
.sym 10335 $false
.sym 10336 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[21]
.sym 10337 $auto$alumacc.cc:474:replace_alu$7705.C[21]
.sym 10339 $auto$alumacc.cc:474:replace_alu$7705.C[23]
.sym 10340 $false
.sym 10341 $false
.sym 10342 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[22]
.sym 10343 $auto$alumacc.cc:474:replace_alu$7705.C[22]
.sym 10345 $auto$alumacc.cc:474:replace_alu$7705.C[24]
.sym 10346 $false
.sym 10347 $false
.sym 10348 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[23]
.sym 10349 $auto$alumacc.cc:474:replace_alu$7705.C[23]
.sym 10355 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[30]
.sym 10356 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[24]
.sym 10357 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[25]
.sym 10360 pin_8$2
.sym 10389 $auto$alumacc.cc:474:replace_alu$7705.C[24]
.sym 10426 $auto$alumacc.cc:474:replace_alu$7705.C[25]
.sym 10427 $false
.sym 10428 $false
.sym 10429 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[24]
.sym 10430 $auto$alumacc.cc:474:replace_alu$7705.C[24]
.sym 10432 $auto$alumacc.cc:474:replace_alu$7705.C[26]
.sym 10433 $false
.sym 10434 $false
.sym 10435 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[25]
.sym 10436 $auto$alumacc.cc:474:replace_alu$7705.C[25]
.sym 10438 $auto$alumacc.cc:474:replace_alu$7705.C[27]
.sym 10439 $false
.sym 10440 $false
.sym 10441 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[26]
.sym 10442 $auto$alumacc.cc:474:replace_alu$7705.C[26]
.sym 10444 $auto$alumacc.cc:474:replace_alu$7705.C[28]
.sym 10445 $false
.sym 10446 $false
.sym 10447 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[27]
.sym 10448 $auto$alumacc.cc:474:replace_alu$7705.C[27]
.sym 10450 $auto$alumacc.cc:474:replace_alu$7705.C[29]
.sym 10451 $false
.sym 10452 $false
.sym 10453 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[28]
.sym 10454 $auto$alumacc.cc:474:replace_alu$7705.C[28]
.sym 10456 $auto$alumacc.cc:474:replace_alu$7705.C[30]
.sym 10457 $false
.sym 10458 $false
.sym 10459 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[29]
.sym 10460 $auto$alumacc.cc:474:replace_alu$7705.C[29]
.sym 10462 $auto$alumacc.cc:474:replace_alu$7705.C[31]
.sym 10463 $false
.sym 10464 $false
.sym 10465 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[30]
.sym 10466 $auto$alumacc.cc:474:replace_alu$7705.C[30]
.sym 10469 soc.cpu.pcpi_div.outsign
.sym 10470 soc.cpu.pcpi_div.quotient[31]
.sym 10471 $false
.sym 10472 $auto$alumacc.cc:474:replace_alu$7705.C[31]
.sym 10477 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[8]_new_
.sym 10481 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18228_Y_new_inv_
.sym 10550 soc.cpu.instr_rdcycle
.sym 10551 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 10552 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18231_Y_new_inv_
.sym 10553 soc.cpu.count_cycle[11]
.sym 10556 $false
.sym 10557 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32869_new_inv_
.sym 10558 soc.cpu.instr_rdcycleh
.sym 10559 soc.cpu.count_cycle[48]
.sym 10568 $false
.sym 10569 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32889_new_inv_
.sym 10570 soc.cpu.instr_rdcycleh
.sym 10571 soc.cpu.count_cycle[43]
.sym 10574 soc.cpu.instr_rdcycle
.sym 10575 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 10576 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18235_Y_new_inv_
.sym 10577 soc.cpu.count_cycle[15]
.sym 10580 $false
.sym 10581 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32873_new_inv_
.sym 10582 soc.cpu.instr_rdcycleh
.sym 10583 soc.cpu.count_cycle[47]
.sym 10586 soc.cpu.instr_rdcycle
.sym 10587 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 10588 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18236_Y_new_inv_
.sym 10589 soc.cpu.count_cycle[16]
.sym 10600 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18237_Y_new_inv_
.sym 10601 $abc$72829$new_n8688_
.sym 10602 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[17]_new_
.sym 10603 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[28]_new_
.sym 10604 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18248_Y_new_inv_
.sym 10606 soc.cpu.count_cycle[1]
.sym 10673 $false
.sym 10674 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32909_new_inv_
.sym 10675 soc.cpu.instr_rdcycleh
.sym 10676 soc.cpu.count_cycle[38]
.sym 10679 soc.cpu.instr_rdcycle
.sym 10680 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 10681 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18240_Y_new_inv_
.sym 10682 soc.cpu.count_cycle[20]
.sym 10685 soc.cpu.instr_rdcycle
.sym 10686 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 10687 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18226_Y_new_inv_
.sym 10688 soc.cpu.count_cycle[6]
.sym 10691 soc.cpu.instr_rdcycle
.sym 10692 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 10693 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18239_Y_new_inv_
.sym 10694 soc.cpu.count_cycle[19]
.sym 10697 $false
.sym 10698 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32853_new_inv_
.sym 10699 soc.cpu.instr_rdcycleh
.sym 10700 soc.cpu.count_cycle[52]
.sym 10703 $false
.sym 10704 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32857_new_inv_
.sym 10705 soc.cpu.instr_rdcycleh
.sym 10706 soc.cpu.count_cycle[51]
.sym 10709 soc.cpu.instr_rdcycle
.sym 10710 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 10711 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18249_Y_new_inv_
.sym 10712 soc.cpu.count_cycle[29]
.sym 10715 $false
.sym 10716 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32817_new_inv_
.sym 10717 soc.cpu.instr_rdcycleh
.sym 10718 soc.cpu.count_cycle[61]
.sym 10722 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18242_Y_new_inv_
.sym 10725 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18233_Y_new_inv_
.sym 10726 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[22]_new_
.sym 10727 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[13]_new_
.sym 10728 $abc$72829$new_n8488_
.sym 10729 soc.simpleuart.send_pattern[5]
.sym 10796 soc.cpu.instr_rdcycle
.sym 10797 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 10798 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18223_Y_new_inv_
.sym 10799 soc.cpu.count_cycle[3]
.sym 10802 $false
.sym 10803 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32861_new_inv_
.sym 10804 soc.cpu.instr_rdcycleh
.sym 10805 soc.cpu.count_cycle[50]
.sym 10808 $false
.sym 10809 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32877_new_inv_
.sym 10810 soc.cpu.instr_rdcycleh
.sym 10811 soc.cpu.count_cycle[46]
.sym 10814 $false
.sym 10815 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32921_new_inv_
.sym 10816 soc.cpu.instr_rdcycleh
.sym 10817 soc.cpu.count_cycle[35]
.sym 10820 soc.cpu.instr_rdcycle
.sym 10821 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 10822 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18234_Y_new_inv_
.sym 10823 soc.cpu.count_cycle[14]
.sym 10838 soc.cpu.instr_rdcycle
.sym 10839 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 10840 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18238_Y_new_inv_
.sym 10841 soc.cpu.count_cycle[18]
.sym 10845 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.sym 10846 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.sym 10847 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18221_Y_new_inv_
.sym 10848 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18247_Y_new_inv_
.sym 10849 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[27]_new_
.sym 10850 $abc$72829$new_n8678_
.sym 10851 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.sym 10852 $abc$72829$new_n8384_
.sym 10881 $true
.sym 10918 $auto$alumacc.cc:474:replace_alu$7401.C[1]
.sym 10920 soc.simpleuart.cfg_divider[0]
.sym 10921 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[0]
.sym 10924 $auto$alumacc.cc:474:replace_alu$7401.C[2]
.sym 10926 soc.simpleuart.cfg_divider[1]
.sym 10927 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[1]
.sym 10930 $auto$alumacc.cc:474:replace_alu$7401.C[3]
.sym 10932 soc.simpleuart.cfg_divider[2]
.sym 10933 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[2]
.sym 10936 $auto$alumacc.cc:474:replace_alu$7401.C[4]
.sym 10938 soc.simpleuart.cfg_divider[3]
.sym 10939 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.sym 10942 $auto$alumacc.cc:474:replace_alu$7401.C[5]
.sym 10944 soc.simpleuart.cfg_divider[4]
.sym 10945 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.sym 10948 $auto$alumacc.cc:474:replace_alu$7401.C[6]
.sym 10950 soc.simpleuart.cfg_divider[5]
.sym 10951 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[5]
.sym 10954 $auto$alumacc.cc:474:replace_alu$7401.C[7]
.sym 10956 soc.simpleuart.cfg_divider[6]
.sym 10957 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[6]
.sym 10960 $auto$alumacc.cc:474:replace_alu$7401.C[8]
.sym 10962 soc.simpleuart.cfg_divider[7]
.sym 10963 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[7]
.sym 10968 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.sym 10969 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32909_new_inv_
.sym 10970 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.sym 10972 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32921_new_inv_
.sym 10973 soc.simpleuart.send_pattern[6]
.sym 10974 soc.simpleuart.send_pattern[7]
.sym 10975 soc.simpleuart.send_pattern[8]
.sym 11004 $auto$alumacc.cc:474:replace_alu$7401.C[8]
.sym 11041 $auto$alumacc.cc:474:replace_alu$7401.C[9]
.sym 11043 soc.simpleuart.cfg_divider[8]
.sym 11044 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.sym 11047 $auto$alumacc.cc:474:replace_alu$7401.C[10]
.sym 11049 soc.simpleuart.cfg_divider[9]
.sym 11050 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.sym 11053 $auto$alumacc.cc:474:replace_alu$7401.C[11]
.sym 11055 soc.simpleuart.cfg_divider[10]
.sym 11056 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.sym 11059 $auto$alumacc.cc:474:replace_alu$7401.C[12]
.sym 11061 soc.simpleuart.cfg_divider[11]
.sym 11062 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[11]
.sym 11065 $auto$alumacc.cc:474:replace_alu$7401.C[13]
.sym 11067 soc.simpleuart.cfg_divider[12]
.sym 11068 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[12]
.sym 11071 $auto$alumacc.cc:474:replace_alu$7401.C[14]
.sym 11073 soc.simpleuart.cfg_divider[13]
.sym 11074 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[13]
.sym 11077 $auto$alumacc.cc:474:replace_alu$7401.C[15]
.sym 11079 soc.simpleuart.cfg_divider[14]
.sym 11080 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[14]
.sym 11083 $auto$alumacc.cc:474:replace_alu$7401.C[16]
.sym 11085 soc.simpleuart.cfg_divider[15]
.sym 11086 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.sym 11091 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32901_new_inv_
.sym 11092 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32877_new_inv_
.sym 11093 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32889_new_inv_
.sym 11094 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[15]
.sym 11095 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32881_new_inv_
.sym 11096 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.sym 11097 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32873_new_inv_
.sym 11098 soc.cpu.count_instr[1]
.sym 11127 $auto$alumacc.cc:474:replace_alu$7401.C[16]
.sym 11164 $auto$alumacc.cc:474:replace_alu$7401.C[17]
.sym 11166 soc.simpleuart.cfg_divider[16]
.sym 11167 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[16]
.sym 11170 $auto$alumacc.cc:474:replace_alu$7401.C[18]
.sym 11172 soc.simpleuart.cfg_divider[17]
.sym 11173 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[17]
.sym 11176 $auto$alumacc.cc:474:replace_alu$7401.C[19]
.sym 11178 soc.simpleuart.cfg_divider[18]
.sym 11179 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.sym 11182 $auto$alumacc.cc:474:replace_alu$7401.C[20]
.sym 11184 soc.simpleuart.cfg_divider[19]
.sym 11185 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[19]
.sym 11188 $auto$alumacc.cc:474:replace_alu$7401.C[21]
.sym 11190 soc.simpleuart.cfg_divider[20]
.sym 11191 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[20]
.sym 11194 $auto$alumacc.cc:474:replace_alu$7401.C[22]
.sym 11196 soc.simpleuart.cfg_divider[21]
.sym 11197 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[21]
.sym 11200 $auto$alumacc.cc:474:replace_alu$7401.C[23]
.sym 11202 soc.simpleuart.cfg_divider[22]
.sym 11203 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.sym 11206 $auto$alumacc.cc:474:replace_alu$7401.C[24]
.sym 11208 soc.simpleuart.cfg_divider[23]
.sym 11209 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.sym 11214 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32857_new_inv_
.sym 11215 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32869_new_inv_
.sym 11216 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32865_new_inv_
.sym 11217 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32861_new_inv_
.sym 11218 $abc$72829$techmap\soc.simpleuart.$procmux$5801_Y[1]
.sym 11219 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[26]_new_
.sym 11220 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32853_new_inv_
.sym 11221 soc.simpleuart.send_pattern[9]
.sym 11250 $auto$alumacc.cc:474:replace_alu$7401.C[24]
.sym 11287 $auto$alumacc.cc:474:replace_alu$7401.C[25]
.sym 11289 soc.simpleuart.cfg_divider[24]
.sym 11290 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.sym 11293 $auto$alumacc.cc:474:replace_alu$7401.C[26]
.sym 11295 soc.simpleuart.cfg_divider[25]
.sym 11296 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[25]
.sym 11299 $auto$alumacc.cc:474:replace_alu$7401.C[27]
.sym 11301 soc.simpleuart.cfg_divider[26]
.sym 11302 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[26]
.sym 11305 $auto$alumacc.cc:474:replace_alu$7401.C[28]
.sym 11307 soc.simpleuart.cfg_divider[27]
.sym 11308 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[27]
.sym 11311 $auto$alumacc.cc:474:replace_alu$7401.C[29]
.sym 11313 soc.simpleuart.cfg_divider[28]
.sym 11314 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[28]
.sym 11317 $auto$alumacc.cc:474:replace_alu$7401.C[30]
.sym 11319 soc.simpleuart.cfg_divider[29]
.sym 11320 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[29]
.sym 11323 $auto$alumacc.cc:474:replace_alu$7401.C[31]
.sym 11325 soc.simpleuart.cfg_divider[30]
.sym 11326 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[30]
.sym 11329 $abc$72829$auto$alumacc.cc:491:replace_alu$7403[31]$2
.sym 11331 soc.simpleuart.cfg_divider[31]
.sym 11332 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[31]
.sym 11337 $abc$72829$new_n8669_
.sym 11338 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32817_new_inv_
.sym 11339 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[4]
.sym 11340 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18246_Y_new_inv_
.sym 11342 pwm_connectorDB[7]
.sym 11343 pwm_connectorDB[6]
.sym 11344 pwm_connectorDB[0]
.sym 11414 $abc$72829$auto$alumacc.cc:491:replace_alu$7403[31]$2
.sym 11417 $false
.sym 11418 $false
.sym 11419 $false
.sym 11420 soc.simpleuart.recv_divcnt[27]
.sym 11423 $false
.sym 11424 $false
.sym 11425 $false
.sym 11426 soc.simpleuart.recv_divcnt[26]
.sym 11429 $false
.sym 11430 $false
.sym 11431 $false
.sym 11432 soc.simpleuart.recv_divcnt[12]
.sym 11435 $false
.sym 11436 $false
.sym 11437 $false
.sym 11438 soc.simpleuart.recv_divcnt[29]
.sym 11441 $false
.sym 11442 $false
.sym 11443 $false
.sym 11444 soc.simpleuart.recv_divcnt[21]
.sym 11447 $false
.sym 11448 $false
.sym 11449 $false
.sym 11450 soc.simpleuart.recv_divcnt[30]
.sym 11453 $false
.sym 11454 $false
.sym 11455 $false
.sym 11456 soc.simpleuart.recv_divcnt[6]
.sym 11460 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[3]
.sym 11461 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[18]
.sym 11462 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[9]
.sym 11463 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[10]
.sym 11464 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[8]
.sym 11465 pwm_connectorDB[14]
.sym 11466 pwm_connectorDB[8]
.sym 11467 pwm_connectorDB[13]
.sym 11534 $false
.sym 11535 $false
.sym 11536 $false
.sym 11537 soc.simpleuart.recv_divcnt[28]
.sym 11540 $false
.sym 11541 $false
.sym 11542 $false
.sym 11543 soc.simpleuart.recv_divcnt[19]
.sym 11546 $false
.sym 11547 $false
.sym 11548 $false
.sym 11549 soc.simpleuart.recv_divcnt[25]
.sym 11558 $false
.sym 11559 $false
.sym 11560 $false
.sym 11561 soc.simpleuart.recv_divcnt[14]
.sym 11564 $false
.sym 11565 $false
.sym 11566 $false
.sym 11567 soc.simpleuart.recv_divcnt[2]
.sym 11570 $false
.sym 11571 $false
.sym 11572 $false
.sym 11573 soc.simpleuart.recv_divcnt[7]
.sym 11576 $false
.sym 11577 $false
.sym 11578 $false
.sym 11579 soc.simpleuart.recv_divcnt[17]
.sym 11583 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[3]
.sym 11584 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[9]
.sym 11585 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[13]
.sym 11586 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[6]
.sym 11587 $abc$72829$new_n5915_
.sym 11588 $abc$72829$new_n5917_
.sym 11589 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[8]
.sym 11590 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[2]
.sym 11619 $true
.sym 11656 $auto$alumacc.cc:474:replace_alu$7576.C[1]
.sym 11658 pwmDB.count_temp[0]
.sym 11659 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[0]
.sym 11662 $auto$alumacc.cc:474:replace_alu$7576.C[2]
.sym 11664 pwmDB.count_temp[1]
.sym 11665 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[1]
.sym 11668 $auto$alumacc.cc:474:replace_alu$7576.C[3]
.sym 11670 pwmDB.count_temp[2]
.sym 11671 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[2]
.sym 11674 $auto$alumacc.cc:474:replace_alu$7576.C[4]
.sym 11676 pwmDB.count_temp[3]
.sym 11677 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[3]
.sym 11680 $auto$alumacc.cc:474:replace_alu$7576.C[5]
.sym 11682 pwmDB.count_temp[4]
.sym 11683 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[4]
.sym 11686 $auto$alumacc.cc:474:replace_alu$7576.C[6]
.sym 11688 pwmDB.count_temp[5]
.sym 11689 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[5]
.sym 11692 $auto$alumacc.cc:474:replace_alu$7576.C[7]
.sym 11694 pwmDB.count_temp[6]
.sym 11695 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[6]
.sym 11698 $auto$alumacc.cc:474:replace_alu$7576.C[8]
.sym 11700 pwmDB.count_temp[7]
.sym 11701 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[7]
.sym 11708 soc.simpleuart.recv_divcnt[2]
.sym 11709 soc.simpleuart.recv_divcnt[3]
.sym 11710 soc.simpleuart.recv_divcnt[4]
.sym 11711 soc.simpleuart.recv_divcnt[5]
.sym 11712 soc.simpleuart.recv_divcnt[6]
.sym 11713 soc.simpleuart.recv_divcnt[7]
.sym 11742 $auto$alumacc.cc:474:replace_alu$7576.C[8]
.sym 11779 $auto$alumacc.cc:474:replace_alu$7576.C[9]
.sym 11781 pwmDB.count_temp[8]
.sym 11782 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[8]
.sym 11785 $auto$alumacc.cc:474:replace_alu$7576.C[10]
.sym 11787 pwmDB.count_temp[9]
.sym 11788 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[9]
.sym 11791 $auto$alumacc.cc:474:replace_alu$7576.C[11]
.sym 11793 $false
.sym 11794 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[10]
.sym 11797 $auto$alumacc.cc:474:replace_alu$7576.C[12]
.sym 11799 $false
.sym 11800 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[11]
.sym 11803 $auto$alumacc.cc:474:replace_alu$7576.C[13]
.sym 11805 $false
.sym 11806 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[12]
.sym 11809 $auto$alumacc.cc:474:replace_alu$7576.C[14]
.sym 11811 $false
.sym 11812 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[13]
.sym 11815 $auto$alumacc.cc:474:replace_alu$7576.C[15]
.sym 11817 $false
.sym 11818 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[14]
.sym 11821 $auto$alumacc.cc:474:replace_alu$7576.C[16]
.sym 11823 $false
.sym 11824 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[15]
.sym 11829 soc.simpleuart.recv_divcnt[8]
.sym 11830 soc.simpleuart.recv_divcnt[9]
.sym 11831 soc.simpleuart.recv_divcnt[10]
.sym 11832 soc.simpleuart.recv_divcnt[11]
.sym 11833 soc.simpleuart.recv_divcnt[12]
.sym 11834 soc.simpleuart.recv_divcnt[13]
.sym 11835 soc.simpleuart.recv_divcnt[14]
.sym 11836 soc.simpleuart.recv_divcnt[15]
.sym 11865 $auto$alumacc.cc:474:replace_alu$7576.C[16]
.sym 11902 $auto$alumacc.cc:474:replace_alu$7576.C[17]
.sym 11904 $false
.sym 11905 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[16]
.sym 11908 $auto$alumacc.cc:474:replace_alu$7576.C[18]
.sym 11910 $false
.sym 11911 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[17]
.sym 11914 $auto$alumacc.cc:474:replace_alu$7576.C[19]
.sym 11916 $false
.sym 11917 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[18]
.sym 11920 $auto$alumacc.cc:474:replace_alu$7576.C[20]
.sym 11922 $false
.sym 11923 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[19]
.sym 11926 $auto$alumacc.cc:474:replace_alu$7576.C[21]
.sym 11928 $false
.sym 11929 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[20]
.sym 11932 $auto$alumacc.cc:474:replace_alu$7576.C[22]
.sym 11934 $false
.sym 11935 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[21]
.sym 11938 $auto$alumacc.cc:474:replace_alu$7576.C[23]
.sym 11940 $false
.sym 11941 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[22]
.sym 11944 $auto$alumacc.cc:474:replace_alu$7576.C[24]
.sym 11946 $false
.sym 11947 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[23]
.sym 11952 soc.simpleuart.recv_divcnt[16]
.sym 11953 soc.simpleuart.recv_divcnt[17]
.sym 11954 soc.simpleuart.recv_divcnt[18]
.sym 11955 soc.simpleuart.recv_divcnt[19]
.sym 11956 soc.simpleuart.recv_divcnt[20]
.sym 11957 soc.simpleuart.recv_divcnt[21]
.sym 11958 soc.simpleuart.recv_divcnt[22]
.sym 11959 soc.simpleuart.recv_divcnt[23]
.sym 11988 $auto$alumacc.cc:474:replace_alu$7576.C[24]
.sym 12025 $auto$alumacc.cc:474:replace_alu$7576.C[25]
.sym 12027 $false
.sym 12028 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[24]
.sym 12031 $auto$alumacc.cc:474:replace_alu$7576.C[26]
.sym 12033 $false
.sym 12034 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[25]
.sym 12037 $auto$alumacc.cc:474:replace_alu$7576.C[27]
.sym 12039 $false
.sym 12040 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[26]
.sym 12043 $auto$alumacc.cc:474:replace_alu$7576.C[28]
.sym 12045 $false
.sym 12046 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[27]
.sym 12049 $auto$alumacc.cc:474:replace_alu$7576.C[29]
.sym 12051 $false
.sym 12052 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[28]
.sym 12055 $auto$alumacc.cc:474:replace_alu$7576.C[30]
.sym 12057 $false
.sym 12058 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[29]
.sym 12061 $auto$alumacc.cc:474:replace_alu$7576.C[31]
.sym 12063 $false
.sym 12064 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[30]
.sym 12067 $abc$72829$auto$alumacc.cc:491:replace_alu$7578[31]$2
.sym 12069 $false
.sym 12070 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[31]
.sym 12075 soc.simpleuart.recv_divcnt[24]
.sym 12076 soc.simpleuart.recv_divcnt[25]
.sym 12077 soc.simpleuart.recv_divcnt[26]
.sym 12078 soc.simpleuart.recv_divcnt[27]
.sym 12079 soc.simpleuart.recv_divcnt[28]
.sym 12080 soc.simpleuart.recv_divcnt[29]
.sym 12081 soc.simpleuart.recv_divcnt[30]
.sym 12082 soc.simpleuart.recv_divcnt[31]
.sym 12152 $abc$72829$auto$alumacc.cc:491:replace_alu$7578[31]$2
.sym 12173 $false
.sym 12174 $false
.sym 12175 $false
.sym 12176 soc.simpleuart.recv_divcnt[20]
.sym 12179 $false
.sym 12180 $false
.sym 12181 $false
.sym 12182 pwm_connectorDB[0]
.sym 12191 soc.cpu.mem_wdata[2]
.sym 12192 $false
.sym 12193 $false
.sym 12194 $false
.sym 12195 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072
.sym 12196 clk_16mhz$2$2
.sym 12197 $false
.sym 12299 $abc$72829$procmux$6797_Y[7]_new_inv_
.sym 12302 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$9409[15]_new_
.sym 12303 writeEncoderD
.sym 12335 $true
.sym 12372 $auto$alumacc.cc:474:replace_alu$7518.C[1]
.sym 12374 pwmIB.count_temp[0]
.sym 12375 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[0]
.sym 12378 $auto$alumacc.cc:474:replace_alu$7518.C[2]
.sym 12380 pwmIB.count_temp[1]
.sym 12381 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[1]
.sym 12384 $auto$alumacc.cc:474:replace_alu$7518.C[3]
.sym 12386 pwmIB.count_temp[2]
.sym 12387 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[2]
.sym 12390 $auto$alumacc.cc:474:replace_alu$7518.C[4]
.sym 12392 pwmIB.count_temp[3]
.sym 12393 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[3]
.sym 12396 $auto$alumacc.cc:474:replace_alu$7518.C[5]
.sym 12398 pwmIB.count_temp[4]
.sym 12399 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[4]
.sym 12402 $auto$alumacc.cc:474:replace_alu$7518.C[6]
.sym 12404 pwmIB.count_temp[5]
.sym 12405 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[5]
.sym 12408 $auto$alumacc.cc:474:replace_alu$7518.C[7]
.sym 12410 pwmIB.count_temp[6]
.sym 12411 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[6]
.sym 12414 $auto$alumacc.cc:474:replace_alu$7518.C[8]
.sym 12416 pwmIB.count_temp[7]
.sym 12417 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[7]
.sym 12426 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[30]
.sym 12427 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[9]
.sym 12428 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[18]
.sym 12429 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45378
.sym 12430 $abc$72829$new_n9590_
.sym 12431 $abc$72829$procmux$6797_Y[1]_new_inv_
.sym 12432 $abc$72829$procmux$6797_Y[15]_new_inv_
.sym 12433 pwm_connectorIB[30]
.sym 12498 $auto$alumacc.cc:474:replace_alu$7518.C[8]
.sym 12535 $auto$alumacc.cc:474:replace_alu$7518.C[9]
.sym 12537 pwmIB.count_temp[8]
.sym 12538 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[8]
.sym 12541 $auto$alumacc.cc:474:replace_alu$7518.C[10]
.sym 12543 pwmIB.count_temp[9]
.sym 12544 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[9]
.sym 12547 $auto$alumacc.cc:474:replace_alu$7518.C[11]
.sym 12549 $false
.sym 12550 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[10]
.sym 12553 $auto$alumacc.cc:474:replace_alu$7518.C[12]
.sym 12555 $false
.sym 12556 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[11]
.sym 12559 $auto$alumacc.cc:474:replace_alu$7518.C[13]
.sym 12561 $false
.sym 12562 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[12]
.sym 12565 $auto$alumacc.cc:474:replace_alu$7518.C[14]
.sym 12567 $false
.sym 12568 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[13]
.sym 12571 $auto$alumacc.cc:474:replace_alu$7518.C[15]
.sym 12573 $false
.sym 12574 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[14]
.sym 12577 $auto$alumacc.cc:474:replace_alu$7518.C[16]
.sym 12579 $false
.sym 12580 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[15]
.sym 12621 $auto$alumacc.cc:474:replace_alu$7518.C[16]
.sym 12658 $auto$alumacc.cc:474:replace_alu$7518.C[17]
.sym 12660 $false
.sym 12661 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[16]
.sym 12664 $auto$alumacc.cc:474:replace_alu$7518.C[18]
.sym 12666 $false
.sym 12667 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[17]
.sym 12670 $auto$alumacc.cc:474:replace_alu$7518.C[19]
.sym 12672 $false
.sym 12673 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[18]
.sym 12676 $auto$alumacc.cc:474:replace_alu$7518.C[20]
.sym 12678 $false
.sym 12679 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[19]
.sym 12682 $auto$alumacc.cc:474:replace_alu$7518.C[21]
.sym 12684 $false
.sym 12685 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[20]
.sym 12688 $auto$alumacc.cc:474:replace_alu$7518.C[22]
.sym 12690 $false
.sym 12691 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[21]
.sym 12694 $auto$alumacc.cc:474:replace_alu$7518.C[23]
.sym 12696 $false
.sym 12697 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[22]
.sym 12700 $auto$alumacc.cc:474:replace_alu$7518.C[24]
.sym 12702 $false
.sym 12703 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[23]
.sym 12744 $auto$alumacc.cc:474:replace_alu$7518.C[24]
.sym 12781 $auto$alumacc.cc:474:replace_alu$7518.C[25]
.sym 12783 $false
.sym 12784 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[24]
.sym 12787 $auto$alumacc.cc:474:replace_alu$7518.C[26]
.sym 12789 $false
.sym 12790 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[25]
.sym 12793 $auto$alumacc.cc:474:replace_alu$7518.C[27]
.sym 12795 $false
.sym 12796 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[26]
.sym 12799 $auto$alumacc.cc:474:replace_alu$7518.C[28]
.sym 12801 $false
.sym 12802 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[27]
.sym 12805 $auto$alumacc.cc:474:replace_alu$7518.C[29]
.sym 12807 $false
.sym 12808 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[28]
.sym 12811 $auto$alumacc.cc:474:replace_alu$7518.C[30]
.sym 12813 $false
.sym 12814 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[29]
.sym 12817 $auto$alumacc.cc:474:replace_alu$7518.C[31]
.sym 12819 $false
.sym 12820 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[30]
.sym 12823 $abc$72829$auto$alumacc.cc:491:replace_alu$7520[31]$2
.sym 12825 $false
.sym 12826 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[31]
.sym 12908 $abc$72829$auto$alumacc.cc:491:replace_alu$7520[31]$2
.sym 12911 $false
.sym 12912 $false
.sym 12913 $false
.sym 12914 pwm_connectorIB[3]
.sym 12917 $false
.sym 12918 $false
.sym 12919 $false
.sym 12920 pwm_connectorIB[6]
.sym 12923 $false
.sym 12924 $false
.sym 12925 $false
.sym 12926 pwm_connectorIB[2]
.sym 12929 $false
.sym 12930 $false
.sym 12931 $false
.sym 12932 pwm_connectorIB[7]
.sym 12935 pwmIB.count_temp[6]
.sym 12936 pwm_connectorIB[6]
.sym 12937 pwmIB.count_temp[2]
.sym 12938 pwm_connectorIB[2]
.sym 12941 $false
.sym 12942 $false
.sym 12943 clock.counterO[1]
.sym 12944 clock.counterO[0]
.sym 12947 $false
.sym 12948 $false
.sym 12949 $false
.sym 12950 clock.counterO[0]
.sym 12951 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 12952 clk_16mhz$2$2
.sym 12953 $false
.sym 12954 $abc$72829$auto$alumacc.cc:491:replace_alu$7504[31]
.sym 12955 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[10]
.sym 12956 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14880[10]_new_
.sym 12957 $abc$72829$new_n9591_
.sym 12958 encoderDataI[10]
.sym 12959 encoderDataI[9]
.sym 12960 encoderDataI[12]
.sym 12961 encoderDataI[13]
.sym 13028 $false
.sym 13029 $abc$72829$auto$alumacc.cc:491:replace_alu$7520[31]
.sym 13030 $abc$72829$new_n9589_
.sym 13031 $abc$72829$new_n9591_
.sym 13034 $abc$72829$new_n5883_
.sym 13035 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14911[0]_new_
.sym 13036 pwmIB.count_temp[5]
.sym 13037 pwm_connectorIB[5]
.sym 13040 $abc$72829$new_n5885_
.sym 13041 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14897[4]_new_
.sym 13042 pwmIB.count_temp[3]
.sym 13043 pwm_connectorIB[3]
.sym 13046 $false
.sym 13047 $false
.sym 13048 $false
.sym 13049 pwm_connectorIB[5]
.sym 13052 pwm_connectorIB[5]
.sym 13053 pwm_connectorIB[4]
.sym 13054 pwm_connectorIB[3]
.sym 13055 pwm_connectorIB[2]
.sym 13058 pwmIB.count_temp[4]
.sym 13059 pwm_connectorIB[4]
.sym 13060 pwm_connectorIB[8]
.sym 13061 pwmIB.count_temp[8]
.sym 13064 soc.cpu.mem_wdata[2]
.sym 13065 $false
.sym 13066 $false
.sym 13067 $false
.sym 13070 soc.cpu.mem_wdata[4]
.sym 13071 $false
.sym 13072 $false
.sym 13073 $false
.sym 13074 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960
.sym 13075 clk_16mhz$2$2
.sym 13076 $false
.sym 13077 $abc$72829$new_n6361_
.sym 13078 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 13079 $abc$72829$new_n6363_
.sym 13080 $abc$72829$techmap\pwmIB.$2\state[0:0]_new_inv_
.sym 13081 $abc$72829$new_n6359_
.sym 13082 $abc$72829$new_n6360_
.sym 13083 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[15]
.sym 13084 pwm_connectorIB[8]
.sym 13151 $false
.sym 13152 $false
.sym 13153 $false
.sym 13154 soc.simpleuart.cfg_divider[1]
.sym 13157 soc.simpleuart.send_divcnt[6]
.sym 13158 soc.simpleuart.cfg_divider[6]
.sym 13159 soc.simpleuart.cfg_divider[2]
.sym 13160 soc.simpleuart.send_divcnt[2]
.sym 13163 soc.simpleuart.cfg_divider[0]
.sym 13164 soc.simpleuart.send_divcnt[0]
.sym 13165 soc.simpleuart.send_divcnt[3]
.sym 13166 soc.simpleuart.cfg_divider[3]
.sym 13169 $false
.sym 13170 $false
.sym 13171 $false
.sym 13172 soc.simpleuart.cfg_divider[0]
.sym 13175 $false
.sym 13176 $false
.sym 13177 $false
.sym 13178 soc.simpleuart.cfg_divider[3]
.sym 13181 $false
.sym 13182 $false
.sym 13183 $false
.sym 13184 soc.simpleuart.cfg_divider[6]
.sym 13187 $false
.sym 13188 $false
.sym 13189 $false
.sym 13190 soc.simpleuart.cfg_divider[2]
.sym 13193 soc.simpleuart.send_divcnt[2]
.sym 13194 soc.simpleuart.cfg_divider[2]
.sym 13195 soc.simpleuart.cfg_divider[3]
.sym 13196 soc.simpleuart.send_divcnt[3]
.sym 13200 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14897[4]_new_
.sym 13201 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[12]
.sym 13202 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[14]
.sym 13203 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[13]
.sym 13204 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[14]
.sym 13205 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[12]
.sym 13206 pwmIB.state
.sym 13207 pwmIB.pwm_counter
.sym 13274 soc.simpleuart.send_divcnt[13]
.sym 13275 soc.simpleuart.cfg_divider[13]
.sym 13276 soc.simpleuart.send_divcnt[12]
.sym 13277 soc.simpleuart.cfg_divider[12]
.sym 13280 soc.simpleuart.send_divcnt[9]
.sym 13281 soc.simpleuart.cfg_divider[9]
.sym 13282 soc.simpleuart.send_divcnt[8]
.sym 13283 soc.simpleuart.cfg_divider[8]
.sym 13286 $false
.sym 13287 $false
.sym 13288 $false
.sym 13289 soc.simpleuart.cfg_divider[10]
.sym 13292 $false
.sym 13293 $false
.sym 13294 $false
.sym 13295 soc.simpleuart.cfg_divider[9]
.sym 13298 $false
.sym 13299 $false
.sym 13300 $false
.sym 13301 soc.simpleuart.cfg_divider[8]
.sym 13304 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[11]_new_
.sym 13305 $abc$72829$new_n6022_
.sym 13306 soc.simpleuart.send_divcnt[16]
.sym 13307 soc.simpleuart.cfg_divider[16]
.sym 13310 $abc$72829$new_n6024_
.sym 13311 $abc$72829$new_n6021_
.sym 13312 soc.simpleuart.cfg_divider[0]
.sym 13313 soc.simpleuart.send_divcnt[0]
.sym 13316 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[5]_new_
.sym 13317 $abc$72829$new_n9467_
.sym 13318 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[13]_new_
.sym 13319 $abc$72829$new_n6008_
.sym 13323 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[19]
.sym 13324 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[20]
.sym 13325 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[15]
.sym 13326 pwm_connectorIB[13]
.sym 13327 pwm_connectorIB[12]
.sym 13328 pwm_connectorIB[14]
.sym 13329 pwm_connectorIB[15]
.sym 13330 pwm_connectorIB[10]
.sym 13397 $abc$72829$new_n9472_
.sym 13398 $abc$72829$new_n6018_
.sym 13399 $abc$72829$new_n6016_
.sym 13400 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[9]_new_
.sym 13403 soc.simpleuart.send_divcnt[17]
.sym 13404 soc.simpleuart.cfg_divider[17]
.sym 13405 soc.simpleuart.send_divcnt[15]
.sym 13406 soc.simpleuart.cfg_divider[15]
.sym 13409 $false
.sym 13410 $false
.sym 13411 $false
.sym 13412 soc.simpleuart.cfg_divider[17]
.sym 13415 soc.simpleuart.send_divcnt[18]
.sym 13416 soc.simpleuart.cfg_divider[18]
.sym 13417 soc.simpleuart.send_divcnt[14]
.sym 13418 soc.simpleuart.cfg_divider[14]
.sym 13421 clock.counterI[6]
.sym 13422 clock.counterI[5]
.sym 13423 clock.counterI[4]
.sym 13424 clock.counterI[3]
.sym 13427 $false
.sym 13428 $false
.sym 13429 $false
.sym 13430 soc.simpleuart.cfg_divider[18]
.sym 13433 soc.simpleuart.send_divcnt[21]
.sym 13434 soc.simpleuart.cfg_divider[21]
.sym 13435 soc.simpleuart.send_divcnt[20]
.sym 13436 soc.simpleuart.cfg_divider[20]
.sym 13439 $false
.sym 13440 $false
.sym 13441 $false
.sym 13442 soc.simpleuart.cfg_divider[16]
.sym 13446 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[29]
.sym 13447 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[25]
.sym 13448 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[11]
.sym 13452 pwm_connectorIB[1]
.sym 13520 $false
.sym 13521 $false
.sym 13522 $false
.sym 13523 soc.simpleuart.cfg_divider[24]
.sym 13526 $false
.sym 13527 $false
.sym 13528 $false
.sym 13529 soc.simpleuart.cfg_divider[21]
.sym 13532 soc.simpleuart.send_divcnt[24]
.sym 13533 soc.simpleuart.cfg_divider[24]
.sym 13534 soc.simpleuart.cfg_divider[27]
.sym 13535 soc.simpleuart.send_divcnt[27]
.sym 13538 $abc$72829$new_n9613_
.sym 13539 $abc$72829$new_n6004_
.sym 13540 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[0]_new_
.sym 13541 $abc$72829$new_n9611_
.sym 13544 soc.simpleuart.send_divcnt[31]
.sym 13545 soc.simpleuart.cfg_divider[31]
.sym 13546 soc.simpleuart.send_divcnt[30]
.sym 13547 soc.simpleuart.cfg_divider[30]
.sym 13550 soc.simpleuart.send_divcnt[29]
.sym 13551 soc.simpleuart.cfg_divider[29]
.sym 13552 soc.simpleuart.send_divcnt[27]
.sym 13553 soc.simpleuart.cfg_divider[27]
.sym 13556 $false
.sym 13557 $false
.sym 13558 $false
.sym 13559 soc.simpleuart.cfg_divider[26]
.sym 13562 soc.simpleuart.send_divcnt[26]
.sym 13563 soc.simpleuart.cfg_divider[26]
.sym 13564 soc.simpleuart.send_divcnt[25]
.sym 13565 soc.simpleuart.cfg_divider[25]
.sym 13569 $abc$72829$new_n7682_
.sym 13571 $abc$72829$auto$alumacc.cc:474:replace_alu$7720.lcu.g[0]_new_inv_
.sym 13573 $abc$72829$new_n7684_
.sym 13574 $abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 13575 $abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 13576 soc.spimemio.xfer.count[0]
.sym 13643 soc.simpleuart.send_divcnt[23]
.sym 13644 soc.simpleuart.cfg_divider[23]
.sym 13645 soc.simpleuart.send_divcnt[22]
.sym 13646 soc.simpleuart.cfg_divider[22]
.sym 13649 $false
.sym 13650 $false
.sym 13651 $false
.sym 13652 soc.simpleuart.cfg_divider[23]
.sym 13655 $false
.sym 13656 $false
.sym 13657 $false
.sym 13658 soc.simpleuart.cfg_divider[22]
.sym 13667 $abc$72829$new_n9599_
.sym 13668 $abc$72829$new_n6020_
.sym 13669 $abc$72829$new_n9614_
.sym 13670 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$15010[4]_new_
.sym 13673 $false
.sym 13674 $false
.sym 13675 $false
.sym 13676 soc.simpleuart.cfg_divider[30]
.sym 13679 soc.cpu.mem_wdata[2]
.sym 13680 $false
.sym 13681 $false
.sym 13682 $false
.sym 13685 soc.cpu.mem_wdata[4]
.sym 13686 $false
.sym 13687 $false
.sym 13688 $false
.sym 13689 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385
.sym 13690 clk_16mhz$2$2
.sym 13691 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 13692 $abc$72829$new_n5742_
.sym 13693 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$and$/usr/local/bin/../share/yosys/techmap.v:434$16166_Y[2]_new_
.sym 13694 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16342_Y_new_inv_
.sym 13695 $abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.sym 13696 $abc$72829$new_n5746_
.sym 13697 $abc$72829$new_n5747_
.sym 13698 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$and$/usr/local/bin/../share/yosys/techmap.v:434$16345_Y_new_
.sym 13699 soc.spimemio.xfer.count[1]
.sym 13728 $true
.sym 13765 $auto$alumacc.cc:474:replace_alu$7723.C[1]$2
.sym 13767 soc.spimemio.xfer.count[0]
.sym 13768 $abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.sym 13771 $auto$alumacc.cc:474:replace_alu$7723.C[2]$2
.sym 13773 soc.spimemio.xfer.count[1]
.sym 13774 $true$2
.sym 13775 $auto$alumacc.cc:474:replace_alu$7723.C[1]$2
.sym 13777 $auto$alumacc.cc:474:replace_alu$7723.C[3]
.sym 13779 soc.spimemio.xfer.count[2]
.sym 13780 $true$2
.sym 13781 $auto$alumacc.cc:474:replace_alu$7723.C[2]$2
.sym 13784 $false
.sym 13785 soc.spimemio.xfer.count[3]
.sym 13786 soc.spimemio.xfer.flash_clk
.sym 13787 $auto$alumacc.cc:474:replace_alu$7723.C[3]
.sym 13796 soc.spimemio.xfer.flash_clk
.sym 13797 soc.spimemio.xfer.count[1]
.sym 13798 $false
.sym 13799 $auto$alumacc.cc:474:replace_alu$7723.C[1]
.sym 13802 $false
.sym 13803 soc.spimemio.xfer.count[2]
.sym 13804 $false
.sym 13805 $auto$alumacc.cc:474:replace_alu$7723.C[2]
.sym 13815 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[20]_new_inv_
.sym 13818 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67575
.sym 13820 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[8]_new_inv_
.sym 13821 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[8]
.sym 13822 soc.simpleuart.cfg_divider[1]
.sym 13889 $false
.sym 13890 soc.cpu.pcpi_div.outsign
.sym 13891 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[7]
.sym 13892 soc.cpu.pcpi_div.quotient[7]
.sym 13895 $false
.sym 13896 soc.cpu.pcpi_div.outsign
.sym 13897 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[19]
.sym 13898 soc.cpu.pcpi_div.quotient[19]
.sym 13901 $false
.sym 13902 soc.cpu.pcpi_div.outsign
.sym 13903 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[16]
.sym 13904 soc.cpu.pcpi_div.quotient[16]
.sym 13913 $false
.sym 13914 $false
.sym 13915 $false
.sym 13916 soc.cpu.pcpi_div.quotient[20]
.sym 13919 $false
.sym 13920 $false
.sym 13921 $false
.sym 13922 soc.cpu.pcpi_div.quotient[16]
.sym 13931 soc.cpu.mem_wdata[5]
.sym 13932 $false
.sym 13933 $false
.sym 13934 $false
.sym 13935 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385
.sym 13936 clk_16mhz$2$2
.sym 13937 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 13938 $abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[2]
.sym 13939 soc.spimemio.xfer.next_fetch
.sym 13940 $abc$72829$auto$alumacc.cc:474:replace_alu$7714.BB[0]
.sym 13941 $abc$72829$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$115_Y_new_inv_
.sym 13942 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[29]
.sym 13943 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[17]_new_inv_
.sym 13944 soc.spimemio.xfer.fetch
.sym 13945 soc.spimemio.xfer.last_fetch
.sym 13974 $true
.sym 14011 $auto$alumacc.cc:474:replace_alu$7714.C[1]$2
.sym 14013 soc.spimemio.xfer.dummy_count[0]
.sym 14014 $abc$72829$auto$alumacc.cc:474:replace_alu$7714.BB[0]
.sym 14017 $auto$alumacc.cc:474:replace_alu$7714.C[2]$2
.sym 14019 soc.spimemio.xfer.dummy_count[1]
.sym 14020 $true$2
.sym 14021 $auto$alumacc.cc:474:replace_alu$7714.C[1]$2
.sym 14023 $auto$alumacc.cc:474:replace_alu$7714.C[3]
.sym 14025 soc.spimemio.xfer.dummy_count[2]
.sym 14026 $true$2
.sym 14027 $auto$alumacc.cc:474:replace_alu$7714.C[2]$2
.sym 14030 $false
.sym 14031 soc.spimemio.xfer.dummy_count[3]
.sym 14032 $false
.sym 14033 $auto$alumacc.cc:474:replace_alu$7714.C[3]
.sym 14036 soc.spimemio.xfer.dummy_count[1]
.sym 14037 soc.spimemio.xfer.dummy_count[0]
.sym 14038 soc.spimemio.xfer.dummy_count[3]
.sym 14039 soc.spimemio.xfer.dummy_count[2]
.sym 14042 $false
.sym 14043 soc.spimemio.xfer.dummy_count[1]
.sym 14044 $false
.sym 14045 $auto$alumacc.cc:474:replace_alu$7714.C[1]
.sym 14048 $abc$72829$new_n5735_
.sym 14049 $abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[1]
.sym 14050 soc.spimemio.din_rd
.sym 14051 soc.spimemio.din_data[1]
.sym 14054 $abc$72829$new_n5735_
.sym 14055 $abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[3]
.sym 14056 soc.spimemio.din_rd
.sym 14057 soc.spimemio.din_data[3]
.sym 14058 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740
.sym 14059 clk_16mhz$2$2
.sym 14060 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 14061 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[6]
.sym 14062 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[6]_new_inv_
.sym 14063 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[3]_new_inv_
.sym 14064 $abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[0]
.sym 14065 $abc$72829$new_n7645_
.sym 14066 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[24]_new_inv_
.sym 14067 soc.spimemio.xfer.dummy_count[2]
.sym 14068 soc.spimemio.xfer.dummy_count[0]
.sym 14135 $false
.sym 14136 $false
.sym 14137 $false
.sym 14138 soc.cpu.pcpi_div.quotient[4]
.sym 14141 $false
.sym 14142 $false
.sym 14143 $false
.sym 14144 soc.cpu.pcpi_div.quotient[14]
.sym 14147 $false
.sym 14148 soc.spimemio.xfer.obuffer[0]
.sym 14149 soc.spimemio.xfer.flash_clk
.sym 14150 $abc$72829$new_n5301_
.sym 14153 $false
.sym 14154 $false
.sym 14155 soc.spimemio.xfer.obuffer[1]
.sym 14156 $abc$72829$new_n7645_
.sym 14159 $false
.sym 14160 soc.cpu.pcpi_div.outsign
.sym 14161 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[4]
.sym 14162 soc.cpu.pcpi_div.quotient[4]
.sym 14165 $false
.sym 14166 $false
.sym 14167 $false
.sym 14168 soc.cpu.pcpi_div.quotient[3]
.sym 14171 $abc$72829$new_n5735_
.sym 14172 soc.spimemio.din_data[0]
.sym 14173 soc.spimemio.xfer.obuffer[0]
.sym 14174 $abc$72829$new_n7645_
.sym 14177 $abc$72829$new_n5735_
.sym 14178 soc.spimemio.din_data[1]
.sym 14179 $abc$72829$new_n7648_
.sym 14180 $abc$72829$new_n7647_
.sym 14181 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67575
.sym 14182 clk_16mhz$2$2
.sym 14183 $false
.sym 14184 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686
.sym 14185 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[12]_new_inv_
.sym 14186 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[10]
.sym 14188 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[21]
.sym 14189 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[9]
.sym 14191 soc.spimemio.xfer.xfer_ddr_q
.sym 14258 $false
.sym 14259 soc.cpu.pcpi_div.outsign
.sym 14260 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[15]
.sym 14261 soc.cpu.pcpi_div.quotient[15]
.sym 14264 $false
.sym 14265 $false
.sym 14266 $false
.sym 14267 soc.cpu.pcpi_div.quotient[11]
.sym 14270 $false
.sym 14271 soc.cpu.pcpi_div.outsign
.sym 14272 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[11]
.sym 14273 soc.cpu.pcpi_div.quotient[11]
.sym 14276 $false
.sym 14277 $false
.sym 14278 $false
.sym 14279 soc.cpu.pcpi_div.quotient[15]
.sym 14282 $false
.sym 14283 $false
.sym 14284 $false
.sym 14285 soc.cpu.pcpi_div.quotient[12]
.sym 14288 $false
.sym 14289 $false
.sym 14290 soc.cpu.pcpi_div.quotient[30]
.sym 14291 soc.cpu.pcpi_div.quotient_msk[30]
.sym 14294 $false
.sym 14295 $false
.sym 14296 soc.cpu.pcpi_div.quotient[11]
.sym 14297 soc.cpu.pcpi_div.quotient_msk[11]
.sym 14300 $false
.sym 14301 $false
.sym 14302 soc.cpu.pcpi_div.quotient[15]
.sym 14303 soc.cpu.pcpi_div.quotient_msk[15]
.sym 14304 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 14305 clk_16mhz$2$2
.sym 14306 soc.cpu.pcpi_div.start$2
.sym 14308 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[17]
.sym 14310 soc.spimemio.xfer.xfer_tag_q[3]
.sym 14311 soc.spimemio.xfer.xfer_tag_q[1]
.sym 14314 soc.spimemio.xfer.xfer_tag_q[0]
.sym 14381 $false
.sym 14382 $false
.sym 14383 $false
.sym 14384 soc.cpu.pcpi_div.quotient[23]
.sym 14387 $false
.sym 14388 soc.cpu.pcpi_div.outsign
.sym 14389 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[30]
.sym 14390 soc.cpu.pcpi_div.quotient[30]
.sym 14393 $false
.sym 14394 soc.cpu.pcpi_div.outsign
.sym 14395 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[22]
.sym 14396 soc.cpu.pcpi_div.quotient[22]
.sym 14405 $false
.sym 14406 $false
.sym 14407 $false
.sym 14408 soc.cpu.pcpi_div.quotient[22]
.sym 14411 soc.spimemio.din_rd
.sym 14412 $false
.sym 14413 $false
.sym 14414 $false
.sym 14417 soc.spimemio.din_tag[1]
.sym 14418 $false
.sym 14419 $false
.sym 14420 $false
.sym 14423 soc.spimemio.din_tag[3]
.sym 14424 $false
.sym 14425 $false
.sym 14426 $false
.sym 14427 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686
.sym 14428 clk_16mhz$2$2
.sym 14429 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 14430 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[25]_new_inv_
.sym 14433 soc.spimemio.din_tag[1]
.sym 14435 soc.spimemio.din_tag[0]
.sym 14437 soc.spimemio.din_tag[3]
.sym 14516 $false
.sym 14517 $false
.sym 14518 $false
.sym 14519 soc.cpu.pcpi_div.quotient[30]
.sym 14522 $false
.sym 14523 $false
.sym 14524 $false
.sym 14525 soc.cpu.pcpi_div.quotient[24]
.sym 14528 $false
.sym 14529 $false
.sym 14530 $false
.sym 14531 soc.cpu.pcpi_div.quotient[25]
.sym 14546 soc.cpu.mem_wdata[0]
.sym 14547 $false
.sym 14548 $false
.sym 14549 $false
.sym 14550 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43128
.sym 14551 clk_16mhz$2$2
.sym 14552 $false
.sym 14555 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18227_Y_new_inv_
.sym 14557 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[21]_new_
.sym 14558 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[7]_new_
.sym 14559 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18241_Y_new_inv_
.sym 14560 soc.simpleuart.cfg_divider[13]
.sym 14633 soc.cpu.instr_rdcycle
.sym 14634 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 14635 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18228_Y_new_inv_
.sym 14636 soc.cpu.count_cycle[8]
.sym 14657 $false
.sym 14658 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32901_new_inv_
.sym 14659 soc.cpu.instr_rdcycleh
.sym 14660 soc.cpu.count_cycle[40]
.sym 14676 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[4]_new_
.sym 14677 $abc$72829$new_n8425_
.sym 14678 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[25]_new_
.sym 14680 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18245_Y_new_inv_
.sym 14681 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18224_Y_new_inv_
.sym 14682 $abc$72829$new_n8371_
.sym 14683 $abc$72829$new_n8659_
.sym 14756 $false
.sym 14757 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32865_new_inv_
.sym 14758 soc.cpu.instr_rdcycleh
.sym 14759 soc.cpu.count_cycle[49]
.sym 14762 soc.cpu.count_cycle[60]
.sym 14763 soc.cpu.instr_rdcycleh
.sym 14764 soc.cpu.count_instr[60]
.sym 14765 soc.cpu.instr_rdinstrh
.sym 14768 soc.cpu.instr_rdcycle
.sym 14769 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 14770 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18237_Y_new_inv_
.sym 14771 soc.cpu.count_cycle[17]
.sym 14774 soc.cpu.instr_rdcycle
.sym 14775 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 14776 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18248_Y_new_inv_
.sym 14777 soc.cpu.count_cycle[28]
.sym 14780 $false
.sym 14781 $abc$72829$new_n8688_
.sym 14782 soc.cpu.instr_rdinstr
.sym 14783 soc.cpu.count_instr[28]
.sym 14792 $false
.sym 14793 $false
.sym 14794 soc.cpu.count_cycle[1]
.sym 14795 soc.cpu.count_cycle[0]
.sym 14796 $true
.sym 14797 clk_16mhz$2$2
.sym 14798 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 14799 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[2]_new_
.sym 14800 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[9]_new_
.sym 14801 $abc$72829$new_n8500_
.sym 14802 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[10]_new_
.sym 14803 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18229_Y_new_inv_
.sym 14804 $abc$72829$new_n8399_
.sym 14805 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18222_Y_new_inv_
.sym 14806 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18230_Y_new_inv_
.sym 14873 $false
.sym 14874 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32845_new_inv_
.sym 14875 soc.cpu.instr_rdcycleh
.sym 14876 soc.cpu.count_cycle[54]
.sym 14891 $false
.sym 14892 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32881_new_inv_
.sym 14893 soc.cpu.instr_rdcycleh
.sym 14894 soc.cpu.count_cycle[45]
.sym 14897 soc.cpu.instr_rdcycle
.sym 14898 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 14899 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18242_Y_new_inv_
.sym 14900 soc.cpu.count_cycle[22]
.sym 14903 soc.cpu.instr_rdcycle
.sym 14904 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 14905 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18233_Y_new_inv_
.sym 14906 soc.cpu.count_cycle[13]
.sym 14909 soc.cpu.count_cycle[41]
.sym 14910 soc.cpu.instr_rdcycleh
.sym 14911 soc.cpu.count_instr[41]
.sym 14912 soc.cpu.instr_rdinstrh
.sym 14915 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 14916 $abc$72829$new_n5993_
.sym 14917 soc.cpu.mem_wdata[4]
.sym 14918 soc.simpleuart.send_pattern[6]
.sym 14919 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133
.sym 14920 clk_16mhz$2$2
.sym 14921 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 14922 $abc$72829$new_n8439_
.sym 14923 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[23]_new_
.sym 14924 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32905_new_inv_
.sym 14925 $abc$72829$new_n8649_
.sym 14926 $abc$72829$new_n8638_
.sym 14927 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18225_Y_new_inv_
.sym 14928 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18243_Y_new_inv_
.sym 14929 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[5]_new_
.sym 14996 $false
.sym 14997 $false
.sym 14998 $false
.sym 14999 soc.simpleuart.recv_divcnt[5]
.sym 15002 $false
.sym 15003 $false
.sym 15004 $false
.sym 15005 soc.simpleuart.recv_divcnt[0]
.sym 15008 $false
.sym 15009 $abc$72829$new_n8384_
.sym 15010 soc.cpu.instr_rdinstr
.sym 15011 soc.cpu.count_instr[1]
.sym 15014 $false
.sym 15015 $abc$72829$new_n8678_
.sym 15016 soc.cpu.instr_rdinstr
.sym 15017 soc.cpu.count_instr[27]
.sym 15020 soc.cpu.instr_rdcycle
.sym 15021 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 15022 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18247_Y_new_inv_
.sym 15023 soc.cpu.count_cycle[27]
.sym 15026 soc.cpu.count_cycle[59]
.sym 15027 soc.cpu.instr_rdcycleh
.sym 15028 soc.cpu.count_instr[59]
.sym 15029 soc.cpu.instr_rdinstrh
.sym 15032 $false
.sym 15033 $false
.sym 15034 $false
.sym 15035 soc.simpleuart.recv_divcnt[1]
.sym 15038 soc.cpu.count_cycle[33]
.sym 15039 soc.cpu.instr_rdcycleh
.sym 15040 soc.cpu.count_instr[33]
.sym 15041 soc.cpu.instr_rdinstrh
.sym 15047 soc.cpu.count_instr[2]
.sym 15048 soc.cpu.count_instr[3]
.sym 15049 soc.cpu.count_instr[4]
.sym 15050 soc.cpu.count_instr[5]
.sym 15051 soc.cpu.count_instr[6]
.sym 15052 soc.cpu.count_instr[7]
.sym 15119 $false
.sym 15120 $false
.sym 15121 $false
.sym 15122 soc.simpleuart.recv_divcnt[11]
.sym 15125 soc.cpu.count_instr[38]
.sym 15126 soc.cpu.instr_rdinstrh
.sym 15127 soc.cpu.instr_rdinstr
.sym 15128 soc.cpu.count_instr[6]
.sym 15131 $false
.sym 15132 $false
.sym 15133 $false
.sym 15134 soc.simpleuart.recv_divcnt[13]
.sym 15143 soc.cpu.count_instr[35]
.sym 15144 soc.cpu.instr_rdinstrh
.sym 15145 soc.cpu.instr_rdinstr
.sym 15146 soc.cpu.count_instr[3]
.sym 15149 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 15150 $abc$72829$new_n5993_
.sym 15151 soc.cpu.mem_wdata[5]
.sym 15152 soc.simpleuart.send_pattern[7]
.sym 15155 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 15156 $abc$72829$new_n5993_
.sym 15157 soc.cpu.mem_wdata[6]
.sym 15158 soc.simpleuart.send_pattern[8]
.sym 15161 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 15162 $abc$72829$new_n5993_
.sym 15163 soc.cpu.mem_wdata[7]
.sym 15164 soc.simpleuart.send_pattern[9]
.sym 15165 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133
.sym 15166 clk_16mhz$2$2
.sym 15167 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 15168 soc.cpu.count_instr[8]
.sym 15169 soc.cpu.count_instr[9]
.sym 15170 soc.cpu.count_instr[10]
.sym 15171 soc.cpu.count_instr[11]
.sym 15172 soc.cpu.count_instr[12]
.sym 15173 soc.cpu.count_instr[13]
.sym 15174 soc.cpu.count_instr[14]
.sym 15175 soc.cpu.count_instr[15]
.sym 15242 soc.cpu.count_instr[40]
.sym 15243 soc.cpu.instr_rdinstrh
.sym 15244 soc.cpu.instr_rdinstr
.sym 15245 soc.cpu.count_instr[8]
.sym 15248 soc.cpu.count_instr[46]
.sym 15249 soc.cpu.instr_rdinstrh
.sym 15250 soc.cpu.instr_rdinstr
.sym 15251 soc.cpu.count_instr[14]
.sym 15254 soc.cpu.count_instr[43]
.sym 15255 soc.cpu.instr_rdinstrh
.sym 15256 soc.cpu.instr_rdinstr
.sym 15257 soc.cpu.count_instr[11]
.sym 15260 $false
.sym 15261 $false
.sym 15262 $false
.sym 15263 soc.simpleuart.recv_divcnt[15]
.sym 15266 soc.cpu.count_instr[45]
.sym 15267 soc.cpu.instr_rdinstrh
.sym 15268 soc.cpu.instr_rdinstr
.sym 15269 soc.cpu.count_instr[13]
.sym 15272 $false
.sym 15273 $false
.sym 15274 $false
.sym 15275 soc.simpleuart.recv_divcnt[16]
.sym 15278 soc.cpu.count_instr[47]
.sym 15279 soc.cpu.instr_rdinstrh
.sym 15280 soc.cpu.instr_rdinstr
.sym 15281 soc.cpu.count_instr[15]
.sym 15284 $false
.sym 15285 $false
.sym 15286 soc.cpu.count_instr[1]
.sym 15287 soc.cpu.count_instr[0]
.sym 15288 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 15289 clk_16mhz$2$2
.sym 15290 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 15291 soc.cpu.count_instr[16]
.sym 15292 soc.cpu.count_instr[17]
.sym 15293 soc.cpu.count_instr[18]
.sym 15294 soc.cpu.count_instr[19]
.sym 15295 soc.cpu.count_instr[20]
.sym 15296 soc.cpu.count_instr[21]
.sym 15297 soc.cpu.count_instr[22]
.sym 15298 soc.cpu.count_instr[23]
.sym 15365 soc.cpu.count_instr[51]
.sym 15366 soc.cpu.instr_rdinstrh
.sym 15367 soc.cpu.instr_rdinstr
.sym 15368 soc.cpu.count_instr[19]
.sym 15371 soc.cpu.count_instr[48]
.sym 15372 soc.cpu.instr_rdinstrh
.sym 15373 soc.cpu.instr_rdinstr
.sym 15374 soc.cpu.count_instr[16]
.sym 15377 soc.cpu.count_instr[49]
.sym 15378 soc.cpu.instr_rdinstrh
.sym 15379 soc.cpu.instr_rdinstr
.sym 15380 soc.cpu.count_instr[17]
.sym 15383 soc.cpu.count_instr[50]
.sym 15384 soc.cpu.instr_rdinstrh
.sym 15385 soc.cpu.instr_rdinstr
.sym 15386 soc.cpu.count_instr[18]
.sym 15389 $false
.sym 15390 soc.simpleuart.send_bitcnt[1]
.sym 15391 $false
.sym 15392 soc.simpleuart.send_bitcnt[0]
.sym 15395 soc.cpu.instr_rdcycle
.sym 15396 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 15397 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18246_Y_new_inv_
.sym 15398 soc.cpu.count_cycle[26]
.sym 15401 soc.cpu.count_instr[52]
.sym 15402 soc.cpu.instr_rdinstrh
.sym 15403 soc.cpu.instr_rdinstr
.sym 15404 soc.cpu.count_instr[20]
.sym 15407 $true$2
.sym 15408 $false
.sym 15409 $false
.sym 15410 $false
.sym 15411 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133
.sym 15412 clk_16mhz$2$2
.sym 15413 $false
.sym 15414 soc.cpu.count_instr[24]
.sym 15415 soc.cpu.count_instr[25]
.sym 15416 soc.cpu.count_instr[26]
.sym 15417 soc.cpu.count_instr[27]
.sym 15418 soc.cpu.count_instr[28]
.sym 15419 soc.cpu.count_instr[29]
.sym 15420 soc.cpu.count_instr[30]
.sym 15421 soc.cpu.count_instr[31]
.sym 15488 soc.cpu.count_cycle[58]
.sym 15489 soc.cpu.instr_rdcycleh
.sym 15490 soc.cpu.count_instr[26]
.sym 15491 soc.cpu.instr_rdinstr
.sym 15494 soc.cpu.count_instr[61]
.sym 15495 soc.cpu.instr_rdinstrh
.sym 15496 soc.cpu.instr_rdinstr
.sym 15497 soc.cpu.count_instr[29]
.sym 15500 $false
.sym 15501 $false
.sym 15502 $false
.sym 15503 soc.simpleuart.recv_divcnt[4]
.sym 15506 $false
.sym 15507 $abc$72829$new_n8669_
.sym 15508 soc.cpu.instr_rdinstrh
.sym 15509 soc.cpu.count_instr[58]
.sym 15518 soc.cpu.mem_wdata[7]
.sym 15519 $false
.sym 15520 $false
.sym 15521 $false
.sym 15524 soc.cpu.mem_wdata[6]
.sym 15525 $false
.sym 15526 $false
.sym 15527 $false
.sym 15530 soc.cpu.mem_wdata[0]
.sym 15531 $false
.sym 15532 $false
.sym 15533 $false
.sym 15534 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072
.sym 15535 clk_16mhz$2$2
.sym 15536 $false
.sym 15537 soc.cpu.count_instr[32]
.sym 15538 soc.cpu.count_instr[33]
.sym 15539 soc.cpu.count_instr[34]
.sym 15540 soc.cpu.count_instr[35]
.sym 15541 soc.cpu.count_instr[36]
.sym 15542 soc.cpu.count_instr[37]
.sym 15543 soc.cpu.count_instr[38]
.sym 15544 soc.cpu.count_instr[39]
.sym 15611 $false
.sym 15612 $false
.sym 15613 $false
.sym 15614 soc.simpleuart.recv_divcnt[3]
.sym 15617 $false
.sym 15618 $false
.sym 15619 $false
.sym 15620 soc.simpleuart.recv_divcnt[18]
.sym 15623 $false
.sym 15624 $false
.sym 15625 $false
.sym 15626 soc.simpleuart.recv_divcnt[9]
.sym 15629 $false
.sym 15630 $false
.sym 15631 $false
.sym 15632 soc.simpleuart.recv_divcnt[10]
.sym 15635 $false
.sym 15636 $false
.sym 15637 $false
.sym 15638 soc.simpleuart.recv_divcnt[8]
.sym 15641 soc.cpu.mem_wdata[14]
.sym 15642 $false
.sym 15643 $false
.sym 15644 $false
.sym 15647 soc.cpu.mem_wdata[8]
.sym 15648 $false
.sym 15649 $false
.sym 15650 $false
.sym 15653 soc.cpu.mem_wdata[13]
.sym 15654 $false
.sym 15655 $false
.sym 15656 $false
.sym 15657 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336
.sym 15658 clk_16mhz$2$2
.sym 15659 $false
.sym 15660 soc.cpu.count_instr[40]
.sym 15661 soc.cpu.count_instr[41]
.sym 15662 soc.cpu.count_instr[42]
.sym 15663 soc.cpu.count_instr[43]
.sym 15664 soc.cpu.count_instr[44]
.sym 15665 soc.cpu.count_instr[45]
.sym 15666 soc.cpu.count_instr[46]
.sym 15667 soc.cpu.count_instr[47]
.sym 15734 $false
.sym 15735 $false
.sym 15736 $false
.sym 15737 pwm_connectorDB[3]
.sym 15740 $false
.sym 15741 $false
.sym 15742 $false
.sym 15743 pwm_connectorDB[9]
.sym 15746 $false
.sym 15747 $false
.sym 15748 $false
.sym 15749 pwm_connectorDB[13]
.sym 15752 $false
.sym 15753 $false
.sym 15754 $false
.sym 15755 pwm_connectorDB[6]
.sym 15758 $abc$72829$new_n5917_
.sym 15759 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12703[4]_new_
.sym 15760 pwmDB.count_temp[3]
.sym 15761 pwm_connectorDB[3]
.sym 15764 pwmDB.count_temp[6]
.sym 15765 pwm_connectorDB[6]
.sym 15766 pwmDB.count_temp[2]
.sym 15767 pwm_connectorDB[2]
.sym 15770 $false
.sym 15771 $false
.sym 15772 $false
.sym 15773 pwm_connectorDB[8]
.sym 15776 $false
.sym 15777 $false
.sym 15778 $false
.sym 15779 pwm_connectorDB[2]
.sym 15783 soc.cpu.count_instr[48]
.sym 15784 soc.cpu.count_instr[49]
.sym 15785 soc.cpu.count_instr[50]
.sym 15786 soc.cpu.count_instr[51]
.sym 15787 soc.cpu.count_instr[52]
.sym 15788 soc.cpu.count_instr[53]
.sym 15789 soc.cpu.count_instr[54]
.sym 15790 soc.cpu.count_instr[55]
.sym 15819 $true
.sym 15856 soc.simpleuart.recv_divcnt[0]$2
.sym 15857 $false
.sym 15858 soc.simpleuart.recv_divcnt[0]
.sym 15859 $false
.sym 15860 $false
.sym 15862 $auto$alumacc.cc:474:replace_alu$7735.C[2]
.sym 15864 $false
.sym 15865 soc.simpleuart.recv_divcnt[1]
.sym 15868 $auto$alumacc.cc:474:replace_alu$7735.C[3]
.sym 15869 $abc$72829$new_n8732_
.sym 15870 $false
.sym 15871 soc.simpleuart.recv_divcnt[2]
.sym 15872 $auto$alumacc.cc:474:replace_alu$7735.C[2]
.sym 15874 $auto$alumacc.cc:474:replace_alu$7735.C[4]
.sym 15875 $abc$72829$new_n8732_
.sym 15876 $false
.sym 15877 soc.simpleuart.recv_divcnt[3]
.sym 15878 $auto$alumacc.cc:474:replace_alu$7735.C[3]
.sym 15880 $auto$alumacc.cc:474:replace_alu$7735.C[5]
.sym 15881 $abc$72829$new_n8732_
.sym 15882 $false
.sym 15883 soc.simpleuart.recv_divcnt[4]
.sym 15884 $auto$alumacc.cc:474:replace_alu$7735.C[4]
.sym 15886 $auto$alumacc.cc:474:replace_alu$7735.C[6]
.sym 15887 $abc$72829$new_n8732_
.sym 15888 $false
.sym 15889 soc.simpleuart.recv_divcnt[5]
.sym 15890 $auto$alumacc.cc:474:replace_alu$7735.C[5]
.sym 15892 $auto$alumacc.cc:474:replace_alu$7735.C[7]
.sym 15893 $abc$72829$new_n8732_
.sym 15894 $false
.sym 15895 soc.simpleuart.recv_divcnt[6]
.sym 15896 $auto$alumacc.cc:474:replace_alu$7735.C[6]
.sym 15898 $auto$alumacc.cc:474:replace_alu$7735.C[8]
.sym 15899 $abc$72829$new_n8732_
.sym 15900 $false
.sym 15901 soc.simpleuart.recv_divcnt[7]
.sym 15902 $auto$alumacc.cc:474:replace_alu$7735.C[7]
.sym 15903 $true
.sym 15904 clk_16mhz$2$2
.sym 15905 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 15906 soc.cpu.count_instr[56]
.sym 15907 soc.cpu.count_instr[57]
.sym 15908 soc.cpu.count_instr[58]
.sym 15909 soc.cpu.count_instr[59]
.sym 15910 soc.cpu.count_instr[60]
.sym 15911 soc.cpu.count_instr[61]
.sym 15912 soc.cpu.count_instr[62]
.sym 15913 soc.cpu.count_instr[63]
.sym 15942 $auto$alumacc.cc:474:replace_alu$7735.C[8]
.sym 15979 $auto$alumacc.cc:474:replace_alu$7735.C[9]
.sym 15980 $abc$72829$new_n8732_
.sym 15981 $false
.sym 15982 soc.simpleuart.recv_divcnt[8]
.sym 15983 $auto$alumacc.cc:474:replace_alu$7735.C[8]
.sym 15985 $auto$alumacc.cc:474:replace_alu$7735.C[10]
.sym 15986 $abc$72829$new_n8732_
.sym 15987 $false
.sym 15988 soc.simpleuart.recv_divcnt[9]
.sym 15989 $auto$alumacc.cc:474:replace_alu$7735.C[9]
.sym 15991 $auto$alumacc.cc:474:replace_alu$7735.C[11]
.sym 15992 $abc$72829$new_n8732_
.sym 15993 $false
.sym 15994 soc.simpleuart.recv_divcnt[10]
.sym 15995 $auto$alumacc.cc:474:replace_alu$7735.C[10]
.sym 15997 $auto$alumacc.cc:474:replace_alu$7735.C[12]
.sym 15998 $abc$72829$new_n8732_
.sym 15999 $false
.sym 16000 soc.simpleuart.recv_divcnt[11]
.sym 16001 $auto$alumacc.cc:474:replace_alu$7735.C[11]
.sym 16003 $auto$alumacc.cc:474:replace_alu$7735.C[13]
.sym 16004 $abc$72829$new_n8732_
.sym 16005 $false
.sym 16006 soc.simpleuart.recv_divcnt[12]
.sym 16007 $auto$alumacc.cc:474:replace_alu$7735.C[12]
.sym 16009 $auto$alumacc.cc:474:replace_alu$7735.C[14]
.sym 16010 $abc$72829$new_n8732_
.sym 16011 $false
.sym 16012 soc.simpleuart.recv_divcnt[13]
.sym 16013 $auto$alumacc.cc:474:replace_alu$7735.C[13]
.sym 16015 $auto$alumacc.cc:474:replace_alu$7735.C[15]
.sym 16016 $abc$72829$new_n8732_
.sym 16017 $false
.sym 16018 soc.simpleuart.recv_divcnt[14]
.sym 16019 $auto$alumacc.cc:474:replace_alu$7735.C[14]
.sym 16021 $auto$alumacc.cc:474:replace_alu$7735.C[16]
.sym 16022 $abc$72829$new_n8732_
.sym 16023 $false
.sym 16024 soc.simpleuart.recv_divcnt[15]
.sym 16025 $auto$alumacc.cc:474:replace_alu$7735.C[15]
.sym 16026 $true
.sym 16027 clk_16mhz$2$2
.sym 16028 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 16031 pwmDB.count_temp[2]
.sym 16032 pwmDB.count_temp[3]
.sym 16033 pwmDB.count_temp[4]
.sym 16034 pwmDB.count_temp[5]
.sym 16035 pwmDB.count_temp[6]
.sym 16036 pwmDB.count_temp[7]
.sym 16065 $auto$alumacc.cc:474:replace_alu$7735.C[16]
.sym 16102 $auto$alumacc.cc:474:replace_alu$7735.C[17]
.sym 16103 $abc$72829$new_n8732_
.sym 16104 $false
.sym 16105 soc.simpleuart.recv_divcnt[16]
.sym 16106 $auto$alumacc.cc:474:replace_alu$7735.C[16]
.sym 16108 $auto$alumacc.cc:474:replace_alu$7735.C[18]
.sym 16109 $abc$72829$new_n8732_
.sym 16110 $false
.sym 16111 soc.simpleuart.recv_divcnt[17]
.sym 16112 $auto$alumacc.cc:474:replace_alu$7735.C[17]
.sym 16114 $auto$alumacc.cc:474:replace_alu$7735.C[19]
.sym 16115 $abc$72829$new_n8732_
.sym 16116 $false
.sym 16117 soc.simpleuart.recv_divcnt[18]
.sym 16118 $auto$alumacc.cc:474:replace_alu$7735.C[18]
.sym 16120 $auto$alumacc.cc:474:replace_alu$7735.C[20]
.sym 16121 $abc$72829$new_n8732_
.sym 16122 $false
.sym 16123 soc.simpleuart.recv_divcnt[19]
.sym 16124 $auto$alumacc.cc:474:replace_alu$7735.C[19]
.sym 16126 $auto$alumacc.cc:474:replace_alu$7735.C[21]
.sym 16127 $abc$72829$new_n8732_
.sym 16128 $false
.sym 16129 soc.simpleuart.recv_divcnt[20]
.sym 16130 $auto$alumacc.cc:474:replace_alu$7735.C[20]
.sym 16132 $auto$alumacc.cc:474:replace_alu$7735.C[22]
.sym 16133 $abc$72829$new_n8732_
.sym 16134 $false
.sym 16135 soc.simpleuart.recv_divcnt[21]
.sym 16136 $auto$alumacc.cc:474:replace_alu$7735.C[21]
.sym 16138 $auto$alumacc.cc:474:replace_alu$7735.C[23]
.sym 16139 $abc$72829$new_n8732_
.sym 16140 $false
.sym 16141 soc.simpleuart.recv_divcnt[22]
.sym 16142 $auto$alumacc.cc:474:replace_alu$7735.C[22]
.sym 16144 $auto$alumacc.cc:474:replace_alu$7735.C[24]
.sym 16145 $abc$72829$new_n8732_
.sym 16146 $false
.sym 16147 soc.simpleuart.recv_divcnt[23]
.sym 16148 $auto$alumacc.cc:474:replace_alu$7735.C[23]
.sym 16149 $true
.sym 16150 clk_16mhz$2$2
.sym 16151 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 16152 pwmDB.count_temp[8]
.sym 16153 pwmDB.count_temp[9]
.sym 16157 pwmDB.count_temp[1]
.sym 16159 pwmDB.count_temp[0]
.sym 16188 $auto$alumacc.cc:474:replace_alu$7735.C[24]
.sym 16225 $auto$alumacc.cc:474:replace_alu$7735.C[25]
.sym 16226 $abc$72829$new_n8732_
.sym 16227 $false
.sym 16228 soc.simpleuart.recv_divcnt[24]
.sym 16229 $auto$alumacc.cc:474:replace_alu$7735.C[24]
.sym 16231 $auto$alumacc.cc:474:replace_alu$7735.C[26]
.sym 16232 $abc$72829$new_n8732_
.sym 16233 $false
.sym 16234 soc.simpleuart.recv_divcnt[25]
.sym 16235 $auto$alumacc.cc:474:replace_alu$7735.C[25]
.sym 16237 $auto$alumacc.cc:474:replace_alu$7735.C[27]
.sym 16238 $abc$72829$new_n8732_
.sym 16239 $false
.sym 16240 soc.simpleuart.recv_divcnt[26]
.sym 16241 $auto$alumacc.cc:474:replace_alu$7735.C[26]
.sym 16243 $auto$alumacc.cc:474:replace_alu$7735.C[28]
.sym 16244 $abc$72829$new_n8732_
.sym 16245 $false
.sym 16246 soc.simpleuart.recv_divcnt[27]
.sym 16247 $auto$alumacc.cc:474:replace_alu$7735.C[27]
.sym 16249 $auto$alumacc.cc:474:replace_alu$7735.C[29]
.sym 16250 $abc$72829$new_n8732_
.sym 16251 $false
.sym 16252 soc.simpleuart.recv_divcnt[28]
.sym 16253 $auto$alumacc.cc:474:replace_alu$7735.C[28]
.sym 16255 $auto$alumacc.cc:474:replace_alu$7735.C[30]
.sym 16256 $abc$72829$new_n8732_
.sym 16257 $false
.sym 16258 soc.simpleuart.recv_divcnt[29]
.sym 16259 $auto$alumacc.cc:474:replace_alu$7735.C[29]
.sym 16261 $auto$alumacc.cc:474:replace_alu$7735.C[31]
.sym 16262 $abc$72829$new_n8732_
.sym 16263 $false
.sym 16264 soc.simpleuart.recv_divcnt[30]
.sym 16265 $auto$alumacc.cc:474:replace_alu$7735.C[30]
.sym 16268 $false
.sym 16269 $abc$72829$new_n8732_
.sym 16270 soc.simpleuart.recv_divcnt[31]
.sym 16271 $auto$alumacc.cc:474:replace_alu$7735.C[31]
.sym 16272 $true
.sym 16273 clk_16mhz$2$2
.sym 16274 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 16377 clock.counterO[2]
.sym 16378 clock.counterO[3]
.sym 16379 clock.counterO[4]
.sym 16380 clock.counterO[5]
.sym 16381 clock.counterO[6]
.sym 16382 clock.counterO[7]
.sym 16456 $false
.sym 16457 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 16458 clock.counterO[7]
.sym 16459 encoderL.encoderCount[7]
.sym 16474 pwmIB.count_temp[1]
.sym 16475 pwm_connectorIB[1]
.sym 16476 pwm_connectorIB[0]
.sym 16477 pwmIB.count_temp[0]
.sym 16480 $abc$72829$auto$simplemap.cc:168:logic_reduce$11764
.sym 16481 $false
.sym 16482 $false
.sym 16483 $false
.sym 16496 resetn$2
.sym 16497 clk_16mhz$2$2
.sym 16498 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 16503 clock.counterO[8]
.sym 16504 clock.counterO[9]
.sym 16505 clock.counterO[10]
.sym 16506 clock.counterO[11]
.sym 16507 clock.counterO[12]
.sym 16508 clock.counterO[13]
.sym 16509 clock.counterO[14]
.sym 16510 clock.counterO[15]
.sym 16613 $false
.sym 16614 $false
.sym 16615 $false
.sym 16616 pwm_connectorIB[30]
.sym 16619 $false
.sym 16620 $false
.sym 16621 $false
.sym 16622 pwm_connectorIB[9]
.sym 16625 $false
.sym 16626 $false
.sym 16627 $false
.sym 16628 pwm_connectorIB[18]
.sym 16631 $false
.sym 16632 resetn$2
.sym 16633 pwmIB.counterI[6]
.sym 16634 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 16637 pwmIB.count_temp[9]
.sym 16638 pwm_connectorIB[9]
.sym 16639 pwmIB.count_temp[7]
.sym 16640 pwm_connectorIB[7]
.sym 16643 $false
.sym 16644 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 16645 clock.counterO[1]
.sym 16646 encoderL.encoderCount[1]
.sym 16649 $false
.sym 16650 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 16651 clock.counterO[15]
.sym 16652 encoderL.encoderCount[15]
.sym 16655 soc.cpu.mem_wdata[30]
.sym 16656 $false
.sym 16657 $false
.sym 16658 $false
.sym 16659 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752
.sym 16660 clk_16mhz$2$2
.sym 16661 $false
.sym 16662 clock.counterO[16]
.sym 16663 clock.counterO[17]
.sym 16664 clock.counterO[18]
.sym 16665 clock.counterO[19]
.sym 16666 clock.counterO[20]
.sym 16667 clock.counterO[21]
.sym 16668 clock.counterO[22]
.sym 16669 clock.counterO[23]
.sym 16698 $true
.sym 16735 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[8]$2
.sym 16736 $false
.sym 16737 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[8]
.sym 16738 $false
.sym 16739 $false
.sym 16741 $auto$alumacc.cc:474:replace_alu$7502.C[10]
.sym 16743 $false
.sym 16744 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[9]
.sym 16747 $auto$alumacc.cc:474:replace_alu$7502.C[11]
.sym 16749 $false
.sym 16750 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[10]
.sym 16753 $auto$alumacc.cc:474:replace_alu$7502.C[12]
.sym 16755 $false
.sym 16756 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[11]
.sym 16759 $auto$alumacc.cc:474:replace_alu$7502.C[13]
.sym 16761 $false
.sym 16762 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[12]
.sym 16765 $auto$alumacc.cc:474:replace_alu$7502.C[14]
.sym 16767 $false
.sym 16768 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[13]
.sym 16771 $auto$alumacc.cc:474:replace_alu$7502.C[15]
.sym 16773 $false
.sym 16774 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[14]
.sym 16777 $auto$alumacc.cc:474:replace_alu$7502.C[16]
.sym 16779 $false
.sym 16780 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[15]
.sym 16785 clock.counterO[24]
.sym 16786 clock.counterO[25]
.sym 16787 clock.counterO[26]
.sym 16788 clock.counterO[27]
.sym 16789 clock.counterO[28]
.sym 16790 clock.counterO[29]
.sym 16791 clock.counterO[30]
.sym 16792 clock.counterO[31]
.sym 16821 $auto$alumacc.cc:474:replace_alu$7502.C[16]
.sym 16858 $auto$alumacc.cc:474:replace_alu$7502.C[17]
.sym 16860 $false
.sym 16861 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[16]
.sym 16864 $auto$alumacc.cc:474:replace_alu$7502.C[18]
.sym 16866 $false
.sym 16867 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[17]
.sym 16870 $auto$alumacc.cc:474:replace_alu$7502.C[19]
.sym 16872 $false
.sym 16873 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[18]
.sym 16876 $auto$alumacc.cc:474:replace_alu$7502.C[20]
.sym 16878 $false
.sym 16879 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[19]
.sym 16882 $auto$alumacc.cc:474:replace_alu$7502.C[21]
.sym 16884 $false
.sym 16885 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[20]
.sym 16888 $auto$alumacc.cc:474:replace_alu$7502.C[22]
.sym 16890 $false
.sym 16891 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[21]
.sym 16894 $auto$alumacc.cc:474:replace_alu$7502.C[23]
.sym 16896 $false
.sym 16897 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[22]
.sym 16900 $auto$alumacc.cc:474:replace_alu$7502.C[24]
.sym 16902 $false
.sym 16903 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[23]
.sym 16908 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[29]
.sym 16910 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[28]
.sym 16911 $abc$72829$procmux$6797_Y[5]_new_inv_
.sym 16912 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[17]
.sym 16913 $abc$72829$procmux$6797_Y[18]_new_inv_
.sym 16914 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[23]
.sym 16915 encoderDataI[27]
.sym 16944 $auto$alumacc.cc:474:replace_alu$7502.C[24]
.sym 16981 $auto$alumacc.cc:474:replace_alu$7502.C[25]
.sym 16983 $false
.sym 16984 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[24]
.sym 16987 $auto$alumacc.cc:474:replace_alu$7502.C[26]
.sym 16989 $false
.sym 16990 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[25]
.sym 16993 $auto$alumacc.cc:474:replace_alu$7502.C[27]
.sym 16995 $false
.sym 16996 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[26]
.sym 16999 $auto$alumacc.cc:474:replace_alu$7502.C[28]
.sym 17001 $false
.sym 17002 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[27]
.sym 17005 $auto$alumacc.cc:474:replace_alu$7502.C[29]
.sym 17007 $false
.sym 17008 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[28]
.sym 17011 $auto$alumacc.cc:474:replace_alu$7502.C[30]
.sym 17013 $false
.sym 17014 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[29]
.sym 17017 $auto$alumacc.cc:474:replace_alu$7502.C[31]
.sym 17019 $false
.sym 17020 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[30]
.sym 17023 $abc$72829$auto$alumacc.cc:491:replace_alu$7504[31]$2
.sym 17025 $false
.sym 17026 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[31]
.sym 17031 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[26]
.sym 17032 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[27]
.sym 17033 $abc$72829$new_n5881_
.sym 17034 iomem_rdata[15]
.sym 17035 iomem_rdata[5]
.sym 17036 iomem_rdata[1]
.sym 17037 iomem_rdata[18]
.sym 17108 $abc$72829$auto$alumacc.cc:491:replace_alu$7504[31]$2
.sym 17111 $false
.sym 17112 $false
.sym 17113 $false
.sym 17114 pwm_connectorIB[10]
.sym 17117 $false
.sym 17118 $false
.sym 17119 pwm_connectorIB[11]
.sym 17120 pwm_connectorIB[10]
.sym 17123 $abc$72829$new_n9455_
.sym 17124 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$9409[15]_new_
.sym 17125 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14880[10]_new_
.sym 17126 $abc$72829$new_n9590_
.sym 17129 soc.cpu.mem_wdata[10]
.sym 17130 $false
.sym 17131 $false
.sym 17132 $false
.sym 17135 soc.cpu.mem_wdata[9]
.sym 17136 $false
.sym 17137 $false
.sym 17138 $false
.sym 17141 soc.cpu.mem_wdata[12]
.sym 17142 $false
.sym 17143 $false
.sym 17144 $false
.sym 17147 soc.cpu.mem_wdata[13]
.sym 17148 $false
.sym 17149 $false
.sym 17150 $false
.sym 17151 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437
.sym 17152 clk_16mhz$2$2
.sym 17153 $false
.sym 17154 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[24]
.sym 17155 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14911[0]_new_
.sym 17156 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[25]
.sym 17157 $abc$72829$new_n5882_
.sym 17158 pwm_connectorIB[29]
.sym 17159 pwm_connectorIB[28]
.sym 17160 pwm_connectorIB[27]
.sym 17161 pwm_connectorIB[24]
.sym 17228 pwm_connectorIB[1]
.sym 17229 pwm_connectorIB[0]
.sym 17230 $abc$72829$new_n6362_
.sym 17231 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14880[10]_new_
.sym 17234 $false
.sym 17235 $false
.sym 17236 pwmIB.count_temp[8]
.sym 17237 $abc$72829$techmap\pwmIB.$2\state[0:0]_new_inv_
.sym 17240 pwm_connectorIB[7]
.sym 17241 pwm_connectorIB[6]
.sym 17242 pwm_connectorIB[9]
.sym 17243 pwm_connectorIB[8]
.sym 17246 $false
.sym 17247 $false
.sym 17248 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7530_new_inv_
.sym 17249 pwmIB.state
.sym 17252 $abc$72829$auto$alumacc.cc:491:replace_alu$7504[31]
.sym 17253 pwmIB.state
.sym 17254 $abc$72829$new_n6360_
.sym 17255 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7530_new_inv_
.sym 17258 $abc$72829$new_n6363_
.sym 17259 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14897[4]_new_
.sym 17260 $abc$72829$new_n6361_
.sym 17261 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14911[0]_new_
.sym 17264 $false
.sym 17265 $false
.sym 17266 $false
.sym 17267 pwm_connectorIB[15]
.sym 17270 soc.cpu.mem_wdata[8]
.sym 17271 $false
.sym 17272 $false
.sym 17273 $false
.sym 17274 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224
.sym 17275 clk_16mhz$2$2
.sym 17276 $false
.sym 17279 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[31]
.sym 17280 $abc$72829$new_n5880_
.sym 17281 pwm_connectorIB[31]
.sym 17282 pwm_connectorIB[25]
.sym 17284 pwm_connectorIB[26]
.sym 17351 pwm_connectorIB[15]
.sym 17352 pwm_connectorIB[14]
.sym 17353 pwm_connectorIB[13]
.sym 17354 pwm_connectorIB[12]
.sym 17357 $false
.sym 17358 $false
.sym 17359 $false
.sym 17360 soc.simpleuart.cfg_divider[12]
.sym 17363 $false
.sym 17364 $false
.sym 17365 $false
.sym 17366 soc.simpleuart.cfg_divider[14]
.sym 17369 $false
.sym 17370 $false
.sym 17371 $false
.sym 17372 soc.simpleuart.cfg_divider[13]
.sym 17375 $false
.sym 17376 $false
.sym 17377 $false
.sym 17378 pwm_connectorIB[14]
.sym 17381 $false
.sym 17382 $false
.sym 17383 $false
.sym 17384 pwm_connectorIB[12]
.sym 17387 $false
.sym 17388 $false
.sym 17389 pwmIB.count_temp[8]
.sym 17390 $abc$72829$techmap\pwmIB.$2\state[0:0]_new_inv_
.sym 17393 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45380[1]_new_
.sym 17394 $abc$72829$auto$alumacc.cc:491:replace_alu$7515[31]
.sym 17395 pwmIB.pwm_counter
.sym 17396 $abc$72829$new_n6359_
.sym 17397 $true
.sym 17398 clk_16mhz$2$2
.sym 17399 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 17401 $auto$alumacc.cc:474:replace_alu$7717.C[1]
.sym 17402 $abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 17403 $abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2]
.sym 17404 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752
.sym 17405 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488
.sym 17406 pwm_connectorIB[23]
.sym 17407 pwm_connectorIB[16]
.sym 17474 $false
.sym 17475 $false
.sym 17476 $false
.sym 17477 soc.simpleuart.cfg_divider[19]
.sym 17480 $false
.sym 17481 $false
.sym 17482 $false
.sym 17483 soc.simpleuart.cfg_divider[20]
.sym 17486 $false
.sym 17487 $false
.sym 17488 $false
.sym 17489 soc.simpleuart.cfg_divider[15]
.sym 17492 soc.cpu.mem_wdata[13]
.sym 17493 $false
.sym 17494 $false
.sym 17495 $false
.sym 17498 soc.cpu.mem_wdata[12]
.sym 17499 $false
.sym 17500 $false
.sym 17501 $false
.sym 17504 soc.cpu.mem_wdata[14]
.sym 17505 $false
.sym 17506 $false
.sym 17507 $false
.sym 17510 soc.cpu.mem_wdata[15]
.sym 17511 $false
.sym 17512 $false
.sym 17513 $false
.sym 17516 soc.cpu.mem_wdata[10]
.sym 17517 $false
.sym 17518 $false
.sym 17519 $false
.sym 17520 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224
.sym 17521 clk_16mhz$2$2
.sym 17522 $false
.sym 17523 soc.simpleuart.cfg_divider[7]
.sym 17527 soc.simpleuart.cfg_divider[3]
.sym 17529 soc.simpleuart.cfg_divider[6]
.sym 17597 $false
.sym 17598 $false
.sym 17599 $false
.sym 17600 soc.simpleuart.cfg_divider[29]
.sym 17603 $false
.sym 17604 $false
.sym 17605 $false
.sym 17606 soc.simpleuart.cfg_divider[25]
.sym 17609 $false
.sym 17610 $false
.sym 17611 $false
.sym 17612 soc.simpleuart.cfg_divider[11]
.sym 17633 soc.cpu.mem_wdata[1]
.sym 17634 $false
.sym 17635 $false
.sym 17636 $false
.sym 17643 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960
.sym 17644 clk_16mhz$2$2
.sym 17645 $false
.sym 17646 $abc$72829$new_n5738_
.sym 17648 $abc$72829$new_n7691_
.sym 17649 $abc$72829$new_n5737_
.sym 17650 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[2]_new_inv_
.sym 17651 $abc$72829$new_n9524_
.sym 17652 $abc$72829$new_n7689_
.sym 17653 soc.spimemio.xfer.flash_csb
.sym 17720 $false
.sym 17721 $false
.sym 17722 soc.spimemio.xfer.xfer_qspi
.sym 17723 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 17732 soc.spimemio.xfer.count[2]
.sym 17733 soc.spimemio.xfer.count[1]
.sym 17734 soc.spimemio.xfer.count[3]
.sym 17735 soc.spimemio.xfer.count[0]
.sym 17744 $abc$72829$new_n7682_
.sym 17745 soc.spimemio.xfer.count[1]
.sym 17746 $abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 17747 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 17750 soc.spimemio.xfer.flash_clk
.sym 17751 soc.spimemio.xfer.count[0]
.sym 17752 $abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.sym 17753 $false
.sym 17756 soc.spimemio.xfer.flash_clk
.sym 17757 soc.spimemio.xfer.count[1]
.sym 17758 $abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.sym 17759 $false
.sym 17762 $abc$72829$new_n5301_
.sym 17763 $abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 17764 soc.spimemio.xfer.count[0]
.sym 17765 $abc$72829$new_n7682_
.sym 17766 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66831
.sym 17767 clk_16mhz$2$2
.sym 17768 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 17769 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66831
.sym 17770 $abc$72829$new_n7687_
.sym 17771 $abc$72829$new_n7694_
.sym 17772 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66882
.sym 17773 $abc$72829$new_n7695_
.sym 17774 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$67577[1]_new_inv_
.sym 17775 soc.spimemio.xfer.count[3]
.sym 17776 soc.spimemio.xfer.count[2]
.sym 17843 $abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][0]_new_inv_
.sym 17844 $abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 17845 $abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][1]_new_inv_
.sym 17846 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 17849 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 17850 soc.spimemio.xfer.flash_clk
.sym 17851 soc.spimemio.xfer.count[2]
.sym 17852 $abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[2]
.sym 17855 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$and$/usr/local/bin/../share/yosys/techmap.v:434$16345_Y_new_
.sym 17856 soc.spimemio.xfer.count[0]
.sym 17857 $abc$72829$new_n5737_
.sym 17858 $abc$72829$new_n5746_
.sym 17861 soc.spimemio.xfer.count[0]
.sym 17862 soc.spimemio.xfer.count[1]
.sym 17863 soc.spimemio.xfer.count[2]
.sym 17864 soc.spimemio.xfer.count[3]
.sym 17867 $abc$72829$new_n5747_
.sym 17868 soc.spimemio.xfer.count[2]
.sym 17869 soc.spimemio.xfer.xfer_ddr
.sym 17870 soc.spimemio.xfer.flash_clk
.sym 17873 $false
.sym 17874 soc.spimemio.xfer.xfer_qspi
.sym 17875 soc.spimemio.xfer.count[1]
.sym 17876 soc.spimemio.xfer.count[3]
.sym 17879 $abc$72829$new_n5742_
.sym 17880 soc.spimemio.xfer.flash_clk
.sym 17881 soc.spimemio.xfer.count[2]
.sym 17882 $abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$120_Y[2]
.sym 17885 $false
.sym 17886 $abc$72829$new_n7684_
.sym 17887 $abc$72829$new_n5301_
.sym 17888 $abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][1]_new_inv_
.sym 17889 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66882
.sym 17890 clk_16mhz$2$2
.sym 17891 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 17892 $abc$72829$new_n6152_
.sym 17893 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67034
.sym 17894 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 17895 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66788_new_inv_
.sym 17897 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66805
.sym 17898 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740
.sym 17899 soc.spimemio.xfer.flash_clk
.sym 17966 $false
.sym 17967 soc.cpu.pcpi_div.outsign
.sym 17968 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[20]
.sym 17969 soc.cpu.pcpi_div.quotient[20]
.sym 17984 $false
.sym 17985 $false
.sym 17986 soc.spimemio.xfer_resetn
.sym 17987 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66882
.sym 17996 $false
.sym 17997 soc.cpu.pcpi_div.outsign
.sym 17998 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[8]
.sym 17999 soc.cpu.pcpi_div.quotient[8]
.sym 18002 $false
.sym 18003 $false
.sym 18004 $false
.sym 18005 soc.cpu.pcpi_div.quotient[8]
.sym 18008 soc.cpu.mem_wdata[1]
.sym 18009 $false
.sym 18010 $false
.sym 18011 $false
.sym 18012 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385
.sym 18013 clk_16mhz$2$2
.sym 18014 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 18015 $abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 18016 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[2]
.sym 18017 $abc$72829$new_n7650_
.sym 18018 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[14]_new_inv_
.sym 18019 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712
.sym 18020 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[29]_new_inv_
.sym 18021 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[2]_new_inv_
.sym 18022 soc.spimemio.xfer.xfer_tag_q[2]
.sym 18089 $false
.sym 18090 soc.spimemio.xfer.dummy_count[2]
.sym 18091 $false
.sym 18092 $auto$alumacc.cc:474:replace_alu$7714.C[2]
.sym 18095 $false
.sym 18096 $false
.sym 18097 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 18098 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16342_Y_new_inv_
.sym 18101 $false
.sym 18102 $false
.sym 18103 $false
.sym 18104 soc.spimemio.xfer.flash_clk
.sym 18107 soc.spimemio.xfer.xfer_ddr_q
.sym 18108 soc.spimemio.xfer.fetch
.sym 18109 soc.spimemio.xfer.next_fetch
.sym 18110 soc.spimemio.xfer.last_fetch
.sym 18113 $false
.sym 18114 $false
.sym 18115 $false
.sym 18116 soc.cpu.pcpi_div.quotient[29]
.sym 18119 $false
.sym 18120 soc.cpu.pcpi_div.outsign
.sym 18121 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[17]
.sym 18122 soc.cpu.pcpi_div.quotient[17]
.sym 18125 soc.spimemio.xfer.next_fetch
.sym 18126 $false
.sym 18127 $false
.sym 18128 $false
.sym 18131 $false
.sym 18132 $false
.sym 18133 soc.spimemio.xfer.xfer_ddr
.sym 18134 soc.spimemio.xfer.fetch
.sym 18135 $true
.sym 18136 clk_16mhz$2$2
.sym 18137 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 18138 $abc$72829$soc.spimemio.xfer.next_obuffer[4]_new_
.sym 18139 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[4]_new_
.sym 18140 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$37197_new_inv_
.sym 18141 soc.spimemio.xfer.xfer_dspi
.sym 18142 soc.spimemio.xfer.xfer_ddr
.sym 18143 soc.spimemio.xfer.xfer_tag[0]
.sym 18144 soc.spimemio.xfer.xfer_tag[2]
.sym 18145 soc.spimemio.xfer.xfer_qspi
.sym 18212 $false
.sym 18213 $false
.sym 18214 $false
.sym 18215 soc.cpu.pcpi_div.quotient[6]
.sym 18218 $false
.sym 18219 soc.cpu.pcpi_div.outsign
.sym 18220 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[6]
.sym 18221 soc.cpu.pcpi_div.quotient[6]
.sym 18224 $false
.sym 18225 soc.cpu.pcpi_div.outsign
.sym 18226 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[3]
.sym 18227 soc.cpu.pcpi_div.quotient[3]
.sym 18230 $false
.sym 18231 soc.spimemio.xfer.dummy_count[0]
.sym 18232 $abc$72829$auto$alumacc.cc:474:replace_alu$7714.BB[0]
.sym 18233 $false
.sym 18236 $false
.sym 18237 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 18238 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 18239 soc.spimemio.xfer.flash_clk
.sym 18242 $false
.sym 18243 soc.cpu.pcpi_div.outsign
.sym 18244 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[24]
.sym 18245 soc.cpu.pcpi_div.quotient[24]
.sym 18248 $abc$72829$new_n5735_
.sym 18249 $abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[2]
.sym 18250 soc.spimemio.din_rd
.sym 18251 soc.spimemio.din_data[2]
.sym 18254 $abc$72829$new_n5735_
.sym 18255 $abc$72829$techmap\soc.spimemio.xfer.$procmux$5926_Y[0]
.sym 18256 soc.spimemio.din_rd
.sym 18257 soc.spimemio.din_data[0]
.sym 18258 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740
.sym 18259 clk_16mhz$2$2
.sym 18260 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 18261 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[9]_new_inv_
.sym 18263 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[10]_new_inv_
.sym 18264 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[21]_new_inv_
.sym 18265 $abc$72829$new_n5735_
.sym 18266 soc.cpu.pcpi_div.quotient[12]
.sym 18267 soc.cpu.pcpi_div.quotient[22]
.sym 18268 soc.cpu.pcpi_div.quotient[9]
.sym 18335 $false
.sym 18336 $false
.sym 18337 soc.spimemio.xfer_resetn
.sym 18338 $abc$72829$new_n5735_
.sym 18341 $false
.sym 18342 soc.cpu.pcpi_div.outsign
.sym 18343 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[12]
.sym 18344 soc.cpu.pcpi_div.quotient[12]
.sym 18347 $false
.sym 18348 $false
.sym 18349 $false
.sym 18350 soc.cpu.pcpi_div.quotient[10]
.sym 18359 $false
.sym 18360 $false
.sym 18361 $false
.sym 18362 soc.cpu.pcpi_div.quotient[21]
.sym 18365 $false
.sym 18366 $false
.sym 18367 $false
.sym 18368 soc.cpu.pcpi_div.quotient[9]
.sym 18377 soc.spimemio.xfer.xfer_ddr
.sym 18378 $false
.sym 18379 $false
.sym 18380 $false
.sym 18381 $true
.sym 18382 clk_16mhz$2$2
.sym 18383 $false
.sym 18384 $abc$72829$new_n6063_
.sym 18385 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096
.sym 18386 $abc$72829$new_n6071_
.sym 18387 $abc$72829$new_n6073_
.sym 18388 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248
.sym 18389 $abc$72829$new_n6062_
.sym 18390 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400
.sym 18391 soc.spimemio.xfer.obuffer[4]
.sym 18464 $false
.sym 18465 $false
.sym 18466 $false
.sym 18467 soc.cpu.pcpi_div.quotient[17]
.sym 18476 soc.spimemio.xfer.xfer_tag[3]
.sym 18477 $false
.sym 18478 $false
.sym 18479 $false
.sym 18482 soc.spimemio.xfer.xfer_tag[1]
.sym 18483 $false
.sym 18484 $false
.sym 18485 $false
.sym 18500 soc.spimemio.xfer.xfer_tag[0]
.sym 18501 $false
.sym 18502 $false
.sym 18503 $false
.sym 18504 $true
.sym 18505 clk_16mhz$2$2
.sym 18506 $false
.sym 18508 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[26]
.sym 18511 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[26]_new_inv_
.sym 18512 soc.cpu.pcpi_div.quotient[31]
.sym 18514 soc.cpu.pcpi_div.quotient[25]
.sym 18581 $false
.sym 18582 soc.cpu.pcpi_div.outsign
.sym 18583 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[25]
.sym 18584 soc.cpu.pcpi_div.quotient[25]
.sym 18599 $false
.sym 18600 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$19727[0]_new_
.sym 18601 soc.spimemio.din_tag[1]
.sym 18602 $abc$72829$new_n5796_
.sym 18611 $false
.sym 18612 $abc$72829$new_n5805_
.sym 18613 soc.spimemio.din_tag[0]
.sym 18614 $abc$72829$new_n5796_
.sym 18623 $false
.sym 18624 $false
.sym 18625 soc.spimemio.din_tag[3]
.sym 18626 $abc$72829$new_n5796_
.sym 18627 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$59567
.sym 18628 clk_16mhz$2$2
.sym 18629 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 18630 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58121
.sym 18632 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 18634 $abc$72829$new_n5989_
.sym 18635 soc.simpleuart.send_dummy
.sym 18716 $false
.sym 18717 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32905_new_inv_
.sym 18718 soc.cpu.instr_rdcycleh
.sym 18719 soc.cpu.count_cycle[39]
.sym 18728 soc.cpu.instr_rdcycle
.sym 18729 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 18730 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18241_Y_new_inv_
.sym 18731 soc.cpu.count_cycle[21]
.sym 18734 soc.cpu.instr_rdcycle
.sym 18735 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 18736 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18227_Y_new_inv_
.sym 18737 soc.cpu.count_cycle[7]
.sym 18740 $false
.sym 18741 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32849_new_inv_
.sym 18742 soc.cpu.instr_rdcycleh
.sym 18743 soc.cpu.count_cycle[53]
.sym 18746 soc.cpu.mem_wdata[13]
.sym 18747 $false
.sym 18748 $false
.sym 18749 $false
.sym 18750 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457
.sym 18751 clk_16mhz$2$2
.sym 18752 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 18754 soc.simpleuart.cfg_divider[25]
.sym 18755 soc.simpleuart.cfg_divider[27]
.sym 18758 soc.simpleuart.cfg_divider[31]
.sym 18759 soc.simpleuart.cfg_divider[26]
.sym 18760 soc.simpleuart.cfg_divider[28]
.sym 18827 soc.cpu.instr_rdcycle
.sym 18828 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 18829 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18224_Y_new_inv_
.sym 18830 soc.cpu.count_cycle[4]
.sym 18833 soc.cpu.count_cycle[36]
.sym 18834 soc.cpu.instr_rdcycleh
.sym 18835 soc.cpu.count_instr[4]
.sym 18836 soc.cpu.instr_rdinstr
.sym 18839 soc.cpu.instr_rdcycle
.sym 18840 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 18841 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18245_Y_new_inv_
.sym 18842 soc.cpu.count_cycle[25]
.sym 18851 $false
.sym 18852 $abc$72829$new_n8659_
.sym 18853 soc.cpu.instr_rdinstrh
.sym 18854 soc.cpu.count_instr[57]
.sym 18857 $false
.sym 18858 $abc$72829$new_n8425_
.sym 18859 soc.cpu.instr_rdinstrh
.sym 18860 soc.cpu.count_instr[36]
.sym 18863 soc.cpu.count_cycle[32]
.sym 18864 soc.cpu.instr_rdcycleh
.sym 18865 soc.cpu.instr_rdinstr
.sym 18866 soc.cpu.count_instr[0]
.sym 18869 soc.cpu.count_cycle[57]
.sym 18870 soc.cpu.instr_rdcycleh
.sym 18871 soc.cpu.count_instr[25]
.sym 18872 soc.cpu.instr_rdinstr
.sym 18876 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457
.sym 18877 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 18878 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864
.sym 18880 pwm_connectorDB[30]
.sym 18882 pwm_connectorDB[25]
.sym 18883 pwm_connectorDB[27]
.sym 18950 soc.cpu.instr_rdcycle
.sym 18951 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 18952 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18222_Y_new_inv_
.sym 18953 soc.cpu.count_cycle[2]
.sym 18956 soc.cpu.instr_rdcycle
.sym 18957 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 18958 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18229_Y_new_inv_
.sym 18959 soc.cpu.count_cycle[9]
.sym 18962 soc.cpu.count_cycle[42]
.sym 18963 soc.cpu.instr_rdcycleh
.sym 18964 soc.cpu.count_instr[10]
.sym 18965 soc.cpu.instr_rdinstr
.sym 18968 soc.cpu.instr_rdcycle
.sym 18969 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 18970 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18230_Y_new_inv_
.sym 18971 soc.cpu.count_cycle[10]
.sym 18974 $false
.sym 18975 $abc$72829$new_n8488_
.sym 18976 soc.cpu.instr_rdinstr
.sym 18977 soc.cpu.count_instr[9]
.sym 18980 soc.cpu.count_cycle[34]
.sym 18981 soc.cpu.instr_rdcycleh
.sym 18982 soc.cpu.count_instr[2]
.sym 18983 soc.cpu.instr_rdinstr
.sym 18986 $false
.sym 18987 $abc$72829$new_n8399_
.sym 18988 soc.cpu.instr_rdinstrh
.sym 18989 soc.cpu.count_instr[34]
.sym 18992 $false
.sym 18993 $abc$72829$new_n8500_
.sym 18994 soc.cpu.instr_rdinstrh
.sym 18995 soc.cpu.count_instr[42]
.sym 19000 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[24]_new_
.sym 19001 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18220_Y_new_inv_
.sym 19002 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18244_Y_new_inv_
.sym 19004 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[0]_new_
.sym 19005 pwm_connectorDB[26]
.sym 19006 pwm_connectorDB[29]
.sym 19073 soc.cpu.count_cycle[37]
.sym 19074 soc.cpu.instr_rdcycleh
.sym 19075 soc.cpu.count_instr[37]
.sym 19076 soc.cpu.instr_rdinstrh
.sym 19079 soc.cpu.instr_rdcycle
.sym 19080 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 19081 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18243_Y_new_inv_
.sym 19082 soc.cpu.count_cycle[23]
.sym 19085 soc.cpu.count_instr[39]
.sym 19086 soc.cpu.instr_rdinstrh
.sym 19087 soc.cpu.instr_rdinstr
.sym 19088 soc.cpu.count_instr[7]
.sym 19091 soc.cpu.count_cycle[56]
.sym 19092 soc.cpu.instr_rdcycleh
.sym 19093 soc.cpu.count_instr[56]
.sym 19094 soc.cpu.instr_rdinstrh
.sym 19097 soc.cpu.count_cycle[55]
.sym 19098 soc.cpu.instr_rdcycleh
.sym 19099 soc.cpu.count_instr[23]
.sym 19100 soc.cpu.instr_rdinstr
.sym 19103 $false
.sym 19104 $abc$72829$new_n8439_
.sym 19105 soc.cpu.instr_rdinstr
.sym 19106 soc.cpu.count_instr[5]
.sym 19109 $false
.sym 19110 $abc$72829$new_n8638_
.sym 19111 soc.cpu.instr_rdinstrh
.sym 19112 soc.cpu.count_instr[55]
.sym 19115 soc.cpu.instr_rdcycle
.sym 19116 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 19117 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18225_Y_new_inv_
.sym 19118 soc.cpu.count_cycle[5]
.sym 19123 pwm_connectorDB[28]
.sym 19125 pwm_connectorDB[24]
.sym 19126 pwm_connectorDB[31]
.sym 19158 $true
.sym 19195 soc.cpu.count_instr[0]$2
.sym 19196 $false
.sym 19197 soc.cpu.count_instr[0]
.sym 19198 $false
.sym 19199 $false
.sym 19201 $auto$alumacc.cc:474:replace_alu$7649.C[2]
.sym 19203 $false
.sym 19204 soc.cpu.count_instr[1]
.sym 19207 $auto$alumacc.cc:474:replace_alu$7649.C[3]
.sym 19208 $false
.sym 19209 $false
.sym 19210 soc.cpu.count_instr[2]
.sym 19211 $auto$alumacc.cc:474:replace_alu$7649.C[2]
.sym 19213 $auto$alumacc.cc:474:replace_alu$7649.C[4]
.sym 19214 $false
.sym 19215 $false
.sym 19216 soc.cpu.count_instr[3]
.sym 19217 $auto$alumacc.cc:474:replace_alu$7649.C[3]
.sym 19219 $auto$alumacc.cc:474:replace_alu$7649.C[5]
.sym 19220 $false
.sym 19221 $false
.sym 19222 soc.cpu.count_instr[4]
.sym 19223 $auto$alumacc.cc:474:replace_alu$7649.C[4]
.sym 19225 $auto$alumacc.cc:474:replace_alu$7649.C[6]
.sym 19226 $false
.sym 19227 $false
.sym 19228 soc.cpu.count_instr[5]
.sym 19229 $auto$alumacc.cc:474:replace_alu$7649.C[5]
.sym 19231 $auto$alumacc.cc:474:replace_alu$7649.C[7]
.sym 19232 $false
.sym 19233 $false
.sym 19234 soc.cpu.count_instr[6]
.sym 19235 $auto$alumacc.cc:474:replace_alu$7649.C[6]
.sym 19237 $auto$alumacc.cc:474:replace_alu$7649.C[8]
.sym 19238 $false
.sym 19239 $false
.sym 19240 soc.cpu.count_instr[7]
.sym 19241 $auto$alumacc.cc:474:replace_alu$7649.C[7]
.sym 19242 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 19243 clk_16mhz$2$2
.sym 19244 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 19245 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[23]
.sym 19246 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[12]_new_
.sym 19247 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18232_Y_new_inv_
.sym 19248 $abc$72829$new_n8523_
.sym 19249 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[30]
.sym 19250 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[29]
.sym 19251 $abc$72829$new_n5922_
.sym 19252 soc.simpleuart.cfg_divider[15]
.sym 19281 $auto$alumacc.cc:474:replace_alu$7649.C[8]
.sym 19318 $auto$alumacc.cc:474:replace_alu$7649.C[9]
.sym 19319 $false
.sym 19320 $false
.sym 19321 soc.cpu.count_instr[8]
.sym 19322 $auto$alumacc.cc:474:replace_alu$7649.C[8]
.sym 19324 $auto$alumacc.cc:474:replace_alu$7649.C[10]
.sym 19325 $false
.sym 19326 $false
.sym 19327 soc.cpu.count_instr[9]
.sym 19328 $auto$alumacc.cc:474:replace_alu$7649.C[9]
.sym 19330 $auto$alumacc.cc:474:replace_alu$7649.C[11]
.sym 19331 $false
.sym 19332 $false
.sym 19333 soc.cpu.count_instr[10]
.sym 19334 $auto$alumacc.cc:474:replace_alu$7649.C[10]
.sym 19336 $auto$alumacc.cc:474:replace_alu$7649.C[12]
.sym 19337 $false
.sym 19338 $false
.sym 19339 soc.cpu.count_instr[11]
.sym 19340 $auto$alumacc.cc:474:replace_alu$7649.C[11]
.sym 19342 $auto$alumacc.cc:474:replace_alu$7649.C[13]
.sym 19343 $false
.sym 19344 $false
.sym 19345 soc.cpu.count_instr[12]
.sym 19346 $auto$alumacc.cc:474:replace_alu$7649.C[12]
.sym 19348 $auto$alumacc.cc:474:replace_alu$7649.C[14]
.sym 19349 $false
.sym 19350 $false
.sym 19351 soc.cpu.count_instr[13]
.sym 19352 $auto$alumacc.cc:474:replace_alu$7649.C[13]
.sym 19354 $auto$alumacc.cc:474:replace_alu$7649.C[15]
.sym 19355 $false
.sym 19356 $false
.sym 19357 soc.cpu.count_instr[14]
.sym 19358 $auto$alumacc.cc:474:replace_alu$7649.C[14]
.sym 19360 $auto$alumacc.cc:474:replace_alu$7649.C[16]
.sym 19361 $false
.sym 19362 $false
.sym 19363 soc.cpu.count_instr[15]
.sym 19364 $auto$alumacc.cc:474:replace_alu$7649.C[15]
.sym 19365 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 19366 clk_16mhz$2$2
.sym 19367 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 19368 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18251_Y_new_inv_
.sym 19369 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[22]
.sym 19370 $abc$72829$new_n8718_
.sym 19371 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[30]_new_
.sym 19372 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[31]_new_
.sym 19373 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32845_new_inv_
.sym 19374 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32849_new_inv_
.sym 19375 soc.simpleuart.send_bitcnt[1]
.sym 19404 $auto$alumacc.cc:474:replace_alu$7649.C[16]
.sym 19441 $auto$alumacc.cc:474:replace_alu$7649.C[17]
.sym 19442 $false
.sym 19443 $false
.sym 19444 soc.cpu.count_instr[16]
.sym 19445 $auto$alumacc.cc:474:replace_alu$7649.C[16]
.sym 19447 $auto$alumacc.cc:474:replace_alu$7649.C[18]
.sym 19448 $false
.sym 19449 $false
.sym 19450 soc.cpu.count_instr[17]
.sym 19451 $auto$alumacc.cc:474:replace_alu$7649.C[17]
.sym 19453 $auto$alumacc.cc:474:replace_alu$7649.C[19]
.sym 19454 $false
.sym 19455 $false
.sym 19456 soc.cpu.count_instr[18]
.sym 19457 $auto$alumacc.cc:474:replace_alu$7649.C[18]
.sym 19459 $auto$alumacc.cc:474:replace_alu$7649.C[20]
.sym 19460 $false
.sym 19461 $false
.sym 19462 soc.cpu.count_instr[19]
.sym 19463 $auto$alumacc.cc:474:replace_alu$7649.C[19]
.sym 19465 $auto$alumacc.cc:474:replace_alu$7649.C[21]
.sym 19466 $false
.sym 19467 $false
.sym 19468 soc.cpu.count_instr[20]
.sym 19469 $auto$alumacc.cc:474:replace_alu$7649.C[20]
.sym 19471 $auto$alumacc.cc:474:replace_alu$7649.C[22]
.sym 19472 $false
.sym 19473 $false
.sym 19474 soc.cpu.count_instr[21]
.sym 19475 $auto$alumacc.cc:474:replace_alu$7649.C[21]
.sym 19477 $auto$alumacc.cc:474:replace_alu$7649.C[23]
.sym 19478 $false
.sym 19479 $false
.sym 19480 soc.cpu.count_instr[22]
.sym 19481 $auto$alumacc.cc:474:replace_alu$7649.C[22]
.sym 19483 $auto$alumacc.cc:474:replace_alu$7649.C[24]
.sym 19484 $false
.sym 19485 $false
.sym 19486 soc.cpu.count_instr[23]
.sym 19487 $auto$alumacc.cc:474:replace_alu$7649.C[23]
.sym 19488 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 19489 clk_16mhz$2$2
.sym 19490 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 19491 $abc$72829$new_n8709_
.sym 19492 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12717[0]_new_
.sym 19493 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[25]
.sym 19494 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18250_Y_new_inv_
.sym 19495 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[28]
.sym 19496 $abc$72829$new_n5923_
.sym 19497 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[23]
.sym 19498 soc.cpu.count_cycle[0]
.sym 19527 $auto$alumacc.cc:474:replace_alu$7649.C[24]
.sym 19564 $auto$alumacc.cc:474:replace_alu$7649.C[25]
.sym 19565 $false
.sym 19566 $false
.sym 19567 soc.cpu.count_instr[24]
.sym 19568 $auto$alumacc.cc:474:replace_alu$7649.C[24]
.sym 19570 $auto$alumacc.cc:474:replace_alu$7649.C[26]
.sym 19571 $false
.sym 19572 $false
.sym 19573 soc.cpu.count_instr[25]
.sym 19574 $auto$alumacc.cc:474:replace_alu$7649.C[25]
.sym 19576 $auto$alumacc.cc:474:replace_alu$7649.C[27]
.sym 19577 $false
.sym 19578 $false
.sym 19579 soc.cpu.count_instr[26]
.sym 19580 $auto$alumacc.cc:474:replace_alu$7649.C[26]
.sym 19582 $auto$alumacc.cc:474:replace_alu$7649.C[28]
.sym 19583 $false
.sym 19584 $false
.sym 19585 soc.cpu.count_instr[27]
.sym 19586 $auto$alumacc.cc:474:replace_alu$7649.C[27]
.sym 19588 $auto$alumacc.cc:474:replace_alu$7649.C[29]
.sym 19589 $false
.sym 19590 $false
.sym 19591 soc.cpu.count_instr[28]
.sym 19592 $auto$alumacc.cc:474:replace_alu$7649.C[28]
.sym 19594 $auto$alumacc.cc:474:replace_alu$7649.C[30]
.sym 19595 $false
.sym 19596 $false
.sym 19597 soc.cpu.count_instr[29]
.sym 19598 $auto$alumacc.cc:474:replace_alu$7649.C[29]
.sym 19600 $auto$alumacc.cc:474:replace_alu$7649.C[31]
.sym 19601 $false
.sym 19602 $false
.sym 19603 soc.cpu.count_instr[30]
.sym 19604 $auto$alumacc.cc:474:replace_alu$7649.C[30]
.sym 19606 $auto$alumacc.cc:474:replace_alu$7649.C[32]
.sym 19607 $false
.sym 19608 $false
.sym 19609 soc.cpu.count_instr[31]
.sym 19610 $auto$alumacc.cc:474:replace_alu$7649.C[31]
.sym 19611 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 19612 clk_16mhz$2$2
.sym 19613 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 19614 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[7]
.sym 19615 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[24]
.sym 19616 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[27]
.sym 19617 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[26]
.sym 19618 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[31]
.sym 19620 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[4]
.sym 19621 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[31]
.sym 19650 $auto$alumacc.cc:474:replace_alu$7649.C[32]
.sym 19687 $auto$alumacc.cc:474:replace_alu$7649.C[33]
.sym 19688 $false
.sym 19689 $false
.sym 19690 soc.cpu.count_instr[32]
.sym 19691 $auto$alumacc.cc:474:replace_alu$7649.C[32]
.sym 19693 $auto$alumacc.cc:474:replace_alu$7649.C[34]
.sym 19694 $false
.sym 19695 $false
.sym 19696 soc.cpu.count_instr[33]
.sym 19697 $auto$alumacc.cc:474:replace_alu$7649.C[33]
.sym 19699 $auto$alumacc.cc:474:replace_alu$7649.C[35]
.sym 19700 $false
.sym 19701 $false
.sym 19702 soc.cpu.count_instr[34]
.sym 19703 $auto$alumacc.cc:474:replace_alu$7649.C[34]
.sym 19705 $auto$alumacc.cc:474:replace_alu$7649.C[36]
.sym 19706 $false
.sym 19707 $false
.sym 19708 soc.cpu.count_instr[35]
.sym 19709 $auto$alumacc.cc:474:replace_alu$7649.C[35]
.sym 19711 $auto$alumacc.cc:474:replace_alu$7649.C[37]
.sym 19712 $false
.sym 19713 $false
.sym 19714 soc.cpu.count_instr[36]
.sym 19715 $auto$alumacc.cc:474:replace_alu$7649.C[36]
.sym 19717 $auto$alumacc.cc:474:replace_alu$7649.C[38]
.sym 19718 $false
.sym 19719 $false
.sym 19720 soc.cpu.count_instr[37]
.sym 19721 $auto$alumacc.cc:474:replace_alu$7649.C[37]
.sym 19723 $auto$alumacc.cc:474:replace_alu$7649.C[39]
.sym 19724 $false
.sym 19725 $false
.sym 19726 soc.cpu.count_instr[38]
.sym 19727 $auto$alumacc.cc:474:replace_alu$7649.C[38]
.sym 19729 $auto$alumacc.cc:474:replace_alu$7649.C[40]
.sym 19730 $false
.sym 19731 $false
.sym 19732 soc.cpu.count_instr[39]
.sym 19733 $auto$alumacc.cc:474:replace_alu$7649.C[39]
.sym 19734 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 19735 clk_16mhz$2$2
.sym 19736 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 19737 $abc$72829$new_n9595_
.sym 19738 $abc$72829$new_n6412_
.sym 19739 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12703[4]_new_
.sym 19740 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[12]
.sym 19741 $abc$72829$new_n9594_
.sym 19742 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[14]
.sym 19743 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[13]_new_
.sym 19744 pwm_connectorDB[12]
.sym 19773 $auto$alumacc.cc:474:replace_alu$7649.C[40]
.sym 19810 $auto$alumacc.cc:474:replace_alu$7649.C[41]
.sym 19811 $false
.sym 19812 $false
.sym 19813 soc.cpu.count_instr[40]
.sym 19814 $auto$alumacc.cc:474:replace_alu$7649.C[40]
.sym 19816 $auto$alumacc.cc:474:replace_alu$7649.C[42]
.sym 19817 $false
.sym 19818 $false
.sym 19819 soc.cpu.count_instr[41]
.sym 19820 $auto$alumacc.cc:474:replace_alu$7649.C[41]
.sym 19822 $auto$alumacc.cc:474:replace_alu$7649.C[43]
.sym 19823 $false
.sym 19824 $false
.sym 19825 soc.cpu.count_instr[42]
.sym 19826 $auto$alumacc.cc:474:replace_alu$7649.C[42]
.sym 19828 $auto$alumacc.cc:474:replace_alu$7649.C[44]
.sym 19829 $false
.sym 19830 $false
.sym 19831 soc.cpu.count_instr[43]
.sym 19832 $auto$alumacc.cc:474:replace_alu$7649.C[43]
.sym 19834 $auto$alumacc.cc:474:replace_alu$7649.C[45]
.sym 19835 $false
.sym 19836 $false
.sym 19837 soc.cpu.count_instr[44]
.sym 19838 $auto$alumacc.cc:474:replace_alu$7649.C[44]
.sym 19840 $auto$alumacc.cc:474:replace_alu$7649.C[46]
.sym 19841 $false
.sym 19842 $false
.sym 19843 soc.cpu.count_instr[45]
.sym 19844 $auto$alumacc.cc:474:replace_alu$7649.C[45]
.sym 19846 $auto$alumacc.cc:474:replace_alu$7649.C[47]
.sym 19847 $false
.sym 19848 $false
.sym 19849 soc.cpu.count_instr[46]
.sym 19850 $auto$alumacc.cc:474:replace_alu$7649.C[46]
.sym 19852 $auto$alumacc.cc:474:replace_alu$7649.C[48]
.sym 19853 $false
.sym 19854 $false
.sym 19855 soc.cpu.count_instr[47]
.sym 19856 $auto$alumacc.cc:474:replace_alu$7649.C[47]
.sym 19857 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 19858 clk_16mhz$2$2
.sym 19859 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 19896 $auto$alumacc.cc:474:replace_alu$7649.C[48]
.sym 19933 $auto$alumacc.cc:474:replace_alu$7649.C[49]
.sym 19934 $false
.sym 19935 $false
.sym 19936 soc.cpu.count_instr[48]
.sym 19937 $auto$alumacc.cc:474:replace_alu$7649.C[48]
.sym 19939 $auto$alumacc.cc:474:replace_alu$7649.C[50]
.sym 19940 $false
.sym 19941 $false
.sym 19942 soc.cpu.count_instr[49]
.sym 19943 $auto$alumacc.cc:474:replace_alu$7649.C[49]
.sym 19945 $auto$alumacc.cc:474:replace_alu$7649.C[51]
.sym 19946 $false
.sym 19947 $false
.sym 19948 soc.cpu.count_instr[50]
.sym 19949 $auto$alumacc.cc:474:replace_alu$7649.C[50]
.sym 19951 $auto$alumacc.cc:474:replace_alu$7649.C[52]
.sym 19952 $false
.sym 19953 $false
.sym 19954 soc.cpu.count_instr[51]
.sym 19955 $auto$alumacc.cc:474:replace_alu$7649.C[51]
.sym 19957 $auto$alumacc.cc:474:replace_alu$7649.C[53]
.sym 19958 $false
.sym 19959 $false
.sym 19960 soc.cpu.count_instr[52]
.sym 19961 $auto$alumacc.cc:474:replace_alu$7649.C[52]
.sym 19963 $auto$alumacc.cc:474:replace_alu$7649.C[54]
.sym 19964 $false
.sym 19965 $false
.sym 19966 soc.cpu.count_instr[53]
.sym 19967 $auto$alumacc.cc:474:replace_alu$7649.C[53]
.sym 19969 $auto$alumacc.cc:474:replace_alu$7649.C[55]
.sym 19970 $false
.sym 19971 $false
.sym 19972 soc.cpu.count_instr[54]
.sym 19973 $auto$alumacc.cc:474:replace_alu$7649.C[54]
.sym 19975 $auto$alumacc.cc:474:replace_alu$7649.C[56]
.sym 19976 $false
.sym 19977 $false
.sym 19978 soc.cpu.count_instr[55]
.sym 19979 $auto$alumacc.cc:474:replace_alu$7649.C[55]
.sym 19980 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 19981 clk_16mhz$2$2
.sym 19982 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 20019 $auto$alumacc.cc:474:replace_alu$7649.C[56]
.sym 20056 $auto$alumacc.cc:474:replace_alu$7649.C[57]
.sym 20057 $false
.sym 20058 $false
.sym 20059 soc.cpu.count_instr[56]
.sym 20060 $auto$alumacc.cc:474:replace_alu$7649.C[56]
.sym 20062 $auto$alumacc.cc:474:replace_alu$7649.C[58]
.sym 20063 $false
.sym 20064 $false
.sym 20065 soc.cpu.count_instr[57]
.sym 20066 $auto$alumacc.cc:474:replace_alu$7649.C[57]
.sym 20068 $auto$alumacc.cc:474:replace_alu$7649.C[59]
.sym 20069 $false
.sym 20070 $false
.sym 20071 soc.cpu.count_instr[58]
.sym 20072 $auto$alumacc.cc:474:replace_alu$7649.C[58]
.sym 20074 $auto$alumacc.cc:474:replace_alu$7649.C[60]
.sym 20075 $false
.sym 20076 $false
.sym 20077 soc.cpu.count_instr[59]
.sym 20078 $auto$alumacc.cc:474:replace_alu$7649.C[59]
.sym 20080 $auto$alumacc.cc:474:replace_alu$7649.C[61]
.sym 20081 $false
.sym 20082 $false
.sym 20083 soc.cpu.count_instr[60]
.sym 20084 $auto$alumacc.cc:474:replace_alu$7649.C[60]
.sym 20086 $auto$alumacc.cc:474:replace_alu$7649.C[62]
.sym 20087 $false
.sym 20088 $false
.sym 20089 soc.cpu.count_instr[61]
.sym 20090 $auto$alumacc.cc:474:replace_alu$7649.C[61]
.sym 20092 $auto$alumacc.cc:474:replace_alu$7649.C[63]
.sym 20093 $false
.sym 20094 $false
.sym 20095 soc.cpu.count_instr[62]
.sym 20096 $auto$alumacc.cc:474:replace_alu$7649.C[62]
.sym 20099 $false
.sym 20100 $false
.sym 20101 soc.cpu.count_instr[63]
.sym 20102 $auto$alumacc.cc:474:replace_alu$7649.C[63]
.sym 20103 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 20104 clk_16mhz$2$2
.sym 20105 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 20142 $true
.sym 20179 pwmDB.count_temp[0]$2
.sym 20180 $false
.sym 20181 pwmDB.count_temp[0]
.sym 20182 $false
.sym 20183 $false
.sym 20185 $auto$alumacc.cc:474:replace_alu$7619.C[2]
.sym 20187 $false
.sym 20188 pwmDB.count_temp[1]
.sym 20191 $auto$alumacc.cc:474:replace_alu$7619.C[3]
.sym 20192 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 20193 $false
.sym 20194 pwmDB.count_temp[2]
.sym 20195 $auto$alumacc.cc:474:replace_alu$7619.C[2]
.sym 20197 $auto$alumacc.cc:474:replace_alu$7619.C[4]
.sym 20198 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 20199 $false
.sym 20200 pwmDB.count_temp[3]
.sym 20201 $auto$alumacc.cc:474:replace_alu$7619.C[3]
.sym 20203 $auto$alumacc.cc:474:replace_alu$7619.C[5]
.sym 20204 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 20205 $false
.sym 20206 pwmDB.count_temp[4]
.sym 20207 $auto$alumacc.cc:474:replace_alu$7619.C[4]
.sym 20209 $auto$alumacc.cc:474:replace_alu$7619.C[6]
.sym 20210 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 20211 $false
.sym 20212 pwmDB.count_temp[5]
.sym 20213 $auto$alumacc.cc:474:replace_alu$7619.C[5]
.sym 20215 $auto$alumacc.cc:474:replace_alu$7619.C[7]
.sym 20216 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 20217 $false
.sym 20218 pwmDB.count_temp[6]
.sym 20219 $auto$alumacc.cc:474:replace_alu$7619.C[6]
.sym 20221 $auto$alumacc.cc:474:replace_alu$7619.C[8]
.sym 20222 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 20223 $false
.sym 20224 pwmDB.count_temp[7]
.sym 20225 $auto$alumacc.cc:474:replace_alu$7619.C[7]
.sym 20226 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618
.sym 20227 clk_16mhz$2$2
.sym 20228 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 20229 $abc$72829$auto$alumacc.cc:491:replace_alu$7562[31]
.sym 20230 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618
.sym 20231 $abc$72829$auto$alumacc.cc:474:replace_alu$7401.BB[24]
.sym 20232 pwm_connectorDB[9]
.sym 20233 pwm_connectorDB[11]
.sym 20265 $auto$alumacc.cc:474:replace_alu$7619.C[8]
.sym 20302 $auto$alumacc.cc:474:replace_alu$7619.C[9]
.sym 20303 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 20304 $false
.sym 20305 pwmDB.count_temp[8]
.sym 20306 $auto$alumacc.cc:474:replace_alu$7619.C[8]
.sym 20309 $false
.sym 20310 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 20311 pwmDB.count_temp[9]
.sym 20312 $auto$alumacc.cc:474:replace_alu$7619.C[9]
.sym 20333 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 20334 $false
.sym 20335 pwmDB.count_temp[1]
.sym 20336 pwmDB.count_temp[0]
.sym 20345 $false
.sym 20346 $false
.sym 20347 pwmDB.count_temp[0]
.sym 20348 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 20349 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45618
.sym 20350 clk_16mhz$2$2
.sym 20351 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 20452 encoderDataI[31]
.sym 20489 $true
.sym 20526 clock.counterO[0]$2
.sym 20527 $false
.sym 20528 clock.counterO[0]
.sym 20529 $false
.sym 20530 $false
.sym 20532 $auto$alumacc.cc:474:replace_alu$7595.C[2]
.sym 20534 $false
.sym 20535 clock.counterO[1]
.sym 20538 $auto$alumacc.cc:474:replace_alu$7595.C[3]
.sym 20539 $false
.sym 20540 $false
.sym 20541 clock.counterO[2]
.sym 20542 $auto$alumacc.cc:474:replace_alu$7595.C[2]
.sym 20544 $auto$alumacc.cc:474:replace_alu$7595.C[4]
.sym 20545 $false
.sym 20546 $false
.sym 20547 clock.counterO[3]
.sym 20548 $auto$alumacc.cc:474:replace_alu$7595.C[3]
.sym 20550 $auto$alumacc.cc:474:replace_alu$7595.C[5]
.sym 20551 $false
.sym 20552 $false
.sym 20553 clock.counterO[4]
.sym 20554 $auto$alumacc.cc:474:replace_alu$7595.C[4]
.sym 20556 $auto$alumacc.cc:474:replace_alu$7595.C[6]
.sym 20557 $false
.sym 20558 $false
.sym 20559 clock.counterO[5]
.sym 20560 $auto$alumacc.cc:474:replace_alu$7595.C[5]
.sym 20562 $auto$alumacc.cc:474:replace_alu$7595.C[7]
.sym 20563 $false
.sym 20564 $false
.sym 20565 clock.counterO[6]
.sym 20566 $auto$alumacc.cc:474:replace_alu$7595.C[6]
.sym 20568 $auto$alumacc.cc:474:replace_alu$7595.C[8]
.sym 20569 $false
.sym 20570 $false
.sym 20571 clock.counterO[7]
.sym 20572 $auto$alumacc.cc:474:replace_alu$7595.C[7]
.sym 20573 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 20574 clk_16mhz$2$2
.sym 20575 $false
.sym 20580 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[0]
.sym 20581 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[5]
.sym 20582 $abc$72829$techmap\encoderL.$procmux$2678_Y[5]_new_inv_
.sym 20584 soc.cpu.pcpi_div.quotient_msk[29]
.sym 20585 soc.cpu.pcpi_div.quotient_msk[13]
.sym 20586 soc.cpu.pcpi_div.divisor[26]
.sym 20587 soc.cpu.pcpi_div.divisor[24]
.sym 20652 $auto$alumacc.cc:474:replace_alu$7595.C[8]
.sym 20689 $auto$alumacc.cc:474:replace_alu$7595.C[9]
.sym 20690 $false
.sym 20691 $false
.sym 20692 clock.counterO[8]
.sym 20693 $auto$alumacc.cc:474:replace_alu$7595.C[8]
.sym 20695 $auto$alumacc.cc:474:replace_alu$7595.C[10]
.sym 20696 $false
.sym 20697 $false
.sym 20698 clock.counterO[9]
.sym 20699 $auto$alumacc.cc:474:replace_alu$7595.C[9]
.sym 20701 $auto$alumacc.cc:474:replace_alu$7595.C[11]
.sym 20702 $false
.sym 20703 $false
.sym 20704 clock.counterO[10]
.sym 20705 $auto$alumacc.cc:474:replace_alu$7595.C[10]
.sym 20707 $auto$alumacc.cc:474:replace_alu$7595.C[12]
.sym 20708 $false
.sym 20709 $false
.sym 20710 clock.counterO[11]
.sym 20711 $auto$alumacc.cc:474:replace_alu$7595.C[11]
.sym 20713 $auto$alumacc.cc:474:replace_alu$7595.C[13]
.sym 20714 $false
.sym 20715 $false
.sym 20716 clock.counterO[12]
.sym 20717 $auto$alumacc.cc:474:replace_alu$7595.C[12]
.sym 20719 $auto$alumacc.cc:474:replace_alu$7595.C[14]
.sym 20720 $false
.sym 20721 $false
.sym 20722 clock.counterO[13]
.sym 20723 $auto$alumacc.cc:474:replace_alu$7595.C[13]
.sym 20725 $auto$alumacc.cc:474:replace_alu$7595.C[15]
.sym 20726 $false
.sym 20727 $false
.sym 20728 clock.counterO[14]
.sym 20729 $auto$alumacc.cc:474:replace_alu$7595.C[14]
.sym 20731 $auto$alumacc.cc:474:replace_alu$7595.C[16]
.sym 20732 $false
.sym 20733 $false
.sym 20734 clock.counterO[15]
.sym 20735 $auto$alumacc.cc:474:replace_alu$7595.C[15]
.sym 20736 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 20737 clk_16mhz$2$2
.sym 20738 $false
.sym 20739 $abc$72829$techmap\encoderL.$procmux$2678_Y[10]_new_inv_
.sym 20740 $abc$72829$techmap\encoderL.$procmux$2678_Y[12]_new_inv_
.sym 20741 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[10]
.sym 20742 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[12]
.sym 20743 encoderL.encoderCount[26]
.sym 20744 pwmIB.counterI[1]
.sym 20745 pwmIB.counterI[0]
.sym 20746 encoderL.encoderCount[28]
.sym 20775 $auto$alumacc.cc:474:replace_alu$7595.C[16]
.sym 20812 $auto$alumacc.cc:474:replace_alu$7595.C[17]
.sym 20813 $false
.sym 20814 $false
.sym 20815 clock.counterO[16]
.sym 20816 $auto$alumacc.cc:474:replace_alu$7595.C[16]
.sym 20818 $auto$alumacc.cc:474:replace_alu$7595.C[18]
.sym 20819 $false
.sym 20820 $false
.sym 20821 clock.counterO[17]
.sym 20822 $auto$alumacc.cc:474:replace_alu$7595.C[17]
.sym 20824 $auto$alumacc.cc:474:replace_alu$7595.C[19]
.sym 20825 $false
.sym 20826 $false
.sym 20827 clock.counterO[18]
.sym 20828 $auto$alumacc.cc:474:replace_alu$7595.C[18]
.sym 20830 $auto$alumacc.cc:474:replace_alu$7595.C[20]
.sym 20831 $false
.sym 20832 $false
.sym 20833 clock.counterO[19]
.sym 20834 $auto$alumacc.cc:474:replace_alu$7595.C[19]
.sym 20836 $auto$alumacc.cc:474:replace_alu$7595.C[21]
.sym 20837 $false
.sym 20838 $false
.sym 20839 clock.counterO[20]
.sym 20840 $auto$alumacc.cc:474:replace_alu$7595.C[20]
.sym 20842 $auto$alumacc.cc:474:replace_alu$7595.C[22]
.sym 20843 $false
.sym 20844 $false
.sym 20845 clock.counterO[21]
.sym 20846 $auto$alumacc.cc:474:replace_alu$7595.C[21]
.sym 20848 $auto$alumacc.cc:474:replace_alu$7595.C[23]
.sym 20849 $false
.sym 20850 $false
.sym 20851 clock.counterO[22]
.sym 20852 $auto$alumacc.cc:474:replace_alu$7595.C[22]
.sym 20854 $auto$alumacc.cc:474:replace_alu$7595.C[24]
.sym 20855 $false
.sym 20856 $false
.sym 20857 clock.counterO[23]
.sym 20858 $auto$alumacc.cc:474:replace_alu$7595.C[23]
.sym 20859 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 20860 clk_16mhz$2$2
.sym 20861 $false
.sym 20862 $abc$72829$procmux$6797_Y[10]_new_inv_
.sym 20863 $abc$72829$techmap\encoderL.$procmux$2675_Y[28]_new_inv_
.sym 20864 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[28]
.sym 20865 $abc$72829$techmap\encoderL.$procmux$2678_Y[28]_new_inv_
.sym 20866 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[22]
.sym 20867 $abc$72829$procmux$6797_Y[12]_new_inv_
.sym 20868 pwm_connectorIB[11]
.sym 20869 pwm_connectorIB[9]
.sym 20898 $auto$alumacc.cc:474:replace_alu$7595.C[24]
.sym 20935 $auto$alumacc.cc:474:replace_alu$7595.C[25]
.sym 20936 $false
.sym 20937 $false
.sym 20938 clock.counterO[24]
.sym 20939 $auto$alumacc.cc:474:replace_alu$7595.C[24]
.sym 20941 $auto$alumacc.cc:474:replace_alu$7595.C[26]
.sym 20942 $false
.sym 20943 $false
.sym 20944 clock.counterO[25]
.sym 20945 $auto$alumacc.cc:474:replace_alu$7595.C[25]
.sym 20947 $auto$alumacc.cc:474:replace_alu$7595.C[27]
.sym 20948 $false
.sym 20949 $false
.sym 20950 clock.counterO[26]
.sym 20951 $auto$alumacc.cc:474:replace_alu$7595.C[26]
.sym 20953 $auto$alumacc.cc:474:replace_alu$7595.C[28]
.sym 20954 $false
.sym 20955 $false
.sym 20956 clock.counterO[27]
.sym 20957 $auto$alumacc.cc:474:replace_alu$7595.C[27]
.sym 20959 $auto$alumacc.cc:474:replace_alu$7595.C[29]
.sym 20960 $false
.sym 20961 $false
.sym 20962 clock.counterO[28]
.sym 20963 $auto$alumacc.cc:474:replace_alu$7595.C[28]
.sym 20965 $auto$alumacc.cc:474:replace_alu$7595.C[30]
.sym 20966 $false
.sym 20967 $false
.sym 20968 clock.counterO[29]
.sym 20969 $auto$alumacc.cc:474:replace_alu$7595.C[29]
.sym 20971 $auto$alumacc.cc:474:replace_alu$7595.C[31]
.sym 20972 $false
.sym 20973 $false
.sym 20974 clock.counterO[30]
.sym 20975 $auto$alumacc.cc:474:replace_alu$7595.C[30]
.sym 20978 $false
.sym 20979 $false
.sym 20980 clock.counterO[31]
.sym 20981 $auto$alumacc.cc:474:replace_alu$7595.C[31]
.sym 20982 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$68167
.sym 20983 clk_16mhz$2$2
.sym 20984 $false
.sym 20985 $abc$72829$procmux$6797_Y[22]_new_inv_
.sym 20986 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[26]
.sym 20987 $abc$72829$procmux$6797_Y[21]_new_inv_
.sym 20988 $abc$72829$techmap\encoderL.$procmux$2678_Y[25]_new_inv_
.sym 20989 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[25]
.sym 20990 $abc$72829$techmap\encoderL.$procmux$2678_Y[26]_new_inv_
.sym 20991 $abc$72829$techmap\encoderL.$procmux$2675_Y[26]_new_inv_
.sym 20992 soc.cpu.pcpi_div.divisor[25]
.sym 21059 $false
.sym 21060 $false
.sym 21061 $false
.sym 21062 pwm_connectorIB[29]
.sym 21071 $false
.sym 21072 $false
.sym 21073 $false
.sym 21074 pwm_connectorIB[28]
.sym 21077 $false
.sym 21078 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 21079 clock.counterO[5]
.sym 21080 encoderL.encoderCount[5]
.sym 21083 $false
.sym 21084 $false
.sym 21085 $false
.sym 21086 pwm_connectorIB[17]
.sym 21089 $false
.sym 21090 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 21091 clock.counterO[18]
.sym 21092 encoderL.encoderCount[18]
.sym 21095 $false
.sym 21096 $false
.sym 21097 $false
.sym 21098 pwm_connectorIB[23]
.sym 21101 soc.cpu.mem_wdata[27]
.sym 21102 $false
.sym 21103 $false
.sym 21104 $false
.sym 21105 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965
.sym 21106 clk_16mhz$2$2
.sym 21107 $false
.sym 21108 $abc$72829$techmap\encoderL.$procmux$2675_Y[21]_new_inv_
.sym 21109 $abc$72829$techmap\encoderL.$procmux$2675_Y[22]_new_inv_
.sym 21110 $abc$72829$techmap\encoderL.$procmux$2675_Y[12]_new_inv_
.sym 21111 encoderL.encoderCount[12]
.sym 21112 encoderL.encoderCount[21]
.sym 21113 encoderL.encoderCount[22]
.sym 21114 encoderL.encoderCount[5]
.sym 21115 encoderL.encoderCount[25]
.sym 21182 $false
.sym 21183 $false
.sym 21184 $false
.sym 21185 pwm_connectorIB[26]
.sym 21188 $false
.sym 21189 $false
.sym 21190 $false
.sym 21191 pwm_connectorIB[27]
.sym 21194 pwm_connectorIB[30]
.sym 21195 pwm_connectorIB[29]
.sym 21196 pwm_connectorIB[28]
.sym 21197 pwm_connectorIB[27]
.sym 21200 $false
.sym 21201 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 21202 $abc$72829$procmux$6797_Y[15]_new_inv_
.sym 21203 encoderR.encoderCount[15]
.sym 21206 $false
.sym 21207 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 21208 $abc$72829$procmux$6797_Y[5]_new_inv_
.sym 21209 encoderR.encoderCount[5]
.sym 21212 $false
.sym 21213 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 21214 $abc$72829$procmux$6797_Y[1]_new_inv_
.sym 21215 encoderR.encoderCount[1]
.sym 21218 $false
.sym 21219 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 21220 $abc$72829$procmux$6797_Y[18]_new_inv_
.sym 21221 encoderR.encoderCount[18]
.sym 21228 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 21229 clk_16mhz$2$2
.sym 21230 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 21231 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[20]
.sym 21232 $abc$72829$techmap\encoderL.$procmux$2675_Y[5]_new_inv_
.sym 21233 $abc$72829$techmap\encoderL.$procmux$2675_Y[25]_new_inv_
.sym 21235 pwm_connectorIB[3]
.sym 21236 pwm_connectorIB[6]
.sym 21238 pwm_connectorIB[0]
.sym 21305 $false
.sym 21306 $false
.sym 21307 $false
.sym 21308 pwm_connectorIB[24]
.sym 21311 $abc$72829$new_n5882_
.sym 21312 $abc$72829$new_n5881_
.sym 21313 $abc$72829$new_n5880_
.sym 21314 $abc$72829$new_n5879_
.sym 21317 $false
.sym 21318 $false
.sym 21319 $false
.sym 21320 pwm_connectorIB[25]
.sym 21323 pwm_connectorIB[26]
.sym 21324 pwm_connectorIB[25]
.sym 21325 pwm_connectorIB[24]
.sym 21326 pwm_connectorIB[23]
.sym 21329 soc.cpu.mem_wdata[29]
.sym 21330 $false
.sym 21331 $false
.sym 21332 $false
.sym 21335 soc.cpu.mem_wdata[28]
.sym 21336 $false
.sym 21337 $false
.sym 21338 $false
.sym 21341 soc.cpu.mem_wdata[27]
.sym 21342 $false
.sym 21343 $false
.sym 21344 $false
.sym 21347 soc.cpu.mem_wdata[24]
.sym 21348 $false
.sym 21349 $false
.sym 21350 $false
.sym 21351 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752
.sym 21352 clk_16mhz$2$2
.sym 21353 $false
.sym 21354 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[22]
.sym 21355 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437
.sym 21356 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[19]
.sym 21358 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965
.sym 21359 $abc$72829$auto$alumacc.cc:474:replace_alu$7502.BB[21]
.sym 21360 $abc$72829$new_n5879_
.sym 21361 encoderDataI[5]
.sym 21440 $false
.sym 21441 $false
.sym 21442 $false
.sym 21443 pwm_connectorIB[31]
.sym 21446 pwm_connectorIB[18]
.sym 21447 pwm_connectorIB[17]
.sym 21448 pwm_connectorIB[16]
.sym 21449 pwm_connectorIB[31]
.sym 21452 soc.cpu.mem_wdata[31]
.sym 21453 $false
.sym 21454 $false
.sym 21455 $false
.sym 21458 soc.cpu.mem_wdata[25]
.sym 21459 $false
.sym 21460 $false
.sym 21461 $false
.sym 21470 soc.cpu.mem_wdata[26]
.sym 21471 $false
.sym 21472 $false
.sym 21473 $false
.sym 21474 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40752
.sym 21475 clk_16mhz$2$2
.sym 21476 $false
.sym 21477 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224
.sym 21478 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960
.sym 21479 pwm_connectorIB[19]
.sym 21480 pwm_connectorIB[17]
.sym 21481 pwm_connectorIB[20]
.sym 21482 pwm_connectorIB[22]
.sym 21483 pwm_connectorIB[18]
.sym 21484 pwm_connectorIB[21]
.sym 21513 $true
.sym 21550 $auto$alumacc.cc:474:replace_alu$7717.C[1]$2
.sym 21552 soc.spimemio.xfer.count[1]
.sym 21553 $abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.sym 21556 $auto$alumacc.cc:474:replace_alu$7717.C[2]
.sym 21558 soc.spimemio.xfer.count[2]
.sym 21559 $true$2
.sym 21560 $auto$alumacc.cc:474:replace_alu$7717.C[1]$2
.sym 21563 $false
.sym 21564 soc.spimemio.xfer.count[3]
.sym 21565 soc.spimemio.xfer.flash_clk
.sym 21566 $auto$alumacc.cc:474:replace_alu$7717.C[2]
.sym 21569 $false
.sym 21570 soc.spimemio.xfer.count[2]
.sym 21571 $false
.sym 21572 $auto$alumacc.cc:474:replace_alu$7717.C[1]
.sym 21575 $false
.sym 21576 $false
.sym 21577 soc.cpu.mem_wstrb[3]
.sym 21578 $abc$72829$new_n5820_
.sym 21581 $false
.sym 21582 $false
.sym 21583 soc.cpu.mem_wstrb[2]
.sym 21584 $abc$72829$new_n5820_
.sym 21587 soc.cpu.mem_wdata[23]
.sym 21588 $false
.sym 21589 $false
.sym 21590 $false
.sym 21593 soc.cpu.mem_wdata[16]
.sym 21594 $false
.sym 21595 $false
.sym 21596 $false
.sym 21597 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488
.sym 21598 clk_16mhz$2$2
.sym 21599 $false
.sym 21600 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701
.sym 21601 $abc$72829$new_n5222_
.sym 21603 encoderDataI[21]
.sym 21605 encoderDataI[22]
.sym 21674 soc.cpu.mem_wdata[7]
.sym 21675 $false
.sym 21676 $false
.sym 21677 $false
.sym 21698 soc.cpu.mem_wdata[3]
.sym 21699 $false
.sym 21700 $false
.sym 21701 $false
.sym 21710 soc.cpu.mem_wdata[6]
.sym 21711 $false
.sym 21712 $false
.sym 21713 $false
.sym 21720 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385
.sym 21721 clk_16mhz$2$2
.sym 21722 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 21723 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385
.sym 21724 $abc$72829$new_n5240_
.sym 21727 $abc$72829$new_n5232_
.sym 21729 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 21730 writeEncoderI
.sym 21797 $abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 21798 soc.spimemio.xfer.flash_clk
.sym 21799 soc.spimemio.xfer.count[2]
.sym 21800 $abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2]
.sym 21809 $false
.sym 21810 soc.spimemio.xfer.xfer_qspi
.sym 21811 soc.spimemio.xfer.xfer_ddr
.sym 21812 soc.spimemio.xfer.flash_clk
.sym 21815 $abc$72829$new_n5738_
.sym 21816 soc.spimemio.xfer.xfer_dspi
.sym 21817 $abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 21818 soc.spimemio.xfer.xfer_qspi
.sym 21821 $abc$72829$new_n7687_
.sym 21822 $abc$72829$new_n7689_
.sym 21823 $abc$72829$auto$alumacc.cc:474:replace_alu$7720.lcu.g[0]_new_inv_
.sym 21824 $abc$72829$new_n7691_
.sym 21827 soc.spimemio.xfer.count[3]
.sym 21828 $abc$72829$auto$alumacc.cc:474:replace_alu$7720.lcu.g[0]_new_inv_
.sym 21829 $abc$72829$new_n7691_
.sym 21830 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 21833 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 21834 soc.spimemio.xfer.flash_clk
.sym 21835 soc.spimemio.xfer.count[2]
.sym 21836 $abc$72829$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$139_Y[2]
.sym 21839 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 21840 $false
.sym 21841 $false
.sym 21842 $false
.sym 21843 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686
.sym 21844 clk_16mhz$2$2
.sym 21845 $false
.sym 21846 $abc$72829$new_n5214_
.sym 21848 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 21849 $abc$72829$new_n5071_
.sym 21850 soc.cpu.pcpi_div.quotient[13]
.sym 21851 soc.cpu.pcpi_div.quotient[14]
.sym 21853 soc.cpu.pcpi_div.quotient[17]
.sym 21920 $false
.sym 21921 $false
.sym 21922 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$67577[1]_new_inv_
.sym 21923 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66788_new_inv_
.sym 21926 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$and$/usr/local/bin/../share/yosys/techmap.v:434$16166_Y[2]_new_
.sym 21927 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 21928 soc.spimemio.xfer.count[2]
.sym 21929 soc.spimemio.xfer.flash_clk
.sym 21932 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 21933 $abc$72829$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 21934 $abc$72829$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 21935 $abc$72829$new_n7695_
.sym 21938 $false
.sym 21939 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$67577[1]_new_inv_
.sym 21940 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66788_new_inv_
.sym 21941 soc.spimemio.xfer.xfer_dspi
.sym 21944 $false
.sym 21945 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 21946 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 21947 soc.spimemio.xfer.flash_clk
.sym 21950 $false
.sym 21951 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686
.sym 21952 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 21953 $abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.sym 21956 $abc$72829$new_n9524_
.sym 21957 $abc$72829$new_n5735_
.sym 21958 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 21959 $abc$72829$new_n7694_
.sym 21962 $false
.sym 21963 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 21964 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6108.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16163_Y[2]_new_inv_
.sym 21965 soc.spimemio.xfer.count[2]
.sym 21966 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$66882
.sym 21967 clk_16mhz$2$2
.sym 21968 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 21969 $abc$72829$new_n5193_
.sym 21970 soc.cpu.pcpi_div.quotient[27]
.sym 21971 soc.cpu.pcpi_div.quotient[16]
.sym 21972 soc.cpu.pcpi_div.quotient[2]
.sym 21973 soc.cpu.pcpi_div.quotient[10]
.sym 21974 soc.cpu.pcpi_div.quotient[19]
.sym 21975 soc.cpu.pcpi_div.quotient[8]
.sym 21976 soc.cpu.pcpi_div.quotient[4]
.sym 22043 $false
.sym 22044 soc.spimemio.xfer_resetn
.sym 22045 $abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.sym 22046 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 22049 $false
.sym 22050 $abc$72829$new_n6152_
.sym 22051 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66788_new_inv_
.sym 22052 soc.spimemio.xfer.xfer_dspi
.sym 22055 $false
.sym 22056 $false
.sym 22057 $false
.sym 22058 soc.spimemio.xfer_resetn
.sym 22061 $false
.sym 22062 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 22063 $abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.sym 22064 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740
.sym 22073 $false
.sym 22074 $false
.sym 22075 $abc$72829$auto$alumacc.cc:474:replace_alu$7717.BB[0]
.sym 22076 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66740
.sym 22079 $false
.sym 22080 $false
.sym 22081 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 22082 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686
.sym 22085 $false
.sym 22086 soc.spimemio.xfer.flash_csb
.sym 22087 soc.spimemio.xfer.flash_clk
.sym 22088 $abc$72829$new_n5735_
.sym 22089 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66805
.sym 22090 clk_16mhz$2$2
.sym 22091 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 22092 $abc$72829$new_n7671_
.sym 22093 $abc$72829$new_n7652_
.sym 22094 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[6]_new_
.sym 22095 $abc$72829$new_n7219_
.sym 22096 $abc$72829$new_n7617_
.sym 22097 $abc$72829$new_n7651_
.sym 22098 $abc$72829$new_n7672_
.sym 22099 soc.spimemio.xfer.obuffer[2]
.sym 22166 $false
.sym 22167 $false
.sym 22168 soc.spimemio.xfer_resetn
.sym 22169 $abc$72829$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$115_Y_new_inv_
.sym 22172 $false
.sym 22173 $false
.sym 22174 $false
.sym 22175 soc.cpu.pcpi_div.quotient[2]
.sym 22178 $false
.sym 22179 soc.spimemio.xfer.obuffer[1]
.sym 22180 soc.spimemio.xfer.flash_clk
.sym 22181 $abc$72829$new_n5301_
.sym 22184 $false
.sym 22185 soc.cpu.pcpi_div.outsign
.sym 22186 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[14]
.sym 22187 soc.cpu.pcpi_div.quotient[14]
.sym 22190 $false
.sym 22191 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67575
.sym 22192 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66788_new_inv_
.sym 22193 soc.spimemio.xfer.flash_clk
.sym 22196 $false
.sym 22197 soc.cpu.pcpi_div.outsign
.sym 22198 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[29]
.sym 22199 soc.cpu.pcpi_div.quotient[29]
.sym 22202 $false
.sym 22203 soc.cpu.pcpi_div.outsign
.sym 22204 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[2]
.sym 22205 soc.cpu.pcpi_div.quotient[2]
.sym 22208 soc.spimemio.xfer.xfer_tag[2]
.sym 22209 $false
.sym 22210 $false
.sym 22211 $false
.sym 22212 $true
.sym 22213 clk_16mhz$2$2
.sym 22214 $false
.sym 22215 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[4]_new_
.sym 22216 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[5]_new_
.sym 22217 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[5]_new_
.sym 22218 $abc$72829$new_n7666_
.sym 22219 $abc$72829$new_n7654_
.sym 22220 $abc$72829$new_n7659_
.sym 22221 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[6]_new_
.sym 22222 $abc$72829$soc.spimemio.xfer.next_obuffer[6]_new_
.sym 22289 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 22290 soc.spimemio.xfer.obuffer[4]
.sym 22291 $abc$72829$new_n7659_
.sym 22292 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$37197_new_inv_
.sym 22295 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 22296 soc.spimemio.xfer.flash_clk
.sym 22297 soc.spimemio.xfer.obuffer[0]
.sym 22298 soc.spimemio.xfer.obuffer[4]
.sym 22301 $false
.sym 22302 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[4]_new_
.sym 22303 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 22304 soc.spimemio.xfer.obuffer[0]
.sym 22307 $false
.sym 22308 $false
.sym 22309 soc.spimemio.din_ddr
.sym 22310 soc.spimemio.din_qspi
.sym 22313 $false
.sym 22314 $false
.sym 22315 soc.spimemio.din_ddr
.sym 22316 soc.spimemio.din_qspi
.sym 22319 soc.spimemio.din_tag[0]
.sym 22320 $false
.sym 22321 $false
.sym 22322 $false
.sym 22325 soc.spimemio.din_tag[2]
.sym 22326 $false
.sym 22327 $false
.sym 22328 $false
.sym 22331 soc.spimemio.din_qspi
.sym 22332 $false
.sym 22333 $false
.sym 22334 $false
.sym 22335 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66686
.sym 22336 clk_16mhz$2$2
.sym 22337 $abc$72829$auto$rtlil.cc:1981:NotGate$72723
.sym 22338 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[7]_new_
.sym 22339 $abc$72829$soc.spimemio.xfer.next_obuffer[7]_new_
.sym 22340 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7222_new_
.sym 22341 $abc$72829$new_n5200_
.sym 22342 $abc$72829$new_n7176_
.sym 22343 $abc$72829$new_n7679_
.sym 22344 soc.spimemio.xfer_resetn
.sym 22345 soc.spimemio.din_valid
.sym 22412 $false
.sym 22413 soc.cpu.pcpi_div.outsign
.sym 22414 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[9]
.sym 22415 soc.cpu.pcpi_div.quotient[9]
.sym 22424 $false
.sym 22425 soc.cpu.pcpi_div.outsign
.sym 22426 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[10]
.sym 22427 soc.cpu.pcpi_div.quotient[10]
.sym 22430 $false
.sym 22431 soc.cpu.pcpi_div.outsign
.sym 22432 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[21]
.sym 22433 soc.cpu.pcpi_div.quotient[21]
.sym 22436 soc.spimemio.din_valid
.sym 22437 soc.spimemio.xfer_resetn
.sym 22438 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 22439 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6098.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16342_Y_new_inv_
.sym 22442 $false
.sym 22443 $false
.sym 22444 soc.cpu.pcpi_div.quotient[12]
.sym 22445 soc.cpu.pcpi_div.quotient_msk[12]
.sym 22448 $false
.sym 22449 $false
.sym 22450 soc.cpu.pcpi_div.quotient[22]
.sym 22451 soc.cpu.pcpi_div.quotient_msk[22]
.sym 22454 $false
.sym 22455 $false
.sym 22456 soc.cpu.pcpi_div.quotient[9]
.sym 22457 soc.cpu.pcpi_div.quotient_msk[9]
.sym 22458 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 22459 clk_16mhz$2$2
.sym 22460 soc.cpu.pcpi_div.start$2
.sym 22461 $abc$72829$new_n5805_
.sym 22462 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23547_Y[3]_new_
.sym 22463 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36589[0]_new_inv_
.sym 22464 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$19727[0]_new_
.sym 22465 $abc$72829$new_n7181_
.sym 22466 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618
.sym 22467 $abc$72829$new_n5799_
.sym 22468 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_
.sym 22535 $false
.sym 22536 $false
.sym 22537 $abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 22538 soc.spimemio.xfer.xfer_tag_q[1]
.sym 22541 $false
.sym 22542 $false
.sym 22543 $abc$72829$new_n6071_
.sym 22544 $abc$72829$new_n6063_
.sym 22547 soc.spimemio.xfer.xfer_tag_q[0]
.sym 22548 soc.spimemio.xfer.xfer_tag_q[3]
.sym 22549 soc.spimemio.xfer.xfer_tag_q[2]
.sym 22550 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 22553 soc.spimemio.xfer.xfer_tag_q[3]
.sym 22554 soc.spimemio.xfer.xfer_tag_q[2]
.sym 22555 soc.spimemio.xfer.xfer_tag_q[0]
.sym 22556 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 22559 $false
.sym 22560 soc.spimemio.xfer.xfer_tag_q[1]
.sym 22561 $abc$72829$new_n6073_
.sym 22562 $abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 22565 $abc$72829$new_n6063_
.sym 22566 soc.spimemio.xfer.xfer_tag_q[2]
.sym 22567 soc.spimemio.xfer.xfer_tag_q[3]
.sym 22568 soc.spimemio.xfer.xfer_tag_q[0]
.sym 22571 $false
.sym 22572 soc.spimemio.xfer.xfer_tag_q[1]
.sym 22573 $abc$72829$new_n6071_
.sym 22574 $abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 22577 $false
.sym 22578 $abc$72829$new_n5735_
.sym 22579 soc.spimemio.din_data[4]
.sym 22580 $abc$72829$soc.spimemio.xfer.next_obuffer[4]_new_
.sym 22581 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712
.sym 22582 clk_16mhz$2$2
.sym 22583 $false
.sym 22584 $abc$72829$new_n5081_
.sym 22585 $abc$72829$new_n5801_
.sym 22586 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43128
.sym 22587 $abc$72829$new_n5796_
.sym 22588 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$59567
.sym 22589 $abc$72829$new_n5820_
.sym 22590 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 22591 soc.spimemio.din_tag[2]
.sym 22664 $false
.sym 22665 $false
.sym 22666 $false
.sym 22667 soc.cpu.pcpi_div.quotient[26]
.sym 22682 $false
.sym 22683 soc.cpu.pcpi_div.outsign
.sym 22684 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[26]
.sym 22685 soc.cpu.pcpi_div.quotient[26]
.sym 22688 $false
.sym 22689 $false
.sym 22690 soc.cpu.pcpi_div.quotient[31]
.sym 22691 soc.cpu.pcpi_div.quotient_msk[31]
.sym 22700 $false
.sym 22701 $false
.sym 22702 soc.cpu.pcpi_div.quotient[25]
.sym 22703 soc.cpu.pcpi_div.quotient_msk[25]
.sym 22704 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 22705 clk_16mhz$2$2
.sym 22706 soc.cpu.pcpi_div.start$2
.sym 22707 $abc$72829$new_n6331_
.sym 22708 $abc$72829$new_n5813_
.sym 22709 $abc$72829$new_n5837_
.sym 22710 $abc$72829$new_n5809_
.sym 22711 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 22712 $abc$72829$new_n5810_
.sym 22713 $abc$72829$new_n5814_
.sym 22714 iomem_ready
.sym 22781 $false
.sym 22782 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 22783 $abc$72829$new_n5989_
.sym 22784 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385
.sym 22793 $false
.sym 22794 $false
.sym 22795 soc.simpleuart.send_dummy
.sym 22796 $abc$72829$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.sym 22805 $abc$72829$new_n4818_
.sym 22806 soc.cpu.mem_wstrb[2]
.sym 22807 soc.cpu.mem_wstrb[1]
.sym 22808 soc.cpu.mem_wstrb[3]
.sym 22811 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 22812 $false
.sym 22813 $false
.sym 22814 $false
.sym 22827 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58121
.sym 22828 clk_16mhz$2$2
.sym 22829 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 22830 $abc$72829$new_n5811_
.sym 22831 $abc$72829$new_n4775_
.sym 22832 $abc$72829$new_n5815_
.sym 22833 $abc$72829$new_n6332_
.sym 22834 $abc$72829$new_n4787_
.sym 22835 $abc$72829$new_n5826_
.sym 22836 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 22837 $abc$72829$new_n5832_
.sym 22910 soc.cpu.mem_wdata[25]
.sym 22911 $false
.sym 22912 $false
.sym 22913 $false
.sym 22916 soc.cpu.mem_wdata[27]
.sym 22917 $false
.sym 22918 $false
.sym 22919 $false
.sym 22934 soc.cpu.mem_wdata[31]
.sym 22935 $false
.sym 22936 $false
.sym 22937 $false
.sym 22940 soc.cpu.mem_wdata[26]
.sym 22941 $false
.sym 22942 $false
.sym 22943 $false
.sym 22946 soc.cpu.mem_wdata[28]
.sym 22947 $false
.sym 22948 $false
.sym 22949 $false
.sym 22950 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601
.sym 22951 clk_16mhz$2$2
.sym 22952 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 22953 $abc$72829$new_n5831_
.sym 22954 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072
.sym 22955 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694
.sym 22956 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336
.sym 22958 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600
.sym 22959 $abc$72829$techmap\soc.simpleuart.$procmux$5835_Y_new_
.sym 22960 soc.simpleuart.recv_buf_valid
.sym 23027 $false
.sym 23028 resetn$2
.sym 23029 soc.cpu.mem_wstrb[1]
.sym 23030 $abc$72829$new_n4818_
.sym 23033 $false
.sym 23034 soc.cpu.instr_rdinstr
.sym 23035 soc.cpu.instr_rdinstrh
.sym 23036 soc.cpu.instr_rdcycleh
.sym 23039 $false
.sym 23040 $false
.sym 23041 soc.cpu.mem_wstrb[3]
.sym 23042 $abc$72829$new_n5831_
.sym 23051 soc.cpu.mem_wdata[30]
.sym 23052 $false
.sym 23053 $false
.sym 23054 $false
.sym 23063 soc.cpu.mem_wdata[25]
.sym 23064 $false
.sym 23065 $false
.sym 23066 $false
.sym 23069 soc.cpu.mem_wdata[27]
.sym 23070 $false
.sym 23071 $false
.sym 23072 $false
.sym 23073 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864
.sym 23074 clk_16mhz$2$2
.sym 23075 $false
.sym 23077 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894
.sym 23079 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391
.sym 23081 soc.cpu.instr_bltu
.sym 23082 soc.cpu.instr_blt
.sym 23156 soc.cpu.instr_rdcycle
.sym 23157 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 23158 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18244_Y_new_inv_
.sym 23159 soc.cpu.count_cycle[24]
.sym 23162 $false
.sym 23163 $abc$72829$new_n8371_
.sym 23164 soc.cpu.instr_rdinstrh
.sym 23165 soc.cpu.count_instr[32]
.sym 23168 $false
.sym 23169 $abc$72829$new_n8649_
.sym 23170 soc.cpu.instr_rdinstr
.sym 23171 soc.cpu.count_instr[24]
.sym 23180 soc.cpu.instr_rdcycle
.sym 23181 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 23182 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18220_Y_new_inv_
.sym 23183 soc.cpu.count_cycle[0]
.sym 23186 soc.cpu.mem_wdata[26]
.sym 23187 $false
.sym 23188 $false
.sym 23189 $false
.sym 23192 soc.cpu.mem_wdata[29]
.sym 23193 $false
.sym 23194 $false
.sym 23195 $false
.sym 23196 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864
.sym 23197 clk_16mhz$2$2
.sym 23198 $false
.sym 23200 $abc$72829$new_n8727_
.sym 23201 $abc$72829$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[1]
.sym 23202 $abc$72829$new_n8724_
.sym 23203 soc.simpleuart.recv_state[3]
.sym 23204 soc.simpleuart.recv_state[0]
.sym 23206 soc.simpleuart.recv_state[1]
.sym 23279 soc.cpu.mem_wdata[28]
.sym 23280 $false
.sym 23281 $false
.sym 23282 $false
.sym 23291 soc.cpu.mem_wdata[24]
.sym 23292 $false
.sym 23293 $false
.sym 23294 $false
.sym 23297 soc.cpu.mem_wdata[31]
.sym 23298 $false
.sym 23299 $false
.sym 23300 $false
.sym 23319 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42864
.sym 23320 clk_16mhz$2$2
.sym 23321 $false
.sym 23322 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$35409_new_
.sym 23323 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_
.sym 23324 $abc$72829$new_n5986_
.sym 23325 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_
.sym 23326 $abc$72829$new_n8732_
.sym 23327 $abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$and$/usr/local/bin/../share/yosys/techmap.v:434$16165_Y[1]_new_
.sym 23328 soc.cpu.instr_andi
.sym 23396 $false
.sym 23397 $false
.sym 23398 $false
.sym 23399 soc.simpleuart.recv_divcnt[23]
.sym 23402 soc.cpu.instr_rdcycle
.sym 23403 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 23404 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18232_Y_new_inv_
.sym 23405 soc.cpu.count_cycle[12]
.sym 23408 $false
.sym 23409 $abc$72829$new_n8523_
.sym 23410 soc.cpu.instr_rdinstrh
.sym 23411 soc.cpu.count_instr[44]
.sym 23414 soc.cpu.count_cycle[44]
.sym 23415 soc.cpu.instr_rdcycleh
.sym 23416 soc.cpu.count_instr[12]
.sym 23417 soc.cpu.instr_rdinstr
.sym 23420 $false
.sym 23421 $false
.sym 23422 $false
.sym 23423 pwm_connectorDB[30]
.sym 23426 $false
.sym 23427 $false
.sym 23428 $false
.sym 23429 pwm_connectorDB[29]
.sym 23432 pwm_connectorDB[30]
.sym 23433 pwm_connectorDB[29]
.sym 23434 pwm_connectorDB[28]
.sym 23435 pwm_connectorDB[27]
.sym 23438 soc.cpu.mem_wdata[15]
.sym 23439 $false
.sym 23440 $false
.sym 23441 $false
.sym 23442 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457
.sym 23443 clk_16mhz$2$2
.sym 23444 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 23445 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57873
.sym 23447 soc.simpleuart.cfg_divider[9]
.sym 23449 soc.simpleuart.cfg_divider[11]
.sym 23451 soc.simpleuart.cfg_divider[12]
.sym 23519 $false
.sym 23520 $abc$72829$new_n8718_
.sym 23521 soc.cpu.instr_rdinstrh
.sym 23522 soc.cpu.count_instr[63]
.sym 23525 $false
.sym 23526 $false
.sym 23527 $false
.sym 23528 soc.simpleuart.recv_divcnt[22]
.sym 23531 soc.cpu.count_cycle[63]
.sym 23532 soc.cpu.instr_rdcycleh
.sym 23533 soc.cpu.count_instr[31]
.sym 23534 soc.cpu.instr_rdinstr
.sym 23537 soc.cpu.instr_rdcycle
.sym 23538 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 23539 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18250_Y_new_inv_
.sym 23540 soc.cpu.count_cycle[30]
.sym 23543 soc.cpu.instr_rdcycle
.sym 23544 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 23545 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18251_Y_new_inv_
.sym 23546 soc.cpu.count_cycle[31]
.sym 23549 soc.cpu.count_instr[54]
.sym 23550 soc.cpu.instr_rdinstrh
.sym 23551 soc.cpu.instr_rdinstr
.sym 23552 soc.cpu.count_instr[22]
.sym 23555 soc.cpu.count_instr[53]
.sym 23556 soc.cpu.instr_rdinstrh
.sym 23557 soc.cpu.instr_rdinstr
.sym 23558 soc.cpu.count_instr[21]
.sym 23561 $false
.sym 23562 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 23563 $abc$72829$techmap\soc.simpleuart.$procmux$5801_Y[1]
.sym 23564 $abc$72829$new_n5993_
.sym 23565 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133
.sym 23566 clk_16mhz$2$2
.sym 23567 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 23568 $abc$72829$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[3]
.sym 23569 $abc$72829$new_n5921_
.sym 23570 $abc$72829$new_n5920_
.sym 23571 pwm_connectorDB[21]
.sym 23572 pwm_connectorDB[18]
.sym 23573 pwm_connectorDB[23]
.sym 23574 pwm_connectorDB[22]
.sym 23575 pwm_connectorDB[16]
.sym 23642 soc.cpu.count_cycle[62]
.sym 23643 soc.cpu.instr_rdcycleh
.sym 23644 soc.cpu.count_instr[62]
.sym 23645 soc.cpu.instr_rdinstrh
.sym 23648 $abc$72829$new_n5923_
.sym 23649 $abc$72829$new_n5922_
.sym 23650 $abc$72829$new_n5921_
.sym 23651 $abc$72829$new_n5920_
.sym 23654 $false
.sym 23655 $false
.sym 23656 $false
.sym 23657 pwm_connectorDB[25]
.sym 23660 $false
.sym 23661 $abc$72829$new_n8709_
.sym 23662 soc.cpu.instr_rdinstr
.sym 23663 soc.cpu.count_instr[30]
.sym 23666 $false
.sym 23667 $false
.sym 23668 $false
.sym 23669 pwm_connectorDB[28]
.sym 23672 pwm_connectorDB[26]
.sym 23673 pwm_connectorDB[25]
.sym 23674 pwm_connectorDB[24]
.sym 23675 pwm_connectorDB[23]
.sym 23678 $false
.sym 23679 $false
.sym 23680 $false
.sym 23681 pwm_connectorDB[23]
.sym 23684 $false
.sym 23685 $false
.sym 23686 $false
.sym 23687 soc.cpu.count_cycle[0]
.sym 23688 $true
.sym 23689 clk_16mhz$2$2
.sym 23690 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 23693 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[16]
.sym 23694 pwm_connectorDB[5]
.sym 23695 pwm_connectorDB[3]
.sym 23696 pwm_connectorDB[1]
.sym 23698 pwm_connectorDB[4]
.sym 23765 $false
.sym 23766 $false
.sym 23767 $false
.sym 23768 pwm_connectorDB[7]
.sym 23771 $false
.sym 23772 $false
.sym 23773 $false
.sym 23774 pwm_connectorDB[24]
.sym 23777 $false
.sym 23778 $false
.sym 23779 $false
.sym 23780 pwm_connectorDB[27]
.sym 23783 $false
.sym 23784 $false
.sym 23785 $false
.sym 23786 pwm_connectorDB[26]
.sym 23789 $false
.sym 23790 $false
.sym 23791 $false
.sym 23792 pwm_connectorDB[31]
.sym 23801 $false
.sym 23802 $false
.sym 23803 $false
.sym 23804 pwm_connectorDB[4]
.sym 23807 $false
.sym 23808 $false
.sym 23809 $false
.sym 23810 soc.simpleuart.recv_divcnt[31]
.sym 23814 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[5]
.sym 23815 $abc$72829$new_n6411_
.sym 23816 $abc$72829$new_n6409_
.sym 23817 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[1]
.sym 23818 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[15]
.sym 23819 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[18]
.sym 23820 $abc$72829$new_n6410_
.sym 23821 pwm_connectorDB[15]
.sym 23888 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12717[0]_new_
.sym 23889 $abc$72829$new_n5915_
.sym 23890 $abc$72829$new_n9594_
.sym 23891 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[13]_new_
.sym 23894 pwm_connectorDB[7]
.sym 23895 pwm_connectorDB[6]
.sym 23896 pwm_connectorDB[9]
.sym 23897 pwm_connectorDB[8]
.sym 23900 pwm_connectorDB[15]
.sym 23901 pwm_connectorDB[14]
.sym 23902 pwm_connectorDB[13]
.sym 23903 pwm_connectorDB[12]
.sym 23906 $false
.sym 23907 $false
.sym 23908 $false
.sym 23909 pwm_connectorDB[12]
.sym 23912 pwmDB.count_temp[9]
.sym 23913 pwm_connectorDB[9]
.sym 23914 pwmDB.count_temp[7]
.sym 23915 pwm_connectorDB[7]
.sym 23918 $false
.sym 23919 $false
.sym 23920 $false
.sym 23921 pwm_connectorDB[14]
.sym 23924 pwmDB.count_temp[5]
.sym 23925 pwm_connectorDB[5]
.sym 23926 pwmDB.count_temp[4]
.sym 23927 pwm_connectorDB[4]
.sym 23930 soc.cpu.mem_wdata[12]
.sym 23931 $false
.sym 23932 $false
.sym 23933 $false
.sym 23934 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336
.sym 23935 clk_16mhz$2$2
.sym 23936 $false
.sym 23937 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[15]_new_
.sym 23938 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[11]
.sym 23939 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7588_new_inv_
.sym 23940 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[10]
.sym 23941 $abc$72829$new_n9463_
.sym 23942 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[10]_new_
.sym 23943 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[20]
.sym 23944 pwm_connectorDB[10]
.sym 23973 $true
.sym 24010 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[8]$2
.sym 24011 $false
.sym 24012 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[8]
.sym 24013 $false
.sym 24014 $false
.sym 24016 $auto$alumacc.cc:474:replace_alu$7560.C[10]
.sym 24018 $false
.sym 24019 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[9]
.sym 24022 $auto$alumacc.cc:474:replace_alu$7560.C[11]
.sym 24024 $false
.sym 24025 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[10]
.sym 24028 $auto$alumacc.cc:474:replace_alu$7560.C[12]
.sym 24030 $false
.sym 24031 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[11]
.sym 24034 $auto$alumacc.cc:474:replace_alu$7560.C[13]
.sym 24036 $false
.sym 24037 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[12]
.sym 24040 $auto$alumacc.cc:474:replace_alu$7560.C[14]
.sym 24042 $false
.sym 24043 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[13]
.sym 24046 $auto$alumacc.cc:474:replace_alu$7560.C[15]
.sym 24048 $false
.sym 24049 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[14]
.sym 24052 $auto$alumacc.cc:474:replace_alu$7560.C[16]
.sym 24054 $false
.sym 24055 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[15]
.sym 24060 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[21]
.sym 24061 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[17]
.sym 24062 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[22]
.sym 24063 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[19]
.sym 24064 soc.cpu.instr_slti
.sym 24067 soc.cpu.instr_sltiu
.sym 24096 $auto$alumacc.cc:474:replace_alu$7560.C[16]
.sym 24133 $auto$alumacc.cc:474:replace_alu$7560.C[17]
.sym 24135 $false
.sym 24136 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[16]
.sym 24139 $auto$alumacc.cc:474:replace_alu$7560.C[18]
.sym 24141 $false
.sym 24142 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[17]
.sym 24145 $auto$alumacc.cc:474:replace_alu$7560.C[19]
.sym 24147 $false
.sym 24148 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[18]
.sym 24151 $auto$alumacc.cc:474:replace_alu$7560.C[20]
.sym 24153 $false
.sym 24154 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[19]
.sym 24157 $auto$alumacc.cc:474:replace_alu$7560.C[21]
.sym 24159 $false
.sym 24160 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[20]
.sym 24163 $auto$alumacc.cc:474:replace_alu$7560.C[22]
.sym 24165 $false
.sym 24166 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[21]
.sym 24169 $auto$alumacc.cc:474:replace_alu$7560.C[23]
.sym 24171 $false
.sym 24172 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[22]
.sym 24175 $auto$alumacc.cc:474:replace_alu$7560.C[24]
.sym 24177 $false
.sym 24178 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[23]
.sym 24185 $abc$72829$new_n6408_
.sym 24186 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 24187 $abc$72829$techmap\pwmDB.$2\state[0:0]_new_inv_
.sym 24188 pwmDB.state
.sym 24190 pwmDB.pwm_counter
.sym 24219 $auto$alumacc.cc:474:replace_alu$7560.C[24]
.sym 24256 $auto$alumacc.cc:474:replace_alu$7560.C[25]
.sym 24258 $false
.sym 24259 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[24]
.sym 24262 $auto$alumacc.cc:474:replace_alu$7560.C[26]
.sym 24264 $false
.sym 24265 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[25]
.sym 24268 $auto$alumacc.cc:474:replace_alu$7560.C[27]
.sym 24270 $false
.sym 24271 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[26]
.sym 24274 $auto$alumacc.cc:474:replace_alu$7560.C[28]
.sym 24276 $false
.sym 24277 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[27]
.sym 24280 $auto$alumacc.cc:474:replace_alu$7560.C[29]
.sym 24282 $false
.sym 24283 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[28]
.sym 24286 $auto$alumacc.cc:474:replace_alu$7560.C[30]
.sym 24288 $false
.sym 24289 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[29]
.sym 24292 $auto$alumacc.cc:474:replace_alu$7560.C[31]
.sym 24294 $false
.sym 24295 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[30]
.sym 24298 $abc$72829$auto$alumacc.cc:491:replace_alu$7562[31]$2
.sym 24300 $false
.sym 24301 $abc$72829$auto$alumacc.cc:474:replace_alu$7560.BB[31]
.sym 24308 pwmDB.counterI[2]
.sym 24309 pwmDB.counterI[3]
.sym 24310 pwmDB.counterI[4]
.sym 24311 pwmDB.counterI[5]
.sym 24312 pwmDB.counterI[6]
.sym 24313 pwmDB.counterI[1]
.sym 24383 $abc$72829$auto$alumacc.cc:491:replace_alu$7562[31]$2
.sym 24386 $false
.sym 24387 resetn$2
.sym 24388 pwmDB.counterI[6]
.sym 24389 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 24392 $false
.sym 24393 $false
.sym 24394 $false
.sym 24395 soc.simpleuart.recv_divcnt[24]
.sym 24398 soc.cpu.mem_wdata[9]
.sym 24399 $false
.sym 24400 $false
.sym 24401 $false
.sym 24404 soc.cpu.mem_wdata[11]
.sym 24405 $false
.sym 24406 $false
.sym 24407 $false
.sym 24426 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336
.sym 24427 clk_16mhz$2$2
.sym 24428 $false
.sym 24529 $abc$72829$procmux$6797_Y[3]_new_inv_
.sym 24530 $abc$72829$procmux$6797_Y[6]_new_inv_
.sym 24531 $abc$72829$procmux$6797_Y[2]_new_inv_
.sym 24532 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[6]
.sym 24534 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[4]
.sym 24535 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[3]
.sym 24536 encoderDataI[0]
.sym 24604 soc.cpu.mem_wdata[31]
.sym 24605 $false
.sym 24606 $false
.sym 24607 $false
.sym 24650 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965
.sym 24651 clk_16mhz$2$2
.sym 24652 $false
.sym 24659 $auto$alumacc.cc:474:replace_alu$7604.C[2]
.sym 24660 $auto$alumacc.cc:474:replace_alu$7604.C[3]
.sym 24661 $auto$alumacc.cc:474:replace_alu$7604.C[4]
.sym 24662 $auto$alumacc.cc:474:replace_alu$7604.C[5]
.sym 24663 $auto$alumacc.cc:474:replace_alu$7604.C[6]
.sym 24664 $auto$alumacc.cc:474:replace_alu$7604.C[7]
.sym 24767 $false
.sym 24768 $false
.sym 24769 $false
.sym 24770 pwm_connectorIB[0]
.sym 24773 $false
.sym 24774 encoderL.encoderCount[5]
.sym 24775 $false
.sym 24776 $auto$alumacc.cc:474:replace_alu$7604.C[5]
.sym 24779 $false
.sym 24780 pinEncoderIB$2
.sym 24781 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[5]
.sym 24782 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[5]
.sym 24791 soc.cpu.pcpi_div.quotient_msk[30]
.sym 24792 $false
.sym 24793 $false
.sym 24794 $false
.sym 24797 soc.cpu.pcpi_div.quotient_msk[14]
.sym 24798 $false
.sym 24799 $false
.sym 24800 $false
.sym 24803 soc.cpu.pcpi_div.divisor[27]
.sym 24804 $false
.sym 24805 $false
.sym 24806 $false
.sym 24809 soc.cpu.pcpi_div.divisor[25]
.sym 24810 $false
.sym 24811 $false
.sym 24812 $false
.sym 24813 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 24814 clk_16mhz$2$2
.sym 24815 soc.cpu.pcpi_div.start$2
.sym 24816 $auto$alumacc.cc:474:replace_alu$7604.C[8]
.sym 24817 $auto$alumacc.cc:474:replace_alu$7604.C[9]
.sym 24818 $auto$alumacc.cc:474:replace_alu$7604.C[10]
.sym 24819 $auto$alumacc.cc:474:replace_alu$7604.C[11]
.sym 24820 $auto$alumacc.cc:474:replace_alu$7604.C[12]
.sym 24821 $auto$alumacc.cc:474:replace_alu$7604.C[13]
.sym 24822 $auto$alumacc.cc:474:replace_alu$7604.C[14]
.sym 24823 $auto$alumacc.cc:474:replace_alu$7604.C[15]
.sym 24890 $false
.sym 24891 pinEncoderIB$2
.sym 24892 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[10]
.sym 24893 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[10]
.sym 24896 $false
.sym 24897 pinEncoderIB$2
.sym 24898 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[12]
.sym 24899 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[12]
.sym 24902 $false
.sym 24903 encoderL.encoderCount[10]
.sym 24904 $false
.sym 24905 $auto$alumacc.cc:474:replace_alu$7604.C[10]
.sym 24908 $false
.sym 24909 encoderL.encoderCount[12]
.sym 24910 $false
.sym 24911 $auto$alumacc.cc:474:replace_alu$7604.C[12]
.sym 24914 $false
.sym 24915 encoderL.encoderCounter[1]
.sym 24916 $abc$72829$techmap\encoderL.$procmux$2678_Y[26]_new_inv_
.sym 24917 $abc$72829$techmap\encoderL.$procmux$2675_Y[26]_new_inv_
.sym 24920 pwmIB.counterI[6]
.sym 24921 $false
.sym 24922 pwmIB.counterI[1]
.sym 24923 pwmIB.counterI[0]
.sym 24926 $false
.sym 24927 $false
.sym 24928 pwmIB.counterI[0]
.sym 24929 pwmIB.counterI[6]
.sym 24932 $false
.sym 24933 encoderL.encoderCounter[1]
.sym 24934 $abc$72829$techmap\encoderL.$procmux$2678_Y[28]_new_inv_
.sym 24935 $abc$72829$techmap\encoderL.$procmux$2675_Y[28]_new_inv_
.sym 24936 $true
.sym 24937 clk_16mhz$2$2
.sym 24938 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 24939 $auto$alumacc.cc:474:replace_alu$7604.C[16]
.sym 24940 $auto$alumacc.cc:474:replace_alu$7604.C[17]
.sym 24941 $auto$alumacc.cc:474:replace_alu$7604.C[18]
.sym 24942 $auto$alumacc.cc:474:replace_alu$7604.C[19]
.sym 24943 $auto$alumacc.cc:474:replace_alu$7604.C[20]
.sym 24944 $auto$alumacc.cc:474:replace_alu$7604.C[21]
.sym 24945 $auto$alumacc.cc:474:replace_alu$7604.C[22]
.sym 24946 $auto$alumacc.cc:474:replace_alu$7604.C[23]
.sym 25013 $false
.sym 25014 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 25015 clock.counterO[10]
.sym 25016 encoderL.encoderCount[10]
.sym 25019 $false
.sym 25020 writeEncoderI
.sym 25021 encoderL.encoderCount[28]
.sym 25022 encoderDataI[28]
.sym 25025 $false
.sym 25026 encoderL.encoderCount[28]
.sym 25027 $false
.sym 25028 $auto$alumacc.cc:474:replace_alu$7604.C[28]
.sym 25031 $false
.sym 25032 pinEncoderIB$2
.sym 25033 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[28]
.sym 25034 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[28]
.sym 25037 $false
.sym 25038 encoderL.encoderCount[22]
.sym 25039 $false
.sym 25040 $auto$alumacc.cc:474:replace_alu$7604.C[22]
.sym 25043 $false
.sym 25044 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 25045 clock.counterO[12]
.sym 25046 encoderL.encoderCount[12]
.sym 25049 soc.cpu.mem_wdata[11]
.sym 25050 $false
.sym 25051 $false
.sym 25052 $false
.sym 25055 soc.cpu.mem_wdata[9]
.sym 25056 $false
.sym 25057 $false
.sym 25058 $false
.sym 25059 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40224
.sym 25060 clk_16mhz$2$2
.sym 25061 $false
.sym 25062 $auto$alumacc.cc:474:replace_alu$7604.C[24]
.sym 25063 $auto$alumacc.cc:474:replace_alu$7604.C[25]
.sym 25064 $auto$alumacc.cc:474:replace_alu$7604.C[26]
.sym 25065 $auto$alumacc.cc:474:replace_alu$7604.C[27]
.sym 25066 $auto$alumacc.cc:474:replace_alu$7604.C[28]
.sym 25067 $auto$alumacc.cc:474:replace_alu$7604.C[29]
.sym 25068 $auto$alumacc.cc:474:replace_alu$7604.C[30]
.sym 25069 $auto$alumacc.cc:474:replace_alu$7604.C[31]
.sym 25136 $false
.sym 25137 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 25138 clock.counterO[22]
.sym 25139 encoderL.encoderCount[22]
.sym 25142 $false
.sym 25143 encoderL.encoderCount[26]
.sym 25144 $false
.sym 25145 $auto$alumacc.cc:474:replace_alu$7604.C[26]
.sym 25148 $false
.sym 25149 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 25150 clock.counterO[21]
.sym 25151 encoderL.encoderCount[21]
.sym 25154 $false
.sym 25155 pinEncoderIB$2
.sym 25156 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[25]
.sym 25157 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[25]
.sym 25160 $false
.sym 25161 encoderL.encoderCount[25]
.sym 25162 $false
.sym 25163 $auto$alumacc.cc:474:replace_alu$7604.C[25]
.sym 25166 $false
.sym 25167 pinEncoderIB$2
.sym 25168 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[26]
.sym 25169 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[26]
.sym 25172 $false
.sym 25173 writeEncoderI
.sym 25174 encoderL.encoderCount[26]
.sym 25175 encoderDataI[26]
.sym 25178 soc.cpu.pcpi_div.divisor[26]
.sym 25179 $false
.sym 25180 $false
.sym 25181 $false
.sym 25182 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 25183 clk_16mhz$2$2
.sym 25184 soc.cpu.pcpi_div.start$2
.sym 25185 $abc$72829$procmux$6797_Y[9]_new_inv_
.sym 25186 $abc$72829$procmux$6797_Y[16]_new_inv_
.sym 25187 $abc$72829$techmap\encoderL.$procmux$2675_Y[30]_new_inv_
.sym 25188 $abc$72829$procmux$6797_Y[24]_new_inv_
.sym 25189 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[8]
.sym 25190 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[30]
.sym 25191 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[19]
.sym 25192 encoderL.encoderCount[30]
.sym 25259 $false
.sym 25260 writeEncoderI
.sym 25261 encoderL.encoderCount[21]
.sym 25262 encoderDataI[21]
.sym 25265 $false
.sym 25266 writeEncoderI
.sym 25267 encoderL.encoderCount[22]
.sym 25268 encoderDataI[22]
.sym 25271 $false
.sym 25272 writeEncoderI
.sym 25273 encoderL.encoderCount[12]
.sym 25274 encoderDataI[12]
.sym 25277 $false
.sym 25278 encoderL.encoderCounter[1]
.sym 25279 $abc$72829$techmap\encoderL.$procmux$2678_Y[12]_new_inv_
.sym 25280 $abc$72829$techmap\encoderL.$procmux$2675_Y[12]_new_inv_
.sym 25283 $false
.sym 25284 encoderL.encoderCounter[1]
.sym 25285 $abc$72829$techmap\encoderL.$procmux$2678_Y[21]_new_inv_
.sym 25286 $abc$72829$techmap\encoderL.$procmux$2675_Y[21]_new_inv_
.sym 25289 $false
.sym 25290 encoderL.encoderCounter[1]
.sym 25291 $abc$72829$techmap\encoderL.$procmux$2678_Y[22]_new_inv_
.sym 25292 $abc$72829$techmap\encoderL.$procmux$2675_Y[22]_new_inv_
.sym 25295 $false
.sym 25296 encoderL.encoderCounter[1]
.sym 25297 $abc$72829$techmap\encoderL.$procmux$2678_Y[5]_new_inv_
.sym 25298 $abc$72829$techmap\encoderL.$procmux$2675_Y[5]_new_inv_
.sym 25301 $false
.sym 25302 encoderL.encoderCounter[1]
.sym 25303 $abc$72829$techmap\encoderL.$procmux$2678_Y[25]_new_inv_
.sym 25304 $abc$72829$techmap\encoderL.$procmux$2675_Y[25]_new_inv_
.sym 25305 $true
.sym 25306 clk_16mhz$2$2
.sym 25307 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 25308 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[29]
.sym 25309 soc.cpu.mem_wdata[18]
.sym 25310 soc.cpu.mem_wdata[9]
.sym 25311 soc.cpu.mem_wdata[13]
.sym 25312 soc.cpu.mem_wdata[30]
.sym 25313 soc.cpu.mem_wdata[5]
.sym 25314 soc.cpu.mem_wdata[29]
.sym 25315 soc.cpu.mem_wdata[8]
.sym 25382 $false
.sym 25383 $false
.sym 25384 $false
.sym 25385 pwm_connectorIB[20]
.sym 25388 $false
.sym 25389 writeEncoderI
.sym 25390 encoderL.encoderCount[5]
.sym 25391 encoderDataI[5]
.sym 25394 $false
.sym 25395 writeEncoderI
.sym 25396 encoderL.encoderCount[25]
.sym 25397 encoderDataI[25]
.sym 25406 soc.cpu.mem_wdata[3]
.sym 25407 $false
.sym 25408 $false
.sym 25409 $false
.sym 25412 soc.cpu.mem_wdata[6]
.sym 25413 $false
.sym 25414 $false
.sym 25415 $false
.sym 25424 soc.cpu.mem_wdata[0]
.sym 25425 $false
.sym 25426 $false
.sym 25427 $false
.sym 25428 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960
.sym 25429 clk_16mhz$2$2
.sym 25430 $false
.sym 25431 $abc$72829$techmap\encoderL.$procmux$2678_Y[11]_new_inv_
.sym 25432 $abc$72829$techmap\encoderL.$procmux$2675_Y[19]_new_inv_
.sym 25433 $abc$72829$techmap\encoderL.$procmux$2678_Y[1]_new_inv_
.sym 25434 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[11]
.sym 25435 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[1]
.sym 25436 encoderDataI[25]
.sym 25437 encoderDataI[30]
.sym 25438 encoderDataI[26]
.sym 25505 $false
.sym 25506 $false
.sym 25507 $false
.sym 25508 pwm_connectorIB[22]
.sym 25511 $false
.sym 25512 soc.cpu.mem_wstrb[1]
.sym 25513 resetn$2
.sym 25514 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 25517 $false
.sym 25518 $false
.sym 25519 $false
.sym 25520 pwm_connectorIB[19]
.sym 25529 $false
.sym 25530 soc.cpu.mem_wstrb[3]
.sym 25531 resetn$2
.sym 25532 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 25535 $false
.sym 25536 $false
.sym 25537 $false
.sym 25538 pwm_connectorIB[21]
.sym 25541 pwm_connectorIB[22]
.sym 25542 pwm_connectorIB[21]
.sym 25543 pwm_connectorIB[20]
.sym 25544 pwm_connectorIB[19]
.sym 25547 soc.cpu.mem_wdata[5]
.sym 25548 $false
.sym 25549 $false
.sym 25550 $false
.sym 25551 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173
.sym 25552 clk_16mhz$2$2
.sym 25553 $false
.sym 25555 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[27]
.sym 25556 $abc$72829$procmux$6797_Y[20]_new_inv_
.sym 25558 $abc$72829$new_n4901_
.sym 25560 $abc$72829$techmap\encoderL.$procmux$2675_Y[23]_new_inv_
.sym 25561 iomem_rdata[20]
.sym 25628 $false
.sym 25629 $false
.sym 25630 soc.cpu.mem_wstrb[1]
.sym 25631 $abc$72829$new_n5820_
.sym 25634 $false
.sym 25635 $false
.sym 25636 soc.cpu.mem_wstrb[0]
.sym 25637 $abc$72829$new_n5820_
.sym 25640 soc.cpu.mem_wdata[19]
.sym 25641 $false
.sym 25642 $false
.sym 25643 $false
.sym 25646 soc.cpu.mem_wdata[17]
.sym 25647 $false
.sym 25648 $false
.sym 25649 $false
.sym 25652 soc.cpu.mem_wdata[20]
.sym 25653 $false
.sym 25654 $false
.sym 25655 $false
.sym 25658 soc.cpu.mem_wdata[22]
.sym 25659 $false
.sym 25660 $false
.sym 25661 $false
.sym 25664 soc.cpu.mem_wdata[18]
.sym 25665 $false
.sym 25666 $false
.sym 25667 $false
.sym 25670 soc.cpu.mem_wdata[21]
.sym 25671 $false
.sym 25672 $false
.sym 25673 $false
.sym 25674 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$40488
.sym 25675 clk_16mhz$2$2
.sym 25676 $false
.sym 25677 $abc$72829$new_n5264_
.sym 25679 $abc$72829$techmap\encoderL.$procmux$2675_Y[27]_new_inv_
.sym 25680 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[26]_new_inv_
.sym 25681 $abc$72829$new_n9430_
.sym 25682 $abc$72829$new_n5140_
.sym 25683 encoderDataI[23]
.sym 25684 encoderDataI[19]
.sym 25751 $false
.sym 25752 soc.cpu.mem_wstrb[2]
.sym 25753 resetn$2
.sym 25754 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 25757 $false
.sym 25758 $false
.sym 25759 soc.simpleuart.cfg_divider[27]
.sym 25760 $abc$72829$new_n5072_
.sym 25769 soc.cpu.mem_wdata[21]
.sym 25770 $false
.sym 25771 $false
.sym 25772 $false
.sym 25781 soc.cpu.mem_wdata[22]
.sym 25782 $false
.sym 25783 $false
.sym 25784 $false
.sym 25797 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701
.sym 25798 clk_16mhz$2$2
.sym 25799 $false
.sym 25800 $abc$72829$new_n5294_
.sym 25801 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[4]_new_
.sym 25802 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[25]_new_inv_
.sym 25803 $abc$72829$new_n7619_
.sym 25806 $abc$72829$soc.simpleuart_reg_dat_do[6]_new_inv_
.sym 25807 iomem_rdata[7]
.sym 25874 $false
.sym 25875 resetn$2
.sym 25876 soc.cpu.mem_wstrb[0]
.sym 25877 $abc$72829$new_n4818_
.sym 25880 $false
.sym 25881 $false
.sym 25882 soc.simpleuart.cfg_divider[25]
.sym 25883 $abc$72829$new_n5072_
.sym 25898 soc.simpleuart.cfg_divider[11]
.sym 25899 $abc$72829$new_n4818_
.sym 25900 $abc$72829$new_n4814_
.sym 25901 soc.simpleuart.recv_buf_valid
.sym 25910 $false
.sym 25911 $false
.sym 25912 soc.spimemio.xfer.xfer_ddr
.sym 25913 soc.spimemio.xfer.xfer_qspi
.sym 25916 $abc$72829$auto$simplemap.cc:168:logic_reduce$11764
.sym 25917 $false
.sym 25918 $false
.sym 25919 $false
.sym 25920 resetn$2
.sym 25921 clk_16mhz$2$2
.sym 25922 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 25923 $abc$72829$new_n5087_
.sym 25924 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[13]_new_inv_
.sym 25925 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155
.sym 25926 $abc$72829$new_n5303_
.sym 25927 $abc$72829$new_n6088_
.sym 25928 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[6]_new_inv_
.sym 25929 $abc$72829$new_n5067_
.sym 25930 soc.spimemio.xfer.ibuffer[3]
.sym 25997 $false
.sym 25998 $false
.sym 25999 soc.simpleuart.cfg_divider[13]
.sym 26000 $abc$72829$new_n5072_
.sym 26009 $false
.sym 26010 soc.spimemio.xfer.xfer_ddr
.sym 26011 soc.spimemio.xfer.xfer_qspi
.sym 26012 soc.spimemio.xfer.xfer_dspi
.sym 26015 $false
.sym 26016 $false
.sym 26017 soc.simpleuart.cfg_divider[12]
.sym 26018 $abc$72829$new_n5072_
.sym 26021 $false
.sym 26022 $false
.sym 26023 soc.cpu.pcpi_div.quotient[13]
.sym 26024 soc.cpu.pcpi_div.quotient_msk[13]
.sym 26027 $false
.sym 26028 $false
.sym 26029 soc.cpu.pcpi_div.quotient[14]
.sym 26030 soc.cpu.pcpi_div.quotient_msk[14]
.sym 26039 $false
.sym 26040 $false
.sym 26041 soc.cpu.pcpi_div.quotient[17]
.sym 26042 soc.cpu.pcpi_div.quotient_msk[17]
.sym 26043 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 26044 clk_16mhz$2$2
.sym 26045 soc.cpu.pcpi_div.start$2
.sym 26046 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[15]_new_inv_
.sym 26047 $abc$72829$new_n7641_
.sym 26048 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y
.sym 26049 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y
.sym 26050 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[7]_new_
.sym 26051 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[5]_new_
.sym 26052 $abc$72829$new_n7631_
.sym 26053 soc.simpleuart.cfg_divider[20]
.sym 26120 $false
.sym 26121 $false
.sym 26122 soc.simpleuart.cfg_divider[15]
.sym 26123 $abc$72829$new_n5072_
.sym 26126 $false
.sym 26127 $false
.sym 26128 soc.cpu.pcpi_div.quotient[27]
.sym 26129 soc.cpu.pcpi_div.quotient_msk[27]
.sym 26132 $false
.sym 26133 $false
.sym 26134 soc.cpu.pcpi_div.quotient[16]
.sym 26135 soc.cpu.pcpi_div.quotient_msk[16]
.sym 26138 $false
.sym 26139 $false
.sym 26140 soc.cpu.pcpi_div.quotient[2]
.sym 26141 soc.cpu.pcpi_div.quotient_msk[2]
.sym 26144 $false
.sym 26145 $false
.sym 26146 soc.cpu.pcpi_div.quotient[10]
.sym 26147 soc.cpu.pcpi_div.quotient_msk[10]
.sym 26150 $false
.sym 26151 $false
.sym 26152 soc.cpu.pcpi_div.quotient[19]
.sym 26153 soc.cpu.pcpi_div.quotient_msk[19]
.sym 26156 $false
.sym 26157 $false
.sym 26158 soc.cpu.pcpi_div.quotient[8]
.sym 26159 soc.cpu.pcpi_div.quotient_msk[8]
.sym 26162 $false
.sym 26163 $false
.sym 26164 soc.cpu.pcpi_div.quotient[4]
.sym 26165 soc.cpu.pcpi_div.quotient_msk[4]
.sym 26166 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 26167 clk_16mhz$2$2
.sym 26168 soc.cpu.pcpi_div.start$2
.sym 26169 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[6]_new_
.sym 26170 $abc$72829$new_n7616_
.sym 26171 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[5]_new_
.sym 26172 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$37273_new_inv_
.sym 26173 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$37269_new_inv_
.sym 26174 soc.spimemio.xfer.ibuffer[7]
.sym 26175 soc.spimemio.xfer.ibuffer[5]
.sym 26176 soc.spimemio.xfer.ibuffer[6]
.sym 26243 $false
.sym 26244 $abc$72829$new_n7672_
.sym 26245 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 26246 soc.spimemio.xfer.obuffer[2]
.sym 26249 soc.spimemio.xfer.obuffer[2]
.sym 26250 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 26251 $abc$72829$new_n7617_
.sym 26252 soc.spimemio.xfer.flash_clk
.sym 26255 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 26256 soc.spimemio.xfer.flash_clk
.sym 26257 soc.spimemio.xfer.obuffer[2]
.sym 26258 soc.spimemio.xfer.obuffer[6]
.sym 26261 soc.spimemio.xfer.xfer_qspi
.sym 26262 soc.spimemio.xfer.obuffer[4]
.sym 26263 soc.spimemio.xfer.obuffer[6]
.sym 26264 soc.spimemio.xfer.xfer_dspi
.sym 26267 $false
.sym 26268 soc.spimemio.xfer.xfer_ddr
.sym 26269 soc.spimemio.xfer.xfer_dspi
.sym 26270 soc.spimemio.xfer.xfer_qspi
.sym 26273 $abc$72829$new_n7652_
.sym 26274 soc.spimemio.xfer.obuffer[0]
.sym 26275 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 26276 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 26279 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[6]_new_
.sym 26280 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 26281 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 26282 soc.spimemio.xfer.obuffer[4]
.sym 26285 $abc$72829$new_n5735_
.sym 26286 soc.spimemio.din_data[2]
.sym 26287 $abc$72829$new_n7651_
.sym 26288 $abc$72829$new_n7650_
.sym 26289 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712
.sym 26290 clk_16mhz$2$2
.sym 26291 $false
.sym 26292 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[14]_new_inv_
.sym 26293 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[0]
.sym 26294 $abc$72829$new_n7677_
.sym 26295 $abc$72829$new_n7656_
.sym 26296 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[1]
.sym 26297 $abc$72829$new_n7665_
.sym 26298 soc.spimemio.din_ddr
.sym 26299 soc.spimemio.din_qspi
.sym 26366 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 26367 soc.spimemio.xfer.flash_clk
.sym 26368 soc.spimemio.xfer.obuffer[3]
.sym 26369 soc.spimemio.xfer.obuffer[4]
.sym 26372 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 26373 soc.spimemio.xfer.flash_clk
.sym 26374 soc.spimemio.xfer.obuffer[4]
.sym 26375 soc.spimemio.xfer.obuffer[5]
.sym 26378 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 26379 soc.spimemio.xfer.flash_clk
.sym 26380 soc.spimemio.xfer.obuffer[1]
.sym 26381 soc.spimemio.xfer.obuffer[5]
.sym 26384 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[5]_new_
.sym 26385 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 26386 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 26387 soc.spimemio.xfer.obuffer[3]
.sym 26390 $false
.sym 26391 soc.spimemio.xfer.obuffer[2]
.sym 26392 soc.spimemio.xfer.flash_clk
.sym 26393 $abc$72829$new_n5301_
.sym 26396 $false
.sym 26397 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[4]_new_
.sym 26398 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 26399 soc.spimemio.xfer.obuffer[2]
.sym 26402 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 26403 soc.spimemio.xfer.flash_clk
.sym 26404 soc.spimemio.xfer.obuffer[5]
.sym 26405 soc.spimemio.xfer.obuffer[6]
.sym 26408 $abc$72829$new_n7671_
.sym 26409 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[6]_new_
.sym 26410 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 26411 soc.spimemio.xfer.obuffer[6]
.sym 26415 $abc$72829$new_n7636_
.sym 26416 $abc$72829$new_n5198_
.sym 26417 $abc$72829$new_n7168_
.sym 26418 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[6]_new_
.sym 26419 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[30]_new_inv_
.sym 26420 $abc$72829$new_n5769_
.sym 26421 $abc$72829$new_n5187_
.sym 26422 soc.spimemio.xfer.obuffer[7]
.sym 26489 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 26490 soc.spimemio.xfer.flash_clk
.sym 26491 soc.spimemio.xfer.obuffer[6]
.sym 26492 soc.spimemio.xfer.obuffer[7]
.sym 26495 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 26496 soc.spimemio.xfer.obuffer[7]
.sym 26497 $abc$72829$new_n7677_
.sym 26498 $abc$72829$new_n7679_
.sym 26501 soc.spimemio.state[3]
.sym 26502 soc.spimemio.state[2]
.sym 26503 soc.spimemio.state[0]
.sym 26504 soc.spimemio.state[1]
.sym 26507 soc.simpleuart.cfg_divider[31]
.sym 26508 $abc$72829$new_n4818_
.sym 26509 $abc$72829$new_n4814_
.sym 26510 soc.simpleuart.recv_buf_valid
.sym 26513 soc.spimemio.state[0]
.sym 26514 $abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 26515 soc.spimemio.state[3]
.sym 26516 soc.spimemio.state[2]
.sym 26519 $false
.sym 26520 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[7]_new_
.sym 26521 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 26522 soc.spimemio.xfer.obuffer[3]
.sym 26525 $false
.sym 26526 $false
.sym 26527 soc.spimemio.jump
.sym 26528 $abc$72829$new_n7176_
.sym 26531 $abc$72829$new_n5735_
.sym 26532 $abc$72829$new_n5755_
.sym 26533 $abc$72829$new_n5801_
.sym 26534 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7222_new_
.sym 26535 $true
.sym 26536 clk_16mhz$2$2
.sym 26537 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 26538 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_
.sym 26539 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 26540 $abc$72829$new_n7169_
.sym 26541 $abc$72829$new_n7179_
.sym 26542 $abc$72829$new_n7177_
.sym 26543 $abc$72829$new_n7170_
.sym 26544 $abc$72829$new_n5208_
.sym 26545 $abc$72829$new_n7180_
.sym 26612 $false
.sym 26613 soc.spimemio.state[3]
.sym 26614 soc.spimemio.state[0]
.sym 26615 soc.spimemio.state[2]
.sym 26618 $false
.sym 26619 $false
.sym 26620 $abc$72829$new_n5805_
.sym 26621 soc.spimemio.state[1]
.sym 26624 $false
.sym 26625 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$19727[0]_new_
.sym 26626 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23547_Y[3]_new_
.sym 26627 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_
.sym 26630 $false
.sym 26631 soc.spimemio.state[3]
.sym 26632 soc.spimemio.state[1]
.sym 26633 soc.spimemio.state[2]
.sym 26636 soc.spimemio.jump
.sym 26637 $abc$72829$new_n5805_
.sym 26638 $abc$72829$new_n5735_
.sym 26639 soc.spimemio.state[1]
.sym 26642 soc.spimemio.state[2]
.sym 26643 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 26644 soc.spimemio.state[0]
.sym 26645 soc.spimemio.state[3]
.sym 26648 $false
.sym 26649 $false
.sym 26650 soc.spimemio.state[3]
.sym 26651 soc.spimemio.state[2]
.sym 26654 $false
.sym 26655 $abc$72829$new_n5799_
.sym 26656 soc.spimemio.state[1]
.sym 26657 soc.spimemio.state[0]
.sym 26661 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[28]_new_inv_
.sym 26662 $abc$72829$new_n5094_
.sym 26663 $abc$72829$new_n5095_
.sym 26664 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58581
.sym 26665 soc.memory.wen[1]
.sym 26666 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 26667 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[28]_new_inv_
.sym 26668 soc.spimemio.buffer[22]
.sym 26735 $false
.sym 26736 $false
.sym 26737 soc.simpleuart.cfg_divider[28]
.sym 26738 $abc$72829$new_n5072_
.sym 26741 $false
.sym 26742 $false
.sym 26743 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_
.sym 26744 $abc$72829$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_
.sym 26747 $false
.sym 26748 soc.cpu.mem_wstrb[0]
.sym 26749 resetn$2
.sym 26750 $abc$72829$new_n5837_
.sym 26753 $false
.sym 26754 $abc$72829$new_n5760_
.sym 26755 $abc$72829$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_
.sym 26756 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_
.sym 26759 $false
.sym 26760 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36589[0]_new_inv_
.sym 26761 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618
.sym 26762 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 26765 $abc$72829$new_n5811_
.sym 26766 soc.cpu.mem_addr[10]
.sym 26767 resetn$2
.sym 26768 soc.cpu.mem_addr[11]
.sym 26771 $false
.sym 26772 resetn$2
.sym 26773 $abc$72829$new_n5809_
.sym 26774 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 26777 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_
.sym 26778 $abc$72829$new_n5760_
.sym 26779 soc.spimemio.din_tag[2]
.sym 26780 $abc$72829$new_n5801_
.sym 26781 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$59567
.sym 26782 clk_16mhz$2$2
.sym 26783 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 26784 $abc$72829$new_n4917_
.sym 26785 $abc$72829$new_n5152_
.sym 26786 $abc$72829$new_n5153_
.sym 26787 $abc$72829$new_n5118_
.sym 26788 $abc$72829$new_n5120_
.sym 26789 soc.spimemio.rdata[22]
.sym 26790 soc.spimemio.rdata[19]
.sym 26791 soc.spimemio.rdata[16]
.sym 26858 $false
.sym 26859 $false
.sym 26860 $abc$72829$new_n6332_
.sym 26861 $abc$72829$new_n5814_
.sym 26864 $false
.sym 26865 $false
.sym 26866 resetn$2
.sym 26867 $abc$72829$new_n5814_
.sym 26870 soc.cpu.mem_addr[11]
.sym 26871 $abc$72829$new_n5815_
.sym 26872 $abc$72829$new_n4783_
.sym 26873 soc.cpu.mem_addr[10]
.sym 26876 $false
.sym 26877 $false
.sym 26878 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 26879 $abc$72829$new_n5810_
.sym 26882 $abc$72829$new_n4787_
.sym 26883 soc.cpu.mem_addr[10]
.sym 26884 $abc$72829$new_n4783_
.sym 26885 soc.cpu.mem_addr[11]
.sym 26888 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 26889 $abc$72829$new_n5811_
.sym 26890 soc.cpu.mem_addr[11]
.sym 26891 soc.cpu.mem_addr[10]
.sym 26894 $abc$72829$new_n5815_
.sym 26895 soc.cpu.mem_addr[10]
.sym 26896 $abc$72829$new_n4783_
.sym 26897 soc.cpu.mem_addr[11]
.sym 26900 $abc$72829$new_n6331_
.sym 26901 $abc$72829$new_n5809_
.sym 26902 $abc$72829$new_n5837_
.sym 26903 $abc$72829$new_n5826_
.sym 26904 resetn$2
.sym 26905 clk_16mhz$2$2
.sym 26906 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 26907 $abc$72829$new_n5151_
.sym 26908 $abc$72829$new_n5825_
.sym 26909 $abc$72829$new_n5119_
.sym 26910 $abc$72829$new_n5993_
.sym 26912 soc.memory.wen[2]
.sym 26913 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601
.sym 26914 pwm_connectorIF[10]
.sym 26981 soc.cpu.mem_addr[9]
.sym 26982 $abc$72829$new_n4776_
.sym 26983 $abc$72829$new_n4783_
.sym 26984 soc.cpu.mem_addr[8]
.sym 26987 $false
.sym 26988 soc.cpu.mem_addr[9]
.sym 26989 soc.cpu.mem_addr[8]
.sym 26990 $abc$72829$new_n4776_
.sym 26993 $false
.sym 26994 $abc$72829$new_n4776_
.sym 26995 soc.cpu.mem_addr[8]
.sym 26996 soc.cpu.mem_addr[9]
.sym 26999 $false
.sym 27000 soc.cpu.mem_addr[11]
.sym 27001 $abc$72829$new_n5811_
.sym 27002 $abc$72829$new_n5832_
.sym 27005 $false
.sym 27006 $abc$72829$new_n4776_
.sym 27007 soc.cpu.mem_addr[9]
.sym 27008 soc.cpu.mem_addr[8]
.sym 27011 $abc$72829$new_n4775_
.sym 27012 soc.cpu.mem_addr[10]
.sym 27013 $abc$72829$new_n4783_
.sym 27014 soc.cpu.mem_addr[11]
.sym 27017 $abc$72829$new_n4783_
.sym 27018 $abc$72829$new_n4775_
.sym 27019 soc.cpu.mem_addr[11]
.sym 27020 soc.cpu.mem_addr[10]
.sym 27023 soc.cpu.mem_addr[11]
.sym 27024 $abc$72829$new_n4787_
.sym 27025 $abc$72829$new_n4783_
.sym 27026 soc.cpu.mem_addr[10]
.sym 27031 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 27034 soc.simpleuart.cfg_divider[18]
.sym 27035 soc.simpleuart.cfg_divider[16]
.sym 27036 soc.simpleuart.cfg_divider[17]
.sym 27104 $false
.sym 27105 $false
.sym 27106 resetn$2
.sym 27107 $abc$72829$new_n5832_
.sym 27110 $false
.sym 27111 $false
.sym 27112 soc.cpu.mem_wstrb[0]
.sym 27113 $abc$72829$new_n5831_
.sym 27116 $false
.sym 27117 resetn$2
.sym 27118 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_
.sym 27119 $abc$72829$auto$alumacc.cc:491:replace_alu$7403[31]
.sym 27122 $false
.sym 27123 $false
.sym 27124 soc.cpu.mem_wstrb[1]
.sym 27125 $abc$72829$new_n5831_
.sym 27134 $false
.sym 27135 $false
.sym 27136 soc.cpu.mem_wstrb[2]
.sym 27137 $abc$72829$new_n5831_
.sym 27140 $false
.sym 27141 soc.simpleuart.recv_buf_valid
.sym 27142 $abc$72829$new_n4814_
.sym 27143 $abc$72829$auto$simplemap.cc:168:logic_reduce$11764
.sym 27146 $false
.sym 27147 $abc$72829$techmap\soc.simpleuart.$procmux$5835_Y_new_
.sym 27148 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_
.sym 27149 $abc$72829$auto$alumacc.cc:491:replace_alu$7403[31]
.sym 27150 $true
.sym 27151 clk_16mhz$2$2
.sym 27152 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 27153 $abc$72829$new_n4776_
.sym 27154 $abc$72829$new_n4978_
.sym 27156 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 27158 soc.cpu.cpu_state[0]
.sym 27160 soc.cpu.cpu_state[3]
.sym 27233 $false
.sym 27234 resetn$2
.sym 27235 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_
.sym 27236 $abc$72829$auto$alumacc.cc:491:replace_alu$7403[31]
.sym 27245 $false
.sym 27246 $false
.sym 27247 resetn$2
.sym 27248 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 27257 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 27258 soc.cpu.mem_rdata_q[14]
.sym 27259 soc.cpu.mem_rdata_q[13]
.sym 27260 soc.cpu.mem_rdata_q[12]
.sym 27263 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 27264 soc.cpu.mem_rdata_q[14]
.sym 27265 soc.cpu.mem_rdata_q[12]
.sym 27266 soc.cpu.mem_rdata_q[13]
.sym 27273 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391
.sym 27274 clk_16mhz$2$2
.sym 27275 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 27276 $abc$72829$new_n5378_
.sym 27277 $abc$72829$new_n5041_
.sym 27278 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$22805[4]_new_inv_
.sym 27279 $abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 27280 $abc$72829$new_n4944_
.sym 27283 soc.cpu.instr_lh
.sym 27356 $abc$72829$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[1]
.sym 27357 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_
.sym 27358 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_
.sym 27359 $abc$72829$auto$alumacc.cc:491:replace_alu$7403[31]
.sym 27362 $false
.sym 27363 $false
.sym 27364 soc.simpleuart.recv_state[1]
.sym 27365 soc.simpleuart.recv_state[0]
.sym 27368 $false
.sym 27369 $abc$72829$new_n5986_
.sym 27370 uart_in$2
.sym 27371 soc.simpleuart.recv_state[0]
.sym 27374 $abc$72829$techmap\soc.simpleuart.$add$simpleuart.v:99$171_Y[3]
.sym 27375 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_
.sym 27376 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_
.sym 27377 $abc$72829$auto$alumacc.cc:491:replace_alu$7403[31]
.sym 27380 $abc$72829$new_n8724_
.sym 27381 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$35409_new_
.sym 27382 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_
.sym 27383 soc.simpleuart.recv_state[0]
.sym 27392 $false
.sym 27393 $false
.sym 27394 $abc$72829$new_n8727_
.sym 27395 $abc$72829$techmap$techmap\soc.simpleuart.$procmux$5868.$and$/usr/local/bin/../share/yosys/techmap.v:434$16165_Y[1]_new_
.sym 27396 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57873
.sym 27397 clk_16mhz$2$2
.sym 27398 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 27399 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49999
.sym 27400 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[4]_new_
.sym 27401 $abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 27402 $abc$72829$new_n4974_
.sym 27404 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0]
.sym 27405 $abc$72829$new_n5050_
.sym 27406 soc.cpu.mem_do_wdata
.sym 27473 $abc$72829$auto$alumacc.cc:491:replace_alu$7408[31]
.sym 27474 $abc$72829$new_n5986_
.sym 27475 soc.simpleuart.recv_state[0]
.sym 27476 soc.simpleuart.recv_state[2]
.sym 27479 $false
.sym 27480 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_
.sym 27481 $abc$72829$new_n5986_
.sym 27482 soc.simpleuart.recv_state[2]
.sym 27485 $false
.sym 27486 $false
.sym 27487 soc.simpleuart.recv_state[3]
.sym 27488 soc.simpleuart.recv_state[1]
.sym 27491 soc.simpleuart.recv_state[3]
.sym 27492 soc.simpleuart.recv_state[1]
.sym 27493 soc.simpleuart.recv_state[2]
.sym 27494 soc.simpleuart.recv_state[0]
.sym 27497 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$35409_new_
.sym 27498 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57684[1]_new_inv_
.sym 27499 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_
.sym 27500 $abc$72829$auto$alumacc.cc:491:replace_alu$7403[31]
.sym 27503 soc.simpleuart.recv_state[0]
.sym 27504 $abc$72829$new_n5986_
.sym 27505 $abc$72829$auto$alumacc.cc:491:replace_alu$7408[31]
.sym 27506 soc.simpleuart.recv_state[2]
.sym 27509 soc.cpu.mem_rdata_q[12]
.sym 27510 soc.cpu.mem_rdata_q[14]
.sym 27511 soc.cpu.mem_rdata_q[13]
.sym 27512 soc.cpu.is_alu_reg_imm
.sym 27519 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391
.sym 27520 clk_16mhz$2$2
.sym 27521 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 27524 soc.simpleuart.recv_state[2]
.sym 27525 $auto$alumacc.cc:474:replace_alu$7732.C[3]
.sym 27596 $false
.sym 27597 $abc$72829$auto$alumacc.cc:491:replace_alu$7403[31]
.sym 27598 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_
.sym 27599 resetn$2
.sym 27608 soc.cpu.mem_wdata[9]
.sym 27609 $false
.sym 27610 $false
.sym 27611 $false
.sym 27620 soc.cpu.mem_wdata[11]
.sym 27621 $false
.sym 27622 $false
.sym 27623 $false
.sym 27632 soc.cpu.mem_wdata[12]
.sym 27633 $false
.sym 27634 $false
.sym 27635 $false
.sym 27642 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457
.sym 27643 clk_16mhz$2$2
.sym 27644 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 27645 $abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 27646 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 27647 $abc$72829$new_n5526_
.sym 27648 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_
.sym 27649 soc.cpu.pcpi_insn[31]
.sym 27650 soc.cpu.instr_lw
.sym 27651 soc.cpu.instr_lhu
.sym 27652 soc.cpu.instr_srli
.sym 27719 $false
.sym 27720 $false
.sym 27721 soc.simpleuart.recv_state[3]
.sym 27722 $auto$alumacc.cc:474:replace_alu$7732.C[3]
.sym 27725 pwm_connectorDB[18]
.sym 27726 pwm_connectorDB[17]
.sym 27727 pwm_connectorDB[16]
.sym 27728 pwm_connectorDB[31]
.sym 27731 pwm_connectorDB[22]
.sym 27732 pwm_connectorDB[21]
.sym 27733 pwm_connectorDB[20]
.sym 27734 pwm_connectorDB[19]
.sym 27737 soc.cpu.mem_wdata[21]
.sym 27738 $false
.sym 27739 $false
.sym 27740 $false
.sym 27743 soc.cpu.mem_wdata[18]
.sym 27744 $false
.sym 27745 $false
.sym 27746 $false
.sym 27749 soc.cpu.mem_wdata[23]
.sym 27750 $false
.sym 27751 $false
.sym 27752 $false
.sym 27755 soc.cpu.mem_wdata[22]
.sym 27756 $false
.sym 27757 $false
.sym 27758 $false
.sym 27761 soc.cpu.mem_wdata[16]
.sym 27762 $false
.sym 27763 $false
.sym 27764 $false
.sym 27765 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600
.sym 27766 clk_16mhz$2$2
.sym 27767 $false
.sym 27770 $abc$72829$new_n4930_
.sym 27771 $abc$72829$new_n4946_
.sym 27772 $abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_
.sym 27773 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50164
.sym 27775 soc.cpu.is_compare
.sym 27854 $false
.sym 27855 $false
.sym 27856 $false
.sym 27857 pwm_connectorDB[16]
.sym 27860 soc.cpu.mem_wdata[5]
.sym 27861 $false
.sym 27862 $false
.sym 27863 $false
.sym 27866 soc.cpu.mem_wdata[3]
.sym 27867 $false
.sym 27868 $false
.sym 27869 $false
.sym 27872 soc.cpu.mem_wdata[1]
.sym 27873 $false
.sym 27874 $false
.sym 27875 $false
.sym 27884 soc.cpu.mem_wdata[4]
.sym 27885 $false
.sym 27886 $false
.sym 27887 $false
.sym 27888 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42072
.sym 27889 clk_16mhz$2$2
.sym 27890 $false
.sym 27891 $abc$72829$new_n5658_
.sym 27892 $abc$72829$new_n5656_
.sym 27893 soc.cpu.instr_slt
.sym 27894 soc.cpu.instr_addi
.sym 27895 soc.cpu.instr_ori
.sym 27896 soc.cpu.instr_xor
.sym 27897 soc.cpu.instr_xori
.sym 27898 soc.cpu.instr_srl
.sym 27965 $false
.sym 27966 $false
.sym 27967 $false
.sym 27968 pwm_connectorDB[5]
.sym 27971 pwm_connectorDB[5]
.sym 27972 pwm_connectorDB[4]
.sym 27973 pwm_connectorDB[3]
.sym 27974 pwm_connectorDB[2]
.sym 27977 $abc$72829$new_n6412_
.sym 27978 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12703[4]_new_
.sym 27979 $abc$72829$new_n6410_
.sym 27980 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12717[0]_new_
.sym 27983 $false
.sym 27984 $false
.sym 27985 $false
.sym 27986 pwm_connectorDB[1]
.sym 27989 $false
.sym 27990 $false
.sym 27991 $false
.sym 27992 pwm_connectorDB[15]
.sym 27995 $false
.sym 27996 $false
.sym 27997 $false
.sym 27998 pwm_connectorDB[18]
.sym 28001 pwm_connectorDB[1]
.sym 28002 pwm_connectorDB[0]
.sym 28003 $abc$72829$new_n6411_
.sym 28004 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[10]_new_
.sym 28007 soc.cpu.mem_wdata[15]
.sym 28008 $false
.sym 28009 $false
.sym 28010 $false
.sym 28011 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336
.sym 28012 clk_16mhz$2$2
.sym 28013 $false
.sym 28016 soc.cpu.mem_wordsize[1]
.sym 28018 soc.cpu.mem_wordsize[0]
.sym 28088 pwmDB.count_temp[1]
.sym 28089 pwm_connectorDB[1]
.sym 28090 pwm_connectorDB[0]
.sym 28091 pwmDB.count_temp[0]
.sym 28094 $false
.sym 28095 $false
.sym 28096 $false
.sym 28097 pwm_connectorDB[11]
.sym 28100 $false
.sym 28101 $abc$72829$auto$alumacc.cc:491:replace_alu$7578[31]
.sym 28102 $abc$72829$new_n9463_
.sym 28103 $abc$72829$new_n9595_
.sym 28106 $false
.sym 28107 $false
.sym 28108 $false
.sym 28109 pwm_connectorDB[10]
.sym 28112 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[15]_new_
.sym 28113 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12686[10]_new_
.sym 28114 pwm_connectorDB[8]
.sym 28115 pwmDB.count_temp[8]
.sym 28118 $false
.sym 28119 $false
.sym 28120 pwm_connectorDB[11]
.sym 28121 pwm_connectorDB[10]
.sym 28124 $false
.sym 28125 $false
.sym 28126 $false
.sym 28127 pwm_connectorDB[20]
.sym 28130 soc.cpu.mem_wdata[10]
.sym 28131 $false
.sym 28132 $false
.sym 28133 $false
.sym 28134 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42336
.sym 28135 clk_16mhz$2$2
.sym 28136 $false
.sym 28139 soc.cpu.instr_lbu
.sym 28144 soc.cpu.pcpi_insn[30]
.sym 28211 $false
.sym 28212 $false
.sym 28213 $false
.sym 28214 pwm_connectorDB[21]
.sym 28217 $false
.sym 28218 $false
.sym 28219 $false
.sym 28220 pwm_connectorDB[17]
.sym 28223 $false
.sym 28224 $false
.sym 28225 $false
.sym 28226 pwm_connectorDB[22]
.sym 28229 $false
.sym 28230 $false
.sym 28231 $false
.sym 28232 pwm_connectorDB[19]
.sym 28235 soc.cpu.mem_rdata_q[13]
.sym 28236 soc.cpu.is_alu_reg_imm
.sym 28237 soc.cpu.mem_rdata_q[12]
.sym 28238 soc.cpu.mem_rdata_q[14]
.sym 28253 soc.cpu.mem_rdata_q[12]
.sym 28254 soc.cpu.is_alu_reg_imm
.sym 28255 soc.cpu.mem_rdata_q[13]
.sym 28256 soc.cpu.mem_rdata_q[14]
.sym 28257 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391
.sym 28258 clk_16mhz$2$2
.sym 28259 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 28260 soc.cpu.instr_beq
.sym 28264 soc.cpu.instr_bgeu
.sym 28265 soc.cpu.instr_add
.sym 28266 soc.cpu.instr_sltu
.sym 28267 soc.cpu.instr_bne
.sym 28346 $abc$72829$auto$alumacc.cc:491:replace_alu$7562[31]
.sym 28347 pwmDB.state
.sym 28348 $abc$72829$new_n6409_
.sym 28349 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7588_new_inv_
.sym 28352 $false
.sym 28353 $false
.sym 28354 pwmDB.count_temp[8]
.sym 28355 $abc$72829$techmap\pwmDB.$2\state[0:0]_new_inv_
.sym 28358 $false
.sym 28359 $false
.sym 28360 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7588_new_inv_
.sym 28361 pwmDB.state
.sym 28364 $false
.sym 28365 $false
.sym 28366 pwmDB.count_temp[8]
.sym 28367 $abc$72829$techmap\pwmDB.$2\state[0:0]_new_inv_
.sym 28376 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45620[1]_new_
.sym 28377 $abc$72829$auto$alumacc.cc:491:replace_alu$7573[31]
.sym 28378 pwmDB.pwm_counter
.sym 28379 $abc$72829$new_n6408_
.sym 28380 $true
.sym 28381 clk_16mhz$2$2
.sym 28382 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 28386 pwmDB.counterI[0]
.sym 28419 $true
.sym 28456 pwmDB.counterI[0]$2
.sym 28457 $false
.sym 28458 pwmDB.counterI[0]
.sym 28459 $false
.sym 28460 $false
.sym 28462 $auto$alumacc.cc:474:replace_alu$7616.C[2]
.sym 28464 $false
.sym 28465 pwmDB.counterI[1]
.sym 28468 $auto$alumacc.cc:474:replace_alu$7616.C[3]
.sym 28469 pwmDB.counterI[6]
.sym 28470 $false
.sym 28471 pwmDB.counterI[2]
.sym 28472 $auto$alumacc.cc:474:replace_alu$7616.C[2]
.sym 28474 $auto$alumacc.cc:474:replace_alu$7616.C[4]
.sym 28475 pwmDB.counterI[6]
.sym 28476 $false
.sym 28477 pwmDB.counterI[3]
.sym 28478 $auto$alumacc.cc:474:replace_alu$7616.C[3]
.sym 28480 $auto$alumacc.cc:474:replace_alu$7616.C[5]
.sym 28481 pwmDB.counterI[6]
.sym 28482 $false
.sym 28483 pwmDB.counterI[4]
.sym 28484 $auto$alumacc.cc:474:replace_alu$7616.C[4]
.sym 28486 $auto$alumacc.cc:474:replace_alu$7616.C[6]
.sym 28487 pwmDB.counterI[6]
.sym 28488 $false
.sym 28489 pwmDB.counterI[5]
.sym 28490 $auto$alumacc.cc:474:replace_alu$7616.C[5]
.sym 28493 $false
.sym 28494 $false
.sym 28495 pwmDB.counterI[6]
.sym 28496 $auto$alumacc.cc:474:replace_alu$7616.C[6]
.sym 28499 pwmDB.counterI[6]
.sym 28500 $false
.sym 28501 pwmDB.counterI[1]
.sym 28502 pwmDB.counterI[0]
.sym 28503 $true
.sym 28504 clk_16mhz$2$2
.sym 28505 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 28551 $true$2
.sym 28681 $false
.sym 28682 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 28683 clock.counterO[3]
.sym 28684 encoderL.encoderCount[3]
.sym 28687 $false
.sym 28688 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 28689 clock.counterO[6]
.sym 28690 encoderL.encoderCount[6]
.sym 28693 $false
.sym 28694 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 28695 clock.counterO[2]
.sym 28696 encoderL.encoderCount[2]
.sym 28699 $false
.sym 28700 encoderL.encoderCount[6]
.sym 28701 $false
.sym 28702 $auto$alumacc.cc:474:replace_alu$7604.C[6]
.sym 28711 $false
.sym 28712 encoderL.encoderCount[4]
.sym 28713 $false
.sym 28714 $auto$alumacc.cc:474:replace_alu$7604.C[4]
.sym 28717 $false
.sym 28718 $false
.sym 28719 $false
.sym 28720 soc.cpu.reg_op2[3]
.sym 28723 soc.cpu.mem_wdata[0]
.sym 28724 $false
.sym 28725 $false
.sym 28726 $false
.sym 28727 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173
.sym 28728 clk_16mhz$2$2
.sym 28729 $false
.sym 28806 $true
.sym 28843 encoderL.encoderCount[0]$3
.sym 28844 $false
.sym 28845 encoderL.encoderCount[0]
.sym 28846 $false
.sym 28847 $false
.sym 28849 $auto$alumacc.cc:474:replace_alu$7604.C[2]$2
.sym 28851 encoderL.encoderCount[1]
.sym 28852 $true$2
.sym 28855 $auto$alumacc.cc:474:replace_alu$7604.C[3]$2
.sym 28857 encoderL.encoderCount[2]
.sym 28858 $true$2
.sym 28859 $auto$alumacc.cc:474:replace_alu$7604.C[2]$2
.sym 28861 $auto$alumacc.cc:474:replace_alu$7604.C[4]$2
.sym 28863 encoderL.encoderCount[3]
.sym 28864 $true$2
.sym 28865 $auto$alumacc.cc:474:replace_alu$7604.C[3]$2
.sym 28867 $auto$alumacc.cc:474:replace_alu$7604.C[5]$2
.sym 28869 encoderL.encoderCount[4]
.sym 28870 $true$2
.sym 28871 $auto$alumacc.cc:474:replace_alu$7604.C[4]$2
.sym 28873 $auto$alumacc.cc:474:replace_alu$7604.C[6]$2
.sym 28875 encoderL.encoderCount[5]
.sym 28876 $true$2
.sym 28877 $auto$alumacc.cc:474:replace_alu$7604.C[5]$2
.sym 28879 $auto$alumacc.cc:474:replace_alu$7604.C[7]$2
.sym 28881 encoderL.encoderCount[6]
.sym 28882 $true$2
.sym 28883 $auto$alumacc.cc:474:replace_alu$7604.C[6]$2
.sym 28885 $auto$alumacc.cc:474:replace_alu$7604.C[8]$2
.sym 28887 encoderL.encoderCount[7]
.sym 28888 $true$2
.sym 28889 $auto$alumacc.cc:474:replace_alu$7604.C[7]$2
.sym 28929 $auto$alumacc.cc:474:replace_alu$7604.C[8]$2
.sym 28966 $auto$alumacc.cc:474:replace_alu$7604.C[9]$2
.sym 28968 encoderL.encoderCount[8]
.sym 28969 $true$2
.sym 28970 $auto$alumacc.cc:474:replace_alu$7604.C[8]$2
.sym 28972 $auto$alumacc.cc:474:replace_alu$7604.C[10]$2
.sym 28974 encoderL.encoderCount[9]
.sym 28975 $true$2
.sym 28976 $auto$alumacc.cc:474:replace_alu$7604.C[9]$2
.sym 28978 $auto$alumacc.cc:474:replace_alu$7604.C[11]$2
.sym 28980 encoderL.encoderCount[10]
.sym 28981 $true$2
.sym 28982 $auto$alumacc.cc:474:replace_alu$7604.C[10]$2
.sym 28984 $auto$alumacc.cc:474:replace_alu$7604.C[12]$2
.sym 28986 encoderL.encoderCount[11]
.sym 28987 $true$2
.sym 28988 $auto$alumacc.cc:474:replace_alu$7604.C[11]$2
.sym 28990 $auto$alumacc.cc:474:replace_alu$7604.C[13]$2
.sym 28992 encoderL.encoderCount[12]
.sym 28993 $true$2
.sym 28994 $auto$alumacc.cc:474:replace_alu$7604.C[12]$2
.sym 28996 $auto$alumacc.cc:474:replace_alu$7604.C[14]$2
.sym 28998 encoderL.encoderCount[13]
.sym 28999 $true$2
.sym 29000 $auto$alumacc.cc:474:replace_alu$7604.C[13]$2
.sym 29002 $auto$alumacc.cc:474:replace_alu$7604.C[15]$2
.sym 29004 encoderL.encoderCount[14]
.sym 29005 $true$2
.sym 29006 $auto$alumacc.cc:474:replace_alu$7604.C[14]$2
.sym 29008 $auto$alumacc.cc:474:replace_alu$7604.C[16]$2
.sym 29010 encoderL.encoderCount[15]
.sym 29011 $true$2
.sym 29012 $auto$alumacc.cc:474:replace_alu$7604.C[15]$2
.sym 29052 $auto$alumacc.cc:474:replace_alu$7604.C[16]$2
.sym 29089 $auto$alumacc.cc:474:replace_alu$7604.C[17]$2
.sym 29091 encoderL.encoderCount[16]
.sym 29092 $true$2
.sym 29093 $auto$alumacc.cc:474:replace_alu$7604.C[16]$2
.sym 29095 $auto$alumacc.cc:474:replace_alu$7604.C[18]$2
.sym 29097 encoderL.encoderCount[17]
.sym 29098 $true$2
.sym 29099 $auto$alumacc.cc:474:replace_alu$7604.C[17]$2
.sym 29101 $auto$alumacc.cc:474:replace_alu$7604.C[19]$2
.sym 29103 encoderL.encoderCount[18]
.sym 29104 $true$2
.sym 29105 $auto$alumacc.cc:474:replace_alu$7604.C[18]$2
.sym 29107 $auto$alumacc.cc:474:replace_alu$7604.C[20]$2
.sym 29109 encoderL.encoderCount[19]
.sym 29110 $true$2
.sym 29111 $auto$alumacc.cc:474:replace_alu$7604.C[19]$2
.sym 29113 $auto$alumacc.cc:474:replace_alu$7604.C[21]$2
.sym 29115 encoderL.encoderCount[20]
.sym 29116 $true$2
.sym 29117 $auto$alumacc.cc:474:replace_alu$7604.C[20]$2
.sym 29119 $auto$alumacc.cc:474:replace_alu$7604.C[22]$2
.sym 29121 encoderL.encoderCount[21]
.sym 29122 $true$2
.sym 29123 $auto$alumacc.cc:474:replace_alu$7604.C[21]$2
.sym 29125 $auto$alumacc.cc:474:replace_alu$7604.C[23]$2
.sym 29127 encoderL.encoderCount[22]
.sym 29128 $true$2
.sym 29129 $auto$alumacc.cc:474:replace_alu$7604.C[22]$2
.sym 29131 $auto$alumacc.cc:474:replace_alu$7604.C[24]$2
.sym 29133 encoderL.encoderCount[23]
.sym 29134 $true$2
.sym 29135 $auto$alumacc.cc:474:replace_alu$7604.C[23]$2
.sym 29175 $auto$alumacc.cc:474:replace_alu$7604.C[24]$2
.sym 29212 $auto$alumacc.cc:474:replace_alu$7604.C[25]$2
.sym 29214 encoderL.encoderCount[24]
.sym 29215 $true$2
.sym 29216 $auto$alumacc.cc:474:replace_alu$7604.C[24]$2
.sym 29218 $auto$alumacc.cc:474:replace_alu$7604.C[26]$2
.sym 29220 encoderL.encoderCount[25]
.sym 29221 $true$2
.sym 29222 $auto$alumacc.cc:474:replace_alu$7604.C[25]$2
.sym 29224 $auto$alumacc.cc:474:replace_alu$7604.C[27]$2
.sym 29226 encoderL.encoderCount[26]
.sym 29227 $true$2
.sym 29228 $auto$alumacc.cc:474:replace_alu$7604.C[26]$2
.sym 29230 $auto$alumacc.cc:474:replace_alu$7604.C[28]$2
.sym 29232 encoderL.encoderCount[27]
.sym 29233 $true$2
.sym 29234 $auto$alumacc.cc:474:replace_alu$7604.C[27]$2
.sym 29236 $auto$alumacc.cc:474:replace_alu$7604.C[29]$2
.sym 29238 encoderL.encoderCount[28]
.sym 29239 $true$2
.sym 29240 $auto$alumacc.cc:474:replace_alu$7604.C[28]$2
.sym 29242 $auto$alumacc.cc:474:replace_alu$7604.C[30]$2
.sym 29244 encoderL.encoderCount[29]
.sym 29245 $true$2
.sym 29246 $auto$alumacc.cc:474:replace_alu$7604.C[29]$2
.sym 29248 $auto$alumacc.cc:474:replace_alu$7604.C[31]$2
.sym 29250 encoderL.encoderCount[30]
.sym 29251 $true$2
.sym 29252 $auto$alumacc.cc:474:replace_alu$7604.C[30]$2
.sym 29258 $auto$alumacc.cc:474:replace_alu$7604.C[31]$2
.sym 29336 $false
.sym 29337 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 29338 clock.counterO[9]
.sym 29339 encoderL.encoderCount[9]
.sym 29342 $false
.sym 29343 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 29344 clock.counterO[16]
.sym 29345 encoderL.encoderCount[16]
.sym 29348 $false
.sym 29349 writeEncoderI
.sym 29350 encoderL.encoderCount[30]
.sym 29351 encoderDataI[30]
.sym 29354 $false
.sym 29355 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 29356 clock.counterO[24]
.sym 29357 encoderL.encoderCount[24]
.sym 29360 $false
.sym 29361 encoderL.encoderCount[8]
.sym 29362 $false
.sym 29363 $auto$alumacc.cc:474:replace_alu$7604.C[8]
.sym 29366 $false
.sym 29367 encoderL.encoderCount[30]
.sym 29368 $false
.sym 29369 $auto$alumacc.cc:474:replace_alu$7604.C[30]
.sym 29372 $false
.sym 29373 encoderL.encoderCount[19]
.sym 29374 $false
.sym 29375 $auto$alumacc.cc:474:replace_alu$7604.C[19]
.sym 29378 $false
.sym 29379 encoderL.encoderCounter[1]
.sym 29380 $abc$72829$techmap\encoderL.$procmux$2678_Y[30]_new_inv_
.sym 29381 $abc$72829$techmap\encoderL.$procmux$2675_Y[30]_new_inv_
.sym 29382 $true
.sym 29383 clk_16mhz$2$2
.sym 29384 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 29389 soc.memory.rdata[27]
.sym 29459 $false
.sym 29460 $false
.sym 29461 $false
.sym 29462 soc.cpu.reg_op2[29]
.sym 29465 $false
.sym 29466 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 29467 soc.cpu.reg_op2[18]
.sym 29468 soc.cpu.reg_op2[2]
.sym 29471 soc.cpu.mem_la_wdata[9]
.sym 29472 $false
.sym 29473 $false
.sym 29474 $false
.sym 29477 soc.cpu.mem_la_wdata[13]
.sym 29478 $false
.sym 29479 $false
.sym 29480 $false
.sym 29483 $false
.sym 29484 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 29485 soc.cpu.mem_la_wdata[14]
.sym 29486 soc.cpu.reg_op2[30]
.sym 29489 soc.cpu.reg_op2[5]
.sym 29490 $false
.sym 29491 $false
.sym 29492 $false
.sym 29495 $false
.sym 29496 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 29497 soc.cpu.mem_la_wdata[13]
.sym 29498 soc.cpu.reg_op2[29]
.sym 29501 soc.cpu.mem_la_wdata[8]
.sym 29502 $false
.sym 29503 $false
.sym 29504 $false
.sym 29505 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 29506 clk_16mhz$2$2
.sym 29507 $false
.sym 29512 soc.memory.rdata[26]
.sym 29582 $false
.sym 29583 pinEncoderIB$2
.sym 29584 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[11]
.sym 29585 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[11]
.sym 29588 $false
.sym 29589 writeEncoderI
.sym 29590 encoderL.encoderCount[19]
.sym 29591 encoderDataI[19]
.sym 29594 $false
.sym 29595 pinEncoderIB$2
.sym 29596 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[1]
.sym 29597 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[1]
.sym 29600 $false
.sym 29601 encoderL.encoderCount[11]
.sym 29602 $false
.sym 29603 $auto$alumacc.cc:474:replace_alu$7604.C[11]
.sym 29606 $false
.sym 29607 $false
.sym 29608 encoderL.encoderCount[1]
.sym 29609 encoderL.encoderCount[0]
.sym 29612 soc.cpu.mem_wdata[25]
.sym 29613 $false
.sym 29614 $false
.sym 29615 $false
.sym 29618 soc.cpu.mem_wdata[30]
.sym 29619 $false
.sym 29620 $false
.sym 29621 $false
.sym 29624 soc.cpu.mem_wdata[26]
.sym 29625 $false
.sym 29626 $false
.sym 29627 $false
.sym 29628 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965
.sym 29629 clk_16mhz$2$2
.sym 29630 $false
.sym 29635 soc.memory.rdata[25]
.sym 29711 $false
.sym 29712 encoderL.encoderCount[27]
.sym 29713 $false
.sym 29714 $auto$alumacc.cc:474:replace_alu$7604.C[27]
.sym 29717 $false
.sym 29718 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 29719 clock.counterO[20]
.sym 29720 encoderL.encoderCount[20]
.sym 29729 $false
.sym 29730 $false
.sym 29731 iomem_rdata[1]
.sym 29732 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 29741 $false
.sym 29742 writeEncoderI
.sym 29743 encoderL.encoderCount[23]
.sym 29744 encoderDataI[23]
.sym 29747 $false
.sym 29748 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 29749 $abc$72829$procmux$6797_Y[20]_new_inv_
.sym 29750 encoderR.encoderCount[20]
.sym 29751 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 29752 clk_16mhz$2$2
.sym 29753 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 29758 soc.memory.rdata[24]
.sym 29828 soc.simpleuart.cfg_divider[10]
.sym 29829 $abc$72829$new_n4818_
.sym 29830 $abc$72829$new_n4814_
.sym 29831 soc.simpleuart.recv_buf_valid
.sym 29840 $false
.sym 29841 writeEncoderI
.sym 29842 encoderL.encoderCount[27]
.sym 29843 encoderDataI[27]
.sym 29846 soc.ram_ready
.sym 29847 soc.memory.rdata[26]
.sym 29848 $abc$72829$new_n5067_
.sym 29849 $abc$72829$new_n5257_
.sym 29852 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 29853 iomem_rdata[15]
.sym 29854 $abc$72829$new_n9403_
.sym 29855 soc.spimemio.valid
.sym 29858 $false
.sym 29859 $false
.sym 29860 iomem_rdata[5]
.sym 29861 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 29864 soc.cpu.mem_wdata[23]
.sym 29865 $false
.sym 29866 $false
.sym 29867 $false
.sym 29870 soc.cpu.mem_wdata[19]
.sym 29871 $false
.sym 29872 $false
.sym 29873 $false
.sym 29874 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701
.sym 29875 clk_16mhz$2$2
.sym 29876 $false
.sym 29881 soc.memory.rdata[13]
.sym 29951 $false
.sym 29952 $false
.sym 29953 soc.simpleuart.cfg_divider[24]
.sym 29954 $abc$72829$new_n5072_
.sym 29957 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 29958 soc.spimemio.xfer.flash_clk
.sym 29959 soc.spimemio.xfer.ibuffer[4]
.sym 29960 soc.spimemio.xfer.ibuffer[3]
.sym 29963 soc.ram_ready
.sym 29964 soc.memory.rdata[25]
.sym 29965 $abc$72829$new_n5067_
.sym 29966 $abc$72829$new_n5240_
.sym 29969 $false
.sym 29970 $abc$72829$new_n7620_
.sym 29971 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 29972 soc.spimemio.xfer.ibuffer[1]
.sym 29987 $false
.sym 29988 $false
.sym 29989 soc.simpleuart.recv_buf_valid
.sym 29990 soc.simpleuart.recv_buf_data[6]
.sym 29993 $false
.sym 29994 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 29995 $abc$72829$procmux$6797_Y[7]_new_inv_
.sym 29996 encoderR.encoderCount[7]
.sym 29997 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 29998 clk_16mhz$2$2
.sym 29999 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 30004 soc.memory.rdata[12]
.sym 30074 soc.simpleuart.cfg_divider[6]
.sym 30075 $abc$72829$new_n5072_
.sym 30076 $abc$72829$new_n5068_
.sym 30077 $abc$72829$soc.simpleuart_reg_dat_do[6]_new_inv_
.sym 30080 soc.ram_ready
.sym 30081 soc.memory.rdata[13]
.sym 30082 $abc$72829$new_n5067_
.sym 30083 $abc$72829$new_n5214_
.sym 30086 $false
.sym 30087 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67034
.sym 30088 soc.spimemio.xfer.flash_clk
.sym 30089 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 30092 soc.simpleuart.cfg_divider[8]
.sym 30093 $abc$72829$new_n4818_
.sym 30094 $abc$72829$new_n4814_
.sym 30095 soc.simpleuart.recv_buf_valid
.sym 30098 soc.cpu.pcpi_div.quotient_msk[13]
.sym 30099 soc.cpu.pcpi_div.quotient_msk[12]
.sym 30100 soc.cpu.pcpi_div.quotient_msk[11]
.sym 30101 soc.cpu.pcpi_div.quotient_msk[10]
.sym 30104 $false
.sym 30105 soc.ram_ready
.sym 30106 $abc$72829$new_n5087_
.sym 30107 soc.memory.rdata[6]
.sym 30110 $false
.sym 30111 $false
.sym 30112 $abc$72829$new_n5068_
.sym 30113 soc.simpleuart.recv_buf_valid
.sym 30116 soc.spimemio.xfer.ibuffer[3]
.sym 30117 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 30118 $abc$72829$new_n7619_
.sym 30119 $abc$72829$new_n7616_
.sym 30120 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155
.sym 30121 clk_16mhz$2$2
.sym 30122 $false
.sym 30127 soc.memory.rdata[15]
.sym 30197 soc.ram_ready
.sym 30198 soc.memory.rdata[15]
.sym 30199 $abc$72829$new_n5067_
.sym 30200 $abc$72829$new_n5193_
.sym 30203 $false
.sym 30204 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[7]_new_
.sym 30205 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 30206 soc.spimemio.xfer.ibuffer[5]
.sym 30209 $false
.sym 30210 $abc$72829$new_n7219_
.sym 30211 soc.spimemio.xfer.obuffer[7]
.sym 30212 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 30215 soc.spimemio.xfer.xfer_qspi
.sym 30216 soc.spimemio.xfer.obuffer[5]
.sym 30217 soc.spimemio.xfer.obuffer[7]
.sym 30218 soc.spimemio.xfer.xfer_dspi
.sym 30221 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 30222 soc.spimemio.xfer.flash_clk
.sym 30223 soc.spimemio.xfer.ibuffer[7]
.sym 30224 soc.spimemio.xfer.ibuffer[6]
.sym 30227 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 30228 soc.spimemio.xfer.flash_clk
.sym 30229 soc.spimemio.xfer.ibuffer[5]
.sym 30230 soc.spimemio.xfer.ibuffer[4]
.sym 30233 $false
.sym 30234 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[5]_new_
.sym 30235 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 30236 soc.spimemio.xfer.ibuffer[3]
.sym 30239 soc.cpu.mem_wdata[20]
.sym 30240 $false
.sym 30241 $false
.sym 30242 $false
.sym 30243 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529
.sym 30244 clk_16mhz$2$2
.sym 30245 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 30250 soc.memory.rdata[14]
.sym 30320 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 30321 soc.spimemio.xfer.flash_clk
.sym 30322 soc.spimemio.xfer.ibuffer[6]
.sym 30323 soc.spimemio.xfer.ibuffer[2]
.sym 30326 $false
.sym 30327 $false
.sym 30328 soc.spimemio.xfer.flash_clk
.sym 30329 $abc$72829$new_n7617_
.sym 30332 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 30333 soc.spimemio.xfer.flash_clk
.sym 30334 soc.spimemio.xfer.ibuffer[5]
.sym 30335 soc.spimemio.xfer.ibuffer[1]
.sym 30338 $false
.sym 30339 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[6]_new_
.sym 30340 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 30341 soc.spimemio.xfer.ibuffer[2]
.sym 30344 $false
.sym 30345 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[5]_new_
.sym 30346 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 30347 soc.spimemio.xfer.ibuffer[1]
.sym 30350 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 30351 soc.spimemio.xfer.ibuffer[7]
.sym 30352 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$37277_new_inv_
.sym 30353 $abc$72829$new_n7641_
.sym 30356 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 30357 soc.spimemio.xfer.ibuffer[5]
.sym 30358 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$37269_new_inv_
.sym 30359 $abc$72829$new_n7631_
.sym 30362 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 30363 soc.spimemio.xfer.ibuffer[6]
.sym 30364 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$37273_new_inv_
.sym 30365 $abc$72829$new_n7636_
.sym 30366 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155
.sym 30367 clk_16mhz$2$2
.sym 30368 $false
.sym 30373 soc.memory.rdata[31]
.sym 30443 soc.ram_ready
.sym 30444 soc.memory.rdata[14]
.sym 30445 $abc$72829$new_n5067_
.sym 30446 $abc$72829$new_n5181_
.sym 30449 $false
.sym 30450 $false
.sym 30451 $false
.sym 30452 soc.cpu.pcpi_div.quotient[0]
.sym 30455 $false
.sym 30456 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[7]_new_
.sym 30457 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 30458 soc.spimemio.xfer.obuffer[5]
.sym 30461 soc.spimemio.xfer.obuffer[3]
.sym 30462 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 30463 $abc$72829$new_n7617_
.sym 30464 soc.spimemio.xfer.flash_clk
.sym 30467 $false
.sym 30468 $false
.sym 30469 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[1]
.sym 30470 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[0]
.sym 30473 $false
.sym 30474 $abc$72829$new_n7666_
.sym 30475 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 30476 soc.spimemio.xfer.obuffer[1]
.sym 30479 $abc$72829$new_n5755_
.sym 30480 $abc$72829$new_n7165_
.sym 30481 soc.spimemio.config_ddr
.sym 30482 soc.spimemio.din_ddr
.sym 30485 $abc$72829$new_n5755_
.sym 30486 $abc$72829$new_n7165_
.sym 30487 soc.spimemio.config_qspi
.sym 30488 soc.spimemio.din_qspi
.sym 30489 $true
.sym 30490 clk_16mhz$2$2
.sym 30491 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 30496 soc.memory.rdata[30]
.sym 30566 $false
.sym 30567 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[6]_new_
.sym 30568 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 30569 soc.spimemio.xfer.ibuffer[4]
.sym 30572 $abc$72829$new_n9403_
.sym 30573 soc.spimemio.valid
.sym 30574 soc.memory.rdata[31]
.sym 30575 soc.ram_ready
.sym 30578 $abc$72829$new_n7171_
.sym 30579 $abc$72829$new_n7169_
.sym 30580 soc.spimemio.state[0]
.sym 30581 $abc$72829$new_n5735_
.sym 30584 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 30585 soc.spimemio.xfer.flash_clk
.sym 30586 soc.spimemio.xfer.ibuffer[6]
.sym 30587 soc.spimemio.xfer.ibuffer[5]
.sym 30590 soc.ram_ready
.sym 30591 soc.memory.rdata[30]
.sym 30592 $abc$72829$new_n5067_
.sym 30593 $abc$72829$new_n5187_
.sym 30596 soc.cpu.mem_addr[21]
.sym 30597 $abc$72829$new_n5755_
.sym 30598 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 30599 soc.cpu.mem_addr[5]
.sym 30602 $false
.sym 30603 $false
.sym 30604 soc.simpleuart.cfg_divider[30]
.sym 30605 $abc$72829$new_n5072_
.sym 30608 $false
.sym 30609 $abc$72829$new_n5735_
.sym 30610 soc.spimemio.din_data[7]
.sym 30611 $abc$72829$soc.spimemio.xfer.next_obuffer[7]_new_
.sym 30612 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712
.sym 30613 clk_16mhz$2$2
.sym 30614 $false
.sym 30619 soc.memory.rdata[29]
.sym 30689 $false
.sym 30690 $abc$72829$new_n5751_
.sym 30691 soc.spimemio.state[0]
.sym 30692 soc.spimemio.state[1]
.sym 30695 $false
.sym 30696 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_
.sym 30697 $abc$72829$new_n5751_
.sym 30698 $abc$72829$new_n5735_
.sym 30701 $false
.sym 30702 $abc$72829$new_n7170_
.sym 30703 $abc$72829$new_n5801_
.sym 30704 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 30707 $abc$72829$new_n7180_
.sym 30708 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23544_Y[3]_new_
.sym 30709 $abc$72829$new_n5735_
.sym 30710 $abc$72829$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_
.sym 30713 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 30714 $abc$72829$new_n5735_
.sym 30715 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23547_Y[3]_new_
.sym 30716 $abc$72829$new_n5755_
.sym 30719 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_
.sym 30720 $abc$72829$new_n5751_
.sym 30721 soc.spimemio.config_ddr
.sym 30722 soc.spimemio.config_qspi
.sym 30725 $false
.sym 30726 $false
.sym 30727 soc.simpleuart.cfg_divider[29]
.sym 30728 $abc$72829$new_n5072_
.sym 30731 $abc$72829$new_n7181_
.sym 30732 $abc$72829$new_n5751_
.sym 30733 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_
.sym 30734 $abc$72829$new_n5735_
.sym 30742 soc.memory.rdata[28]
.sym 30812 $false
.sym 30813 soc.cpu.pcpi_div.outsign
.sym 30814 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[28]
.sym 30815 soc.cpu.pcpi_div.quotient[28]
.sym 30818 soc.ram_ready
.sym 30819 $abc$72829$new_n5095_
.sym 30820 soc.spimemio.config_ddr
.sym 30821 $abc$72829$new_n4805_
.sym 30824 soc.simpleuart.cfg_divider[22]
.sym 30825 $abc$72829$new_n4818_
.sym 30826 $abc$72829$new_n4814_
.sym 30827 soc.simpleuart.recv_buf_valid
.sym 30830 $false
.sym 30831 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 30832 $abc$72829$new_n6062_
.sym 30833 soc.spimemio.valid
.sym 30836 $false
.sym 30837 $false
.sym 30838 soc.cpu.mem_wstrb[1]
.sym 30839 $abc$72829$techmap\soc.$0\ram_ready[0:0]
.sym 30842 $false
.sym 30843 $false
.sym 30844 $abc$72829$new_n6062_
.sym 30845 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 30848 soc.ram_ready
.sym 30849 soc.memory.rdata[28]
.sym 30850 $abc$72829$new_n5067_
.sym 30851 $abc$72829$new_n5081_
.sym 30854 soc.spimemio.xfer.ibuffer[6]
.sym 30855 $false
.sym 30856 $false
.sym 30857 $false
.sym 30858 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400
.sym 30859 clk_16mhz$2$2
.sym 30860 $false
.sym 30865 soc.memory.rdata[21]
.sym 30935 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 30936 $abc$72829$new_n9411_
.sym 30937 soc.spimemio.valid
.sym 30938 soc.spimemio.rdata[16]
.sym 30941 soc.ram_ready
.sym 30942 $abc$72829$new_n5153_
.sym 30943 soc.spimemio.config_dummy[3]
.sym 30944 $abc$72829$new_n4805_
.sym 30947 soc.simpleuart.cfg_divider[19]
.sym 30948 $abc$72829$new_n4818_
.sym 30949 $abc$72829$new_n4814_
.sym 30950 soc.simpleuart.recv_buf_valid
.sym 30953 soc.ram_ready
.sym 30954 $abc$72829$new_n5119_
.sym 30955 soc.spimemio.config_cont
.sym 30956 $abc$72829$new_n4805_
.sym 30959 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 30960 $abc$72829$new_n9411_
.sym 30961 soc.spimemio.valid
.sym 30962 soc.spimemio.rdata[20]
.sym 30965 soc.spimemio.buffer[22]
.sym 30966 $false
.sym 30967 $false
.sym 30968 $false
.sym 30971 soc.spimemio.buffer[19]
.sym 30972 $false
.sym 30973 $false
.sym 30974 $false
.sym 30977 soc.spimemio.buffer[16]
.sym 30978 $false
.sym 30979 $false
.sym 30980 $false
.sym 30981 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 30982 clk_16mhz$2$2
.sym 30983 $false
.sym 30988 soc.memory.rdata[20]
.sym 31058 $abc$72829$new_n9403_
.sym 31059 soc.spimemio.valid
.sym 31060 soc.memory.rdata[19]
.sym 31061 soc.ram_ready
.sym 31064 $false
.sym 31065 $false
.sym 31066 resetn$2
.sym 31067 $abc$72829$new_n5826_
.sym 31070 soc.simpleuart.cfg_divider[20]
.sym 31071 $abc$72829$new_n4818_
.sym 31072 $abc$72829$new_n4814_
.sym 31073 soc.simpleuart.recv_buf_valid
.sym 31076 $false
.sym 31077 $abc$72829$new_n4814_
.sym 31078 soc.cpu.mem_wstrb[0]
.sym 31079 $abc$72829$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.sym 31088 $false
.sym 31089 $false
.sym 31090 soc.cpu.mem_wstrb[2]
.sym 31091 $abc$72829$techmap\soc.$0\ram_ready[0:0]
.sym 31094 $false
.sym 31095 resetn$2
.sym 31096 soc.cpu.mem_wstrb[3]
.sym 31097 $abc$72829$new_n4818_
.sym 31100 soc.cpu.mem_wdata[10]
.sym 31101 $false
.sym 31102 $false
.sym 31103 $false
.sym 31104 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168
.sym 31105 clk_16mhz$2$2
.sym 31106 $false
.sym 31111 soc.memory.rdata[19]
.sym 31187 $false
.sym 31188 $false
.sym 31189 soc.cpu.mem_rdata_q[12]
.sym 31190 soc.cpu.mem_rdata_q[13]
.sym 31205 soc.cpu.mem_wdata[18]
.sym 31206 $false
.sym 31207 $false
.sym 31208 $false
.sym 31211 soc.cpu.mem_wdata[16]
.sym 31212 $false
.sym 31213 $false
.sym 31214 $false
.sym 31217 soc.cpu.mem_wdata[17]
.sym 31218 $false
.sym 31219 $false
.sym 31220 $false
.sym 31227 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529
.sym 31228 clk_16mhz$2$2
.sym 31229 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 31234 soc.memory.rdata[18]
.sym 31304 $false
.sym 31305 soc.cpu.mem_addr[24]
.sym 31306 $abc$72829$new_n4780_
.sym 31307 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_
.sym 31310 $false
.sym 31311 $false
.sym 31312 soc.cpu.cpu_state[3]
.sym 31313 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 31322 $false
.sym 31323 $false
.sym 31324 soc.cpu.mem_wordsize[1]
.sym 31325 soc.cpu.mem_wordsize[0]
.sym 31334 $false
.sym 31335 $abc$72829$new_n5059_
.sym 31336 soc.cpu.cpu_state[0]
.sym 31337 $abc$72829$new_n4963_
.sym 31346 $abc$72829$new_n4941_
.sym 31347 $abc$72829$new_n4978_
.sym 31348 $abc$72829$new_n4963_
.sym 31349 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 31350 $true
.sym 31351 clk_16mhz$2$2
.sym 31352 $false
.sym 31357 soc.memory.rdata[23]
.sym 31427 soc.cpu.cpu_state[4]
.sym 31428 $abc$72829$new_n4963_
.sym 31429 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 31430 soc.cpu.mem_do_prefetch
.sym 31433 $false
.sym 31434 $false
.sym 31435 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 31436 $abc$72829$new_n5042_
.sym 31439 $false
.sym 31440 $false
.sym 31441 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 31442 $abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_
.sym 31445 $false
.sym 31446 soc.cpu.is_alu_reg_imm
.sym 31447 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 31448 soc.cpu.instr_jalr
.sym 31451 $false
.sym 31452 $false
.sym 31453 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 31454 $abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_
.sym 31469 $false
.sym 31470 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 31471 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 31472 soc.cpu.mem_rdata_q[14]
.sym 31473 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 31474 clk_16mhz$2$2
.sym 31475 $false
.sym 31480 soc.memory.rdata[22]
.sym 31550 $false
.sym 31551 $false
.sym 31552 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0]
.sym 31553 $abc$72829$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 31556 soc.cpu.mem_wordsize[1]
.sym 31557 soc.cpu.mem_wordsize[0]
.sym 31558 soc.cpu.reg_op1[0]
.sym 31559 soc.cpu.reg_op1[1]
.sym 31562 $false
.sym 31563 soc.cpu.mem_do_wdata
.sym 31564 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 31565 soc.cpu.mem_do_prefetch
.sym 31568 $false
.sym 31569 $false
.sym 31570 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7796_new_
.sym 31571 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7764_new_
.sym 31580 $false
.sym 31581 $false
.sym 31582 resetn$2
.sym 31583 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 31586 $false
.sym 31587 $false
.sym 31588 soc.cpu.cpu_state[3]
.sym 31589 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 31592 $abc$72829$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 31593 $false
.sym 31594 $false
.sym 31595 $false
.sym 31596 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49999
.sym 31597 clk_16mhz$2$2
.sym 31598 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 31603 soc.memory.rdata[17]
.sym 31635 $true
.sym 31672 soc.simpleuart.recv_state[0]$2
.sym 31673 $false
.sym 31674 soc.simpleuart.recv_state[0]
.sym 31675 $false
.sym 31676 $false
.sym 31678 $auto$alumacc.cc:474:replace_alu$7732.C[2]
.sym 31680 $false
.sym 31681 soc.simpleuart.recv_state[1]
.sym 31684 $auto$alumacc.cc:474:replace_alu$7732.C[3]$2
.sym 31685 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$57887[1]_new_
.sym 31686 $false
.sym 31687 soc.simpleuart.recv_state[2]
.sym 31688 $auto$alumacc.cc:474:replace_alu$7732.C[2]
.sym 31694 $auto$alumacc.cc:474:replace_alu$7732.C[3]$2
.sym 31719 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57873
.sym 31720 clk_16mhz$2$2
.sym 31721 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 31726 soc.memory.rdata[16]
.sym 31796 $false
.sym 31797 soc.cpu.mem_do_rdata
.sym 31798 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 31799 soc.cpu.mem_do_prefetch
.sym 31802 $abc$72829$new_n6175_
.sym 31803 $abc$72829$new_n6174_
.sym 31804 soc.cpu.mem_rdata_q[30]
.sym 31805 soc.cpu.mem_rdata_q[29]
.sym 31808 soc.cpu.cpu_state[5]
.sym 31809 $abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 31810 soc.cpu.cpu_state[4]
.sym 31811 $abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 31814 soc.cpu.mem_rdata_q[30]
.sym 31815 $abc$72829$new_n6174_
.sym 31816 $abc$72829$new_n6175_
.sym 31817 soc.cpu.mem_rdata_q[29]
.sym 31820 soc.cpu.mem_rdata_q[31]
.sym 31821 $false
.sym 31822 $false
.sym 31823 $false
.sym 31826 soc.cpu.mem_rdata_q[13]
.sym 31827 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 31828 soc.cpu.mem_rdata_q[12]
.sym 31829 soc.cpu.mem_rdata_q[14]
.sym 31832 $false
.sym 31833 soc.cpu.mem_rdata_q[14]
.sym 31834 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 31835 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 31838 soc.cpu.mem_rdata_q[14]
.sym 31839 soc.cpu.is_alu_reg_imm
.sym 31840 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 31841 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 31842 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 31843 clk_16mhz$2$2
.sym 31844 $false
.sym 31931 soc.cpu.pcpi_insn[31]
.sym 31932 soc.cpu.pcpi_insn[30]
.sym 31933 soc.cpu.pcpi_insn[29]
.sym 31934 soc.cpu.pcpi_insn[28]
.sym 31937 $abc$72829$new_n4957_
.sym 31938 $abc$72829$new_n4954_
.sym 31939 $abc$72829$new_n4951_
.sym 31940 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 31943 $false
.sym 31944 $abc$72829$new_n4946_
.sym 31945 soc.cpu.instr_xori
.sym 31946 soc.cpu.instr_ori
.sym 31949 resetn$2
.sym 31950 soc.cpu.cpu_state[4]
.sym 31951 soc.cpu.cpu_state[5]
.sym 31952 soc.cpu.cpu_state[1]
.sym 31961 $false
.sym 31962 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 31963 $abc$72829$new_n6831_
.sym 31964 soc.cpu.instr_slt
.sym 31965 $true
.sym 31966 clk_16mhz$2$2
.sym 31967 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 32042 $abc$72829$new_n5659_
.sym 32043 soc.cpu.cpu_state[4]
.sym 32044 $abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 32045 soc.cpu.instr_sh
.sym 32048 soc.cpu.cpu_state[4]
.sym 32049 $abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 32050 soc.cpu.instr_sh
.sym 32051 soc.cpu.instr_sw
.sym 32054 soc.cpu.mem_rdata_q[13]
.sym 32055 $abc$72829$new_n6211_
.sym 32056 soc.cpu.mem_rdata_q[12]
.sym 32057 soc.cpu.mem_rdata_q[14]
.sym 32060 $false
.sym 32061 $false
.sym 32062 soc.cpu.is_alu_reg_imm
.sym 32063 $abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_
.sym 32066 soc.cpu.is_alu_reg_imm
.sym 32067 soc.cpu.mem_rdata_q[14]
.sym 32068 soc.cpu.mem_rdata_q[13]
.sym 32069 soc.cpu.mem_rdata_q[12]
.sym 32072 $abc$72829$new_n6211_
.sym 32073 soc.cpu.mem_rdata_q[14]
.sym 32074 soc.cpu.mem_rdata_q[12]
.sym 32075 soc.cpu.mem_rdata_q[13]
.sym 32078 soc.cpu.is_alu_reg_imm
.sym 32079 soc.cpu.mem_rdata_q[14]
.sym 32080 soc.cpu.mem_rdata_q[12]
.sym 32081 soc.cpu.mem_rdata_q[13]
.sym 32084 $false
.sym 32085 soc.cpu.mem_rdata_q[14]
.sym 32086 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 32087 $abc$72829$new_n6211_
.sym 32088 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391
.sym 32089 clk_16mhz$2$2
.sym 32090 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 32177 $abc$72829$new_n5654_
.sym 32178 $abc$72829$new_n5656_
.sym 32179 $abc$72829$new_n5526_
.sym 32180 soc.cpu.mem_wordsize[1]
.sym 32189 $false
.sym 32190 $abc$72829$new_n5658_
.sym 32191 soc.cpu.mem_wordsize[0]
.sym 32192 $abc$72829$new_n5526_
.sym 32211 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50164
.sym 32212 clk_16mhz$2$2
.sym 32213 $false
.sym 32300 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 32301 soc.cpu.mem_rdata_q[14]
.sym 32302 soc.cpu.mem_rdata_q[12]
.sym 32303 soc.cpu.mem_rdata_q[13]
.sym 32330 soc.cpu.mem_rdata_q[30]
.sym 32331 $false
.sym 32332 $false
.sym 32333 $false
.sym 32334 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 32335 clk_16mhz$2$2
.sym 32336 $false
.sym 32411 $false
.sym 32412 $false
.sym 32413 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32414 $abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_
.sym 32435 soc.cpu.mem_rdata_q[12]
.sym 32436 soc.cpu.mem_rdata_q[14]
.sym 32437 soc.cpu.mem_rdata_q[13]
.sym 32438 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32441 $false
.sym 32442 $false
.sym 32443 $abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_
.sym 32444 $abc$72829$new_n6211_
.sym 32447 soc.cpu.mem_rdata_q[12]
.sym 32448 $abc$72829$new_n6211_
.sym 32449 soc.cpu.mem_rdata_q[13]
.sym 32450 soc.cpu.mem_rdata_q[14]
.sym 32453 $false
.sym 32454 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 32455 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32456 soc.cpu.mem_rdata_q[14]
.sym 32457 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391
.sym 32458 clk_16mhz$2$2
.sym 32459 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 32552 $false
.sym 32553 $false
.sym 32554 pwmDB.counterI[0]
.sym 32555 pwmDB.counterI[6]
.sym 32580 $true
.sym 32581 clk_16mhz$2$2
.sym 32582 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 32683 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[7]
.sym 32684 $abc$72829$techmap\encoderL.$procmux$2678_Y[13]_new_inv_
.sym 32685 $abc$72829$techmap\encoderL.$procmux$2678_Y[7]_new_inv_
.sym 32686 $abc$72829$techmap\encoderL.$procmux$2678_Y[4]_new_inv_
.sym 32687 $abc$72829$techmap\encoderL.$procmux$2678_Y[3]_new_inv_
.sym 32688 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[3]
.sym 32689 encoderL.encoderCount[31]
.sym 32690 encoderL.encoderCount[7]
.sym 32761 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[2]
.sym 32762 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[3]
.sym 32763 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[4]
.sym 32764 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[5]
.sym 32765 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[6]
.sym 32766 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[7]
.sym 32897 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[8]
.sym 32898 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[9]
.sym 32899 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[10]
.sym 32900 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[11]
.sym 32901 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[12]
.sym 32902 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[13]
.sym 32903 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[14]
.sym 32904 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[15]
.sym 32999 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[16]
.sym 33000 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[17]
.sym 33001 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[18]
.sym 33002 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[19]
.sym 33003 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[20]
.sym 33004 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[21]
.sym 33005 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[22]
.sym 33006 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[23]
.sym 33101 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[24]
.sym 33102 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[25]
.sym 33103 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[26]
.sym 33104 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[27]
.sym 33105 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[28]
.sym 33106 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[29]
.sym 33107 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[30]
.sym 33108 $abc$72829$techmap\encoderL.$procmux$2678_Y[31]_new_inv_
.sym 33203 $abc$72829$techmap\encoderL.$procmux$2678_Y[8]_new_inv_
.sym 33204 $abc$72829$techmap\encoderL.$procmux$2678_Y[30]_new_inv_
.sym 33205 $abc$72829$techmap\encoderL.$procmux$2678_Y[20]_new_inv_
.sym 33206 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[20]
.sym 33207 $abc$72829$techmap\encoderL.$procmux$2678_Y[19]_new_inv_
.sym 33208 soc.simpleuart.cfg_divider[8]
.sym 33209 soc.simpleuart.cfg_divider[14]
.sym 33210 soc.simpleuart.cfg_divider[10]
.sym 33305 $abc$72829$procmux$6797_Y[11]_new_inv_
.sym 33306 $abc$72829$procmux$6797_Y[19]_new_inv_
.sym 33307 $abc$72829$techmap\encoderL.$procmux$2675_Y[11]_new_inv_
.sym 33308 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[29]
.sym 33309 $abc$72829$auto$alumacc.cc:474:replace_alu$7411.BB[7]
.sym 33310 $abc$72829$techmap\encoderL.$procmux$2678_Y[29]_new_inv_
.sym 33311 $abc$72829$procmux$6797_Y[0]_new_inv_
.sym 33312 iomem_rdata[16]
.sym 33407 $abc$72829$techmap\encoderL.$procmux$2675_Y[1]_new_inv_
.sym 33408 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[1]
.sym 33409 encoderL.encoderCount[29]
.sym 33410 encoderL.encoderCount[1]
.sym 33411 encoderL.encoderCount[11]
.sym 33412 encoderL.encoderCount[19]
.sym 33413 encoderL.encoderCount[20]
.sym 33414 encoderL.encoderCount[23]
.sym 33415 $undef
.sym 33416 $undef
.sym 33417 $undef
.sym 33418 $undef
.sym 33419 $undef
.sym 33420 $undef
.sym 33421 $undef
.sym 33422 $undef
.sym 33423 soc.cpu.mem_addr[2]
.sym 33424 soc.cpu.mem_addr[3]
.sym 33425 soc.cpu.mem_addr[12]
.sym 33426 soc.cpu.mem_addr[4]
.sym 33427 soc.cpu.mem_addr[5]
.sym 33428 soc.cpu.mem_addr[6]
.sym 33429 soc.cpu.mem_addr[7]
.sym 33430 soc.cpu.mem_addr[8]
.sym 33431 soc.cpu.mem_addr[9]
.sym 33432 soc.cpu.mem_addr[10]
.sym 33433 soc.cpu.mem_addr[11]
.sym 33434 clk_16mhz$2$2
.sym 33435 $true
.sym 33436 $true$2
.sym 33437 $undef
.sym 33438 soc.cpu.mem_wdata[27]
.sym 33439 $undef
.sym 33440 $undef
.sym 33441 $undef
.sym 33442 $undef
.sym 33443 $undef
.sym 33444 $undef
.sym 33509 $abc$72829$techmap\encoderL.$procmux$2678_Y[27]_new_inv_
.sym 33512 $abc$72829$techmap\encoderL.$procmux$2675_Y[20]_new_inv_
.sym 33513 encoderDataI[20]
.sym 33517 $undef
.sym 33518 $undef
.sym 33519 $undef
.sym 33520 $undef
.sym 33521 $undef
.sym 33522 $undef
.sym 33523 $undef
.sym 33524 $undef
.sym 33525 soc.cpu.mem_addr[2]
.sym 33526 soc.cpu.mem_addr[3]
.sym 33527 soc.cpu.mem_addr[12]
.sym 33528 soc.cpu.mem_addr[4]
.sym 33529 soc.cpu.mem_addr[5]
.sym 33530 soc.cpu.mem_addr[6]
.sym 33531 soc.cpu.mem_addr[7]
.sym 33532 soc.cpu.mem_addr[8]
.sym 33533 soc.cpu.mem_addr[9]
.sym 33534 soc.cpu.mem_addr[10]
.sym 33535 soc.cpu.mem_addr[11]
.sym 33536 clk_16mhz$2$2
.sym 33537 soc.memory.wen[3]
.sym 33538 $undef
.sym 33539 $undef
.sym 33540 $undef
.sym 33541 soc.cpu.mem_wdata[26]
.sym 33542 $undef
.sym 33543 $undef
.sym 33544 $undef
.sym 33545 $undef
.sym 33546 $true$2
.sym 33611 $abc$72829$new_n5155_
.sym 33612 $abc$72829$new_n5257_
.sym 33614 $abc$72829$new_n5249_
.sym 33615 $abc$72829$new_n5248_
.sym 33616 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[27]_new_inv_
.sym 33617 soc.spimemio.softreset
.sym 33619 $undef
.sym 33620 $undef
.sym 33621 $undef
.sym 33622 $undef
.sym 33623 $undef
.sym 33624 $undef
.sym 33625 $undef
.sym 33626 $undef
.sym 33627 soc.cpu.mem_addr[2]
.sym 33628 soc.cpu.mem_addr[3]
.sym 33629 soc.cpu.mem_addr[12]
.sym 33630 soc.cpu.mem_addr[4]
.sym 33631 soc.cpu.mem_addr[5]
.sym 33632 soc.cpu.mem_addr[6]
.sym 33633 soc.cpu.mem_addr[7]
.sym 33634 soc.cpu.mem_addr[8]
.sym 33635 soc.cpu.mem_addr[9]
.sym 33636 soc.cpu.mem_addr[10]
.sym 33637 soc.cpu.mem_addr[11]
.sym 33638 clk_16mhz$2$2
.sym 33639 $true
.sym 33640 $true$2
.sym 33641 $undef
.sym 33642 soc.cpu.mem_wdata[25]
.sym 33643 $undef
.sym 33644 $undef
.sym 33645 $undef
.sym 33646 $undef
.sym 33647 $undef
.sym 33648 $undef
.sym 33713 $abc$72829$new_n7621_
.sym 33714 $abc$72829$new_n5230_
.sym 33715 $abc$72829$new_n7620_
.sym 33716 $abc$72829$new_n4918_
.sym 33717 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[24]_new_inv_
.sym 33718 $abc$72829$new_n7623_
.sym 33719 soc.spimemio.xfer.ibuffer[2]
.sym 33720 soc.spimemio.xfer.ibuffer[4]
.sym 33721 $undef
.sym 33722 $undef
.sym 33723 $undef
.sym 33724 $undef
.sym 33725 $undef
.sym 33726 $undef
.sym 33727 $undef
.sym 33728 $undef
.sym 33729 soc.cpu.mem_addr[2]
.sym 33730 soc.cpu.mem_addr[3]
.sym 33731 soc.cpu.mem_addr[12]
.sym 33732 soc.cpu.mem_addr[4]
.sym 33733 soc.cpu.mem_addr[5]
.sym 33734 soc.cpu.mem_addr[6]
.sym 33735 soc.cpu.mem_addr[7]
.sym 33736 soc.cpu.mem_addr[8]
.sym 33737 soc.cpu.mem_addr[9]
.sym 33738 soc.cpu.mem_addr[10]
.sym 33739 soc.cpu.mem_addr[11]
.sym 33740 clk_16mhz$2$2
.sym 33741 soc.memory.wen[3]
.sym 33742 $undef
.sym 33743 $undef
.sym 33744 $undef
.sym 33745 soc.cpu.mem_wdata[24]
.sym 33746 $undef
.sym 33747 $undef
.sym 33748 $undef
.sym 33749 $undef
.sym 33750 $true$2
.sym 33815 $abc$72829$new_n6091_
.sym 33816 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[12]_new_inv_
.sym 33817 soc.cpu.pcpi_div.quotient_msk[17]
.sym 33818 soc.cpu.pcpi_div.quotient_msk[18]
.sym 33819 soc.cpu.pcpi_div.quotient_msk[14]
.sym 33820 soc.cpu.pcpi_div.quotient_msk[15]
.sym 33821 soc.cpu.pcpi_div.quotient_msk[16]
.sym 33822 soc.cpu.pcpi_div.quotient_msk[12]
.sym 33823 $undef
.sym 33824 $undef
.sym 33825 $undef
.sym 33826 $undef
.sym 33827 $undef
.sym 33828 $undef
.sym 33829 $undef
.sym 33830 $undef
.sym 33831 soc.cpu.mem_addr[2]
.sym 33832 soc.cpu.mem_addr[3]
.sym 33833 soc.cpu.mem_addr[12]
.sym 33834 soc.cpu.mem_addr[4]
.sym 33835 soc.cpu.mem_addr[5]
.sym 33836 soc.cpu.mem_addr[6]
.sym 33837 soc.cpu.mem_addr[7]
.sym 33838 soc.cpu.mem_addr[8]
.sym 33839 soc.cpu.mem_addr[9]
.sym 33840 soc.cpu.mem_addr[10]
.sym 33841 soc.cpu.mem_addr[11]
.sym 33842 clk_16mhz$2$2
.sym 33843 $true
.sym 33844 $true$2
.sym 33845 $undef
.sym 33846 soc.cpu.mem_wdata[13]
.sym 33847 $undef
.sym 33848 $undef
.sym 33849 $undef
.sym 33850 $undef
.sym 33851 $undef
.sym 33852 $undef
.sym 33917 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[27]_new_inv_
.sym 33918 soc.cpu.instr_rdinstrh
.sym 33919 soc.cpu.instr_rdcycle
.sym 33920 soc.cpu.instr_rdinstr
.sym 33921 soc.cpu.instr_setq
.sym 33923 soc.cpu.instr_rdcycleh
.sym 33925 $undef
.sym 33926 $undef
.sym 33927 $undef
.sym 33928 $undef
.sym 33929 $undef
.sym 33930 $undef
.sym 33931 $undef
.sym 33932 $undef
.sym 33933 soc.cpu.mem_addr[2]
.sym 33934 soc.cpu.mem_addr[3]
.sym 33935 soc.cpu.mem_addr[12]
.sym 33936 soc.cpu.mem_addr[4]
.sym 33937 soc.cpu.mem_addr[5]
.sym 33938 soc.cpu.mem_addr[6]
.sym 33939 soc.cpu.mem_addr[7]
.sym 33940 soc.cpu.mem_addr[8]
.sym 33941 soc.cpu.mem_addr[9]
.sym 33942 soc.cpu.mem_addr[10]
.sym 33943 soc.cpu.mem_addr[11]
.sym 33944 clk_16mhz$2$2
.sym 33945 soc.memory.wen[1]
.sym 33946 $undef
.sym 33947 $undef
.sym 33948 $undef
.sym 33949 soc.cpu.mem_wdata[12]
.sym 33950 $undef
.sym 33951 $undef
.sym 33952 $undef
.sym 33953 $undef
.sym 33954 $true$2
.sym 34019 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[7]_new_
.sym 34021 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$37277_new_inv_
.sym 34022 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 34023 soc.simpleuart.cfg_divider[30]
.sym 34026 soc.simpleuart.cfg_divider[24]
.sym 34027 $undef
.sym 34028 $undef
.sym 34029 $undef
.sym 34030 $undef
.sym 34031 $undef
.sym 34032 $undef
.sym 34033 $undef
.sym 34034 $undef
.sym 34035 soc.cpu.mem_addr[2]
.sym 34036 soc.cpu.mem_addr[3]
.sym 34037 soc.cpu.mem_addr[12]
.sym 34038 soc.cpu.mem_addr[4]
.sym 34039 soc.cpu.mem_addr[5]
.sym 34040 soc.cpu.mem_addr[6]
.sym 34041 soc.cpu.mem_addr[7]
.sym 34042 soc.cpu.mem_addr[8]
.sym 34043 soc.cpu.mem_addr[9]
.sym 34044 soc.cpu.mem_addr[10]
.sym 34045 soc.cpu.mem_addr[11]
.sym 34046 clk_16mhz$2$2
.sym 34047 $true
.sym 34048 $true$2
.sym 34049 $undef
.sym 34050 soc.cpu.mem_wdata[15]
.sym 34051 $undef
.sym 34052 $undef
.sym 34053 $undef
.sym 34054 $undef
.sym 34055 $undef
.sym 34056 $undef
.sym 34121 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[7]_new_
.sym 34122 $abc$72829$soc.spimemio.xfer.next_obuffer[5]_new_
.sym 34123 $abc$72829$new_n7655_
.sym 34124 $abc$72829$new_n5181_
.sym 34125 soc.spimemio.xfer.obuffer[6]
.sym 34127 soc.spimemio.xfer.obuffer[5]
.sym 34128 soc.spimemio.xfer.obuffer[3]
.sym 34129 $undef
.sym 34130 $undef
.sym 34131 $undef
.sym 34132 $undef
.sym 34133 $undef
.sym 34134 $undef
.sym 34135 $undef
.sym 34136 $undef
.sym 34137 soc.cpu.mem_addr[2]
.sym 34138 soc.cpu.mem_addr[3]
.sym 34139 soc.cpu.mem_addr[12]
.sym 34140 soc.cpu.mem_addr[4]
.sym 34141 soc.cpu.mem_addr[5]
.sym 34142 soc.cpu.mem_addr[6]
.sym 34143 soc.cpu.mem_addr[7]
.sym 34144 soc.cpu.mem_addr[8]
.sym 34145 soc.cpu.mem_addr[9]
.sym 34146 soc.cpu.mem_addr[10]
.sym 34147 soc.cpu.mem_addr[11]
.sym 34148 clk_16mhz$2$2
.sym 34149 soc.memory.wen[1]
.sym 34150 $undef
.sym 34151 $undef
.sym 34152 $undef
.sym 34153 soc.cpu.mem_wdata[14]
.sym 34154 $undef
.sym 34155 $undef
.sym 34156 $undef
.sym 34157 $undef
.sym 34158 $true$2
.sym 34223 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_
.sym 34224 $abc$72829$new_n7172_
.sym 34225 $abc$72829$new_n7175_
.sym 34226 $abc$72829$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 34227 $abc$72829$new_n7171_
.sym 34228 $abc$72829$new_n5754_
.sym 34229 soc.spimemio.din_data[7]
.sym 34230 soc.spimemio.din_data[5]
.sym 34231 $undef
.sym 34232 $undef
.sym 34233 $undef
.sym 34234 $undef
.sym 34235 $undef
.sym 34236 $undef
.sym 34237 $undef
.sym 34238 $undef
.sym 34239 soc.cpu.mem_addr[2]
.sym 34240 soc.cpu.mem_addr[3]
.sym 34241 soc.cpu.mem_addr[12]
.sym 34242 soc.cpu.mem_addr[4]
.sym 34243 soc.cpu.mem_addr[5]
.sym 34244 soc.cpu.mem_addr[6]
.sym 34245 soc.cpu.mem_addr[7]
.sym 34246 soc.cpu.mem_addr[8]
.sym 34247 soc.cpu.mem_addr[9]
.sym 34248 soc.cpu.mem_addr[10]
.sym 34249 soc.cpu.mem_addr[11]
.sym 34250 clk_16mhz$2$2
.sym 34251 $true
.sym 34252 $true$2
.sym 34253 $undef
.sym 34254 soc.cpu.mem_wdata[31]
.sym 34255 $undef
.sym 34256 $undef
.sym 34257 $undef
.sym 34258 $undef
.sym 34259 $undef
.sym 34260 $undef
.sym 34325 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58585
.sym 34326 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$58499_new_inv_
.sym 34328 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[29]_new_inv_
.sym 34329 soc.memory.wen[3]
.sym 34330 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58491
.sym 34331 $abc$72829$new_n5779_
.sym 34332 soc.spimemio.din_data[3]
.sym 34333 $undef
.sym 34334 $undef
.sym 34335 $undef
.sym 34336 $undef
.sym 34337 $undef
.sym 34338 $undef
.sym 34339 $undef
.sym 34340 $undef
.sym 34341 soc.cpu.mem_addr[2]
.sym 34342 soc.cpu.mem_addr[3]
.sym 34343 soc.cpu.mem_addr[12]
.sym 34344 soc.cpu.mem_addr[4]
.sym 34345 soc.cpu.mem_addr[5]
.sym 34346 soc.cpu.mem_addr[6]
.sym 34347 soc.cpu.mem_addr[7]
.sym 34348 soc.cpu.mem_addr[8]
.sym 34349 soc.cpu.mem_addr[9]
.sym 34350 soc.cpu.mem_addr[10]
.sym 34351 soc.cpu.mem_addr[11]
.sym 34352 clk_16mhz$2$2
.sym 34353 soc.memory.wen[3]
.sym 34354 $undef
.sym 34355 $undef
.sym 34356 $undef
.sym 34357 soc.cpu.mem_wdata[30]
.sym 34358 $undef
.sym 34359 $undef
.sym 34360 $undef
.sym 34361 $undef
.sym 34362 $true$2
.sym 34427 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[23]_new_inv_
.sym 34428 soc.cpu.mem_rdata[22]
.sym 34429 $abc$72829$new_n5093_
.sym 34430 $abc$72829$new_n5271_
.sym 34431 $abc$72829$new_n4916_
.sym 34432 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[28]
.sym 34433 soc.spimemio.buffer[19]
.sym 34434 soc.spimemio.buffer[20]
.sym 34435 $undef
.sym 34436 $undef
.sym 34437 $undef
.sym 34438 $undef
.sym 34439 $undef
.sym 34440 $undef
.sym 34441 $undef
.sym 34442 $undef
.sym 34443 soc.cpu.mem_addr[2]
.sym 34444 soc.cpu.mem_addr[3]
.sym 34445 soc.cpu.mem_addr[12]
.sym 34446 soc.cpu.mem_addr[4]
.sym 34447 soc.cpu.mem_addr[5]
.sym 34448 soc.cpu.mem_addr[6]
.sym 34449 soc.cpu.mem_addr[7]
.sym 34450 soc.cpu.mem_addr[8]
.sym 34451 soc.cpu.mem_addr[9]
.sym 34452 soc.cpu.mem_addr[10]
.sym 34453 soc.cpu.mem_addr[11]
.sym 34454 clk_16mhz$2$2
.sym 34455 $true
.sym 34456 $true$2
.sym 34457 $undef
.sym 34458 soc.cpu.mem_wdata[29]
.sym 34459 $undef
.sym 34460 $undef
.sym 34461 $undef
.sym 34462 $undef
.sym 34463 $undef
.sym 34464 $undef
.sym 34529 soc.cpu.mem_rdata[19]
.sym 34530 $abc$72829$new_n5096_
.sym 34531 $abc$72829$new_n4813_
.sym 34532 soc.cpu.mem_rdata[20]
.sym 34533 $abc$72829$techmap\soc.spimemio.$logic_or$spimemio.v:350$107_Y_new_inv_
.sym 34534 $abc$72829$new_n5121_
.sym 34535 $abc$72829$new_n5154_
.sym 34536 soc.spimemio.rdata[20]
.sym 34537 $undef
.sym 34538 $undef
.sym 34539 $undef
.sym 34540 $undef
.sym 34541 $undef
.sym 34542 $undef
.sym 34543 $undef
.sym 34544 $undef
.sym 34545 soc.cpu.mem_addr[2]
.sym 34546 soc.cpu.mem_addr[3]
.sym 34547 soc.cpu.mem_addr[12]
.sym 34548 soc.cpu.mem_addr[4]
.sym 34549 soc.cpu.mem_addr[5]
.sym 34550 soc.cpu.mem_addr[6]
.sym 34551 soc.cpu.mem_addr[7]
.sym 34552 soc.cpu.mem_addr[8]
.sym 34553 soc.cpu.mem_addr[9]
.sym 34554 soc.cpu.mem_addr[10]
.sym 34555 soc.cpu.mem_addr[11]
.sym 34556 clk_16mhz$2$2
.sym 34557 soc.memory.wen[3]
.sym 34558 $undef
.sym 34559 $undef
.sym 34560 $undef
.sym 34561 soc.cpu.mem_wdata[28]
.sym 34562 $undef
.sym 34563 $undef
.sym 34564 $undef
.sym 34565 $undef
.sym 34566 $true$2
.sym 34631 $abc$72829$auto$simplemap.cc:168:logic_reduce$11764
.sym 34632 $abc$72829$new_n5143_
.sym 34633 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529
.sym 34634 $abc$72829$new_n5101_
.sym 34635 $abc$72829$new_n5117_
.sym 34637 soc.spimemio.rd_wait
.sym 34639 $undef
.sym 34640 $undef
.sym 34641 $undef
.sym 34642 $undef
.sym 34643 $undef
.sym 34644 $undef
.sym 34645 $undef
.sym 34646 $undef
.sym 34647 soc.cpu.mem_addr[2]
.sym 34648 soc.cpu.mem_addr[3]
.sym 34649 soc.cpu.mem_addr[12]
.sym 34650 soc.cpu.mem_addr[4]
.sym 34651 soc.cpu.mem_addr[5]
.sym 34652 soc.cpu.mem_addr[6]
.sym 34653 soc.cpu.mem_addr[7]
.sym 34654 soc.cpu.mem_addr[8]
.sym 34655 soc.cpu.mem_addr[9]
.sym 34656 soc.cpu.mem_addr[10]
.sym 34657 soc.cpu.mem_addr[11]
.sym 34658 clk_16mhz$2$2
.sym 34659 $true
.sym 34660 $true$2
.sym 34661 $undef
.sym 34662 soc.cpu.mem_wdata[21]
.sym 34663 $undef
.sym 34664 $undef
.sym 34665 $undef
.sym 34666 $undef
.sym 34667 $undef
.sym 34668 $undef
.sym 34735 soc.simpleuart.cfg_divider[29]
.sym 34741 $undef
.sym 34742 $undef
.sym 34743 $undef
.sym 34744 $undef
.sym 34745 $undef
.sym 34746 $undef
.sym 34747 $undef
.sym 34748 $undef
.sym 34749 soc.cpu.mem_addr[2]
.sym 34750 soc.cpu.mem_addr[3]
.sym 34751 soc.cpu.mem_addr[12]
.sym 34752 soc.cpu.mem_addr[4]
.sym 34753 soc.cpu.mem_addr[5]
.sym 34754 soc.cpu.mem_addr[6]
.sym 34755 soc.cpu.mem_addr[7]
.sym 34756 soc.cpu.mem_addr[8]
.sym 34757 soc.cpu.mem_addr[9]
.sym 34758 soc.cpu.mem_addr[10]
.sym 34759 soc.cpu.mem_addr[11]
.sym 34760 clk_16mhz$2$2
.sym 34761 soc.memory.wen[2]
.sym 34762 $undef
.sym 34763 $undef
.sym 34764 $undef
.sym 34765 soc.cpu.mem_wdata[20]
.sym 34766 $undef
.sym 34767 $undef
.sym 34768 $undef
.sym 34769 $undef
.sym 34770 $true$2
.sym 34835 $abc$72829$new_n4942_
.sym 34836 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 34837 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[1]_new_
.sym 34838 $abc$72829$new_n4941_
.sym 34842 soc.simpleuart.cfg_divider[0]
.sym 34843 $undef
.sym 34844 $undef
.sym 34845 $undef
.sym 34846 $undef
.sym 34847 $undef
.sym 34848 $undef
.sym 34849 $undef
.sym 34850 $undef
.sym 34851 soc.cpu.mem_addr[2]
.sym 34852 soc.cpu.mem_addr[3]
.sym 34853 soc.cpu.mem_addr[12]
.sym 34854 soc.cpu.mem_addr[4]
.sym 34855 soc.cpu.mem_addr[5]
.sym 34856 soc.cpu.mem_addr[6]
.sym 34857 soc.cpu.mem_addr[7]
.sym 34858 soc.cpu.mem_addr[8]
.sym 34859 soc.cpu.mem_addr[9]
.sym 34860 soc.cpu.mem_addr[10]
.sym 34861 soc.cpu.mem_addr[11]
.sym 34862 clk_16mhz$2$2
.sym 34863 $true
.sym 34864 $true$2
.sym 34865 $undef
.sym 34866 soc.cpu.mem_wdata[19]
.sym 34867 $undef
.sym 34868 $undef
.sym 34869 $undef
.sym 34870 $undef
.sym 34871 $undef
.sym 34872 $undef
.sym 34937 $abc$72829$new_n4943_
.sym 34938 $abc$72829$techmap$techmap\soc.cpu.$procmux$4002.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19399_Y_new_inv_
.sym 34939 $abc$72829$new_n5379_
.sym 34940 $abc$72829$new_n5430_
.sym 34941 $abc$72829$techmap$techmap\soc.cpu.$procmux$4002.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$19394_Y_new_inv_
.sym 34942 $abc$72829$new_n7034_
.sym 34943 soc.cpu.cpu_state[5]
.sym 34944 soc.cpu.cpu_state[4]
.sym 34945 $undef
.sym 34946 $undef
.sym 34947 $undef
.sym 34948 $undef
.sym 34949 $undef
.sym 34950 $undef
.sym 34951 $undef
.sym 34952 $undef
.sym 34953 soc.cpu.mem_addr[2]
.sym 34954 soc.cpu.mem_addr[3]
.sym 34955 soc.cpu.mem_addr[12]
.sym 34956 soc.cpu.mem_addr[4]
.sym 34957 soc.cpu.mem_addr[5]
.sym 34958 soc.cpu.mem_addr[6]
.sym 34959 soc.cpu.mem_addr[7]
.sym 34960 soc.cpu.mem_addr[8]
.sym 34961 soc.cpu.mem_addr[9]
.sym 34962 soc.cpu.mem_addr[10]
.sym 34963 soc.cpu.mem_addr[11]
.sym 34964 clk_16mhz$2$2
.sym 34965 soc.memory.wen[2]
.sym 34966 $undef
.sym 34967 $undef
.sym 34968 $undef
.sym 34969 soc.cpu.mem_wdata[18]
.sym 34970 $undef
.sym 34971 $undef
.sym 34972 $undef
.sym 34973 $undef
.sym 34974 $true$2
.sym 35039 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7764_new_
.sym 35040 $abc$72829$new_n7054_
.sym 35041 $abc$72829$new_n5060_
.sym 35042 $abc$72829$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 35043 $abc$72829$new_n4977_
.sym 35044 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11715[1]_new_inv_
.sym 35045 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7796_new_
.sym 35046 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[2]_new_
.sym 35047 $undef
.sym 35048 $undef
.sym 35049 $undef
.sym 35050 $undef
.sym 35051 $undef
.sym 35052 $undef
.sym 35053 $undef
.sym 35054 $undef
.sym 35055 soc.cpu.mem_addr[2]
.sym 35056 soc.cpu.mem_addr[3]
.sym 35057 soc.cpu.mem_addr[12]
.sym 35058 soc.cpu.mem_addr[4]
.sym 35059 soc.cpu.mem_addr[5]
.sym 35060 soc.cpu.mem_addr[6]
.sym 35061 soc.cpu.mem_addr[7]
.sym 35062 soc.cpu.mem_addr[8]
.sym 35063 soc.cpu.mem_addr[9]
.sym 35064 soc.cpu.mem_addr[10]
.sym 35065 soc.cpu.mem_addr[11]
.sym 35066 clk_16mhz$2$2
.sym 35067 $true
.sym 35068 $true$2
.sym 35069 $undef
.sym 35070 soc.cpu.mem_wdata[23]
.sym 35071 $undef
.sym 35072 $undef
.sym 35073 $undef
.sym 35074 $undef
.sym 35075 $undef
.sym 35076 $undef
.sym 35142 $abc$72829$new_n4967_
.sym 35143 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 35144 $abc$72829$new_n9414_
.sym 35145 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_
.sym 35146 $abc$72829$new_n4973_
.sym 35148 soc.cpu.instr_lb
.sym 35149 $undef
.sym 35150 $undef
.sym 35151 $undef
.sym 35152 $undef
.sym 35153 $undef
.sym 35154 $undef
.sym 35155 $undef
.sym 35156 $undef
.sym 35157 soc.cpu.mem_addr[2]
.sym 35158 soc.cpu.mem_addr[3]
.sym 35159 soc.cpu.mem_addr[12]
.sym 35160 soc.cpu.mem_addr[4]
.sym 35161 soc.cpu.mem_addr[5]
.sym 35162 soc.cpu.mem_addr[6]
.sym 35163 soc.cpu.mem_addr[7]
.sym 35164 soc.cpu.mem_addr[8]
.sym 35165 soc.cpu.mem_addr[9]
.sym 35166 soc.cpu.mem_addr[10]
.sym 35167 soc.cpu.mem_addr[11]
.sym 35168 clk_16mhz$2$2
.sym 35169 soc.memory.wen[2]
.sym 35170 $undef
.sym 35171 $undef
.sym 35172 $undef
.sym 35173 soc.cpu.mem_wdata[22]
.sym 35174 $undef
.sym 35175 $undef
.sym 35176 $undef
.sym 35177 $undef
.sym 35178 $true$2
.sym 35243 $abc$72829$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 35244 $abc$72829$new_n4952_
.sym 35245 $abc$72829$new_n6174_
.sym 35246 $abc$72829$new_n5659_
.sym 35247 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$50008
.sym 35248 $abc$72829$new_n4961_
.sym 35249 $abc$72829$new_n5654_
.sym 35250 soc.cpu.mem_do_rdata
.sym 35251 $undef
.sym 35252 $undef
.sym 35253 $undef
.sym 35254 $undef
.sym 35255 $undef
.sym 35256 $undef
.sym 35257 $undef
.sym 35258 $undef
.sym 35259 soc.cpu.mem_addr[2]
.sym 35260 soc.cpu.mem_addr[3]
.sym 35261 soc.cpu.mem_addr[12]
.sym 35262 soc.cpu.mem_addr[4]
.sym 35263 soc.cpu.mem_addr[5]
.sym 35264 soc.cpu.mem_addr[6]
.sym 35265 soc.cpu.mem_addr[7]
.sym 35266 soc.cpu.mem_addr[8]
.sym 35267 soc.cpu.mem_addr[9]
.sym 35268 soc.cpu.mem_addr[10]
.sym 35269 soc.cpu.mem_addr[11]
.sym 35270 clk_16mhz$2$2
.sym 35271 $true
.sym 35272 $true$2
.sym 35273 $undef
.sym 35274 soc.cpu.mem_wdata[17]
.sym 35275 $undef
.sym 35276 $undef
.sym 35277 $undef
.sym 35278 $undef
.sym 35279 $undef
.sym 35280 $undef
.sym 35345 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 35346 $abc$72829$new_n4959_
.sym 35347 $abc$72829$new_n4960_
.sym 35348 $abc$72829$new_n4951_
.sym 35349 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 35350 $abc$72829$new_n4954_
.sym 35351 $abc$72829$new_n4957_
.sym 35352 soc.cpu.pcpi_insn[29]
.sym 35353 $undef
.sym 35354 $undef
.sym 35355 $undef
.sym 35356 $undef
.sym 35357 $undef
.sym 35358 $undef
.sym 35359 $undef
.sym 35360 $undef
.sym 35361 soc.cpu.mem_addr[2]
.sym 35362 soc.cpu.mem_addr[3]
.sym 35363 soc.cpu.mem_addr[12]
.sym 35364 soc.cpu.mem_addr[4]
.sym 35365 soc.cpu.mem_addr[5]
.sym 35366 soc.cpu.mem_addr[6]
.sym 35367 soc.cpu.mem_addr[7]
.sym 35368 soc.cpu.mem_addr[8]
.sym 35369 soc.cpu.mem_addr[9]
.sym 35370 soc.cpu.mem_addr[10]
.sym 35371 soc.cpu.mem_addr[11]
.sym 35372 clk_16mhz$2$2
.sym 35373 soc.memory.wen[2]
.sym 35374 $undef
.sym 35375 $undef
.sym 35376 $undef
.sym 35377 soc.cpu.mem_wdata[16]
.sym 35378 $undef
.sym 35379 $undef
.sym 35380 $undef
.sym 35381 $undef
.sym 35382 $true$2
.sym 35448 $abc$72829$new_n6831_
.sym 35449 $abc$72829$new_n4958_
.sym 35450 $abc$72829$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 35451 $abc$72829$new_n4955_
.sym 35452 soc.cpu.is_slti_blt_slt
.sym 35453 soc.cpu.is_sltiu_bltu_sltu
.sym 35549 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15]
.sym 35550 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10]
.sym 35551 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17]
.sym 35552 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12]
.sym 35553 $abc$72829$new_n7046_
.sym 35554 soc.cpu.timer[10]
.sym 35651 $abc$72829$new_n4953_
.sym 35652 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18]
.sym 35653 soc.cpu.instr_sh
.sym 35654 soc.cpu.instr_sw
.sym 35655 soc.cpu.pcpi_insn[28]
.sym 35656 soc.cpu.instr_slli
.sym 35657 soc.cpu.is_slli_srli_srai
.sym 35658 soc.cpu.instr_srai
.sym 35754 $abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_
.sym 35757 soc.cpu.instr_bge
.sym 35856 soc.cpu.instr_sb
.sym 36162 $false
.sym 36163 encoderL.encoderCount[7]
.sym 36164 $false
.sym 36165 $auto$alumacc.cc:474:replace_alu$7604.C[7]
.sym 36168 $false
.sym 36169 pinEncoderIB$2
.sym 36170 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[13]
.sym 36171 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[13]
.sym 36174 $false
.sym 36175 pinEncoderIB$2
.sym 36176 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[7]
.sym 36177 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[7]
.sym 36180 $false
.sym 36181 pinEncoderIB$2
.sym 36182 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[4]
.sym 36183 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[4]
.sym 36186 $false
.sym 36187 pinEncoderIB$2
.sym 36188 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[3]
.sym 36189 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[3]
.sym 36192 $false
.sym 36193 encoderL.encoderCount[3]
.sym 36194 $false
.sym 36195 $auto$alumacc.cc:474:replace_alu$7604.C[3]
.sym 36198 $false
.sym 36199 encoderL.encoderCounter[1]
.sym 36200 $abc$72829$techmap\encoderL.$procmux$2678_Y[31]_new_inv_
.sym 36201 $abc$72829$techmap\encoderL.$procmux$2675_Y[31]_new_inv_
.sym 36204 $false
.sym 36205 encoderL.encoderCounter[1]
.sym 36206 $abc$72829$techmap\encoderL.$procmux$2678_Y[7]_new_inv_
.sym 36207 $abc$72829$techmap\encoderL.$procmux$2675_Y[7]_new_inv_
.sym 36208 $true
.sym 36209 clk_16mhz$2$2
.sym 36210 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 36287 $true
.sym 36324 encoderL.encoderCount[0]$2
.sym 36325 $false
.sym 36326 encoderL.encoderCount[0]
.sym 36327 $false
.sym 36328 $false
.sym 36330 $auto$alumacc.cc:474:replace_alu$7601.C[2]
.sym 36332 $false
.sym 36333 encoderL.encoderCount[1]
.sym 36336 $auto$alumacc.cc:474:replace_alu$7601.C[3]
.sym 36337 $false
.sym 36338 $false
.sym 36339 encoderL.encoderCount[2]
.sym 36340 $auto$alumacc.cc:474:replace_alu$7601.C[2]
.sym 36342 $auto$alumacc.cc:474:replace_alu$7601.C[4]
.sym 36343 $false
.sym 36344 $false
.sym 36345 encoderL.encoderCount[3]
.sym 36346 $auto$alumacc.cc:474:replace_alu$7601.C[3]
.sym 36348 $auto$alumacc.cc:474:replace_alu$7601.C[5]
.sym 36349 $false
.sym 36350 $false
.sym 36351 encoderL.encoderCount[4]
.sym 36352 $auto$alumacc.cc:474:replace_alu$7601.C[4]
.sym 36354 $auto$alumacc.cc:474:replace_alu$7601.C[6]
.sym 36355 $false
.sym 36356 $false
.sym 36357 encoderL.encoderCount[5]
.sym 36358 $auto$alumacc.cc:474:replace_alu$7601.C[5]
.sym 36360 $auto$alumacc.cc:474:replace_alu$7601.C[7]
.sym 36361 $false
.sym 36362 $false
.sym 36363 encoderL.encoderCount[6]
.sym 36364 $auto$alumacc.cc:474:replace_alu$7601.C[6]
.sym 36366 $auto$alumacc.cc:474:replace_alu$7601.C[8]
.sym 36367 $false
.sym 36368 $false
.sym 36369 encoderL.encoderCount[7]
.sym 36370 $auto$alumacc.cc:474:replace_alu$7601.C[7]
.sym 36410 $auto$alumacc.cc:474:replace_alu$7601.C[8]
.sym 36447 $auto$alumacc.cc:474:replace_alu$7601.C[9]
.sym 36448 $false
.sym 36449 $false
.sym 36450 encoderL.encoderCount[8]
.sym 36451 $auto$alumacc.cc:474:replace_alu$7601.C[8]
.sym 36453 $auto$alumacc.cc:474:replace_alu$7601.C[10]
.sym 36454 $false
.sym 36455 $false
.sym 36456 encoderL.encoderCount[9]
.sym 36457 $auto$alumacc.cc:474:replace_alu$7601.C[9]
.sym 36459 $auto$alumacc.cc:474:replace_alu$7601.C[11]
.sym 36460 $false
.sym 36461 $false
.sym 36462 encoderL.encoderCount[10]
.sym 36463 $auto$alumacc.cc:474:replace_alu$7601.C[10]
.sym 36465 $auto$alumacc.cc:474:replace_alu$7601.C[12]
.sym 36466 $false
.sym 36467 $false
.sym 36468 encoderL.encoderCount[11]
.sym 36469 $auto$alumacc.cc:474:replace_alu$7601.C[11]
.sym 36471 $auto$alumacc.cc:474:replace_alu$7601.C[13]
.sym 36472 $false
.sym 36473 $false
.sym 36474 encoderL.encoderCount[12]
.sym 36475 $auto$alumacc.cc:474:replace_alu$7601.C[12]
.sym 36477 $auto$alumacc.cc:474:replace_alu$7601.C[14]
.sym 36478 $false
.sym 36479 $false
.sym 36480 encoderL.encoderCount[13]
.sym 36481 $auto$alumacc.cc:474:replace_alu$7601.C[13]
.sym 36483 $auto$alumacc.cc:474:replace_alu$7601.C[15]
.sym 36484 $false
.sym 36485 $false
.sym 36486 encoderL.encoderCount[14]
.sym 36487 $auto$alumacc.cc:474:replace_alu$7601.C[14]
.sym 36489 $auto$alumacc.cc:474:replace_alu$7601.C[16]
.sym 36490 $false
.sym 36491 $false
.sym 36492 encoderL.encoderCount[15]
.sym 36493 $auto$alumacc.cc:474:replace_alu$7601.C[15]
.sym 36504 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1236$2407_Y_new_inv_
.sym 36533 $auto$alumacc.cc:474:replace_alu$7601.C[16]
.sym 36570 $auto$alumacc.cc:474:replace_alu$7601.C[17]
.sym 36571 $false
.sym 36572 $false
.sym 36573 encoderL.encoderCount[16]
.sym 36574 $auto$alumacc.cc:474:replace_alu$7601.C[16]
.sym 36576 $auto$alumacc.cc:474:replace_alu$7601.C[18]
.sym 36577 $false
.sym 36578 $false
.sym 36579 encoderL.encoderCount[17]
.sym 36580 $auto$alumacc.cc:474:replace_alu$7601.C[17]
.sym 36582 $auto$alumacc.cc:474:replace_alu$7601.C[19]
.sym 36583 $false
.sym 36584 $false
.sym 36585 encoderL.encoderCount[18]
.sym 36586 $auto$alumacc.cc:474:replace_alu$7601.C[18]
.sym 36588 $auto$alumacc.cc:474:replace_alu$7601.C[20]
.sym 36589 $false
.sym 36590 $false
.sym 36591 encoderL.encoderCount[19]
.sym 36592 $auto$alumacc.cc:474:replace_alu$7601.C[19]
.sym 36594 $auto$alumacc.cc:474:replace_alu$7601.C[21]
.sym 36595 $false
.sym 36596 $false
.sym 36597 encoderL.encoderCount[20]
.sym 36598 $auto$alumacc.cc:474:replace_alu$7601.C[20]
.sym 36600 $auto$alumacc.cc:474:replace_alu$7601.C[22]
.sym 36601 $false
.sym 36602 $false
.sym 36603 encoderL.encoderCount[21]
.sym 36604 $auto$alumacc.cc:474:replace_alu$7601.C[21]
.sym 36606 $auto$alumacc.cc:474:replace_alu$7601.C[23]
.sym 36607 $false
.sym 36608 $false
.sym 36609 encoderL.encoderCount[22]
.sym 36610 $auto$alumacc.cc:474:replace_alu$7601.C[22]
.sym 36612 $auto$alumacc.cc:474:replace_alu$7601.C[24]
.sym 36613 $false
.sym 36614 $false
.sym 36615 encoderL.encoderCount[23]
.sym 36616 $auto$alumacc.cc:474:replace_alu$7601.C[23]
.sym 36620 $abc$72829$auto$alumacc.cc:491:replace_alu$7672[31]
.sym 36621 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[21]
.sym 36622 $abc$72829$techmap\encoderL.$procmux$2678_Y[21]_new_inv_
.sym 36623 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[23]
.sym 36624 $abc$72829$techmap\encoderL.$procmux$2678_Y[23]_new_inv_
.sym 36625 $abc$72829$techmap\encoderL.$procmux$2675_Y[10]_new_inv_
.sym 36626 encoderL.encoderCount[0]
.sym 36627 encoderL.encoderCount[10]
.sym 36656 $auto$alumacc.cc:474:replace_alu$7601.C[24]
.sym 36693 $auto$alumacc.cc:474:replace_alu$7601.C[25]
.sym 36694 $false
.sym 36695 $false
.sym 36696 encoderL.encoderCount[24]
.sym 36697 $auto$alumacc.cc:474:replace_alu$7601.C[24]
.sym 36699 $auto$alumacc.cc:474:replace_alu$7601.C[26]
.sym 36700 $false
.sym 36701 $false
.sym 36702 encoderL.encoderCount[25]
.sym 36703 $auto$alumacc.cc:474:replace_alu$7601.C[25]
.sym 36705 $auto$alumacc.cc:474:replace_alu$7601.C[27]
.sym 36706 $false
.sym 36707 $false
.sym 36708 encoderL.encoderCount[26]
.sym 36709 $auto$alumacc.cc:474:replace_alu$7601.C[26]
.sym 36711 $auto$alumacc.cc:474:replace_alu$7601.C[28]
.sym 36712 $false
.sym 36713 $false
.sym 36714 encoderL.encoderCount[27]
.sym 36715 $auto$alumacc.cc:474:replace_alu$7601.C[27]
.sym 36717 $auto$alumacc.cc:474:replace_alu$7601.C[29]
.sym 36718 $false
.sym 36719 $false
.sym 36720 encoderL.encoderCount[28]
.sym 36721 $auto$alumacc.cc:474:replace_alu$7601.C[28]
.sym 36723 $auto$alumacc.cc:474:replace_alu$7601.C[30]
.sym 36724 $false
.sym 36725 $false
.sym 36726 encoderL.encoderCount[29]
.sym 36727 $auto$alumacc.cc:474:replace_alu$7601.C[29]
.sym 36729 $auto$alumacc.cc:474:replace_alu$7601.C[31]
.sym 36730 $false
.sym 36731 $false
.sym 36732 encoderL.encoderCount[30]
.sym 36733 $auto$alumacc.cc:474:replace_alu$7601.C[30]
.sym 36736 pinEncoderIB$2
.sym 36737 $auto$alumacc.cc:474:replace_alu$7604.C[31]
.sym 36738 encoderL.encoderCount[31]
.sym 36739 $auto$alumacc.cc:474:replace_alu$7601.C[31]
.sym 36743 $abc$72829$procmux$6797_Y[8]_new_inv_
.sym 36744 $abc$72829$techmap\encoderL.$procmux$2675_Y[18]_new_inv_
.sym 36745 $abc$72829$techmap\encoderL.$procmux$2675_Y[16]_new_inv_
.sym 36746 $abc$72829$techmap\encoderL.$procmux$2675_Y[9]_new_inv_
.sym 36747 encoderL.encoderCount[8]
.sym 36748 encoderL.encoderCount[16]
.sym 36749 encoderL.encoderCount[9]
.sym 36750 encoderL.encoderCount[18]
.sym 36817 $false
.sym 36818 pinEncoderIB$2
.sym 36819 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[8]
.sym 36820 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[8]
.sym 36823 $false
.sym 36824 pinEncoderIB$2
.sym 36825 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[30]
.sym 36826 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[30]
.sym 36829 $false
.sym 36830 pinEncoderIB$2
.sym 36831 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[20]
.sym 36832 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[20]
.sym 36835 $false
.sym 36836 encoderL.encoderCount[20]
.sym 36837 $false
.sym 36838 $auto$alumacc.cc:474:replace_alu$7604.C[20]
.sym 36841 $false
.sym 36842 pinEncoderIB$2
.sym 36843 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[19]
.sym 36844 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[19]
.sym 36847 soc.cpu.mem_wdata[8]
.sym 36848 $false
.sym 36849 $false
.sym 36850 $false
.sym 36853 soc.cpu.mem_wdata[14]
.sym 36854 $false
.sym 36855 $false
.sym 36856 $false
.sym 36859 soc.cpu.mem_wdata[10]
.sym 36860 $false
.sym 36861 $false
.sym 36862 $false
.sym 36863 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57457
.sym 36864 clk_16mhz$2$2
.sym 36865 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 36866 $abc$72829$procmux$6797_Y[29]_new_inv_
.sym 36867 $abc$72829$techmap\encoderL.$procmux$2675_Y[8]_new_inv_
.sym 36872 $abc$72829$procmux$6797_Y[23]_new_inv_
.sym 36873 encoderDataI[8]
.sym 36940 $false
.sym 36941 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 36942 clock.counterO[11]
.sym 36943 encoderL.encoderCount[11]
.sym 36946 $false
.sym 36947 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 36948 clock.counterO[19]
.sym 36949 encoderL.encoderCount[19]
.sym 36952 $false
.sym 36953 writeEncoderI
.sym 36954 encoderL.encoderCount[11]
.sym 36955 encoderDataI[11]
.sym 36958 $false
.sym 36959 encoderL.encoderCount[29]
.sym 36960 $false
.sym 36961 $auto$alumacc.cc:474:replace_alu$7604.C[29]
.sym 36964 $false
.sym 36965 $false
.sym 36966 $false
.sym 36967 soc.simpleuart.cfg_divider[7]
.sym 36970 $false
.sym 36971 pinEncoderIB$2
.sym 36972 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[29]
.sym 36973 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[29]
.sym 36976 $false
.sym 36977 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 36978 clock.counterO[0]
.sym 36979 encoderL.encoderCount[0]
.sym 36982 $false
.sym 36983 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 36984 $abc$72829$procmux$6797_Y[16]_new_inv_
.sym 36985 encoderR.encoderCount[16]
.sym 36986 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 36987 clk_16mhz$2$2
.sym 36988 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 36991 $abc$72829$techmap\encoderL.$procmux$2675_Y[29]_new_inv_
.sym 36993 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173
.sym 36995 encoderDataI[24]
.sym 36996 encoderDataI[29]
.sym 37063 $false
.sym 37064 writeEncoderI
.sym 37065 encoderL.encoderCount[1]
.sym 37066 encoderDataI[1]
.sym 37069 $false
.sym 37070 encoderL.encoderCount[1]
.sym 37071 $false
.sym 37072 encoderL.encoderCount[0]
.sym 37075 $false
.sym 37076 encoderL.encoderCounter[1]
.sym 37077 $abc$72829$techmap\encoderL.$procmux$2678_Y[29]_new_inv_
.sym 37078 $abc$72829$techmap\encoderL.$procmux$2675_Y[29]_new_inv_
.sym 37081 $false
.sym 37082 encoderL.encoderCounter[1]
.sym 37083 $abc$72829$techmap\encoderL.$procmux$2678_Y[1]_new_inv_
.sym 37084 $abc$72829$techmap\encoderL.$procmux$2675_Y[1]_new_inv_
.sym 37087 $false
.sym 37088 encoderL.encoderCounter[1]
.sym 37089 $abc$72829$techmap\encoderL.$procmux$2678_Y[11]_new_inv_
.sym 37090 $abc$72829$techmap\encoderL.$procmux$2675_Y[11]_new_inv_
.sym 37093 $false
.sym 37094 encoderL.encoderCounter[1]
.sym 37095 $abc$72829$techmap\encoderL.$procmux$2678_Y[19]_new_inv_
.sym 37096 $abc$72829$techmap\encoderL.$procmux$2675_Y[19]_new_inv_
.sym 37099 $false
.sym 37100 encoderL.encoderCounter[1]
.sym 37101 $abc$72829$techmap\encoderL.$procmux$2678_Y[20]_new_inv_
.sym 37102 $abc$72829$techmap\encoderL.$procmux$2675_Y[20]_new_inv_
.sym 37105 $false
.sym 37106 encoderL.encoderCounter[1]
.sym 37107 $abc$72829$techmap\encoderL.$procmux$2678_Y[23]_new_inv_
.sym 37108 $abc$72829$techmap\encoderL.$procmux$2675_Y[23]_new_inv_
.sym 37109 $true
.sym 37110 clk_16mhz$2$2
.sym 37111 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 37113 $abc$72829$new_n5105_
.sym 37114 encoderDataI[18]
.sym 37117 encoderDataI[16]
.sym 37186 $false
.sym 37187 pinEncoderIB$2
.sym 37188 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[27]
.sym 37189 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[27]
.sym 37204 $false
.sym 37205 writeEncoderI
.sym 37206 encoderL.encoderCount[20]
.sym 37207 encoderDataI[20]
.sym 37210 soc.cpu.mem_wdata[20]
.sym 37211 $false
.sym 37212 $false
.sym 37213 $false
.sym 37232 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701
.sym 37233 clk_16mhz$2$2
.sym 37234 $false
.sym 37235 flash_io1_oe
.sym 37236 flash_io0_oe
.sym 37239 $abc$72829$new_n5229_
.sym 37240 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58383
.sym 37241 soc.spimemio.config_oe[1]
.sym 37242 soc.spimemio.config_oe[0]
.sym 37309 $false
.sym 37310 $false
.sym 37311 iomem_rdata[19]
.sym 37312 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 37315 $false
.sym 37316 $false
.sym 37317 soc.simpleuart.cfg_divider[26]
.sym 37318 $abc$72829$new_n5072_
.sym 37327 soc.simpleuart.cfg_divider[9]
.sym 37328 $abc$72829$new_n4818_
.sym 37329 $abc$72829$new_n4814_
.sym 37330 soc.simpleuart.recv_buf_valid
.sym 37333 $false
.sym 37334 $abc$72829$new_n5230_
.sym 37335 soc.spimemio.xfer.xfer_dspi
.sym 37336 soc.spimemio.xfer.xfer_qspi
.sym 37339 soc.ram_ready
.sym 37340 soc.memory.rdata[27]
.sym 37341 $abc$72829$new_n5067_
.sym 37342 $abc$72829$new_n5222_
.sym 37345 $false
.sym 37346 soc.spimemio.config_en
.sym 37347 $abc$72829$new_n4805_
.sym 37348 $abc$72829$auto$simplemap.cc:168:logic_reduce$11764
.sym 37355 $true
.sym 37356 clk_16mhz$2$2
.sym 37357 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 37358 $abc$72829$new_n7613_
.sym 37359 $abc$72829$new_n7615_
.sym 37361 $abc$72829$new_n7614_
.sym 37362 soc.cpu.pcpi_div.quotient[20]
.sym 37363 soc.cpu.pcpi_div.quotient[18]
.sym 37364 soc.cpu.pcpi_div.quotient[7]
.sym 37365 soc.cpu.pcpi_div.quotient[29]
.sym 37432 flash_io3_di
.sym 37433 soc.spimemio.xfer.xfer_qspi
.sym 37434 soc.spimemio.xfer.flash_clk
.sym 37435 soc.spimemio.xfer.xfer_ddr
.sym 37438 $false
.sym 37439 soc.spimemio.config_en
.sym 37440 soc.spimemio.xfer.xfer_rd
.sym 37441 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 37444 $abc$72829$new_n7621_
.sym 37445 soc.spimemio.xfer.ibuffer[2]
.sym 37446 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 37447 soc.spimemio.xfer.flash_clk
.sym 37450 $false
.sym 37451 $false
.sym 37452 iomem_rdata[16]
.sym 37453 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 37456 soc.ram_ready
.sym 37457 soc.memory.rdata[24]
.sym 37458 $abc$72829$new_n5067_
.sym 37459 $abc$72829$new_n5294_
.sym 37462 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$37265_new_inv_
.sym 37463 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 37464 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 37465 soc.spimemio.xfer.ibuffer[2]
.sym 37468 soc.spimemio.xfer.ibuffer[2]
.sym 37469 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 37470 $abc$72829$new_n7613_
.sym 37471 $abc$72829$new_n7616_
.sym 37474 $abc$72829$new_n7623_
.sym 37475 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[4]_new_
.sym 37476 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 37477 soc.spimemio.xfer.ibuffer[4]
.sym 37478 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67155
.sym 37479 clk_16mhz$2$2
.sym 37480 $false
.sym 37481 $abc$72829$new_n6084_
.sym 37482 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$37265_new_inv_
.sym 37483 $abc$72829$new_n5276_
.sym 37484 $abc$72829$auto$simplemap.cc:168:logic_reduce$24756[3]_new_inv_
.sym 37485 $abc$72829$new_n6090_
.sym 37486 $abc$72829$new_n6087_
.sym 37487 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[4]_new_
.sym 37488 soc.simpleuart.cfg_divider[22]
.sym 37555 soc.cpu.pcpi_div.quotient_msk[17]
.sym 37556 soc.cpu.pcpi_div.quotient_msk[16]
.sym 37557 soc.cpu.pcpi_div.quotient_msk[15]
.sym 37558 soc.cpu.pcpi_div.quotient_msk[14]
.sym 37561 soc.ram_ready
.sym 37562 soc.memory.rdata[12]
.sym 37563 $abc$72829$new_n5067_
.sym 37564 $abc$72829$new_n5071_
.sym 37567 soc.cpu.pcpi_div.quotient_msk[18]
.sym 37568 $false
.sym 37569 $false
.sym 37570 $false
.sym 37573 soc.cpu.pcpi_div.quotient_msk[19]
.sym 37574 $false
.sym 37575 $false
.sym 37576 $false
.sym 37579 soc.cpu.pcpi_div.quotient_msk[15]
.sym 37580 $false
.sym 37581 $false
.sym 37582 $false
.sym 37585 soc.cpu.pcpi_div.quotient_msk[16]
.sym 37586 $false
.sym 37587 $false
.sym 37588 $false
.sym 37591 soc.cpu.pcpi_div.quotient_msk[17]
.sym 37592 $false
.sym 37593 $false
.sym 37594 $false
.sym 37597 soc.cpu.pcpi_div.quotient_msk[13]
.sym 37598 $false
.sym 37599 $false
.sym 37600 $false
.sym 37601 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 37602 clk_16mhz$2$2
.sym 37603 soc.cpu.pcpi_div.start$2
.sym 37604 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 37605 $abc$72829$soc.cpu.mem_rdata[15]_new_inv_
.sym 37606 $abc$72829$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 37607 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[5]_new_inv_
.sym 37608 $abc$72829$new_n5301_
.sym 37611 soc.cpu.pcpi_div.quotient[5]
.sym 37678 $false
.sym 37679 soc.cpu.pcpi_div.outsign
.sym 37680 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[27]
.sym 37681 soc.cpu.pcpi_div.quotient[27]
.sym 37684 soc.cpu.mem_rdata_q[21]
.sym 37685 $abc$72829$new_n6200_
.sym 37686 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_
.sym 37687 soc.cpu.mem_rdata_q[20]
.sym 37690 $false
.sym 37691 $abc$72829$new_n6206_
.sym 37692 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_
.sym 37693 soc.cpu.mem_rdata_q[21]
.sym 37696 soc.cpu.mem_rdata_q[21]
.sym 37697 $abc$72829$new_n6206_
.sym 37698 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_
.sym 37699 soc.cpu.mem_rdata_q[20]
.sym 37702 $false
.sym 37703 $abc$72829$new_n6178_
.sym 37704 soc.cpu.mem_rdata_q[27]
.sym 37705 soc.cpu.mem_rdata_q[26]
.sym 37714 $false
.sym 37715 $abc$72829$new_n6200_
.sym 37716 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_
.sym 37717 soc.cpu.mem_rdata_q[21]
.sym 37724 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 37725 clk_16mhz$2$2
.sym 37726 $false
.sym 37727 $abc$72829$new_n5102_
.sym 37728 soc.cpu.mem_rdata[18]
.sym 37729 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[5]
.sym 37730 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 37731 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58559
.sym 37732 $abc$72829$new_n5103_
.sym 37733 $abc$72829$new_n5145_
.sym 37734 soc.spimemio.rd_inc
.sym 37801 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 37802 soc.spimemio.xfer.flash_clk
.sym 37803 soc.spimemio.xfer.ibuffer[7]
.sym 37804 soc.spimemio.xfer.ibuffer[3]
.sym 37813 $false
.sym 37814 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[7]_new_
.sym 37815 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 37816 soc.spimemio.xfer.ibuffer[3]
.sym 37819 $false
.sym 37820 $false
.sym 37821 resetn$2
.sym 37822 soc.spimemio.softreset
.sym 37825 soc.cpu.mem_wdata[30]
.sym 37826 $false
.sym 37827 $false
.sym 37828 $false
.sym 37843 soc.cpu.mem_wdata[24]
.sym 37844 $false
.sym 37845 $false
.sym 37846 $false
.sym 37847 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601
.sym 37848 clk_16mhz$2$2
.sym 37849 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 37850 $abc$72829$new_n5788_
.sym 37851 $abc$72829$new_n5755_
.sym 37852 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[0]_new_inv_
.sym 37853 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[2]_new_inv_
.sym 37854 $abc$72829$new_n5786_
.sym 37855 soc.spimemio.din_data[0]
.sym 37856 soc.spimemio.din_data[1]
.sym 37857 soc.spimemio.din_data[2]
.sym 37924 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 37925 soc.spimemio.xfer.flash_clk
.sym 37926 soc.spimemio.xfer.obuffer[3]
.sym 37927 soc.spimemio.xfer.obuffer[7]
.sym 37930 $abc$72829$new_n7665_
.sym 37931 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6128.$and$/usr/local/bin/../share/yosys/techmap.v:434$15971_Y[5]_new_
.sym 37932 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 37933 soc.spimemio.xfer.obuffer[5]
.sym 37936 $abc$72829$new_n7656_
.sym 37937 soc.spimemio.xfer.obuffer[1]
.sym 37938 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 37939 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 37942 $false
.sym 37943 $false
.sym 37944 soc.simpleuart.cfg_divider[14]
.sym 37945 $abc$72829$new_n5072_
.sym 37948 $false
.sym 37949 $abc$72829$new_n5735_
.sym 37950 soc.spimemio.din_data[6]
.sym 37951 $abc$72829$soc.spimemio.xfer.next_obuffer[6]_new_
.sym 37960 $false
.sym 37961 $abc$72829$new_n5735_
.sym 37962 soc.spimemio.din_data[5]
.sym 37963 $abc$72829$soc.spimemio.xfer.next_obuffer[5]_new_
.sym 37966 $abc$72829$new_n5735_
.sym 37967 soc.spimemio.din_data[3]
.sym 37968 $abc$72829$new_n7655_
.sym 37969 $abc$72829$new_n7654_
.sym 37970 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67712
.sym 37971 clk_16mhz$2$2
.sym 37972 $false
.sym 37973 $abc$72829$new_n5792_
.sym 37974 $abc$72829$new_n5793_
.sym 37975 $abc$72829$new_n5760_
.sym 37976 $abc$72829$new_n5789_
.sym 37977 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36350[0]_new_
.sym 37978 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23325_Y[1]_new_
.sym 37979 soc.spimemio.config_qspi
.sym 37980 soc.spimemio.config_dummy[0]
.sym 38047 $false
.sym 38048 soc.spimemio.state[1]
.sym 38049 $abc$72829$new_n5751_
.sym 38050 soc.spimemio.state[0]
.sym 38053 soc.spimemio.state[0]
.sym 38054 soc.spimemio.state[3]
.sym 38055 soc.spimemio.state[2]
.sym 38056 $abc$72829$techmap\soc.spimemio.$procmux$6266_Y_new_inv_
.sym 38059 $abc$72829$new_n7177_
.sym 38060 soc.spimemio.state[1]
.sym 38061 $abc$72829$new_n7176_
.sym 38062 $abc$72829$new_n7171_
.sym 38065 $false
.sym 38066 $false
.sym 38067 soc.spimemio.xfer.obuffer[6]
.sym 38068 soc.spimemio.xfer.xfer_qspi
.sym 38071 soc.spimemio.state[0]
.sym 38072 soc.spimemio.state[3]
.sym 38073 $abc$72829$new_n5735_
.sym 38074 soc.spimemio.state[2]
.sym 38077 soc.cpu.mem_addr[23]
.sym 38078 $abc$72829$new_n5755_
.sym 38079 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 38080 soc.cpu.mem_addr[7]
.sym 38083 $abc$72829$new_n5754_
.sym 38084 $abc$72829$new_n5733_
.sym 38085 $abc$72829$new_n5760_
.sym 38086 soc.spimemio.din_data[7]
.sym 38089 $abc$72829$new_n5769_
.sym 38090 $abc$72829$new_n5768_
.sym 38091 $abc$72829$new_n5760_
.sym 38092 soc.spimemio.din_data[5]
.sym 38093 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618
.sym 38094 clk_16mhz$2$2
.sym 38095 $false
.sym 38096 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[4]_new_inv_
.sym 38097 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[6]_new_inv_
.sym 38098 $abc$72829$new_n5763_
.sym 38099 $abc$72829$new_n5773_
.sym 38100 $abc$72829$new_n5771_
.sym 38101 $abc$72829$new_n5774_
.sym 38102 soc.spimemio.din_data[6]
.sym 38103 soc.spimemio.din_data[4]
.sym 38170 $false
.sym 38171 $false
.sym 38172 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$58499_new_inv_
.sym 38173 $abc$72829$new_n6062_
.sym 38176 $false
.sym 38177 $false
.sym 38178 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 38179 soc.spimemio.jump
.sym 38188 soc.ram_ready
.sym 38189 soc.memory.rdata[29]
.sym 38190 $abc$72829$new_n5067_
.sym 38191 $abc$72829$new_n5208_
.sym 38194 $false
.sym 38195 $false
.sym 38196 soc.cpu.mem_wstrb[3]
.sym 38197 $abc$72829$techmap\soc.$0\ram_ready[0:0]
.sym 38200 $abc$72829$new_n5799_
.sym 38201 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$58499_new_inv_
.sym 38202 soc.spimemio.state[0]
.sym 38203 soc.spimemio.state[1]
.sym 38206 soc.spimemio.din_data[3]
.sym 38207 $abc$72829$new_n5760_
.sym 38208 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 38209 soc.cpu.mem_addr[3]
.sym 38212 $abc$72829$new_n5779_
.sym 38213 $abc$72829$new_n9449_
.sym 38214 soc.cpu.mem_addr[11]
.sym 38215 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_
.sym 38216 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618
.sym 38217 clk_16mhz$2$2
.sym 38218 $false
.sym 38219 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168
.sym 38222 $abc$72829$new_n4915_
.sym 38225 pwm_connectorIB[5]
.sym 38226 pwm_connectorIB[7]
.sym 38293 soc.ram_ready
.sym 38294 soc.memory.rdata[23]
.sym 38295 $abc$72829$new_n5067_
.sym 38296 $abc$72829$new_n5271_
.sym 38299 $abc$72829$new_n5097_
.sym 38300 $abc$72829$new_n5096_
.sym 38301 $abc$72829$new_n5093_
.sym 38302 $abc$72829$new_n5094_
.sym 38305 $abc$72829$new_n9403_
.sym 38306 soc.spimemio.valid
.sym 38307 soc.memory.rdata[22]
.sym 38308 soc.ram_ready
.sym 38311 $false
.sym 38312 $false
.sym 38313 soc.simpleuart.cfg_divider[23]
.sym 38314 $abc$72829$new_n5072_
.sym 38317 soc.simpleuart.cfg_divider[16]
.sym 38318 $abc$72829$new_n4818_
.sym 38319 $abc$72829$new_n4814_
.sym 38320 soc.simpleuart.recv_buf_valid
.sym 38323 $false
.sym 38324 $false
.sym 38325 $false
.sym 38326 soc.cpu.pcpi_div.quotient[28]
.sym 38329 soc.spimemio.xfer.ibuffer[3]
.sym 38330 $false
.sym 38331 $false
.sym 38332 $false
.sym 38335 soc.spimemio.xfer.ibuffer[4]
.sym 38336 $false
.sym 38337 $false
.sym 38338 $false
.sym 38339 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400
.sym 38340 clk_16mhz$2$2
.sym 38341 $false
.sym 38345 soc.cpu.mem_rdata[16]
.sym 38346 soc.simpleuart.send_pattern[4]
.sym 38348 soc.simpleuart.send_pattern[2]
.sym 38349 soc.simpleuart.send_pattern[3]
.sym 38416 $abc$72829$new_n5155_
.sym 38417 $abc$72829$new_n5154_
.sym 38418 $abc$72829$new_n5151_
.sym 38419 $abc$72829$new_n5152_
.sym 38422 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 38423 $abc$72829$new_n9411_
.sym 38424 soc.spimemio.valid
.sym 38425 soc.spimemio.rdata[22]
.sym 38428 $abc$72829$new_n4814_
.sym 38429 soc.cpu.mem_wstrb[0]
.sym 38430 $abc$72829$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$176_Y_new_
.sym 38431 soc.simpleuart.send_dummy
.sym 38434 $abc$72829$new_n5121_
.sym 38435 $abc$72829$new_n5120_
.sym 38436 $abc$72829$new_n5117_
.sym 38437 $abc$72829$new_n5118_
.sym 38440 $false
.sym 38441 $false
.sym 38442 soc.spimemio.rd_wait
.sym 38443 soc.spimemio.valid
.sym 38446 $false
.sym 38447 $false
.sym 38448 iomem_rdata[20]
.sym 38449 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 38452 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 38453 $abc$72829$new_n9411_
.sym 38454 soc.spimemio.valid
.sym 38455 soc.spimemio.rdata[19]
.sym 38458 soc.spimemio.buffer[20]
.sym 38459 $false
.sym 38460 $false
.sym 38461 $false
.sym 38462 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 38463 clk_16mhz$2$2
.sym 38464 $false
.sym 38466 $abc$72829$new_n4914_
.sym 38467 soc.simpleuart.cfg_divider[23]
.sym 38469 soc.simpleuart.cfg_divider[19]
.sym 38471 soc.simpleuart.cfg_divider[21]
.sym 38539 soc.cpu.mem_wstrb[3]
.sym 38540 soc.cpu.mem_wstrb[2]
.sym 38541 soc.cpu.mem_wstrb[1]
.sym 38542 soc.cpu.mem_wstrb[0]
.sym 38545 $abc$72829$new_n9403_
.sym 38546 soc.spimemio.valid
.sym 38547 soc.memory.rdata[21]
.sym 38548 soc.ram_ready
.sym 38551 $false
.sym 38552 resetn$2
.sym 38553 soc.cpu.mem_wstrb[2]
.sym 38554 $abc$72829$new_n4818_
.sym 38557 $abc$72829$new_n9403_
.sym 38558 soc.spimemio.valid
.sym 38559 soc.memory.rdata[18]
.sym 38560 soc.ram_ready
.sym 38563 $abc$72829$new_n9403_
.sym 38564 soc.spimemio.valid
.sym 38565 soc.memory.rdata[20]
.sym 38566 soc.ram_ready
.sym 38575 soc.spimemio.rd_inc
.sym 38576 $false
.sym 38577 $false
.sym 38578 $false
.sym 38585 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58581
.sym 38586 clk_16mhz$2$2
.sym 38587 soc.spimemio.valid
.sym 38588 $abc$72829$new_n5072_
.sym 38589 $abc$72829$new_n4811_
.sym 38590 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[6]_new_
.sym 38591 $abc$72829$new_n4815_
.sym 38592 $abc$72829$new_n5068_
.sym 38593 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[3]_new_
.sym 38594 $abc$72829$new_n5070_
.sym 38595 soc.cpu.mem_wdata[14]
.sym 38674 soc.cpu.mem_wdata[29]
.sym 38675 $false
.sym 38676 $false
.sym 38677 $false
.sym 38708 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57601
.sym 38709 clk_16mhz$2$2
.sym 38710 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 38711 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_
.sym 38713 $abc$72829$new_n5042_
.sym 38714 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[2]_new_
.sym 38715 $abc$72829$new_n5069_
.sym 38716 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12811[3]_new_inv_
.sym 38717 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57381
.sym 38718 soc.cpu.pcpi_valid
.sym 38785 $false
.sym 38786 $abc$72829$new_n4943_
.sym 38787 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 38788 soc.cpu.is_sb_sh_sw
.sym 38791 $false
.sym 38792 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33456_new_inv_
.sym 38793 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 38794 soc.cpu.instr_rdcycle
.sym 38797 soc.cpu.instr_rdcycle
.sym 38798 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 38799 $abc$72829$techmap$techmap\soc.cpu.$procmux$3471.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18221_Y_new_inv_
.sym 38800 soc.cpu.count_cycle[1]
.sym 38803 soc.cpu.cpu_state[2]
.sym 38804 $abc$72829$new_n4963_
.sym 38805 $abc$72829$new_n4942_
.sym 38806 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 38827 soc.cpu.mem_wdata[0]
.sym 38828 $false
.sym 38829 $false
.sym 38830 $false
.sym 38831 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57385
.sym 38832 clk_16mhz$2$2
.sym 38833 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 38834 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$13259[2]_new_inv_
.sym 38835 $abc$72829$new_n4963_
.sym 38836 $abc$72829$new_n5059_
.sym 38837 $abc$72829$new_n5030_
.sym 38838 $abc$72829$new_n5048_
.sym 38839 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$13419[2]_new_inv_
.sym 38840 $abc$72829$new_n5040_
.sym 38841 soc.cpu.cpu_state[2]
.sym 38908 $false
.sym 38909 $false
.sym 38910 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 38911 $abc$72829$new_n4944_
.sym 38914 $false
.sym 38915 $abc$72829$new_n7034_
.sym 38916 $abc$72829$new_n4944_
.sym 38917 soc.cpu.mem_do_rinst
.sym 38920 soc.cpu.is_sb_sh_sw
.sym 38921 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 38922 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 38923 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$22805[4]_new_inv_
.sym 38926 $false
.sym 38927 soc.cpu.cpu_state[5]
.sym 38928 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 38929 soc.cpu.mem_do_prefetch
.sym 38932 $abc$72829$techmap$techmap\soc.cpu.$procmux$4002.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$19399_Y_new_inv_
.sym 38933 $abc$72829$new_n4943_
.sym 38934 soc.cpu.mem_do_prefetch
.sym 38935 soc.cpu.is_sb_sh_sw
.sym 38938 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$22805[4]_new_inv_
.sym 38939 $abc$72829$new_n5042_
.sym 38940 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 38941 soc.cpu.mem_do_prefetch
.sym 38944 $abc$72829$new_n4963_
.sym 38945 $abc$72829$new_n5430_
.sym 38946 soc.cpu.cpu_state[2]
.sym 38947 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$22805[4]_new_inv_
.sym 38950 $false
.sym 38951 $abc$72829$new_n5378_
.sym 38952 $abc$72829$new_n5379_
.sym 38953 $abc$72829$new_n5030_
.sym 38954 $true
.sym 38955 clk_16mhz$2$2
.sym 38956 $false
.sym 38957 $abc$72829$new_n9619_
.sym 38958 $abc$72829$new_n5049_
.sym 38959 $abc$72829$new_n9620_
.sym 38960 $abc$72829$new_n9585_
.sym 38961 $abc$72829$new_n9621_
.sym 38962 $abc$72829$new_n7053_
.sym 38963 soc.cpu.cpu_state[1]
.sym 38964 soc.cpu.irq_pending[2]
.sym 39031 $false
.sym 39032 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11715[1]_new_inv_
.sym 39033 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_
.sym 39034 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_
.sym 39037 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_
.sym 39038 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[2]_new_
.sym 39039 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_
.sym 39040 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[4]_new_
.sym 39043 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_
.sym 39044 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_
.sym 39045 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_
.sym 39046 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11715[1]_new_inv_
.sym 39049 $false
.sym 39050 $abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 39051 $abc$72829$new_n5964_
.sym 39052 soc.cpu.cpu_state[1]
.sym 39055 $false
.sym 39056 $false
.sym 39057 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_
.sym 39058 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[2]_new_
.sym 39061 $false
.sym 39062 $false
.sym 39063 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[2]_new_
.sym 39064 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[4]_new_
.sym 39067 $false
.sym 39068 $false
.sym 39069 $abc$72829$new_n4977_
.sym 39070 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_
.sym 39073 $false
.sym 39074 soc.cpu.reg_op1[0]
.sym 39075 soc.cpu.mem_wordsize[0]
.sym 39076 soc.cpu.mem_wordsize[1]
.sym 39080 $abc$72829$new_n5027_
.sym 39081 $abc$72829$new_n9415_
.sym 39083 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7772_new_
.sym 39084 $abc$72829$new_n4964_
.sym 39085 $abc$72829$new_n9418_
.sym 39086 $abc$72829$new_n8722_
.sym 39087 soc.cpu.irq_pending[1]
.sym 39160 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_
.sym 39161 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11715[1]_new_inv_
.sym 39162 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_
.sym 39163 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_
.sym 39166 $false
.sym 39167 $false
.sym 39168 soc.cpu.instr_andi
.sym 39169 soc.cpu.instr_and
.sym 39172 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_
.sym 39173 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_
.sym 39174 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11715[1]_new_inv_
.sym 39175 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[4]_new_
.sym 39178 $false
.sym 39179 resetn$2
.sym 39180 soc.cpu.mem_do_rdata
.sym 39181 soc.cpu.mem_do_wdata
.sym 39184 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_
.sym 39185 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[5]_new_inv_
.sym 39186 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_
.sym 39187 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$10750[4]_new_
.sym 39196 $false
.sym 39197 $false
.sym 39198 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 39199 $abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_
.sym 39200 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 39201 clk_16mhz$2$2
.sym 39202 $false
.sym 39203 $abc$72829$new_n5716_
.sym 39204 $abc$72829$new_n5713_
.sym 39205 $abc$72829$new_n9444_
.sym 39206 $abc$72829$new_n9446_
.sym 39207 $abc$72829$new_n5519_
.sym 39208 $abc$72829$soc.cpu.alu_out_0_new_inv_
.sym 39209 soc.cpu.latched_is_lh
.sym 39210 soc.cpu.latched_is_lb
.sym 39277 $false
.sym 39278 $false
.sym 39279 soc.cpu.cpu_state[5]
.sym 39280 $abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 39283 soc.cpu.instr_lh
.sym 39284 soc.cpu.instr_lhu
.sym 39285 soc.cpu.instr_lw
.sym 39286 $abc$72829$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 39289 $false
.sym 39290 soc.cpu.mem_rdata_q[31]
.sym 39291 soc.cpu.mem_rdata_q[27]
.sym 39292 soc.cpu.mem_rdata_q[26]
.sym 39295 soc.cpu.cpu_state[5]
.sym 39296 $abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 39297 soc.cpu.instr_lhu
.sym 39298 soc.cpu.instr_lh
.sym 39301 $false
.sym 39302 $false
.sym 39303 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0]
.sym 39304 $abc$72829$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 39307 soc.cpu.instr_and
.sym 39308 soc.cpu.instr_waitirq
.sym 39309 soc.cpu.instr_bne
.sym 39310 soc.cpu.instr_blt
.sym 39313 $abc$72829$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 39314 soc.cpu.instr_lh
.sym 39315 soc.cpu.instr_lhu
.sym 39316 soc.cpu.instr_lw
.sym 39319 $abc$72829$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 39320 $false
.sym 39321 $false
.sym 39322 $false
.sym 39323 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$50008
.sym 39324 clk_16mhz$2$2
.sym 39325 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 39326 $abc$72829$new_n6211_
.sym 39327 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 39328 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 39329 soc.cpu.instr_sub
.sym 39330 soc.cpu.instr_sll
.sym 39331 soc.cpu.instr_and
.sym 39332 soc.cpu.instr_sra
.sym 39333 soc.cpu.instr_or
.sym 39400 $false
.sym 39401 $false
.sym 39402 soc.cpu.instr_xori
.sym 39403 soc.cpu.instr_xor
.sym 39406 soc.cpu.instr_srl
.sym 39407 soc.cpu.instr_sra
.sym 39408 soc.cpu.instr_bge
.sym 39409 soc.cpu.instr_bgeu
.sym 39412 soc.cpu.instr_add
.sym 39413 soc.cpu.instr_sub
.sym 39414 soc.cpu.instr_xor
.sym 39415 soc.cpu.instr_or
.sym 39418 $abc$72829$new_n4953_
.sym 39419 $abc$72829$new_n4952_
.sym 39420 soc.cpu.instr_addi
.sym 39421 soc.cpu.instr_andi
.sym 39424 soc.cpu.instr_srli
.sym 39425 soc.cpu.instr_srai
.sym 39426 soc.cpu.instr_srl
.sym 39427 soc.cpu.instr_sra
.sym 39430 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 39431 $abc$72829$new_n4955_
.sym 39432 soc.cpu.instr_srli
.sym 39433 soc.cpu.instr_srai
.sym 39436 $abc$72829$new_n4961_
.sym 39437 $abc$72829$new_n4960_
.sym 39438 $abc$72829$new_n4959_
.sym 39439 $abc$72829$new_n4958_
.sym 39442 soc.cpu.mem_rdata_q[29]
.sym 39443 $false
.sym 39444 $false
.sym 39445 $false
.sym 39446 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 39447 clk_16mhz$2$2
.sym 39448 $false
.sym 39451 $auto$alumacc.cc:474:replace_alu$7690.C[2]
.sym 39452 $auto$alumacc.cc:474:replace_alu$7690.C[3]
.sym 39453 $auto$alumacc.cc:474:replace_alu$7690.C[4]
.sym 39454 $auto$alumacc.cc:474:replace_alu$7690.C[5]
.sym 39455 $auto$alumacc.cc:474:replace_alu$7690.C[6]
.sym 39456 $auto$alumacc.cc:474:replace_alu$7690.C[7]
.sym 39529 soc.cpu.instr_slti
.sym 39530 soc.cpu.instr_sltiu
.sym 39531 soc.cpu.instr_sltu
.sym 39532 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39535 soc.cpu.instr_sh
.sym 39536 soc.cpu.instr_sw
.sym 39537 soc.cpu.instr_slt
.sym 39538 soc.cpu.instr_jalr
.sym 39541 soc.cpu.mem_rdata_q[14]
.sym 39542 soc.cpu.is_alu_reg_imm
.sym 39543 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 39544 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_
.sym 39547 soc.cpu.instr_slti
.sym 39548 soc.cpu.instr_sltiu
.sym 39549 soc.cpu.instr_bltu
.sym 39550 soc.cpu.instr_sltu
.sym 39553 $false
.sym 39554 soc.cpu.instr_slti
.sym 39555 soc.cpu.instr_blt
.sym 39556 soc.cpu.instr_slt
.sym 39559 $false
.sym 39560 soc.cpu.instr_sltiu
.sym 39561 soc.cpu.instr_bltu
.sym 39562 soc.cpu.instr_sltu
.sym 39569 $true
.sym 39570 clk_16mhz$2$2
.sym 39571 $false
.sym 39572 $auto$alumacc.cc:474:replace_alu$7690.C[8]
.sym 39573 $auto$alumacc.cc:474:replace_alu$7690.C[9]
.sym 39574 $auto$alumacc.cc:474:replace_alu$7690.C[10]
.sym 39575 $auto$alumacc.cc:474:replace_alu$7690.C[11]
.sym 39576 $auto$alumacc.cc:474:replace_alu$7690.C[12]
.sym 39577 $auto$alumacc.cc:474:replace_alu$7690.C[13]
.sym 39578 $auto$alumacc.cc:474:replace_alu$7690.C[14]
.sym 39579 $auto$alumacc.cc:474:replace_alu$7690.C[15]
.sym 39646 $false
.sym 39647 soc.cpu.timer[15]
.sym 39648 $false
.sym 39649 $auto$alumacc.cc:474:replace_alu$7690.C[15]
.sym 39652 $false
.sym 39653 soc.cpu.timer[10]
.sym 39654 $false
.sym 39655 $auto$alumacc.cc:474:replace_alu$7690.C[10]
.sym 39658 $false
.sym 39659 soc.cpu.timer[17]
.sym 39660 $false
.sym 39661 $auto$alumacc.cc:474:replace_alu$7690.C[17]
.sym 39664 $false
.sym 39665 soc.cpu.timer[12]
.sym 39666 $false
.sym 39667 $auto$alumacc.cc:474:replace_alu$7690.C[12]
.sym 39670 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12]
.sym 39671 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11]
.sym 39672 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10]
.sym 39673 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9]
.sym 39676 $abc$72829$new_n6999_
.sym 39677 soc.cpu.cpuregs_rs1[10]
.sym 39678 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[10]
.sym 39679 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 39692 $true
.sym 39693 clk_16mhz$2$2
.sym 39694 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 39695 $auto$alumacc.cc:474:replace_alu$7690.C[16]
.sym 39696 $auto$alumacc.cc:474:replace_alu$7690.C[17]
.sym 39697 $auto$alumacc.cc:474:replace_alu$7690.C[18]
.sym 39698 $auto$alumacc.cc:474:replace_alu$7690.C[19]
.sym 39699 $auto$alumacc.cc:474:replace_alu$7690.C[20]
.sym 39700 $auto$alumacc.cc:474:replace_alu$7690.C[21]
.sym 39701 $auto$alumacc.cc:474:replace_alu$7690.C[22]
.sym 39702 $auto$alumacc.cc:474:replace_alu$7690.C[23]
.sym 39769 soc.cpu.instr_beq
.sym 39770 soc.cpu.instr_lb
.sym 39771 soc.cpu.instr_lbu
.sym 39772 soc.cpu.instr_sb
.sym 39775 $false
.sym 39776 soc.cpu.timer[18]
.sym 39777 $false
.sym 39778 $auto$alumacc.cc:474:replace_alu$7690.C[18]
.sym 39781 $false
.sym 39782 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 39783 soc.cpu.is_sb_sh_sw
.sym 39784 soc.cpu.mem_rdata_q[14]
.sym 39787 soc.cpu.mem_rdata_q[13]
.sym 39788 soc.cpu.is_sb_sh_sw
.sym 39789 soc.cpu.mem_rdata_q[12]
.sym 39790 soc.cpu.mem_rdata_q[14]
.sym 39793 soc.cpu.mem_rdata_q[28]
.sym 39794 $false
.sym 39795 $false
.sym 39796 $false
.sym 39799 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 39800 soc.cpu.is_alu_reg_imm
.sym 39801 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 39802 soc.cpu.mem_rdata_q[14]
.sym 39805 $abc$72829$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 39806 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 39807 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 39808 soc.cpu.is_alu_reg_imm
.sym 39811 $abc$72829$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 39812 $false
.sym 39813 $false
.sym 39814 $false
.sym 39815 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 39816 clk_16mhz$2$2
.sym 39817 $false
.sym 39818 $auto$alumacc.cc:474:replace_alu$7690.C[24]
.sym 39819 $auto$alumacc.cc:474:replace_alu$7690.C[25]
.sym 39820 $auto$alumacc.cc:474:replace_alu$7690.C[26]
.sym 39821 $auto$alumacc.cc:474:replace_alu$7690.C[27]
.sym 39822 $auto$alumacc.cc:474:replace_alu$7690.C[28]
.sym 39823 $auto$alumacc.cc:474:replace_alu$7690.C[29]
.sym 39824 $auto$alumacc.cc:474:replace_alu$7690.C[30]
.sym 39825 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31]
.sym 39898 $false
.sym 39899 soc.cpu.mem_rdata_q[12]
.sym 39900 soc.cpu.mem_rdata_q[14]
.sym 39901 soc.cpu.mem_rdata_q[13]
.sym 39916 $false
.sym 39917 soc.cpu.mem_rdata_q[14]
.sym 39918 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39919 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 39938 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391
.sym 39939 clk_16mhz$2$2
.sym 39940 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 39947 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29]
.sym 40021 $false
.sym 40022 $false
.sym 40023 soc.cpu.is_sb_sh_sw
.sym 40024 $abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_
.sym 40061 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 40062 clk_16mhz$2$2
.sym 40063 $false
.sym 40109 $false
.sym 40164 $abc$72829$techmap\encoderL.$procmux$2675_Y[13]_new_inv_
.sym 40165 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[13]
.sym 40166 $abc$72829$techmap\encoderL.$procmux$2675_Y[31]_new_inv_
.sym 40167 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[2]
.sym 40168 $abc$72829$techmap\encoderL.$procmux$2675_Y[7]_new_inv_
.sym 40169 encoderL.encoderCount[3]
.sym 40170 encoderL.encoderCount[13]
.sym 40171 encoderL.encoderCount[4]
.sym 40201 $true
.sym 40238 $auto$alumacc.cc:474:replace_alu$7670.C[1]
.sym 40240 soc.cpu.reg_op1[0]
.sym 40241 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0]
.sym 40244 $auto$alumacc.cc:474:replace_alu$7670.C[2]
.sym 40246 soc.cpu.reg_op1[1]
.sym 40247 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1]
.sym 40250 $auto$alumacc.cc:474:replace_alu$7670.C[3]
.sym 40252 soc.cpu.reg_op1[2]
.sym 40253 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[2]
.sym 40256 $auto$alumacc.cc:474:replace_alu$7670.C[4]
.sym 40258 soc.cpu.reg_op1[3]
.sym 40259 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[3]
.sym 40262 $auto$alumacc.cc:474:replace_alu$7670.C[5]
.sym 40264 soc.cpu.reg_op1[4]
.sym 40265 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[4]
.sym 40268 $auto$alumacc.cc:474:replace_alu$7670.C[6]
.sym 40270 soc.cpu.reg_op1[5]
.sym 40271 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[5]
.sym 40274 $auto$alumacc.cc:474:replace_alu$7670.C[7]
.sym 40276 soc.cpu.reg_op1[6]
.sym 40277 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[6]
.sym 40280 $auto$alumacc.cc:474:replace_alu$7670.C[8]
.sym 40282 soc.cpu.reg_op1[7]
.sym 40283 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[7]
.sym 40292 $abc$72829$techmap\encoderL.$procmux$2678_Y[9]_new_inv_
.sym 40293 $abc$72829$techmap\encoderL.$procmux$2678_Y[14]_new_inv_
.sym 40294 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[9]
.sym 40295 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[14]
.sym 40296 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[14]
.sym 40297 $abc$72829$techmap\encoderL.$procmux$2678_Y[2]_new_inv_
.sym 40298 $abc$72829$procmux$6797_Y[13]_new_inv_
.sym 40299 encoderDataI[7]
.sym 40364 $auto$alumacc.cc:474:replace_alu$7670.C[8]
.sym 40401 $auto$alumacc.cc:474:replace_alu$7670.C[9]
.sym 40403 soc.cpu.reg_op1[8]
.sym 40404 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[8]
.sym 40407 $auto$alumacc.cc:474:replace_alu$7670.C[10]
.sym 40409 soc.cpu.reg_op1[9]
.sym 40410 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[9]
.sym 40413 $auto$alumacc.cc:474:replace_alu$7670.C[11]
.sym 40415 soc.cpu.reg_op1[10]
.sym 40416 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[10]
.sym 40419 $auto$alumacc.cc:474:replace_alu$7670.C[12]
.sym 40421 soc.cpu.reg_op1[11]
.sym 40422 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[11]
.sym 40425 $auto$alumacc.cc:474:replace_alu$7670.C[13]
.sym 40427 soc.cpu.reg_op1[12]
.sym 40428 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[12]
.sym 40431 $auto$alumacc.cc:474:replace_alu$7670.C[14]
.sym 40433 soc.cpu.reg_op1[13]
.sym 40434 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[13]
.sym 40437 $auto$alumacc.cc:474:replace_alu$7670.C[15]
.sym 40439 soc.cpu.reg_op1[14]
.sym 40440 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[14]
.sym 40443 $auto$alumacc.cc:474:replace_alu$7670.C[16]
.sym 40445 soc.cpu.reg_op1[15]
.sym 40446 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[15]
.sym 40451 $abc$72829$techmap\encoderL.$procmux$2678_Y[17]_new_inv_
.sym 40452 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[17]
.sym 40453 $abc$72829$techmap\encoderL.$procmux$2678_Y[15]_new_inv_
.sym 40454 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[18]
.sym 40455 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[15]
.sym 40456 $abc$72829$procmux$6797_Y[27]_new_inv_
.sym 40457 $abc$72829$techmap\encoderL.$procmux$2675_Y[2]_new_inv_
.sym 40458 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[9]
.sym 40487 $auto$alumacc.cc:474:replace_alu$7670.C[16]
.sym 40524 $auto$alumacc.cc:474:replace_alu$7670.C[17]
.sym 40526 soc.cpu.reg_op1[16]
.sym 40527 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[16]
.sym 40530 $auto$alumacc.cc:474:replace_alu$7670.C[18]
.sym 40532 soc.cpu.reg_op1[17]
.sym 40533 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[17]
.sym 40536 $auto$alumacc.cc:474:replace_alu$7670.C[19]
.sym 40538 soc.cpu.reg_op1[18]
.sym 40539 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[18]
.sym 40542 $auto$alumacc.cc:474:replace_alu$7670.C[20]
.sym 40544 soc.cpu.reg_op1[19]
.sym 40545 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[19]
.sym 40548 $auto$alumacc.cc:474:replace_alu$7670.C[21]
.sym 40550 soc.cpu.reg_op1[20]
.sym 40551 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[20]
.sym 40554 $auto$alumacc.cc:474:replace_alu$7670.C[22]
.sym 40556 soc.cpu.reg_op1[21]
.sym 40557 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[21]
.sym 40560 $auto$alumacc.cc:474:replace_alu$7670.C[23]
.sym 40562 soc.cpu.reg_op1[22]
.sym 40563 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[22]
.sym 40566 $auto$alumacc.cc:474:replace_alu$7670.C[24]
.sym 40568 soc.cpu.reg_op1[23]
.sym 40569 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[23]
.sym 40574 $abc$72829$techmap\encoderL.$procmux$2678_Y[18]_new_inv_
.sym 40575 $abc$72829$techmap\encoderL.$procmux$2678_Y[16]_new_inv_
.sym 40576 $abc$72829$procmux$6797_Y[28]_new_inv_
.sym 40577 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[18]
.sym 40578 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[16]
.sym 40579 $abc$72829$techmap\encoderL.$procmux$2678_Y[22]_new_inv_
.sym 40580 $abc$72829$procmux$6797_Y[31]_new_inv_
.sym 40581 encoderDataI[28]
.sym 40610 $auto$alumacc.cc:474:replace_alu$7670.C[24]
.sym 40647 $auto$alumacc.cc:474:replace_alu$7670.C[25]
.sym 40649 soc.cpu.reg_op1[24]
.sym 40650 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[24]
.sym 40653 $auto$alumacc.cc:474:replace_alu$7670.C[26]
.sym 40655 soc.cpu.reg_op1[25]
.sym 40656 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[25]
.sym 40659 $auto$alumacc.cc:474:replace_alu$7670.C[27]
.sym 40661 soc.cpu.reg_op1[26]
.sym 40662 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[26]
.sym 40665 $auto$alumacc.cc:474:replace_alu$7670.C[28]
.sym 40667 soc.cpu.reg_op1[27]
.sym 40668 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[27]
.sym 40671 $auto$alumacc.cc:474:replace_alu$7670.C[29]
.sym 40673 soc.cpu.reg_op1[28]
.sym 40674 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[28]
.sym 40677 $auto$alumacc.cc:474:replace_alu$7670.C[30]
.sym 40679 soc.cpu.reg_op1[29]
.sym 40680 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[29]
.sym 40683 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.C[31]
.sym 40685 soc.cpu.reg_op1[30]
.sym 40686 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[30]
.sym 40689 $abc$72829$auto$alumacc.cc:491:replace_alu$7672[31]$2
.sym 40690 $abc$72829$auto$alumacc.cc:491:replace_alu$7672[31]
.sym 40691 soc.cpu.reg_op1[31]
.sym 40692 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[31]
.sym 40693 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.C[31]
.sym 40697 $abc$72829$techmap\encoderL.$procmux$2675_Y[15]_new_inv_
.sym 40698 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[30]
.sym 40699 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[24]
.sym 40700 $abc$72829$procmux$6797_Y[30]_new_inv_
.sym 40701 $abc$72829$procmux$6797_Y[26]_new_inv_
.sym 40702 $abc$72829$techmap\encoderL.$procmux$2678_Y[24]_new_inv_
.sym 40703 encoderL.encoderCount[2]
.sym 40704 encoderL.encoderCount[15]
.sym 40774 $abc$72829$auto$alumacc.cc:491:replace_alu$7672[31]$2
.sym 40777 $false
.sym 40778 encoderL.encoderCount[21]
.sym 40779 $false
.sym 40780 $auto$alumacc.cc:474:replace_alu$7604.C[21]
.sym 40783 $false
.sym 40784 pinEncoderIB$2
.sym 40785 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[21]
.sym 40786 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[21]
.sym 40789 $false
.sym 40790 encoderL.encoderCount[23]
.sym 40791 $false
.sym 40792 $auto$alumacc.cc:474:replace_alu$7604.C[23]
.sym 40795 $false
.sym 40796 pinEncoderIB$2
.sym 40797 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[23]
.sym 40798 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[23]
.sym 40801 $false
.sym 40802 writeEncoderI
.sym 40803 encoderL.encoderCount[10]
.sym 40804 encoderDataI[10]
.sym 40807 encoderL.encoderCounter[1]
.sym 40808 encoderL.encoderCount[0]
.sym 40809 writeEncoderI
.sym 40810 encoderDataI[0]
.sym 40813 $false
.sym 40814 encoderL.encoderCounter[1]
.sym 40815 $abc$72829$techmap\encoderL.$procmux$2678_Y[10]_new_inv_
.sym 40816 $abc$72829$techmap\encoderL.$procmux$2675_Y[10]_new_inv_
.sym 40817 $true
.sym 40818 clk_16mhz$2$2
.sym 40819 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 40820 $abc$72829$procmux$6797_Y[17]_new_inv_
.sym 40821 $abc$72829$procmux$6797_Y[25]_new_inv_
.sym 40822 $abc$72829$techmap\encoderL.$procmux$2675_Y[24]_new_inv_
.sym 40823 $abc$72829$techmap\encoderL.$procmux$2675_Y[17]_new_inv_
.sym 40825 $abc$72829$procmux$6797_Y[14]_new_inv_
.sym 40826 encoderL.encoderCount[17]
.sym 40827 encoderL.encoderCount[24]
.sym 40894 $false
.sym 40895 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 40896 clock.counterO[8]
.sym 40897 encoderL.encoderCount[8]
.sym 40900 $false
.sym 40901 writeEncoderI
.sym 40902 encoderL.encoderCount[18]
.sym 40903 encoderDataI[18]
.sym 40906 $false
.sym 40907 writeEncoderI
.sym 40908 encoderL.encoderCount[16]
.sym 40909 encoderDataI[16]
.sym 40912 $false
.sym 40913 writeEncoderI
.sym 40914 encoderL.encoderCount[9]
.sym 40915 encoderDataI[9]
.sym 40918 $false
.sym 40919 encoderL.encoderCounter[1]
.sym 40920 $abc$72829$techmap\encoderL.$procmux$2678_Y[8]_new_inv_
.sym 40921 $abc$72829$techmap\encoderL.$procmux$2675_Y[8]_new_inv_
.sym 40924 $false
.sym 40925 encoderL.encoderCounter[1]
.sym 40926 $abc$72829$techmap\encoderL.$procmux$2678_Y[16]_new_inv_
.sym 40927 $abc$72829$techmap\encoderL.$procmux$2675_Y[16]_new_inv_
.sym 40930 $false
.sym 40931 encoderL.encoderCounter[1]
.sym 40932 $abc$72829$techmap\encoderL.$procmux$2678_Y[9]_new_inv_
.sym 40933 $abc$72829$techmap\encoderL.$procmux$2675_Y[9]_new_inv_
.sym 40936 $false
.sym 40937 encoderL.encoderCounter[1]
.sym 40938 $abc$72829$techmap\encoderL.$procmux$2678_Y[18]_new_inv_
.sym 40939 $abc$72829$techmap\encoderL.$procmux$2675_Y[18]_new_inv_
.sym 40940 $true
.sym 40941 clk_16mhz$2$2
.sym 40942 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 40943 soc.cpu.mem_la_wdata[13]
.sym 40944 iomem_rdata[6]
.sym 40945 iomem_rdata[23]
.sym 40946 iomem_rdata[31]
.sym 40947 iomem_rdata[26]
.sym 40948 iomem_rdata[3]
.sym 40950 iomem_rdata[28]
.sym 41017 $false
.sym 41018 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 41019 clock.counterO[29]
.sym 41020 encoderL.encoderCount[29]
.sym 41023 $false
.sym 41024 writeEncoderI
.sym 41025 encoderL.encoderCount[8]
.sym 41026 encoderDataI[8]
.sym 41053 $false
.sym 41054 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 41055 clock.counterO[23]
.sym 41056 encoderL.encoderCount[23]
.sym 41059 soc.cpu.mem_wdata[8]
.sym 41060 $false
.sym 41061 $false
.sym 41062 $false
.sym 41063 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437
.sym 41064 clk_16mhz$2$2
.sym 41065 $false
.sym 41066 $abc$72829$soc.simpleuart_reg_dat_do[3]_new_inv_
.sym 41069 $abc$72829$new_n5202_
.sym 41073 soc.cpu.pcpi_div.quotient_msk[30]
.sym 41152 $false
.sym 41153 writeEncoderI
.sym 41154 encoderL.encoderCount[29]
.sym 41155 encoderDataI[29]
.sym 41164 $false
.sym 41165 soc.cpu.mem_wstrb[0]
.sym 41166 resetn$2
.sym 41167 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 41176 soc.cpu.mem_wdata[24]
.sym 41177 $false
.sym 41178 $false
.sym 41179 $false
.sym 41182 soc.cpu.mem_wdata[29]
.sym 41183 $false
.sym 41184 $false
.sym 41185 $false
.sym 41186 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965
.sym 41187 clk_16mhz$2$2
.sym 41188 $false
.sym 41191 $abc$72829$new_n5097_
.sym 41192 $abc$72829$new_n5160_
.sym 41193 $abc$72829$soc.simpleuart_reg_dat_do[7]_new_inv_
.sym 41195 encoderDataI[17]
.sym 41269 $false
.sym 41270 $false
.sym 41271 iomem_rdata[18]
.sym 41272 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 41275 soc.cpu.mem_wdata[18]
.sym 41276 $false
.sym 41277 $false
.sym 41278 $false
.sym 41293 soc.cpu.mem_wdata[16]
.sym 41294 $false
.sym 41295 $false
.sym 41296 $false
.sym 41309 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701
.sym 41310 clk_16mhz$2$2
.sym 41311 $false
.sym 41312 flash_io2_oe
.sym 41313 flash_io3_oe
.sym 41314 $abc$72829$new_n6092_
.sym 41315 $abc$72829$new_n5163_
.sym 41316 $abc$72829$new_n5258_
.sym 41317 $abc$72829$new_n5082_
.sym 41318 soc.spimemio.config_oe[2]
.sym 41319 soc.spimemio.config_oe[3]
.sym 41386 $false
.sym 41387 $abc$72829$new_n5248_
.sym 41388 soc.spimemio.config_oe[1]
.sym 41389 soc.spimemio.config_en
.sym 41392 soc.spimemio.config_en
.sym 41393 $abc$72829$new_n5248_
.sym 41394 $abc$72829$new_n5301_
.sym 41395 soc.spimemio.config_oe[0]
.sym 41410 $false
.sym 41411 $false
.sym 41412 soc.spimemio.xfer.xfer_qspi
.sym 41413 $abc$72829$new_n5230_
.sym 41416 $false
.sym 41417 resetn$2
.sym 41418 soc.cpu.mem_wstrb[1]
.sym 41419 $abc$72829$new_n4805_
.sym 41422 soc.cpu.mem_wdata[9]
.sym 41423 $false
.sym 41424 $false
.sym 41425 $false
.sym 41428 soc.cpu.mem_wdata[8]
.sym 41429 $false
.sym 41430 $false
.sym 41431 $false
.sym 41432 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58383
.sym 41433 clk_16mhz$2$2
.sym 41434 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 41435 $abc$72829$new_n9519_
.sym 41436 $abc$72829$new_n5227_
.sym 41437 $abc$72829$new_n9522_
.sym 41438 $abc$72829$new_n5159_
.sym 41440 $abc$72829$new_n9521_
.sym 41442 soc.spimemio.xfer.ibuffer[1]
.sym 41509 $abc$72829$new_n7614_
.sym 41510 $abc$72829$new_n7615_
.sym 41511 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$66790[3]_new_inv_
.sym 41512 soc.spimemio.xfer.ibuffer[0]
.sym 41515 flash_io2_di
.sym 41516 soc.spimemio.xfer.xfer_qspi
.sym 41517 soc.spimemio.xfer.flash_clk
.sym 41518 soc.spimemio.xfer.xfer_ddr
.sym 41527 $false
.sym 41528 soc.spimemio.xfer.ibuffer[1]
.sym 41529 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 41530 soc.spimemio.xfer.flash_clk
.sym 41533 $false
.sym 41534 $false
.sym 41535 soc.cpu.pcpi_div.quotient[20]
.sym 41536 soc.cpu.pcpi_div.quotient_msk[20]
.sym 41539 $false
.sym 41540 $false
.sym 41541 soc.cpu.pcpi_div.quotient[18]
.sym 41542 soc.cpu.pcpi_div.quotient_msk[18]
.sym 41545 $false
.sym 41546 $false
.sym 41547 soc.cpu.pcpi_div.quotient[7]
.sym 41548 soc.cpu.pcpi_div.quotient_msk[7]
.sym 41551 $false
.sym 41552 $false
.sym 41553 soc.cpu.pcpi_div.quotient[29]
.sym 41554 soc.cpu.pcpi_div.quotient_msk[29]
.sym 41555 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 41556 clk_16mhz$2$2
.sym 41557 soc.cpu.pcpi_div.start$2
.sym 41558 $abc$72829$new_n6093_
.sym 41559 $abc$72829$new_n6083_
.sym 41560 soc.cpu.pcpi_div.quotient_msk[7]
.sym 41561 soc.cpu.pcpi_div.quotient_msk[19]
.sym 41562 soc.cpu.pcpi_div.quotient_msk[20]
.sym 41563 soc.cpu.pcpi_div.quotient_msk[28]
.sym 41565 soc.cpu.pcpi_div.quotient_msk[6]
.sym 41632 $abc$72829$new_n6091_
.sym 41633 $abc$72829$new_n6090_
.sym 41634 $abc$72829$new_n6087_
.sym 41635 $abc$72829$new_n6085_
.sym 41638 $false
.sym 41639 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6118.$and$/usr/local/bin/../share/yosys/techmap.v:434$15970_Y[4]_new_
.sym 41640 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 41641 soc.spimemio.xfer.ibuffer[0]
.sym 41644 soc.simpleuart.cfg_divider[7]
.sym 41645 $abc$72829$new_n5072_
.sym 41646 $abc$72829$new_n5068_
.sym 41647 $abc$72829$soc.simpleuart_reg_dat_do[7]_new_inv_
.sym 41650 $false
.sym 41651 $false
.sym 41652 soc.cpu.pcpi_div.quotient_msk[7]
.sym 41653 soc.cpu.pcpi_div.quotient_msk[6]
.sym 41656 soc.cpu.pcpi_div.quotient_msk[21]
.sym 41657 soc.cpu.pcpi_div.quotient_msk[20]
.sym 41658 soc.cpu.pcpi_div.quotient_msk[19]
.sym 41659 soc.cpu.pcpi_div.quotient_msk[18]
.sym 41662 $abc$72829$auto$simplemap.cc:168:logic_reduce$24756[3]_new_inv_
.sym 41663 $abc$72829$new_n6088_
.sym 41664 soc.cpu.pcpi_div.quotient_msk[9]
.sym 41665 soc.cpu.pcpi_div.quotient_msk[8]
.sym 41668 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14292_new_
.sym 41669 soc.spimemio.xfer.flash_clk
.sym 41670 soc.spimemio.xfer.ibuffer[4]
.sym 41671 soc.spimemio.xfer.ibuffer[0]
.sym 41674 soc.cpu.mem_wdata[22]
.sym 41675 $false
.sym 41676 $false
.sym 41677 $false
.sym 41678 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529
.sym 41679 clk_16mhz$2$2
.sym 41680 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 41681 $abc$72829$new_n9423_
.sym 41683 $abc$72829$soc.cpu.mem_rdata[6]_new_inv_
.sym 41684 $abc$72829$new_n9518_
.sym 41685 $abc$72829$soc.cpu.mem_rdata[3]_new_inv_
.sym 41686 $abc$72829$new_n6094_
.sym 41687 $abc$72829$new_n5162_
.sym 41688 soc.spimemio.xfer.ibuffer[0]
.sym 41755 $false
.sym 41756 $false
.sym 41757 soc.spimemio.xfer.xfer_qspi
.sym 41758 soc.spimemio.xfer.xfer_ddr
.sym 41761 $abc$72829$new_n9430_
.sym 41762 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 41763 soc.spimemio.rdata[15]
.sym 41764 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[15]_new_inv_
.sym 41767 $false
.sym 41768 $false
.sym 41769 soc.spimemio.xfer.obuffer[7]
.sym 41770 soc.spimemio.xfer.xfer_qspi
.sym 41773 $false
.sym 41774 soc.cpu.pcpi_div.outsign
.sym 41775 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[5]
.sym 41776 soc.cpu.pcpi_div.quotient[5]
.sym 41779 $false
.sym 41780 $false
.sym 41781 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 41782 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 41797 $false
.sym 41798 $false
.sym 41799 soc.cpu.pcpi_div.quotient[5]
.sym 41800 soc.cpu.pcpi_div.quotient_msk[5]
.sym 41801 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 41802 clk_16mhz$2$2
.sym 41803 soc.cpu.pcpi_div.start$2
.sym 41804 $abc$72829$new_n5144_
.sym 41806 soc.spimemio.config_ddr
.sym 41807 soc.spimemio.config_dummy[3]
.sym 41809 soc.spimemio.config_cont
.sym 41810 soc.spimemio.config_dummy[1]
.sym 41811 soc.spimemio.config_dummy[2]
.sym 41878 soc.ram_ready
.sym 41879 $abc$72829$new_n5103_
.sym 41880 soc.spimemio.config_dummy[2]
.sym 41881 $abc$72829$new_n4805_
.sym 41884 $abc$72829$new_n5105_
.sym 41885 $abc$72829$new_n5104_
.sym 41886 $abc$72829$new_n5101_
.sym 41887 $abc$72829$new_n5102_
.sym 41890 $false
.sym 41891 $false
.sym 41892 $false
.sym 41893 soc.cpu.pcpi_div.quotient[5]
.sym 41896 $false
.sym 41897 $false
.sym 41898 soc.spimemio.xfer.xfer_qspi
.sym 41899 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 41902 $false
.sym 41903 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 41904 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58585
.sym 41905 $abc$72829$techmap\soc.spimemio.$procmux$6340_Y
.sym 41908 soc.simpleuart.cfg_divider[18]
.sym 41909 $abc$72829$new_n4818_
.sym 41910 $abc$72829$new_n4814_
.sym 41911 soc.simpleuart.recv_buf_valid
.sym 41914 soc.simpleuart.cfg_divider[21]
.sym 41915 $abc$72829$new_n4818_
.sym 41916 $abc$72829$new_n4814_
.sym 41917 soc.simpleuart.recv_buf_valid
.sym 41920 $abc$72829$techmap\soc.spimemio.$procmux$6340_Y
.sym 41921 $false
.sym 41922 $false
.sym 41923 $false
.sym 41924 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58559
.sym 41925 clk_16mhz$2$2
.sym 41926 soc.spimemio.jump
.sym 41927 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419
.sym 41928 $abc$72829$new_n5781_
.sym 41929 $abc$72829$new_n7165_
.sym 41930 $abc$72829$new_n5787_
.sym 41931 $abc$72829$techmap\soc.spimemio.$procmux$6356_Y
.sym 41932 soc.cpu.pcpi_div.quotient[21]
.sym 41933 soc.cpu.pcpi_div.quotient[24]
.sym 41934 soc.cpu.pcpi_div.quotient[26]
.sym 42001 soc.cpu.mem_addr[17]
.sym 42002 $abc$72829$new_n5755_
.sym 42003 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 42004 soc.cpu.mem_addr[1]
.sym 42007 $false
.sym 42008 $false
.sym 42009 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_
.sym 42010 $abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 42013 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_
.sym 42014 $abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 42015 soc.cpu.mem_addr[16]
.sym 42016 soc.spimemio.din_data[0]
.sym 42019 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_
.sym 42020 $abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 42021 soc.cpu.mem_addr[18]
.sym 42022 soc.spimemio.din_data[2]
.sym 42025 $false
.sym 42026 $abc$72829$new_n5787_
.sym 42027 $abc$72829$new_n5760_
.sym 42028 soc.spimemio.din_data[1]
.sym 42031 $abc$72829$new_n5792_
.sym 42032 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[0]_new_inv_
.sym 42033 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 42034 soc.cpu.mem_addr[0]
.sym 42037 $abc$72829$new_n5789_
.sym 42038 $abc$72829$new_n5788_
.sym 42039 $abc$72829$new_n5786_
.sym 42040 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36350[0]_new_
.sym 42043 $abc$72829$new_n5781_
.sym 42044 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[2]_new_inv_
.sym 42045 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 42046 soc.cpu.mem_addr[2]
.sym 42047 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618
.sym 42048 clk_16mhz$2$2
.sym 42049 $false
.sym 42050 $abc$72829$new_n5733_
.sym 42051 $abc$72829$auto$simplemap.cc:168:logic_reduce$23452_new_inv_
.sym 42052 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36340[0]_new_
.sym 42053 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$19772[2]_new_
.sym 42054 $abc$72829$new_n5768_
.sym 42055 $abc$72829$new_n5749_
.sym 42056 encoderL.encoderCount[27]
.sym 42057 soc.cpu.reg_out[9]
.sym 42124 $abc$72829$new_n5793_
.sym 42125 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_
.sym 42126 $abc$72829$new_n5735_
.sym 42127 soc.spimemio.config_dummy[0]
.sym 42130 $abc$72829$techmap\soc.spimemio.$procmux$6340_Y
.sym 42131 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$19772[2]_new_
.sym 42132 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_
.sym 42133 soc.cpu.mem_addr[8]
.sym 42136 $false
.sym 42137 $false
.sym 42138 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_
.sym 42139 $abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 42142 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23325_Y[1]_new_
.sym 42143 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$19772[2]_new_
.sym 42144 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_
.sym 42145 soc.cpu.mem_addr[9]
.sym 42148 $false
.sym 42149 $false
.sym 42150 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36340[0]_new_
.sym 42151 soc.spimemio.config_cont
.sym 42154 $false
.sym 42155 $abc$72829$techmap\soc.spimemio.$procmux$6340_Y
.sym 42156 soc.spimemio.config_qspi
.sym 42157 soc.spimemio.config_ddr
.sym 42160 soc.cpu.mem_wdata[21]
.sym 42161 $false
.sym 42162 $false
.sym 42163 $false
.sym 42166 soc.cpu.mem_wdata[16]
.sym 42167 $false
.sym 42168 $false
.sym 42169 $false
.sym 42170 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419
.sym 42171 clk_16mhz$2$2
.sym 42172 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 42173 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36380[0]_new_inv_
.sym 42174 $abc$72829$new_n5782_
.sym 42175 $abc$72829$new_n9449_
.sym 42176 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59563
.sym 42177 $abc$72829$new_n5764_
.sym 42178 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23325_Y[2]_new_
.sym 42179 $abc$72829$techmap\soc.spimemio.$procmux$6340_Y
.sym 42180 soc.spimemio.din_rd
.sym 42247 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_
.sym 42248 $abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 42249 soc.cpu.mem_addr[20]
.sym 42250 soc.spimemio.din_data[4]
.sym 42253 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_
.sym 42254 $abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 42255 soc.cpu.mem_addr[22]
.sym 42256 soc.spimemio.din_data[6]
.sym 42259 $abc$72829$new_n5764_
.sym 42260 $abc$72829$auto$simplemap.cc:168:logic_reduce$23452_new_inv_
.sym 42261 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 42262 soc.cpu.mem_addr[6]
.sym 42265 $false
.sym 42266 $abc$72829$new_n5774_
.sym 42267 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_
.sym 42268 soc.cpu.mem_addr[12]
.sym 42271 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[4]_new_inv_
.sym 42272 $abc$72829$new_n5773_
.sym 42273 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36614[2]_new_
.sym 42274 soc.cpu.mem_addr[4]
.sym 42277 $abc$72829$auto$simplemap.cc:168:logic_reduce$23452_new_inv_
.sym 42278 soc.spimemio.config_ddr
.sym 42279 soc.spimemio.config_qspi
.sym 42280 $abc$72829$techmap\soc.spimemio.$procmux$6340_Y
.sym 42283 $false
.sym 42284 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23324_Y[6]_new_inv_
.sym 42285 $abc$72829$new_n5763_
.sym 42286 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36350[0]_new_
.sym 42289 $false
.sym 42290 $false
.sym 42291 $abc$72829$new_n5771_
.sym 42292 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36350[0]_new_
.sym 42293 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59618
.sym 42294 clk_16mhz$2$2
.sym 42295 $false
.sym 42297 $abc$72829$new_n4866_
.sym 42298 $abc$72829$new_n4821_
.sym 42299 $abc$72829$new_n4804_
.sym 42300 $abc$72829$new_n4867_
.sym 42301 $abc$72829$new_n5272_
.sym 42302 $abc$72829$new_n4868_
.sym 42303 soc.spimemio.buffer[16]
.sym 42370 $false
.sym 42371 $false
.sym 42372 soc.cpu.mem_wstrb[1]
.sym 42373 $abc$72829$new_n5813_
.sym 42388 soc.ram_ready
.sym 42389 $abc$72829$new_n4916_
.sym 42390 soc.spimemio.config_dummy[0]
.sym 42391 $abc$72829$new_n4805_
.sym 42406 soc.cpu.mem_wdata[5]
.sym 42407 $false
.sym 42408 $false
.sym 42409 $false
.sym 42412 soc.cpu.mem_wdata[7]
.sym 42413 $false
.sym 42414 $false
.sym 42415 $false
.sym 42416 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39960
.sym 42417 clk_16mhz$2$2
.sym 42418 $false
.sym 42420 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 42421 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 42422 $abc$72829$new_n4805_
.sym 42423 $abc$72829$logic_and$hardware.v:142$8_Y_new_
.sym 42425 soc.cpu.mem_la_wdata[14]
.sym 42426 soc.cpu.count_instr[0]
.sym 42511 $abc$72829$new_n4918_
.sym 42512 $abc$72829$new_n4917_
.sym 42513 $abc$72829$new_n4914_
.sym 42514 $abc$72829$new_n4915_
.sym 42517 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 42518 $abc$72829$new_n5993_
.sym 42519 soc.cpu.mem_wdata[3]
.sym 42520 soc.simpleuart.send_pattern[5]
.sym 42529 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 42530 $abc$72829$new_n5993_
.sym 42531 soc.cpu.mem_wdata[1]
.sym 42532 soc.simpleuart.send_pattern[3]
.sym 42535 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 42536 $abc$72829$new_n5993_
.sym 42537 soc.cpu.mem_wdata[2]
.sym 42538 soc.simpleuart.send_pattern[4]
.sym 42539 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133
.sym 42540 clk_16mhz$2$2
.sym 42541 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 42542 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23488[4]_new_
.sym 42543 $abc$72829$new_n6178_
.sym 42544 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20781[1]_new_inv_
.sym 42546 soc.spimemio.valid
.sym 42547 $abc$72829$new_n4783_
.sym 42548 soc.cpu.instr_maskirq
.sym 42549 soc.cpu.instr_timer
.sym 42622 $abc$72829$new_n9403_
.sym 42623 soc.spimemio.valid
.sym 42624 soc.memory.rdata[16]
.sym 42625 soc.ram_ready
.sym 42628 soc.cpu.mem_wdata[23]
.sym 42629 $false
.sym 42630 $false
.sym 42631 $false
.sym 42640 soc.cpu.mem_wdata[19]
.sym 42641 $false
.sym 42642 $false
.sym 42643 $false
.sym 42652 soc.cpu.mem_wdata[21]
.sym 42653 $false
.sym 42654 $false
.sym 42655 $false
.sym 42662 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$57529
.sym 42663 clk_16mhz$2$2
.sym 42664 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 42665 $abc$72829$new_n4814_
.sym 42666 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 42667 $abc$72829$new_n4806_
.sym 42668 $abc$72829$new_n4818_
.sym 42669 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12084[0]_new_inv_
.sym 42670 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23497[2]_new_
.sym 42671 $abc$72829$new_n4819_
.sym 42672 $abc$72829$new_n4816_
.sym 42739 $abc$72829$new_n4815_
.sym 42740 $abc$72829$new_n4819_
.sym 42741 $abc$72829$new_n5069_
.sym 42742 $abc$72829$new_n4780_
.sym 42745 $false
.sym 42746 soc.cpu.mem_addr[1]
.sym 42747 soc.cpu.mem_addr[0]
.sym 42748 soc.cpu.mem_addr[2]
.sym 42751 soc.cpu.mem_addr[7]
.sym 42752 soc.cpu.mem_addr[6]
.sym 42753 soc.cpu.mem_addr[5]
.sym 42754 soc.cpu.mem_addr[4]
.sym 42757 $false
.sym 42758 $false
.sym 42759 soc.cpu.mem_valid
.sym 42760 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[6]_new_
.sym 42763 $abc$72829$new_n5070_
.sym 42764 $abc$72829$new_n5069_
.sym 42765 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23497[2]_new_
.sym 42766 $abc$72829$new_n4780_
.sym 42769 $false
.sym 42770 $abc$72829$new_n4811_
.sym 42771 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[6]_new_
.sym 42772 soc.cpu.mem_addr[3]
.sym 42775 soc.cpu.mem_valid
.sym 42776 soc.cpu.mem_addr[3]
.sym 42777 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[6]_new_
.sym 42778 $abc$72829$new_n4811_
.sym 42781 soc.cpu.mem_la_wdata[14]
.sym 42782 $false
.sym 42783 $false
.sym 42784 $false
.sym 42785 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 42786 clk_16mhz$2$2
.sym 42787 $false
.sym 42788 $abc$72829$auto$rtlil.cc:1844:Not$7472_new_
.sym 42789 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33456_new_inv_
.sym 42790 $abc$72829$new_n4780_
.sym 42791 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[5]_new_
.sym 42792 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[3]_new_
.sym 42793 $abc$72829$new_n4807_
.sym 42794 soc.cpu.pcpi_mul.pcpi_wr
.sym 42862 $false
.sym 42863 $false
.sym 42864 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[3]_new_
.sym 42865 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[2]_new_
.sym 42874 $false
.sym 42875 $abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_
.sym 42876 soc.cpu.pcpi_mul.pcpi_wr
.sym 42877 soc.cpu.pcpi_div.pcpi_wr
.sym 42880 soc.cpu.mem_addr[23]
.sym 42881 soc.cpu.mem_addr[22]
.sym 42882 soc.cpu.mem_addr[21]
.sym 42883 soc.cpu.mem_addr[20]
.sym 42886 $false
.sym 42887 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[2]_new_
.sym 42888 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[3]_new_
.sym 42889 soc.cpu.mem_addr[24]
.sym 42892 $false
.sym 42893 $abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_
.sym 42894 soc.cpu.pcpi_div.pcpi_wr
.sym 42895 soc.cpu.pcpi_mul.pcpi_wr
.sym 42898 $false
.sym 42899 resetn$2
.sym 42900 soc.cpu.cpu_state[2]
.sym 42901 $abc$72829$auto$simplemap.cc:168:logic_reduce$21738_new_inv_
.sym 42904 $false
.sym 42905 $abc$72829$techmap\soc.cpu.$procmux$4339_Y_new_
.sym 42906 soc.cpu.pcpi_div.pcpi_wr
.sym 42907 soc.cpu.pcpi_mul.pcpi_wr
.sym 42908 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57381
.sym 42909 clk_16mhz$2$2
.sym 42910 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 42911 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$9196[0]_new_inv_
.sym 42913 $abc$72829$new_n4826_
.sym 42914 $abc$72829$new_n4782_
.sym 42916 $abc$72829$new_n4827_
.sym 42917 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 42918 $abc$72829$new_n4828_
.sym 42985 $false
.sym 42986 $abc$72829$techmap\soc.cpu.$procmux$4339_Y_new_
.sym 42987 soc.cpu.irq_active
.sym 42988 soc.cpu.irq_mask[1]
.sym 42991 $false
.sym 42992 $false
.sym 42993 $abc$72829$new_n4974_
.sym 42994 $abc$72829$new_n4964_
.sym 42997 $abc$72829$new_n5060_
.sym 42998 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$13259[2]_new_inv_
.sym 42999 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12811[3]_new_inv_
.sym 43000 $abc$72829$new_n5030_
.sym 43003 $false
.sym 43004 soc.cpu.cpu_state[2]
.sym 43005 $abc$72829$new_n4964_
.sym 43006 $abc$72829$new_n4974_
.sym 43009 $false
.sym 43010 soc.cpu.cpu_state[2]
.sym 43011 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$13419[2]_new_inv_
.sym 43012 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12811[3]_new_inv_
.sym 43015 $false
.sym 43016 soc.cpu.irq_mask[1]
.sym 43017 soc.cpu.irq_active
.sym 43018 $abc$72829$techmap\soc.cpu.$procmux$4339_Y_new_
.sym 43021 $false
.sym 43022 $abc$72829$new_n5041_
.sym 43023 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12811[3]_new_inv_
.sym 43024 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$13419[2]_new_inv_
.sym 43027 $abc$72829$new_n9416_
.sym 43028 $abc$72829$techmap\soc.cpu.$procmux$4339_Y_new_
.sym 43029 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12811[3]_new_inv_
.sym 43030 $abc$72829$new_n5030_
.sym 43031 $true
.sym 43032 clk_16mhz$2$2
.sym 43033 $false
.sym 43034 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$50019[2]
.sym 43035 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_
.sym 43036 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50043
.sym 43037 $abc$72829$new_n7055_
.sym 43038 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_
.sym 43039 $abc$72829$new_n5967_
.sym 43040 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$51724
.sym 43041 soc.cpu.mem_do_rinst
.sym 43108 $false
.sym 43109 soc.cpu.cpu_state[3]
.sym 43110 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43111 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 43114 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7764_new_
.sym 43115 $abc$72829$new_n5050_
.sym 43116 soc.cpu.cpu_state[2]
.sym 43117 $abc$72829$new_n5041_
.sym 43120 $false
.sym 43121 $abc$72829$new_n9619_
.sym 43122 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 43123 $abc$72829$new_n5040_
.sym 43126 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7764_new_
.sym 43127 $abc$72829$new_n5048_
.sym 43128 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 43129 $abc$72829$new_n4978_
.sym 43132 $abc$72829$new_n9585_
.sym 43133 $abc$72829$new_n9419_
.sym 43134 resetn$2
.sym 43135 $abc$72829$new_n5049_
.sym 43138 $false
.sym 43139 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_
.sym 43140 $abc$72829$new_n7054_
.sym 43141 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_
.sym 43144 $abc$72829$new_n9621_
.sym 43145 $abc$72829$new_n9620_
.sym 43146 $abc$72829$new_n4964_
.sym 43147 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7796_new_
.sym 43150 $abc$72829$new_n7053_
.sym 43151 soc.cpu.irq_pending[2]
.sym 43152 resetn$2
.sym 43153 $abc$72829$new_n7055_
.sym 43154 $true
.sym 43155 clk_16mhz$2$2
.sym 43156 $false
.sym 43157 $abc$72829$new_n8497_
.sym 43158 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12740[1]_new_inv_
.sym 43159 $abc$72829$new_n9419_
.sym 43160 $abc$72829$techmap\soc.cpu.$procmux$3316_Y
.sym 43161 $abc$72829$new_n9416_
.sym 43162 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$50187
.sym 43163 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50139
.sym 43164 soc.cpu.mem_do_prefetch
.sym 43231 $false
.sym 43232 $abc$72829$new_n4974_
.sym 43233 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_
.sym 43234 soc.cpu.instr_waitirq
.sym 43237 $abc$72829$new_n5027_
.sym 43238 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7772_new_
.sym 43239 $abc$72829$new_n9414_
.sym 43240 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$19447[1]_new_
.sym 43249 resetn$2
.sym 43250 soc.cpu.mem_do_wdata
.sym 43251 soc.cpu.mem_do_rdata
.sym 43252 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$11739[0]_new_inv_
.sym 43255 $false
.sym 43256 $abc$72829$new_n4973_
.sym 43257 $abc$72829$new_n4967_
.sym 43258 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7772_new_
.sym 43261 $abc$72829$new_n4974_
.sym 43262 $abc$72829$new_n4973_
.sym 43263 $abc$72829$new_n4967_
.sym 43264 $abc$72829$auto$fsm_map.cc:74:implement_pattern_cache$7772_new_
.sym 43267 $false
.sym 43268 $abc$72829$new_n5964_
.sym 43269 soc.cpu.irq_mask[1]
.sym 43270 soc.cpu.cpu_state[4]
.sym 43273 $false
.sym 43274 $abc$72829$new_n5048_
.sym 43275 soc.cpu.irq_pending[1]
.sym 43276 $abc$72829$new_n8722_
.sym 43277 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$50187
.sym 43278 clk_16mhz$2$2
.sym 43279 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 43281 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49871
.sym 43282 $abc$72829$new_n6175_
.sym 43283 $abc$72829$new_n6999_
.sym 43284 pwm_connectorDB[17]
.sym 43354 $false
.sym 43355 $abc$72829$auto$alumacc.cc:491:replace_alu$7682[31]
.sym 43356 soc.cpu.is_sltiu_bltu_sltu
.sym 43357 soc.cpu.instr_bgeu
.sym 43360 $false
.sym 43361 soc.cpu.instr_bne
.sym 43362 soc.cpu.is_slti_blt_slt
.sym 43363 soc.cpu.is_sltiu_bltu_sltu
.sym 43366 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1234$2406_Y_new_inv_
.sym 43367 soc.cpu.instr_bne
.sym 43368 $abc$72829$new_n5713_
.sym 43369 soc.cpu.instr_bgeu
.sym 43372 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1234$2406_Y_new_inv_
.sym 43373 $abc$72829$new_n9444_
.sym 43374 soc.cpu.instr_bge
.sym 43375 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1236$2407_Y_new_inv_
.sym 43378 soc.cpu.cpu_state[5]
.sym 43379 $abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 43380 soc.cpu.cpu_state[4]
.sym 43381 $abc$72829$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 43384 $abc$72829$new_n9446_
.sym 43385 $abc$72829$new_n5716_
.sym 43386 soc.cpu.is_slti_blt_slt
.sym 43387 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1236$2407_Y_new_inv_
.sym 43390 soc.cpu.cpu_state[5]
.sym 43391 $abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 43392 soc.cpu.instr_lh
.sym 43393 soc.cpu.latched_is_lh
.sym 43396 soc.cpu.cpu_state[5]
.sym 43397 $abc$72829$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 43398 soc.cpu.instr_lb
.sym 43399 soc.cpu.latched_is_lb
.sym 43400 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49871
.sym 43401 clk_16mhz$2$2
.sym 43402 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 43403 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[2]_new_inv_
.sym 43404 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[1]_new_inv_
.sym 43405 $abc$72829$auto$simplemap.cc:168:logic_reduce$20277[0]_new_inv_
.sym 43406 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[3]_new_inv_
.sym 43407 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 43410 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[0]_new_inv_
.sym 43477 $false
.sym 43478 $false
.sym 43479 soc.cpu.is_alu_reg_reg
.sym 43480 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 43483 $false
.sym 43484 $false
.sym 43485 soc.cpu.instr_slli
.sym 43486 soc.cpu.instr_sll
.sym 43489 $false
.sym 43490 $false
.sym 43491 soc.cpu.instr_ori
.sym 43492 soc.cpu.instr_or
.sym 43495 $false
.sym 43496 soc.cpu.is_alu_reg_reg
.sym 43497 $abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_
.sym 43498 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_
.sym 43501 $false
.sym 43502 $abc$72829$new_n6211_
.sym 43503 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 43504 soc.cpu.mem_rdata_q[14]
.sym 43507 soc.cpu.mem_rdata_q[12]
.sym 43508 soc.cpu.mem_rdata_q[14]
.sym 43509 soc.cpu.mem_rdata_q[13]
.sym 43510 $abc$72829$new_n6211_
.sym 43513 soc.cpu.is_alu_reg_reg
.sym 43514 soc.cpu.mem_rdata_q[14]
.sym 43515 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 43516 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1047$2263_Y_new_
.sym 43519 $abc$72829$new_n6211_
.sym 43520 soc.cpu.mem_rdata_q[14]
.sym 43521 soc.cpu.mem_rdata_q[13]
.sym 43522 soc.cpu.mem_rdata_q[12]
.sym 43523 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49391
.sym 43524 clk_16mhz$2$2
.sym 43525 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 43526 $abc$72829$new_n7043_
.sym 43527 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8]
.sym 43528 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2]
.sym 43529 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5]
.sym 43530 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7]
.sym 43531 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3]
.sym 43532 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4]
.sym 43533 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6]
.sym 43562 $true
.sym 43599 soc.cpu.timer[0]$2
.sym 43600 $false
.sym 43601 soc.cpu.timer[0]
.sym 43602 $false
.sym 43603 $false
.sym 43605 $auto$alumacc.cc:474:replace_alu$7690.C[2]$2
.sym 43607 soc.cpu.timer[1]
.sym 43608 $true$2
.sym 43611 $auto$alumacc.cc:474:replace_alu$7690.C[3]$2
.sym 43613 soc.cpu.timer[2]
.sym 43614 $true$2
.sym 43615 $auto$alumacc.cc:474:replace_alu$7690.C[2]$2
.sym 43617 $auto$alumacc.cc:474:replace_alu$7690.C[4]$2
.sym 43619 soc.cpu.timer[3]
.sym 43620 $true$2
.sym 43621 $auto$alumacc.cc:474:replace_alu$7690.C[3]$2
.sym 43623 $auto$alumacc.cc:474:replace_alu$7690.C[5]$2
.sym 43625 soc.cpu.timer[4]
.sym 43626 $true$2
.sym 43627 $auto$alumacc.cc:474:replace_alu$7690.C[4]$2
.sym 43629 $auto$alumacc.cc:474:replace_alu$7690.C[6]$2
.sym 43631 soc.cpu.timer[5]
.sym 43632 $true$2
.sym 43633 $auto$alumacc.cc:474:replace_alu$7690.C[5]$2
.sym 43635 $auto$alumacc.cc:474:replace_alu$7690.C[7]$2
.sym 43637 soc.cpu.timer[6]
.sym 43638 $true$2
.sym 43639 $auto$alumacc.cc:474:replace_alu$7690.C[6]$2
.sym 43641 $auto$alumacc.cc:474:replace_alu$7690.C[8]$2
.sym 43643 soc.cpu.timer[7]
.sym 43644 $true$2
.sym 43645 $auto$alumacc.cc:474:replace_alu$7690.C[7]$2
.sym 43649 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11]
.sym 43650 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9]
.sym 43651 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13]
.sym 43652 $abc$72829$new_n7045_
.sym 43653 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14]
.sym 43654 $abc$72829$new_n7041_
.sym 43655 $abc$72829$new_n7042_
.sym 43656 soc.cpu.timer[12]
.sym 43685 $auto$alumacc.cc:474:replace_alu$7690.C[8]$2
.sym 43722 $auto$alumacc.cc:474:replace_alu$7690.C[9]$2
.sym 43724 soc.cpu.timer[8]
.sym 43725 $true$2
.sym 43726 $auto$alumacc.cc:474:replace_alu$7690.C[8]$2
.sym 43728 $auto$alumacc.cc:474:replace_alu$7690.C[10]$2
.sym 43730 soc.cpu.timer[9]
.sym 43731 $true$2
.sym 43732 $auto$alumacc.cc:474:replace_alu$7690.C[9]$2
.sym 43734 $auto$alumacc.cc:474:replace_alu$7690.C[11]$2
.sym 43736 soc.cpu.timer[10]
.sym 43737 $true$2
.sym 43738 $auto$alumacc.cc:474:replace_alu$7690.C[10]$2
.sym 43740 $auto$alumacc.cc:474:replace_alu$7690.C[12]$2
.sym 43742 soc.cpu.timer[11]
.sym 43743 $true$2
.sym 43744 $auto$alumacc.cc:474:replace_alu$7690.C[11]$2
.sym 43746 $auto$alumacc.cc:474:replace_alu$7690.C[13]$2
.sym 43748 soc.cpu.timer[12]
.sym 43749 $true$2
.sym 43750 $auto$alumacc.cc:474:replace_alu$7690.C[12]$2
.sym 43752 $auto$alumacc.cc:474:replace_alu$7690.C[14]$2
.sym 43754 soc.cpu.timer[13]
.sym 43755 $true$2
.sym 43756 $auto$alumacc.cc:474:replace_alu$7690.C[13]$2
.sym 43758 $auto$alumacc.cc:474:replace_alu$7690.C[15]$2
.sym 43760 soc.cpu.timer[14]
.sym 43761 $true$2
.sym 43762 $auto$alumacc.cc:474:replace_alu$7690.C[14]$2
.sym 43764 $auto$alumacc.cc:474:replace_alu$7690.C[16]$2
.sym 43766 soc.cpu.timer[15]
.sym 43767 $true$2
.sym 43768 $auto$alumacc.cc:474:replace_alu$7690.C[15]$2
.sym 43772 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20]
.sym 43773 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21]
.sym 43774 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16]
.sym 43775 soc.simpleuart.recv_divcnt[0]
.sym 43776 soc.cpu.timer[20]
.sym 43777 soc.cpu.timer[16]
.sym 43778 soc.cpu.timer[21]
.sym 43779 soc.simpleuart.recv_divcnt[1]
.sym 43808 $auto$alumacc.cc:474:replace_alu$7690.C[16]$2
.sym 43845 $auto$alumacc.cc:474:replace_alu$7690.C[17]$2
.sym 43847 soc.cpu.timer[16]
.sym 43848 $true$2
.sym 43849 $auto$alumacc.cc:474:replace_alu$7690.C[16]$2
.sym 43851 $auto$alumacc.cc:474:replace_alu$7690.C[18]$2
.sym 43853 soc.cpu.timer[17]
.sym 43854 $true$2
.sym 43855 $auto$alumacc.cc:474:replace_alu$7690.C[17]$2
.sym 43857 $auto$alumacc.cc:474:replace_alu$7690.C[19]$2
.sym 43859 soc.cpu.timer[18]
.sym 43860 $true$2
.sym 43861 $auto$alumacc.cc:474:replace_alu$7690.C[18]$2
.sym 43863 $auto$alumacc.cc:474:replace_alu$7690.C[20]$2
.sym 43865 soc.cpu.timer[19]
.sym 43866 $true$2
.sym 43867 $auto$alumacc.cc:474:replace_alu$7690.C[19]$2
.sym 43869 $auto$alumacc.cc:474:replace_alu$7690.C[21]$2
.sym 43871 soc.cpu.timer[20]
.sym 43872 $true$2
.sym 43873 $auto$alumacc.cc:474:replace_alu$7690.C[20]$2
.sym 43875 $auto$alumacc.cc:474:replace_alu$7690.C[22]$2
.sym 43877 soc.cpu.timer[21]
.sym 43878 $true$2
.sym 43879 $auto$alumacc.cc:474:replace_alu$7690.C[21]$2
.sym 43881 $auto$alumacc.cc:474:replace_alu$7690.C[23]$2
.sym 43883 soc.cpu.timer[22]
.sym 43884 $true$2
.sym 43885 $auto$alumacc.cc:474:replace_alu$7690.C[22]$2
.sym 43887 $auto$alumacc.cc:474:replace_alu$7690.C[24]$2
.sym 43889 soc.cpu.timer[23]
.sym 43890 $true$2
.sym 43891 $auto$alumacc.cc:474:replace_alu$7690.C[23]$2
.sym 43895 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23]
.sym 43896 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25]
.sym 43897 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30]
.sym 43898 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28]
.sym 43899 $abc$72829$new_n7047_
.sym 43900 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24]
.sym 43901 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22]
.sym 43902 soc.cpu.reg_op1[9]
.sym 43931 $auto$alumacc.cc:474:replace_alu$7690.C[24]$2
.sym 43968 $auto$alumacc.cc:474:replace_alu$7690.C[25]$2
.sym 43970 soc.cpu.timer[24]
.sym 43971 $true$2
.sym 43972 $auto$alumacc.cc:474:replace_alu$7690.C[24]$2
.sym 43974 $auto$alumacc.cc:474:replace_alu$7690.C[26]$2
.sym 43976 soc.cpu.timer[25]
.sym 43977 $true$2
.sym 43978 $auto$alumacc.cc:474:replace_alu$7690.C[25]$2
.sym 43980 $auto$alumacc.cc:474:replace_alu$7690.C[27]$2
.sym 43982 soc.cpu.timer[26]
.sym 43983 $true$2
.sym 43984 $auto$alumacc.cc:474:replace_alu$7690.C[26]$2
.sym 43986 $auto$alumacc.cc:474:replace_alu$7690.C[28]$2
.sym 43988 soc.cpu.timer[27]
.sym 43989 $true$2
.sym 43990 $auto$alumacc.cc:474:replace_alu$7690.C[27]$2
.sym 43992 $auto$alumacc.cc:474:replace_alu$7690.C[29]$2
.sym 43994 soc.cpu.timer[28]
.sym 43995 $true$2
.sym 43996 $auto$alumacc.cc:474:replace_alu$7690.C[28]$2
.sym 43998 $auto$alumacc.cc:474:replace_alu$7690.C[30]$2
.sym 44000 soc.cpu.timer[29]
.sym 44001 $true$2
.sym 44002 $auto$alumacc.cc:474:replace_alu$7690.C[29]$2
.sym 44004 $auto$alumacc.cc:474:replace_alu$7690.C[31]
.sym 44006 soc.cpu.timer[30]
.sym 44007 $true$2
.sym 44008 $auto$alumacc.cc:474:replace_alu$7690.C[30]$2
.sym 44011 $false
.sym 44012 soc.cpu.timer[31]
.sym 44013 $false
.sym 44014 $auto$alumacc.cc:474:replace_alu$7690.C[31]
.sym 44128 $false
.sym 44129 soc.cpu.timer[29]
.sym 44130 $false
.sym 44131 $auto$alumacc.cc:474:replace_alu$7690.C[29]
.sym 44189 $false
.sym 44241 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[8]
.sym 44242 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[5]
.sym 44243 $abc$72829$techmap\encoderL.$procmux$2675_Y[3]_new_inv_
.sym 44244 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[6]
.sym 44245 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[13]
.sym 44246 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[2]
.sym 44247 $abc$72829$procmux$6797_Y[4]_new_inv_
.sym 44248 encoderDataI[3]
.sym 44316 $false
.sym 44317 writeEncoderI
.sym 44318 encoderL.encoderCount[13]
.sym 44319 encoderDataI[13]
.sym 44322 $false
.sym 44323 encoderL.encoderCount[13]
.sym 44324 $false
.sym 44325 $auto$alumacc.cc:474:replace_alu$7604.C[13]
.sym 44328 $false
.sym 44329 writeEncoderI
.sym 44330 encoderL.encoderCount[31]
.sym 44331 encoderDataI[31]
.sym 44334 $false
.sym 44335 encoderL.encoderCount[2]
.sym 44336 $false
.sym 44337 $auto$alumacc.cc:474:replace_alu$7604.C[2]
.sym 44340 $false
.sym 44341 writeEncoderI
.sym 44342 encoderL.encoderCount[7]
.sym 44343 encoderDataI[7]
.sym 44346 $false
.sym 44347 encoderL.encoderCounter[1]
.sym 44348 $abc$72829$techmap\encoderL.$procmux$2678_Y[3]_new_inv_
.sym 44349 $abc$72829$techmap\encoderL.$procmux$2675_Y[3]_new_inv_
.sym 44352 $false
.sym 44353 encoderL.encoderCounter[1]
.sym 44354 $abc$72829$techmap\encoderL.$procmux$2678_Y[13]_new_inv_
.sym 44355 $abc$72829$techmap\encoderL.$procmux$2675_Y[13]_new_inv_
.sym 44358 $false
.sym 44359 encoderL.encoderCounter[1]
.sym 44360 $abc$72829$techmap\encoderL.$procmux$2678_Y[4]_new_inv_
.sym 44361 $abc$72829$techmap\encoderL.$procmux$2675_Y[4]_new_inv_
.sym 44362 $true
.sym 44363 clk_16mhz$2$2
.sym 44364 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 44371 $abc$72829$auto$wreduce.cc:454:run$7250[2]
.sym 44372 $abc$72829$auto$wreduce.cc:454:run$7250[3]
.sym 44373 $abc$72829$auto$wreduce.cc:454:run$7250[4]
.sym 44374 $abc$72829$auto$wreduce.cc:454:run$7250[5]
.sym 44375 $abc$72829$auto$wreduce.cc:454:run$7250[6]
.sym 44376 $abc$72829$auto$wreduce.cc:454:run$7250[7]
.sym 44479 $false
.sym 44480 pinEncoderIB$2
.sym 44481 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[9]
.sym 44482 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[9]
.sym 44485 $false
.sym 44486 pinEncoderIB$2
.sym 44487 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[14]
.sym 44488 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[14]
.sym 44491 $false
.sym 44492 encoderL.encoderCount[9]
.sym 44493 $false
.sym 44494 $auto$alumacc.cc:474:replace_alu$7604.C[9]
.sym 44497 $false
.sym 44498 encoderL.encoderCount[14]
.sym 44499 $false
.sym 44500 $auto$alumacc.cc:474:replace_alu$7604.C[14]
.sym 44503 $false
.sym 44504 $false
.sym 44505 $false
.sym 44506 soc.cpu.reg_op2[14]
.sym 44509 $false
.sym 44510 pinEncoderIB$2
.sym 44511 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[2]
.sym 44512 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[2]
.sym 44515 $false
.sym 44516 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 44517 clock.counterO[13]
.sym 44518 encoderL.encoderCount[13]
.sym 44521 soc.cpu.mem_wdata[7]
.sym 44522 $false
.sym 44523 $false
.sym 44524 $false
.sym 44525 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173
.sym 44526 clk_16mhz$2$2
.sym 44527 $false
.sym 44528 $abc$72829$auto$wreduce.cc:454:run$7250[8]
.sym 44529 $abc$72829$auto$wreduce.cc:454:run$7250[9]
.sym 44530 $abc$72829$auto$wreduce.cc:454:run$7250[10]
.sym 44531 $abc$72829$auto$wreduce.cc:454:run$7250[11]
.sym 44532 $abc$72829$auto$wreduce.cc:454:run$7250[12]
.sym 44533 $abc$72829$auto$wreduce.cc:454:run$7250[13]
.sym 44534 $abc$72829$auto$wreduce.cc:454:run$7250[14]
.sym 44535 $abc$72829$auto$wreduce.cc:454:run$7250[15]
.sym 44602 $false
.sym 44603 pinEncoderIB$2
.sym 44604 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[17]
.sym 44605 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[17]
.sym 44608 $false
.sym 44609 encoderL.encoderCount[17]
.sym 44610 $false
.sym 44611 $auto$alumacc.cc:474:replace_alu$7604.C[17]
.sym 44614 $false
.sym 44615 pinEncoderIB$2
.sym 44616 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[15]
.sym 44617 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[15]
.sym 44620 $false
.sym 44621 $false
.sym 44622 $false
.sym 44623 soc.cpu.reg_op2[18]
.sym 44626 $false
.sym 44627 encoderL.encoderCount[15]
.sym 44628 $false
.sym 44629 $auto$alumacc.cc:474:replace_alu$7604.C[15]
.sym 44632 $false
.sym 44633 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 44634 clock.counterO[27]
.sym 44635 encoderL.encoderCount[27]
.sym 44638 $false
.sym 44639 writeEncoderI
.sym 44640 encoderL.encoderCount[2]
.sym 44641 encoderDataI[2]
.sym 44644 $false
.sym 44645 $false
.sym 44646 $false
.sym 44647 soc.cpu.reg_op2[9]
.sym 44651 $abc$72829$auto$wreduce.cc:454:run$7250[16]
.sym 44652 $abc$72829$auto$wreduce.cc:454:run$7250[17]
.sym 44653 $abc$72829$auto$wreduce.cc:454:run$7250[18]
.sym 44654 $abc$72829$auto$wreduce.cc:454:run$7250[19]
.sym 44655 $abc$72829$auto$wreduce.cc:454:run$7250[20]
.sym 44656 $abc$72829$auto$wreduce.cc:454:run$7250[21]
.sym 44657 $abc$72829$auto$wreduce.cc:454:run$7250[22]
.sym 44658 $abc$72829$auto$wreduce.cc:454:run$7250[23]
.sym 44725 $false
.sym 44726 pinEncoderIB$2
.sym 44727 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[18]
.sym 44728 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[18]
.sym 44731 $false
.sym 44732 pinEncoderIB$2
.sym 44733 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[16]
.sym 44734 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[16]
.sym 44737 $false
.sym 44738 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 44739 clock.counterO[28]
.sym 44740 encoderL.encoderCount[28]
.sym 44743 $false
.sym 44744 encoderL.encoderCount[18]
.sym 44745 $false
.sym 44746 $auto$alumacc.cc:474:replace_alu$7604.C[18]
.sym 44749 $false
.sym 44750 encoderL.encoderCount[16]
.sym 44751 $false
.sym 44752 $auto$alumacc.cc:474:replace_alu$7604.C[16]
.sym 44755 $false
.sym 44756 pinEncoderIB$2
.sym 44757 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[22]
.sym 44758 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[22]
.sym 44761 $false
.sym 44762 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 44763 clock.counterO[31]
.sym 44764 encoderL.encoderCount[31]
.sym 44767 soc.cpu.mem_wdata[28]
.sym 44768 $false
.sym 44769 $false
.sym 44770 $false
.sym 44771 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43965
.sym 44772 clk_16mhz$2$2
.sym 44773 $false
.sym 44774 $abc$72829$auto$wreduce.cc:454:run$7250[24]
.sym 44775 $abc$72829$auto$wreduce.cc:454:run$7250[25]
.sym 44776 $abc$72829$auto$wreduce.cc:454:run$7250[26]
.sym 44777 $abc$72829$auto$wreduce.cc:454:run$7250[27]
.sym 44778 $abc$72829$auto$wreduce.cc:454:run$7250[28]
.sym 44779 $abc$72829$auto$wreduce.cc:454:run$7250[29]
.sym 44780 $abc$72829$auto$wreduce.cc:454:run$7250[30]
.sym 44781 $abc$72829$auto$wreduce.cc:454:run$7250[31]
.sym 44848 $false
.sym 44849 writeEncoderI
.sym 44850 encoderL.encoderCount[15]
.sym 44851 encoderDataI[15]
.sym 44854 $false
.sym 44855 $false
.sym 44856 $false
.sym 44857 soc.cpu.reg_op2[30]
.sym 44860 $false
.sym 44861 encoderL.encoderCount[24]
.sym 44862 $false
.sym 44863 $auto$alumacc.cc:474:replace_alu$7604.C[24]
.sym 44866 $false
.sym 44867 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 44868 clock.counterO[30]
.sym 44869 encoderL.encoderCount[30]
.sym 44872 $false
.sym 44873 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 44874 clock.counterO[26]
.sym 44875 encoderL.encoderCount[26]
.sym 44878 $false
.sym 44879 pinEncoderIB$2
.sym 44880 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[24]
.sym 44881 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[24]
.sym 44884 $false
.sym 44885 encoderL.encoderCounter[1]
.sym 44886 $abc$72829$techmap\encoderL.$procmux$2678_Y[2]_new_inv_
.sym 44887 $abc$72829$techmap\encoderL.$procmux$2675_Y[2]_new_inv_
.sym 44890 $false
.sym 44891 encoderL.encoderCounter[1]
.sym 44892 $abc$72829$techmap\encoderL.$procmux$2678_Y[15]_new_inv_
.sym 44893 $abc$72829$techmap\encoderL.$procmux$2675_Y[15]_new_inv_
.sym 44894 $true
.sym 44895 clk_16mhz$2$2
.sym 44896 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 44897 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[21]
.sym 44898 $abc$72829$techmap\encoderL.$procmux$2675_Y[6]_new_inv_
.sym 44899 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[40]_new_inv_
.sym 44900 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[23]
.sym 44901 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[24]
.sym 44902 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[22]
.sym 44903 encoderDataI[6]
.sym 44904 encoderDataI[1]
.sym 44971 $false
.sym 44972 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 44973 clock.counterO[17]
.sym 44974 encoderL.encoderCount[17]
.sym 44977 $false
.sym 44978 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 44979 clock.counterO[25]
.sym 44980 encoderL.encoderCount[25]
.sym 44983 $false
.sym 44984 writeEncoderI
.sym 44985 encoderL.encoderCount[24]
.sym 44986 encoderDataI[24]
.sym 44989 $false
.sym 44990 writeEncoderI
.sym 44991 encoderL.encoderCount[17]
.sym 44992 encoderDataI[17]
.sym 45001 $false
.sym 45002 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 45003 clock.counterO[14]
.sym 45004 encoderL.encoderCount[14]
.sym 45007 $false
.sym 45008 encoderL.encoderCounter[1]
.sym 45009 $abc$72829$techmap\encoderL.$procmux$2678_Y[17]_new_inv_
.sym 45010 $abc$72829$techmap\encoderL.$procmux$2675_Y[17]_new_inv_
.sym 45013 $false
.sym 45014 encoderL.encoderCounter[1]
.sym 45015 $abc$72829$techmap\encoderL.$procmux$2678_Y[24]_new_inv_
.sym 45016 $abc$72829$techmap\encoderL.$procmux$2675_Y[24]_new_inv_
.sym 45017 $true
.sym 45018 clk_16mhz$2$2
.sym 45019 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 45020 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[26]
.sym 45021 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[28]
.sym 45022 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[57]_new_inv_
.sym 45023 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[54]_new_inv_
.sym 45024 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[60]_new_inv_
.sym 45025 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[59]_new_inv_
.sym 45026 soc.cpu.mem_la_wdata[8]
.sym 45027 soc.cpu.mem_wdata[24]
.sym 45094 $false
.sym 45095 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 45096 soc.cpu.reg_op2[5]
.sym 45097 soc.cpu.reg_op2[13]
.sym 45100 $false
.sym 45101 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 45102 $abc$72829$procmux$6797_Y[6]_new_inv_
.sym 45103 encoderR.encoderCount[6]
.sym 45106 $false
.sym 45107 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 45108 $abc$72829$procmux$6797_Y[23]_new_inv_
.sym 45109 encoderR.encoderCount[23]
.sym 45112 $false
.sym 45113 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 45114 $abc$72829$procmux$6797_Y[31]_new_inv_
.sym 45115 encoderR.encoderCount[31]
.sym 45118 $false
.sym 45119 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 45120 $abc$72829$procmux$6797_Y[26]_new_inv_
.sym 45121 encoderR.encoderCount[26]
.sym 45124 $false
.sym 45125 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 45126 $abc$72829$procmux$6797_Y[3]_new_inv_
.sym 45127 encoderR.encoderCount[3]
.sym 45136 $false
.sym 45137 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 45138 $abc$72829$procmux$6797_Y[28]_new_inv_
.sym 45139 encoderR.encoderCount[28]
.sym 45140 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 45141 clk_16mhz$2$2
.sym 45142 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 45144 $abc$72829$soc.simpleuart_reg_dat_do[2]_new_inv_
.sym 45145 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[0]
.sym 45146 $abc$72829$soc.simpleuart_reg_dat_do[4]_new_inv_
.sym 45147 $abc$72829$soc.simpleuart_reg_dat_do[1]_new_inv_
.sym 45148 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0]
.sym 45150 iomem_rdata[17]
.sym 45217 $false
.sym 45218 $false
.sym 45219 soc.simpleuart.recv_buf_valid
.sym 45220 soc.simpleuart.recv_buf_data[3]
.sym 45235 $false
.sym 45236 $false
.sym 45237 iomem_rdata[31]
.sym 45238 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 45259 soc.cpu.pcpi_div.quotient_msk[31]
.sym 45260 $false
.sym 45261 $false
.sym 45262 $false
.sym 45263 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 45264 clk_16mhz$2$2
.sym 45265 soc.cpu.pcpi_div.start$2
.sym 45266 $abc$72829$soc.simpleuart_reg_dat_do[5]_new_inv_
.sym 45267 $abc$72829$new_n4898_
.sym 45268 $abc$72829$new_n5136_
.sym 45269 $abc$72829$soc.simpleuart_reg_dat_do[0]_new_inv_
.sym 45270 $abc$72829$new_n5110_
.sym 45271 $abc$72829$new_n5126_
.sym 45272 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58482
.sym 45273 soc.spimemio.config_en
.sym 45352 $false
.sym 45353 $false
.sym 45354 iomem_rdata[22]
.sym 45355 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 45358 soc.simpleuart.cfg_divider[3]
.sym 45359 $abc$72829$new_n4818_
.sym 45360 $abc$72829$new_n4814_
.sym 45361 $abc$72829$soc.simpleuart_reg_dat_do[3]_new_inv_
.sym 45364 $false
.sym 45365 $false
.sym 45366 soc.simpleuart.recv_buf_valid
.sym 45367 soc.simpleuart.recv_buf_data[7]
.sym 45376 soc.cpu.mem_wdata[17]
.sym 45377 $false
.sym 45378 $false
.sym 45379 $false
.sym 45386 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43701
.sym 45387 clk_16mhz$2$2
.sym 45388 $false
.sym 45389 $abc$72829$new_n5246_
.sym 45392 $abc$72829$new_n4923_
.sym 45393 $abc$72829$new_n7770_
.sym 45394 $abc$72829$new_n4922_
.sym 45395 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[0]
.sym 45396 soc.cpu.pcpi_div.quotient_msk[9]
.sym 45463 $false
.sym 45464 $abc$72829$new_n5229_
.sym 45465 soc.spimemio.config_oe[2]
.sym 45466 soc.spimemio.config_en
.sym 45469 $false
.sym 45470 $abc$72829$new_n5229_
.sym 45471 soc.spimemio.config_oe[3]
.sym 45472 soc.spimemio.config_en
.sym 45475 $false
.sym 45476 soc.cpu.pcpi_div.running
.sym 45477 soc.cpu.pcpi_div.quotient_msk[31]
.sym 45478 soc.cpu.pcpi_div.quotient_msk[30]
.sym 45481 $false
.sym 45482 $false
.sym 45483 iomem_rdata[3]
.sym 45484 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 45487 $false
.sym 45488 $false
.sym 45489 iomem_rdata[26]
.sym 45490 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 45493 $false
.sym 45494 $false
.sym 45495 iomem_rdata[28]
.sym 45496 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 45499 soc.cpu.mem_wdata[10]
.sym 45500 $false
.sym 45501 $false
.sym 45502 $false
.sym 45505 soc.cpu.mem_wdata[11]
.sym 45506 $false
.sym 45507 $false
.sym 45508 $false
.sym 45509 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58383
.sym 45510 clk_16mhz$2$2
.sym 45511 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 45513 $abc$72829$new_n5129_
.sym 45514 $abc$72829$new_n5109_
.sym 45516 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 45517 soc.spimemio.rdata[26]
.sym 45518 soc.spimemio.rdata[4]
.sym 45586 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 45587 flash_io0_di
.sym 45588 flash_io1_di
.sym 45589 soc.spimemio.xfer.flash_clk
.sym 45592 soc.ram_ready
.sym 45593 $abc$72829$new_n5232_
.sym 45594 $abc$72829$new_n4805_
.sym 45595 flash_io3_oe
.sym 45598 $abc$72829$auto$simplemap.cc:168:logic_reduce$26723_new_inv_
.sym 45599 flash_io1_di
.sym 45600 soc.spimemio.xfer.ibuffer[0]
.sym 45601 soc.spimemio.xfer.flash_clk
.sym 45604 soc.ram_ready
.sym 45605 $abc$72829$new_n5160_
.sym 45606 flash_io3_di
.sym 45607 $abc$72829$new_n4805_
.sym 45616 $false
.sym 45617 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 45618 soc.spimemio.xfer.flash_clk
.sym 45619 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 45628 $false
.sym 45629 $abc$72829$new_n9521_
.sym 45630 $abc$72829$new_n9522_
.sym 45631 soc.spimemio.xfer.ibuffer[1]
.sym 45632 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67034
.sym 45633 clk_16mhz$2$2
.sym 45634 $false
.sym 45635 $abc$72829$new_n5299_
.sym 45636 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_
.sym 45639 $abc$72829$new_n5255_
.sym 45640 soc.spimemio.buffer[3]
.sym 45641 soc.spimemio.buffer[6]
.sym 45709 soc.cpu.pcpi_div.quotient_msk[29]
.sym 45710 soc.cpu.pcpi_div.quotient_msk[28]
.sym 45711 soc.cpu.pcpi_div.quotient_msk[27]
.sym 45712 soc.cpu.pcpi_div.quotient_msk[26]
.sym 45715 $abc$72829$new_n6094_
.sym 45716 $abc$72829$new_n6093_
.sym 45717 $abc$72829$new_n6092_
.sym 45718 $abc$72829$new_n6084_
.sym 45721 soc.cpu.pcpi_div.quotient_msk[8]
.sym 45722 $false
.sym 45723 $false
.sym 45724 $false
.sym 45727 soc.cpu.pcpi_div.quotient_msk[20]
.sym 45728 $false
.sym 45729 $false
.sym 45730 $false
.sym 45733 soc.cpu.pcpi_div.quotient_msk[21]
.sym 45734 $false
.sym 45735 $false
.sym 45736 $false
.sym 45739 soc.cpu.pcpi_div.quotient_msk[29]
.sym 45740 $false
.sym 45741 $false
.sym 45742 $false
.sym 45751 soc.cpu.pcpi_div.quotient_msk[7]
.sym 45752 $false
.sym 45753 $false
.sym 45754 $false
.sym 45755 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 45756 clk_16mhz$2$2
.sym 45757 soc.cpu.pcpi_div.start$2
.sym 45758 $abc$72829$new_n5292_
.sym 45759 $abc$72829$new_n5212_
.sym 45760 soc.spimemio.rdata[13]
.sym 45761 soc.spimemio.rdata[3]
.sym 45762 soc.spimemio.rdata[6]
.sym 45763 soc.spimemio.rdata[29]
.sym 45764 soc.spimemio.rdata[15]
.sym 45765 soc.spimemio.rdata[24]
.sym 45832 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 45833 iomem_rdata[6]
.sym 45834 $abc$72829$new_n9403_
.sym 45835 soc.spimemio.valid
.sym 45844 $abc$72829$new_n9423_
.sym 45845 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 45846 soc.spimemio.rdata[6]
.sym 45847 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[6]_new_inv_
.sym 45850 $false
.sym 45851 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 45852 soc.spimemio.xfer.flash_clk
.sym 45853 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14287_new_
.sym 45856 $abc$72829$new_n5163_
.sym 45857 $abc$72829$new_n5162_
.sym 45858 $abc$72829$new_n5158_
.sym 45859 $abc$72829$new_n5159_
.sym 45862 soc.cpu.pcpi_div.quotient_msk[25]
.sym 45863 soc.cpu.pcpi_div.quotient_msk[24]
.sym 45864 soc.cpu.pcpi_div.quotient_msk[23]
.sym 45865 soc.cpu.pcpi_div.quotient_msk[22]
.sym 45868 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 45869 $abc$72829$new_n9411_
.sym 45870 soc.spimemio.valid
.sym 45871 soc.spimemio.rdata[3]
.sym 45874 $false
.sym 45875 $abc$72829$new_n9518_
.sym 45876 $abc$72829$new_n9519_
.sym 45877 soc.spimemio.xfer.ibuffer[0]
.sym 45878 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$67034
.sym 45879 clk_16mhz$2$2
.sym 45880 $false
.sym 45881 soc.cpu.mem_rdata_q[18]
.sym 45882 soc.cpu.alu_out_q[26]
.sym 45883 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 45884 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 45885 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 45886 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 45887 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 45888 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 45955 soc.ram_ready
.sym 45956 $abc$72829$new_n5145_
.sym 45957 soc.spimemio.config_qspi
.sym 45958 $abc$72829$new_n4805_
.sym 45967 soc.cpu.mem_wdata[22]
.sym 45968 $false
.sym 45969 $false
.sym 45970 $false
.sym 45973 soc.cpu.mem_wdata[19]
.sym 45974 $false
.sym 45975 $false
.sym 45976 $false
.sym 45985 soc.cpu.mem_wdata[20]
.sym 45986 $false
.sym 45987 $false
.sym 45988 $false
.sym 45991 soc.cpu.mem_wdata[17]
.sym 45992 $false
.sym 45993 $false
.sym 45994 $false
.sym 45997 soc.cpu.mem_wdata[18]
.sym 45998 $false
.sym 45999 $false
.sym 46000 $false
.sym 46001 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58419
.sym 46002 clk_16mhz$2$2
.sym 46003 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 46004 $abc$72829$new_n6200_
.sym 46005 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21020[3]_new_inv_
.sym 46006 $abc$72829$new_n6206_
.sym 46007 $abc$72829$new_n4823_
.sym 46008 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[3]_new_inv_
.sym 46009 $abc$72829$techmap\soc.cpu.$procmux$5390_Y[3]_new_inv_
.sym 46010 $abc$72829$new_n7772_
.sym 46011 soc.spimemio.rd_valid
.sym 46078 $false
.sym 46079 resetn$2
.sym 46080 soc.cpu.mem_wstrb[2]
.sym 46081 $abc$72829$new_n4805_
.sym 46084 $abc$72829$new_n5782_
.sym 46085 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_
.sym 46086 $abc$72829$new_n5735_
.sym 46087 soc.spimemio.config_dummy[2]
.sym 46090 $false
.sym 46091 $false
.sym 46092 soc.spimemio.jump
.sym 46093 soc.spimemio.config_cont
.sym 46096 $false
.sym 46097 soc.spimemio.config_dummy[1]
.sym 46098 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_
.sym 46099 $abc$72829$new_n5735_
.sym 46102 $false
.sym 46103 $false
.sym 46104 $false
.sym 46105 soc.spimemio.jump
.sym 46108 $false
.sym 46109 $false
.sym 46110 soc.cpu.pcpi_div.quotient[21]
.sym 46111 soc.cpu.pcpi_div.quotient_msk[21]
.sym 46114 $false
.sym 46115 $false
.sym 46116 soc.cpu.pcpi_div.quotient[24]
.sym 46117 soc.cpu.pcpi_div.quotient_msk[24]
.sym 46120 $false
.sym 46121 $false
.sym 46122 soc.cpu.pcpi_div.quotient[26]
.sym 46123 soc.cpu.pcpi_div.quotient_msk[26]
.sym 46124 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 46125 clk_16mhz$2$2
.sym 46126 soc.cpu.pcpi_div.start$2
.sym 46127 soc.cpu.mem_rdata[26]
.sym 46128 $abc$72829$new_n7173_
.sym 46129 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 46130 $abc$72829$new_n7183_
.sym 46131 $abc$72829$new_n5199_
.sym 46132 soc.cpu.mem_rdata[31]
.sym 46133 soc.cpu.pcpi_div.quotient_msk[8]
.sym 46134 soc.cpu.pcpi_div.quotient_msk[11]
.sym 46201 $abc$72829$new_n5749_
.sym 46202 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36340[0]_new_
.sym 46203 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_
.sym 46204 soc.cpu.mem_addr[15]
.sym 46207 $false
.sym 46208 $false
.sym 46209 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$19772[2]_new_
.sym 46210 soc.spimemio.state[1]
.sym 46213 $false
.sym 46214 $false
.sym 46215 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_
.sym 46216 $abc$72829$new_n5735_
.sym 46219 $false
.sym 46220 soc.spimemio.state[3]
.sym 46221 soc.spimemio.state[2]
.sym 46222 soc.spimemio.state[0]
.sym 46225 $abc$72829$new_n5749_
.sym 46226 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36340[0]_new_
.sym 46227 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_
.sym 46228 soc.cpu.mem_addr[13]
.sym 46231 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$19772[2]_new_
.sym 46232 $abc$72829$techmap\soc.spimemio.$procmux$6340_Y
.sym 46233 soc.spimemio.config_ddr
.sym 46234 soc.spimemio.config_qspi
.sym 46237 $false
.sym 46238 encoderL.encoderCounter[1]
.sym 46239 $abc$72829$techmap\encoderL.$procmux$2678_Y[27]_new_inv_
.sym 46240 $abc$72829$techmap\encoderL.$procmux$2675_Y[27]_new_inv_
.sym 46243 $abc$72829$new_n8483_
.sym 46244 soc.cpu.cpu_state[5]
.sym 46245 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.sym 46246 $abc$72829$new_n8481_
.sym 46247 $true
.sym 46248 clk_16mhz$2$2
.sym 46249 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 46250 $abc$72829$new_n8449_
.sym 46251 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_
.sym 46252 $abc$72829$new_n5751_
.sym 46253 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[23]_new_inv_
.sym 46254 $abc$72829$new_n8485_
.sym 46255 $abc$72829$new_n8496_
.sym 46256 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 46257 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 46324 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_
.sym 46325 $abc$72829$new_n5735_
.sym 46326 soc.spimemio.config_dummy[3]
.sym 46327 soc.spimemio.config_cont
.sym 46330 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6482.$and$/usr/local/bin/../share/yosys/techmap.v:434$23325_Y[2]_new_
.sym 46331 $abc$72829$auto$simplemap.cc:168:logic_reduce$23452_new_inv_
.sym 46332 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_
.sym 46333 soc.cpu.mem_addr[10]
.sym 46336 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36380[0]_new_inv_
.sym 46337 $abc$72829$new_n5749_
.sym 46338 soc.cpu.mem_addr[19]
.sym 46339 $abc$72829$new_n5755_
.sym 46342 $false
.sym 46343 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$58499_new_inv_
.sym 46344 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_
.sym 46345 $abc$72829$new_n5735_
.sym 46348 soc.cpu.mem_addr[14]
.sym 46349 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23550_Y[1]_new_
.sym 46350 soc.spimemio.config_qspi
.sym 46351 $abc$72829$techmap\soc.spimemio.$procmux$6340_Y
.sym 46354 $false
.sym 46355 soc.spimemio.config_ddr
.sym 46356 soc.spimemio.config_qspi
.sym 46357 $abc$72829$techmap\soc.spimemio.$procmux$6340_Y
.sym 46360 $false
.sym 46361 $abc$72829$new_n5751_
.sym 46362 soc.spimemio.state[1]
.sym 46363 soc.spimemio.state[0]
.sym 46366 $abc$72829$techmap\soc.spimemio.$procmux$6356_Y
.sym 46367 $false
.sym 46368 $false
.sym 46369 $false
.sym 46370 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59563
.sym 46371 clk_16mhz$2$2
.sym 46372 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 46373 $abc$72829$new_n5079_
.sym 46374 soc.cpu.mem_rdata[23]
.sym 46375 $abc$72829$new_n8719_
.sym 46376 $abc$72829$new_n5269_
.sym 46377 $abc$72829$new_n4893_
.sym 46379 soc.cpu.mem_rdata[17]
.sym 46380 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 46453 $abc$72829$new_n9403_
.sym 46454 soc.spimemio.valid
.sym 46455 soc.memory.rdata[17]
.sym 46456 soc.ram_ready
.sym 46459 $false
.sym 46460 $false
.sym 46461 soc.ram_ready
.sym 46462 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 46465 $abc$72829$new_n4821_
.sym 46466 $abc$72829$new_n4818_
.sym 46467 $abc$72829$new_n4813_
.sym 46468 $abc$72829$new_n4805_
.sym 46471 soc.ram_ready
.sym 46472 $abc$72829$new_n4868_
.sym 46473 soc.spimemio.config_dummy[1]
.sym 46474 $abc$72829$new_n4805_
.sym 46477 $false
.sym 46478 $false
.sym 46479 iomem_rdata[23]
.sym 46480 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 46483 soc.simpleuart.cfg_divider[17]
.sym 46484 $abc$72829$new_n4818_
.sym 46485 $abc$72829$new_n4814_
.sym 46486 soc.simpleuart.recv_buf_valid
.sym 46489 soc.spimemio.xfer.ibuffer[0]
.sym 46490 $false
.sym 46491 $false
.sym 46492 $false
.sym 46493 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400
.sym 46494 clk_16mhz$2$2
.sym 46495 $false
.sym 46496 $abc$72829$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 46497 $abc$72829$new_n5267_
.sym 46498 $abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[12]_new_inv_
.sym 46499 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 46500 $abc$72829$new_n6201_
.sym 46501 $abc$72829$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 46502 soc.cpu.mem_rdata[28]
.sym 46503 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_
.sym 46576 $false
.sym 46577 $false
.sym 46578 soc.cpu.mem_wordsize[1]
.sym 46579 soc.cpu.mem_wordsize[0]
.sym 46582 $false
.sym 46583 iomem_ready
.sym 46584 soc.cpu.mem_valid
.sym 46585 $abc$72829$auto$alumacc.cc:491:replace_alu$7457[7]
.sym 46588 $false
.sym 46589 $false
.sym 46590 soc.cpu.mem_valid
.sym 46591 $abc$72829$new_n4806_
.sym 46594 $false
.sym 46595 soc.cpu.mem_valid
.sym 46596 $abc$72829$auto$alumacc.cc:491:replace_alu$7457[7]
.sym 46597 iomem_ready
.sym 46606 $false
.sym 46607 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 46608 soc.cpu.reg_op2[6]
.sym 46609 soc.cpu.reg_op2[14]
.sym 46612 $false
.sym 46613 $false
.sym 46614 $false
.sym 46615 soc.cpu.count_instr[0]
.sym 46616 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 46617 clk_16mhz$2$2
.sym 46618 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 46619 $abc$72829$new_n5253_
.sym 46620 $abc$72829$new_n5252_
.sym 46621 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_
.sym 46622 $abc$72829$new_n6202_
.sym 46623 $abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 46624 $abc$72829$new_n5279_
.sym 46625 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[4]_new_inv_
.sym 46626 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 46693 soc.cpu.mem_addr[15]
.sym 46694 soc.cpu.mem_addr[14]
.sym 46695 soc.cpu.mem_addr[13]
.sym 46696 soc.cpu.mem_addr[12]
.sym 46699 soc.cpu.mem_rdata_q[25]
.sym 46700 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_
.sym 46701 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20781[1]_new_inv_
.sym 46702 soc.cpu.mem_rdata_q[28]
.sym 46705 $false
.sym 46706 soc.cpu.mem_rdata_q[30]
.sym 46707 soc.cpu.mem_rdata_q[31]
.sym 46708 soc.cpu.mem_rdata_q[29]
.sym 46717 $abc$72829$auto$alumacc.cc:491:replace_alu$7446[31]
.sym 46718 soc.cpu.mem_valid
.sym 46719 $abc$72829$auto$rtlil.cc:1844:Not$7472_new_
.sym 46720 $abc$72829$new_n4806_
.sym 46723 $false
.sym 46724 $false
.sym 46725 $abc$72829$logic_and$hardware.v:142$8_Y_new_
.sym 46726 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23488[4]_new_
.sym 46729 $false
.sym 46730 $abc$72829$new_n6178_
.sym 46731 soc.cpu.mem_rdata_q[26]
.sym 46732 soc.cpu.mem_rdata_q[27]
.sym 46735 $false
.sym 46736 soc.cpu.mem_rdata_q[27]
.sym 46737 $abc$72829$new_n6178_
.sym 46738 soc.cpu.mem_rdata_q[26]
.sym 46739 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 46740 clk_16mhz$2$2
.sym 46741 $false
.sym 46742 soc.cpu.mem_rdata_latched[12]
.sym 46743 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_
.sym 46744 $abc$72829$new_n8484_
.sym 46745 $abc$72829$techmap\soc.cpu.$procmux$5551_Y
.sym 46746 $abc$72829$new_n5280_
.sym 46747 $abc$72829$new_n9498_
.sym 46748 soc.cpu.mem_la_firstword_xfer
.sym 46749 soc.cpu.mem_la_firstword_reg
.sym 46816 $abc$72829$new_n4816_
.sym 46817 $abc$72829$new_n4815_
.sym 46818 $abc$72829$new_n4807_
.sym 46819 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_
.sym 46822 $false
.sym 46823 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$9196[0]_new_inv_
.sym 46824 $abc$72829$logic_and$hardware.v:142$8_Y_new_
.sym 46825 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[0]_new_
.sym 46828 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[3]_new_
.sym 46829 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23497[2]_new_
.sym 46830 $abc$72829$new_n4807_
.sym 46831 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_
.sym 46834 $abc$72829$new_n4819_
.sym 46835 $abc$72829$new_n4815_
.sym 46836 $abc$72829$new_n4807_
.sym 46837 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_
.sym 46840 soc.cpu.mem_addr[2]
.sym 46841 soc.cpu.mem_addr[3]
.sym 46842 soc.cpu.mem_addr[1]
.sym 46843 soc.cpu.mem_addr[0]
.sym 46846 $false
.sym 46847 $false
.sym 46848 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[5]_new_
.sym 46849 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23488[4]_new_
.sym 46852 $false
.sym 46853 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12084[0]_new_inv_
.sym 46854 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[5]_new_
.sym 46855 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23488[4]_new_
.sym 46858 soc.cpu.mem_addr[3]
.sym 46859 $abc$72829$new_n4811_
.sym 46860 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[5]_new_
.sym 46861 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23488[4]_new_
.sym 46865 $abc$72829$new_n8510_
.sym 46867 soc.cpu.mem_16bit_buffer[12]
.sym 46868 soc.cpu.mem_16bit_buffer[1]
.sym 46869 soc.cpu.mem_16bit_buffer[10]
.sym 46870 soc.cpu.mem_16bit_buffer[0]
.sym 46871 soc.cpu.mem_16bit_buffer[7]
.sym 46939 $abc$72829$auto$alumacc.cc:491:replace_alu$7462[31]
.sym 46940 $abc$72829$new_n4826_
.sym 46941 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[3]_new_
.sym 46942 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22510[1]_new_
.sym 46945 $false
.sym 46946 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 46947 soc.cpu.instr_maskirq
.sym 46948 soc.cpu.instr_timer
.sym 46951 $false
.sym 46952 $false
.sym 46953 $abc$72829$new_n4782_
.sym 46954 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[0]_new_
.sym 46957 soc.cpu.mem_addr[11]
.sym 46958 soc.cpu.mem_addr[10]
.sym 46959 soc.cpu.mem_addr[9]
.sym 46960 soc.cpu.mem_addr[8]
.sym 46963 soc.cpu.mem_addr[19]
.sym 46964 soc.cpu.mem_addr[18]
.sym 46965 soc.cpu.mem_addr[17]
.sym 46966 soc.cpu.mem_addr[16]
.sym 46969 $false
.sym 46970 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[0]_new_
.sym 46971 $abc$72829$new_n4782_
.sym 46972 soc.cpu.mem_addr[24]
.sym 46975 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 46976 $false
.sym 46977 $false
.sym 46978 $false
.sym 46985 $true
.sym 46986 clk_16mhz$2$2
.sym 46987 $false
.sym 46988 $abc$72829$new_n8410_
.sym 46989 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 46990 $abc$72829$new_n8448_
.sym 46991 $abc$72829$new_n8483_
.sym 46992 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16924_Y_new_inv_
.sym 46994 $abc$72829$new_n8509_
.sym 46995 soc.cpu.mem_wdata[0]
.sym 47062 soc.cpu.mem_addr[26]
.sym 47063 soc.cpu.mem_addr[25]
.sym 47064 soc.cpu.mem_addr[27]
.sym 47065 soc.cpu.mem_addr[24]
.sym 47074 $abc$72829$new_n4828_
.sym 47075 $abc$72829$new_n4827_
.sym 47076 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[5]_new_
.sym 47077 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[0]_new_
.sym 47080 $false
.sym 47081 soc.cpu.mem_addr[25]
.sym 47082 soc.cpu.mem_addr[27]
.sym 47083 soc.cpu.mem_addr[26]
.sym 47092 soc.cpu.mem_addr[13]
.sym 47093 soc.cpu.mem_addr[27]
.sym 47094 soc.cpu.mem_addr[26]
.sym 47095 soc.cpu.mem_addr[12]
.sym 47098 $false
.sym 47099 $false
.sym 47100 soc.cpu.mem_do_rinst
.sym 47101 soc.cpu.mem_do_prefetch
.sym 47104 soc.cpu.mem_addr[25]
.sym 47105 soc.cpu.mem_addr[24]
.sym 47106 soc.cpu.mem_addr[15]
.sym 47107 soc.cpu.mem_addr[14]
.sym 47111 $abc$72829$new_n8519_
.sym 47112 $abc$72829$new_n5652_
.sym 47113 $abc$72829$new_n5719_
.sym 47114 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16923_Y_new_inv_
.sym 47117 $abc$72829$new_n5964_
.sym 47118 soc.cpu.irq_active
.sym 47185 $false
.sym 47186 $abc$72829$new_n5967_
.sym 47187 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$51724
.sym 47188 $abc$72829$soc.cpu.alu_out_0_new_inv_
.sym 47191 $false
.sym 47192 $false
.sym 47193 soc.cpu.irq_mask[2]
.sym 47194 soc.cpu.irq_active
.sym 47197 $false
.sym 47198 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$51724
.sym 47199 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$50019[2]
.sym 47200 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 47203 $abc$72829$new_n5964_
.sym 47204 soc.cpu.irq_state[1]
.sym 47205 soc.cpu.irq_mask[2]
.sym 47206 soc.cpu.cpu_state[4]
.sym 47209 $false
.sym 47210 soc.cpu.mem_do_rinst
.sym 47211 soc.cpu.reg_pc[0]
.sym 47212 resetn$2
.sym 47215 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 47216 soc.cpu.cpu_state[4]
.sym 47217 soc.cpu.cpu_state[5]
.sym 47218 soc.cpu.cpu_state[0]
.sym 47221 $false
.sym 47222 $false
.sym 47223 soc.cpu.cpu_state[2]
.sym 47224 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 47227 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0]
.sym 47228 $abc$72829$techmap$techmap\soc.cpu.$procmux$3976.$and$/usr/local/bin/../share/yosys/techmap.v:434$16331_Y_new_
.sym 47229 soc.cpu.cpu_state[2]
.sym 47230 $abc$72829$techmap$techmap\soc.cpu.$procmux$4002.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$19394_Y_new_inv_
.sym 47231 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50043
.sym 47232 clk_16mhz$2$2
.sym 47233 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$50019[2]
.sym 47234 $abc$72829$new_n6863_
.sym 47235 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 47236 $abc$72829$new_n5661_
.sym 47237 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49940
.sym 47238 $abc$72829$techmap$techmap\soc.cpu.$procmux$3976.$and$/usr/local/bin/../share/yosys/techmap.v:434$16331_Y_new_
.sym 47239 $abc$72829$techmap\soc.cpu.$procmux$4020_Y_new_inv_
.sym 47240 $abc$72829$new_n5662_
.sym 47241 soc.cpu.latched_store
.sym 47308 $false
.sym 47309 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[10]_new_
.sym 47310 soc.cpu.cpuregs_rs1[10]
.sym 47311 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 47314 $false
.sym 47315 $false
.sym 47316 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[3]_new_inv_
.sym 47317 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[2]_new_inv_
.sym 47320 $abc$72829$new_n9418_
.sym 47321 $abc$72829$techmap\soc.cpu.$procmux$3316_Y
.sym 47322 soc.cpu.cpu_state[1]
.sym 47323 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12740[1]_new_inv_
.sym 47326 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 47327 soc.cpu.mem_do_prefetch
.sym 47328 soc.cpu.cpu_state[5]
.sym 47329 soc.cpu.cpu_state[4]
.sym 47332 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[3]_new_inv_
.sym 47333 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[2]_new_inv_
.sym 47334 $abc$72829$new_n9415_
.sym 47335 soc.cpu.cpu_state[1]
.sym 47338 $abc$72829$new_n5964_
.sym 47339 resetn$2
.sym 47340 soc.cpu.irq_state[1]
.sym 47341 soc.cpu.cpu_state[4]
.sym 47344 $false
.sym 47345 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0]
.sym 47346 soc.cpu.cpu_state[1]
.sym 47347 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12740[1]_new_inv_
.sym 47350 $false
.sym 47351 $false
.sym 47352 soc.cpu.instr_retirq
.sym 47353 soc.cpu.instr_jalr
.sym 47354 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50139
.sym 47355 clk_16mhz$2$2
.sym 47356 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$50001[0]
.sym 47357 $abc$72829$new_n8489_
.sym 47358 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1516$2509_Y_new_
.sym 47359 $abc$72829$new_n7048_
.sym 47360 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[31]_new_
.sym 47361 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[10]_new_
.sym 47362 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 47363 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16952_Y_new_inv_
.sym 47364 soc.cpu.irq_delay
.sym 47437 $false
.sym 47438 $false
.sym 47439 soc.cpu.cpu_state[5]
.sym 47440 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 47443 $false
.sym 47444 $false
.sym 47445 soc.cpu.mem_rdata_q[25]
.sym 47446 soc.cpu.mem_rdata_q[28]
.sym 47449 $false
.sym 47450 $false
.sym 47451 soc.cpu.cpu_state[2]
.sym 47452 soc.cpu.instr_timer
.sym 47455 soc.cpu.mem_wdata[17]
.sym 47456 $false
.sym 47457 $false
.sym 47458 $false
.sym 47477 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600
.sym 47478 clk_16mhz$2$2
.sym 47479 $false
.sym 47480 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33271[0]_new_inv_
.sym 47481 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1]
.sym 47482 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33299[0]_new_inv_
.sym 47483 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33376[0]_new_inv_
.sym 47484 $abc$72829$new_n8396_
.sym 47485 soc.cpu.irq_mask[6]
.sym 47486 soc.cpu.irq_mask[10]
.sym 47487 soc.cpu.irq_mask[21]
.sym 47554 soc.cpu.timer[11]
.sym 47555 soc.cpu.timer[10]
.sym 47556 soc.cpu.timer[9]
.sym 47557 soc.cpu.timer[8]
.sym 47560 soc.cpu.timer[7]
.sym 47561 soc.cpu.timer[6]
.sym 47562 soc.cpu.timer[5]
.sym 47563 soc.cpu.timer[4]
.sym 47566 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[2]_new_inv_
.sym 47567 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[3]_new_inv_
.sym 47568 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[0]_new_inv_
.sym 47569 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[1]_new_inv_
.sym 47572 soc.cpu.timer[15]
.sym 47573 soc.cpu.timer[14]
.sym 47574 soc.cpu.timer[13]
.sym 47575 soc.cpu.timer[12]
.sym 47578 $false
.sym 47579 soc.cpu.reg_op1[31]
.sym 47580 soc.cpu.instr_sra
.sym 47581 soc.cpu.instr_srai
.sym 47596 soc.cpu.timer[3]
.sym 47597 soc.cpu.timer[2]
.sym 47598 soc.cpu.timer[1]
.sym 47599 soc.cpu.timer[0]
.sym 47603 $abc$72829$new_n7044_
.sym 47604 soc.cpu.timer[2]
.sym 47605 soc.cpu.timer[7]
.sym 47606 soc.cpu.timer[8]
.sym 47607 soc.cpu.timer[6]
.sym 47608 soc.cpu.timer[3]
.sym 47609 soc.cpu.irq_pending[0]
.sym 47677 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8]
.sym 47678 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7]
.sym 47679 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6]
.sym 47680 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5]
.sym 47683 $false
.sym 47684 soc.cpu.timer[8]
.sym 47685 $false
.sym 47686 $auto$alumacc.cc:474:replace_alu$7690.C[8]
.sym 47689 $false
.sym 47690 soc.cpu.timer[2]
.sym 47691 $false
.sym 47692 $auto$alumacc.cc:474:replace_alu$7690.C[2]
.sym 47695 $false
.sym 47696 soc.cpu.timer[5]
.sym 47697 $false
.sym 47698 $auto$alumacc.cc:474:replace_alu$7690.C[5]
.sym 47701 $false
.sym 47702 soc.cpu.timer[7]
.sym 47703 $false
.sym 47704 $auto$alumacc.cc:474:replace_alu$7690.C[7]
.sym 47707 $false
.sym 47708 soc.cpu.timer[3]
.sym 47709 $false
.sym 47710 $auto$alumacc.cc:474:replace_alu$7690.C[3]
.sym 47713 $false
.sym 47714 soc.cpu.timer[4]
.sym 47715 $false
.sym 47716 $auto$alumacc.cc:474:replace_alu$7690.C[4]
.sym 47719 $false
.sym 47720 soc.cpu.timer[6]
.sym 47721 $false
.sym 47722 $auto$alumacc.cc:474:replace_alu$7690.C[6]
.sym 47726 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 47727 $abc$72829$new_n6991_
.sym 47728 $abc$72829$new_n8605_
.sym 47729 $abc$72829$new_n6993_
.sym 47730 $abc$72829$new_n6989_
.sym 47731 soc.cpu.timer[9]
.sym 47732 soc.cpu.timer[11]
.sym 47733 soc.cpu.timer[14]
.sym 47800 $false
.sym 47801 soc.cpu.timer[11]
.sym 47802 $false
.sym 47803 $auto$alumacc.cc:474:replace_alu$7690.C[11]
.sym 47806 $false
.sym 47807 soc.cpu.timer[9]
.sym 47808 $false
.sym 47809 $auto$alumacc.cc:474:replace_alu$7690.C[9]
.sym 47812 $false
.sym 47813 soc.cpu.timer[13]
.sym 47814 $false
.sym 47815 $auto$alumacc.cc:474:replace_alu$7690.C[13]
.sym 47818 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16]
.sym 47819 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15]
.sym 47820 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14]
.sym 47821 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13]
.sym 47824 $false
.sym 47825 soc.cpu.timer[14]
.sym 47826 $false
.sym 47827 $auto$alumacc.cc:474:replace_alu$7690.C[14]
.sym 47830 $abc$72829$new_n7047_
.sym 47831 $abc$72829$new_n7042_
.sym 47832 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20]
.sym 47833 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17]
.sym 47836 $abc$72829$new_n7046_
.sym 47837 $abc$72829$new_n7045_
.sym 47838 $abc$72829$new_n7044_
.sym 47839 $abc$72829$new_n7043_
.sym 47842 $abc$72829$new_n6999_
.sym 47843 soc.cpu.cpuregs_rs1[12]
.sym 47844 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[12]
.sym 47845 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 47846 $true
.sym 47847 clk_16mhz$2$2
.sym 47848 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 47849 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[7]_new_inv_
.sym 47850 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[5]_new_inv_
.sym 47851 soc.cpu.mem_addr[13]
.sym 47852 soc.cpu.mem_addr[10]
.sym 47853 soc.cpu.mem_addr[17]
.sym 47854 soc.cpu.mem_addr[11]
.sym 47855 soc.cpu.mem_addr[14]
.sym 47856 soc.cpu.mem_addr[0]
.sym 47923 $false
.sym 47924 soc.cpu.timer[20]
.sym 47925 $false
.sym 47926 $auto$alumacc.cc:474:replace_alu$7690.C[20]
.sym 47929 $false
.sym 47930 soc.cpu.timer[21]
.sym 47931 $false
.sym 47932 $auto$alumacc.cc:474:replace_alu$7690.C[21]
.sym 47935 $false
.sym 47936 soc.cpu.timer[16]
.sym 47937 $false
.sym 47938 $auto$alumacc.cc:474:replace_alu$7690.C[16]
.sym 47941 $false
.sym 47942 $false
.sym 47943 soc.simpleuart.recv_divcnt[0]
.sym 47944 $abc$72829$new_n8732_
.sym 47947 $abc$72829$new_n6999_
.sym 47948 soc.cpu.cpuregs_rs1[20]
.sym 47949 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[20]
.sym 47950 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 47953 $abc$72829$new_n6999_
.sym 47954 soc.cpu.cpuregs_rs1[16]
.sym 47955 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[16]
.sym 47956 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 47959 $abc$72829$new_n6999_
.sym 47960 soc.cpu.cpuregs_rs1[21]
.sym 47961 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21]
.sym 47962 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 47965 $abc$72829$new_n8732_
.sym 47966 $false
.sym 47967 soc.simpleuart.recv_divcnt[1]
.sym 47968 soc.simpleuart.recv_divcnt[0]
.sym 47969 $true
.sym 47970 clk_16mhz$2$2
.sym 47971 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 47972 $abc$72829$new_n7050_
.sym 47973 soc.cpu.timer[23]
.sym 47974 soc.cpu.timer[29]
.sym 47975 soc.cpu.timer[30]
.sym 47976 soc.cpu.timer[24]
.sym 47977 soc.cpu.timer[22]
.sym 47978 soc.cpu.timer[28]
.sym 47979 soc.cpu.timer[31]
.sym 48046 $false
.sym 48047 soc.cpu.timer[23]
.sym 48048 $false
.sym 48049 $auto$alumacc.cc:474:replace_alu$7690.C[23]
.sym 48052 $false
.sym 48053 soc.cpu.timer[25]
.sym 48054 $false
.sym 48055 $auto$alumacc.cc:474:replace_alu$7690.C[25]
.sym 48058 $false
.sym 48059 soc.cpu.timer[30]
.sym 48060 $false
.sym 48061 $auto$alumacc.cc:474:replace_alu$7690.C[30]
.sym 48064 $false
.sym 48065 soc.cpu.timer[28]
.sym 48066 $false
.sym 48067 $auto$alumacc.cc:474:replace_alu$7690.C[28]
.sym 48070 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24]
.sym 48071 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23]
.sym 48072 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22]
.sym 48073 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[21]
.sym 48076 $false
.sym 48077 soc.cpu.timer[24]
.sym 48078 $false
.sym 48079 $auto$alumacc.cc:474:replace_alu$7690.C[24]
.sym 48082 $false
.sym 48083 soc.cpu.timer[22]
.sym 48084 $false
.sym 48085 $auto$alumacc.cc:474:replace_alu$7690.C[22]
.sym 48088 $false
.sym 48089 $abc$72829$new_n5612_
.sym 48090 soc.cpu.reg_op1[9]
.sym 48091 $abc$72829$new_n5526_
.sym 48092 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 48093 clk_16mhz$2$2
.sym 48094 $false
.sym 48097 pwmIF.counterI[2]
.sym 48098 pwmIF.counterI[3]
.sym 48099 pwmIF.counterI[4]
.sym 48100 pwmIF.counterI[5]
.sym 48101 pwmIF.counterI[6]
.sym 48102 pwmIF.counterI[1]
.sym 48319 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[1]
.sym 48320 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[2]
.sym 48321 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[3]
.sym 48322 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[4]
.sym 48323 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[5]
.sym 48324 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[6]
.sym 48325 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[7]
.sym 48393 $false
.sym 48394 $false
.sym 48395 $false
.sym 48396 soc.cpu.reg_op2[8]
.sym 48399 $false
.sym 48400 $false
.sym 48401 $false
.sym 48402 soc.cpu.reg_op2[5]
.sym 48405 $false
.sym 48406 writeEncoderI
.sym 48407 encoderL.encoderCount[3]
.sym 48408 encoderDataI[3]
.sym 48411 $false
.sym 48412 $false
.sym 48413 $false
.sym 48414 soc.cpu.reg_op2[6]
.sym 48417 $false
.sym 48418 $false
.sym 48419 $false
.sym 48420 soc.cpu.reg_op2[13]
.sym 48423 $false
.sym 48424 $false
.sym 48425 $false
.sym 48426 soc.cpu.reg_op2[2]
.sym 48429 $false
.sym 48430 $abc$72829$auto$rtlil.cc:1981:NotGate$71289
.sym 48431 clock.counterO[4]
.sym 48432 encoderL.encoderCount[4]
.sym 48435 soc.cpu.mem_wdata[3]
.sym 48436 $false
.sym 48437 $false
.sym 48438 $false
.sym 48439 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173
.sym 48440 clk_16mhz$2$2
.sym 48441 $false
.sym 48446 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[8]
.sym 48447 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[9]
.sym 48448 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[10]
.sym 48449 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[11]
.sym 48450 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[12]
.sym 48451 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[13]
.sym 48452 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[14]
.sym 48453 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[15]
.sym 48518 $true
.sym 48555 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0]$2
.sym 48556 $false
.sym 48557 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0]
.sym 48558 $false
.sym 48559 $false
.sym 48561 $auto$alumacc.cc:474:replace_alu$7702.C[2]
.sym 48563 $false
.sym 48564 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1]
.sym 48567 $auto$alumacc.cc:474:replace_alu$7702.C[3]
.sym 48568 $false
.sym 48569 $false
.sym 48570 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[2]
.sym 48571 $auto$alumacc.cc:474:replace_alu$7702.C[2]
.sym 48573 $auto$alumacc.cc:474:replace_alu$7702.C[4]
.sym 48574 $false
.sym 48575 $false
.sym 48576 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[3]
.sym 48577 $auto$alumacc.cc:474:replace_alu$7702.C[3]
.sym 48579 $auto$alumacc.cc:474:replace_alu$7702.C[5]
.sym 48580 $false
.sym 48581 $false
.sym 48582 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[4]
.sym 48583 $auto$alumacc.cc:474:replace_alu$7702.C[4]
.sym 48585 $auto$alumacc.cc:474:replace_alu$7702.C[6]
.sym 48586 $false
.sym 48587 $false
.sym 48588 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[5]
.sym 48589 $auto$alumacc.cc:474:replace_alu$7702.C[5]
.sym 48591 $auto$alumacc.cc:474:replace_alu$7702.C[7]
.sym 48592 $false
.sym 48593 $false
.sym 48594 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[6]
.sym 48595 $auto$alumacc.cc:474:replace_alu$7702.C[6]
.sym 48597 $auto$alumacc.cc:474:replace_alu$7702.C[8]
.sym 48598 $false
.sym 48599 $false
.sym 48600 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[7]
.sym 48601 $auto$alumacc.cc:474:replace_alu$7702.C[7]
.sym 48605 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[16]
.sym 48606 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[17]
.sym 48607 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[18]
.sym 48608 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[19]
.sym 48609 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[20]
.sym 48610 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[21]
.sym 48611 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[22]
.sym 48612 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[23]
.sym 48641 $auto$alumacc.cc:474:replace_alu$7702.C[8]
.sym 48678 $auto$alumacc.cc:474:replace_alu$7702.C[9]
.sym 48679 $false
.sym 48680 $false
.sym 48681 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[8]
.sym 48682 $auto$alumacc.cc:474:replace_alu$7702.C[8]
.sym 48684 $auto$alumacc.cc:474:replace_alu$7702.C[10]
.sym 48685 $false
.sym 48686 $false
.sym 48687 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[9]
.sym 48688 $auto$alumacc.cc:474:replace_alu$7702.C[9]
.sym 48690 $auto$alumacc.cc:474:replace_alu$7702.C[11]
.sym 48691 $false
.sym 48692 $false
.sym 48693 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[10]
.sym 48694 $auto$alumacc.cc:474:replace_alu$7702.C[10]
.sym 48696 $auto$alumacc.cc:474:replace_alu$7702.C[12]
.sym 48697 $false
.sym 48698 $false
.sym 48699 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[11]
.sym 48700 $auto$alumacc.cc:474:replace_alu$7702.C[11]
.sym 48702 $auto$alumacc.cc:474:replace_alu$7702.C[13]
.sym 48703 $false
.sym 48704 $false
.sym 48705 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[12]
.sym 48706 $auto$alumacc.cc:474:replace_alu$7702.C[12]
.sym 48708 $auto$alumacc.cc:474:replace_alu$7702.C[14]
.sym 48709 $false
.sym 48710 $false
.sym 48711 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[13]
.sym 48712 $auto$alumacc.cc:474:replace_alu$7702.C[13]
.sym 48714 $auto$alumacc.cc:474:replace_alu$7702.C[15]
.sym 48715 $false
.sym 48716 $false
.sym 48717 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[14]
.sym 48718 $auto$alumacc.cc:474:replace_alu$7702.C[14]
.sym 48720 $auto$alumacc.cc:474:replace_alu$7702.C[16]
.sym 48721 $false
.sym 48722 $false
.sym 48723 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[15]
.sym 48724 $auto$alumacc.cc:474:replace_alu$7702.C[15]
.sym 48728 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[24]
.sym 48729 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[25]
.sym 48730 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[26]
.sym 48731 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[27]
.sym 48732 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[28]
.sym 48733 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[29]
.sym 48734 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[30]
.sym 48735 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[31]
.sym 48764 $auto$alumacc.cc:474:replace_alu$7702.C[16]
.sym 48801 $auto$alumacc.cc:474:replace_alu$7702.C[17]
.sym 48802 $false
.sym 48803 $false
.sym 48804 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[16]
.sym 48805 $auto$alumacc.cc:474:replace_alu$7702.C[16]
.sym 48807 $auto$alumacc.cc:474:replace_alu$7702.C[18]
.sym 48808 $false
.sym 48809 $false
.sym 48810 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[17]
.sym 48811 $auto$alumacc.cc:474:replace_alu$7702.C[17]
.sym 48813 $auto$alumacc.cc:474:replace_alu$7702.C[19]
.sym 48814 $false
.sym 48815 $false
.sym 48816 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[18]
.sym 48817 $auto$alumacc.cc:474:replace_alu$7702.C[18]
.sym 48819 $auto$alumacc.cc:474:replace_alu$7702.C[20]
.sym 48820 $false
.sym 48821 $false
.sym 48822 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[19]
.sym 48823 $auto$alumacc.cc:474:replace_alu$7702.C[19]
.sym 48825 $auto$alumacc.cc:474:replace_alu$7702.C[21]
.sym 48826 $false
.sym 48827 $false
.sym 48828 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[20]
.sym 48829 $auto$alumacc.cc:474:replace_alu$7702.C[20]
.sym 48831 $auto$alumacc.cc:474:replace_alu$7702.C[22]
.sym 48832 $false
.sym 48833 $false
.sym 48834 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[21]
.sym 48835 $auto$alumacc.cc:474:replace_alu$7702.C[21]
.sym 48837 $auto$alumacc.cc:474:replace_alu$7702.C[23]
.sym 48838 $false
.sym 48839 $false
.sym 48840 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[22]
.sym 48841 $auto$alumacc.cc:474:replace_alu$7702.C[22]
.sym 48843 $auto$alumacc.cc:474:replace_alu$7702.C[24]
.sym 48844 $false
.sym 48845 $false
.sym 48846 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[23]
.sym 48847 $auto$alumacc.cc:474:replace_alu$7702.C[23]
.sym 48851 $abc$72829$auto$alumacc.cc:491:replace_alu$7682[31]
.sym 48852 $abc$72829$new_n7903_
.sym 48853 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[51]_new_inv_
.sym 48854 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[20]
.sym 48855 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[61]_new_inv_
.sym 48856 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[17]
.sym 48857 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[48]_new_inv_
.sym 48858 encoderDataD[21]
.sym 48887 $auto$alumacc.cc:474:replace_alu$7702.C[24]
.sym 48924 $auto$alumacc.cc:474:replace_alu$7702.C[25]
.sym 48925 $false
.sym 48926 $false
.sym 48927 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[24]
.sym 48928 $auto$alumacc.cc:474:replace_alu$7702.C[24]
.sym 48930 $auto$alumacc.cc:474:replace_alu$7702.C[26]
.sym 48931 $false
.sym 48932 $false
.sym 48933 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[25]
.sym 48934 $auto$alumacc.cc:474:replace_alu$7702.C[25]
.sym 48936 $auto$alumacc.cc:474:replace_alu$7702.C[27]
.sym 48937 $false
.sym 48938 $false
.sym 48939 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[26]
.sym 48940 $auto$alumacc.cc:474:replace_alu$7702.C[26]
.sym 48942 $auto$alumacc.cc:474:replace_alu$7702.C[28]
.sym 48943 $false
.sym 48944 $false
.sym 48945 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[27]
.sym 48946 $auto$alumacc.cc:474:replace_alu$7702.C[27]
.sym 48948 $auto$alumacc.cc:474:replace_alu$7702.C[29]
.sym 48949 $false
.sym 48950 $false
.sym 48951 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[28]
.sym 48952 $auto$alumacc.cc:474:replace_alu$7702.C[28]
.sym 48954 $auto$alumacc.cc:474:replace_alu$7702.C[30]
.sym 48955 $false
.sym 48956 $false
.sym 48957 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[29]
.sym 48958 $auto$alumacc.cc:474:replace_alu$7702.C[29]
.sym 48960 $auto$alumacc.cc:474:replace_alu$7702.C[31]
.sym 48961 $false
.sym 48962 $false
.sym 48963 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[30]
.sym 48964 $auto$alumacc.cc:474:replace_alu$7702.C[30]
.sym 48967 $false
.sym 48968 $false
.sym 48969 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[31]
.sym 48970 $auto$alumacc.cc:474:replace_alu$7702.C[31]
.sym 48974 $abc$72829$new_n8028_
.sym 48975 $abc$72829$auto$wreduce.cc:454:run$7250[1]
.sym 48976 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1]
.sym 48977 $abc$72829$techmap\encoderR.$procmux$2675_Y[18]_new_inv_
.sym 48978 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[31]
.sym 48979 $abc$72829$techmap\encoderL.$procmux$2675_Y[14]_new_inv_
.sym 48980 encoderL.encoderCount[14]
.sym 48981 soc.cpu.pcpi_div.pcpi_wr
.sym 49048 $false
.sym 49049 $false
.sym 49050 $false
.sym 49051 soc.cpu.reg_op2[21]
.sym 49054 $false
.sym 49055 writeEncoderI
.sym 49056 encoderL.encoderCount[6]
.sym 49057 encoderDataI[6]
.sym 49060 $false
.sym 49061 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 49062 $abc$72829$auto$wreduce.cc:454:run$7250[9]
.sym 49063 soc.cpu.reg_op2[9]
.sym 49066 $false
.sym 49067 $false
.sym 49068 $false
.sym 49069 soc.cpu.reg_op2[23]
.sym 49072 $false
.sym 49073 $false
.sym 49074 $false
.sym 49075 soc.cpu.reg_op2[24]
.sym 49078 $false
.sym 49079 $false
.sym 49080 $false
.sym 49081 soc.cpu.reg_op2[22]
.sym 49084 soc.cpu.mem_wdata[6]
.sym 49085 $false
.sym 49086 $false
.sym 49087 $false
.sym 49090 soc.cpu.mem_wdata[1]
.sym 49091 $false
.sym 49092 $false
.sym 49093 $false
.sym 49094 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173
.sym 49095 clk_16mhz$2$2
.sym 49096 $false
.sym 49097 $abc$72829$techmap\encoderR.$procmux$2675_Y[17]_new_inv_
.sym 49098 $abc$72829$techmap\encoderR.$procmux$2675_Y[20]_new_inv_
.sym 49099 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[56]_new_inv_
.sym 49100 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[27]
.sym 49101 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[25]
.sym 49102 iomem_rdata[0]
.sym 49103 iomem_rdata[24]
.sym 49104 iomem_rdata[14]
.sym 49171 $false
.sym 49172 $false
.sym 49173 $false
.sym 49174 soc.cpu.reg_op2[26]
.sym 49177 $false
.sym 49178 $false
.sym 49179 $false
.sym 49180 soc.cpu.reg_op2[28]
.sym 49183 $false
.sym 49184 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 49185 $abc$72829$auto$wreduce.cc:454:run$7250[26]
.sym 49186 soc.cpu.reg_op2[26]
.sym 49189 $false
.sym 49190 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 49191 $abc$72829$auto$wreduce.cc:454:run$7250[23]
.sym 49192 soc.cpu.reg_op2[23]
.sym 49195 $false
.sym 49196 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 49197 $abc$72829$auto$wreduce.cc:454:run$7250[29]
.sym 49198 soc.cpu.reg_op2[29]
.sym 49201 $false
.sym 49202 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 49203 $abc$72829$auto$wreduce.cc:454:run$7250[28]
.sym 49204 soc.cpu.reg_op2[28]
.sym 49207 $false
.sym 49208 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 49209 soc.cpu.reg_op2[0]
.sym 49210 soc.cpu.reg_op2[8]
.sym 49213 $false
.sym 49214 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 49215 soc.cpu.mem_la_wdata[8]
.sym 49216 soc.cpu.reg_op2[24]
.sym 49217 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 49218 clk_16mhz$2$2
.sym 49219 $false
.sym 49221 encoderDataD[20]
.sym 49222 encoderDataD[17]
.sym 49223 encoderDataD[16]
.sym 49224 encoderDataD[23]
.sym 49225 encoderDataD[19]
.sym 49226 encoderDataD[18]
.sym 49227 encoderDataD[22]
.sym 49300 $false
.sym 49301 $false
.sym 49302 soc.simpleuart.recv_buf_valid
.sym 49303 soc.simpleuart.recv_buf_data[2]
.sym 49306 $false
.sym 49307 soc.cpu.reg_op1[0]
.sym 49308 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0]
.sym 49309 $false
.sym 49312 $false
.sym 49313 $false
.sym 49314 soc.simpleuart.recv_buf_valid
.sym 49315 soc.simpleuart.recv_buf_data[4]
.sym 49318 $false
.sym 49319 $false
.sym 49320 soc.simpleuart.recv_buf_valid
.sym 49321 soc.simpleuart.recv_buf_data[1]
.sym 49324 $false
.sym 49325 $false
.sym 49326 $false
.sym 49327 soc.cpu.reg_op2[0]
.sym 49336 $false
.sym 49337 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 49338 $abc$72829$procmux$6797_Y[17]_new_inv_
.sym 49339 encoderR.encoderCount[17]
.sym 49340 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 49341 clk_16mhz$2$2
.sym 49342 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 49343 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757
.sym 49344 flash_csb$2
.sym 49345 $abc$72829$new_n5295_
.sym 49346 $abc$72829$new_n5182_
.sym 49347 $abc$72829$new_n4926_
.sym 49348 $abc$72829$new_n5135_
.sym 49349 soc.cpu.mem_wdata[20]
.sym 49417 $false
.sym 49418 $false
.sym 49419 soc.simpleuart.recv_buf_valid
.sym 49420 soc.simpleuart.recv_buf_data[5]
.sym 49423 soc.simpleuart.cfg_divider[1]
.sym 49424 $abc$72829$new_n4818_
.sym 49425 $abc$72829$new_n4814_
.sym 49426 $abc$72829$soc.simpleuart_reg_dat_do[1]_new_inv_
.sym 49429 soc.simpleuart.cfg_divider[5]
.sym 49430 $abc$72829$new_n4818_
.sym 49431 $abc$72829$new_n4814_
.sym 49432 $abc$72829$soc.simpleuart_reg_dat_do[5]_new_inv_
.sym 49435 $false
.sym 49436 $false
.sym 49437 soc.simpleuart.recv_buf_valid
.sym 49438 soc.simpleuart.recv_buf_data[0]
.sym 49441 soc.simpleuart.cfg_divider[2]
.sym 49442 $abc$72829$new_n4818_
.sym 49443 $abc$72829$new_n4814_
.sym 49444 $abc$72829$soc.simpleuart_reg_dat_do[2]_new_inv_
.sym 49447 soc.simpleuart.cfg_divider[4]
.sym 49448 $abc$72829$new_n4818_
.sym 49449 $abc$72829$new_n4814_
.sym 49450 $abc$72829$soc.simpleuart_reg_dat_do[4]_new_inv_
.sym 49453 $false
.sym 49454 resetn$2
.sym 49455 soc.cpu.mem_wstrb[3]
.sym 49456 $abc$72829$new_n4805_
.sym 49459 soc.cpu.mem_wdata[31]
.sym 49460 $false
.sym 49461 $false
.sym 49462 $false
.sym 49463 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58482
.sym 49464 clk_16mhz$2$2
.sym 49465 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 49466 $abc$72829$new_n7907_
.sym 49467 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31659[1]_new_inv_
.sym 49468 $abc$72829$new_n8565_
.sym 49469 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$60382
.sym 49471 $abc$72829$new_n7902_
.sym 49472 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5605_Y
.sym 49473 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 49540 soc.ram_ready
.sym 49541 $abc$72829$new_n5249_
.sym 49542 $abc$72829$new_n4805_
.sym 49543 flash_io1_oe
.sym 49558 soc.simpleuart.cfg_divider[0]
.sym 49559 $abc$72829$new_n4818_
.sym 49560 $abc$72829$new_n4814_
.sym 49561 $abc$72829$soc.simpleuart_reg_dat_do[0]_new_inv_
.sym 49564 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 49565 soc.cpu.instr_sub
.sym 49566 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[0]
.sym 49567 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[0]
.sym 49570 soc.ram_ready
.sym 49571 $abc$72829$new_n4923_
.sym 49572 flash_io0_di
.sym 49573 $abc$72829$new_n4805_
.sym 49576 $false
.sym 49577 soc.cpu.reg_op1[0]
.sym 49578 soc.cpu.reg_op2[0]
.sym 49579 $false
.sym 49582 soc.cpu.pcpi_div.quotient_msk[10]
.sym 49583 $false
.sym 49584 $false
.sym 49585 $false
.sym 49586 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 49587 clk_16mhz$2$2
.sym 49588 soc.cpu.pcpi_div.start$2
.sym 49589 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_
.sym 49590 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_
.sym 49591 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_
.sym 49592 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_
.sym 49593 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_
.sym 49594 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_
.sym 49595 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_
.sym 49596 soc.spimemio.buffer[15]
.sym 49669 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 49670 $abc$72829$new_n9411_
.sym 49671 soc.spimemio.valid
.sym 49672 soc.spimemio.rdata[4]
.sym 49675 soc.ram_ready
.sym 49676 $abc$72829$new_n5110_
.sym 49677 flash_io2_di
.sym 49678 $abc$72829$new_n4805_
.sym 49687 $false
.sym 49688 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 49689 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 49690 $abc$72829$new_n7772_
.sym 49693 soc.spimemio.xfer.ibuffer[2]
.sym 49694 $false
.sym 49695 $false
.sym 49696 $false
.sym 49699 soc.spimemio.buffer[4]
.sym 49700 $false
.sym 49701 $false
.sym 49702 $false
.sym 49709 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 49710 clk_16mhz$2$2
.sym 49711 $false
.sym 49712 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_
.sym 49713 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_
.sym 49714 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_
.sym 49715 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_
.sym 49716 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.sym 49717 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_
.sym 49718 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_
.sym 49719 soc.cpu.pcpi_div.quotient[6]
.sym 49786 soc.ram_ready
.sym 49787 $abc$72829$new_n5303_
.sym 49788 $abc$72829$new_n4805_
.sym 49789 flash_io0_oe
.sym 49792 $false
.sym 49793 soc.cpu.reg_op2[0]
.sym 49794 soc.cpu.reg_op1[7]
.sym 49795 soc.cpu.reg_op1[8]
.sym 49810 $abc$72829$new_n4823_
.sym 49811 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 49812 soc.spimemio.rdata[26]
.sym 49813 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[26]_new_inv_
.sym 49816 soc.spimemio.xfer.ibuffer[3]
.sym 49817 $false
.sym 49818 $false
.sym 49819 $false
.sym 49822 soc.spimemio.xfer.ibuffer[6]
.sym 49823 $false
.sym 49824 $false
.sym 49825 $false
.sym 49832 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096
.sym 49833 clk_16mhz$2$2
.sym 49834 $false
.sym 49835 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][0]_new_
.sym 49836 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31707[1]_new_inv_
.sym 49837 $abc$72829$new_n7776_
.sym 49838 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.sym 49839 $abc$72829$new_n5076_
.sym 49840 $abc$72829$new_n7769_
.sym 49841 $abc$72829$new_n5065_
.sym 49842 soc.cpu.pcpi_div.quotient_msk[21]
.sym 49909 $abc$72829$new_n4823_
.sym 49910 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 49911 soc.spimemio.rdata[24]
.sym 49912 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[24]_new_inv_
.sym 49915 $abc$72829$new_n4823_
.sym 49916 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 49917 soc.spimemio.rdata[13]
.sym 49918 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[13]_new_inv_
.sym 49921 soc.spimemio.buffer[13]
.sym 49922 $false
.sym 49923 $false
.sym 49924 $false
.sym 49927 soc.spimemio.buffer[3]
.sym 49928 $false
.sym 49929 $false
.sym 49930 $false
.sym 49933 soc.spimemio.buffer[6]
.sym 49934 $false
.sym 49935 $false
.sym 49936 $false
.sym 49939 soc.spimemio.xfer.ibuffer[5]
.sym 49940 $false
.sym 49941 $false
.sym 49942 $false
.sym 49945 soc.spimemio.buffer[15]
.sym 49946 $false
.sym 49947 $false
.sym 49948 $false
.sym 49951 soc.spimemio.xfer.ibuffer[0]
.sym 49952 $false
.sym 49953 $false
.sym 49954 $false
.sym 49955 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 49956 clk_16mhz$2$2
.sym 49957 $false
.sym 49958 soc.cpu.mem_la_wdata[9]
.sym 49959 $abc$72829$auto$alumacc.cc:474:replace_alu$7705.BB[1]
.sym 49961 $abc$72829$new_n8645_
.sym 49962 $abc$72829$new_n5278_
.sym 49964 soc.cpu.mem_wdata[4]
.sym 49965 soc.cpu.mem_wdata[25]
.sym 50032 $false
.sym 50033 $abc$72829$new_n6742_
.sym 50034 soc.cpu.mem_rdata_latched[12]
.sym 50035 $abc$72829$techmap\soc.cpu.$procmux$5390_Y[3]_new_inv_
.sym 50038 $false
.sym 50039 $abc$72829$new_n8118_
.sym 50040 $abc$72829$new_n8021_
.sym 50041 $abc$72829$new_n8127_
.sym 50044 soc.cpu.pcpi_div.instr_divu
.sym 50045 soc.cpu.pcpi_div.instr_div
.sym 50046 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[3]_new_inv_
.sym 50047 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[3]_new_inv_
.sym 50050 soc.cpu.pcpi_div.instr_divu
.sym 50051 soc.cpu.pcpi_div.instr_div
.sym 50052 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[30]_new_inv_
.sym 50053 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[30]_new_inv_
.sym 50056 soc.cpu.pcpi_div.instr_divu
.sym 50057 soc.cpu.pcpi_div.instr_div
.sym 50058 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[24]_new_inv_
.sym 50059 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[24]_new_inv_
.sym 50062 soc.cpu.pcpi_div.instr_divu
.sym 50063 soc.cpu.pcpi_div.instr_div
.sym 50064 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[9]_new_inv_
.sym 50065 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[9]_new_inv_
.sym 50068 soc.cpu.pcpi_div.instr_divu
.sym 50069 soc.cpu.pcpi_div.instr_div
.sym 50070 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[17]_new_inv_
.sym 50071 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[17]_new_inv_
.sym 50074 soc.cpu.pcpi_div.instr_divu
.sym 50075 soc.cpu.pcpi_div.instr_div
.sym 50076 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[11]_new_inv_
.sym 50077 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[11]_new_inv_
.sym 50078 $true
.sym 50079 clk_16mhz$2$2
.sym 50080 $false
.sym 50081 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 50082 soc.cpu.mem_rdata[24]
.sym 50083 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.sym 50084 $abc$72829$soc.cpu.mem_rdata[12]_new_inv_
.sym 50085 soc.cpu.mem_rdata[29]
.sym 50087 soc.cpu.pcpi_insn[6]
.sym 50088 soc.cpu.pcpi_insn[1]
.sym 50155 $false
.sym 50156 $false
.sym 50157 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[3]_new_inv_
.sym 50158 $abc$72829$new_n6201_
.sym 50161 soc.cpu.mem_rdata_q[27]
.sym 50162 soc.cpu.mem_rdata_q[25]
.sym 50163 soc.cpu.mem_rdata_q[24]
.sym 50164 soc.cpu.mem_rdata_q[26]
.sym 50167 $false
.sym 50168 $false
.sym 50169 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21020[3]_new_inv_
.sym 50170 $abc$72829$new_n6201_
.sym 50173 $false
.sym 50174 $false
.sym 50175 $abc$72829$new_n9403_
.sym 50176 soc.spimemio.valid
.sym 50179 soc.cpu.mem_rdata_q[27]
.sym 50180 soc.cpu.mem_rdata_q[25]
.sym 50181 soc.cpu.mem_rdata_q[24]
.sym 50182 soc.cpu.mem_rdata_q[26]
.sym 50185 $false
.sym 50186 soc.cpu.mem_xfer
.sym 50187 $abc$72829$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 50188 soc.cpu.mem_rdata_q[18]
.sym 50191 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 50192 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 50193 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 50194 soc.cpu.is_compare
.sym 50197 $abc$72829$techmap\soc.spimemio.$procmux$6356_Y
.sym 50198 $false
.sym 50199 $false
.sym 50200 $false
.sym 50201 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58585
.sym 50202 clk_16mhz$2$2
.sym 50203 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 50204 $abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 50205 $abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 50206 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_
.sym 50207 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_
.sym 50208 soc.spimemio.state[3]
.sym 50209 soc.spimemio.state[1]
.sym 50210 soc.spimemio.state[0]
.sym 50211 soc.spimemio.state[2]
.sym 50278 $false
.sym 50279 $false
.sym 50280 $abc$72829$new_n5258_
.sym 50281 $abc$72829$new_n5255_
.sym 50284 soc.spimemio.jump
.sym 50285 $abc$72829$techmap$techmap\soc.spimemio.$procmux$6282.$and$/usr/local/bin/../share/yosys/techmap.v:434$23551_Y[2]_new_
.sym 50286 $abc$72829$new_n5735_
.sym 50287 $abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 50290 soc.cpu.mem_xfer
.sym 50291 soc.cpu.mem_rdata_q[26]
.sym 50292 $abc$72829$new_n5258_
.sym 50293 $abc$72829$new_n5255_
.sym 50296 $false
.sym 50297 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_
.sym 50298 $abc$72829$new_n5751_
.sym 50299 $abc$72829$new_n5735_
.sym 50302 soc.ram_ready
.sym 50303 $abc$72829$new_n5200_
.sym 50304 soc.spimemio.config_en
.sym 50305 $abc$72829$new_n4805_
.sym 50308 $abc$72829$new_n5202_
.sym 50309 $abc$72829$new_n5201_
.sym 50310 $abc$72829$new_n5198_
.sym 50311 $abc$72829$new_n5199_
.sym 50314 soc.cpu.pcpi_div.quotient_msk[9]
.sym 50315 $false
.sym 50316 $false
.sym 50317 $false
.sym 50320 soc.cpu.pcpi_div.quotient_msk[12]
.sym 50321 $false
.sym 50322 $false
.sym 50323 $false
.sym 50324 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 50325 clk_16mhz$2$2
.sym 50326 soc.cpu.pcpi_div.start$2
.sym 50327 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_
.sym 50328 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.sym 50329 $abc$72829$new_n8446_
.sym 50330 $abc$72829$new_n5084_
.sym 50331 $abc$72829$new_n8457_
.sym 50332 $abc$72829$new_n8458_
.sym 50333 $abc$72829$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 50334 soc.spimemio.buffer[13]
.sym 50401 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 50402 soc.cpu.pcpi_div.pcpi_wr
.sym 50403 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 50404 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 50407 $false
.sym 50408 $false
.sym 50409 soc.spimemio.state[1]
.sym 50410 soc.spimemio.state[0]
.sym 50413 $false
.sym 50414 $false
.sym 50415 soc.spimemio.state[2]
.sym 50416 soc.spimemio.state[3]
.sym 50419 $false
.sym 50420 soc.cpu.pcpi_div.outsign
.sym 50421 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[23]
.sym 50422 soc.cpu.pcpi_div.quotient[23]
.sym 50425 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 50426 soc.cpu.pcpi_div.pcpi_wr
.sym 50427 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 50428 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 50431 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 50432 soc.cpu.pcpi_div.pcpi_wr
.sym 50433 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 50434 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 50437 soc.cpu.pcpi_div.instr_divu
.sym 50438 soc.cpu.pcpi_div.instr_div
.sym 50439 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[6]_new_inv_
.sym 50440 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[6]_new_inv_
.sym 50443 soc.cpu.pcpi_div.instr_divu
.sym 50444 soc.cpu.pcpi_div.instr_div
.sym 50445 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[10]_new_inv_
.sym 50446 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[10]_new_inv_
.sym 50447 $true
.sym 50448 clk_16mhz$2$2
.sym 50449 $false
.sym 50450 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20878[1]_new_inv_
.sym 50451 $abc$72829$new_n6198_
.sym 50452 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20846[0]_new_inv_
.sym 50453 $abc$72829$new_n6196_
.sym 50454 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20850[1]_new_inv_
.sym 50455 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_
.sym 50456 $abc$72829$new_n8666_
.sym 50457 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 50524 $abc$72829$new_n4823_
.sym 50525 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 50526 soc.spimemio.rdata[28]
.sym 50527 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[28]_new_inv_
.sym 50530 $false
.sym 50531 $false
.sym 50532 $abc$72829$new_n5272_
.sym 50533 $abc$72829$new_n5269_
.sym 50536 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 50537 soc.cpu.pcpi_div.pcpi_wr
.sym 50538 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 50539 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 50542 $abc$72829$new_n4823_
.sym 50543 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 50544 soc.spimemio.rdata[23]
.sym 50545 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[23]_new_inv_
.sym 50548 $false
.sym 50549 $false
.sym 50550 iomem_rdata[17]
.sym 50551 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 50560 $abc$72829$new_n4893_
.sym 50561 $abc$72829$new_n4869_
.sym 50562 $abc$72829$new_n4866_
.sym 50563 $abc$72829$new_n4867_
.sym 50566 soc.cpu.pcpi_div.instr_divu
.sym 50567 soc.cpu.pcpi_div.instr_div
.sym 50568 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[31]_new_inv_
.sym 50569 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[31]_new_inv_
.sym 50570 $true
.sym 50571 clk_16mhz$2$2
.sym 50572 $false
.sym 50573 $abc$72829$new_n9500_
.sym 50574 $abc$72829$new_n8417_
.sym 50575 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_
.sym 50576 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 50577 $abc$72829$techmap\soc.cpu.$procmux$5358_Y[1]_new_inv_
.sym 50578 soc.cpu.mem_rdata_q[28]
.sym 50579 soc.cpu.mem_rdata_q[21]
.sym 50580 soc.cpu.mem_rdata_q[9]
.sym 50647 $false
.sym 50648 soc.cpu.mem_la_secondword
.sym 50649 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 50650 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 50653 $abc$72829$new_n4902_
.sym 50654 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 50655 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_
.sym 50656 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.sym 50659 $false
.sym 50660 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 50661 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 50662 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[12]_new_inv_
.sym 50665 soc.cpu.mem_xfer
.sym 50666 soc.cpu.mem_rdata_q[28]
.sym 50667 $abc$72829$new_n5082_
.sym 50668 $abc$72829$new_n5079_
.sym 50671 $false
.sym 50672 $false
.sym 50673 $abc$72829$new_n6202_
.sym 50674 $abc$72829$new_n6196_
.sym 50677 $false
.sym 50678 soc.cpu.mem_la_secondword
.sym 50679 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_
.sym 50680 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.sym 50683 $false
.sym 50684 $false
.sym 50685 $abc$72829$new_n5082_
.sym 50686 $abc$72829$new_n5079_
.sym 50689 soc.cpu.mem_xfer
.sym 50690 soc.cpu.mem_rdata_q[23]
.sym 50691 $abc$72829$new_n5272_
.sym 50692 $abc$72829$new_n5269_
.sym 50696 $abc$72829$techmap\soc.$0\ram_ready[0:0]
.sym 50697 $abc$72829$soc.cpu.mem_rdata_word[12]_new_inv_
.sym 50698 $abc$72829$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 50699 $abc$72829$new_n6719_
.sym 50700 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[10]_new_inv_
.sym 50701 $abc$72829$new_n6715_
.sym 50702 soc.cpu.mem_rdata_q[10]
.sym 50703 soc.cpu.alu_out_q[0]
.sym 50770 $abc$72829$new_n4902_
.sym 50771 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 50772 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 50773 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[10]_new_inv_
.sym 50776 $abc$72829$new_n5280_
.sym 50777 $abc$72829$new_n5279_
.sym 50778 $abc$72829$new_n5267_
.sym 50779 $abc$72829$new_n5253_
.sym 50782 $false
.sym 50783 soc.cpu.mem_la_secondword
.sym 50784 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 50785 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[10]_new_inv_
.sym 50788 soc.cpu.mem_rdata_q[13]
.sym 50789 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[4]_new_inv_
.sym 50790 soc.cpu.mem_rdata_q[12]
.sym 50791 soc.cpu.mem_rdata_q[14]
.sym 50794 $false
.sym 50795 $false
.sym 50796 $abc$72829$new_n5280_
.sym 50797 $abc$72829$new_n5267_
.sym 50800 $false
.sym 50801 $false
.sym 50802 soc.cpu.mem_16bit_buffer[10]
.sym 50803 $abc$72829$new_n4902_
.sym 50806 soc.cpu.mem_rdata_q[30]
.sym 50807 soc.cpu.mem_rdata_q[31]
.sym 50808 soc.cpu.mem_rdata_q[29]
.sym 50809 soc.cpu.mem_rdata_q[28]
.sym 50812 $false
.sym 50813 $false
.sym 50814 $abc$72829$new_n5279_
.sym 50815 $abc$72829$new_n5253_
.sym 50819 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[12]_new_
.sym 50820 $abc$72829$new_n5190_
.sym 50821 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_
.sym 50822 $abc$72829$new_n9499_
.sym 50823 $abc$72829$new_n9501_
.sym 50824 $abc$72829$new_n6192_
.sym 50825 soc.cpu.irq_mask[3]
.sym 50826 soc.cpu.irq_mask[2]
.sym 50893 $false
.sym 50894 $abc$72829$new_n4902_
.sym 50895 soc.cpu.mem_16bit_buffer[12]
.sym 50896 $abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[12]_new_inv_
.sym 50899 $false
.sym 50900 $false
.sym 50901 soc.cpu.mem_rdata_q[23]
.sym 50902 soc.cpu.mem_rdata_q[22]
.sym 50905 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[9]_new_
.sym 50906 $abc$72829$new_n8485_
.sym 50907 soc.cpu.instr_maskirq
.sym 50908 soc.cpu.irq_mask[9]
.sym 50911 $false
.sym 50912 soc.cpu.last_mem_valid
.sym 50913 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 50914 soc.cpu.mem_la_firstword_reg
.sym 50917 $false
.sym 50918 $false
.sym 50919 soc.cpu.mem_16bit_buffer[7]
.sym 50920 $abc$72829$new_n4902_
.sym 50923 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20958[5]_new_inv_
.sym 50924 $abc$72829$auto$simplemap.cc:168:logic_reduce$21343_new_inv_
.sym 50925 soc.cpu.mem_rdata_q[24]
.sym 50926 soc.cpu.mem_rdata_q[21]
.sym 50929 $false
.sym 50930 $false
.sym 50931 $abc$72829$techmap\soc.cpu.$procmux$5551_Y
.sym 50932 soc.cpu.mem_xfer
.sym 50935 $abc$72829$techmap\soc.cpu.$procmux$5551_Y
.sym 50936 $false
.sym 50937 $false
.sym 50938 $false
.sym 50939 $true
.sym 50940 clk_16mhz$2$2
.sym 50941 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 50942 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[0]_new_inv_
.sym 50943 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33229[1]_new_
.sym 50944 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 50946 $abc$72829$techmap\soc.cpu.$procmux$4339_Y_new_
.sym 50947 soc.cpu.instr_getq
.sym 50948 soc.cpu.instr_ecall_ebreak
.sym 51016 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 51017 soc.cpu.pcpi_div.pcpi_wr
.sym 51018 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 51019 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 51028 soc.cpu.mem_rdata[28]
.sym 51029 $false
.sym 51030 $false
.sym 51031 $false
.sym 51034 soc.cpu.mem_rdata[17]
.sym 51035 $false
.sym 51036 $false
.sym 51037 $false
.sym 51040 soc.cpu.mem_rdata[26]
.sym 51041 $false
.sym 51042 $false
.sym 51043 $false
.sym 51046 soc.cpu.mem_rdata[16]
.sym 51047 $false
.sym 51048 $false
.sym 51049 $false
.sym 51052 soc.cpu.mem_rdata[23]
.sym 51053 $false
.sym 51054 $false
.sym 51055 $false
.sym 51062 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082
.sym 51063 clk_16mhz$2$2
.sym 51064 $false
.sym 51065 $abc$72829$new_n8562_
.sym 51066 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.sym 51067 $abc$72829$new_n8471_
.sym 51068 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 51069 $abc$72829$new_n8365_
.sym 51070 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[15]_new_
.sym 51071 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51072 soc.cpu.decoded_imm[0]
.sym 51139 soc.cpu.cpuregs_rs1[3]
.sym 51140 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 51141 soc.cpu.irq_mask[3]
.sym 51142 soc.cpu.instr_maskirq
.sym 51145 $false
.sym 51146 $false
.sym 51147 soc.cpu.cpu_state[2]
.sym 51148 resetn$2
.sym 51151 $false
.sym 51152 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33271[0]_new_inv_
.sym 51153 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[6]_new_
.sym 51154 $abc$72829$new_n8449_
.sym 51157 $abc$72829$new_n8490_
.sym 51158 soc.cpu.cpu_state[2]
.sym 51159 $abc$72829$new_n8484_
.sym 51160 $abc$72829$new_n8489_
.sym 51163 $abc$72829$new_n8410_
.sym 51164 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[3]_new_
.sym 51165 soc.cpu.instr_timer
.sym 51166 soc.cpu.timer[3]
.sym 51175 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[11]_new_
.sym 51176 $abc$72829$new_n8510_
.sym 51177 soc.cpu.instr_timer
.sym 51178 soc.cpu.timer[11]
.sym 51181 soc.cpu.reg_op2[0]
.sym 51182 $false
.sym 51183 $false
.sym 51184 $false
.sym 51185 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 51186 clk_16mhz$2$2
.sym 51187 $false
.sym 51188 $abc$72829$new_n8373_
.sym 51189 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[2]_new_
.sym 51190 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[0]
.sym 51191 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[16]_new_
.sym 51192 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16939_Y_new_inv_
.sym 51193 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817
.sym 51194 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[28]_new_
.sym 51195 soc.cpu.mem_addr[20]
.sym 51262 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[12]_new_
.sym 51263 $abc$72829$new_n8520_
.sym 51264 soc.cpu.instr_timer
.sym 51265 soc.cpu.timer[12]
.sym 51268 $false
.sym 51269 $false
.sym 51270 soc.cpu.cpu_state[2]
.sym 51271 soc.cpu.instr_retirq
.sym 51274 $false
.sym 51275 $false
.sym 51276 $abc$72829$new_n4978_
.sym 51277 $abc$72829$soc.cpu.alu_out_0_new_inv_
.sym 51280 $abc$72829$new_n8396_
.sym 51281 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[2]_new_
.sym 51282 soc.cpu.instr_maskirq
.sym 51283 soc.cpu.irq_mask[2]
.sym 51298 $false
.sym 51299 $false
.sym 51300 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 51301 soc.cpu.cpu_state[0]
.sym 51304 soc.cpu.cpu_state[1]
.sym 51305 soc.cpu.irq_active
.sym 51306 $abc$72829$new_n5652_
.sym 51307 soc.cpu.irq_state[0]
.sym 51308 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$51724
.sym 51309 clk_16mhz$2$2
.sym 51310 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 51311 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[3]_new_inv_
.sym 51312 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[23]_new_
.sym 51313 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 51314 $abc$72829$new_n8634_
.sym 51315 $abc$72829$new_n7038_
.sym 51316 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[24]_new_
.sym 51317 $abc$72829$new_n8644_
.sym 51318 soc.cpu.decoder_trigger
.sym 51385 $false
.sym 51386 $false
.sym 51387 $abc$72829$techmap\soc.cpu.$procmux$3734_Y_new_
.sym 51388 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12740[1]_new_inv_
.sym 51391 $false
.sym 51392 $false
.sym 51393 resetn$2
.sym 51394 soc.cpu.cpu_state[1]
.sym 51397 $abc$72829$new_n5050_
.sym 51398 soc.cpu.cpu_state[2]
.sym 51399 $abc$72829$new_n5041_
.sym 51400 soc.cpu.latched_store
.sym 51403 $false
.sym 51404 $false
.sym 51405 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 51406 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 51409 soc.cpu.cpu_state[1]
.sym 51410 $abc$72829$techmap\soc.cpu.$procmux$4020_Y_new_inv_
.sym 51411 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 51412 $abc$72829$techmap\soc.cpu.$procmux$3734_Y_new_
.sym 51415 $false
.sym 51416 $false
.sym 51417 soc.cpu.irq_state[0]
.sym 51418 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_
.sym 51421 soc.cpu.cpu_state[1]
.sym 51422 $abc$72829$techmap\soc.cpu.$procmux$3734_Y_new_
.sym 51423 soc.cpu.cpu_state[3]
.sym 51424 $abc$72829$soc.cpu.alu_out_0_new_inv_
.sym 51427 $false
.sym 51428 $abc$72829$new_n5661_
.sym 51429 $abc$72829$new_n5662_
.sym 51430 soc.cpu.cpu_state[5]
.sym 51431 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49940
.sym 51432 clk_16mhz$2$2
.sym 51433 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 51434 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[14]_new_
.sym 51435 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[16]_new_
.sym 51436 $abc$72829$new_n8541_
.sym 51437 $abc$72829$new_n8564_
.sym 51438 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[23]_new_
.sym 51439 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33229[0]_new_inv_
.sym 51440 $abc$72829$new_n8543_
.sym 51441 soc.cpu.mem_addr[6]
.sym 51508 soc.cpu.cpuregs_rs1[9]
.sym 51509 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 51510 soc.cpu.timer[9]
.sym 51511 soc.cpu.instr_timer
.sym 51514 $false
.sym 51515 soc.cpu.decoder_trigger
.sym 51516 soc.cpu.irq_active
.sym 51517 soc.cpu.irq_delay
.sym 51520 $abc$72829$new_n5964_
.sym 51521 soc.cpu.irq_state[1]
.sym 51522 soc.cpu.irq_mask[0]
.sym 51523 soc.cpu.cpu_state[4]
.sym 51526 $false
.sym 51527 soc.cpu.cpu_state[2]
.sym 51528 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16952_Y_new_inv_
.sym 51529 $abc$72829$new_n8719_
.sym 51532 soc.cpu.cpu_state[2]
.sym 51533 $abc$72829$new_n8497_
.sym 51534 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33299[0]_new_inv_
.sym 51535 $abc$72829$new_n8496_
.sym 51538 resetn$2
.sym 51539 soc.cpu.irq_state[1]
.sym 51540 $abc$72829$new_n5964_
.sym 51541 soc.cpu.cpu_state[4]
.sym 51544 $abc$72829$new_n8715_
.sym 51545 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[31]_new_
.sym 51546 soc.cpu.instr_timer
.sym 51547 soc.cpu.timer[31]
.sym 51550 soc.cpu.irq_active
.sym 51551 $false
.sym 51552 $false
.sym 51553 $false
.sym 51554 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785$2
.sym 51555 clk_16mhz$2$2
.sym 51556 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 51557 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33334[0]_new_inv_
.sym 51558 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33390[0]_new_inv_
.sym 51559 $abc$72829$new_n8566_
.sym 51560 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33334[1]_new_
.sym 51561 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[15]_new_inv_
.sym 51562 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 51563 soc.cpu.mem_addr[9]
.sym 51564 soc.cpu.mem_addr[23]
.sym 51631 soc.cpu.timer[6]
.sym 51632 soc.cpu.instr_timer
.sym 51633 soc.cpu.irq_mask[6]
.sym 51634 soc.cpu.instr_maskirq
.sym 51637 $false
.sym 51638 soc.cpu.timer[1]
.sym 51639 $false
.sym 51640 soc.cpu.timer[0]
.sym 51643 soc.cpu.timer[10]
.sym 51644 soc.cpu.instr_timer
.sym 51645 soc.cpu.irq_mask[10]
.sym 51646 soc.cpu.instr_maskirq
.sym 51649 soc.cpu.timer[21]
.sym 51650 soc.cpu.instr_timer
.sym 51651 soc.cpu.irq_mask[21]
.sym 51652 soc.cpu.instr_maskirq
.sym 51655 soc.cpu.cpuregs_rs1[2]
.sym 51656 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 51657 soc.cpu.timer[2]
.sym 51658 soc.cpu.instr_timer
.sym 51661 soc.cpu.cpuregs_rs1[6]
.sym 51662 $false
.sym 51663 $false
.sym 51664 $false
.sym 51667 soc.cpu.cpuregs_rs1[10]
.sym 51668 $false
.sym 51669 $false
.sym 51670 $false
.sym 51673 soc.cpu.cpuregs_rs1[21]
.sym 51674 $false
.sym 51675 $false
.sym 51676 $false
.sym 51677 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 51678 clk_16mhz$2$2
.sym 51679 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 51680 soc.cpu.mem_addr[8]
.sym 51681 soc.cpu.mem_addr[16]
.sym 51682 soc.cpu.mem_addr[7]
.sym 51683 soc.cpu.mem_addr[19]
.sym 51684 soc.cpu.mem_addr[4]
.sym 51685 soc.cpu.mem_addr[3]
.sym 51686 soc.cpu.mem_addr[18]
.sym 51687 soc.cpu.mem_addr[5]
.sym 51754 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4]
.sym 51755 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3]
.sym 51756 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2]
.sym 51757 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1]
.sym 51760 $abc$72829$new_n6999_
.sym 51761 soc.cpu.cpuregs_rs1[2]
.sym 51762 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[2]
.sym 51763 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 51766 $abc$72829$new_n6999_
.sym 51767 soc.cpu.cpuregs_rs1[7]
.sym 51768 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[7]
.sym 51769 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 51772 $abc$72829$new_n6999_
.sym 51773 soc.cpu.cpuregs_rs1[8]
.sym 51774 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[8]
.sym 51775 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 51778 $abc$72829$new_n6999_
.sym 51779 soc.cpu.cpuregs_rs1[6]
.sym 51780 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[6]
.sym 51781 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 51784 $abc$72829$new_n6999_
.sym 51785 soc.cpu.cpuregs_rs1[3]
.sym 51786 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[3]
.sym 51787 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 51790 $abc$72829$new_n7048_
.sym 51791 soc.cpu.irq_pending[0]
.sym 51792 $abc$72829$new_n7041_
.sym 51793 $abc$72829$new_n7049_
.sym 51800 $true
.sym 51801 clk_16mhz$2$2
.sym 51802 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 51803 $abc$72829$new_n8585_
.sym 51804 $abc$72829$new_n8664_
.sym 51805 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33397[0]_new_inv_
.sym 51806 soc.cpu.reg_out[16]
.sym 51808 soc.cpu.timer[15]
.sym 51809 soc.cpu.timer[13]
.sym 51810 soc.cpu.timer[17]
.sym 51877 $false
.sym 51878 $abc$72829$auto$simplemap.cc:168:logic_reduce$20277[0]_new_inv_
.sym 51879 $abc$72829$new_n6991_
.sym 51880 $abc$72829$new_n6989_
.sym 51883 $abc$72829$new_n6993_
.sym 51884 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[7]_new_inv_
.sym 51885 soc.cpu.timer[27]
.sym 51886 soc.cpu.timer[24]
.sym 51889 soc.cpu.cpuregs_rs1[20]
.sym 51890 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 51891 soc.cpu.timer[20]
.sym 51892 soc.cpu.instr_timer
.sym 51895 soc.cpu.timer[26]
.sym 51896 soc.cpu.timer[25]
.sym 51897 soc.cpu.timer[18]
.sym 51898 soc.cpu.timer[17]
.sym 51901 $false
.sym 51902 $abc$72829$auto$simplemap.cc:168:logic_reduce$20263[5]_new_inv_
.sym 51903 soc.cpu.timer[19]
.sym 51904 soc.cpu.timer[16]
.sym 51907 $abc$72829$new_n6999_
.sym 51908 soc.cpu.cpuregs_rs1[9]
.sym 51909 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[9]
.sym 51910 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 51913 $abc$72829$new_n6999_
.sym 51914 soc.cpu.cpuregs_rs1[11]
.sym 51915 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[11]
.sym 51916 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 51919 $abc$72829$new_n6999_
.sym 51920 soc.cpu.cpuregs_rs1[14]
.sym 51921 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[14]
.sym 51922 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 51923 $true
.sym 51924 clk_16mhz$2$2
.sym 51925 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 51926 $abc$72829$new_n8629_
.sym 51927 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 51929 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33348[0]_new_inv_
.sym 51930 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19]
.sym 51931 soc.cpu.timer[19]
.sym 51932 soc.cpu.timer[26]
.sym 51933 soc.cpu.timer[18]
.sym 52000 soc.cpu.timer[31]
.sym 52001 soc.cpu.timer[30]
.sym 52002 soc.cpu.timer[29]
.sym 52003 soc.cpu.timer[28]
.sym 52006 soc.cpu.timer[23]
.sym 52007 soc.cpu.timer[22]
.sym 52008 soc.cpu.timer[21]
.sym 52009 soc.cpu.timer[20]
.sym 52012 $false
.sym 52013 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 52014 soc.cpu.reg_op1[13]
.sym 52015 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[11]
.sym 52018 $false
.sym 52019 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 52020 soc.cpu.reg_op1[10]
.sym 52021 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[8]
.sym 52024 $false
.sym 52025 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 52026 soc.cpu.reg_op1[17]
.sym 52027 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[15]
.sym 52030 $false
.sym 52031 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 52032 soc.cpu.reg_op1[11]
.sym 52033 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[9]
.sym 52036 $false
.sym 52037 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 52038 soc.cpu.reg_op1[14]
.sym 52039 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[12]
.sym 52042 $false
.sym 52043 $false
.sym 52044 $false
.sym 52045 $false
.sym 52046 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 52047 clk_16mhz$2$2
.sym 52048 $false
.sym 52049 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26]
.sym 52050 $abc$72829$new_n7051_
.sym 52051 $abc$72829$new_n7049_
.sym 52052 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27]
.sym 52053 soc.cpu.mem_addr[21]
.sym 52054 soc.cpu.mem_addr[25]
.sym 52055 soc.cpu.mem_addr[22]
.sym 52056 soc.cpu.mem_addr[24]
.sym 52123 soc.cpu.timer[0]
.sym 52124 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31]
.sym 52125 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30]
.sym 52126 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29]
.sym 52129 $abc$72829$new_n6999_
.sym 52130 soc.cpu.cpuregs_rs1[23]
.sym 52131 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[23]
.sym 52132 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 52135 $abc$72829$new_n6999_
.sym 52136 soc.cpu.cpuregs_rs1[29]
.sym 52137 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[29]
.sym 52138 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 52141 $abc$72829$new_n6999_
.sym 52142 soc.cpu.cpuregs_rs1[30]
.sym 52143 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[30]
.sym 52144 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 52147 $abc$72829$new_n6999_
.sym 52148 soc.cpu.cpuregs_rs1[24]
.sym 52149 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[24]
.sym 52150 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 52153 $abc$72829$new_n6999_
.sym 52154 soc.cpu.cpuregs_rs1[22]
.sym 52155 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[22]
.sym 52156 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 52159 $abc$72829$new_n6999_
.sym 52160 soc.cpu.cpuregs_rs1[28]
.sym 52161 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28]
.sym 52162 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 52165 $abc$72829$new_n6999_
.sym 52166 soc.cpu.cpuregs_rs1[31]
.sym 52167 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[31]
.sym 52168 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 52169 $true
.sym 52170 clk_16mhz$2$2
.sym 52171 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 52172 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.sym 52174 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[28]
.sym 52175 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$22501[0]_new_
.sym 52177 soc.cpu.mem_addr[28]
.sym 52178 soc.cpu.mem_addr[27]
.sym 52208 $true
.sym 52245 pwmIF.counterI[0]$2
.sym 52246 $false
.sym 52247 pwmIF.counterI[0]
.sym 52248 $false
.sym 52249 $false
.sym 52251 $auto$alumacc.cc:474:replace_alu$7634.C[2]
.sym 52253 $false
.sym 52254 pwmIF.counterI[1]
.sym 52257 $auto$alumacc.cc:474:replace_alu$7634.C[3]
.sym 52258 pwmIF.counterI[6]
.sym 52259 $false
.sym 52260 pwmIF.counterI[2]
.sym 52261 $auto$alumacc.cc:474:replace_alu$7634.C[2]
.sym 52263 $auto$alumacc.cc:474:replace_alu$7634.C[4]
.sym 52264 pwmIF.counterI[6]
.sym 52265 $false
.sym 52266 pwmIF.counterI[3]
.sym 52267 $auto$alumacc.cc:474:replace_alu$7634.C[3]
.sym 52269 $auto$alumacc.cc:474:replace_alu$7634.C[5]
.sym 52270 pwmIF.counterI[6]
.sym 52271 $false
.sym 52272 pwmIF.counterI[4]
.sym 52273 $auto$alumacc.cc:474:replace_alu$7634.C[4]
.sym 52275 $auto$alumacc.cc:474:replace_alu$7634.C[6]
.sym 52276 pwmIF.counterI[6]
.sym 52277 $false
.sym 52278 pwmIF.counterI[5]
.sym 52279 $auto$alumacc.cc:474:replace_alu$7634.C[5]
.sym 52282 $false
.sym 52283 $false
.sym 52284 pwmIF.counterI[6]
.sym 52285 $auto$alumacc.cc:474:replace_alu$7634.C[6]
.sym 52288 pwmIF.counterI[6]
.sym 52289 $false
.sym 52290 pwmIF.counterI[1]
.sym 52291 pwmIF.counterI[0]
.sym 52292 $true
.sym 52293 clk_16mhz$2$2
.sym 52294 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 52396 $abc$72829$techmap\encoderL.$procmux$2675_Y[4]_new_inv_
.sym 52398 soc.simpleuart.recv_buf_data[4]
.sym 52399 soc.simpleuart.recv_buf_data[7]
.sym 52400 soc.simpleuart.recv_buf_data[1]
.sym 52432 $true
.sym 52469 $auto$alumacc.cc:474:replace_alu$7680.C[1]
.sym 52471 soc.cpu.reg_op1[0]
.sym 52472 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0]
.sym 52475 $auto$alumacc.cc:474:replace_alu$7680.C[2]
.sym 52476 $false
.sym 52477 soc.cpu.reg_op1[1]
.sym 52478 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1]
.sym 52479 $auto$alumacc.cc:474:replace_alu$7680.C[1]
.sym 52481 $auto$alumacc.cc:474:replace_alu$7680.C[3]
.sym 52482 $false
.sym 52483 soc.cpu.reg_op1[2]
.sym 52484 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[2]
.sym 52485 $auto$alumacc.cc:474:replace_alu$7680.C[2]
.sym 52487 $auto$alumacc.cc:474:replace_alu$7680.C[4]
.sym 52488 $false
.sym 52489 soc.cpu.reg_op1[3]
.sym 52490 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[3]
.sym 52491 $auto$alumacc.cc:474:replace_alu$7680.C[3]
.sym 52493 $auto$alumacc.cc:474:replace_alu$7680.C[5]
.sym 52494 $false
.sym 52495 soc.cpu.reg_op1[4]
.sym 52496 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[4]
.sym 52497 $auto$alumacc.cc:474:replace_alu$7680.C[4]
.sym 52499 $auto$alumacc.cc:474:replace_alu$7680.C[6]
.sym 52500 $false
.sym 52501 soc.cpu.reg_op1[5]
.sym 52502 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[5]
.sym 52503 $auto$alumacc.cc:474:replace_alu$7680.C[5]
.sym 52505 $auto$alumacc.cc:474:replace_alu$7680.C[7]
.sym 52506 $false
.sym 52507 soc.cpu.reg_op1[6]
.sym 52508 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[6]
.sym 52509 $auto$alumacc.cc:474:replace_alu$7680.C[6]
.sym 52511 $auto$alumacc.cc:474:replace_alu$7680.C[8]
.sym 52512 $false
.sym 52513 soc.cpu.reg_op1[7]
.sym 52514 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[7]
.sym 52515 $auto$alumacc.cc:474:replace_alu$7680.C[7]
.sym 52523 $abc$72829$techmap\encoderR.$procmux$2675_Y[21]_new_inv_
.sym 52524 $abc$72829$techmap\encoderL.$procmux$2678_Y[6]_new_inv_
.sym 52525 $abc$72829$techmap\encoderR.$procmux$2675_Y[22]_new_inv_
.sym 52526 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[7]
.sym 52527 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[4]
.sym 52528 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[37]_new_inv_
.sym 52529 encoderR.encoderCount[22]
.sym 52530 encoderR.encoderCount[21]
.sym 52595 $auto$alumacc.cc:474:replace_alu$7680.C[8]
.sym 52632 $auto$alumacc.cc:474:replace_alu$7680.C[9]
.sym 52633 $false
.sym 52634 soc.cpu.reg_op1[8]
.sym 52635 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[8]
.sym 52636 $auto$alumacc.cc:474:replace_alu$7680.C[8]
.sym 52638 $auto$alumacc.cc:474:replace_alu$7680.C[10]
.sym 52639 $false
.sym 52640 soc.cpu.reg_op1[9]
.sym 52641 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[9]
.sym 52642 $auto$alumacc.cc:474:replace_alu$7680.C[9]
.sym 52644 $auto$alumacc.cc:474:replace_alu$7680.C[11]
.sym 52645 $false
.sym 52646 soc.cpu.reg_op1[10]
.sym 52647 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[10]
.sym 52648 $auto$alumacc.cc:474:replace_alu$7680.C[10]
.sym 52650 $auto$alumacc.cc:474:replace_alu$7680.C[12]
.sym 52651 $false
.sym 52652 soc.cpu.reg_op1[11]
.sym 52653 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[11]
.sym 52654 $auto$alumacc.cc:474:replace_alu$7680.C[11]
.sym 52656 $auto$alumacc.cc:474:replace_alu$7680.C[13]
.sym 52657 $false
.sym 52658 soc.cpu.reg_op1[12]
.sym 52659 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[12]
.sym 52660 $auto$alumacc.cc:474:replace_alu$7680.C[12]
.sym 52662 $auto$alumacc.cc:474:replace_alu$7680.C[14]
.sym 52663 $false
.sym 52664 soc.cpu.reg_op1[13]
.sym 52665 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[13]
.sym 52666 $auto$alumacc.cc:474:replace_alu$7680.C[13]
.sym 52668 $auto$alumacc.cc:474:replace_alu$7680.C[15]
.sym 52669 $false
.sym 52670 soc.cpu.reg_op1[14]
.sym 52671 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[14]
.sym 52672 $auto$alumacc.cc:474:replace_alu$7680.C[14]
.sym 52674 $auto$alumacc.cc:474:replace_alu$7680.C[16]
.sym 52675 $false
.sym 52676 soc.cpu.reg_op1[15]
.sym 52677 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[15]
.sym 52678 $auto$alumacc.cc:474:replace_alu$7680.C[15]
.sym 52682 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[12]
.sym 52683 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[41]_new_inv_
.sym 52684 $abc$72829$new_n7852_
.sym 52685 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[46]_new_inv_
.sym 52686 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[16]
.sym 52687 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[10]
.sym 52688 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[11]
.sym 52689 encoderR.encoderCount[18]
.sym 52718 $auto$alumacc.cc:474:replace_alu$7680.C[16]
.sym 52755 $auto$alumacc.cc:474:replace_alu$7680.C[17]
.sym 52756 $false
.sym 52757 soc.cpu.reg_op1[16]
.sym 52758 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[16]
.sym 52759 $auto$alumacc.cc:474:replace_alu$7680.C[16]
.sym 52761 $auto$alumacc.cc:474:replace_alu$7680.C[18]
.sym 52762 $false
.sym 52763 soc.cpu.reg_op1[17]
.sym 52764 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[17]
.sym 52765 $auto$alumacc.cc:474:replace_alu$7680.C[17]
.sym 52767 $auto$alumacc.cc:474:replace_alu$7680.C[19]
.sym 52768 $false
.sym 52769 soc.cpu.reg_op1[18]
.sym 52770 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[18]
.sym 52771 $auto$alumacc.cc:474:replace_alu$7680.C[18]
.sym 52773 $auto$alumacc.cc:474:replace_alu$7680.C[20]
.sym 52774 $false
.sym 52775 soc.cpu.reg_op1[19]
.sym 52776 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[19]
.sym 52777 $auto$alumacc.cc:474:replace_alu$7680.C[19]
.sym 52779 $auto$alumacc.cc:474:replace_alu$7680.C[21]
.sym 52780 $false
.sym 52781 soc.cpu.reg_op1[20]
.sym 52782 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[20]
.sym 52783 $auto$alumacc.cc:474:replace_alu$7680.C[20]
.sym 52785 $auto$alumacc.cc:474:replace_alu$7680.C[22]
.sym 52786 $false
.sym 52787 soc.cpu.reg_op1[21]
.sym 52788 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[21]
.sym 52789 $auto$alumacc.cc:474:replace_alu$7680.C[21]
.sym 52791 $auto$alumacc.cc:474:replace_alu$7680.C[23]
.sym 52792 $false
.sym 52793 soc.cpu.reg_op1[22]
.sym 52794 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[22]
.sym 52795 $auto$alumacc.cc:474:replace_alu$7680.C[22]
.sym 52797 $auto$alumacc.cc:474:replace_alu$7680.C[24]
.sym 52798 $false
.sym 52799 soc.cpu.reg_op1[23]
.sym 52800 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[23]
.sym 52801 $auto$alumacc.cc:474:replace_alu$7680.C[23]
.sym 52805 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[47]_new_inv_
.sym 52806 soc.cpu.pcpi_div.divisor[47]
.sym 52807 soc.cpu.pcpi_div.divisor[51]
.sym 52808 soc.cpu.pcpi_div.divisor[61]
.sym 52809 soc.cpu.pcpi_div.divisor[41]
.sym 52810 soc.cpu.pcpi_div.divisor[37]
.sym 52811 soc.cpu.pcpi_div.divisor[48]
.sym 52812 soc.cpu.pcpi_div.divisor[46]
.sym 52841 $auto$alumacc.cc:474:replace_alu$7680.C[24]
.sym 52878 $auto$alumacc.cc:474:replace_alu$7680.C[25]
.sym 52879 $false
.sym 52880 soc.cpu.reg_op1[24]
.sym 52881 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[24]
.sym 52882 $auto$alumacc.cc:474:replace_alu$7680.C[24]
.sym 52884 $auto$alumacc.cc:474:replace_alu$7680.C[26]
.sym 52885 $false
.sym 52886 soc.cpu.reg_op1[25]
.sym 52887 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[25]
.sym 52888 $auto$alumacc.cc:474:replace_alu$7680.C[25]
.sym 52890 $auto$alumacc.cc:474:replace_alu$7680.C[27]
.sym 52891 $false
.sym 52892 soc.cpu.reg_op1[26]
.sym 52893 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[26]
.sym 52894 $auto$alumacc.cc:474:replace_alu$7680.C[26]
.sym 52896 $auto$alumacc.cc:474:replace_alu$7680.C[28]
.sym 52897 $false
.sym 52898 soc.cpu.reg_op1[27]
.sym 52899 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[27]
.sym 52900 $auto$alumacc.cc:474:replace_alu$7680.C[27]
.sym 52902 $auto$alumacc.cc:474:replace_alu$7680.C[29]
.sym 52903 $false
.sym 52904 soc.cpu.reg_op1[28]
.sym 52905 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[28]
.sym 52906 $auto$alumacc.cc:474:replace_alu$7680.C[28]
.sym 52908 $auto$alumacc.cc:474:replace_alu$7680.C[30]
.sym 52909 $false
.sym 52910 soc.cpu.reg_op1[29]
.sym 52911 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[29]
.sym 52912 $auto$alumacc.cc:474:replace_alu$7680.C[29]
.sym 52914 $auto$alumacc.cc:474:replace_alu$7680.C[31]
.sym 52915 $false
.sym 52916 soc.cpu.reg_op1[30]
.sym 52917 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[30]
.sym 52918 $auto$alumacc.cc:474:replace_alu$7680.C[30]
.sym 52920 $abc$72829$auto$alumacc.cc:491:replace_alu$7682[31]$2
.sym 52921 $false
.sym 52922 soc.cpu.reg_op1[31]
.sym 52923 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[31]
.sym 52924 $auto$alumacc.cc:474:replace_alu$7680.C[31]
.sym 52928 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[15]
.sym 52929 $abc$72829$new_n8010_
.sym 52930 $abc$72829$new_n7928_
.sym 52931 $abc$72829$new_n7997_
.sym 52932 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[19]
.sym 52933 $abc$72829$new_n7988_
.sym 52934 encoderR.encoderCount[29]
.sym 52935 encoderR.encoderCount[16]
.sym 53005 $abc$72829$auto$alumacc.cc:491:replace_alu$7682[31]$2
.sym 53008 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 53009 soc.cpu.instr_sub
.sym 53010 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[6]
.sym 53011 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[6]
.sym 53014 $false
.sym 53015 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 53016 $abc$72829$auto$wreduce.cc:454:run$7250[20]
.sym 53017 soc.cpu.reg_op2[20]
.sym 53020 $false
.sym 53021 $false
.sym 53022 $false
.sym 53023 soc.cpu.reg_op2[20]
.sym 53026 $false
.sym 53027 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 53028 $abc$72829$auto$wreduce.cc:454:run$7250[30]
.sym 53029 soc.cpu.reg_op2[30]
.sym 53032 $false
.sym 53033 $false
.sym 53034 $false
.sym 53035 soc.cpu.reg_op2[17]
.sym 53038 $false
.sym 53039 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 53040 $abc$72829$auto$wreduce.cc:454:run$7250[17]
.sym 53041 soc.cpu.reg_op2[17]
.sym 53044 soc.cpu.mem_wdata[21]
.sym 53045 $false
.sym 53046 $false
.sym 53047 $false
.sym 53048 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757
.sym 53049 clk_16mhz$2$2
.sym 53050 $false
.sym 53051 $abc$72829$new_n8052_
.sym 53052 $abc$72829$new_n8060_
.sym 53053 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[1]
.sym 53054 $abc$72829$new_n8043_
.sym 53055 encoderDataD[15]
.sym 53056 encoderDataD[10]
.sym 53057 encoderDataD[11]
.sym 53058 encoderDataD[13]
.sym 53125 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 53126 soc.cpu.instr_sub
.sym 53127 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[17]
.sym 53128 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[17]
.sym 53131 $false
.sym 53132 $false
.sym 53133 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[1]
.sym 53134 $abc$72829$auto$alumacc.cc:474:replace_alu$7670.BB[0]
.sym 53137 $false
.sym 53138 $false
.sym 53139 $false
.sym 53140 soc.cpu.reg_op2[1]
.sym 53143 $false
.sym 53144 writeEncoderD
.sym 53145 encoderR.encoderCount[18]
.sym 53146 encoderDataD[18]
.sym 53149 $false
.sym 53150 $false
.sym 53151 $false
.sym 53152 soc.cpu.reg_op2[31]
.sym 53155 $false
.sym 53156 writeEncoderI
.sym 53157 encoderL.encoderCount[14]
.sym 53158 encoderDataI[14]
.sym 53161 $false
.sym 53162 encoderL.encoderCounter[1]
.sym 53163 $abc$72829$techmap\encoderL.$procmux$2678_Y[14]_new_inv_
.sym 53164 $abc$72829$techmap\encoderL.$procmux$2675_Y[14]_new_inv_
.sym 53167 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5605_Y
.sym 53168 $false
.sym 53169 $false
.sym 53170 $false
.sym 53171 $true
.sym 53172 clk_16mhz$2$2
.sym 53173 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 53174 $abc$72829$new_n8073_
.sym 53175 $abc$72829$techmap\encoderR.$procmux$2675_Y[16]_new_inv_
.sym 53176 $abc$72829$new_n8172_
.sym 53177 $abc$72829$new_n8083_
.sym 53178 $abc$72829$new_n8120_
.sym 53179 $abc$72829$new_n8131_
.sym 53180 soc.cpu.pcpi_div.divisor[60]
.sym 53181 soc.cpu.pcpi_div.quotient_msk[31]
.sym 53248 $false
.sym 53249 writeEncoderD
.sym 53250 encoderR.encoderCount[17]
.sym 53251 encoderDataD[17]
.sym 53254 $false
.sym 53255 writeEncoderD
.sym 53256 encoderR.encoderCount[20]
.sym 53257 encoderDataD[20]
.sym 53260 $false
.sym 53261 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 53262 $abc$72829$auto$wreduce.cc:454:run$7250[25]
.sym 53263 soc.cpu.reg_op2[25]
.sym 53266 $false
.sym 53267 $false
.sym 53268 $false
.sym 53269 soc.cpu.reg_op2[27]
.sym 53272 $false
.sym 53273 $false
.sym 53274 $false
.sym 53275 soc.cpu.reg_op2[25]
.sym 53278 $false
.sym 53279 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 53280 $abc$72829$procmux$6797_Y[0]_new_inv_
.sym 53281 encoderR.encoderCount[0]
.sym 53284 $false
.sym 53285 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 53286 $abc$72829$procmux$6797_Y[24]_new_inv_
.sym 53287 encoderR.encoderCount[24]
.sym 53290 $false
.sym 53291 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 53292 $abc$72829$procmux$6797_Y[14]_new_inv_
.sym 53293 encoderR.encoderCount[14]
.sym 53294 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 53295 clk_16mhz$2$2
.sym 53296 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 53297 $abc$72829$new_n8119_
.sym 53298 $abc$72829$new_n8152_
.sym 53299 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[26]_new_
.sym 53300 $abc$72829$new_n8059_
.sym 53302 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31499[1]_new_inv_
.sym 53303 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[20]_new_
.sym 53304 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31547[1]_new_inv_
.sym 53377 soc.cpu.mem_wdata[20]
.sym 53378 $false
.sym 53379 $false
.sym 53380 $false
.sym 53383 soc.cpu.mem_wdata[17]
.sym 53384 $false
.sym 53385 $false
.sym 53386 $false
.sym 53389 soc.cpu.mem_wdata[16]
.sym 53390 $false
.sym 53391 $false
.sym 53392 $false
.sym 53395 soc.cpu.mem_wdata[23]
.sym 53396 $false
.sym 53397 $false
.sym 53398 $false
.sym 53401 soc.cpu.mem_wdata[19]
.sym 53402 $false
.sym 53403 $false
.sym 53404 $false
.sym 53407 soc.cpu.mem_wdata[18]
.sym 53408 $false
.sym 53409 $false
.sym 53410 $false
.sym 53413 soc.cpu.mem_wdata[22]
.sym 53414 $false
.sym 53415 $false
.sym 53416 $false
.sym 53417 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44757
.sym 53418 clk_16mhz$2$2
.sym 53419 $false
.sym 53420 $abc$72829$new_n8082_
.sym 53421 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[22]_new_
.sym 53422 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31531[1]_new_inv_
.sym 53423 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31643[1]_new_inv_
.sym 53424 $abc$72829$new_n7927_
.sym 53425 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[8]_new_
.sym 53426 $abc$72829$new_n5691_
.sym 53427 soc.simpleuart.recv_buf_data[6]
.sym 53494 $false
.sym 53495 soc.cpu.mem_wstrb[2]
.sym 53496 resetn$2
.sym 53497 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 53500 $false
.sym 53501 soc.spimemio.config_en
.sym 53502 soc.spimemio.xfer.flash_csb
.sym 53503 soc.spimemio.config_csb
.sym 53506 $false
.sym 53507 $false
.sym 53508 iomem_rdata[24]
.sym 53509 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 53512 $false
.sym 53513 $false
.sym 53514 iomem_rdata[14]
.sym 53515 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 53518 $false
.sym 53519 $false
.sym 53520 iomem_rdata[0]
.sym 53521 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 53524 soc.ram_ready
.sym 53525 $abc$72829$new_n5136_
.sym 53526 flash_csb$2
.sym 53527 $abc$72829$new_n4805_
.sym 53530 $false
.sym 53531 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 53532 soc.cpu.reg_op2[20]
.sym 53533 soc.cpu.reg_op2[4]
.sym 53540 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 53541 clk_16mhz$2$2
.sym 53542 $false
.sym 53543 $abc$72829$soc.cpu.mem_rdata[0]_new_inv_
.sym 53544 $abc$72829$new_n7998_
.sym 53545 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31595[1]_new_inv_
.sym 53546 $abc$72829$soc.cpu.mem_rdata[1]_new_inv_
.sym 53547 $abc$72829$new_n5262_
.sym 53548 $abc$72829$new_n7992_
.sym 53549 $abc$72829$new_n4897_
.sym 53550 soc.cpu.pcpi_div.running
.sym 53617 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31659[1]_new_inv_
.sym 53618 soc.cpu.reg_op1[6]
.sym 53619 soc.cpu.reg_op2[6]
.sym 53620 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 53623 soc.cpu.reg_op1[6]
.sym 53624 soc.cpu.reg_op2[6]
.sym 53625 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 53626 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 53629 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 53630 soc.cpu.pcpi_div.pcpi_wr
.sym 53631 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 53632 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 53635 $false
.sym 53636 resetn$2
.sym 53637 soc.cpu.pcpi_div.start$2
.sym 53638 $abc$72829$new_n6083_
.sym 53647 $abc$72829$new_n7907_
.sym 53648 $abc$72829$new_n7903_
.sym 53649 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_
.sym 53650 $abc$72829$new_n7780_
.sym 53653 $false
.sym 53654 $false
.sym 53655 $abc$72829$new_n6083_
.sym 53656 soc.cpu.pcpi_div.start$2
.sym 53659 soc.cpu.pcpi_div.instr_divu
.sym 53660 soc.cpu.pcpi_div.instr_div
.sym 53661 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[16]_new_inv_
.sym 53662 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[16]_new_inv_
.sym 53663 $true
.sym 53664 clk_16mhz$2$2
.sym 53665 $false
.sym 53666 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_
.sym 53667 $abc$72829$new_n4900_
.sym 53668 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.sym 53669 $abc$72829$new_n8118_
.sym 53670 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_
.sym 53671 $abc$72829$new_n8077_
.sym 53672 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_
.sym 53673 $abc$72829$new_n8122_
.sym 53740 $false
.sym 53741 soc.cpu.reg_op2[2]
.sym 53742 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_
.sym 53743 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_
.sym 53746 soc.cpu.reg_op2[1]
.sym 53747 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_
.sym 53748 soc.cpu.reg_op1[0]
.sym 53749 soc.cpu.reg_op2[0]
.sym 53752 $false
.sym 53753 soc.cpu.reg_op2[0]
.sym 53754 soc.cpu.reg_op1[5]
.sym 53755 soc.cpu.reg_op1[6]
.sym 53758 $false
.sym 53759 soc.cpu.reg_op2[1]
.sym 53760 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][2]_new_inv_
.sym 53761 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_
.sym 53764 $false
.sym 53765 soc.cpu.reg_op2[1]
.sym 53766 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][4]_new_inv_
.sym 53767 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_
.sym 53770 $false
.sym 53771 soc.cpu.reg_op2[0]
.sym 53772 soc.cpu.reg_op1[1]
.sym 53773 soc.cpu.reg_op1[2]
.sym 53776 $false
.sym 53777 soc.cpu.reg_op2[0]
.sym 53778 soc.cpu.reg_op1[3]
.sym 53779 soc.cpu.reg_op1[4]
.sym 53782 soc.spimemio.xfer.ibuffer[7]
.sym 53783 $false
.sym 53784 $false
.sym 53785 $false
.sym 53786 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248
.sym 53787 clk_16mhz$2$2
.sym 53788 $false
.sym 53789 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[8]_new_
.sym 53790 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_
.sym 53791 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_
.sym 53792 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_
.sym 53793 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_
.sym 53794 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_
.sym 53795 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_
.sym 53796 soc.cpu.alu_out_q[8]
.sym 53863 $false
.sym 53864 soc.cpu.reg_op2[0]
.sym 53865 soc.cpu.reg_op1[9]
.sym 53866 soc.cpu.reg_op1[10]
.sym 53869 $false
.sym 53870 soc.cpu.reg_op2[1]
.sym 53871 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_
.sym 53872 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_
.sym 53875 $false
.sym 53876 soc.cpu.reg_op2[1]
.sym 53877 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][6]_new_inv_
.sym 53878 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][8]_new_inv_
.sym 53881 $false
.sym 53882 soc.cpu.reg_op2[1]
.sym 53883 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][10]_new_inv_
.sym 53884 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_
.sym 53887 $false
.sym 53888 soc.cpu.reg_op2[2]
.sym 53889 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_
.sym 53890 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][0]_new_
.sym 53893 $false
.sym 53894 soc.cpu.reg_op2[0]
.sym 53895 soc.cpu.reg_op1[11]
.sym 53896 soc.cpu.reg_op1[12]
.sym 53899 $false
.sym 53900 soc.cpu.reg_op2[2]
.sym 53901 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][4]_new_inv_
.sym 53902 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_
.sym 53905 $false
.sym 53906 $false
.sym 53907 soc.cpu.pcpi_div.quotient[6]
.sym 53908 soc.cpu.pcpi_div.quotient_msk[6]
.sym 53909 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 53910 clk_16mhz$2$2
.sym 53911 soc.cpu.pcpi_div.start$2
.sym 53912 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_
.sym 53913 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_
.sym 53914 $abc$72829$new_n6085_
.sym 53915 $abc$72829$new_n6086_
.sym 53916 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_
.sym 53917 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_
.sym 53918 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_
.sym 53919 soc.cpu.mem_addr[1]
.sym 53986 $false
.sym 53987 soc.cpu.reg_op1[0]
.sym 53988 soc.cpu.reg_op2[0]
.sym 53989 soc.cpu.reg_op2[1]
.sym 53992 soc.cpu.reg_op2[0]
.sym 53993 soc.cpu.reg_op1[0]
.sym 53994 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 53995 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 53998 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31707[1]_new_inv_
.sym 53999 soc.cpu.reg_op2[0]
.sym 54000 soc.cpu.reg_op1[0]
.sym 54001 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 54004 $false
.sym 54005 $false
.sym 54006 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][0]_new_
.sym 54007 soc.cpu.reg_op2[2]
.sym 54010 $false
.sym 54011 $false
.sym 54012 iomem_rdata[12]
.sym 54013 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 54016 $abc$72829$new_n7776_
.sym 54017 $abc$72829$new_n7770_
.sym 54018 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.sym 54019 $abc$72829$new_n7780_
.sym 54022 $abc$72829$new_n4823_
.sym 54023 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 54024 soc.spimemio.rdata[12]
.sym 54025 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[12]_new_inv_
.sym 54028 soc.cpu.pcpi_div.quotient_msk[22]
.sym 54029 $false
.sym 54030 $false
.sym 54031 $false
.sym 54032 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 54033 clk_16mhz$2$2
.sym 54034 soc.cpu.pcpi_div.start$2
.sym 54036 $abc$72829$new_n8127_
.sym 54037 $abc$72829$new_n9432_
.sym 54038 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[1]_new_inv_
.sym 54039 $abc$72829$new_n8414_
.sym 54040 soc.cpu.mem_rdata[21]
.sym 54041 soc.cpu.pcpi_div.quotient_msk[0]
.sym 54042 soc.cpu.pcpi_div.quotient_msk[23]
.sym 54109 $false
.sym 54110 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 54111 soc.cpu.reg_op2[1]
.sym 54112 soc.cpu.reg_op2[9]
.sym 54115 $false
.sym 54116 $false
.sym 54117 $false
.sym 54118 soc.cpu.pcpi_div.quotient[1]
.sym 54127 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 54128 soc.cpu.pcpi_div.pcpi_wr
.sym 54129 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 54130 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 54133 $false
.sym 54134 $false
.sym 54135 iomem_rdata[7]
.sym 54136 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 54145 soc.cpu.reg_op2[4]
.sym 54146 $false
.sym 54147 $false
.sym 54148 $false
.sym 54151 $false
.sym 54152 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 54153 soc.cpu.mem_la_wdata[9]
.sym 54154 soc.cpu.reg_op2[25]
.sym 54155 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 54156 clk_16mhz$2$2
.sym 54157 $false
.sym 54158 $abc$72829$soc.cpu.mem_rdata[14]_new_inv_
.sym 54159 $abc$72829$new_n8705_
.sym 54160 $abc$72829$new_n5179_
.sym 54161 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.sym 54162 soc.cpu.pcpi_div.quotient[23]
.sym 54163 soc.cpu.pcpi_div.quotient[0]
.sym 54164 soc.cpu.pcpi_div.quotient[3]
.sym 54165 soc.cpu.pcpi_div.quotient[28]
.sym 54232 soc.cpu.mem_xfer
.sym 54233 soc.cpu.mem_rdata_q[12]
.sym 54234 $abc$72829$new_n5076_
.sym 54235 $abc$72829$new_n5065_
.sym 54238 $false
.sym 54239 $false
.sym 54240 $abc$72829$new_n5295_
.sym 54241 $abc$72829$new_n5292_
.sym 54244 soc.cpu.mem_xfer
.sym 54245 soc.cpu.mem_rdata_q[24]
.sym 54246 $abc$72829$new_n5295_
.sym 54247 $abc$72829$new_n5292_
.sym 54250 $false
.sym 54251 $false
.sym 54252 $abc$72829$new_n5076_
.sym 54253 $abc$72829$new_n5065_
.sym 54256 $abc$72829$new_n9432_
.sym 54257 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 54258 soc.spimemio.rdata[29]
.sym 54259 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[29]_new_inv_
.sym 54268 soc.cpu.mem_rdata_q[6]
.sym 54269 $false
.sym 54270 $false
.sym 54271 $false
.sym 54274 soc.cpu.mem_rdata_q[1]
.sym 54275 $false
.sym 54276 $false
.sym 54277 $false
.sym 54278 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 54279 clk_16mhz$2$2
.sym 54280 $false
.sym 54281 $abc$72829$new_n6787_
.sym 54282 $abc$72829$new_n8482_
.sym 54283 $abc$72829$new_n8481_
.sym 54284 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[0]_new_inv_
.sym 54285 $abc$72829$auto$rtlil.cc:1981:NotGate$72705
.sym 54286 $abc$72829$new_n4929_
.sym 54287 uart_out$2
.sym 54288 soc.simpleuart.send_pattern[1]
.sym 54355 $false
.sym 54356 $abc$72829$new_n6787_
.sym 54357 soc.cpu.reg_op1[0]
.sym 54358 soc.cpu.reg_op1[1]
.sym 54361 $false
.sym 54362 $false
.sym 54363 soc.spimemio.valid
.sym 54364 $abc$72829$new_n9403_
.sym 54367 $false
.sym 54368 $false
.sym 54369 soc.cpu.pcpi_valid
.sym 54370 resetn$2
.sym 54373 soc.spimemio.state[3]
.sym 54374 soc.spimemio.state[2]
.sym 54375 soc.spimemio.state[1]
.sym 54376 soc.spimemio.state[0]
.sym 54379 soc.spimemio.jump
.sym 54380 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$36589[0]_new_inv_
.sym 54381 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$59551[0]_new_inv_
.sym 54382 $abc$72829$new_n7183_
.sym 54385 soc.spimemio.jump
.sym 54386 $abc$72829$new_n7175_
.sym 54387 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14400[1]_new_
.sym 54388 $abc$72829$new_n7172_
.sym 54391 $abc$72829$new_n7165_
.sym 54392 $abc$72829$new_n7173_
.sym 54393 $abc$72829$new_n7168_
.sym 54394 $abc$72829$new_n7172_
.sym 54397 $false
.sym 54398 $abc$72829$new_n7179_
.sym 54399 soc.spimemio.state[1]
.sym 54400 $abc$72829$new_n7176_
.sym 54401 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58491
.sym 54402 clk_16mhz$2$2
.sym 54403 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$58493[0]
.sym 54404 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[6]_new_
.sym 54405 $abc$72829$new_n4931_
.sym 54406 $abc$72829$new_n8575_
.sym 54407 $abc$72829$new_n8444_
.sym 54408 soc.cpu.pcpi_insn[5]
.sym 54409 soc.cpu.pcpi_insn[4]
.sym 54410 soc.cpu.pcpi_insn[27]
.sym 54411 soc.cpu.pcpi_insn[0]
.sym 54478 soc.cpu.reg_op1[1]
.sym 54479 soc.cpu.mem_wordsize[1]
.sym 54480 soc.cpu.mem_wordsize[0]
.sym 54481 soc.cpu.reg_op1[0]
.sym 54484 soc.cpu.mem_xfer
.sym 54485 soc.cpu.mem_rdata_q[7]
.sym 54486 $abc$72829$new_n5278_
.sym 54487 $abc$72829$new_n5274_
.sym 54490 $abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 54491 $abc$72829$soc.cpu.mem_rdata[6]_new_inv_
.sym 54492 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_
.sym 54493 soc.cpu.mem_rdata[22]
.sym 54496 soc.cpu.mem_xfer
.sym 54497 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 54498 $abc$72829$soc.cpu.mem_rdata[6]_new_inv_
.sym 54499 soc.cpu.mem_rdata_q[6]
.sym 54502 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_
.sym 54503 soc.cpu.mem_rdata[23]
.sym 54504 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 54505 $abc$72829$new_n8458_
.sym 54508 soc.cpu.reg_op1[0]
.sym 54509 soc.cpu.reg_op1[1]
.sym 54510 $abc$72829$soc.cpu.mem_rdata[15]_new_inv_
.sym 54511 soc.cpu.mem_rdata[31]
.sym 54514 $abc$72829$new_n8457_
.sym 54515 $abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 54516 $abc$72829$new_n5278_
.sym 54517 $abc$72829$new_n5274_
.sym 54520 soc.spimemio.xfer.ibuffer[5]
.sym 54521 $false
.sym 54522 $false
.sym 54523 $false
.sym 54524 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248
.sym 54525 clk_16mhz$2$2
.sym 54526 $false
.sym 54527 $abc$72829$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 54528 $abc$72829$new_n9557_
.sym 54529 $abc$72829$soc.cpu.mem_rdata_word[14]_new_inv_
.sym 54530 $abc$72829$new_n9561_
.sym 54531 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.sym 54532 $abc$72829$new_n4919_
.sym 54533 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[1]_new_inv_
.sym 54534 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 54601 $false
.sym 54602 $false
.sym 54603 soc.cpu.mem_rdata_q[3]
.sym 54604 soc.cpu.mem_rdata_q[2]
.sym 54607 soc.cpu.mem_rdata_q[6]
.sym 54608 soc.cpu.mem_rdata_q[5]
.sym 54609 soc.cpu.mem_rdata_q[4]
.sym 54610 soc.cpu.mem_rdata_q[15]
.sym 54613 $false
.sym 54614 $false
.sym 54615 soc.cpu.mem_rdata_q[1]
.sym 54616 soc.cpu.mem_rdata_q[0]
.sym 54619 $abc$72829$new_n6198_
.sym 54620 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20969[1]_new_inv_
.sym 54621 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20878[1]_new_inv_
.sym 54622 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20846[0]_new_inv_
.sym 54625 $false
.sym 54626 soc.cpu.mem_rdata_q[5]
.sym 54627 soc.cpu.mem_rdata_q[4]
.sym 54628 soc.cpu.mem_rdata_q[6]
.sym 54631 soc.cpu.mem_rdata_q[3]
.sym 54632 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20850[1]_new_inv_
.sym 54633 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20846[0]_new_inv_
.sym 54634 soc.cpu.mem_rdata_q[2]
.sym 54637 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 54638 soc.cpu.pcpi_div.pcpi_wr
.sym 54639 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 54640 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 54643 soc.cpu.pcpi_div.instr_divu
.sym 54644 soc.cpu.pcpi_div.instr_div
.sym 54645 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[26]_new_inv_
.sym 54646 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[26]_new_inv_
.sym 54647 $true
.sym 54648 clk_16mhz$2$2
.sym 54649 $false
.sym 54650 $abc$72829$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 54651 $abc$72829$new_n9556_
.sym 54652 $abc$72829$new_n8470_
.sym 54653 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[0]_new_inv_
.sym 54654 $abc$72829$new_n4894_
.sym 54655 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.sym 54656 soc.cpu.mem_rdata_q[0]
.sym 54657 soc.cpu.mem_rdata_q[1]
.sym 54724 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20850[1]_new_inv_
.sym 54725 soc.cpu.mem_rdata_q[1]
.sym 54726 soc.cpu.mem_rdata_q[15]
.sym 54727 soc.cpu.mem_rdata_q[14]
.sym 54730 soc.cpu.reg_op1[0]
.sym 54731 soc.cpu.reg_op1[1]
.sym 54732 $abc$72829$soc.cpu.mem_rdata[12]_new_inv_
.sym 54733 soc.cpu.mem_rdata[28]
.sym 54736 $false
.sym 54737 soc.cpu.mem_xfer
.sym 54738 $abc$72829$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 54739 soc.cpu.mem_rdata_q[28]
.sym 54742 $false
.sym 54743 soc.cpu.reg_op1[1]
.sym 54744 soc.cpu.mem_wordsize[0]
.sym 54745 soc.cpu.mem_wordsize[1]
.sym 54748 $false
.sym 54749 soc.cpu.mem_xfer
.sym 54750 $abc$72829$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 54751 soc.cpu.mem_rdata_q[21]
.sym 54754 $abc$72829$new_n9507_
.sym 54755 $abc$72829$new_n6690_
.sym 54756 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_
.sym 54757 $abc$72829$new_n6689_
.sym 54760 $false
.sym 54761 $abc$72829$new_n6764_
.sym 54762 $abc$72829$techmap\soc.cpu.$procmux$5358_Y[1]_new_inv_
.sym 54763 $abc$72829$new_n6754_
.sym 54766 $false
.sym 54767 $abc$72829$new_n6709_
.sym 54768 $abc$72829$techmap\soc.cpu.$procmux$5458_Y[1]_new_inv_
.sym 54769 $abc$72829$new_n6641_
.sym 54770 $true
.sym 54771 clk_16mhz$2$2
.sym 54772 $false
.sym 54773 $abc$72829$new_n4912_
.sym 54774 $abc$72829$techmap\soc.cpu.$procmux$5358_Y[2]_new_inv_
.sym 54775 $abc$72829$new_n6738_
.sym 54776 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 54777 soc.cpu.mem_rdata_q[22]
.sym 54778 soc.cpu.mem_rdata_q[14]
.sym 54779 soc.cpu.mem_rdata_q[17]
.sym 54780 soc.cpu.mem_rdata_q[11]
.sym 54847 $false
.sym 54848 $false
.sym 54849 $abc$72829$auto$rtlil.cc:1844:Not$7472_new_
.sym 54850 $abc$72829$techmap\soc.$logic_and$picosoc.v:189$1219_Y
.sym 54853 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 54854 soc.cpu.mem_rdata[28]
.sym 54855 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 54856 $abc$72829$soc.cpu.mem_rdata[12]_new_inv_
.sym 54859 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 54860 soc.cpu.mem_rdata[31]
.sym 54861 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 54862 $abc$72829$soc.cpu.mem_rdata[15]_new_inv_
.sym 54865 $false
.sym 54866 soc.cpu.mem_rdata_q[11]
.sym 54867 soc.cpu.mem_xfer
.sym 54868 $abc$72829$new_n6706_
.sym 54871 $false
.sym 54872 soc.cpu.mem_xfer
.sym 54873 $abc$72829$soc.cpu.mem_rdata[10]_new_inv_
.sym 54874 soc.cpu.mem_rdata_q[10]
.sym 54877 $false
.sym 54878 soc.cpu.mem_rdata_q[10]
.sym 54879 soc.cpu.mem_xfer
.sym 54880 $abc$72829$new_n6706_
.sym 54883 $false
.sym 54884 $abc$72829$new_n6715_
.sym 54885 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 54886 $abc$72829$new_n6716_
.sym 54889 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[0]_new_inv_
.sym 54890 $abc$72829$new_n7769_
.sym 54891 soc.cpu.is_compare
.sym 54892 $abc$72829$soc.cpu.alu_out_0_new_inv_
.sym 54893 $true
.sym 54894 clk_16mhz$2$2
.sym 54895 $false
.sym 54896 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.sym 54897 $abc$72829$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 54898 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[14]_new_
.sym 54899 $abc$72829$new_n5290_
.sym 54900 $abc$72829$new_n5196_
.sym 54901 $abc$72829$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 54902 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 54903 soc.cpu.mem_16bit_buffer[15]
.sym 54970 soc.cpu.cpu_state[5]
.sym 54971 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.sym 54972 $abc$72829$new_n8471_
.sym 54973 $abc$72829$soc.cpu.mem_rdata_word[12]_new_inv_
.sym 54976 soc.cpu.mem_xfer
.sym 54977 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 54978 $abc$72829$soc.cpu.mem_rdata[15]_new_inv_
.sym 54979 soc.cpu.mem_rdata_q[15]
.sym 54982 $false
.sym 54983 soc.cpu.mem_xfer
.sym 54984 soc.cpu.mem_rdata[31]
.sym 54985 soc.cpu.mem_rdata_q[31]
.sym 54988 $abc$72829$new_n6196_
.sym 54989 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 54990 $abc$72829$new_n9498_
.sym 54991 soc.cpu.mem_rdata_q[10]
.sym 54994 soc.cpu.mem_rdata_q[11]
.sym 54995 $abc$72829$new_n9499_
.sym 54996 $abc$72829$new_n6192_
.sym 54997 $abc$72829$new_n9500_
.sym 55000 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20878[1]_new_inv_
.sym 55001 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 55002 soc.cpu.mem_rdata_q[10]
.sym 55003 soc.cpu.mem_rdata_q[0]
.sym 55006 soc.cpu.cpuregs_rs1[3]
.sym 55007 $false
.sym 55008 $false
.sym 55009 $false
.sym 55012 soc.cpu.cpuregs_rs1[2]
.sym 55013 $false
.sym 55014 $false
.sym 55015 $false
.sym 55016 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 55017 clk_16mhz$2$2
.sym 55018 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 55019 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28421[0]_new_
.sym 55020 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.sym 55021 $abc$72829$techmap\soc.cpu.$procmux$5390_Y[2]_new_inv_
.sym 55022 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 55023 $abc$72829$new_n4802_
.sym 55024 $abc$72829$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 55025 soc.cpu.mem_wdata[16]
.sym 55026 soc.cpu.mem_wdata[22]
.sym 55093 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33229[0]_new_inv_
.sym 55094 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[0]_new_
.sym 55095 $abc$72829$new_n8368_
.sym 55096 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33229[1]_new_
.sym 55099 $false
.sym 55100 soc.cpu.cpuregs_rs1[0]
.sym 55101 soc.cpu.instr_setq
.sym 55102 soc.cpu.instr_getq
.sym 55105 $false
.sym 55106 soc.cpu.instr_getq
.sym 55107 soc.cpu.instr_setq
.sym 55108 soc.cpu.instr_retirq
.sym 55117 $false
.sym 55118 $false
.sym 55119 soc.cpu.instr_ecall_ebreak
.sym 55120 soc.cpu.pcpi_timeout
.sym 55123 $false
.sym 55124 $false
.sym 55125 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1070$2339_Y_new_
.sym 55126 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1045$2255_Y_new_
.sym 55129 soc.cpu.mem_rdata_q[9]
.sym 55130 soc.cpu.mem_rdata_q[8]
.sym 55131 soc.cpu.mem_rdata_q[7]
.sym 55132 $abc$72829$new_n9501_
.sym 55139 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 55140 clk_16mhz$2$2
.sym 55141 $false
.sym 55142 $abc$72829$new_n8662_
.sym 55143 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[1]_new_
.sym 55144 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[3]_new_
.sym 55145 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49931
.sym 55146 $abc$72829$new_n5509_
.sym 55147 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28424_new_inv_
.sym 55148 $abc$72829$new_n8380_
.sym 55149 soc.cpu.latched_stalu
.sym 55216 $false
.sym 55217 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 55218 soc.cpu.latched_is_lh
.sym 55219 soc.cpu.latched_is_lb
.sym 55222 $false
.sym 55223 $false
.sym 55224 soc.cpu.latched_is_lb
.sym 55225 $abc$72829$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 55228 $false
.sym 55229 $false
.sym 55230 soc.cpu.latched_is_lb
.sym 55231 soc.cpu.latched_is_lh
.sym 55234 $false
.sym 55235 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.sym 55236 $abc$72829$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 55237 soc.cpu.latched_is_lh
.sym 55240 $false
.sym 55241 $abc$72829$new_n8373_
.sym 55242 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[0]_new_inv_
.sym 55243 soc.cpu.cpu_state[2]
.sym 55246 soc.cpu.cpu_state[5]
.sym 55247 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.sym 55248 $abc$72829$new_n8471_
.sym 55249 $abc$72829$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 55252 $false
.sym 55253 soc.cpu.instr_jalr
.sym 55254 soc.cpu.is_alu_reg_imm
.sym 55255 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14795[0]_new_
.sym 55258 $false
.sym 55259 $abc$72829$new_n5509_
.sym 55260 soc.cpu.mem_rdata_q[20]
.sym 55261 $abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 55262 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 55263 clk_16mhz$2$2
.sym 55264 $false
.sym 55265 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 55267 $abc$72829$new_n8385_
.sym 55268 $abc$72829$techmap$techmap\soc.cpu.$procmux$3649.$and$/usr/local/bin/../share/yosys/techmap.v:434$16344_Y_new_
.sym 55269 $abc$72829$new_n5720_
.sym 55270 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[18]_new_
.sym 55271 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[31]_new_
.sym 55272 soc.cpu.latched_branch
.sym 55339 soc.cpu.irq_pending[0]
.sym 55340 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 55341 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[0]
.sym 55342 soc.cpu.cpu_state[3]
.sym 55345 $false
.sym 55346 $false
.sym 55347 soc.cpu.irq_pending[2]
.sym 55348 soc.cpu.irq_mask[2]
.sym 55351 $false
.sym 55352 soc.cpu.reg_pc[0]
.sym 55353 soc.cpu.decoded_imm[0]
.sym 55354 $false
.sym 55357 soc.cpu.cpu_state[5]
.sym 55358 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 55359 $abc$72829$new_n8562_
.sym 55360 soc.cpu.mem_rdata[16]
.sym 55363 $abc$72829$new_n8585_
.sym 55364 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[18]_new_
.sym 55365 soc.cpu.instr_maskirq
.sym 55366 soc.cpu.irq_mask[18]
.sym 55369 $false
.sym 55370 $false
.sym 55371 soc.cpu.cpu_state[3]
.sym 55372 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$51724
.sym 55375 soc.cpu.cpu_state[5]
.sym 55376 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 55377 $abc$72829$new_n8562_
.sym 55378 soc.cpu.mem_rdata[28]
.sym 55381 $false
.sym 55382 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55383 soc.cpu.reg_op1[20]
.sym 55384 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[18]
.sym 55385 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 55386 clk_16mhz$2$2
.sym 55387 $false
.sym 55388 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[21]_new_
.sym 55389 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[18]_new_
.sym 55390 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[29]_new_
.sym 55391 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[6]_new_
.sym 55392 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33348[1]_new_
.sym 55393 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[17]_new_inv_
.sym 55394 soc.cpu.decoded_imm_uj[0]
.sym 55395 soc.cpu.is_alu_reg_reg
.sym 55462 $false
.sym 55463 $false
.sym 55464 soc.cpu.decoder_trigger
.sym 55465 soc.cpu.instr_jal
.sym 55468 soc.cpu.cpu_state[5]
.sym 55469 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 55470 $abc$72829$new_n8562_
.sym 55471 soc.cpu.mem_rdata[23]
.sym 55474 $false
.sym 55475 soc.cpu.decoder_trigger
.sym 55476 soc.cpu.instr_jal
.sym 55477 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[2]_new_inv_
.sym 55480 $false
.sym 55481 $abc$72829$new_n8635_
.sym 55482 soc.cpu.cpuregs_rs1[23]
.sym 55483 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 55486 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 55487 $abc$72829$new_n5719_
.sym 55488 soc.cpu.cpu_state[4]
.sym 55489 soc.cpu.cpu_state[5]
.sym 55492 $false
.sym 55493 soc.cpu.cpu_state[2]
.sym 55494 $abc$72829$new_n8644_
.sym 55495 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[24]_new_
.sym 55498 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33397[0]_new_inv_
.sym 55499 $abc$72829$new_n8645_
.sym 55500 soc.cpu.cpuregs_rs1[24]
.sym 55501 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 55504 $false
.sym 55505 $false
.sym 55506 $abc$72829$new_n7038_
.sym 55507 $abc$72829$techmap\soc.cpu.$procmux$3316_Y
.sym 55508 $true
.sym 55509 clk_16mhz$2$2
.sym 55510 $false
.sym 55511 soc.cpu.next_pc[18]
.sym 55512 soc.cpu.reg_out[14]
.sym 55513 soc.cpu.reg_out[6]
.sym 55514 soc.cpu.timer[0]
.sym 55515 soc.cpu.reg_out[31]
.sym 55516 soc.cpu.reg_out[23]
.sym 55517 soc.cpu.timer[1]
.sym 55518 soc.cpu.reg_out[18]
.sym 55585 $false
.sym 55586 soc.cpu.cpu_state[2]
.sym 55587 $abc$72829$new_n8541_
.sym 55588 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[14]_new_
.sym 55591 $false
.sym 55592 soc.cpu.cpu_state[2]
.sym 55593 $abc$72829$new_n8564_
.sym 55594 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[16]_new_
.sym 55597 $abc$72829$new_n8543_
.sym 55598 $abc$72829$new_n8542_
.sym 55599 soc.cpu.instr_timer
.sym 55600 soc.cpu.timer[14]
.sym 55603 $abc$72829$new_n8566_
.sym 55604 $abc$72829$new_n8565_
.sym 55605 soc.cpu.instr_timer
.sym 55606 soc.cpu.timer[16]
.sym 55609 soc.cpu.cpu_state[2]
.sym 55610 $abc$72829$new_n8634_
.sym 55611 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33390[0]_new_inv_
.sym 55612 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[23]_new_
.sym 55615 soc.cpu.timer[0]
.sym 55616 soc.cpu.instr_timer
.sym 55617 soc.cpu.irq_mask[0]
.sym 55618 soc.cpu.instr_maskirq
.sym 55621 soc.cpu.cpuregs_rs1[14]
.sym 55622 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 55623 soc.cpu.irq_mask[14]
.sym 55624 soc.cpu.instr_maskirq
.sym 55627 $false
.sym 55628 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55629 soc.cpu.reg_op1[6]
.sym 55630 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[4]
.sym 55631 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 55632 clk_16mhz$2$2
.sym 55633 $false
.sym 55634 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[26]_new_
.sym 55635 $abc$72829$new_n6964_
.sym 55636 $abc$72829$new_n8614_
.sym 55637 $abc$72829$new_n8613_
.sym 55638 soc.cpu.next_pc[26]
.sym 55639 soc.cpu.next_pc[21]
.sym 55640 soc.cpu.reg_out[21]
.sym 55641 soc.cpu.reg_out[26]
.sym 55708 soc.cpu.timer[15]
.sym 55709 soc.cpu.instr_timer
.sym 55710 soc.cpu.irq_mask[15]
.sym 55711 soc.cpu.instr_maskirq
.sym 55714 soc.cpu.timer[23]
.sym 55715 soc.cpu.instr_timer
.sym 55716 soc.cpu.irq_mask[23]
.sym 55717 soc.cpu.instr_maskirq
.sym 55720 soc.cpu.cpuregs_rs1[16]
.sym 55721 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 55722 soc.cpu.irq_mask[16]
.sym 55723 soc.cpu.instr_maskirq
.sym 55726 $false
.sym 55727 $false
.sym 55728 soc.cpu.cpuregs_rs1[15]
.sym 55729 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 55732 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33334[0]_new_inv_
.sym 55733 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[15]_new_
.sym 55734 $abc$72829$new_n8553_
.sym 55735 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33334[1]_new_
.sym 55738 resetn$2
.sym 55739 soc.cpu.cpu_state[4]
.sym 55740 soc.cpu.cpu_state[5]
.sym 55741 soc.cpu.cpu_state[2]
.sym 55744 $false
.sym 55745 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55746 soc.cpu.reg_op1[9]
.sym 55747 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[7]
.sym 55750 $false
.sym 55751 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55752 soc.cpu.reg_op1[23]
.sym 55753 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[21]
.sym 55754 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 55755 clk_16mhz$2$2
.sym 55756 $false
.sym 55757 $abc$72829$new_n8663_
.sym 55758 soc.cpu.next_pc[23]
.sym 55759 soc.cpu.next_pc[29]
.sym 55760 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[29]_new_
.sym 55761 $abc$72829$new_n8715_
.sym 55762 soc.cpu.reg_out[29]
.sym 55763 soc.cpu.timer[4]
.sym 55764 soc.cpu.timer[5]
.sym 55831 $false
.sym 55832 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55833 soc.cpu.reg_op1[8]
.sym 55834 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[6]
.sym 55837 $false
.sym 55838 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55839 soc.cpu.reg_op1[16]
.sym 55840 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[14]
.sym 55843 $false
.sym 55844 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55845 soc.cpu.reg_op1[7]
.sym 55846 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[5]
.sym 55849 $false
.sym 55850 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55851 soc.cpu.reg_op1[19]
.sym 55852 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[17]
.sym 55855 $false
.sym 55856 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55857 soc.cpu.reg_op1[4]
.sym 55858 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[2]
.sym 55861 $false
.sym 55862 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55863 soc.cpu.reg_op1[3]
.sym 55864 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[1]
.sym 55867 $false
.sym 55868 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55869 soc.cpu.reg_op1[18]
.sym 55870 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[16]
.sym 55873 $false
.sym 55874 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 55875 soc.cpu.reg_op1[5]
.sym 55876 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[3]
.sym 55877 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 55878 clk_16mhz$2$2
.sym 55879 $false
.sym 55881 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[1]
.sym 55882 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[2]
.sym 55883 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[3]
.sym 55884 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[4]
.sym 55885 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[5]
.sym 55886 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[6]
.sym 55887 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[7]
.sym 55954 soc.cpu.cpuregs_rs1[18]
.sym 55955 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 55956 soc.cpu.timer[18]
.sym 55957 soc.cpu.instr_timer
.sym 55960 $abc$72829$new_n8665_
.sym 55961 $abc$72829$new_n8666_
.sym 55962 soc.cpu.instr_timer
.sym 55963 soc.cpu.timer[26]
.sym 55966 soc.cpu.timer[24]
.sym 55967 soc.cpu.instr_timer
.sym 55968 soc.cpu.irq_mask[24]
.sym 55969 soc.cpu.instr_maskirq
.sym 55972 $false
.sym 55973 $abc$72829$new_n8570_
.sym 55974 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[16]_new_
.sym 55975 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[16]_new_
.sym 55984 $abc$72829$new_n6999_
.sym 55985 soc.cpu.cpuregs_rs1[15]
.sym 55986 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[15]
.sym 55987 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 55990 $abc$72829$new_n6999_
.sym 55991 soc.cpu.cpuregs_rs1[13]
.sym 55992 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[13]
.sym 55993 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 55996 $abc$72829$new_n6999_
.sym 55997 soc.cpu.cpuregs_rs1[17]
.sym 55998 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[17]
.sym 55999 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 56000 $true
.sym 56001 clk_16mhz$2$2
.sym 56002 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 56003 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[8]
.sym 56004 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[9]
.sym 56005 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[10]
.sym 56006 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[11]
.sym 56007 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[12]
.sym 56008 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[13]
.sym 56009 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[14]
.sym 56010 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[15]
.sym 56077 soc.cpu.cpuregs_rs1[22]
.sym 56078 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 56079 soc.cpu.timer[22]
.sym 56080 soc.cpu.instr_timer
.sym 56083 $false
.sym 56084 resetn$2
.sym 56085 soc.cpu.instr_maskirq
.sym 56086 soc.cpu.cpu_state[2]
.sym 56095 soc.cpu.timer[17]
.sym 56096 soc.cpu.instr_timer
.sym 56097 soc.cpu.irq_mask[17]
.sym 56098 soc.cpu.instr_maskirq
.sym 56101 $false
.sym 56102 soc.cpu.timer[19]
.sym 56103 $false
.sym 56104 $auto$alumacc.cc:474:replace_alu$7690.C[19]
.sym 56107 $abc$72829$new_n6999_
.sym 56108 soc.cpu.cpuregs_rs1[19]
.sym 56109 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19]
.sym 56110 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 56113 $abc$72829$new_n6999_
.sym 56114 soc.cpu.cpuregs_rs1[26]
.sym 56115 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26]
.sym 56116 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 56119 $abc$72829$new_n6999_
.sym 56120 soc.cpu.cpuregs_rs1[18]
.sym 56121 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18]
.sym 56122 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 56123 $true
.sym 56124 clk_16mhz$2$2
.sym 56125 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 56126 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[16]
.sym 56127 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[17]
.sym 56128 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[18]
.sym 56129 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[19]
.sym 56130 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[20]
.sym 56131 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[21]
.sym 56132 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[22]
.sym 56133 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[23]
.sym 56200 $false
.sym 56201 soc.cpu.timer[26]
.sym 56202 $false
.sym 56203 $auto$alumacc.cc:474:replace_alu$7690.C[26]
.sym 56206 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27]
.sym 56207 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[26]
.sym 56208 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[19]
.sym 56209 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[18]
.sym 56212 $abc$72829$new_n7051_
.sym 56213 $abc$72829$new_n7050_
.sym 56214 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[28]
.sym 56215 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25]
.sym 56218 $false
.sym 56219 soc.cpu.timer[27]
.sym 56220 $false
.sym 56221 $auto$alumacc.cc:474:replace_alu$7690.C[27]
.sym 56224 $false
.sym 56225 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 56226 soc.cpu.reg_op1[21]
.sym 56227 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[19]
.sym 56230 $false
.sym 56231 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 56232 soc.cpu.reg_op1[25]
.sym 56233 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[23]
.sym 56236 $false
.sym 56237 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 56238 soc.cpu.reg_op1[22]
.sym 56239 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[20]
.sym 56242 $false
.sym 56243 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 56244 soc.cpu.reg_op1[24]
.sym 56245 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[22]
.sym 56246 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 56247 clk_16mhz$2$2
.sym 56248 $false
.sym 56249 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[24]
.sym 56250 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[25]
.sym 56251 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[26]
.sym 56252 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[27]
.sym 56253 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[28]
.sym 56254 soc.cpu.mem_addr[31]
.sym 56255 soc.cpu.mem_addr[26]
.sym 56256 soc.cpu.mem_addr[29]
.sym 56323 $false
.sym 56324 $false
.sym 56325 $false
.sym 56326 resetn$2
.sym 56335 $false
.sym 56336 $false
.sym 56337 $false
.sym 56338 soc.cpu.mem_addr[28]
.sym 56341 soc.cpu.mem_addr[31]
.sym 56342 soc.cpu.mem_addr[30]
.sym 56343 soc.cpu.mem_addr[29]
.sym 56344 soc.cpu.mem_addr[28]
.sym 56353 $false
.sym 56354 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 56355 soc.cpu.reg_op1[28]
.sym 56356 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[26]
.sym 56359 $false
.sym 56360 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 56361 soc.cpu.reg_op1[27]
.sym 56362 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[25]
.sym 56369 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 56370 clk_16mhz$2$2
.sym 56371 $false
.sym 56472 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412
.sym 56473 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[6]
.sym 56476 $abc$72829$techmap\encoderR.$procmux$2678_Y[6]_new_inv_
.sym 56477 soc.simpleuart.recv_pattern[3]
.sym 56478 soc.simpleuart.recv_pattern[2]
.sym 56479 soc.simpleuart.recv_pattern[7]
.sym 56553 $false
.sym 56554 writeEncoderI
.sym 56555 encoderL.encoderCount[4]
.sym 56556 encoderDataI[4]
.sym 56565 soc.simpleuart.recv_pattern[4]
.sym 56566 $false
.sym 56567 $false
.sym 56568 $false
.sym 56571 soc.simpleuart.recv_pattern[7]
.sym 56572 $false
.sym 56573 $false
.sym 56574 $false
.sym 56577 soc.simpleuart.recv_pattern[1]
.sym 56578 $false
.sym 56579 $false
.sym 56580 $false
.sym 56593 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694
.sym 56594 clk_16mhz$2$2
.sym 56595 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 56600 $abc$72829$techmap\encoderR.$procmux$2675_Y[6]_new_inv_
.sym 56601 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[22]
.sym 56602 $abc$72829$techmap\encoderR.$procmux$2678_Y[15]_new_inv_
.sym 56603 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[15]
.sym 56604 $abc$72829$techmap\encoderR.$procmux$2678_Y[22]_new_inv_
.sym 56605 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[33]_new_inv_
.sym 56606 encoderR.encoderCount[0]
.sym 56607 encoderR.encoderCount[6]
.sym 56710 $false
.sym 56711 writeEncoderD
.sym 56712 encoderR.encoderCount[21]
.sym 56713 encoderDataD[21]
.sym 56716 $false
.sym 56717 pinEncoderIB$2
.sym 56718 $abc$72829$techmap\encoderL.$sub$encoder.v:40$1172_Y[6]
.sym 56719 $abc$72829$techmap\encoderL.$add$encoder.v:38$1171_Y[6]
.sym 56722 $false
.sym 56723 writeEncoderD
.sym 56724 encoderR.encoderCount[22]
.sym 56725 encoderDataD[22]
.sym 56728 $false
.sym 56729 $false
.sym 56730 $false
.sym 56731 soc.cpu.reg_op2[7]
.sym 56734 $false
.sym 56735 $false
.sym 56736 $false
.sym 56737 soc.cpu.reg_op2[4]
.sym 56740 $false
.sym 56741 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 56742 $abc$72829$auto$wreduce.cc:454:run$7250[6]
.sym 56743 soc.cpu.reg_op2[6]
.sym 56746 $false
.sym 56747 encoderR.encoderCounter[1]
.sym 56748 $abc$72829$techmap\encoderR.$procmux$2678_Y[22]_new_inv_
.sym 56749 $abc$72829$techmap\encoderR.$procmux$2675_Y[22]_new_inv_
.sym 56752 $false
.sym 56753 encoderR.encoderCounter[1]
.sym 56754 $abc$72829$techmap\encoderR.$procmux$2678_Y[21]_new_inv_
.sym 56755 $abc$72829$techmap\encoderR.$procmux$2675_Y[21]_new_inv_
.sym 56756 $true
.sym 56757 clk_16mhz$2$2
.sym 56758 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 56759 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[21]
.sym 56760 $abc$72829$new_n7813_
.sym 56761 $abc$72829$techmap\encoderR.$procmux$2678_Y[21]_new_inv_
.sym 56762 $abc$72829$new_n7874_
.sym 56763 $abc$72829$new_n7837_
.sym 56764 $abc$72829$new_n7891_
.sym 56765 encoderDataI[2]
.sym 56766 encoderDataI[4]
.sym 56833 $false
.sym 56834 $false
.sym 56835 $false
.sym 56836 soc.cpu.reg_op2[12]
.sym 56839 $false
.sym 56840 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 56841 $abc$72829$auto$wreduce.cc:454:run$7250[10]
.sym 56842 soc.cpu.reg_op2[10]
.sym 56845 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 56846 soc.cpu.instr_sub
.sym 56847 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[3]
.sym 56848 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[3]
.sym 56851 $false
.sym 56852 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 56853 $abc$72829$auto$wreduce.cc:454:run$7250[15]
.sym 56854 soc.cpu.reg_op2[15]
.sym 56857 $false
.sym 56858 $false
.sym 56859 $false
.sym 56860 soc.cpu.reg_op2[16]
.sym 56863 $false
.sym 56864 $false
.sym 56865 $false
.sym 56866 soc.cpu.reg_op2[10]
.sym 56869 $false
.sym 56870 $false
.sym 56871 $false
.sym 56872 soc.cpu.reg_op2[11]
.sym 56875 $false
.sym 56876 encoderR.encoderCounter[1]
.sym 56877 $abc$72829$techmap\encoderR.$procmux$2678_Y[18]_new_inv_
.sym 56878 $abc$72829$techmap\encoderR.$procmux$2675_Y[18]_new_inv_
.sym 56879 $true
.sym 56880 clk_16mhz$2$2
.sym 56881 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 56883 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[1]
.sym 56884 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[2]
.sym 56885 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[3]
.sym 56886 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[4]
.sym 56887 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[5]
.sym 56888 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[6]
.sym 56889 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[7]
.sym 56956 $false
.sym 56957 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 56958 $abc$72829$auto$wreduce.cc:454:run$7250[16]
.sym 56959 soc.cpu.reg_op2[16]
.sym 56962 $false
.sym 56963 soc.cpu.pcpi_div.start$2
.sym 56964 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[47]_new_inv_
.sym 56965 soc.cpu.pcpi_div.divisor[48]
.sym 56968 $false
.sym 56969 soc.cpu.pcpi_div.start$2
.sym 56970 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[51]_new_inv_
.sym 56971 soc.cpu.pcpi_div.divisor[52]
.sym 56974 $false
.sym 56975 soc.cpu.pcpi_div.start$2
.sym 56976 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[61]_new_inv_
.sym 56977 soc.cpu.pcpi_div.divisor[62]
.sym 56980 $false
.sym 56981 soc.cpu.pcpi_div.start$2
.sym 56982 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[41]_new_inv_
.sym 56983 soc.cpu.pcpi_div.divisor[42]
.sym 56986 $false
.sym 56987 soc.cpu.pcpi_div.start$2
.sym 56988 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[37]_new_inv_
.sym 56989 soc.cpu.pcpi_div.divisor[38]
.sym 56992 $false
.sym 56993 soc.cpu.pcpi_div.start$2
.sym 56994 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[48]_new_inv_
.sym 56995 soc.cpu.pcpi_div.divisor[49]
.sym 56998 $false
.sym 56999 soc.cpu.pcpi_div.start$2
.sym 57000 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[46]_new_inv_
.sym 57001 soc.cpu.pcpi_div.divisor[47]
.sym 57002 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 57003 clk_16mhz$2$2
.sym 57004 $false
.sym 57005 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[8]
.sym 57006 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[9]
.sym 57007 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[10]
.sym 57008 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[11]
.sym 57009 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[12]
.sym 57010 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[13]
.sym 57011 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[14]
.sym 57012 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[15]
.sym 57079 $false
.sym 57080 $false
.sym 57081 $false
.sym 57082 soc.cpu.reg_op2[15]
.sym 57085 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57086 soc.cpu.instr_sub
.sym 57087 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[15]
.sym 57088 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[15]
.sym 57091 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57092 soc.cpu.instr_sub
.sym 57093 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[8]
.sym 57094 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[8]
.sym 57097 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57098 soc.cpu.instr_sub
.sym 57099 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[14]
.sym 57100 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[14]
.sym 57103 $false
.sym 57104 $false
.sym 57105 $false
.sym 57106 soc.cpu.reg_op2[19]
.sym 57109 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57110 soc.cpu.instr_sub
.sym 57111 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[13]
.sym 57112 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[13]
.sym 57115 $false
.sym 57116 encoderR.encoderCounter[1]
.sym 57117 $abc$72829$techmap\encoderR.$procmux$2678_Y[29]_new_inv_
.sym 57118 $abc$72829$techmap\encoderR.$procmux$2675_Y[29]_new_inv_
.sym 57121 $false
.sym 57122 encoderR.encoderCounter[1]
.sym 57123 $abc$72829$techmap\encoderR.$procmux$2678_Y[16]_new_inv_
.sym 57124 $abc$72829$techmap\encoderR.$procmux$2675_Y[16]_new_inv_
.sym 57125 $true
.sym 57126 clk_16mhz$2$2
.sym 57127 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 57128 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[16]
.sym 57129 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[17]
.sym 57130 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[18]
.sym 57131 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[19]
.sym 57132 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[20]
.sym 57133 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[21]
.sym 57134 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[22]
.sym 57135 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[23]
.sym 57202 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57203 soc.cpu.instr_sub
.sym 57204 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[19]
.sym 57205 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[19]
.sym 57208 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57209 soc.cpu.instr_sub
.sym 57210 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[20]
.sym 57211 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[20]
.sym 57214 $false
.sym 57215 encoderR.encoderCount[1]
.sym 57216 $false
.sym 57217 encoderR.encoderCount[0]
.sym 57220 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57221 soc.cpu.instr_sub
.sym 57222 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[18]
.sym 57223 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[18]
.sym 57226 soc.cpu.mem_wdata[15]
.sym 57227 $false
.sym 57228 $false
.sym 57229 $false
.sym 57232 soc.cpu.mem_wdata[10]
.sym 57233 $false
.sym 57234 $false
.sym 57235 $false
.sym 57238 soc.cpu.mem_wdata[11]
.sym 57239 $false
.sym 57240 $false
.sym 57241 $false
.sym 57244 soc.cpu.mem_wdata[13]
.sym 57245 $false
.sym 57246 $false
.sym 57247 $false
.sym 57248 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493
.sym 57249 clk_16mhz$2$2
.sym 57250 $false
.sym 57251 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[24]
.sym 57252 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[25]
.sym 57253 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[26]
.sym 57254 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[27]
.sym 57255 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[28]
.sym 57256 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[29]
.sym 57257 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[30]
.sym 57258 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[31]
.sym 57325 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57326 soc.cpu.instr_sub
.sym 57327 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[21]
.sym 57328 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[21]
.sym 57331 $false
.sym 57332 writeEncoderD
.sym 57333 encoderR.encoderCount[16]
.sym 57334 encoderDataD[16]
.sym 57337 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57338 soc.cpu.instr_sub
.sym 57339 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[31]
.sym 57340 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[31]
.sym 57343 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57344 soc.cpu.instr_sub
.sym 57345 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[22]
.sym 57346 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[22]
.sym 57349 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57350 soc.cpu.instr_sub
.sym 57351 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[26]
.sym 57352 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[26]
.sym 57355 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57356 soc.cpu.instr_sub
.sym 57357 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[27]
.sym 57358 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[27]
.sym 57361 $false
.sym 57362 soc.cpu.pcpi_div.start$2
.sym 57363 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[60]_new_inv_
.sym 57364 soc.cpu.pcpi_div.divisor[61]
.sym 57367 soc.cpu.pcpi_div.start$2
.sym 57368 $false
.sym 57369 $false
.sym 57370 $false
.sym 57371 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 57372 clk_16mhz$2$2
.sym 57373 $false
.sym 57374 $abc$72829$new_n8114_
.sym 57375 $abc$72829$new_n8146_
.sym 57376 $abc$72829$new_n8166_
.sym 57377 encoderDataD[31]
.sym 57378 encoderDataD[29]
.sym 57379 encoderDataD[24]
.sym 57380 encoderDataD[26]
.sym 57381 encoderDataD[25]
.sym 57448 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31499[1]_new_inv_
.sym 57449 $abc$72829$new_n8120_
.sym 57450 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[26]_new_
.sym 57451 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 57454 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 57455 soc.cpu.instr_sub
.sym 57456 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[29]
.sym 57457 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[29]
.sym 57460 $false
.sym 57461 $false
.sym 57462 soc.cpu.reg_op1[26]
.sym 57463 soc.cpu.reg_op2[26]
.sym 57466 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31547[1]_new_inv_
.sym 57467 $abc$72829$new_n8060_
.sym 57468 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[20]_new_
.sym 57469 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 57478 soc.cpu.reg_op1[26]
.sym 57479 soc.cpu.reg_op2[26]
.sym 57480 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 57481 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 57484 $false
.sym 57485 $false
.sym 57486 soc.cpu.reg_op1[20]
.sym 57487 soc.cpu.reg_op2[20]
.sym 57490 soc.cpu.reg_op1[20]
.sym 57491 soc.cpu.reg_op2[20]
.sym 57492 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 57493 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 57497 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31467[1]_new_inv_
.sym 57498 $abc$72829$new_n8042_
.sym 57499 $abc$72829$new_n5125_
.sym 57500 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[30]_new_
.sym 57501 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329
.sym 57502 $abc$72829$new_n8167_
.sym 57503 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31563[1]_new_inv_
.sym 57504 soc.spimemio.config_csb
.sym 57571 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31531[1]_new_inv_
.sym 57572 $abc$72829$new_n8083_
.sym 57573 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[22]_new_
.sym 57574 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 57577 $false
.sym 57578 $false
.sym 57579 soc.cpu.reg_op1[22]
.sym 57580 soc.cpu.reg_op2[22]
.sym 57583 soc.cpu.reg_op1[22]
.sym 57584 soc.cpu.reg_op2[22]
.sym 57585 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 57586 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 57589 soc.cpu.reg_op1[8]
.sym 57590 soc.cpu.reg_op2[8]
.sym 57591 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 57592 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 57595 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31643[1]_new_inv_
.sym 57596 $abc$72829$new_n7928_
.sym 57597 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[8]_new_
.sym 57598 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 57601 $false
.sym 57602 $false
.sym 57603 soc.cpu.reg_op1[8]
.sym 57604 soc.cpu.reg_op2[8]
.sym 57607 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[20]_new_
.sym 57608 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[8]_new_
.sym 57609 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[22]_new_
.sym 57610 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[30]_new_
.sym 57613 soc.simpleuart.recv_pattern[6]
.sym 57614 $false
.sym 57615 $false
.sym 57616 $false
.sym 57617 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694
.sym 57618 clk_16mhz$2$2
.sym 57619 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 57620 $abc$72829$new_n8144_
.sym 57621 $abc$72829$soc.cpu.mem_rdata[5]_new_inv_
.sym 57622 $abc$72829$soc.cpu.mem_rdata[4]_new_inv_
.sym 57623 $abc$72829$new_n8147_
.sym 57625 $abc$72829$new_n9550_
.sym 57626 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31483[1]_new_inv_
.sym 57627 soc.cpu.alu_out_q[30]
.sym 57694 $abc$72829$new_n4926_
.sym 57695 $abc$72829$new_n4925_
.sym 57696 $abc$72829$new_n4921_
.sym 57697 $abc$72829$new_n4922_
.sym 57700 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31595[1]_new_inv_
.sym 57701 soc.cpu.reg_op1[14]
.sym 57702 soc.cpu.reg_op2[14]
.sym 57703 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 57706 soc.cpu.reg_op1[14]
.sym 57707 soc.cpu.reg_op2[14]
.sym 57708 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 57709 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 57712 $abc$72829$new_n4901_
.sym 57713 $abc$72829$new_n4900_
.sym 57714 $abc$72829$new_n4896_
.sym 57715 $abc$72829$new_n4897_
.sym 57718 soc.ram_ready
.sym 57719 $abc$72829$new_n5264_
.sym 57720 $abc$72829$new_n4805_
.sym 57721 flash_io2_oe
.sym 57724 $abc$72829$new_n7998_
.sym 57725 $abc$72829$new_n7997_
.sym 57726 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_
.sym 57727 $abc$72829$new_n7934_
.sym 57730 soc.ram_ready
.sym 57731 $abc$72829$new_n4898_
.sym 57732 flash_io1_di
.sym 57733 $abc$72829$new_n4805_
.sym 57736 soc.cpu.pcpi_div.start$2
.sym 57737 $false
.sym 57738 $false
.sym 57739 $false
.sym 57740 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$60382
.sym 57741 clk_16mhz$2$2
.sym 57742 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 57743 $abc$72829$new_n8161_
.sym 57744 $abc$72829$new_n9545_
.sym 57745 $abc$72829$new_n8160_
.sym 57746 $abc$72829$new_n6259_
.sym 57747 $abc$72829$new_n9546_
.sym 57748 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31467[0]_new_inv_
.sym 57749 $abc$72829$new_n8038_
.sym 57750 $abc$72829$new_n8123_
.sym 57817 $false
.sym 57818 soc.cpu.reg_op2[2]
.sym 57819 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][6]_new_inv_
.sym 57820 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_
.sym 57823 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 57824 $abc$72829$new_n9411_
.sym 57825 soc.spimemio.valid
.sym 57826 soc.spimemio.rdata[1]
.sym 57829 $false
.sym 57830 $false
.sym 57831 soc.cpu.reg_op2[2]
.sym 57832 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][2]_new_inv_
.sym 57835 $abc$72829$new_n8119_
.sym 57836 $abc$72829$new_n8124_
.sym 57837 $abc$72829$new_n8123_
.sym 57838 $abc$72829$new_n8122_
.sym 57841 $false
.sym 57842 soc.cpu.reg_op2[2]
.sym 57843 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][10]_new_inv_
.sym 57844 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_
.sym 57847 soc.cpu.reg_op2[3]
.sym 57848 soc.cpu.reg_op2[4]
.sym 57849 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_
.sym 57850 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_
.sym 57853 $false
.sym 57854 soc.cpu.reg_op2[3]
.sym 57855 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][6]_new_inv_
.sym 57856 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][14]_new_inv_
.sym 57859 $abc$72829$new_n8106_
.sym 57860 soc.cpu.reg_op2[3]
.sym 57861 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.sym 57862 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_
.sym 57866 $abc$72829$new_n8099_
.sym 57867 $abc$72829$new_n8105_
.sym 57868 $abc$72829$new_n8058_
.sym 57869 $abc$72829$new_n8016_
.sym 57870 $abc$72829$new_n8057_
.sym 57871 $abc$72829$new_n8056_
.sym 57872 soc.cpu.mem_wstrb[2]
.sym 57873 soc.cpu.mem_wstrb[3]
.sym 57940 $abc$72829$new_n7934_
.sym 57941 soc.cpu.reg_op2[3]
.sym 57942 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_
.sym 57943 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.sym 57946 $false
.sym 57947 soc.cpu.reg_op2[1]
.sym 57948 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_
.sym 57949 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_
.sym 57952 $false
.sym 57953 soc.cpu.reg_op2[2]
.sym 57954 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][8]_new_inv_
.sym 57955 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_
.sym 57958 $false
.sym 57959 soc.cpu.reg_op2[0]
.sym 57960 soc.cpu.reg_op1[13]
.sym 57961 soc.cpu.reg_op1[14]
.sym 57964 $false
.sym 57965 soc.cpu.reg_op2[1]
.sym 57966 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][12]_new_inv_
.sym 57967 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][14]_new_inv_
.sym 57970 $false
.sym 57971 soc.cpu.reg_op2[2]
.sym 57972 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][12]_new_inv_
.sym 57973 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_
.sym 57976 $false
.sym 57977 soc.cpu.reg_op2[2]
.sym 57978 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][16]_new_inv_
.sym 57979 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_
.sym 57982 $false
.sym 57983 $abc$72829$new_n7927_
.sym 57984 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[8]_new_
.sym 57985 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[8]_new_
.sym 57986 $true
.sym 57987 clk_16mhz$2$2
.sym 57988 $false
.sym 57989 $abc$72829$new_n8162_
.sym 57990 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_
.sym 57991 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_
.sym 57992 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[22]_new_
.sym 57993 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_
.sym 57994 $abc$72829$new_n4925_
.sym 57995 $abc$72829$new_n8124_
.sym 57996 soc.spimemio.buffer[14]
.sym 58063 $false
.sym 58064 soc.cpu.reg_op2[0]
.sym 58065 soc.cpu.reg_op1[19]
.sym 58066 soc.cpu.reg_op1[20]
.sym 58069 $false
.sym 58070 soc.cpu.reg_op2[0]
.sym 58071 soc.cpu.reg_op1[15]
.sym 58072 soc.cpu.reg_op1[16]
.sym 58075 $false
.sym 58076 $abc$72829$new_n6086_
.sym 58077 soc.cpu.pcpi_div.quotient_msk[1]
.sym 58078 soc.cpu.pcpi_div.quotient_msk[0]
.sym 58081 soc.cpu.pcpi_div.quotient_msk[5]
.sym 58082 soc.cpu.pcpi_div.quotient_msk[4]
.sym 58083 soc.cpu.pcpi_div.quotient_msk[3]
.sym 58084 soc.cpu.pcpi_div.quotient_msk[2]
.sym 58087 $false
.sym 58088 soc.cpu.reg_op2[1]
.sym 58089 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_
.sym 58090 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_
.sym 58093 $false
.sym 58094 soc.cpu.reg_op2[1]
.sym 58095 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][16]_new_inv_
.sym 58096 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][18]_new_inv_
.sym 58099 $false
.sym 58100 soc.cpu.reg_op2[0]
.sym 58101 soc.cpu.reg_op1[17]
.sym 58102 soc.cpu.reg_op1[18]
.sym 58105 $false
.sym 58106 $false
.sym 58107 $false
.sym 58108 $false
.sym 58109 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 58110 clk_16mhz$2$2
.sym 58111 $false
.sym 58112 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 58113 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14962_new_
.sym 58114 $abc$72829$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[3]_new_
.sym 58115 $abc$72829$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[2]_new_
.sym 58116 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$48214[0]_new_inv_
.sym 58117 soc.cpu.mem_16bit_buffer[3]
.sym 58118 soc.cpu.mem_16bit_buffer[2]
.sym 58119 soc.cpu.mem_16bit_buffer[5]
.sym 58192 soc.cpu.reg_op2[3]
.sym 58193 soc.cpu.reg_op2[4]
.sym 58194 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_
.sym 58195 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 58198 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 58199 iomem_rdata[29]
.sym 58200 $abc$72829$new_n9403_
.sym 58201 soc.spimemio.valid
.sym 58204 $false
.sym 58205 soc.cpu.pcpi_div.outsign
.sym 58206 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1095_Y[1]
.sym 58207 soc.cpu.pcpi_div.quotient[1]
.sym 58210 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 58211 soc.cpu.pcpi_div.pcpi_wr
.sym 58212 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 58213 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 58216 $abc$72829$new_n5147_
.sym 58217 $abc$72829$new_n5146_
.sym 58218 $abc$72829$new_n5143_
.sym 58219 $abc$72829$new_n5144_
.sym 58222 soc.cpu.pcpi_div.quotient_msk[1]
.sym 58223 $false
.sym 58224 $false
.sym 58225 $false
.sym 58228 soc.cpu.pcpi_div.quotient_msk[24]
.sym 58229 $false
.sym 58230 $false
.sym 58231 $false
.sym 58232 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 58233 clk_16mhz$2$2
.sym 58234 soc.cpu.pcpi_div.start$2
.sym 58235 soc.cpu.mem_rdata_latched[5]
.sym 58236 $abc$72829$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 58237 $abc$72829$new_n5141_
.sym 58238 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.sym 58239 $abc$72829$new_n5132_
.sym 58240 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_
.sym 58241 $abc$72829$soc.cpu.mem_rdata[13]_new_inv_
.sym 58242 soc.spimemio.rdata[14]
.sym 58309 $false
.sym 58310 $false
.sym 58311 $abc$72829$new_n5182_
.sym 58312 $abc$72829$new_n5179_
.sym 58315 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 58316 soc.cpu.pcpi_div.pcpi_wr
.sym 58317 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 58318 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 58321 $abc$72829$new_n4823_
.sym 58322 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 58323 soc.spimemio.rdata[14]
.sym 58324 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[14]_new_inv_
.sym 58327 soc.cpu.mem_xfer
.sym 58328 soc.cpu.mem_rdata_q[14]
.sym 58329 $abc$72829$new_n5182_
.sym 58330 $abc$72829$new_n5179_
.sym 58333 $false
.sym 58334 $false
.sym 58335 soc.cpu.pcpi_div.quotient[23]
.sym 58336 soc.cpu.pcpi_div.quotient_msk[23]
.sym 58339 $false
.sym 58340 $false
.sym 58341 soc.cpu.pcpi_div.quotient[0]
.sym 58342 soc.cpu.pcpi_div.quotient_msk[0]
.sym 58345 $false
.sym 58346 $false
.sym 58347 soc.cpu.pcpi_div.quotient[3]
.sym 58348 soc.cpu.pcpi_div.quotient_msk[3]
.sym 58351 $false
.sym 58352 $false
.sym 58353 soc.cpu.pcpi_div.quotient[28]
.sym 58354 soc.cpu.pcpi_div.quotient_msk[28]
.sym 58355 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 58356 clk_16mhz$2$2
.sym 58357 soc.cpu.pcpi_div.start$2
.sym 58358 $abc$72829$new_n8405_
.sym 58359 $abc$72829$soc.cpu.mem_rdata_word[13]_new_inv_
.sym 58360 $abc$72829$new_n8433_
.sym 58361 $abc$72829$new_n8431_
.sym 58362 $abc$72829$new_n9560_
.sym 58363 $abc$72829$new_n8430_
.sym 58364 $abc$72829$new_n5185_
.sym 58365 soc.spimemio.rdata[30]
.sym 58432 $false
.sym 58433 $false
.sym 58434 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 58435 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 58438 $false
.sym 58439 $false
.sym 58440 $abc$72829$new_n6787_
.sym 58441 $abc$72829$soc.cpu.mem_rdata[9]_new_inv_
.sym 58444 $abc$72829$new_n8471_
.sym 58445 $abc$72829$new_n8482_
.sym 58446 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 58447 soc.cpu.mem_rdata[25]
.sym 58450 $false
.sym 58451 soc.cpu.mem_la_secondword
.sym 58452 $abc$72829$soc.cpu.mem_rdata[0]_new_inv_
.sym 58453 $abc$72829$soc.cpu.mem_rdata[1]_new_inv_
.sym 58456 $abc$72829$new_n4932_
.sym 58457 $abc$72829$new_n4931_
.sym 58458 $abc$72829$new_n4929_
.sym 58459 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_
.sym 58462 $false
.sym 58463 $abc$72829$new_n4930_
.sym 58464 soc.cpu.pcpi_insn[27]
.sym 58465 soc.cpu.pcpi_insn[26]
.sym 58468 $false
.sym 58469 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 58470 soc.simpleuart.send_pattern[1]
.sym 58471 $abc$72829$new_n5993_
.sym 58474 $abc$72829$techmap\soc.simpleuart.$procmux$5796_Y
.sym 58475 $abc$72829$new_n5993_
.sym 58476 soc.cpu.mem_wdata[0]
.sym 58477 soc.simpleuart.send_pattern[2]
.sym 58478 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58133
.sym 58479 clk_16mhz$2$2
.sym 58480 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 58481 $abc$72829$soc.cpu.mem_la_wstrb[1]_new_inv_
.sym 58482 $abc$72829$new_n8527_
.sym 58483 $abc$72829$soc.cpu.mem_la_wstrb[2]_new_inv_
.sym 58484 $abc$72829$soc.cpu.mem_rdata_word[5]_new_inv_
.sym 58485 $abc$72829$techmap\soc.cpu.$procmux$5246_Y[0]_new_inv_
.sym 58486 $abc$72829$techmap\soc.cpu.$procmux$5246_Y[1]_new_inv_
.sym 58487 soc.cpu.mem_wstrb[1]
.sym 58488 soc.cpu.mem_wstrb[0]
.sym 58555 soc.cpu.cpu_state[5]
.sym 58556 $abc$72829$new_n8446_
.sym 58557 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 58558 $abc$72829$new_n8444_
.sym 58561 soc.cpu.pcpi_insn[5]
.sym 58562 soc.cpu.pcpi_insn[4]
.sym 58563 soc.cpu.pcpi_insn[1]
.sym 58564 soc.cpu.pcpi_insn[0]
.sym 58567 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 58568 soc.cpu.pcpi_div.pcpi_wr
.sym 58569 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 58570 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 58573 soc.cpu.reg_op1[0]
.sym 58574 soc.cpu.reg_op1[1]
.sym 58575 $abc$72829$soc.cpu.mem_rdata[14]_new_inv_
.sym 58576 soc.cpu.mem_rdata[30]
.sym 58579 soc.cpu.mem_rdata_q[5]
.sym 58580 $false
.sym 58581 $false
.sym 58582 $false
.sym 58585 soc.cpu.mem_rdata_q[4]
.sym 58586 $false
.sym 58587 $false
.sym 58588 $false
.sym 58591 soc.cpu.mem_rdata_q[27]
.sym 58592 $false
.sym 58593 $false
.sym 58594 $false
.sym 58597 soc.cpu.mem_rdata_q[0]
.sym 58598 $false
.sym 58599 $false
.sym 58600 $false
.sym 58601 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 58602 clk_16mhz$2$2
.sym 58603 $false
.sym 58604 $abc$72829$new_n9569_
.sym 58605 $abc$72829$new_n5122_
.sym 58606 $abc$72829$new_n9568_
.sym 58607 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[1]_new_inv_
.sym 58608 $abc$72829$new_n8419_
.sym 58609 soc.cpu.mem_rdata_q[2]
.sym 58610 soc.cpu.mem_rdata_q[5]
.sym 58611 soc.cpu.mem_rdata_q[6]
.sym 58678 $false
.sym 58679 soc.cpu.mem_la_secondword
.sym 58680 $abc$72829$new_n4919_
.sym 58681 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.sym 58684 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_
.sym 58685 soc.cpu.mem_rdata[16]
.sym 58686 $abc$72829$soc.cpu.mem_rdata[0]_new_inv_
.sym 58687 $abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 58690 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 58691 soc.cpu.mem_rdata[30]
.sym 58692 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 58693 $abc$72829$soc.cpu.mem_rdata[14]_new_inv_
.sym 58696 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_
.sym 58697 soc.cpu.mem_rdata[17]
.sym 58698 $abc$72829$soc.cpu.mem_rdata[1]_new_inv_
.sym 58699 $abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 58702 $false
.sym 58703 soc.cpu.mem_xfer
.sym 58704 soc.cpu.mem_rdata[16]
.sym 58705 soc.cpu.mem_rdata_q[16]
.sym 58708 soc.cpu.mem_xfer
.sym 58709 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 58710 $abc$72829$soc.cpu.mem_rdata[0]_new_inv_
.sym 58711 soc.cpu.mem_rdata_q[0]
.sym 58714 soc.cpu.mem_rdata_q[19]
.sym 58715 soc.cpu.mem_rdata_q[18]
.sym 58716 soc.cpu.mem_rdata_q[17]
.sym 58717 soc.cpu.mem_rdata_q[16]
.sym 58720 soc.cpu.pcpi_div.instr_divu
.sym 58721 soc.cpu.pcpi_div.instr_div
.sym 58722 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[25]_new_inv_
.sym 58723 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[25]_new_inv_
.sym 58724 $true
.sym 58725 clk_16mhz$2$2
.sym 58726 $false
.sym 58727 $abc$72829$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 58728 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[4]_new_
.sym 58729 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.sym 58730 $abc$72829$new_n6657_
.sym 58731 $abc$72829$new_n6690_
.sym 58732 $abc$72829$techmap\soc.cpu.$procmux$5358_Y[0]_new_inv_
.sym 58733 $abc$72829$techmap\soc.cpu.$procmux$5458_Y[1]_new_inv_
.sym 58734 $abc$72829$new_n6709_
.sym 58801 $false
.sym 58802 soc.cpu.mem_la_secondword
.sym 58803 $abc$72829$new_n5084_
.sym 58804 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.sym 58807 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 58808 soc.cpu.reg_op1[1]
.sym 58809 soc.cpu.mem_rdata[24]
.sym 58810 $abc$72829$soc.cpu.mem_rdata[8]_new_inv_
.sym 58813 $false
.sym 58814 $false
.sym 58815 $abc$72829$new_n6787_
.sym 58816 $abc$72829$soc.cpu.mem_rdata[8]_new_inv_
.sym 58819 soc.cpu.cpu_state[5]
.sym 58820 $abc$72829$new_n9557_
.sym 58821 soc.cpu.reg_op1[0]
.sym 58822 $abc$72829$new_n9556_
.sym 58825 soc.cpu.mem_xfer
.sym 58826 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 58827 $abc$72829$soc.cpu.mem_rdata[1]_new_inv_
.sym 58828 soc.cpu.mem_rdata_q[1]
.sym 58831 $false
.sym 58832 soc.cpu.mem_xfer
.sym 58833 soc.cpu.mem_rdata[22]
.sym 58834 soc.cpu.mem_rdata_q[22]
.sym 58837 $false
.sym 58838 $false
.sym 58839 $false
.sym 58840 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 58843 $false
.sym 58844 $false
.sym 58845 $false
.sym 58846 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 58847 soc.cpu.mem_xfer
.sym 58848 clk_16mhz$2$2
.sym 58849 $false
.sym 58850 $abc$72829$soc.cpu.mem_rdata_word[10]_new_
.sym 58851 $abc$72829$new_n6706_
.sym 58852 $abc$72829$soc.cpu.mem_rdata_word[11]_new_
.sym 58853 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[10]_new_inv_
.sym 58854 $abc$72829$new_n6641_
.sym 58855 $abc$72829$new_n6716_
.sym 58856 $abc$72829$new_n8469_
.sym 58857 soc.cpu.last_mem_valid
.sym 58924 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 58925 soc.cpu.mem_xfer
.sym 58926 soc.cpu.mem_rdata[16]
.sym 58927 soc.cpu.mem_rdata_q[16]
.sym 58930 $false
.sym 58931 soc.cpu.mem_xfer
.sym 58932 $abc$72829$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 58933 soc.cpu.mem_rdata_q[22]
.sym 58936 $false
.sym 58937 $false
.sym 58938 $abc$72829$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_
.sym 58939 $abc$72829$new_n6689_
.sym 58942 $abc$72829$new_n4902_
.sym 58943 soc.cpu.mem_16bit_buffer[0]
.sym 58944 $abc$72829$new_n4912_
.sym 58945 $abc$72829$new_n4919_
.sym 58948 $abc$72829$techmap\soc.cpu.$procmux$5358_Y[2]_new_inv_
.sym 58949 $abc$72829$new_n6754_
.sym 58950 $abc$72829$new_n6657_
.sym 58951 $abc$72829$new_n6767_
.sym 58954 $abc$72829$new_n6740_
.sym 58955 $abc$72829$new_n6738_
.sym 58956 $abc$72829$new_n6742_
.sym 58957 soc.cpu.mem_rdata_latched[4]
.sym 58960 $false
.sym 58961 $abc$72829$new_n6742_
.sym 58962 soc.cpu.mem_rdata_latched[12]
.sym 58963 $abc$72829$techmap\soc.cpu.$procmux$5390_Y[2]_new_inv_
.sym 58966 $false
.sym 58967 $abc$72829$new_n6719_
.sym 58968 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 58969 $abc$72829$new_n6716_
.sym 58970 $true
.sym 58971 clk_16mhz$2$2
.sym 58972 $false
.sym 58973 $abc$72829$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 58974 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[11]_new_inv_
.sym 58975 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.sym 58976 $abc$72829$new_n5204_
.sym 58977 soc.cpu.reg_out[13]
.sym 58978 soc.cpu.reg_out[8]
.sym 58979 soc.cpu.reg_out[3]
.sym 58980 soc.cpu.trap
.sym 59047 $false
.sym 59048 soc.cpu.mem_xfer
.sym 59049 $abc$72829$soc.cpu.mem_rdata[8]_new_inv_
.sym 59050 soc.cpu.mem_rdata_q[8]
.sym 59053 $false
.sym 59054 soc.cpu.mem_la_secondword
.sym 59055 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.sym 59056 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.sym 59059 soc.cpu.cpu_state[5]
.sym 59060 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.sym 59061 $abc$72829$new_n8471_
.sym 59062 $abc$72829$soc.cpu.mem_rdata_word[14]_new_inv_
.sym 59065 $abc$72829$new_n4902_
.sym 59066 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 59067 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[24]_new_inv_
.sym 59068 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[8]_new_inv_
.sym 59071 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 59072 soc.cpu.mem_xfer
.sym 59073 soc.cpu.mem_rdata[31]
.sym 59074 soc.cpu.mem_rdata_q[31]
.sym 59077 $false
.sym 59078 soc.cpu.mem_la_secondword
.sym 59079 $abc$72829$new_n5190_
.sym 59080 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[31]_new_inv_
.sym 59083 $abc$72829$new_n4902_
.sym 59084 soc.cpu.mem_16bit_buffer[15]
.sym 59085 $abc$72829$new_n5190_
.sym 59086 $abc$72829$new_n5196_
.sym 59089 soc.cpu.mem_rdata[31]
.sym 59090 $false
.sym 59091 $false
.sym 59092 $false
.sym 59093 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082
.sym 59094 clk_16mhz$2$2
.sym 59095 $false
.sym 59096 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[5]_new_
.sym 59097 $abc$72829$new_n8422_
.sym 59098 $abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 59099 $abc$72829$new_n8529_
.sym 59100 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 59101 $abc$72829$new_n8435_
.sym 59102 soc.cpu.mem_16bit_buffer[13]
.sym 59103 soc.cpu.mem_16bit_buffer[8]
.sym 59170 $false
.sym 59171 soc.cpu.mem_rdata_q[10]
.sym 59172 soc.cpu.is_sb_sh_sw
.sym 59173 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59176 $false
.sym 59177 soc.cpu.mem_xfer
.sym 59178 soc.cpu.mem_rdata[17]
.sym 59179 soc.cpu.mem_rdata_q[17]
.sym 59182 $false
.sym 59183 soc.cpu.mem_xfer
.sym 59184 $abc$72829$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 59185 soc.cpu.mem_rdata_q[17]
.sym 59188 $abc$72829$new_n4902_
.sym 59189 soc.cpu.mem_16bit_buffer[1]
.sym 59190 $abc$72829$new_n4802_
.sym 59191 $abc$72829$new_n4894_
.sym 59194 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 59195 soc.cpu.mem_xfer
.sym 59196 soc.cpu.mem_rdata[17]
.sym 59197 soc.cpu.mem_rdata_q[17]
.sym 59200 $false
.sym 59201 soc.cpu.mem_la_secondword
.sym 59202 $abc$72829$new_n4894_
.sym 59203 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.sym 59206 $false
.sym 59207 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 59208 soc.cpu.reg_op2[16]
.sym 59209 soc.cpu.reg_op2[0]
.sym 59212 $false
.sym 59213 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 59214 soc.cpu.reg_op2[22]
.sym 59215 soc.cpu.reg_op2[6]
.sym 59216 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 59217 clk_16mhz$2$2
.sym 59218 $false
.sym 59219 soc.cpu.next_pc[3]
.sym 59220 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[4]_new_
.sym 59221 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[24]_new_
.sym 59222 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[0]_new_
.sym 59223 soc.cpu.reg_out[4]
.sym 59224 soc.cpu.reg_out[5]
.sym 59225 soc.cpu.reg_out[0]
.sym 59226 soc.cpu.reg_out[1]
.sym 59293 $false
.sym 59294 $false
.sym 59295 $abc$72829$new_n8562_
.sym 59296 soc.cpu.mem_rdata[26]
.sym 59299 $false
.sym 59300 soc.cpu.cpu_state[2]
.sym 59301 $abc$72829$new_n8380_
.sym 59302 $abc$72829$new_n8385_
.sym 59305 $false
.sym 59306 soc.cpu.cpu_state[2]
.sym 59307 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16924_Y_new_inv_
.sym 59308 $abc$72829$new_n8414_
.sym 59311 $false
.sym 59312 $false
.sym 59313 soc.cpu.cpu_state[3]
.sym 59314 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 59317 soc.cpu.mem_rdata_q[7]
.sym 59318 soc.cpu.is_sb_sh_sw
.sym 59319 soc.cpu.decoded_imm_uj[0]
.sym 59320 soc.cpu.instr_jal
.sym 59323 $false
.sym 59324 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28421[0]_new_
.sym 59325 $abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 59326 soc.cpu.mem_rdata_q[23]
.sym 59329 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[1]_new_
.sym 59330 $abc$72829$new_n8381_
.sym 59331 soc.cpu.instr_maskirq
.sym 59332 soc.cpu.irq_mask[1]
.sym 59335 $false
.sym 59336 soc.cpu.cpu_state[3]
.sym 59337 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59338 soc.cpu.latched_stalu
.sym 59339 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49931
.sym 59340 clk_16mhz$2$2
.sym 59341 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 59342 $abc$72829$new_n8407_
.sym 59343 $abc$72829$new_n8393_
.sym 59344 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[3]_new_
.sym 59345 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[17]_new_
.sym 59346 soc.cpu.next_pc[8]
.sym 59347 $abc$72829$new_n8406_
.sym 59348 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[2]_new_
.sym 59349 soc.cpu.irq_pending[3]
.sym 59416 $false
.sym 59417 soc.cpu.cpu_state[2]
.sym 59418 soc.cpu.cpu_state[5]
.sym 59419 soc.cpu.cpu_state[3]
.sym 59428 soc.cpu.cpuregs_rs1[1]
.sym 59429 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 59430 soc.cpu.timer[1]
.sym 59431 soc.cpu.instr_timer
.sym 59434 $false
.sym 59435 soc.cpu.cpu_state[2]
.sym 59436 soc.cpu.latched_branch
.sym 59437 soc.cpu.instr_retirq
.sym 59440 $false
.sym 59441 $abc$72829$techmap$techmap\soc.cpu.$procmux$3649.$and$/usr/local/bin/../share/yosys/techmap.v:434$16344_Y_new_
.sym 59442 $abc$72829$new_n5050_
.sym 59443 soc.cpu.instr_jalr
.sym 59446 $false
.sym 59447 soc.cpu.cpu_state[2]
.sym 59448 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16939_Y_new_inv_
.sym 59449 $abc$72829$new_n8589_
.sym 59452 soc.cpu.cpu_state[5]
.sym 59453 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 59454 $abc$72829$new_n8562_
.sym 59455 soc.cpu.mem_rdata[31]
.sym 59458 $abc$72829$new_n5720_
.sym 59459 $abc$72829$new_n5719_
.sym 59460 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 59461 soc.cpu.cpu_state[1]
.sym 59462 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817
.sym 59463 clk_16mhz$2$2
.sym 59464 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 59465 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_
.sym 59466 $abc$72829$new_n8472_
.sym 59467 $abc$72829$new_n8386_
.sym 59468 soc.cpu.next_pc[14]
.sym 59469 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 59470 $abc$72829$new_n5670_
.sym 59471 soc.cpu.irq_mask[1]
.sym 59472 soc.cpu.irq_mask[0]
.sym 59539 soc.cpu.cpu_state[5]
.sym 59540 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 59541 $abc$72829$new_n8562_
.sym 59542 soc.cpu.mem_rdata[21]
.sym 59545 soc.cpu.cpu_state[5]
.sym 59546 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 59547 $abc$72829$new_n8562_
.sym 59548 soc.cpu.mem_rdata[18]
.sym 59551 soc.cpu.cpu_state[5]
.sym 59552 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 59553 $abc$72829$new_n8562_
.sym 59554 soc.cpu.mem_rdata[29]
.sym 59557 soc.cpu.cpu_state[2]
.sym 59558 $abc$72829$new_n8448_
.sym 59559 soc.cpu.cpuregs_rs1[6]
.sym 59560 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 59563 $false
.sym 59564 $false
.sym 59565 soc.cpu.cpuregs_rs1[17]
.sym 59566 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 59569 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33348[0]_new_inv_
.sym 59570 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[17]_new_
.sym 59571 $abc$72829$new_n8575_
.sym 59572 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33348[1]_new_
.sym 59575 $false
.sym 59576 $false
.sym 59577 $false
.sym 59578 $false
.sym 59581 $false
.sym 59582 $false
.sym 59583 $abc$72829$new_n6843_
.sym 59584 $abc$72829$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y_new_
.sym 59585 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 59586 clk_16mhz$2$2
.sym 59587 $false
.sym 59588 $abc$72829$new_n8704_
.sym 59589 soc.cpu.next_pc[6]
.sym 59590 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_
.sym 59591 $abc$72829$new_n8473_
.sym 59592 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[30]_new_
.sym 59593 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33257[0]_new_inv_
.sym 59594 $abc$72829$new_n8427_
.sym 59595 soc.cpu.irq_mask[4]
.sym 59662 $false
.sym 59663 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 59664 soc.cpu.reg_out[18]
.sym 59665 soc.cpu.reg_next_pc[18]
.sym 59668 $false
.sym 59669 $abc$72829$new_n8547_
.sym 59670 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[14]_new_
.sym 59671 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[14]_new_
.sym 59674 $false
.sym 59675 $abc$72829$new_n8454_
.sym 59676 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[6]_new_
.sym 59677 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[6]_new_
.sym 59680 $abc$72829$new_n6999_
.sym 59681 soc.cpu.cpuregs_rs1[0]
.sym 59682 soc.cpu.timer[0]
.sym 59683 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 59686 $false
.sym 59687 $abc$72829$new_n8720_
.sym 59688 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[31]_new_
.sym 59689 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[31]_new_
.sym 59692 $false
.sym 59693 $abc$72829$new_n8640_
.sym 59694 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[23]_new_
.sym 59695 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[23]_new_
.sym 59698 $abc$72829$new_n6999_
.sym 59699 soc.cpu.cpuregs_rs1[1]
.sym 59700 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[1]
.sym 59701 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 59704 $false
.sym 59705 $abc$72829$new_n8590_
.sym 59706 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[18]_new_
.sym 59707 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[18]_new_
.sym 59708 $true
.sym 59709 clk_16mhz$2$2
.sym 59710 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 59711 $abc$72829$new_n8475_
.sym 59712 $abc$72829$new_n8454_
.sym 59713 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33264[0]_new_inv_
.sym 59714 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_
.sym 59715 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[1]_new_inv_
.sym 59716 soc.cpu.irq_pending[6]
.sym 59717 soc.cpu.irq_pending[4]
.sym 59718 soc.cpu.irq_pending[5]
.sym 59785 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 59786 soc.cpu.latched_stalu
.sym 59787 soc.cpu.alu_out_q[26]
.sym 59788 soc.cpu.reg_out[26]
.sym 59791 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 59792 soc.cpu.latched_stalu
.sym 59793 soc.cpu.alu_out_q[26]
.sym 59794 soc.cpu.reg_out[26]
.sym 59797 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33376[0]_new_inv_
.sym 59798 $abc$72829$new_n8615_
.sym 59799 soc.cpu.cpuregs_rs1[21]
.sym 59800 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 59803 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18218_Y[21]_new_
.sym 59804 soc.cpu.cpu_state[2]
.sym 59805 $abc$72829$new_n8614_
.sym 59806 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[21]_new_
.sym 59809 $false
.sym 59810 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 59811 soc.cpu.reg_out[26]
.sym 59812 soc.cpu.reg_next_pc[26]
.sym 59815 $false
.sym 59816 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 59817 soc.cpu.reg_out[21]
.sym 59818 soc.cpu.reg_next_pc[21]
.sym 59821 $abc$72829$new_n8613_
.sym 59822 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[21]_new_
.sym 59823 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 59824 soc.cpu.irq_pending[21]
.sym 59827 $abc$72829$new_n8663_
.sym 59828 soc.cpu.cpu_state[5]
.sym 59829 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 59830 $abc$72829$new_n8662_
.sym 59831 $true
.sym 59832 clk_16mhz$2$2
.sym 59833 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 59834 $abc$72829$new_n8462_
.sym 59835 $abc$72829$new_n8460_
.sym 59836 $abc$72829$new_n8459_
.sym 59837 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_
.sym 59838 soc.cpu.irq_mask[5]
.sym 59839 soc.cpu.irq_mask[24]
.sym 59840 soc.cpu.irq_mask[16]
.sym 59841 soc.cpu.irq_mask[7]
.sym 59908 $abc$72829$new_n8670_
.sym 59909 soc.cpu.cpu_state[2]
.sym 59910 $abc$72829$new_n8664_
.sym 59911 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[26]_new_
.sym 59914 $false
.sym 59915 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 59916 soc.cpu.reg_out[23]
.sym 59917 soc.cpu.reg_next_pc[23]
.sym 59920 $false
.sym 59921 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 59922 soc.cpu.reg_out[29]
.sym 59923 soc.cpu.reg_next_pc[29]
.sym 59926 $false
.sym 59927 soc.cpu.cpu_state[2]
.sym 59928 $abc$72829$new_n8694_
.sym 59929 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[29]_new_
.sym 59932 soc.cpu.cpuregs_rs1[31]
.sym 59933 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 59934 soc.cpu.irq_mask[31]
.sym 59935 soc.cpu.instr_maskirq
.sym 59938 $false
.sym 59939 $abc$72829$new_n8700_
.sym 59940 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[29]_new_
.sym 59941 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[29]_new_
.sym 59944 $abc$72829$new_n6999_
.sym 59945 soc.cpu.cpuregs_rs1[4]
.sym 59946 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[4]
.sym 59947 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 59950 $abc$72829$new_n6999_
.sym 59951 soc.cpu.cpuregs_rs1[5]
.sym 59952 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[5]
.sym 59953 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 59954 $true
.sym 59955 clk_16mhz$2$2
.sym 59956 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 59957 $abc$72829$new_n8595_
.sym 59958 soc.cpu.next_pc[16]
.sym 59959 $abc$72829$new_n8665_
.sym 59961 $abc$72829$new_n8466_
.sym 59962 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_
.sym 59963 soc.cpu.mem_addr[12]
.sym 59964 soc.cpu.mem_addr[15]
.sym 59993 $false
.sym 60030 $auto$alumacc.cc:474:replace_alu$7661.C[1]
.sym 60032 soc.cpu.mem_la_firstword_xfer
.sym 60033 soc.cpu.next_pc[2]
.sym 60036 $auto$alumacc.cc:474:replace_alu$7661.C[2]
.sym 60037 $false
.sym 60038 $false
.sym 60039 soc.cpu.next_pc[3]
.sym 60040 $auto$alumacc.cc:474:replace_alu$7661.C[1]
.sym 60042 $auto$alumacc.cc:474:replace_alu$7661.C[3]
.sym 60043 $false
.sym 60044 $false
.sym 60045 soc.cpu.next_pc[4]
.sym 60046 $auto$alumacc.cc:474:replace_alu$7661.C[2]
.sym 60048 $auto$alumacc.cc:474:replace_alu$7661.C[4]
.sym 60049 $false
.sym 60050 $false
.sym 60051 soc.cpu.next_pc[5]
.sym 60052 $auto$alumacc.cc:474:replace_alu$7661.C[3]
.sym 60054 $auto$alumacc.cc:474:replace_alu$7661.C[5]
.sym 60055 $false
.sym 60056 $false
.sym 60057 soc.cpu.next_pc[6]
.sym 60058 $auto$alumacc.cc:474:replace_alu$7661.C[4]
.sym 60060 $auto$alumacc.cc:474:replace_alu$7661.C[6]
.sym 60061 $false
.sym 60062 $false
.sym 60063 soc.cpu.next_pc[7]
.sym 60064 $auto$alumacc.cc:474:replace_alu$7661.C[5]
.sym 60066 $auto$alumacc.cc:474:replace_alu$7661.C[7]
.sym 60067 $false
.sym 60068 $false
.sym 60069 soc.cpu.next_pc[8]
.sym 60070 $auto$alumacc.cc:474:replace_alu$7661.C[6]
.sym 60072 $auto$alumacc.cc:474:replace_alu$7661.C[8]
.sym 60073 $false
.sym 60074 $false
.sym 60075 soc.cpu.next_pc[9]
.sym 60076 $auto$alumacc.cc:474:replace_alu$7661.C[7]
.sym 60080 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33362[0]_new_inv_
.sym 60081 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[19]_new_inv_
.sym 60082 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33439[0]_new_inv_
.sym 60083 soc.cpu.irq_mask[19]
.sym 60084 soc.cpu.irq_mask[26]
.sym 60085 soc.cpu.irq_mask[17]
.sym 60086 soc.cpu.irq_mask[9]
.sym 60087 soc.cpu.irq_mask[31]
.sym 60116 $auto$alumacc.cc:474:replace_alu$7661.C[8]
.sym 60153 $auto$alumacc.cc:474:replace_alu$7661.C[9]
.sym 60154 $false
.sym 60155 $false
.sym 60156 soc.cpu.next_pc[10]
.sym 60157 $auto$alumacc.cc:474:replace_alu$7661.C[8]
.sym 60159 $auto$alumacc.cc:474:replace_alu$7661.C[10]
.sym 60160 $false
.sym 60161 $false
.sym 60162 soc.cpu.next_pc[11]
.sym 60163 $auto$alumacc.cc:474:replace_alu$7661.C[9]
.sym 60165 $auto$alumacc.cc:474:replace_alu$7661.C[11]
.sym 60166 $false
.sym 60167 $false
.sym 60168 soc.cpu.next_pc[12]
.sym 60169 $auto$alumacc.cc:474:replace_alu$7661.C[10]
.sym 60171 $auto$alumacc.cc:474:replace_alu$7661.C[12]
.sym 60172 $false
.sym 60173 $false
.sym 60174 soc.cpu.next_pc[13]
.sym 60175 $auto$alumacc.cc:474:replace_alu$7661.C[11]
.sym 60177 $auto$alumacc.cc:474:replace_alu$7661.C[13]
.sym 60178 $false
.sym 60179 $false
.sym 60180 soc.cpu.next_pc[14]
.sym 60181 $auto$alumacc.cc:474:replace_alu$7661.C[12]
.sym 60183 $auto$alumacc.cc:474:replace_alu$7661.C[14]
.sym 60184 $false
.sym 60185 $false
.sym 60186 soc.cpu.next_pc[15]
.sym 60187 $auto$alumacc.cc:474:replace_alu$7661.C[13]
.sym 60189 $auto$alumacc.cc:474:replace_alu$7661.C[15]
.sym 60190 $false
.sym 60191 $false
.sym 60192 soc.cpu.next_pc[16]
.sym 60193 $auto$alumacc.cc:474:replace_alu$7661.C[14]
.sym 60195 $auto$alumacc.cc:474:replace_alu$7661.C[16]
.sym 60196 $false
.sym 60197 $false
.sym 60198 soc.cpu.next_pc[17]
.sym 60199 $auto$alumacc.cc:474:replace_alu$7661.C[15]
.sym 60204 soc.cpu.irq_pending[7]
.sym 60206 soc.cpu.irq_pending[10]
.sym 60239 $auto$alumacc.cc:474:replace_alu$7661.C[16]
.sym 60276 $auto$alumacc.cc:474:replace_alu$7661.C[17]
.sym 60277 $false
.sym 60278 $false
.sym 60279 soc.cpu.next_pc[18]
.sym 60280 $auto$alumacc.cc:474:replace_alu$7661.C[16]
.sym 60282 $auto$alumacc.cc:474:replace_alu$7661.C[18]
.sym 60283 $false
.sym 60284 $false
.sym 60285 soc.cpu.next_pc[19]
.sym 60286 $auto$alumacc.cc:474:replace_alu$7661.C[17]
.sym 60288 $auto$alumacc.cc:474:replace_alu$7661.C[19]
.sym 60289 $false
.sym 60290 $false
.sym 60291 soc.cpu.next_pc[20]
.sym 60292 $auto$alumacc.cc:474:replace_alu$7661.C[18]
.sym 60294 $auto$alumacc.cc:474:replace_alu$7661.C[20]
.sym 60295 $false
.sym 60296 $false
.sym 60297 soc.cpu.next_pc[21]
.sym 60298 $auto$alumacc.cc:474:replace_alu$7661.C[19]
.sym 60300 $auto$alumacc.cc:474:replace_alu$7661.C[21]
.sym 60301 $false
.sym 60302 $false
.sym 60303 soc.cpu.next_pc[22]
.sym 60304 $auto$alumacc.cc:474:replace_alu$7661.C[20]
.sym 60306 $auto$alumacc.cc:474:replace_alu$7661.C[22]
.sym 60307 $false
.sym 60308 $false
.sym 60309 soc.cpu.next_pc[23]
.sym 60310 $auto$alumacc.cc:474:replace_alu$7661.C[21]
.sym 60312 $auto$alumacc.cc:474:replace_alu$7661.C[23]
.sym 60313 $false
.sym 60314 $false
.sym 60315 soc.cpu.next_pc[24]
.sym 60316 $auto$alumacc.cc:474:replace_alu$7661.C[22]
.sym 60318 $auto$alumacc.cc:474:replace_alu$7661.C[24]
.sym 60319 $false
.sym 60320 $false
.sym 60321 soc.cpu.next_pc[25]
.sym 60322 $auto$alumacc.cc:474:replace_alu$7661.C[23]
.sym 60328 $auto$alumacc.cc:474:replace_alu$7687.C[2]
.sym 60329 soc.cpu.pcpi_timeout_counter[3]
.sym 60330 soc.cpu.pcpi_timeout_counter[2]
.sym 60332 soc.cpu.pcpi_timeout_counter[0]
.sym 60333 soc.cpu.pcpi_timeout_counter[1]
.sym 60362 $auto$alumacc.cc:474:replace_alu$7661.C[24]
.sym 60399 $auto$alumacc.cc:474:replace_alu$7661.C[25]
.sym 60400 $false
.sym 60401 $false
.sym 60402 soc.cpu.next_pc[26]
.sym 60403 $auto$alumacc.cc:474:replace_alu$7661.C[24]
.sym 60405 $auto$alumacc.cc:474:replace_alu$7661.C[26]
.sym 60406 $false
.sym 60407 $false
.sym 60408 soc.cpu.next_pc[27]
.sym 60409 $auto$alumacc.cc:474:replace_alu$7661.C[25]
.sym 60411 $auto$alumacc.cc:474:replace_alu$7661.C[27]
.sym 60412 $false
.sym 60413 $false
.sym 60414 soc.cpu.next_pc[28]
.sym 60415 $auto$alumacc.cc:474:replace_alu$7661.C[26]
.sym 60417 $auto$alumacc.cc:474:replace_alu$7661.C[28]
.sym 60418 $false
.sym 60419 $false
.sym 60420 soc.cpu.next_pc[29]
.sym 60421 $auto$alumacc.cc:474:replace_alu$7661.C[27]
.sym 60423 $auto$alumacc.cc:474:replace_alu$7661.C[29]
.sym 60424 $false
.sym 60425 $false
.sym 60426 soc.cpu.next_pc[30]
.sym 60427 $auto$alumacc.cc:474:replace_alu$7661.C[28]
.sym 60430 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 60431 soc.cpu.reg_op1[31]
.sym 60432 soc.cpu.next_pc[31]
.sym 60433 $auto$alumacc.cc:474:replace_alu$7661.C[29]
.sym 60436 $false
.sym 60437 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 60438 soc.cpu.reg_op1[26]
.sym 60439 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[24]
.sym 60442 $false
.sym 60443 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 60444 soc.cpu.reg_op1[29]
.sym 60445 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[27]
.sym 60446 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 60447 clk_16mhz$2$2
.sym 60448 $false
.sym 60549 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[5]
.sym 60550 $abc$72829$techmap\encoderR.$procmux$2678_Y[2]_new_inv_
.sym 60551 $abc$72829$techmap\encoderR.$procmux$2678_Y[4]_new_inv_
.sym 60552 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[4]
.sym 60553 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[2]
.sym 60555 soc.simpleuart.recv_buf_data[2]
.sym 60556 soc.simpleuart.recv_buf_data[3]
.sym 60624 $false
.sym 60625 $false
.sym 60626 resetn$2
.sym 60627 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5605_Y
.sym 60630 $false
.sym 60631 encoderR.encoderCount[6]
.sym 60632 $false
.sym 60633 $auto$alumacc.cc:474:replace_alu$7613.C[6]
.sym 60648 $false
.sym 60649 pinEncoderDB$2
.sym 60650 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[6]
.sym 60651 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[6]
.sym 60654 soc.simpleuart.recv_pattern[4]
.sym 60655 $false
.sym 60656 $false
.sym 60657 $false
.sym 60660 soc.simpleuart.recv_pattern[3]
.sym 60661 $false
.sym 60662 $false
.sym 60663 $false
.sym 60666 uart_in$2
.sym 60667 $false
.sym 60668 $false
.sym 60669 $false
.sym 60670 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894
.sym 60671 clk_16mhz$2$2
.sym 60672 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 60677 $abc$72829$techmap\encoderR.$procmux$2678_Y[11]_new_inv_
.sym 60678 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[11]
.sym 60679 $abc$72829$techmap\encoderR.$procmux$2675_Y[5]_new_inv_
.sym 60680 encoderDataD[2]
.sym 60681 encoderDataD[0]
.sym 60682 encoderDataD[5]
.sym 60683 encoderDataD[6]
.sym 60684 encoderDataD[7]
.sym 60787 $false
.sym 60788 writeEncoderD
.sym 60789 encoderR.encoderCount[6]
.sym 60790 encoderDataD[6]
.sym 60793 $false
.sym 60794 encoderR.encoderCount[22]
.sym 60795 $false
.sym 60796 $auto$alumacc.cc:474:replace_alu$7613.C[22]
.sym 60799 $false
.sym 60800 pinEncoderDB$2
.sym 60801 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[15]
.sym 60802 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[15]
.sym 60805 $false
.sym 60806 encoderR.encoderCount[15]
.sym 60807 $false
.sym 60808 $auto$alumacc.cc:474:replace_alu$7613.C[15]
.sym 60811 $false
.sym 60812 pinEncoderDB$2
.sym 60813 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[22]
.sym 60814 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[22]
.sym 60817 $false
.sym 60818 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 60819 $abc$72829$auto$wreduce.cc:454:run$7250[2]
.sym 60820 soc.cpu.reg_op2[2]
.sym 60823 encoderR.encoderCounter[1]
.sym 60824 encoderR.encoderCount[0]
.sym 60825 writeEncoderD
.sym 60826 encoderDataD[0]
.sym 60829 $false
.sym 60830 encoderR.encoderCounter[1]
.sym 60831 $abc$72829$techmap\encoderR.$procmux$2678_Y[6]_new_inv_
.sym 60832 $abc$72829$techmap\encoderR.$procmux$2675_Y[6]_new_inv_
.sym 60833 $true
.sym 60834 clk_16mhz$2$2
.sym 60835 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 60836 $abc$72829$techmap\encoderR.$procmux$2678_Y[20]_new_inv_
.sym 60837 $abc$72829$techmap\encoderR.$procmux$2678_Y[10]_new_inv_
.sym 60838 $abc$72829$techmap\encoderR.$procmux$2678_Y[18]_new_inv_
.sym 60839 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[20]
.sym 60840 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[10]
.sym 60841 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[18]
.sym 60842 iomem_rdata[27]
.sym 60843 iomem_rdata[4]
.sym 60910 $false
.sym 60911 encoderR.encoderCount[21]
.sym 60912 $false
.sym 60913 $auto$alumacc.cc:474:replace_alu$7613.C[21]
.sym 60916 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 60917 soc.cpu.instr_sub
.sym 60918 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[1]
.sym 60919 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[1]
.sym 60922 $false
.sym 60923 pinEncoderDB$2
.sym 60924 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[21]
.sym 60925 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[21]
.sym 60928 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 60929 soc.cpu.instr_sub
.sym 60930 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[4]
.sym 60931 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[4]
.sym 60934 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 60935 soc.cpu.instr_sub
.sym 60936 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[2]
.sym 60937 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[2]
.sym 60940 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 60941 soc.cpu.instr_sub
.sym 60942 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[5]
.sym 60943 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[5]
.sym 60946 soc.cpu.mem_wdata[2]
.sym 60947 $false
.sym 60948 $false
.sym 60949 $false
.sym 60952 soc.cpu.mem_wdata[4]
.sym 60953 $false
.sym 60954 $false
.sym 60955 $false
.sym 60956 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43173
.sym 60957 clk_16mhz$2$2
.sym 60958 $false
.sym 60959 $abc$72829$techmap\encoderR.$procmux$2678_Y[23]_new_inv_
.sym 60960 $abc$72829$techmap\encoderR.$procmux$2675_Y[23]_new_inv_
.sym 60961 $abc$72829$new_n7917_
.sym 60962 $abc$72829$techmap\encoderR.$procmux$2675_Y[2]_new_inv_
.sym 60963 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[23]
.sym 60964 encoderR.encoderCount[11]
.sym 60965 encoderR.encoderCount[2]
.sym 60966 encoderR.encoderCount[23]
.sym 60995 $false
.sym 61032 $auto$alumacc.cc:474:replace_alu$7677.C[1]
.sym 61034 soc.cpu.reg_op1[0]
.sym 61035 soc.cpu.reg_op2[0]
.sym 61038 $auto$alumacc.cc:474:replace_alu$7677.C[2]
.sym 61039 $false
.sym 61040 soc.cpu.reg_op1[1]
.sym 61041 soc.cpu.reg_op2[1]
.sym 61042 $auto$alumacc.cc:474:replace_alu$7677.C[1]
.sym 61044 $auto$alumacc.cc:474:replace_alu$7677.C[3]
.sym 61045 $false
.sym 61046 soc.cpu.reg_op1[2]
.sym 61047 soc.cpu.reg_op2[2]
.sym 61048 $auto$alumacc.cc:474:replace_alu$7677.C[2]
.sym 61050 $auto$alumacc.cc:474:replace_alu$7677.C[4]
.sym 61051 $false
.sym 61052 soc.cpu.reg_op1[3]
.sym 61053 soc.cpu.reg_op2[3]
.sym 61054 $auto$alumacc.cc:474:replace_alu$7677.C[3]
.sym 61056 $auto$alumacc.cc:474:replace_alu$7677.C[5]
.sym 61057 $false
.sym 61058 soc.cpu.reg_op1[4]
.sym 61059 soc.cpu.reg_op2[4]
.sym 61060 $auto$alumacc.cc:474:replace_alu$7677.C[4]
.sym 61062 $auto$alumacc.cc:474:replace_alu$7677.C[6]
.sym 61063 $false
.sym 61064 soc.cpu.reg_op1[5]
.sym 61065 soc.cpu.reg_op2[5]
.sym 61066 $auto$alumacc.cc:474:replace_alu$7677.C[5]
.sym 61068 $auto$alumacc.cc:474:replace_alu$7677.C[7]
.sym 61069 $false
.sym 61070 soc.cpu.reg_op1[6]
.sym 61071 soc.cpu.reg_op2[6]
.sym 61072 $auto$alumacc.cc:474:replace_alu$7677.C[6]
.sym 61074 $auto$alumacc.cc:474:replace_alu$7677.C[8]
.sym 61075 $false
.sym 61076 soc.cpu.reg_op1[7]
.sym 61077 soc.cpu.reg_op2[7]
.sym 61078 $auto$alumacc.cc:474:replace_alu$7677.C[7]
.sym 61082 $abc$72829$techmap\encoderR.$procmux$2675_Y[11]_new_inv_
.sym 61083 $abc$72829$new_n7973_
.sym 61084 $abc$72829$techmap\encoderR.$procmux$2675_Y[29]_new_inv_
.sym 61085 $abc$72829$new_n7951_
.sym 61086 $abc$72829$new_n7940_
.sym 61087 $abc$72829$new_n7965_
.sym 61088 encoderDataI[15]
.sym 61089 encoderDataI[11]
.sym 61118 $auto$alumacc.cc:474:replace_alu$7677.C[8]
.sym 61155 $auto$alumacc.cc:474:replace_alu$7677.C[9]
.sym 61156 $false
.sym 61157 soc.cpu.reg_op1[8]
.sym 61158 soc.cpu.reg_op2[8]
.sym 61159 $auto$alumacc.cc:474:replace_alu$7677.C[8]
.sym 61161 $auto$alumacc.cc:474:replace_alu$7677.C[10]
.sym 61162 $false
.sym 61163 soc.cpu.reg_op1[9]
.sym 61164 soc.cpu.reg_op2[9]
.sym 61165 $auto$alumacc.cc:474:replace_alu$7677.C[9]
.sym 61167 $auto$alumacc.cc:474:replace_alu$7677.C[11]
.sym 61168 $false
.sym 61169 soc.cpu.reg_op1[10]
.sym 61170 soc.cpu.reg_op2[10]
.sym 61171 $auto$alumacc.cc:474:replace_alu$7677.C[10]
.sym 61173 $auto$alumacc.cc:474:replace_alu$7677.C[12]
.sym 61174 $false
.sym 61175 soc.cpu.reg_op1[11]
.sym 61176 soc.cpu.reg_op2[11]
.sym 61177 $auto$alumacc.cc:474:replace_alu$7677.C[11]
.sym 61179 $auto$alumacc.cc:474:replace_alu$7677.C[13]
.sym 61180 $false
.sym 61181 soc.cpu.reg_op1[12]
.sym 61182 soc.cpu.reg_op2[12]
.sym 61183 $auto$alumacc.cc:474:replace_alu$7677.C[12]
.sym 61185 $auto$alumacc.cc:474:replace_alu$7677.C[14]
.sym 61186 $false
.sym 61187 soc.cpu.reg_op1[13]
.sym 61188 soc.cpu.reg_op2[13]
.sym 61189 $auto$alumacc.cc:474:replace_alu$7677.C[13]
.sym 61191 $auto$alumacc.cc:474:replace_alu$7677.C[15]
.sym 61192 $false
.sym 61193 soc.cpu.reg_op1[14]
.sym 61194 soc.cpu.reg_op2[14]
.sym 61195 $auto$alumacc.cc:474:replace_alu$7677.C[14]
.sym 61197 $auto$alumacc.cc:474:replace_alu$7677.C[16]
.sym 61198 $false
.sym 61199 soc.cpu.reg_op1[15]
.sym 61200 soc.cpu.reg_op2[15]
.sym 61201 $auto$alumacc.cc:474:replace_alu$7677.C[15]
.sym 61205 $abc$72829$new_n8022_
.sym 61206 $abc$72829$new_n8098_
.sym 61207 $abc$72829$techmap\encoderR.$procmux$2675_Y[10]_new_inv_
.sym 61208 $abc$72829$new_n8093_
.sym 61209 encoderR.encoderCount[10]
.sym 61210 encoderR.encoderCount[20]
.sym 61211 encoderR.encoderCount[15]
.sym 61212 encoderL.encoderCount[6]
.sym 61241 $auto$alumacc.cc:474:replace_alu$7677.C[16]
.sym 61278 $auto$alumacc.cc:474:replace_alu$7677.C[17]
.sym 61279 $false
.sym 61280 soc.cpu.reg_op1[16]
.sym 61281 soc.cpu.reg_op2[16]
.sym 61282 $auto$alumacc.cc:474:replace_alu$7677.C[16]
.sym 61284 $auto$alumacc.cc:474:replace_alu$7677.C[18]
.sym 61285 $false
.sym 61286 soc.cpu.reg_op1[17]
.sym 61287 soc.cpu.reg_op2[17]
.sym 61288 $auto$alumacc.cc:474:replace_alu$7677.C[17]
.sym 61290 $auto$alumacc.cc:474:replace_alu$7677.C[19]
.sym 61291 $false
.sym 61292 soc.cpu.reg_op1[18]
.sym 61293 soc.cpu.reg_op2[18]
.sym 61294 $auto$alumacc.cc:474:replace_alu$7677.C[18]
.sym 61296 $auto$alumacc.cc:474:replace_alu$7677.C[20]
.sym 61297 $false
.sym 61298 soc.cpu.reg_op1[19]
.sym 61299 soc.cpu.reg_op2[19]
.sym 61300 $auto$alumacc.cc:474:replace_alu$7677.C[19]
.sym 61302 $auto$alumacc.cc:474:replace_alu$7677.C[21]
.sym 61303 $false
.sym 61304 soc.cpu.reg_op1[20]
.sym 61305 soc.cpu.reg_op2[20]
.sym 61306 $auto$alumacc.cc:474:replace_alu$7677.C[20]
.sym 61308 $auto$alumacc.cc:474:replace_alu$7677.C[22]
.sym 61309 $false
.sym 61310 soc.cpu.reg_op1[21]
.sym 61311 soc.cpu.reg_op2[21]
.sym 61312 $auto$alumacc.cc:474:replace_alu$7677.C[21]
.sym 61314 $auto$alumacc.cc:474:replace_alu$7677.C[23]
.sym 61315 $false
.sym 61316 soc.cpu.reg_op1[22]
.sym 61317 soc.cpu.reg_op2[22]
.sym 61318 $auto$alumacc.cc:474:replace_alu$7677.C[22]
.sym 61320 $auto$alumacc.cc:474:replace_alu$7677.C[24]
.sym 61321 $false
.sym 61322 soc.cpu.reg_op1[23]
.sym 61323 soc.cpu.reg_op2[23]
.sym 61324 $auto$alumacc.cc:474:replace_alu$7677.C[23]
.sym 61328 iomem_rdata[12]
.sym 61329 iomem_rdata[21]
.sym 61330 iomem_rdata[19]
.sym 61331 iomem_rdata[22]
.sym 61332 iomem_rdata[13]
.sym 61333 iomem_rdata[11]
.sym 61334 iomem_rdata[29]
.sym 61335 iomem_rdata[2]
.sym 61364 $auto$alumacc.cc:474:replace_alu$7677.C[24]
.sym 61401 $auto$alumacc.cc:474:replace_alu$7677.C[25]
.sym 61402 $false
.sym 61403 soc.cpu.reg_op1[24]
.sym 61404 soc.cpu.reg_op2[24]
.sym 61405 $auto$alumacc.cc:474:replace_alu$7677.C[24]
.sym 61407 $auto$alumacc.cc:474:replace_alu$7677.C[26]
.sym 61408 $false
.sym 61409 soc.cpu.reg_op1[25]
.sym 61410 soc.cpu.reg_op2[25]
.sym 61411 $auto$alumacc.cc:474:replace_alu$7677.C[25]
.sym 61413 $auto$alumacc.cc:474:replace_alu$7677.C[27]
.sym 61414 $false
.sym 61415 soc.cpu.reg_op1[26]
.sym 61416 soc.cpu.reg_op2[26]
.sym 61417 $auto$alumacc.cc:474:replace_alu$7677.C[26]
.sym 61419 $auto$alumacc.cc:474:replace_alu$7677.C[28]
.sym 61420 $false
.sym 61421 soc.cpu.reg_op1[27]
.sym 61422 soc.cpu.reg_op2[27]
.sym 61423 $auto$alumacc.cc:474:replace_alu$7677.C[27]
.sym 61425 $auto$alumacc.cc:474:replace_alu$7677.C[29]
.sym 61426 $false
.sym 61427 soc.cpu.reg_op1[28]
.sym 61428 soc.cpu.reg_op2[28]
.sym 61429 $auto$alumacc.cc:474:replace_alu$7677.C[28]
.sym 61431 $auto$alumacc.cc:474:replace_alu$7677.C[30]
.sym 61432 $false
.sym 61433 soc.cpu.reg_op1[29]
.sym 61434 soc.cpu.reg_op2[29]
.sym 61435 $auto$alumacc.cc:474:replace_alu$7677.C[29]
.sym 61437 $auto$alumacc.cc:474:replace_alu$7677.C[31]
.sym 61438 $false
.sym 61439 soc.cpu.reg_op1[30]
.sym 61440 soc.cpu.reg_op2[30]
.sym 61441 $auto$alumacc.cc:474:replace_alu$7677.C[30]
.sym 61444 $false
.sym 61445 soc.cpu.reg_op1[31]
.sym 61446 soc.cpu.reg_op2[31]
.sym 61447 $auto$alumacc.cc:474:replace_alu$7677.C[31]
.sym 61451 $abc$72829$new_n5681_
.sym 61452 $abc$72829$new_n5130_
.sym 61453 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493
.sym 61454 $abc$72829$new_n5679_
.sym 61455 $abc$72829$new_n5147_
.sym 61456 $abc$72829$new_n5113_
.sym 61458 encoderDataI[14]
.sym 61525 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 61526 soc.cpu.instr_sub
.sym 61527 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[25]
.sym 61528 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[25]
.sym 61531 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 61532 soc.cpu.instr_sub
.sym 61533 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[28]
.sym 61534 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[28]
.sym 61537 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 61538 soc.cpu.instr_sub
.sym 61539 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[30]
.sym 61540 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[30]
.sym 61543 soc.cpu.mem_wdata[31]
.sym 61544 $false
.sym 61545 $false
.sym 61546 $false
.sym 61549 soc.cpu.mem_wdata[29]
.sym 61550 $false
.sym 61551 $false
.sym 61552 $false
.sym 61555 soc.cpu.mem_wdata[24]
.sym 61556 $false
.sym 61557 $false
.sym 61558 $false
.sym 61561 soc.cpu.mem_wdata[26]
.sym 61562 $false
.sym 61563 $false
.sym 61564 $false
.sym 61567 soc.cpu.mem_wdata[25]
.sym 61568 $false
.sym 61569 $false
.sym 61570 $false
.sym 61571 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021
.sym 61572 clk_16mhz$2$2
.sym 61573 $false
.sym 61574 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[24]_new_
.sym 61575 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_
.sym 61576 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_
.sym 61577 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_
.sym 61578 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_
.sym 61579 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_
.sym 61580 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[18]_new_
.sym 61648 soc.cpu.reg_op1[30]
.sym 61649 soc.cpu.reg_op2[30]
.sym 61650 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 61651 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 61654 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31563[1]_new_inv_
.sym 61655 $abc$72829$new_n8043_
.sym 61656 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[18]_new_
.sym 61657 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 61660 soc.ram_ready
.sym 61661 $abc$72829$new_n5126_
.sym 61662 flash_clk$2
.sym 61663 $abc$72829$new_n4805_
.sym 61666 $false
.sym 61667 $false
.sym 61668 soc.cpu.reg_op1[30]
.sym 61669 soc.cpu.reg_op2[30]
.sym 61672 $false
.sym 61673 resetn$2
.sym 61674 soc.cpu.mem_wstrb[0]
.sym 61675 $abc$72829$new_n4805_
.sym 61678 $false
.sym 61679 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31467[1]_new_inv_
.sym 61680 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[30]_new_
.sym 61681 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 61684 soc.cpu.reg_op1[18]
.sym 61685 soc.cpu.reg_op2[18]
.sym 61686 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 61687 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 61690 soc.cpu.mem_wdata[5]
.sym 61691 $false
.sym 61692 $false
.sym 61693 $false
.sym 61694 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329
.sym 61695 clk_16mhz$2$2
.sym 61696 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 61697 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_
.sym 61698 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_
.sym 61699 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_
.sym 61700 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_
.sym 61701 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_
.sym 61702 $abc$72829$new_n8474_
.sym 61703 $abc$72829$new_n8001_
.sym 61704 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 61771 soc.cpu.reg_op2[3]
.sym 61772 soc.cpu.reg_op2[4]
.sym 61773 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_
.sym 61774 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 61777 $abc$72829$new_n5140_
.sym 61778 $abc$72829$new_n5139_
.sym 61779 $abc$72829$new_n5134_
.sym 61780 $abc$72829$new_n5135_
.sym 61783 $abc$72829$new_n5130_
.sym 61784 $abc$72829$new_n5129_
.sym 61785 $abc$72829$new_n5124_
.sym 61786 $abc$72829$new_n5125_
.sym 61789 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31483[1]_new_inv_
.sym 61790 soc.cpu.reg_op1[28]
.sym 61791 soc.cpu.reg_op2[28]
.sym 61792 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 61801 $abc$72829$new_n8147_
.sym 61802 $abc$72829$new_n8146_
.sym 61803 $abc$72829$new_n8021_
.sym 61804 $abc$72829$new_n8144_
.sym 61807 soc.cpu.reg_op1[28]
.sym 61808 soc.cpu.reg_op2[28]
.sym 61809 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 61810 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 61813 $false
.sym 61814 $abc$72829$new_n8167_
.sym 61815 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31467[0]_new_inv_
.sym 61816 $abc$72829$new_n8166_
.sym 61817 $true
.sym 61818 clk_16mhz$2$2
.sym 61819 $false
.sym 61820 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_
.sym 61821 $abc$72829$new_n8000_
.sym 61822 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[6]_new_
.sym 61823 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_
.sym 61824 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_
.sym 61825 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_
.sym 61826 soc.cpu.alu_out_q[14]
.sym 61827 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 61894 soc.cpu.reg_op2[3]
.sym 61895 soc.cpu.reg_op2[4]
.sym 61896 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_
.sym 61897 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 61900 soc.cpu.reg_op2[3]
.sym 61901 soc.cpu.reg_op2[4]
.sym 61902 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.sym 61903 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_
.sym 61906 $false
.sym 61907 $false
.sym 61908 $abc$72829$new_n8106_
.sym 61909 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][30]_new_inv_
.sym 61912 $false
.sym 61913 $false
.sym 61914 soc.cpu.reg_op2[3]
.sym 61915 soc.cpu.reg_op2[4]
.sym 61918 $abc$72829$new_n8042_
.sym 61919 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 61920 $abc$72829$new_n9545_
.sym 61921 $abc$72829$new_n8038_
.sym 61924 $abc$72829$new_n8160_
.sym 61925 $abc$72829$new_n8162_
.sym 61926 $abc$72829$new_n8161_
.sym 61927 $abc$72829$new_n8021_
.sym 61930 $abc$72829$new_n6259_
.sym 61931 soc.cpu.reg_op2[2]
.sym 61932 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_
.sym 61933 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_
.sym 61936 $abc$72829$new_n8100_
.sym 61937 soc.cpu.reg_op2[2]
.sym 61938 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][14]_new_inv_
.sym 61939 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_
.sym 61943 $abc$72829$new_n8096_
.sym 61944 $abc$72829$new_n8145_
.sym 61945 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$7\buffer[31:0][28]_new_
.sym 61946 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31515[1]_new_inv_
.sym 61947 $abc$72829$new_n8097_
.sym 61948 soc.cpu.alu_out_q[24]
.sym 61949 soc.cpu.alu_out_q[28]
.sym 61950 soc.cpu.alu_out_q[6]
.sym 62017 $abc$72829$new_n8100_
.sym 62018 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_
.sym 62019 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[24]_new_
.sym 62020 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 62023 $abc$72829$new_n8106_
.sym 62024 soc.cpu.reg_op2[3]
.sym 62025 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_
.sym 62026 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.sym 62029 $false
.sym 62030 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 62031 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_
.sym 62032 soc.cpu.reg_op2[3]
.sym 62035 soc.cpu.reg_op2[4]
.sym 62036 soc.cpu.reg_op2[3]
.sym 62037 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][16]_new_inv_
.sym 62038 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][0]_new_
.sym 62041 $abc$72829$new_n8058_
.sym 62042 soc.cpu.reg_op2[4]
.sym 62043 soc.cpu.reg_op2[3]
.sym 62044 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.sym 62047 $abc$72829$new_n8059_
.sym 62048 $abc$72829$new_n8057_
.sym 62049 $abc$72829$new_n6259_
.sym 62050 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_
.sym 62053 $abc$72829$new_n5438_
.sym 62054 $abc$72829$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[2]_new_
.sym 62055 soc.cpu.mem_wstrb[2]
.sym 62056 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$48214[0]_new_inv_
.sym 62059 $abc$72829$new_n5438_
.sym 62060 $abc$72829$techmap\soc.cpu.$and$picorv32.v:559$2108_Y[3]_new_
.sym 62061 soc.cpu.mem_wstrb[3]
.sym 62062 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$48214[0]_new_inv_
.sym 62063 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076
.sym 62064 clk_16mhz$2$2
.sym 62065 $false
.sym 62066 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_
.sym 62067 $abc$72829$new_n8101_
.sym 62068 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_
.sym 62069 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_
.sym 62070 $abc$72829$new_n9548_
.sym 62071 soc.cpu.pcpi_div.quotient_msk[24]
.sym 62072 soc.cpu.pcpi_div.quotient_msk[10]
.sym 62073 soc.cpu.pcpi_div.quotient_msk[22]
.sym 62140 $abc$72829$new_n7934_
.sym 62141 soc.cpu.reg_op2[3]
.sym 62142 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_
.sym 62143 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][30]_new_inv_
.sym 62146 $false
.sym 62147 soc.cpu.reg_op2[0]
.sym 62148 soc.cpu.reg_op1[21]
.sym 62149 soc.cpu.reg_op1[22]
.sym 62152 $false
.sym 62153 soc.cpu.reg_op2[1]
.sym 62154 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][20]_new_inv_
.sym 62155 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_
.sym 62158 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 62159 $abc$72829$new_n8077_
.sym 62160 $abc$72829$new_n6259_
.sym 62161 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][22]_new_inv_
.sym 62164 $false
.sym 62165 soc.cpu.reg_op2[2]
.sym 62166 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][18]_new_inv_
.sym 62167 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_
.sym 62170 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 62171 $abc$72829$new_n9411_
.sym 62172 soc.spimemio.valid
.sym 62173 soc.spimemio.rdata[0]
.sym 62176 $abc$72829$new_n7780_
.sym 62177 soc.cpu.reg_op2[2]
.sym 62178 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][22]_new_inv_
.sym 62179 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_
.sym 62182 soc.spimemio.xfer.ibuffer[6]
.sym 62183 $false
.sym 62184 $false
.sym 62185 $false
.sym 62186 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248
.sym 62187 clk_16mhz$2$2
.sym 62188 $false
.sym 62189 $abc$72829$soc.cpu.mem_rdata[2]_new_inv_
.sym 62190 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_
.sym 62191 $abc$72829$new_n5234_
.sym 62192 $abc$72829$new_n5215_
.sym 62193 $abc$72829$new_n5146_
.sym 62194 $abc$72829$new_n5223_
.sym 62195 $abc$72829$new_n5188_
.sym 62196 soc.cpu.pcpi_div.quotient[1]
.sym 62263 $false
.sym 62264 $false
.sym 62265 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076
.sym 62266 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$48214[0]_new_inv_
.sym 62269 $false
.sym 62270 $false
.sym 62271 soc.cpu.reg_op1[1]
.sym 62272 soc.cpu.reg_op1[0]
.sym 62275 $abc$72829$soc.cpu.mem_la_write_new_
.sym 62276 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 62277 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 62278 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14962_new_
.sym 62281 $false
.sym 62282 $false
.sym 62283 $abc$72829$soc.cpu.mem_la_write_new_
.sym 62284 $abc$72829$soc.cpu.mem_la_wstrb[2]_new_inv_
.sym 62287 $false
.sym 62288 $false
.sym 62289 $abc$72829$soc.cpu.mem_la_write_new_
.sym 62290 soc.cpu.mem_la_read
.sym 62293 soc.cpu.mem_rdata[19]
.sym 62294 $false
.sym 62295 $false
.sym 62296 $false
.sym 62299 soc.cpu.mem_rdata[18]
.sym 62300 $false
.sym 62301 $false
.sym 62302 $false
.sym 62305 soc.cpu.mem_rdata[21]
.sym 62306 $false
.sym 62307 $false
.sym 62308 $false
.sym 62309 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082
.sym 62310 clk_16mhz$2$2
.sym 62311 $false
.sym 62312 $abc$72829$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 62313 $abc$72829$new_n4932_
.sym 62314 $abc$72829$new_n5099_
.sym 62315 $abc$72829$new_n5106_
.sym 62316 soc.cpu.mem_rdata_latched[2]
.sym 62317 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.sym 62318 soc.cpu.pcpi_insn[3]
.sym 62319 soc.cpu.pcpi_insn[2]
.sym 62386 $abc$72829$new_n4902_
.sym 62387 soc.cpu.mem_16bit_buffer[5]
.sym 62388 $abc$72829$new_n5132_
.sym 62389 $abc$72829$new_n5141_
.sym 62392 $false
.sym 62393 soc.cpu.mem_la_secondword
.sym 62394 $abc$72829$new_n5132_
.sym 62395 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.sym 62398 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 62399 soc.cpu.mem_xfer
.sym 62400 soc.cpu.mem_rdata[21]
.sym 62401 soc.cpu.mem_rdata_q[21]
.sym 62404 $false
.sym 62405 soc.cpu.mem_xfer
.sym 62406 soc.cpu.mem_rdata[21]
.sym 62407 soc.cpu.mem_rdata_q[21]
.sym 62410 soc.cpu.mem_xfer
.sym 62411 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 62412 $abc$72829$soc.cpu.mem_rdata[5]_new_inv_
.sym 62413 soc.cpu.mem_rdata_q[5]
.sym 62416 soc.cpu.mem_xfer
.sym 62417 soc.cpu.mem_rdata_q[13]
.sym 62418 $abc$72829$new_n5215_
.sym 62419 $abc$72829$new_n5212_
.sym 62422 $false
.sym 62423 $false
.sym 62424 $abc$72829$new_n5215_
.sym 62425 $abc$72829$new_n5212_
.sym 62428 soc.spimemio.buffer[14]
.sym 62429 $false
.sym 62430 $false
.sym 62431 $false
.sym 62432 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 62433 clk_16mhz$2$2
.sym 62434 $false
.sym 62435 $abc$72829$soc.cpu.mem_rdata[11]_new_inv_
.sym 62436 $abc$72829$new_n5233_
.sym 62437 $abc$72829$new_n5156_
.sym 62438 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[11]_new_inv_
.sym 62439 $abc$72829$new_n9564_
.sym 62440 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[2]_new_inv_
.sym 62441 $abc$72829$new_n9565_
.sym 62442 soc.spimemio.buffer[4]
.sym 62509 $false
.sym 62510 $false
.sym 62511 $abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 62512 $abc$72829$soc.cpu.mem_rdata[3]_new_inv_
.sym 62515 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 62516 soc.cpu.mem_rdata[29]
.sym 62517 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 62518 $abc$72829$soc.cpu.mem_rdata[13]_new_inv_
.sym 62521 $false
.sym 62522 $false
.sym 62523 $abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 62524 $abc$72829$soc.cpu.mem_rdata[5]_new_inv_
.sym 62527 soc.cpu.reg_op1[0]
.sym 62528 soc.cpu.reg_op1[1]
.sym 62529 $abc$72829$soc.cpu.mem_rdata[13]_new_inv_
.sym 62530 soc.cpu.mem_rdata[29]
.sym 62533 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 62534 soc.cpu.reg_op1[1]
.sym 62535 soc.cpu.mem_rdata[25]
.sym 62536 $abc$72829$soc.cpu.mem_rdata[9]_new_inv_
.sym 62539 $false
.sym 62540 $abc$72829$new_n8433_
.sym 62541 $abc$72829$new_n8431_
.sym 62542 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 62545 $abc$72829$new_n4823_
.sym 62546 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 62547 soc.spimemio.rdata[30]
.sym 62548 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[30]_new_inv_
.sym 62551 soc.spimemio.xfer.ibuffer[6]
.sym 62552 $false
.sym 62553 $false
.sym 62554 $false
.sym 62555 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 62556 clk_16mhz$2$2
.sym 62557 $false
.sym 62558 soc.cpu.mem_rdata_latched[3]
.sym 62559 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47504
.sym 62560 $abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[14]_new_inv_
.sym 62561 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.sym 62562 soc.cpu.mem_rdata[30]
.sym 62563 $abc$72829$new_n5149_
.sym 62564 $abc$72829$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 62565 soc.cpu.prefetched_high_word
.sym 62632 soc.cpu.mem_wordsize[1]
.sym 62633 soc.cpu.mem_wordsize[0]
.sym 62634 soc.cpu.reg_op1[1]
.sym 62635 soc.cpu.reg_op1[0]
.sym 62638 $false
.sym 62639 $false
.sym 62640 $abc$72829$new_n8471_
.sym 62641 $abc$72829$soc.cpu.mem_rdata_word[13]_new_inv_
.sym 62644 soc.cpu.mem_wordsize[1]
.sym 62645 soc.cpu.mem_wordsize[0]
.sym 62646 soc.cpu.reg_op1[1]
.sym 62647 soc.cpu.reg_op1[0]
.sym 62650 $false
.sym 62651 $abc$72829$new_n8430_
.sym 62652 soc.cpu.mem_rdata[21]
.sym 62653 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_
.sym 62656 $abc$72829$soc.cpu.mem_la_write_new_
.sym 62657 $abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 62658 soc.cpu.mem_wstrb[0]
.sym 62659 soc.cpu.mem_la_read
.sym 62662 $abc$72829$soc.cpu.mem_la_write_new_
.sym 62663 $abc$72829$soc.cpu.mem_la_wstrb[1]_new_inv_
.sym 62664 soc.cpu.mem_wstrb[1]
.sym 62665 soc.cpu.mem_la_read
.sym 62668 $false
.sym 62669 $false
.sym 62670 $abc$72829$new_n5438_
.sym 62671 $abc$72829$techmap\soc.cpu.$procmux$5246_Y[1]_new_inv_
.sym 62674 $false
.sym 62675 $false
.sym 62676 $abc$72829$new_n5438_
.sym 62677 $abc$72829$techmap\soc.cpu.$procmux$5246_Y[0]_new_inv_
.sym 62678 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076
.sym 62679 clk_16mhz$2$2
.sym 62680 $false
.sym 62681 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.sym 62682 $abc$72829$new_n5091_
.sym 62683 soc.cpu.mem_rdata_latched[6]
.sym 62684 $abc$72829$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 62685 $abc$72829$new_n4869_
.sym 62686 soc.cpu.mem_rdata_latched[4]
.sym 62687 $abc$72829$new_n5115_
.sym 62688 pwm_connectorIF[15]
.sym 62755 $abc$72829$new_n9568_
.sym 62756 soc.cpu.reg_op1[0]
.sym 62757 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_
.sym 62758 soc.cpu.mem_rdata[19]
.sym 62761 soc.cpu.mem_xfer
.sym 62762 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 62763 $abc$72829$soc.cpu.mem_rdata[4]_new_inv_
.sym 62764 soc.cpu.mem_rdata_q[4]
.sym 62767 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 62768 soc.cpu.reg_op1[1]
.sym 62769 soc.cpu.mem_rdata[27]
.sym 62770 $abc$72829$soc.cpu.mem_rdata[11]_new_inv_
.sym 62773 soc.cpu.cpu_state[5]
.sym 62774 $abc$72829$new_n9561_
.sym 62775 soc.cpu.reg_op1[0]
.sym 62776 $abc$72829$new_n9560_
.sym 62779 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_
.sym 62780 soc.cpu.mem_rdata[20]
.sym 62781 $abc$72829$soc.cpu.mem_rdata[4]_new_inv_
.sym 62782 $abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 62785 soc.cpu.mem_rdata_latched[2]
.sym 62786 $false
.sym 62787 $false
.sym 62788 $false
.sym 62791 soc.cpu.mem_rdata_latched[5]
.sym 62792 $false
.sym 62793 $false
.sym 62794 $false
.sym 62797 soc.cpu.mem_rdata_latched[6]
.sym 62798 $false
.sym 62799 $false
.sym 62800 $false
.sym 62801 soc.cpu.mem_xfer
.sym 62802 clk_16mhz$2$2
.sym 62803 $false
.sym 62804 $abc$72829$new_n6761_
.sym 62805 $abc$72829$new_n9516_
.sym 62806 $abc$72829$new_n9515_
.sym 62807 $abc$72829$new_n6772_
.sym 62808 $abc$72829$new_n6759_
.sym 62809 $abc$72829$new_n6764_
.sym 62810 $abc$72829$new_n6760_
.sym 62811 soc.cpu.mem_rdata_q[20]
.sym 62878 $false
.sym 62879 soc.cpu.mem_la_secondword
.sym 62880 $abc$72829$new_n5122_
.sym 62881 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.sym 62884 soc.cpu.cpu_state[5]
.sym 62885 $abc$72829$new_n8419_
.sym 62886 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 62887 $abc$72829$new_n8417_
.sym 62890 $false
.sym 62891 soc.cpu.mem_xfer
.sym 62892 soc.cpu.mem_rdata[20]
.sym 62893 soc.cpu.mem_rdata_q[20]
.sym 62896 $false
.sym 62897 $false
.sym 62898 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 62899 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 62902 $false
.sym 62903 $abc$72829$new_n6657_
.sym 62904 $abc$72829$new_n5320_
.sym 62905 $abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 62908 $false
.sym 62909 soc.cpu.mem_xfer
.sym 62910 $abc$72829$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 62911 soc.cpu.mem_rdata_q[20]
.sym 62914 $false
.sym 62915 soc.cpu.mem_xfer
.sym 62916 $abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 62917 soc.cpu.mem_rdata_q[9]
.sym 62920 $abc$72829$new_n6657_
.sym 62921 $abc$72829$new_n6710_
.sym 62922 $abc$72829$techmap\soc.cpu.$procmux$5458_Y[1]_new_inv_
.sym 62923 $abc$72829$new_n6707_
.sym 62927 $abc$72829$new_n6777_
.sym 62928 $abc$72829$new_n6767_
.sym 62929 $abc$72829$new_n6768_
.sym 62930 $abc$72829$new_n6776_
.sym 62931 $abc$72829$techmap\soc.cpu.$procmux$5301_Y_new_inv_
.sym 62932 $abc$72829$techmap\soc.cpu.$procmux$5358_Y[4]_new_inv_
.sym 62933 soc.cpu.mem_rdata_q[31]
.sym 62934 soc.cpu.mem_rdata_q[24]
.sym 63001 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 63002 soc.cpu.mem_rdata[26]
.sym 63003 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 63004 $abc$72829$soc.cpu.mem_rdata[10]_new_inv_
.sym 63007 $false
.sym 63008 $false
.sym 63009 $abc$72829$new_n6707_
.sym 63010 $abc$72829$new_n6641_
.sym 63013 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 63014 soc.cpu.mem_rdata[27]
.sym 63015 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 63016 $abc$72829$soc.cpu.mem_rdata[11]_new_inv_
.sym 63019 soc.cpu.cpu_state[5]
.sym 63020 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.sym 63021 $abc$72829$soc.cpu.mem_rdata_word[10]_new_
.sym 63022 $abc$72829$new_n8471_
.sym 63025 $false
.sym 63026 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 63027 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 63028 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 63031 $abc$72829$new_n6657_
.sym 63032 $abc$72829$new_n6717_
.sym 63033 soc.cpu.mem_xfer
.sym 63034 $abc$72829$new_n6641_
.sym 63037 $abc$72829$new_n8471_
.sym 63038 $abc$72829$new_n8470_
.sym 63039 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$and$/usr/local/bin/../share/yosys/techmap.v:434$15962_Y[3]_new_
.sym 63040 soc.cpu.mem_rdata[24]
.sym 63043 $abc$72829$techmap\soc.$logic_and$picosoc.v:189$1219_Y
.sym 63044 $false
.sym 63045 $false
.sym 63046 $false
.sym 63047 $true
.sym 63048 clk_16mhz$2$2
.sym 63049 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 63050 $abc$72829$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_
.sym 63051 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26350_new_
.sym 63052 $abc$72829$new_n6741_
.sym 63053 $abc$72829$new_n6724_
.sym 63054 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14706[0]_new_
.sym 63055 $abc$72829$new_n6740_
.sym 63056 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280
.sym 63057 $abc$72829$new_n6684_
.sym 63124 $false
.sym 63125 soc.cpu.mem_la_secondword
.sym 63126 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.sym 63127 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_
.sym 63130 soc.cpu.cpu_state[5]
.sym 63131 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.sym 63132 $abc$72829$soc.cpu.mem_rdata_word[11]_new_
.sym 63133 $abc$72829$new_n8471_
.sym 63136 $false
.sym 63137 soc.cpu.mem_xfer
.sym 63138 soc.cpu.mem_rdata[29]
.sym 63139 soc.cpu.mem_rdata_q[29]
.sym 63142 $abc$72829$new_n4902_
.sym 63143 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 63144 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.sym 63145 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[13]_new_inv_
.sym 63148 $abc$72829$new_n8529_
.sym 63149 soc.cpu.cpu_state[5]
.sym 63150 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.sym 63151 $abc$72829$new_n8527_
.sym 63154 $abc$72829$new_n8472_
.sym 63155 soc.cpu.cpu_state[5]
.sym 63156 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$and$/usr/local/bin/../share/yosys/techmap.v:434$15895_Y[23]_new_
.sym 63157 $abc$72829$new_n8469_
.sym 63160 $abc$72829$new_n8406_
.sym 63161 soc.cpu.cpu_state[5]
.sym 63162 $abc$72829$new_n9569_
.sym 63163 $abc$72829$new_n8405_
.sym 63166 soc.cpu.cpu_state[0]
.sym 63167 $false
.sym 63168 $false
.sym 63169 $false
.sym 63170 $true
.sym 63171 clk_16mhz$2$2
.sym 63172 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 63173 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.sym 63174 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 63175 $abc$72829$new_n6645_
.sym 63176 $abc$72829$new_n8624_
.sym 63177 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 63178 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[0]
.sym 63179 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.sym 63180 soc.cpu.mem_addr[2]
.sym 63247 soc.cpu.cpu_state[2]
.sym 63248 $abc$72829$new_n8435_
.sym 63249 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33264[0]_new_inv_
.sym 63250 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[5]_new_
.sym 63253 $false
.sym 63254 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[4]_new_
.sym 63255 soc.cpu.cpuregs_rs1[4]
.sym 63256 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 63259 $false
.sym 63260 $abc$72829$new_n5290_
.sym 63261 $abc$72829$new_n4902_
.sym 63262 soc.cpu.mem_16bit_buffer[8]
.sym 63265 $abc$72829$new_n8536_
.sym 63266 soc.cpu.cpu_state[2]
.sym 63267 $abc$72829$new_n8530_
.sym 63268 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[13]_new_
.sym 63271 $false
.sym 63272 $false
.sym 63273 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 63274 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 63277 $false
.sym 63278 $abc$72829$new_n8436_
.sym 63279 soc.cpu.cpuregs_rs1[5]
.sym 63280 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 63283 soc.cpu.mem_rdata[29]
.sym 63284 $false
.sym 63285 $false
.sym 63286 $false
.sym 63289 soc.cpu.mem_rdata[24]
.sym 63290 $false
.sym 63291 $false
.sym 63292 $false
.sym 63293 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082
.sym 63294 clk_16mhz$2$2
.sym 63295 $false
.sym 63296 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21591[0]_new_inv_
.sym 63297 $abc$72829$new_n6807_
.sym 63298 $abc$72829$new_n6160_
.sym 63299 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19786[1]_new_
.sym 63300 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28414[0]_new_
.sym 63301 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28417_new_inv_
.sym 63302 soc.cpu.instr_jal
.sym 63303 soc.cpu.instr_jalr
.sym 63370 $false
.sym 63371 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 63372 soc.cpu.reg_out[3]
.sym 63373 soc.cpu.reg_next_pc[3]
.sym 63376 soc.cpu.cpu_state[2]
.sym 63377 $abc$72829$new_n8422_
.sym 63378 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33257[0]_new_inv_
.sym 63379 $abc$72829$new_n8421_
.sym 63382 soc.cpu.cpu_state[5]
.sym 63383 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 63384 $abc$72829$new_n8562_
.sym 63385 soc.cpu.mem_rdata[24]
.sym 63388 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 63389 soc.cpu.latched_stalu
.sym 63390 soc.cpu.alu_out_q[0]
.sym 63391 soc.cpu.reg_out[0]
.sym 63394 $false
.sym 63395 $abc$72829$new_n8427_
.sym 63396 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[4]_new_
.sym 63397 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[4]_new_
.sym 63400 $abc$72829$new_n8441_
.sym 63401 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[5]_new_
.sym 63402 $abc$72829$soc.cpu.mem_rdata_word[5]_new_inv_
.sym 63403 soc.cpu.cpu_state[5]
.sym 63406 $false
.sym 63407 $false
.sym 63408 $abc$72829$new_n8365_
.sym 63409 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[0]_new_inv_
.sym 63412 $false
.sym 63413 $abc$72829$new_n8386_
.sym 63414 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[1]_new_inv_
.sym 63415 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[1]_new_
.sym 63416 $true
.sym 63417 clk_16mhz$2$2
.sym 63418 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 63419 $abc$72829$new_n8392_
.sym 63420 $abc$72829$new_n8622_
.sym 63421 $abc$72829$new_n8684_
.sym 63422 $abc$72829$new_n6884_
.sym 63423 $abc$72829$new_n8530_
.sym 63424 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[30]_new_
.sym 63425 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[6]_new_
.sym 63426 soc.cpu.reg_out[2]
.sym 63493 $false
.sym 63494 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[3]_new_
.sym 63495 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 63496 soc.cpu.irq_pending[3]
.sym 63499 $false
.sym 63500 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[2]_new_
.sym 63501 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 63502 soc.cpu.irq_pending[2]
.sym 63505 $false
.sym 63506 $false
.sym 63507 soc.cpu.irq_pending[3]
.sym 63508 soc.cpu.irq_mask[3]
.sym 63511 soc.cpu.cpu_state[5]
.sym 63512 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 63513 $abc$72829$new_n8562_
.sym 63514 soc.cpu.mem_rdata[17]
.sym 63517 $false
.sym 63518 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 63519 soc.cpu.reg_out[8]
.sym 63520 soc.cpu.reg_next_pc[8]
.sym 63523 $false
.sym 63524 $abc$72829$new_n8407_
.sym 63525 soc.cpu.cpu_state[3]
.sym 63526 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[3]
.sym 63529 $false
.sym 63530 soc.cpu.cpu_state[2]
.sym 63531 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16923_Y_new_inv_
.sym 63532 $abc$72829$new_n8400_
.sym 63535 $false
.sym 63536 $false
.sym 63537 soc.cpu.irq_mask[3]
.sym 63538 soc.cpu.irq_pending[3]
.sym 63539 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 63540 clk_16mhz$2$2
.sym 63541 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 63542 $abc$72829$new_n6866_
.sym 63543 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[2]_new_inv_
.sym 63544 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869
.sym 63545 $abc$72829$techmap\soc.cpu.$procmux$3298_Y_new_
.sym 63546 $abc$72829$techmap\soc.cpu.$procmux$3734_Y_new_
.sym 63547 soc.cpu.reg_out[17]
.sym 63548 soc.cpu.pcpi_timeout
.sym 63549 soc.cpu.decoder_pseudo_trigger
.sym 63616 $false
.sym 63617 $false
.sym 63618 soc.cpu.irq_pending[1]
.sym 63619 soc.cpu.irq_mask[1]
.sym 63622 $abc$72829$new_n8479_
.sym 63623 soc.cpu.cpu_state[2]
.sym 63624 $abc$72829$new_n8473_
.sym 63625 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[8]_new_
.sym 63628 soc.cpu.irq_pending[1]
.sym 63629 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 63630 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[1]
.sym 63631 soc.cpu.cpu_state[3]
.sym 63634 $false
.sym 63635 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 63636 soc.cpu.reg_out[14]
.sym 63637 soc.cpu.reg_next_pc[14]
.sym 63640 $false
.sym 63641 $false
.sym 63642 soc.cpu.latched_store
.sym 63643 soc.cpu.latched_branch
.sym 63646 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[1]_new_inv_
.sym 63647 soc.cpu.irq_pending[2]
.sym 63648 soc.cpu.irq_pending[1]
.sym 63649 soc.cpu.irq_pending[0]
.sym 63652 soc.cpu.cpuregs_rs1[1]
.sym 63653 $false
.sym 63654 $false
.sym 63655 $false
.sym 63658 soc.cpu.cpuregs_rs1[0]
.sym 63659 $false
.sym 63660 $false
.sym 63661 $false
.sym 63662 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 63663 clk_16mhz$2$2
.sym 63664 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 63665 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16941_Y_new_inv_
.sym 63666 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_
.sym 63667 $abc$72829$new_n5976_
.sym 63668 $abc$72829$new_n8532_
.sym 63669 $abc$72829$new_n5055_
.sym 63670 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[28]_new_
.sym 63671 soc.cpu.reg_out[28]
.sym 63672 soc.cpu.reg_out[24]
.sym 63739 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33439[0]_new_inv_
.sym 63740 $abc$72829$new_n8705_
.sym 63741 soc.cpu.cpuregs_rs1[30]
.sym 63742 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 63745 $false
.sym 63746 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 63747 soc.cpu.reg_out[6]
.sym 63748 soc.cpu.reg_next_pc[6]
.sym 63751 $false
.sym 63752 $false
.sym 63753 soc.cpu.irq_pending[4]
.sym 63754 soc.cpu.irq_mask[4]
.sym 63757 $abc$72829$new_n8475_
.sym 63758 $abc$72829$new_n8474_
.sym 63759 soc.cpu.instr_timer
.sym 63760 soc.cpu.timer[8]
.sym 63763 $false
.sym 63764 soc.cpu.cpu_state[2]
.sym 63765 $abc$72829$new_n8704_
.sym 63766 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[30]_new_
.sym 63769 soc.cpu.timer[4]
.sym 63770 soc.cpu.instr_timer
.sym 63771 soc.cpu.irq_mask[4]
.sym 63772 soc.cpu.instr_maskirq
.sym 63775 soc.cpu.irq_pending[4]
.sym 63776 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 63777 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[4]
.sym 63778 soc.cpu.cpu_state[3]
.sym 63781 soc.cpu.cpuregs_rs1[4]
.sym 63782 $false
.sym 63783 $false
.sym 63784 $false
.sym 63785 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 63786 clk_16mhz$2$2
.sym 63787 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 63788 $abc$72829$new_n6972_
.sym 63789 soc.cpu.next_pc[31]
.sym 63790 soc.cpu.next_pc[28]
.sym 63791 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_
.sym 63792 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[28]_new_
.sym 63793 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[9]_new_
.sym 63794 soc.cpu.irq_pending[21]
.sym 63795 soc.cpu.irq_pending[9]
.sym 63862 soc.cpu.cpuregs_rs1[8]
.sym 63863 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 63864 soc.cpu.irq_mask[8]
.sym 63865 soc.cpu.instr_maskirq
.sym 63868 soc.cpu.irq_pending[6]
.sym 63869 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 63870 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[6]
.sym 63871 soc.cpu.cpu_state[3]
.sym 63874 soc.cpu.timer[5]
.sym 63875 soc.cpu.instr_timer
.sym 63876 soc.cpu.irq_mask[5]
.sym 63877 soc.cpu.instr_maskirq
.sym 63880 $false
.sym 63881 $false
.sym 63882 soc.cpu.irq_pending[6]
.sym 63883 soc.cpu.irq_mask[6]
.sym 63886 soc.cpu.irq_pending[7]
.sym 63887 soc.cpu.irq_pending[6]
.sym 63888 soc.cpu.irq_pending[5]
.sym 63889 soc.cpu.irq_pending[4]
.sym 63892 $false
.sym 63893 $false
.sym 63894 soc.cpu.irq_mask[6]
.sym 63895 soc.cpu.irq_pending[6]
.sym 63898 $false
.sym 63899 $false
.sym 63900 soc.cpu.irq_mask[4]
.sym 63901 soc.cpu.irq_pending[4]
.sym 63904 $false
.sym 63905 $false
.sym 63906 soc.cpu.irq_mask[5]
.sym 63907 soc.cpu.irq_pending[5]
.sym 63908 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 63909 clk_16mhz$2$2
.sym 63910 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 63911 soc.cpu.next_pc[30]
.sym 63912 soc.cpu.next_pc[24]
.sym 63913 $abc$72829$new_n8441_
.sym 63914 $abc$72829$new_n8694_
.sym 63915 soc.cpu.reg_out[15]
.sym 63916 soc.cpu.reg_out[30]
.sym 63917 soc.cpu.reg_out[7]
.sym 63918 soc.cpu.reg_out[22]
.sym 63985 soc.cpu.cpuregs_rs1[7]
.sym 63986 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 63987 soc.cpu.irq_mask[7]
.sym 63988 soc.cpu.instr_maskirq
.sym 63991 $abc$72829$new_n8462_
.sym 63992 $abc$72829$new_n8461_
.sym 63993 soc.cpu.instr_timer
.sym 63994 soc.cpu.timer[7]
.sym 63997 $abc$72829$new_n8466_
.sym 63998 soc.cpu.cpu_state[2]
.sym 63999 $abc$72829$new_n8460_
.sym 64000 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[7]_new_
.sym 64003 $false
.sym 64004 $false
.sym 64005 soc.cpu.irq_pending[7]
.sym 64006 soc.cpu.irq_mask[7]
.sym 64009 soc.cpu.cpuregs_rs1[5]
.sym 64010 $false
.sym 64011 $false
.sym 64012 $false
.sym 64015 soc.cpu.cpuregs_rs1[24]
.sym 64016 $false
.sym 64017 $false
.sym 64018 $false
.sym 64021 soc.cpu.cpuregs_rs1[16]
.sym 64022 $false
.sym 64023 $false
.sym 64024 $false
.sym 64027 soc.cpu.cpuregs_rs1[7]
.sym 64028 $false
.sym 64029 $false
.sym 64030 $false
.sym 64031 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 64032 clk_16mhz$2$2
.sym 64033 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 64034 $abc$72829$new_n8640_
.sym 64035 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20083[1]_new_inv_
.sym 64036 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_
.sym 64037 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[5]_new_inv_
.sym 64038 $abc$72829$new_n8490_
.sym 64039 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_
.sym 64040 soc.cpu.irq_pending[23]
.sym 64041 soc.cpu.irq_pending[16]
.sym 64108 $false
.sym 64109 $abc$72829$new_n8596_
.sym 64110 soc.cpu.cpuregs_rs1[19]
.sym 64111 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 64114 $false
.sym 64115 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 64116 soc.cpu.reg_out[16]
.sym 64117 soc.cpu.reg_next_pc[16]
.sym 64120 soc.cpu.cpuregs_rs1[26]
.sym 64121 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 64122 soc.cpu.irq_mask[26]
.sym 64123 soc.cpu.instr_maskirq
.sym 64132 soc.cpu.irq_pending[7]
.sym 64133 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 64134 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[7]
.sym 64135 soc.cpu.cpu_state[3]
.sym 64138 $false
.sym 64139 $false
.sym 64140 soc.cpu.irq_pending[10]
.sym 64141 soc.cpu.irq_mask[10]
.sym 64144 $false
.sym 64145 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 64146 soc.cpu.reg_op1[12]
.sym 64147 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[10]
.sym 64150 $false
.sym 64151 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 64152 soc.cpu.reg_op1[15]
.sym 64153 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[13]
.sym 64154 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 64155 clk_16mhz$2$2
.sym 64156 $false
.sym 64157 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[4]_new_inv_
.sym 64158 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_
.sym 64159 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33432[0]_new_inv_
.sym 64160 $abc$72829$new_n8570_
.sym 64161 $abc$72829$new_n8689_
.sym 64162 $abc$72829$new_n8623_
.sym 64163 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_
.sym 64164 soc.cpu.irq_pending[22]
.sym 64231 soc.cpu.timer[19]
.sym 64232 soc.cpu.instr_timer
.sym 64233 soc.cpu.irq_mask[19]
.sym 64234 soc.cpu.instr_maskirq
.sym 64237 $false
.sym 64238 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33362[0]_new_inv_
.sym 64239 $abc$72829$new_n8595_
.sym 64240 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[19]_new_
.sym 64243 soc.cpu.timer[30]
.sym 64244 soc.cpu.instr_timer
.sym 64245 soc.cpu.irq_mask[30]
.sym 64246 soc.cpu.instr_maskirq
.sym 64249 soc.cpu.cpuregs_rs1[19]
.sym 64250 $false
.sym 64251 $false
.sym 64252 $false
.sym 64255 soc.cpu.cpuregs_rs1[26]
.sym 64256 $false
.sym 64257 $false
.sym 64258 $false
.sym 64261 soc.cpu.cpuregs_rs1[17]
.sym 64262 $false
.sym 64263 $false
.sym 64264 $false
.sym 64267 soc.cpu.cpuregs_rs1[9]
.sym 64268 $false
.sym 64269 $false
.sym 64270 $false
.sym 64273 soc.cpu.cpuregs_rs1[31]
.sym 64274 $false
.sym 64275 $false
.sym 64276 $false
.sym 64277 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 64278 clk_16mhz$2$2
.sym 64279 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 64281 $abc$72829$new_n8580_
.sym 64282 soc.cpu.irq_pending[17]
.sym 64283 soc.cpu.irq_pending[29]
.sym 64284 soc.cpu.irq_pending[19]
.sym 64360 $false
.sym 64361 $false
.sym 64362 soc.cpu.irq_mask[7]
.sym 64363 soc.cpu.irq_pending[7]
.sym 64372 $false
.sym 64373 $false
.sym 64374 soc.cpu.irq_mask[10]
.sym 64375 soc.cpu.irq_pending[10]
.sym 64400 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 64401 clk_16mhz$2$2
.sym 64402 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 64403 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y
.sym 64404 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49781
.sym 64406 soc.cpu.mem_addr[30]
.sym 64439 $true
.sym 64476 soc.cpu.pcpi_timeout_counter[0]$2
.sym 64477 $false
.sym 64478 soc.cpu.pcpi_timeout_counter[0]
.sym 64479 $false
.sym 64480 $false
.sym 64482 $auto$alumacc.cc:474:replace_alu$7687.C[2]$2
.sym 64484 soc.cpu.pcpi_timeout_counter[1]
.sym 64485 $true$2
.sym 64488 $auto$alumacc.cc:474:replace_alu$7687.C[3]
.sym 64490 soc.cpu.pcpi_timeout_counter[2]
.sym 64491 $true$2
.sym 64492 $auto$alumacc.cc:474:replace_alu$7687.C[2]$2
.sym 64495 $false
.sym 64496 soc.cpu.pcpi_timeout_counter[3]
.sym 64497 $false
.sym 64498 $auto$alumacc.cc:474:replace_alu$7687.C[3]
.sym 64501 $false
.sym 64502 soc.cpu.pcpi_timeout_counter[2]
.sym 64503 $false
.sym 64504 $auto$alumacc.cc:474:replace_alu$7687.C[2]
.sym 64513 $false
.sym 64514 $false
.sym 64515 $false
.sym 64516 soc.cpu.pcpi_timeout_counter[0]
.sym 64519 $false
.sym 64520 soc.cpu.pcpi_timeout_counter[1]
.sym 64521 $false
.sym 64522 soc.cpu.pcpi_timeout_counter[0]
.sym 64523 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49781
.sym 64524 clk_16mhz$2$2
.sym 64525 $abc$72829$auto$rtlil.cc:1981:NotGate$71929
.sym 64599 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412
.sym 64627 $auto$alumacc.cc:474:replace_alu$7613.C[2]
.sym 64628 $auto$alumacc.cc:474:replace_alu$7613.C[3]
.sym 64629 $auto$alumacc.cc:474:replace_alu$7613.C[4]
.sym 64630 $auto$alumacc.cc:474:replace_alu$7613.C[5]
.sym 64631 $auto$alumacc.cc:474:replace_alu$7613.C[6]
.sym 64632 $auto$alumacc.cc:474:replace_alu$7613.C[7]
.sym 64700 $false
.sym 64701 encoderR.encoderCount[5]
.sym 64702 $false
.sym 64703 $auto$alumacc.cc:474:replace_alu$7613.C[5]
.sym 64706 $false
.sym 64707 pinEncoderDB$2
.sym 64708 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[2]
.sym 64709 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[2]
.sym 64712 $false
.sym 64713 pinEncoderDB$2
.sym 64714 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[4]
.sym 64715 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[4]
.sym 64718 $false
.sym 64719 encoderR.encoderCount[4]
.sym 64720 $false
.sym 64721 $auto$alumacc.cc:474:replace_alu$7613.C[4]
.sym 64724 $false
.sym 64725 encoderR.encoderCount[2]
.sym 64726 $false
.sym 64727 $auto$alumacc.cc:474:replace_alu$7613.C[2]
.sym 64736 soc.simpleuart.recv_pattern[2]
.sym 64737 $false
.sym 64738 $false
.sym 64739 $false
.sym 64742 soc.simpleuart.recv_pattern[3]
.sym 64743 $false
.sym 64744 $false
.sym 64745 $false
.sym 64746 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694
.sym 64747 clk_16mhz$2$2
.sym 64748 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 64749 flash_io2_di
.sym 64753 $auto$alumacc.cc:474:replace_alu$7613.C[8]
.sym 64754 $auto$alumacc.cc:474:replace_alu$7613.C[9]
.sym 64755 $auto$alumacc.cc:474:replace_alu$7613.C[10]
.sym 64756 $auto$alumacc.cc:474:replace_alu$7613.C[11]
.sym 64757 $auto$alumacc.cc:474:replace_alu$7613.C[12]
.sym 64758 $auto$alumacc.cc:474:replace_alu$7613.C[13]
.sym 64759 $auto$alumacc.cc:474:replace_alu$7613.C[14]
.sym 64760 $auto$alumacc.cc:474:replace_alu$7613.C[15]
.sym 64863 $false
.sym 64864 pinEncoderDB$2
.sym 64865 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[11]
.sym 64866 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[11]
.sym 64869 $false
.sym 64870 encoderR.encoderCount[11]
.sym 64871 $false
.sym 64872 $auto$alumacc.cc:474:replace_alu$7613.C[11]
.sym 64875 $false
.sym 64876 writeEncoderD
.sym 64877 encoderR.encoderCount[5]
.sym 64878 encoderDataD[5]
.sym 64881 soc.cpu.mem_wdata[2]
.sym 64882 $false
.sym 64883 $false
.sym 64884 $false
.sym 64887 soc.cpu.mem_wdata[0]
.sym 64888 $false
.sym 64889 $false
.sym 64890 $false
.sym 64893 soc.cpu.mem_wdata[5]
.sym 64894 $false
.sym 64895 $false
.sym 64896 $false
.sym 64899 soc.cpu.mem_wdata[6]
.sym 64900 $false
.sym 64901 $false
.sym 64902 $false
.sym 64905 soc.cpu.mem_wdata[7]
.sym 64906 $false
.sym 64907 $false
.sym 64908 $false
.sym 64909 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229
.sym 64910 clk_16mhz$2$2
.sym 64911 $false
.sym 64912 $auto$alumacc.cc:474:replace_alu$7613.C[16]
.sym 64913 $auto$alumacc.cc:474:replace_alu$7613.C[17]
.sym 64914 $auto$alumacc.cc:474:replace_alu$7613.C[18]
.sym 64915 $auto$alumacc.cc:474:replace_alu$7613.C[19]
.sym 64916 $auto$alumacc.cc:474:replace_alu$7613.C[20]
.sym 64917 $auto$alumacc.cc:474:replace_alu$7613.C[21]
.sym 64918 $auto$alumacc.cc:474:replace_alu$7613.C[22]
.sym 64919 $auto$alumacc.cc:474:replace_alu$7613.C[23]
.sym 64986 $false
.sym 64987 pinEncoderDB$2
.sym 64988 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[20]
.sym 64989 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[20]
.sym 64992 $false
.sym 64993 pinEncoderDB$2
.sym 64994 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[10]
.sym 64995 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[10]
.sym 64998 $false
.sym 64999 pinEncoderDB$2
.sym 65000 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[18]
.sym 65001 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[18]
.sym 65004 $false
.sym 65005 encoderR.encoderCount[20]
.sym 65006 $false
.sym 65007 $auto$alumacc.cc:474:replace_alu$7613.C[20]
.sym 65010 $false
.sym 65011 encoderR.encoderCount[10]
.sym 65012 $false
.sym 65013 $auto$alumacc.cc:474:replace_alu$7613.C[10]
.sym 65016 $false
.sym 65017 encoderR.encoderCount[18]
.sym 65018 $false
.sym 65019 $auto$alumacc.cc:474:replace_alu$7613.C[18]
.sym 65022 $false
.sym 65023 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65024 $abc$72829$procmux$6797_Y[27]_new_inv_
.sym 65025 encoderR.encoderCount[27]
.sym 65028 $false
.sym 65029 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65030 $abc$72829$procmux$6797_Y[4]_new_inv_
.sym 65031 encoderR.encoderCount[4]
.sym 65032 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 65033 clk_16mhz$2$2
.sym 65034 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 65035 $auto$alumacc.cc:474:replace_alu$7613.C[24]
.sym 65036 $auto$alumacc.cc:474:replace_alu$7613.C[25]
.sym 65037 $auto$alumacc.cc:474:replace_alu$7613.C[26]
.sym 65038 $auto$alumacc.cc:474:replace_alu$7613.C[27]
.sym 65039 $auto$alumacc.cc:474:replace_alu$7613.C[28]
.sym 65040 $auto$alumacc.cc:474:replace_alu$7613.C[29]
.sym 65041 $auto$alumacc.cc:474:replace_alu$7613.C[30]
.sym 65042 $auto$alumacc.cc:474:replace_alu$7613.C[31]
.sym 65109 $false
.sym 65110 pinEncoderDB$2
.sym 65111 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[23]
.sym 65112 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[23]
.sym 65115 $false
.sym 65116 writeEncoderD
.sym 65117 encoderR.encoderCount[23]
.sym 65118 encoderDataD[23]
.sym 65121 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 65122 soc.cpu.instr_sub
.sym 65123 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[7]
.sym 65124 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[7]
.sym 65127 $false
.sym 65128 writeEncoderD
.sym 65129 encoderR.encoderCount[2]
.sym 65130 encoderDataD[2]
.sym 65133 $false
.sym 65134 encoderR.encoderCount[23]
.sym 65135 $false
.sym 65136 $auto$alumacc.cc:474:replace_alu$7613.C[23]
.sym 65139 $false
.sym 65140 encoderR.encoderCounter[1]
.sym 65141 $abc$72829$techmap\encoderR.$procmux$2678_Y[11]_new_inv_
.sym 65142 $abc$72829$techmap\encoderR.$procmux$2675_Y[11]_new_inv_
.sym 65145 $false
.sym 65146 encoderR.encoderCounter[1]
.sym 65147 $abc$72829$techmap\encoderR.$procmux$2678_Y[2]_new_inv_
.sym 65148 $abc$72829$techmap\encoderR.$procmux$2675_Y[2]_new_inv_
.sym 65151 $false
.sym 65152 encoderR.encoderCounter[1]
.sym 65153 $abc$72829$techmap\encoderR.$procmux$2678_Y[23]_new_inv_
.sym 65154 $abc$72829$techmap\encoderR.$procmux$2675_Y[23]_new_inv_
.sym 65155 $true
.sym 65156 clk_16mhz$2$2
.sym 65157 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 65158 $abc$72829$techmap\encoderR.$procmux$2678_Y[29]_new_inv_
.sym 65159 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[16]
.sym 65160 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[29]
.sym 65161 $abc$72829$techmap\encoderR.$procmux$2678_Y[26]_new_inv_
.sym 65162 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[26]
.sym 65163 $abc$72829$techmap\encoderR.$procmux$2678_Y[16]_new_inv_
.sym 65164 encoderR.encoderCount[26]
.sym 65232 $false
.sym 65233 writeEncoderD
.sym 65234 encoderR.encoderCount[11]
.sym 65235 encoderDataD[11]
.sym 65238 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 65239 soc.cpu.instr_sub
.sym 65240 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[12]
.sym 65241 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[12]
.sym 65244 $false
.sym 65245 writeEncoderD
.sym 65246 encoderR.encoderCount[29]
.sym 65247 encoderDataD[29]
.sym 65250 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 65251 soc.cpu.instr_sub
.sym 65252 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[10]
.sym 65253 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[10]
.sym 65256 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 65257 soc.cpu.instr_sub
.sym 65258 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[9]
.sym 65259 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[9]
.sym 65262 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 65263 soc.cpu.instr_sub
.sym 65264 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[11]
.sym 65265 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[11]
.sym 65268 soc.cpu.mem_wdata[15]
.sym 65269 $false
.sym 65270 $false
.sym 65271 $false
.sym 65274 soc.cpu.mem_wdata[11]
.sym 65275 $false
.sym 65276 $false
.sym 65277 $false
.sym 65278 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437
.sym 65279 clk_16mhz$2$2
.sym 65280 $false
.sym 65281 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[19]
.sym 65282 $abc$72829$techmap\encoderR.$procmux$2678_Y[19]_new_inv_
.sym 65283 $abc$72829$techmap\encoderR.$procmux$2675_Y[15]_new_inv_
.sym 65284 iomem_rdata[25]
.sym 65285 iomem_rdata[30]
.sym 65286 iomem_rdata[10]
.sym 65287 iomem_rdata[9]
.sym 65288 iomem_rdata[8]
.sym 65355 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 65356 soc.cpu.instr_sub
.sym 65357 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[16]
.sym 65358 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[16]
.sym 65361 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 65362 soc.cpu.instr_sub
.sym 65363 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[24]
.sym 65364 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[24]
.sym 65367 $false
.sym 65368 writeEncoderD
.sym 65369 encoderR.encoderCount[10]
.sym 65370 encoderDataD[10]
.sym 65373 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18160_Y_new_inv_
.sym 65374 soc.cpu.instr_sub
.sym 65375 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1218$2651_Y[23]
.sym 65376 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1218$2652_Y[23]
.sym 65379 $false
.sym 65380 encoderR.encoderCounter[1]
.sym 65381 $abc$72829$techmap\encoderR.$procmux$2678_Y[10]_new_inv_
.sym 65382 $abc$72829$techmap\encoderR.$procmux$2675_Y[10]_new_inv_
.sym 65385 $false
.sym 65386 encoderR.encoderCounter[1]
.sym 65387 $abc$72829$techmap\encoderR.$procmux$2678_Y[20]_new_inv_
.sym 65388 $abc$72829$techmap\encoderR.$procmux$2675_Y[20]_new_inv_
.sym 65391 $false
.sym 65392 encoderR.encoderCounter[1]
.sym 65393 $abc$72829$techmap\encoderR.$procmux$2678_Y[15]_new_inv_
.sym 65394 $abc$72829$techmap\encoderR.$procmux$2675_Y[15]_new_inv_
.sym 65397 $false
.sym 65398 encoderL.encoderCounter[1]
.sym 65399 $abc$72829$techmap\encoderL.$procmux$2678_Y[6]_new_inv_
.sym 65400 $abc$72829$techmap\encoderL.$procmux$2675_Y[6]_new_inv_
.sym 65401 $true
.sym 65402 clk_16mhz$2$2
.sym 65403 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 65404 $abc$72829$techmap\encoderR.$procmux$2675_Y[25]_new_inv_
.sym 65405 $abc$72829$techmap\encoderR.$procmux$2675_Y[19]_new_inv_
.sym 65406 $abc$72829$techmap\encoderR.$procmux$2675_Y[26]_new_inv_
.sym 65407 $abc$72829$techmap\encoderR.$procmux$2675_Y[24]_new_inv_
.sym 65408 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229
.sym 65409 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31627[1]_new_inv_
.sym 65410 $abc$72829$new_n7950_
.sym 65411 encoderR.encoderCount[19]
.sym 65478 $false
.sym 65479 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65480 $abc$72829$procmux$6797_Y[12]_new_inv_
.sym 65481 encoderR.encoderCount[12]
.sym 65484 $false
.sym 65485 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65486 $abc$72829$procmux$6797_Y[21]_new_inv_
.sym 65487 encoderR.encoderCount[21]
.sym 65490 $false
.sym 65491 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65492 $abc$72829$procmux$6797_Y[19]_new_inv_
.sym 65493 encoderR.encoderCount[19]
.sym 65496 $false
.sym 65497 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65498 $abc$72829$procmux$6797_Y[22]_new_inv_
.sym 65499 encoderR.encoderCount[22]
.sym 65502 $false
.sym 65503 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65504 $abc$72829$procmux$6797_Y[13]_new_inv_
.sym 65505 encoderR.encoderCount[13]
.sym 65508 $false
.sym 65509 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65510 $abc$72829$procmux$6797_Y[11]_new_inv_
.sym 65511 encoderR.encoderCount[11]
.sym 65514 $false
.sym 65515 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65516 $abc$72829$procmux$6797_Y[29]_new_inv_
.sym 65517 encoderR.encoderCount[29]
.sym 65520 $false
.sym 65521 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65522 $abc$72829$procmux$6797_Y[2]_new_inv_
.sym 65523 encoderR.encoderCount[2]
.sym 65524 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 65525 clk_16mhz$2$2
.sym 65526 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 65527 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31691[1]_new_inv_
.sym 65528 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[2]_new_
.sym 65529 $abc$72829$new_n7836_
.sym 65530 $abc$72829$new_n5241_
.sym 65531 $abc$72829$new_n5684_
.sym 65532 $abc$72829$new_n5678_
.sym 65533 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021
.sym 65534 soc.simpleuart.recv_buf_data[5]
.sym 65601 soc.cpu.reg_op2[5]
.sym 65602 soc.cpu.reg_op1[5]
.sym 65603 soc.cpu.reg_op1[28]
.sym 65604 soc.cpu.reg_op2[28]
.sym 65607 $false
.sym 65608 $false
.sym 65609 iomem_rdata[4]
.sym 65610 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 65613 $false
.sym 65614 soc.cpu.mem_wstrb[1]
.sym 65615 resetn$2
.sym 65616 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 65619 $abc$72829$new_n5681_
.sym 65620 soc.cpu.reg_op1[16]
.sym 65621 soc.cpu.reg_op2[16]
.sym 65622 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[26]_new_
.sym 65625 $false
.sym 65626 $false
.sym 65627 iomem_rdata[21]
.sym 65628 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 65631 $false
.sym 65632 $false
.sym 65633 iomem_rdata[2]
.sym 65634 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 65643 soc.cpu.mem_wdata[14]
.sym 65644 $false
.sym 65645 $false
.sym 65646 $false
.sym 65647 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$43437
.sym 65648 clk_16mhz$2$2
.sym 65649 $false
.sym 65650 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_
.sym 65651 $abc$72829$new_n5686_
.sym 65652 $abc$72829$new_n7939_
.sym 65653 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_
.sym 65654 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31635[1]_new_inv_
.sym 65655 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_
.sym 65656 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[9]_new_
.sym 65657 $abc$72829$new_n5266_
.sym 65724 $false
.sym 65725 $false
.sym 65726 soc.cpu.reg_op1[24]
.sym 65727 soc.cpu.reg_op2[24]
.sym 65730 $false
.sym 65731 soc.cpu.reg_op2[1]
.sym 65732 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_
.sym 65733 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_
.sym 65736 $false
.sym 65737 soc.cpu.reg_op2[0]
.sym 65738 soc.cpu.reg_op1[25]
.sym 65739 soc.cpu.reg_op1[24]
.sym 65742 $false
.sym 65743 soc.cpu.reg_op2[1]
.sym 65744 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][24]_new_inv_
.sym 65745 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_
.sym 65748 $false
.sym 65749 soc.cpu.reg_op2[0]
.sym 65750 soc.cpu.reg_op1[23]
.sym 65751 soc.cpu.reg_op1[22]
.sym 65754 $false
.sym 65755 soc.cpu.reg_op2[0]
.sym 65756 soc.cpu.reg_op1[27]
.sym 65757 soc.cpu.reg_op1[26]
.sym 65760 $false
.sym 65761 $false
.sym 65762 soc.cpu.reg_op1[18]
.sym 65763 soc.cpu.reg_op2[18]
.sym 65773 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_
.sym 65774 $abc$72829$new_n7899_
.sym 65775 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_
.sym 65776 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_
.sym 65777 $abc$72829$new_n5251_
.sym 65778 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_
.sym 65779 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_
.sym 65780 soc.cpu.mem_wdata[23]
.sym 65847 $false
.sym 65848 soc.cpu.reg_op2[0]
.sym 65849 soc.cpu.reg_op1[29]
.sym 65850 soc.cpu.reg_op1[28]
.sym 65853 $false
.sym 65854 soc.cpu.reg_op2[0]
.sym 65855 soc.cpu.reg_op1[31]
.sym 65856 soc.cpu.reg_op1[30]
.sym 65859 $false
.sym 65860 soc.cpu.reg_op2[1]
.sym 65861 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][26]_new_inv_
.sym 65862 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_
.sym 65865 $false
.sym 65866 soc.cpu.reg_op2[1]
.sym 65867 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][28]_new_inv_
.sym 65868 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_
.sym 65871 $false
.sym 65872 soc.cpu.reg_op2[2]
.sym 65873 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_
.sym 65874 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_
.sym 65877 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 65878 soc.cpu.pcpi_div.pcpi_wr
.sym 65879 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 65880 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 65883 soc.cpu.reg_op2[3]
.sym 65884 soc.cpu.reg_op2[4]
.sym 65885 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_
.sym 65886 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_
.sym 65889 soc.cpu.pcpi_div.instr_divu
.sym 65890 soc.cpu.pcpi_div.instr_div
.sym 65891 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[8]_new_inv_
.sym 65892 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[8]_new_inv_
.sym 65893 $true
.sym 65894 clk_16mhz$2$2
.sym 65895 $false
.sym 65896 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[10]_new_
.sym 65897 $abc$72829$soc.cpu.mem_rdata[10]_new_inv_
.sym 65898 $abc$72829$soc.cpu.alu_shr[10]_new_
.sym 65899 $abc$72829$new_n8609_
.sym 65900 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_
.sym 65901 $abc$72829$new_n9539_
.sym 65902 soc.cpu.alu_out_q[18]
.sym 65903 soc.cpu.alu_out_q[10]
.sym 65970 $false
.sym 65971 soc.cpu.reg_op2[2]
.sym 65972 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_
.sym 65973 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 65976 soc.cpu.reg_op2[4]
.sym 65977 soc.cpu.reg_op2[3]
.sym 65978 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_
.sym 65979 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 65982 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 65983 $abc$72829$new_n7899_
.sym 65984 soc.cpu.reg_op2[4]
.sym 65985 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_
.sym 65988 $false
.sym 65989 soc.cpu.reg_op2[3]
.sym 65990 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][14]_new_inv_
.sym 65991 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][22]_new_
.sym 65994 $false
.sym 65995 soc.cpu.reg_op2[1]
.sym 65996 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][30]_new_inv_
.sym 65997 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 66000 $false
.sym 66001 soc.cpu.reg_op2[2]
.sym 66002 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][26]_new_inv_
.sym 66003 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][30]_new_
.sym 66006 $abc$72829$new_n7992_
.sym 66007 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 66008 $abc$72829$new_n8001_
.sym 66009 $abc$72829$new_n8000_
.sym 66012 soc.cpu.pcpi_div.instr_divu
.sym 66013 soc.cpu.pcpi_div.instr_div
.sym 66014 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[20]_new_inv_
.sym 66015 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[20]_new_inv_
.sym 66016 $true
.sym 66017 clk_16mhz$2$2
.sym 66018 $false
.sym 66019 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[16]_new_
.sym 66020 $abc$72829$new_n5238_
.sym 66021 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[16]_new_
.sym 66022 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_
.sym 66023 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[8]_new_
.sym 66024 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_
.sym 66025 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[0]_new_inv_
.sym 66026 soc.spimemio.rdata[25]
.sym 66093 $abc$72829$new_n8097_
.sym 66094 $abc$72829$new_n8021_
.sym 66095 soc.cpu.reg_op2[4]
.sym 66096 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_
.sym 66099 $abc$72829$new_n8106_
.sym 66100 soc.cpu.reg_op2[3]
.sym 66101 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.sym 66102 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_
.sym 66105 soc.cpu.reg_op2[3]
.sym 66106 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][20]_new_inv_
.sym 66107 $abc$72829$new_n9548_
.sym 66108 $abc$72829$new_n8143_
.sym 66111 soc.cpu.reg_op1[24]
.sym 66112 soc.cpu.reg_op2[24]
.sym 66113 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 66114 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 66117 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31515[1]_new_inv_
.sym 66118 $abc$72829$new_n8099_
.sym 66119 $abc$72829$new_n8101_
.sym 66120 $abc$72829$new_n8098_
.sym 66123 $false
.sym 66124 $false
.sym 66125 $abc$72829$new_n8096_
.sym 66126 $abc$72829$new_n8105_
.sym 66129 $abc$72829$new_n9550_
.sym 66130 $abc$72829$new_n8145_
.sym 66131 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$7\buffer[31:0][28]_new_
.sym 66132 $abc$72829$new_n7934_
.sym 66135 $false
.sym 66136 $false
.sym 66137 $abc$72829$new_n7902_
.sym 66138 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[6]_new_
.sym 66139 $true
.sym 66140 clk_16mhz$2$2
.sym 66141 $false
.sym 66142 soc.cpu.pcpi_div.quotient_msk[2]
.sym 66143 soc.cpu.pcpi_div.quotient_msk[3]
.sym 66144 soc.cpu.pcpi_div.quotient_msk[5]
.sym 66145 soc.cpu.pcpi_div.quotient_msk[27]
.sym 66146 soc.cpu.pcpi_div.quotient_msk[26]
.sym 66147 soc.cpu.pcpi_div.quotient_msk[4]
.sym 66148 soc.cpu.pcpi_div.quotient_msk[1]
.sym 66149 soc.cpu.pcpi_div.quotient_msk[25]
.sym 66216 $false
.sym 66217 soc.cpu.reg_op2[1]
.sym 66218 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_
.sym 66219 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_
.sym 66222 $abc$72829$new_n7780_
.sym 66223 soc.cpu.reg_op2[2]
.sym 66224 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][20]_new_inv_
.sym 66225 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_
.sym 66228 $false
.sym 66229 soc.cpu.reg_op2[1]
.sym 66230 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][22]_new_inv_
.sym 66231 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][24]_new_inv_
.sym 66234 $false
.sym 66235 soc.cpu.reg_op2[0]
.sym 66236 soc.cpu.reg_op1[23]
.sym 66237 soc.cpu.reg_op1[24]
.sym 66240 soc.cpu.reg_op2[2]
.sym 66241 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][24]_new_inv_
.sym 66242 soc.cpu.reg_op2[1]
.sym 66243 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][26]_new_inv_
.sym 66246 soc.cpu.pcpi_div.quotient_msk[25]
.sym 66247 $false
.sym 66248 $false
.sym 66249 $false
.sym 66252 soc.cpu.pcpi_div.quotient_msk[11]
.sym 66253 $false
.sym 66254 $false
.sym 66255 $false
.sym 66258 soc.cpu.pcpi_div.quotient_msk[23]
.sym 66259 $false
.sym 66260 $false
.sym 66261 $false
.sym 66262 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 66263 clk_16mhz$2$2
.sym 66264 soc.cpu.pcpi_div.start$2
.sym 66265 $abc$72829$new_n8381_
.sym 66266 soc.spimemio.jump
.sym 66267 $abc$72829$new_n5305_
.sym 66268 $abc$72829$new_n5220_
.sym 66269 $abc$72829$new_n8400_
.sym 66270 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 66271 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 66272 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 66339 $abc$72829$new_n5113_
.sym 66340 $abc$72829$new_n5112_
.sym 66341 $abc$72829$new_n5108_
.sym 66342 $abc$72829$new_n5109_
.sym 66345 $false
.sym 66346 soc.cpu.reg_op2[0]
.sym 66347 soc.cpu.reg_op1[25]
.sym 66348 soc.cpu.reg_op1[26]
.sym 66351 $false
.sym 66352 $false
.sym 66353 iomem_rdata[11]
.sym 66354 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66357 $false
.sym 66358 $false
.sym 66359 iomem_rdata[13]
.sym 66360 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66363 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66364 $abc$72829$new_n9403_
.sym 66365 soc.spimemio.valid
.sym 66366 soc.spimemio.rdata[21]
.sym 66369 $false
.sym 66370 $false
.sym 66371 iomem_rdata[27]
.sym 66372 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66375 $false
.sym 66376 $false
.sym 66377 iomem_rdata[30]
.sym 66378 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66381 $false
.sym 66382 $false
.sym 66383 soc.cpu.pcpi_div.quotient[1]
.sym 66384 soc.cpu.pcpi_div.quotient_msk[1]
.sym 66385 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 66386 clk_16mhz$2$2
.sym 66387 soc.cpu.pcpi_div.start$2
.sym 66388 soc.cpu.mem_rdata[25]
.sym 66389 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[22]_new_
.sym 66390 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 66391 soc.cpu.mem_rdata[27]
.sym 66392 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[25]_new_inv_
.sym 66393 $abc$72829$soc.cpu.mem_rdata[9]_new_inv_
.sym 66394 soc.cpu.mem_16bit_buffer[6]
.sym 66395 soc.cpu.mem_16bit_buffer[9]
.sym 66462 $false
.sym 66463 soc.cpu.mem_la_secondword
.sym 66464 $abc$72829$new_n5106_
.sym 66465 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.sym 66468 soc.cpu.pcpi_insn[25]
.sym 66469 soc.cpu.pcpi_insn[6]
.sym 66470 soc.cpu.pcpi_insn[3]
.sym 66471 soc.cpu.pcpi_insn[2]
.sym 66474 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 66475 soc.cpu.mem_xfer
.sym 66476 soc.cpu.mem_rdata[18]
.sym 66477 soc.cpu.mem_rdata_q[18]
.sym 66480 soc.cpu.mem_xfer
.sym 66481 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 66482 $abc$72829$soc.cpu.mem_rdata[2]_new_inv_
.sym 66483 soc.cpu.mem_rdata_q[2]
.sym 66486 $abc$72829$new_n4902_
.sym 66487 soc.cpu.mem_16bit_buffer[2]
.sym 66488 $abc$72829$new_n5099_
.sym 66489 $abc$72829$new_n5106_
.sym 66492 $false
.sym 66493 soc.cpu.mem_xfer
.sym 66494 soc.cpu.mem_rdata[18]
.sym 66495 soc.cpu.mem_rdata_q[18]
.sym 66498 soc.cpu.mem_rdata_q[3]
.sym 66499 $false
.sym 66500 $false
.sym 66501 $false
.sym 66504 soc.cpu.mem_rdata_q[2]
.sym 66505 $false
.sym 66506 $false
.sym 66507 $false
.sym 66508 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 66509 clk_16mhz$2$2
.sym 66510 $false
.sym 66511 $abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[9]_new_inv_
.sym 66512 $abc$72829$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 66513 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[9]_new_inv_
.sym 66514 $abc$72829$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 66515 $abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 66516 $abc$72829$new_n5218_
.sym 66517 soc.cpu.alu_out_q[16]
.sym 66518 soc.cpu.alu_out_q[22]
.sym 66585 $abc$72829$new_n5234_
.sym 66586 $abc$72829$new_n5233_
.sym 66587 $abc$72829$new_n5226_
.sym 66588 $abc$72829$new_n5227_
.sym 66591 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66592 $abc$72829$new_n9411_
.sym 66593 soc.spimemio.valid
.sym 66594 soc.spimemio.rdata[11]
.sym 66597 soc.cpu.mem_xfer
.sym 66598 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 66599 $abc$72829$soc.cpu.mem_rdata[3]_new_inv_
.sym 66600 soc.cpu.mem_rdata_q[3]
.sym 66603 $false
.sym 66604 soc.cpu.mem_xfer
.sym 66605 $abc$72829$soc.cpu.mem_rdata[11]_new_inv_
.sym 66606 soc.cpu.mem_rdata_q[11]
.sym 66609 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 66610 soc.cpu.reg_op1[1]
.sym 66611 soc.cpu.mem_rdata[26]
.sym 66612 $abc$72829$soc.cpu.mem_rdata[10]_new_inv_
.sym 66615 soc.cpu.cpu_state[5]
.sym 66616 $abc$72829$new_n9565_
.sym 66617 soc.cpu.reg_op1[0]
.sym 66618 $abc$72829$new_n9564_
.sym 66621 $abc$72829$techmap$techmap\soc.cpu.$procmux$5539.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15965_Y_new_
.sym 66622 soc.cpu.mem_rdata[18]
.sym 66623 $abc$72829$soc.cpu.mem_rdata[2]_new_inv_
.sym 66624 $abc$72829$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 66627 soc.spimemio.xfer.ibuffer[4]
.sym 66628 $false
.sym 66629 $false
.sym 66630 $false
.sym 66631 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096
.sym 66632 clk_16mhz$2$2
.sym 66633 $false
.sym 66634 $abc$72829$soc.cpu.mem_rdata[8]_new_inv_
.sym 66635 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 66636 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 66637 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 66638 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076
.sym 66639 soc.cpu.mem_16bit_buffer[4]
.sym 66640 soc.cpu.mem_16bit_buffer[14]
.sym 66641 soc.cpu.mem_16bit_buffer[11]
.sym 66708 $abc$72829$new_n4902_
.sym 66709 soc.cpu.mem_16bit_buffer[3]
.sym 66710 $abc$72829$new_n5149_
.sym 66711 $abc$72829$new_n5156_
.sym 66714 $false
.sym 66715 soc.cpu.trap
.sym 66716 soc.cpu.clear_prefetched_high_word
.sym 66717 $abc$72829$new_n5939_
.sym 66720 $false
.sym 66721 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 66722 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.sym 66723 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.sym 66726 soc.cpu.mem_xfer
.sym 66727 soc.cpu.mem_rdata_q[30]
.sym 66728 $abc$72829$new_n5188_
.sym 66729 $abc$72829$new_n5185_
.sym 66732 $false
.sym 66733 $false
.sym 66734 $abc$72829$new_n5188_
.sym 66735 $abc$72829$new_n5185_
.sym 66738 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 66739 soc.cpu.mem_xfer
.sym 66740 soc.cpu.mem_rdata[19]
.sym 66741 soc.cpu.mem_rdata_q[19]
.sym 66744 $false
.sym 66745 soc.cpu.mem_la_secondword
.sym 66746 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[14]_new_inv_
.sym 66747 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[30]_new_inv_
.sym 66750 $false
.sym 66751 $false
.sym 66752 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076
.sym 66753 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[0]_new_inv_
.sym 66754 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47504
.sym 66755 clk_16mhz$2$2
.sym 66756 soc.cpu.clear_prefetched_high_word
.sym 66757 $abc$72829$new_n8654_
.sym 66758 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:364$2039_Y_new_
.sym 66759 $abc$72829$new_n5359_
.sym 66760 $abc$72829$new_n8635_
.sym 66761 $abc$72829$techmap\soc.cpu.$procmux$5390_Y[1]_new_inv_
.sym 66762 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 66763 soc.cpu.mem_rdata_q[16]
.sym 66764 soc.ram_ready
.sym 66831 $false
.sym 66832 soc.cpu.mem_xfer
.sym 66833 soc.cpu.mem_rdata[19]
.sym 66834 soc.cpu.mem_rdata_q[19]
.sym 66837 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 66838 soc.cpu.mem_xfer
.sym 66839 soc.cpu.mem_rdata[22]
.sym 66840 soc.cpu.mem_rdata_q[22]
.sym 66843 $abc$72829$new_n4902_
.sym 66844 soc.cpu.mem_16bit_buffer[6]
.sym 66845 $abc$72829$new_n5084_
.sym 66846 $abc$72829$new_n5091_
.sym 66849 $false
.sym 66850 soc.cpu.mem_la_secondword
.sym 66851 $abc$72829$new_n5156_
.sym 66852 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.sym 66855 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 66856 $abc$72829$new_n9411_
.sym 66857 soc.spimemio.valid
.sym 66858 soc.spimemio.rdata[17]
.sym 66861 $abc$72829$new_n4902_
.sym 66862 soc.cpu.mem_16bit_buffer[4]
.sym 66863 $abc$72829$new_n5115_
.sym 66864 $abc$72829$new_n5122_
.sym 66867 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 66868 soc.cpu.mem_xfer
.sym 66869 soc.cpu.mem_rdata[20]
.sym 66870 soc.cpu.mem_rdata_q[20]
.sym 66873 soc.cpu.mem_wdata[15]
.sym 66874 $false
.sym 66875 $false
.sym 66876 $false
.sym 66877 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168
.sym 66878 clk_16mhz$2$2
.sym 66879 $false
.sym 66880 $abc$72829$new_n6707_
.sym 66881 $abc$72829$new_n9506_
.sym 66882 $abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16100_Y[3]_new_
.sym 66883 $abc$72829$new_n6654_
.sym 66884 soc.cpu.mem_la_wdata[10]
.sym 66885 $abc$72829$new_n9507_
.sym 66886 soc.cpu.mem_wdata[2]
.sym 66887 soc.cpu.mem_wdata[26]
.sym 66954 $false
.sym 66955 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 66956 $abc$72829$new_n5310_
.sym 66957 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 66960 $abc$72829$new_n6772_
.sym 66961 $abc$72829$new_n6760_
.sym 66962 $abc$72829$new_n9515_
.sym 66963 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26350_new_
.sym 66966 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 66967 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 66968 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 66969 soc.cpu.mem_rdata_latched[5]
.sym 66972 $false
.sym 66973 soc.cpu.mem_rdata_latched[5]
.sym 66974 $abc$72829$new_n5320_
.sym 66975 $abc$72829$new_n6761_
.sym 66978 $abc$72829$new_n6657_
.sym 66979 $abc$72829$new_n6760_
.sym 66980 soc.cpu.mem_rdata_latched[2]
.sym 66981 $abc$72829$new_n6761_
.sym 66984 $abc$72829$new_n6657_
.sym 66985 $abc$72829$new_n6760_
.sym 66986 soc.cpu.mem_rdata_latched[3]
.sym 66987 $abc$72829$new_n6761_
.sym 66990 $false
.sym 66991 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 66992 soc.cpu.mem_rdata_latched[12]
.sym 66993 $abc$72829$new_n6655_
.sym 66996 $false
.sym 66997 $abc$72829$new_n6759_
.sym 66998 $abc$72829$techmap\soc.cpu.$procmux$5358_Y[0]_new_inv_
.sym 66999 $abc$72829$new_n6754_
.sym 67000 $true
.sym 67001 clk_16mhz$2$2
.sym 67002 $false
.sym 67003 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[2]_new_inv_
.sym 67004 $abc$72829$new_n6782_
.sym 67005 $abc$72829$new_n6676_
.sym 67006 $abc$72829$new_n6677_
.sym 67007 $abc$72829$new_n6675_
.sym 67008 $abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16099_Y[2]_new_
.sym 67009 $abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16102_Y[5]_new_
.sym 67010 soc.cpu.mem_rdata_q[27]
.sym 67077 soc.cpu.mem_rdata_latched[6]
.sym 67078 $abc$72829$new_n6761_
.sym 67079 $abc$72829$new_n6671_
.sym 67080 $abc$72829$new_n6678_
.sym 67083 $abc$72829$new_n6768_
.sym 67084 $abc$72829$new_n6760_
.sym 67085 $abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 67086 soc.cpu.mem_rdata_latched[6]
.sym 67089 $false
.sym 67090 soc.cpu.mem_rdata_latched[4]
.sym 67091 $abc$72829$new_n6671_
.sym 67092 $abc$72829$new_n6761_
.sym 67095 $abc$72829$new_n6777_
.sym 67096 $abc$72829$new_n6760_
.sym 67097 $abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 67098 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 67101 $false
.sym 67102 soc.cpu.mem_xfer
.sym 67103 $abc$72829$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 67104 soc.cpu.mem_rdata_q[31]
.sym 67107 $false
.sym 67108 soc.cpu.mem_xfer
.sym 67109 $abc$72829$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 67110 soc.cpu.mem_rdata_q[24]
.sym 67113 $abc$72829$techmap\soc.cpu.$procmux$5301_Y_new_inv_
.sym 67114 $abc$72829$new_n6662_
.sym 67115 $abc$72829$new_n6684_
.sym 67116 $abc$72829$new_n6782_
.sym 67119 $abc$72829$techmap\soc.cpu.$procmux$5358_Y[4]_new_inv_
.sym 67120 $abc$72829$new_n6754_
.sym 67121 $abc$72829$new_n6657_
.sym 67122 $abc$72829$new_n6776_
.sym 67123 $true
.sym 67124 clk_16mhz$2$2
.sym 67125 $false
.sym 67126 $abc$72829$techmap\soc.cpu.$procmux$4444_Y
.sym 67127 $abc$72829$new_n5216_
.sym 67128 $abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 67129 $abc$72829$new_n6244_
.sym 67130 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21563[0]_new_inv_
.sym 67131 $abc$72829$new_n5326_
.sym 67132 $abc$72829$new_n5324_
.sym 67133 soc.cpu.instr_waitirq
.sym 67200 $false
.sym 67201 soc.cpu.mem_xfer
.sym 67202 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 67203 soc.cpu.mem_rdata_q[14]
.sym 67206 $false
.sym 67207 $false
.sym 67208 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 67209 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 67212 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.sym 67213 $abc$72829$techmap\soc.cpu.$procmux$5407_Y[2]_new_inv_
.sym 67214 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14706[0]_new_
.sym 67215 soc.cpu.mem_rdata_latched[12]
.sym 67218 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14706[0]_new_
.sym 67219 soc.cpu.mem_rdata_latched[5]
.sym 67220 soc.cpu.mem_rdata_latched[6]
.sym 67221 soc.cpu.mem_rdata_latched[12]
.sym 67224 $false
.sym 67225 $false
.sym 67226 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 67227 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 67230 $false
.sym 67231 $abc$72829$new_n6741_
.sym 67232 $abc$72829$new_n6684_
.sym 67233 $abc$72829$new_n6701_
.sym 67236 $false
.sym 67237 $false
.sym 67238 soc.cpu.mem_wstrb[1]
.sym 67239 $abc$72829$new_n5825_
.sym 67242 $false
.sym 67243 $false
.sym 67244 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 67245 $abc$72829$new_n6657_
.sym 67249 $abc$72829$new_n6644_
.sym 67250 $abc$72829$techmap$techmap\soc.cpu.$procmux$4661.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16332_Y_new_inv_
.sym 67251 $abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 67252 $abc$72829$new_n8542_
.sym 67253 $abc$72829$new_n6671_
.sym 67254 $abc$72829$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y_new_
.sym 67255 $abc$72829$new_n6808_
.sym 67256 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 67323 $false
.sym 67324 $abc$72829$new_n5204_
.sym 67325 $abc$72829$new_n4902_
.sym 67326 soc.cpu.mem_16bit_buffer[13]
.sym 67329 $abc$72829$new_n5204_
.sym 67330 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 67331 $abc$72829$new_n4902_
.sym 67332 soc.cpu.mem_16bit_buffer[13]
.sym 67335 $false
.sym 67336 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 67337 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 67338 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.sym 67341 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[22]_new_
.sym 67342 $abc$72829$new_n8625_
.sym 67343 soc.cpu.instr_maskirq
.sym 67344 soc.cpu.irq_mask[22]
.sym 67347 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 67348 $abc$72829$new_n5204_
.sym 67349 $abc$72829$new_n4902_
.sym 67350 soc.cpu.mem_16bit_buffer[13]
.sym 67353 $false
.sym 67354 soc.cpu.mem_la_firstword_xfer
.sym 67355 soc.cpu.next_pc[2]
.sym 67356 $false
.sym 67359 $false
.sym 67360 $false
.sym 67361 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 67362 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 67365 $false
.sym 67366 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 67367 soc.cpu.reg_op1[2]
.sym 67368 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[0]
.sym 67369 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 67370 clk_16mhz$2$2
.sym 67371 $false
.sym 67372 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[27]_new_
.sym 67373 $abc$72829$new_n6817_
.sym 67374 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[1]_new_inv_
.sym 67375 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[0]
.sym 67376 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28428[0]_new_
.sym 67377 $abc$72829$new_n6816_
.sym 67378 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32059_new_inv_
.sym 67379 soc.cpu.mem_wdata[10]
.sym 67446 $false
.sym 67447 $false
.sym 67448 $abc$72829$new_n6160_
.sym 67449 soc.cpu.mem_rdata_latched[3]
.sym 67452 $false
.sym 67453 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19786[1]_new_
.sym 67454 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21495[1]_new_inv_
.sym 67455 soc.cpu.mem_rdata_latched[12]
.sym 67458 $false
.sym 67459 $false
.sym 67460 soc.cpu.mem_rdata_latched[2]
.sym 67461 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 67464 $false
.sym 67465 $false
.sym 67466 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.sym 67467 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 67470 $false
.sym 67471 soc.cpu.mem_rdata_q[11]
.sym 67472 soc.cpu.is_sb_sh_sw
.sym 67473 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 67476 $false
.sym 67477 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28414[0]_new_
.sym 67478 $abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 67479 soc.cpu.mem_rdata_q[24]
.sym 67482 $abc$72829$new_n6645_
.sym 67483 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21495[1]_new_inv_
.sym 67484 $abc$72829$new_n6160_
.sym 67485 soc.cpu.mem_rdata_latched[3]
.sym 67488 $false
.sym 67489 $abc$72829$new_n6808_
.sym 67490 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21591[0]_new_inv_
.sym 67491 $abc$72829$new_n6807_
.sym 67492 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 67493 clk_16mhz$2$2
.sym 67494 $false
.sym 67495 soc.cpu.next_pc[2]
.sym 67496 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[20]_new_
.sym 67497 soc.cpu.next_pc[4]
.sym 67498 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[0]_new_
.sym 67499 $abc$72829$new_n8674_
.sym 67500 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[25]_new_
.sym 67501 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[19]_new_
.sym 67502 soc.cpu.reg_op1[6]
.sym 67569 $false
.sym 67570 $abc$72829$new_n8393_
.sym 67571 soc.cpu.cpu_state[3]
.sym 67572 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[2]
.sym 67575 $false
.sym 67576 $false
.sym 67577 $abc$72829$new_n8562_
.sym 67578 soc.cpu.mem_rdata[22]
.sym 67581 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[28]_new_
.sym 67582 $abc$72829$new_n8685_
.sym 67583 soc.cpu.instr_timer
.sym 67584 soc.cpu.timer[28]
.sym 67587 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 67588 soc.cpu.latched_stalu
.sym 67589 soc.cpu.alu_out_q[6]
.sym 67590 soc.cpu.reg_out[6]
.sym 67593 $abc$72829$new_n8532_
.sym 67594 $abc$72829$new_n8531_
.sym 67595 soc.cpu.instr_timer
.sym 67596 soc.cpu.timer[13]
.sym 67599 soc.cpu.cpu_state[5]
.sym 67600 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 67601 $abc$72829$new_n8562_
.sym 67602 soc.cpu.mem_rdata[30]
.sym 67605 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 67606 soc.cpu.latched_stalu
.sym 67607 soc.cpu.alu_out_q[6]
.sym 67608 soc.cpu.reg_out[6]
.sym 67611 $false
.sym 67612 $false
.sym 67613 $abc$72829$new_n8392_
.sym 67614 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[2]_new_inv_
.sym 67615 $true
.sym 67616 clk_16mhz$2$2
.sym 67617 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 67618 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 67619 $abc$72829$new_n5723_
.sym 67620 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49916
.sym 67621 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[12]_new_
.sym 67622 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32795_new_
.sym 67623 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[25]_new_
.sym 67624 $abc$72829$new_n5725_
.sym 67625 soc.cpu.reg_out[12]
.sym 67692 $false
.sym 67693 soc.cpu.instr_waitirq
.sym 67694 $abc$72829$techmap\soc.cpu.$procmux$3298_Y_new_
.sym 67695 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_
.sym 67698 $false
.sym 67699 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_
.sym 67700 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_
.sym 67701 soc.cpu.instr_waitirq
.sym 67704 $false
.sym 67705 $false
.sym 67706 soc.cpu.decoder_trigger
.sym 67707 soc.cpu.decoder_pseudo_trigger
.sym 67710 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20083[1]_new_inv_
.sym 67711 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20078[1]_new_inv_
.sym 67712 $abc$72829$new_n5670_
.sym 67713 soc.cpu.irq_pending[3]
.sym 67716 soc.cpu.instr_waitirq
.sym 67717 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_
.sym 67718 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1470$2485_Y_new_
.sym 67719 $abc$72829$techmap\soc.cpu.$procmux$3298_Y_new_
.sym 67722 $abc$72829$new_n8580_
.sym 67723 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[17]_new_
.sym 67724 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[17]_new_inv_
.sym 67725 soc.cpu.cpu_state[2]
.sym 67728 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y
.sym 67729 $false
.sym 67730 $false
.sym 67731 $false
.sym 67734 $abc$72829$techmap\soc.cpu.$procmux$3316_Y
.sym 67735 $false
.sym 67736 $false
.sym 67737 $false
.sym 67738 $true
.sym 67739 clk_16mhz$2$2
.sym 67740 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 67741 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[27]_new_
.sym 67742 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785
.sym 67743 $abc$72829$new_n6865_
.sym 67744 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[20]_new_
.sym 67745 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[17]_new_inv_
.sym 67746 soc.cpu.reg_out[20]
.sym 67747 soc.cpu.reg_out[27]
.sym 67748 soc.cpu.do_waitirq
.sym 67815 $abc$72829$new_n8605_
.sym 67816 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[20]_new_
.sym 67817 soc.cpu.instr_maskirq
.sym 67818 soc.cpu.irq_mask[20]
.sym 67821 $false
.sym 67822 $false
.sym 67823 soc.cpu.do_waitirq
.sym 67824 soc.cpu.decoder_trigger
.sym 67827 $false
.sym 67828 resetn$2
.sym 67829 soc.cpu.cpu_state[1]
.sym 67830 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$12735[2]_new_inv_
.sym 67833 soc.cpu.cpuregs_rs1[13]
.sym 67834 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 67835 soc.cpu.irq_mask[13]
.sym 67836 soc.cpu.instr_maskirq
.sym 67839 $false
.sym 67840 soc.cpu.decoder_trigger
.sym 67841 soc.cpu.instr_waitirq
.sym 67842 soc.cpu.do_waitirq
.sym 67845 $false
.sym 67846 soc.cpu.cpu_state[2]
.sym 67847 $abc$72829$new_n8684_
.sym 67848 $abc$72829$new_n8689_
.sym 67851 $false
.sym 67852 $abc$72829$new_n8690_
.sym 67853 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[28]_new_
.sym 67854 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[28]_new_
.sym 67857 $false
.sym 67858 $abc$72829$new_n8650_
.sym 67859 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[24]_new_
.sym 67860 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[24]_new_
.sym 67861 $true
.sym 67862 clk_16mhz$2$2
.sym 67863 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 67864 $abc$72829$new_n5004_
.sym 67865 $abc$72829$new_n6956_
.sym 67866 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[5]_new_
.sym 67867 $abc$72829$new_n8524_
.sym 67868 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33407_new_inv_
.sym 67869 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33404[0]_new_inv_
.sym 67870 soc.cpu.irq_mask[22]
.sym 67871 soc.cpu.irq_mask[8]
.sym 67938 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 67939 soc.cpu.latched_stalu
.sym 67940 soc.cpu.alu_out_q[28]
.sym 67941 soc.cpu.reg_out[28]
.sym 67944 $false
.sym 67945 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 67946 soc.cpu.reg_out[31]
.sym 67947 soc.cpu.reg_next_pc[31]
.sym 67950 $false
.sym 67951 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 67952 soc.cpu.reg_out[28]
.sym 67953 soc.cpu.reg_next_pc[28]
.sym 67956 $false
.sym 67957 $false
.sym 67958 soc.cpu.irq_pending[21]
.sym 67959 soc.cpu.irq_mask[21]
.sym 67962 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 67963 soc.cpu.latched_stalu
.sym 67964 soc.cpu.alu_out_q[28]
.sym 67965 soc.cpu.reg_out[28]
.sym 67968 $false
.sym 67969 $false
.sym 67970 soc.cpu.irq_pending[9]
.sym 67971 soc.cpu.irq_mask[9]
.sym 67974 $false
.sym 67975 $false
.sym 67976 soc.cpu.irq_mask[21]
.sym 67977 soc.cpu.irq_pending[21]
.sym 67980 $false
.sym 67981 $false
.sym 67982 soc.cpu.irq_mask[9]
.sym 67983 soc.cpu.irq_pending[9]
.sym 67984 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 67985 clk_16mhz$2$2
.sym 67986 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 67987 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[24]_new_
.sym 67988 $abc$72829$new_n5006_
.sym 67989 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33418[0]_new_inv_
.sym 67990 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18244_Y_new_inv_
.sym 67991 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20078[1]_new_inv_
.sym 67992 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[24]_new_
.sym 67993 $abc$72829$new_n4992_
.sym 67994 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[8]_new_
.sym 68061 $false
.sym 68062 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 68063 soc.cpu.reg_out[30]
.sym 68064 soc.cpu.reg_next_pc[30]
.sym 68067 $false
.sym 68068 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 68069 soc.cpu.reg_out[24]
.sym 68070 soc.cpu.reg_next_pc[24]
.sym 68073 soc.cpu.irq_pending[5]
.sym 68074 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 68075 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[5]
.sym 68076 soc.cpu.cpu_state[3]
.sym 68079 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33432[0]_new_inv_
.sym 68080 $abc$72829$new_n8695_
.sym 68081 soc.cpu.cpuregs_rs1[29]
.sym 68082 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 68085 $abc$72829$new_n8558_
.sym 68086 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[15]_new_
.sym 68087 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[15]_new_inv_
.sym 68088 soc.cpu.cpu_state[2]
.sym 68091 $false
.sym 68092 $abc$72829$new_n8710_
.sym 68093 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[30]_new_
.sym 68094 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[30]_new_
.sym 68097 $false
.sym 68098 $abc$72829$new_n8459_
.sym 68099 soc.cpu.cpu_state[5]
.sym 68100 $abc$72829$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 68103 $abc$72829$new_n8623_
.sym 68104 soc.cpu.cpu_state[5]
.sym 68105 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 68106 $abc$72829$new_n8622_
.sym 68107 $true
.sym 68108 clk_16mhz$2$2
.sym 68109 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 68110 $abc$72829$new_n8514_
.sym 68111 $abc$72829$new_n8479_
.sym 68112 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[15]_new_inv_
.sym 68113 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[2]_new_inv_
.sym 68114 $abc$72829$new_n8650_
.sym 68115 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[11]_new_
.sym 68116 soc.cpu.irq_pending[8]
.sym 68117 soc.cpu.irq_pending[24]
.sym 68184 soc.cpu.irq_pending[23]
.sym 68185 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 68186 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[23]
.sym 68187 soc.cpu.cpu_state[3]
.sym 68190 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[6]_new_inv_
.sym 68191 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[7]_new_inv_
.sym 68192 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[4]_new_inv_
.sym 68193 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[5]_new_inv_
.sym 68196 $false
.sym 68197 $false
.sym 68198 soc.cpu.irq_pending[23]
.sym 68199 soc.cpu.irq_mask[23]
.sym 68202 soc.cpu.irq_pending[23]
.sym 68203 soc.cpu.irq_pending[22]
.sym 68204 soc.cpu.irq_pending[21]
.sym 68205 soc.cpu.irq_pending[20]
.sym 68208 soc.cpu.irq_pending[9]
.sym 68209 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 68210 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[9]
.sym 68211 soc.cpu.cpu_state[3]
.sym 68214 $false
.sym 68215 $false
.sym 68216 soc.cpu.irq_pending[16]
.sym 68217 soc.cpu.irq_mask[16]
.sym 68220 $false
.sym 68221 $false
.sym 68222 soc.cpu.irq_mask[23]
.sym 68223 soc.cpu.irq_pending[23]
.sym 68226 $false
.sym 68227 $false
.sym 68228 soc.cpu.irq_mask[16]
.sym 68229 soc.cpu.irq_pending[16]
.sym 68230 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 68231 clk_16mhz$2$2
.sym 68232 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 68233 soc.cpu.next_pc[19]
.sym 68234 $abc$72829$new_n6948_
.sym 68235 soc.cpu.next_pc[22]
.sym 68236 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[22]_new_
.sym 68237 $abc$72829$new_n8253_
.sym 68238 $abc$72829$new_n8630_
.sym 68239 soc.cpu.irq_mask[28]
.sym 68240 soc.cpu.irq_mask[30]
.sym 68307 soc.cpu.irq_pending[19]
.sym 68308 soc.cpu.irq_pending[18]
.sym 68309 soc.cpu.irq_pending[17]
.sym 68310 soc.cpu.irq_pending[16]
.sym 68313 $false
.sym 68314 $false
.sym 68315 soc.cpu.irq_pending[17]
.sym 68316 soc.cpu.irq_mask[17]
.sym 68319 soc.cpu.timer[29]
.sym 68320 soc.cpu.instr_timer
.sym 68321 soc.cpu.irq_mask[29]
.sym 68322 soc.cpu.instr_maskirq
.sym 68325 soc.cpu.irq_pending[16]
.sym 68326 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 68327 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[16]
.sym 68328 soc.cpu.cpu_state[3]
.sym 68331 soc.cpu.cpuregs_rs1[28]
.sym 68332 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 68333 soc.cpu.irq_mask[28]
.sym 68334 soc.cpu.instr_maskirq
.sym 68337 $abc$72829$new_n8630_
.sym 68338 soc.cpu.cpu_state[2]
.sym 68339 $abc$72829$new_n8624_
.sym 68340 $abc$72829$new_n8629_
.sym 68343 $false
.sym 68344 $false
.sym 68345 soc.cpu.irq_pending[19]
.sym 68346 soc.cpu.irq_mask[19]
.sym 68349 $false
.sym 68350 $false
.sym 68351 soc.cpu.irq_mask[22]
.sym 68352 soc.cpu.irq_pending[22]
.sym 68353 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 68354 clk_16mhz$2$2
.sym 68355 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 68357 $abc$72829$new_n8502_
.sym 68359 $abc$72829$new_n8593_
.sym 68360 soc.cpu.timer[27]
.sym 68361 soc.cpu.timer[25]
.sym 68362 soc.cpu.reg_out[19]
.sym 68363 soc.cpu.reg_out[10]
.sym 68436 soc.cpu.irq_pending[17]
.sym 68437 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 68438 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[17]
.sym 68439 soc.cpu.cpu_state[3]
.sym 68442 $false
.sym 68443 $false
.sym 68444 soc.cpu.irq_mask[17]
.sym 68445 soc.cpu.irq_pending[17]
.sym 68448 $false
.sym 68449 $false
.sym 68450 soc.cpu.irq_mask[29]
.sym 68451 soc.cpu.irq_pending[29]
.sym 68454 $false
.sym 68455 $false
.sym 68456 soc.cpu.irq_mask[19]
.sym 68457 soc.cpu.irq_pending[19]
.sym 68476 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 68477 clk_16mhz$2$2
.sym 68478 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 68479 soc.cpu.reg_op1[24]
.sym 68480 soc.cpu.reg_op1[30]
.sym 68481 soc.cpu.reg_op1[23]
.sym 68482 soc.cpu.reg_op1[16]
.sym 68483 soc.cpu.reg_op1[4]
.sym 68486 soc.cpu.reg_op1[25]
.sym 68553 soc.cpu.pcpi_timeout_counter[3]
.sym 68554 soc.cpu.pcpi_timeout_counter[2]
.sym 68555 soc.cpu.pcpi_timeout_counter[1]
.sym 68556 soc.cpu.pcpi_timeout_counter[0]
.sym 68559 $false
.sym 68560 $false
.sym 68561 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1401$2470_Y
.sym 68562 $abc$72829$auto$rtlil.cc:1981:NotGate$71929
.sym 68571 $false
.sym 68572 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 68573 soc.cpu.reg_op1[30]
.sym 68574 $abc$72829$techmap\soc.cpu.$add$picorv32.v:365$2043_Y[28]
.sym 68599 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48227
.sym 68600 clk_16mhz$2$2
.sym 68601 $false
.sym 68646 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]
.sym 68676 soc.cpu.pcpi_mul.mul_waiting
.sym 68677 flash_io2_do
.sym 68679 flash_io2_oe
.sym 68704 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[2]
.sym 68705 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[3]
.sym 68706 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[4]
.sym 68707 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[5]
.sym 68708 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[6]
.sym 68709 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[7]
.sym 68739 $true
.sym 68776 encoderR.encoderCount[0]$3
.sym 68777 $false
.sym 68778 encoderR.encoderCount[0]
.sym 68779 $false
.sym 68780 $false
.sym 68782 $auto$alumacc.cc:474:replace_alu$7613.C[2]$2
.sym 68784 encoderR.encoderCount[1]
.sym 68785 $true$2
.sym 68788 $auto$alumacc.cc:474:replace_alu$7613.C[3]$2
.sym 68790 encoderR.encoderCount[2]
.sym 68791 $true$2
.sym 68792 $auto$alumacc.cc:474:replace_alu$7613.C[2]$2
.sym 68794 $auto$alumacc.cc:474:replace_alu$7613.C[4]$2
.sym 68796 encoderR.encoderCount[3]
.sym 68797 $true$2
.sym 68798 $auto$alumacc.cc:474:replace_alu$7613.C[3]$2
.sym 68800 $auto$alumacc.cc:474:replace_alu$7613.C[5]$2
.sym 68802 encoderR.encoderCount[4]
.sym 68803 $true$2
.sym 68804 $auto$alumacc.cc:474:replace_alu$7613.C[4]$2
.sym 68806 $auto$alumacc.cc:474:replace_alu$7613.C[6]$2
.sym 68808 encoderR.encoderCount[5]
.sym 68809 $true$2
.sym 68810 $auto$alumacc.cc:474:replace_alu$7613.C[5]$2
.sym 68812 $auto$alumacc.cc:474:replace_alu$7613.C[7]$2
.sym 68814 encoderR.encoderCount[6]
.sym 68815 $true$2
.sym 68816 $auto$alumacc.cc:474:replace_alu$7613.C[6]$2
.sym 68818 $auto$alumacc.cc:474:replace_alu$7613.C[8]$2
.sym 68820 encoderR.encoderCount[7]
.sym 68821 $true$2
.sym 68822 $auto$alumacc.cc:474:replace_alu$7613.C[7]$2
.sym 68830 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[8]
.sym 68831 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[9]
.sym 68832 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[10]
.sym 68833 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[11]
.sym 68834 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[12]
.sym 68835 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[13]
.sym 68836 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[14]
.sym 68837 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[15]
.sym 68902 $auto$alumacc.cc:474:replace_alu$7613.C[8]$2
.sym 68939 $auto$alumacc.cc:474:replace_alu$7613.C[9]$2
.sym 68941 encoderR.encoderCount[8]
.sym 68942 $true$2
.sym 68943 $auto$alumacc.cc:474:replace_alu$7613.C[8]$2
.sym 68945 $auto$alumacc.cc:474:replace_alu$7613.C[10]$2
.sym 68947 encoderR.encoderCount[9]
.sym 68948 $true$2
.sym 68949 $auto$alumacc.cc:474:replace_alu$7613.C[9]$2
.sym 68951 $auto$alumacc.cc:474:replace_alu$7613.C[11]$2
.sym 68953 encoderR.encoderCount[10]
.sym 68954 $true$2
.sym 68955 $auto$alumacc.cc:474:replace_alu$7613.C[10]$2
.sym 68957 $auto$alumacc.cc:474:replace_alu$7613.C[12]$2
.sym 68959 encoderR.encoderCount[11]
.sym 68960 $true$2
.sym 68961 $auto$alumacc.cc:474:replace_alu$7613.C[11]$2
.sym 68963 $auto$alumacc.cc:474:replace_alu$7613.C[13]$2
.sym 68965 encoderR.encoderCount[12]
.sym 68966 $true$2
.sym 68967 $auto$alumacc.cc:474:replace_alu$7613.C[12]$2
.sym 68969 $auto$alumacc.cc:474:replace_alu$7613.C[14]$2
.sym 68971 encoderR.encoderCount[13]
.sym 68972 $true$2
.sym 68973 $auto$alumacc.cc:474:replace_alu$7613.C[13]$2
.sym 68975 $auto$alumacc.cc:474:replace_alu$7613.C[15]$2
.sym 68977 encoderR.encoderCount[14]
.sym 68978 $true$2
.sym 68979 $auto$alumacc.cc:474:replace_alu$7613.C[14]$2
.sym 68981 $auto$alumacc.cc:474:replace_alu$7613.C[16]$2
.sym 68983 encoderR.encoderCount[15]
.sym 68984 $true$2
.sym 68985 $auto$alumacc.cc:474:replace_alu$7613.C[15]$2
.sym 68989 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[16]
.sym 68990 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[17]
.sym 68991 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[18]
.sym 68992 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[19]
.sym 68993 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[20]
.sym 68994 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[21]
.sym 68995 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[22]
.sym 68996 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[23]
.sym 69025 $auto$alumacc.cc:474:replace_alu$7613.C[16]$2
.sym 69062 $auto$alumacc.cc:474:replace_alu$7613.C[17]$2
.sym 69064 encoderR.encoderCount[16]
.sym 69065 $true$2
.sym 69066 $auto$alumacc.cc:474:replace_alu$7613.C[16]$2
.sym 69068 $auto$alumacc.cc:474:replace_alu$7613.C[18]$2
.sym 69070 encoderR.encoderCount[17]
.sym 69071 $true$2
.sym 69072 $auto$alumacc.cc:474:replace_alu$7613.C[17]$2
.sym 69074 $auto$alumacc.cc:474:replace_alu$7613.C[19]$2
.sym 69076 encoderR.encoderCount[18]
.sym 69077 $true$2
.sym 69078 $auto$alumacc.cc:474:replace_alu$7613.C[18]$2
.sym 69080 $auto$alumacc.cc:474:replace_alu$7613.C[20]$2
.sym 69082 encoderR.encoderCount[19]
.sym 69083 $true$2
.sym 69084 $auto$alumacc.cc:474:replace_alu$7613.C[19]$2
.sym 69086 $auto$alumacc.cc:474:replace_alu$7613.C[21]$2
.sym 69088 encoderR.encoderCount[20]
.sym 69089 $true$2
.sym 69090 $auto$alumacc.cc:474:replace_alu$7613.C[20]$2
.sym 69092 $auto$alumacc.cc:474:replace_alu$7613.C[22]$2
.sym 69094 encoderR.encoderCount[21]
.sym 69095 $true$2
.sym 69096 $auto$alumacc.cc:474:replace_alu$7613.C[21]$2
.sym 69098 $auto$alumacc.cc:474:replace_alu$7613.C[23]$2
.sym 69100 encoderR.encoderCount[22]
.sym 69101 $true$2
.sym 69102 $auto$alumacc.cc:474:replace_alu$7613.C[22]$2
.sym 69104 $auto$alumacc.cc:474:replace_alu$7613.C[24]$2
.sym 69106 encoderR.encoderCount[23]
.sym 69107 $true$2
.sym 69108 $auto$alumacc.cc:474:replace_alu$7613.C[23]$2
.sym 69112 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[24]
.sym 69113 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[25]
.sym 69114 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[26]
.sym 69115 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[27]
.sym 69116 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[28]
.sym 69117 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[29]
.sym 69118 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[30]
.sym 69119 $abc$72829$techmap\encoderR.$procmux$2678_Y[31]_new_inv_
.sym 69148 $auto$alumacc.cc:474:replace_alu$7613.C[24]$2
.sym 69185 $auto$alumacc.cc:474:replace_alu$7613.C[25]$2
.sym 69187 encoderR.encoderCount[24]
.sym 69188 $true$2
.sym 69189 $auto$alumacc.cc:474:replace_alu$7613.C[24]$2
.sym 69191 $auto$alumacc.cc:474:replace_alu$7613.C[26]$2
.sym 69193 encoderR.encoderCount[25]
.sym 69194 $true$2
.sym 69195 $auto$alumacc.cc:474:replace_alu$7613.C[25]$2
.sym 69197 $auto$alumacc.cc:474:replace_alu$7613.C[27]$2
.sym 69199 encoderR.encoderCount[26]
.sym 69200 $true$2
.sym 69201 $auto$alumacc.cc:474:replace_alu$7613.C[26]$2
.sym 69203 $auto$alumacc.cc:474:replace_alu$7613.C[28]$2
.sym 69205 encoderR.encoderCount[27]
.sym 69206 $true$2
.sym 69207 $auto$alumacc.cc:474:replace_alu$7613.C[27]$2
.sym 69209 $auto$alumacc.cc:474:replace_alu$7613.C[29]$2
.sym 69211 encoderR.encoderCount[28]
.sym 69212 $true$2
.sym 69213 $auto$alumacc.cc:474:replace_alu$7613.C[28]$2
.sym 69215 $auto$alumacc.cc:474:replace_alu$7613.C[30]$2
.sym 69217 encoderR.encoderCount[29]
.sym 69218 $true$2
.sym 69219 $auto$alumacc.cc:474:replace_alu$7613.C[29]$2
.sym 69221 $auto$alumacc.cc:474:replace_alu$7613.C[31]$2
.sym 69223 encoderR.encoderCount[30]
.sym 69224 $true$2
.sym 69225 $auto$alumacc.cc:474:replace_alu$7613.C[30]$2
.sym 69231 $auto$alumacc.cc:474:replace_alu$7613.C[31]$2
.sym 69235 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[17]
.sym 69236 $abc$72829$techmap\encoderR.$procmux$2678_Y[25]_new_inv_
.sym 69237 $abc$72829$techmap\encoderR.$procmux$2675_Y[14]_new_inv_
.sym 69238 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[25]
.sym 69239 $abc$72829$techmap\encoderR.$procmux$2678_Y[14]_new_inv_
.sym 69240 $abc$72829$techmap\encoderR.$procmux$2678_Y[17]_new_inv_
.sym 69241 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[14]
.sym 69242 encoderR.encoderCount[14]
.sym 69309 $false
.sym 69310 pinEncoderDB$2
.sym 69311 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[29]
.sym 69312 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[29]
.sym 69315 $false
.sym 69316 encoderR.encoderCount[16]
.sym 69317 $false
.sym 69318 $auto$alumacc.cc:474:replace_alu$7613.C[16]
.sym 69321 $false
.sym 69322 encoderR.encoderCount[29]
.sym 69323 $false
.sym 69324 $auto$alumacc.cc:474:replace_alu$7613.C[29]
.sym 69327 $false
.sym 69328 pinEncoderDB$2
.sym 69329 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[26]
.sym 69330 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[26]
.sym 69333 $false
.sym 69334 encoderR.encoderCount[26]
.sym 69335 $false
.sym 69336 $auto$alumacc.cc:474:replace_alu$7613.C[26]
.sym 69339 $false
.sym 69340 pinEncoderDB$2
.sym 69341 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[16]
.sym 69342 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[16]
.sym 69345 $false
.sym 69346 encoderR.encoderCounter[1]
.sym 69347 $abc$72829$techmap\encoderR.$procmux$2678_Y[26]_new_inv_
.sym 69348 $abc$72829$techmap\encoderR.$procmux$2675_Y[26]_new_inv_
.sym 69355 $true
.sym 69356 clk_16mhz$2$2
.sym 69357 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 69358 $abc$72829$techmap\encoderR.$procmux$2678_Y[1]_new_inv_
.sym 69359 $abc$72829$techmap\encoderR.$procmux$2675_Y[13]_new_inv_
.sym 69360 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[24]
.sym 69361 $abc$72829$techmap\encoderR.$procmux$2675_Y[12]_new_inv_
.sym 69362 $abc$72829$techmap\encoderR.$procmux$2678_Y[24]_new_inv_
.sym 69363 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[1]
.sym 69364 encoderDataD[12]
.sym 69365 encoderDataD[14]
.sym 69432 $false
.sym 69433 encoderR.encoderCount[19]
.sym 69434 $false
.sym 69435 $auto$alumacc.cc:474:replace_alu$7613.C[19]
.sym 69438 $false
.sym 69439 pinEncoderDB$2
.sym 69440 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[19]
.sym 69441 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[19]
.sym 69444 $false
.sym 69445 writeEncoderD
.sym 69446 encoderR.encoderCount[15]
.sym 69447 encoderDataD[15]
.sym 69450 $false
.sym 69451 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 69452 $abc$72829$procmux$6797_Y[25]_new_inv_
.sym 69453 encoderR.encoderCount[25]
.sym 69456 $false
.sym 69457 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 69458 $abc$72829$procmux$6797_Y[30]_new_inv_
.sym 69459 encoderR.encoderCount[30]
.sym 69462 $false
.sym 69463 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 69464 $abc$72829$procmux$6797_Y[10]_new_inv_
.sym 69465 encoderR.encoderCount[10]
.sym 69468 $false
.sym 69469 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 69470 $abc$72829$procmux$6797_Y[9]_new_inv_
.sym 69471 encoderR.encoderCount[9]
.sym 69474 $false
.sym 69475 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 69476 $abc$72829$procmux$6797_Y[8]_new_inv_
.sym 69477 encoderR.encoderCount[8]
.sym 69478 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 69479 clk_16mhz$2$2
.sym 69480 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$38021[4]
.sym 69483 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[10]_new_
.sym 69484 $abc$72829$techmap\encoderR.$procmux$2675_Y[31]_new_inv_
.sym 69485 encoderR.encoderCount[25]
.sym 69486 encoderR.encoderCount[24]
.sym 69487 encoderR.encoderCount[31]
.sym 69488 encoderR.encoderCount[17]
.sym 69555 $false
.sym 69556 writeEncoderD
.sym 69557 encoderR.encoderCount[25]
.sym 69558 encoderDataD[25]
.sym 69561 $false
.sym 69562 writeEncoderD
.sym 69563 encoderR.encoderCount[19]
.sym 69564 encoderDataD[19]
.sym 69567 $false
.sym 69568 writeEncoderD
.sym 69569 encoderR.encoderCount[26]
.sym 69570 encoderDataD[26]
.sym 69573 $false
.sym 69574 writeEncoderD
.sym 69575 encoderR.encoderCount[24]
.sym 69576 encoderDataD[24]
.sym 69579 $false
.sym 69580 soc.cpu.mem_wstrb[0]
.sym 69581 resetn$2
.sym 69582 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 69585 soc.cpu.reg_op1[10]
.sym 69586 soc.cpu.reg_op2[10]
.sym 69587 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 69588 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 69591 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31627[1]_new_inv_
.sym 69592 $abc$72829$new_n7951_
.sym 69593 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[10]_new_
.sym 69594 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 69597 $false
.sym 69598 encoderR.encoderCounter[1]
.sym 69599 $abc$72829$techmap\encoderR.$procmux$2678_Y[19]_new_inv_
.sym 69600 $abc$72829$techmap\encoderR.$procmux$2675_Y[19]_new_inv_
.sym 69601 $true
.sym 69602 clk_16mhz$2$2
.sym 69603 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 69604 $abc$72829$new_n5698_
.sym 69605 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[12]_new_
.sym 69606 $abc$72829$new_n5696_
.sym 69607 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31611[1]_new_inv_
.sym 69608 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:1234$2406_Y_new_inv_
.sym 69609 $abc$72829$auto$rtlil.cc:1981:NotGate$72703
.sym 69610 $abc$72829$new_n7972_
.sym 69611 soc.cpu.pcpi_div.divisor[62]
.sym 69678 soc.cpu.reg_op1[2]
.sym 69679 soc.cpu.reg_op2[2]
.sym 69680 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 69681 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 69684 $false
.sym 69685 $false
.sym 69686 soc.cpu.reg_op1[2]
.sym 69687 soc.cpu.reg_op2[2]
.sym 69690 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31691[1]_new_inv_
.sym 69691 $abc$72829$new_n7837_
.sym 69692 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[2]_new_
.sym 69693 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 69696 $false
.sym 69697 $false
.sym 69698 iomem_rdata[25]
.sym 69699 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 69702 soc.cpu.reg_op2[3]
.sym 69703 soc.cpu.reg_op1[3]
.sym 69704 soc.cpu.reg_op1[7]
.sym 69705 soc.cpu.reg_op2[7]
.sym 69708 $abc$72829$new_n5684_
.sym 69709 $abc$72829$new_n5679_
.sym 69710 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[2]_new_
.sym 69711 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[15]_new_
.sym 69714 $false
.sym 69715 soc.cpu.mem_wstrb[3]
.sym 69716 resetn$2
.sym 69717 $abc$72829$auto$rtlil.cc:1981:NotGate$71291
.sym 69720 soc.simpleuart.recv_pattern[5]
.sym 69721 $false
.sym 69722 $false
.sym 69723 $false
.sym 69724 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694
.sym 69725 clk_16mhz$2$2
.sym 69726 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 69727 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_
.sym 69728 $abc$72829$new_n5685_
.sym 69729 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_
.sym 69730 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_
.sym 69731 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_
.sym 69732 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_
.sym 69733 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_
.sym 69734 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_
.sym 69801 $false
.sym 69802 soc.cpu.reg_op2[0]
.sym 69803 soc.cpu.reg_op1[21]
.sym 69804 soc.cpu.reg_op1[20]
.sym 69807 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[9]_new_
.sym 69808 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[1]_new_
.sym 69809 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[18]_new_
.sym 69810 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[24]_new_
.sym 69813 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31635[1]_new_inv_
.sym 69814 $abc$72829$new_n7940_
.sym 69815 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[9]_new_
.sym 69816 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 69819 $false
.sym 69820 soc.cpu.reg_op2[1]
.sym 69821 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_
.sym 69822 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_
.sym 69825 soc.cpu.reg_op1[9]
.sym 69826 soc.cpu.reg_op2[9]
.sym 69827 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 69828 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 69831 $false
.sym 69832 soc.cpu.reg_op2[1]
.sym 69833 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][20]_new_inv_
.sym 69834 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][22]_new_inv_
.sym 69837 $false
.sym 69838 $false
.sym 69839 soc.cpu.reg_op1[9]
.sym 69840 soc.cpu.reg_op2[9]
.sym 69843 $false
.sym 69844 $false
.sym 69845 iomem_rdata[10]
.sym 69846 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 69850 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_
.sym 69851 $abc$72829$new_n4921_
.sym 69852 $abc$72829$new_n5134_
.sym 69853 $abc$72829$new_n7901_
.sym 69854 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_
.sym 69855 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_
.sym 69856 $abc$72829$new_n5124_
.sym 69857 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_
.sym 69924 $false
.sym 69925 soc.cpu.reg_op2[2]
.sym 69926 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_
.sym 69927 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 69930 soc.cpu.reg_op2[4]
.sym 69931 $abc$72829$new_n7901_
.sym 69932 soc.cpu.reg_op2[3]
.sym 69933 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][6]_new_inv_
.sym 69936 $false
.sym 69937 soc.cpu.reg_op2[2]
.sym 69938 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_
.sym 69939 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_
.sym 69942 $false
.sym 69943 soc.cpu.reg_op2[2]
.sym 69944 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_
.sym 69945 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_
.sym 69948 $false
.sym 69949 $false
.sym 69950 iomem_rdata[9]
.sym 69951 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 69954 $false
.sym 69955 soc.cpu.reg_op2[2]
.sym 69956 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][24]_new_inv_
.sym 69957 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][28]_new_inv_
.sym 69960 $false
.sym 69961 soc.cpu.reg_op2[2]
.sym 69962 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][18]_new_inv_
.sym 69963 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][22]_new_inv_
.sym 69966 $false
.sym 69967 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 69968 soc.cpu.reg_op2[23]
.sym 69969 soc.cpu.reg_op2[7]
.sym 69970 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 69971 clk_16mhz$2$2
.sym 69972 $false
.sym 69973 $abc$72829$new_n9542_
.sym 69974 $abc$72829$soc.cpu.alu_shr[12]_new_
.sym 69975 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][2]_new_inv_
.sym 69976 $abc$72829$new_n7870_
.sym 69977 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[2]_new_inv_
.sym 69978 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_
.sym 69979 soc.cpu.alu_out_q[2]
.sym 69980 soc.cpu.alu_out_q[12]
.sym 70047 $abc$72829$new_n7934_
.sym 70048 soc.cpu.reg_op2[3]
.sym 70049 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.sym 70050 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][10]_new_inv_
.sym 70053 $abc$72829$new_n5266_
.sym 70054 $abc$72829$new_n5265_
.sym 70055 $abc$72829$new_n5261_
.sym 70056 $abc$72829$new_n5262_
.sym 70059 $abc$72829$new_n9539_
.sym 70060 soc.cpu.reg_op2[4]
.sym 70061 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_
.sym 70062 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_
.sym 70065 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 70066 soc.cpu.pcpi_div.pcpi_wr
.sym 70067 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 70068 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 70071 $false
.sym 70072 soc.cpu.reg_op2[3]
.sym 70073 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][10]_new_inv_
.sym 70074 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_
.sym 70077 soc.cpu.reg_op2[3]
.sym 70078 soc.cpu.reg_op2[4]
.sym 70079 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 70080 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][18]_new_inv_
.sym 70083 $abc$72829$new_n9546_
.sym 70084 $abc$72829$new_n8021_
.sym 70085 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_
.sym 70086 soc.cpu.reg_op2[4]
.sym 70089 $abc$72829$new_n7950_
.sym 70090 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[10]_new_
.sym 70091 $abc$72829$soc.cpu.alu_shr[10]_new_
.sym 70092 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 70093 $true
.sym 70094 clk_16mhz$2$2
.sym 70095 $false
.sym 70096 $abc$72829$new_n7926_
.sym 70097 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][0]_new_inv_
.sym 70098 $abc$72829$new_n7739_
.sym 70099 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[7]_new_inv_
.sym 70100 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[12]_new_
.sym 70101 $abc$72829$new_n7934_
.sym 70102 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[4]_new_
.sym 70103 $abc$72829$new_n8143_
.sym 70170 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 70171 $abc$72829$new_n8016_
.sym 70172 $abc$72829$new_n7752_
.sym 70173 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][8]_new_inv_
.sym 70176 $abc$72829$new_n4823_
.sym 70177 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70178 soc.spimemio.rdata[25]
.sym 70179 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[25]_new_inv_
.sym 70182 $false
.sym 70183 $abc$72829$new_n8021_
.sym 70184 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_
.sym 70185 soc.cpu.reg_op2[4]
.sym 70188 $false
.sym 70189 soc.cpu.reg_op2[3]
.sym 70190 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_
.sym 70191 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_
.sym 70194 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 70195 $abc$72829$new_n7926_
.sym 70196 soc.cpu.reg_op2[4]
.sym 70197 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][24]_new_
.sym 70200 $false
.sym 70201 soc.cpu.reg_op2[3]
.sym 70202 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][16]_new_inv_
.sym 70203 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 70206 soc.cpu.reg_op2[4]
.sym 70207 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 70208 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][16]_new_inv_
.sym 70209 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][0]_new_inv_
.sym 70212 soc.spimemio.xfer.ibuffer[1]
.sym 70213 $false
.sym 70214 $false
.sym 70215 $false
.sym 70216 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 70217 clk_16mhz$2$2
.sym 70218 $false
.sym 70219 $abc$72829$new_n8106_
.sym 70220 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][30]_new_inv_
.sym 70221 $abc$72829$new_n7741_
.sym 70222 $abc$72829$new_n8164_
.sym 70223 $abc$72829$new_n8165_
.sym 70224 $abc$72829$new_n5274_
.sym 70225 $abc$72829$new_n5139_
.sym 70226 soc.spimemio.rdata[5]
.sym 70293 soc.cpu.pcpi_div.quotient_msk[3]
.sym 70294 $false
.sym 70295 $false
.sym 70296 $false
.sym 70299 soc.cpu.pcpi_div.quotient_msk[4]
.sym 70300 $false
.sym 70301 $false
.sym 70302 $false
.sym 70305 soc.cpu.pcpi_div.quotient_msk[6]
.sym 70306 $false
.sym 70307 $false
.sym 70308 $false
.sym 70311 soc.cpu.pcpi_div.quotient_msk[28]
.sym 70312 $false
.sym 70313 $false
.sym 70314 $false
.sym 70317 soc.cpu.pcpi_div.quotient_msk[27]
.sym 70318 $false
.sym 70319 $false
.sym 70320 $false
.sym 70323 soc.cpu.pcpi_div.quotient_msk[5]
.sym 70324 $false
.sym 70325 $false
.sym 70326 $false
.sym 70329 soc.cpu.pcpi_div.quotient_msk[2]
.sym 70330 $false
.sym 70331 $false
.sym 70332 $false
.sym 70335 soc.cpu.pcpi_div.quotient_msk[26]
.sym 70336 $false
.sym 70337 $false
.sym 70338 $false
.sym 70339 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 70340 clk_16mhz$2$2
.sym 70341 soc.cpu.pcpi_div.start$2
.sym 70342 $abc$72829$new_n8421_
.sym 70343 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 70346 soc.cpu.alu_out_q[20]
.sym 70348 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 70416 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 70417 soc.cpu.pcpi_div.pcpi_wr
.sym 70418 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 70419 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 70422 soc.spimemio.rd_valid
.sym 70423 $abc$72829$techmap\soc.spimemio.$logic_and$spimemio.v:282$102_Y_new_
.sym 70424 $abc$72829$new_n9477_
.sym 70425 $abc$72829$new_n9634_
.sym 70428 $false
.sym 70429 $false
.sym 70430 iomem_rdata[8]
.sym 70431 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70434 $abc$72829$new_n4823_
.sym 70435 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 70436 soc.spimemio.rdata[27]
.sym 70437 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[27]_new_inv_
.sym 70440 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 70441 soc.cpu.pcpi_div.pcpi_wr
.sym 70442 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 70443 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 70446 soc.cpu.pcpi_div.instr_divu
.sym 70447 soc.cpu.pcpi_div.instr_div
.sym 70448 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[2]_new_inv_
.sym 70449 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[2]_new_inv_
.sym 70452 soc.cpu.pcpi_div.instr_divu
.sym 70453 soc.cpu.pcpi_div.instr_div
.sym 70454 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[14]_new_inv_
.sym 70455 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[14]_new_inv_
.sym 70458 soc.cpu.pcpi_div.instr_divu
.sym 70459 soc.cpu.pcpi_div.instr_div
.sym 70460 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[1]_new_inv_
.sym 70461 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[1]_new_inv_
.sym 70462 $true
.sym 70463 clk_16mhz$2$2
.sym 70464 $false
.sym 70465 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31579[1]_new_inv_
.sym 70466 $abc$72829$new_n8023_
.sym 70467 $abc$72829$new_n5261_
.sym 70470 soc.cpu.pcpi_insn[25]
.sym 70471 soc.cpu.pcpi_insn[26]
.sym 70472 soc.cpu.pcpi_insn[13]
.sym 70539 $false
.sym 70540 $false
.sym 70541 $abc$72829$new_n5241_
.sym 70542 $abc$72829$new_n5238_
.sym 70545 $false
.sym 70546 $abc$72829$new_n8021_
.sym 70547 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][22]_new_inv_
.sym 70548 soc.cpu.reg_op2[4]
.sym 70551 soc.cpu.mem_xfer
.sym 70552 soc.cpu.mem_rdata_q[27]
.sym 70553 $abc$72829$new_n5223_
.sym 70554 $abc$72829$new_n5220_
.sym 70557 $false
.sym 70558 $false
.sym 70559 $abc$72829$new_n5223_
.sym 70560 $abc$72829$new_n5220_
.sym 70563 soc.cpu.mem_xfer
.sym 70564 soc.cpu.mem_rdata_q[25]
.sym 70565 $abc$72829$new_n5241_
.sym 70566 $abc$72829$new_n5238_
.sym 70569 $abc$72829$new_n5251_
.sym 70570 $abc$72829$new_n5250_
.sym 70571 $abc$72829$new_n5245_
.sym 70572 $abc$72829$new_n5246_
.sym 70575 soc.cpu.mem_rdata[22]
.sym 70576 $false
.sym 70577 $false
.sym 70578 $false
.sym 70581 soc.cpu.mem_rdata[25]
.sym 70582 $false
.sym 70583 $false
.sym 70584 $false
.sym 70585 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082
.sym 70586 clk_16mhz$2$2
.sym 70587 $false
.sym 70588 $abc$72829$new_n5934_
.sym 70589 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_
.sym 70590 $abc$72829$new_n4902_
.sym 70591 soc.cpu.mem_la_read
.sym 70592 $abc$72829$new_n5939_
.sym 70593 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082
.sym 70594 soc.cpu.reg_op1[8]
.sym 70595 soc.cpu.reg_op1[0]
.sym 70662 $false
.sym 70663 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 70664 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[25]_new_inv_
.sym 70665 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[9]_new_inv_
.sym 70668 $false
.sym 70669 soc.cpu.mem_la_secondword
.sym 70670 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[25]_new_inv_
.sym 70671 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[9]_new_inv_
.sym 70674 $false
.sym 70675 soc.cpu.mem_xfer
.sym 70676 $abc$72829$soc.cpu.mem_rdata[9]_new_inv_
.sym 70677 soc.cpu.mem_rdata_q[9]
.sym 70680 $false
.sym 70681 soc.cpu.mem_la_secondword
.sym 70682 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 70683 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[11]_new_inv_
.sym 70686 $false
.sym 70687 $abc$72829$new_n4902_
.sym 70688 soc.cpu.mem_16bit_buffer[9]
.sym 70689 $abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[9]_new_inv_
.sym 70692 $abc$72829$new_n4902_
.sym 70693 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 70694 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 70695 $abc$72829$soc.cpu.mem_rdata_latched_noshuffle[11]_new_inv_
.sym 70698 $abc$72829$new_n8023_
.sym 70699 $abc$72829$new_n8022_
.sym 70700 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[16]_new_
.sym 70701 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[16]_new_
.sym 70704 $false
.sym 70705 $abc$72829$new_n8082_
.sym 70706 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[22]_new_
.sym 70707 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[22]_new_
.sym 70708 $true
.sym 70709 clk_16mhz$2$2
.sym 70710 $false
.sym 70711 $abc$72829$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_
.sym 70712 $abc$72829$new_n4903_
.sym 70713 soc.cpu.mem_xfer
.sym 70714 $abc$72829$techmap\soc.$logic_and$picosoc.v:189$1219_Y
.sym 70715 $abc$72829$techmap\soc.cpu.$procmux$5281_Y_new_
.sym 70716 $abc$72829$new_n4856_
.sym 70717 soc.spimemio.buffer[5]
.sym 70718 soc.spimemio.buffer[0]
.sym 70785 $abc$72829$new_n5305_
.sym 70786 $abc$72829$new_n5304_
.sym 70787 $abc$72829$new_n5298_
.sym 70788 $abc$72829$new_n5299_
.sym 70791 $false
.sym 70792 $abc$72829$new_n4902_
.sym 70793 soc.cpu.mem_16bit_buffer[14]
.sym 70794 $abc$72829$techmap\soc.cpu.$ternary$picorv32.v:371$2050_Y[14]_new_inv_
.sym 70797 $false
.sym 70798 $false
.sym 70799 $abc$72829$soc.cpu.mem_la_write_new_
.sym 70800 soc.cpu.trap
.sym 70803 $false
.sym 70804 $abc$72829$new_n5218_
.sym 70805 $abc$72829$new_n4902_
.sym 70806 soc.cpu.mem_16bit_buffer[11]
.sym 70809 $false
.sym 70810 $false
.sym 70811 resetn$2
.sym 70812 soc.cpu.trap
.sym 70815 soc.cpu.mem_rdata[20]
.sym 70816 $false
.sym 70817 $false
.sym 70818 $false
.sym 70821 soc.cpu.mem_rdata[30]
.sym 70822 $false
.sym 70823 $false
.sym 70824 $false
.sym 70827 soc.cpu.mem_rdata[27]
.sym 70828 $false
.sym 70829 $false
.sym 70830 $false
.sym 70831 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$46082
.sym 70832 clk_16mhz$2$2
.sym 70833 $false
.sym 70834 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 70835 $abc$72829$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 70836 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_
.sym 70837 soc.cpu.clear_prefetched_high_word
.sym 70838 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_
.sym 70839 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$13167[5]_new_inv_
.sym 70840 $abc$72829$new_n6689_
.sym 70841 soc.cpu.clear_prefetched_high_word_q
.sym 70908 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 70909 soc.cpu.pcpi_div.pcpi_wr
.sym 70910 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 70911 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 70914 $false
.sym 70915 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 70916 soc.cpu.mem_la_firstword_xfer
.sym 70917 soc.cpu.mem_la_secondword
.sym 70920 $false
.sym 70921 $false
.sym 70922 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 70923 $abc$72829$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 70926 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 70927 soc.cpu.pcpi_div.pcpi_wr
.sym 70928 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 70929 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 70932 $false
.sym 70933 soc.cpu.mem_xfer
.sym 70934 $abc$72829$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 70935 soc.cpu.mem_rdata_q[16]
.sym 70938 soc.cpu.pcpi_div.instr_divu
.sym 70939 soc.cpu.pcpi_div.instr_div
.sym 70940 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[23]_new_inv_
.sym 70941 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[23]_new_inv_
.sym 70944 $false
.sym 70945 $abc$72829$new_n6742_
.sym 70946 soc.cpu.mem_rdata_latched[6]
.sym 70947 $abc$72829$techmap\soc.cpu.$procmux$5390_Y[1]_new_inv_
.sym 70950 $abc$72829$techmap\soc.$0\ram_ready[0:0]
.sym 70951 $false
.sym 70952 $false
.sym 70953 $false
.sym 70954 $true
.sym 70955 clk_16mhz$2$2
.sym 70956 $false
.sym 70957 $abc$72829$new_n6710_
.sym 70958 $abc$72829$new_n6711_
.sym 70959 $abc$72829$techmap\soc.cpu.$procmux$5390_Y[0]_new_inv_
.sym 70960 $abc$72829$techmap\soc.cpu.$procmux$5358_Y[3]_new_inv_
.sym 70961 $abc$72829$new_n6685_
.sym 70962 $abc$72829$new_n6712_
.sym 70963 soc.cpu.mem_rdata_q[23]
.sym 70964 soc.cpu.mem_rdata_q[15]
.sym 71031 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 71032 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 71033 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 71034 $abc$72829$auto$simplemap.cc:309:simplemap_lut$8810_new_
.sym 71037 $abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16100_Y[3]_new_
.sym 71038 soc.cpu.mem_rdata_latched[12]
.sym 71039 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 71040 $abc$72829$new_n6655_
.sym 71043 $false
.sym 71044 $abc$72829$new_n6647_
.sym 71045 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 71046 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[3]_new_inv_
.sym 71049 $abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16102_Y[5]_new_
.sym 71050 soc.cpu.mem_rdata_latched[12]
.sym 71051 $abc$72829$new_n6655_
.sym 71052 $abc$72829$new_n5310_
.sym 71055 $false
.sym 71056 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 71057 soc.cpu.reg_op2[2]
.sym 71058 soc.cpu.reg_op2[10]
.sym 71061 $abc$72829$new_n6684_
.sym 71062 $abc$72829$new_n9506_
.sym 71063 $abc$72829$new_n6685_
.sym 71064 $abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16102_Y[5]_new_
.sym 71067 soc.cpu.reg_op2[2]
.sym 71068 $false
.sym 71069 $false
.sym 71070 $false
.sym 71073 $false
.sym 71074 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 71075 soc.cpu.mem_la_wdata[10]
.sym 71076 soc.cpu.reg_op2[26]
.sym 71077 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 71078 clk_16mhz$2$2
.sym 71079 $false
.sym 71080 $abc$72829$new_n6678_
.sym 71081 $abc$72829$new_n6736_
.sym 71082 $abc$72829$new_n6757_
.sym 71083 $abc$72829$new_n6655_
.sym 71084 $abc$72829$new_n6652_
.sym 71085 $abc$72829$new_n6754_
.sym 71086 $abc$72829$new_n6839_
.sym 71087 $abc$72829$new_n6642_
.sym 71154 $false
.sym 71155 soc.cpu.mem_xfer
.sym 71156 $abc$72829$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 71157 soc.cpu.mem_rdata_q[27]
.sym 71160 $abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16102_Y[5]_new_
.sym 71161 soc.cpu.mem_rdata_latched[12]
.sym 71162 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 71163 $abc$72829$new_n5310_
.sym 71166 $abc$72829$new_n6677_
.sym 71167 soc.cpu.mem_rdata_latched[3]
.sym 71168 $abc$72829$new_n6671_
.sym 71169 $abc$72829$new_n6678_
.sym 71172 $abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 71173 $abc$72829$new_n5320_
.sym 71174 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 71175 $abc$72829$auto$simplemap.cc:309:simplemap_lut$8810_new_
.sym 71178 $abc$72829$new_n6676_
.sym 71179 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 71180 $abc$72829$new_n6654_
.sym 71181 $abc$72829$techmap$techmap\soc.cpu.$procmux$5490.$and$/usr/local/bin/../share/yosys/techmap.v:434$16099_Y[2]_new_
.sym 71184 $false
.sym 71185 $false
.sym 71186 soc.cpu.mem_rdata_latched[6]
.sym 71187 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 71190 $false
.sym 71191 $false
.sym 71192 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 71193 soc.cpu.mem_rdata_latched[12]
.sym 71196 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[2]_new_inv_
.sym 71197 $abc$72829$new_n6662_
.sym 71198 $abc$72829$new_n6657_
.sym 71199 $abc$72829$new_n6675_
.sym 71200 $true
.sym 71201 clk_16mhz$2$2
.sym 71202 $false
.sym 71203 $abc$72829$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.sym 71204 $abc$72829$new_n6643_
.sym 71205 $abc$72829$new_n6755_
.sym 71206 $abc$72829$new_n6701_
.sym 71207 $abc$72829$new_n6758_
.sym 71208 $abc$72829$new_n5175_
.sym 71209 $abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_
.sym 71210 $abc$72829$new_n6756_
.sym 71277 $abc$72829$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 71278 $abc$72829$new_n5326_
.sym 71279 $abc$72829$new_n5324_
.sym 71280 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21563[0]_new_inv_
.sym 71283 $false
.sym 71284 $abc$72829$new_n5252_
.sym 71285 $abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 71286 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 71289 $abc$72829$new_n5252_
.sym 71290 $abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 71291 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 71292 $abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 71295 $false
.sym 71296 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_
.sym 71297 $abc$72829$new_n5326_
.sym 71298 $abc$72829$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 71301 soc.cpu.mem_rdata_latched[3]
.sym 71302 soc.cpu.mem_rdata_latched[2]
.sym 71303 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 71304 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 71307 $abc$72829$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 71308 $abc$72829$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 71309 $abc$72829$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 71310 $abc$72829$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 71313 $abc$72829$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 71314 soc.cpu.mem_rdata_latched[5]
.sym 71315 soc.cpu.mem_rdata_latched[4]
.sym 71316 soc.cpu.mem_rdata_latched[6]
.sym 71319 $false
.sym 71320 $abc$72829$new_n5324_
.sym 71321 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21563[0]_new_inv_
.sym 71322 $abc$72829$new_n6244_
.sym 71323 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 71324 clk_16mhz$2$2
.sym 71325 $false
.sym 71326 $abc$72829$new_n6840_
.sym 71327 $abc$72829$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16345_Y_new_
.sym 71328 $abc$72829$new_n6814_
.sym 71329 $abc$72829$new_n6838_
.sym 71330 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 71331 $abc$72829$new_n5169_
.sym 71332 $abc$72829$new_n6811_
.sym 71333 soc.cpu.is_alu_reg_imm
.sym 71400 $false
.sym 71401 $false
.sym 71402 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 71403 $abc$72829$new_n6645_
.sym 71406 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26350_new_
.sym 71407 $abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_
.sym 71408 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 71409 $abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 71412 $false
.sym 71413 $false
.sym 71414 $abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_
.sym 71415 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 71418 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 71419 soc.cpu.pcpi_div.pcpi_wr
.sym 71420 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 71421 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 71424 $false
.sym 71425 $false
.sym 71426 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 71427 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26350_new_
.sym 71430 $false
.sym 71431 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 71432 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.sym 71433 $abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 71436 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 71437 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.sym 71438 $abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 71439 $abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 71442 $false
.sym 71443 $abc$72829$techmap$techmap\soc.cpu.$procmux$4661.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16332_Y_new_inv_
.sym 71444 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21473[1]_new_inv_
.sym 71445 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_
.sym 71446 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 71447 clk_16mhz$2$2
.sym 71448 $false
.sym 71449 $abc$72829$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 71450 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[0]_new_inv_
.sym 71451 $abc$72829$new_n5648_
.sym 71452 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14709_new_
.sym 71453 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 71454 $abc$72829$new_n6843_
.sym 71455 soc.cpu.instr_auipc
.sym 71456 soc.cpu.instr_lui
.sym 71523 soc.cpu.cpu_state[5]
.sym 71524 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 71525 $abc$72829$new_n8562_
.sym 71526 soc.cpu.mem_rdata[27]
.sym 71529 soc.cpu.mem_rdata_latched[2]
.sym 71530 $abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 71531 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 71532 $abc$72829$new_n6645_
.sym 71535 $false
.sym 71536 soc.cpu.mem_rdata_latched[5]
.sym 71537 soc.cpu.mem_rdata_latched[4]
.sym 71538 soc.cpu.mem_rdata_latched[6]
.sym 71541 $false
.sym 71542 soc.cpu.reg_op1[0]
.sym 71543 soc.cpu.decoded_imm[0]
.sym 71544 $false
.sym 71547 $false
.sym 71548 soc.cpu.mem_rdata_q[9]
.sym 71549 soc.cpu.is_sb_sh_sw
.sym 71550 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 71553 $false
.sym 71554 $abc$72829$new_n6817_
.sym 71555 $abc$72829$new_n6808_
.sym 71556 soc.cpu.mem_rdata_latched[12]
.sym 71559 soc.cpu.irq_state[1]
.sym 71560 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[3]_new_
.sym 71561 soc.cpu.reg_next_pc[3]
.sym 71562 soc.cpu.irq_state[0]
.sym 71565 soc.cpu.mem_la_wdata[10]
.sym 71566 $false
.sym 71567 $false
.sym 71568 $false
.sym 71569 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 71570 clk_16mhz$2$2
.sym 71571 $false
.sym 71572 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32039_new_inv_
.sym 71573 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y
.sym 71574 $abc$72829$new_n6810_
.sym 71575 soc.cpu.decoded_rd[0]
.sym 71576 soc.cpu.decoded_rd[1]
.sym 71577 soc.cpu.decoded_rd[2]
.sym 71578 soc.cpu.decoded_rd[4]
.sym 71579 soc.cpu.decoded_rd[3]
.sym 71646 $false
.sym 71647 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 71648 soc.cpu.reg_out[2]
.sym 71649 soc.cpu.reg_next_pc[2]
.sym 71652 soc.cpu.cpu_state[5]
.sym 71653 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 71654 $abc$72829$new_n8562_
.sym 71655 soc.cpu.mem_rdata[20]
.sym 71658 $false
.sym 71659 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 71660 soc.cpu.reg_out[4]
.sym 71661 soc.cpu.reg_next_pc[4]
.sym 71664 $false
.sym 71665 soc.cpu.irq_pending[0]
.sym 71666 soc.cpu.irq_state[1]
.sym 71667 soc.cpu.irq_mask[0]
.sym 71670 $false
.sym 71671 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33418[0]_new_inv_
.sym 71672 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[27]_new_
.sym 71673 $abc$72829$new_n8675_
.sym 71676 soc.cpu.cpu_state[2]
.sym 71677 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33407_new_inv_
.sym 71678 $abc$72829$new_n8654_
.sym 71679 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$and$/usr/local/bin/../share/yosys/techmap.v:434$16920_Y[25]_new_
.sym 71682 soc.cpu.cpu_state[5]
.sym 71683 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 71684 $abc$72829$new_n8562_
.sym 71685 soc.cpu.mem_rdata[19]
.sym 71688 $false
.sym 71689 $abc$72829$new_n5624_
.sym 71690 soc.cpu.reg_op1[6]
.sym 71691 $abc$72829$new_n5526_
.sym 71692 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 71693 clk_16mhz$2$2
.sym 71694 $false
.sym 71695 $abc$72829$new_n6168_
.sym 71696 $abc$72829$new_n5724_
.sym 71697 soc.cpu.latched_rd[2]
.sym 71698 soc.cpu.latched_rd[5]
.sym 71699 soc.cpu.latched_rd[1]
.sym 71700 soc.cpu.latched_rd[3]
.sym 71701 soc.cpu.latched_rd[4]
.sym 71702 soc.cpu.latched_rd[0]
.sym 71769 $false
.sym 71770 $false
.sym 71771 soc.cpu.latched_store
.sym 71772 soc.cpu.latched_branch
.sym 71775 $false
.sym 71776 $false
.sym 71777 soc.cpu.cpu_state[1]
.sym 71778 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_
.sym 71781 $false
.sym 71782 $false
.sym 71783 resetn$2
.sym 71784 $abc$72829$new_n5723_
.sym 71787 $false
.sym 71788 soc.cpu.cpu_state[2]
.sym 71789 $abc$72829$new_n8519_
.sym 71790 $abc$72829$new_n8524_
.sym 71793 soc.cpu.cpu_state[2]
.sym 71794 soc.cpu.latched_rd[5]
.sym 71795 $abc$72829$new_n5050_
.sym 71796 soc.cpu.instr_setq
.sym 71799 soc.cpu.cpu_state[5]
.sym 71800 $abc$72829$techmap$techmap\soc.cpu.$procmux$3437.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15904_Y_new_inv_
.sym 71801 $abc$72829$new_n8562_
.sym 71802 soc.cpu.mem_rdata[25]
.sym 71805 $false
.sym 71806 $false
.sym 71807 soc.cpu.cpu_state[2]
.sym 71808 $abc$72829$new_n5050_
.sym 71811 $false
.sym 71812 $abc$72829$new_n8525_
.sym 71813 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[12]_new_
.sym 71814 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[12]_new_
.sym 71815 $true
.sym 71816 clk_16mhz$2$2
.sym 71817 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 71818 $abc$72829$new_n6166_
.sym 71819 $abc$72829$auto$simplemap.cc:168:logic_reduce$20479_new_inv_
.sym 71820 $abc$72829$new_n6858_
.sym 71821 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[14]_new_
.sym 71822 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_
.sym 71823 soc.cpu.irq_pending[14]
.sym 71824 soc.cpu.irq_pending[20]
.sym 71825 soc.cpu.irq_pending[13]
.sym 71892 soc.cpu.cpu_state[2]
.sym 71893 $abc$72829$new_n8674_
.sym 71894 soc.cpu.cpuregs_rs1[27]
.sym 71895 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 71898 $false
.sym 71899 $abc$72829$new_n5976_
.sym 71900 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49916
.sym 71901 $abc$72829$new_n5055_
.sym 71904 $false
.sym 71905 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_
.sym 71906 $abc$72829$new_n5055_
.sym 71907 $abc$72829$new_n6866_
.sym 71910 $false
.sym 71911 soc.cpu.cpu_state[2]
.sym 71912 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$16941_Y_new_inv_
.sym 71913 $abc$72829$new_n8609_
.sym 71916 $false
.sym 71917 soc.cpu.latched_stalu
.sym 71918 soc.cpu.alu_out_q[18]
.sym 71919 soc.cpu.reg_out[18]
.sym 71922 $false
.sym 71923 $abc$72829$new_n8610_
.sym 71924 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[20]_new_
.sym 71925 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[20]_new_
.sym 71928 $false
.sym 71929 $abc$72829$new_n8680_
.sym 71930 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[27]_new_
.sym 71931 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[27]_new_
.sym 71934 $false
.sym 71935 $false
.sym 71936 $abc$72829$new_n6866_
.sym 71937 $abc$72829$new_n5723_
.sym 71938 $true
.sym 71939 clk_16mhz$2$2
.sym 71940 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 71941 $abc$72829$new_n4993_
.sym 71942 $abc$72829$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2512_Y_new_inv_
.sym 71943 $abc$72829$new_n8547_
.sym 71944 soc.cpu.cpuregs.wen
.sym 71945 $abc$72829$new_n4994_
.sym 71946 $abc$72829$new_n5007_
.sym 71947 soc.cpu.next_pc[27]
.sym 71948 soc.cpu.irq_mask[12]
.sym 72015 $abc$72829$new_n5006_
.sym 72016 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[3]_new_
.sym 72017 soc.cpu.irq_pending[0]
.sym 72018 soc.cpu.irq_mask[0]
.sym 72021 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 72022 soc.cpu.latched_stalu
.sym 72023 soc.cpu.alu_out_q[24]
.sym 72024 soc.cpu.reg_out[24]
.sym 72027 $false
.sym 72028 soc.cpu.irq_pending[5]
.sym 72029 soc.cpu.irq_state[1]
.sym 72030 soc.cpu.irq_mask[5]
.sym 72033 soc.cpu.cpuregs_rs1[12]
.sym 72034 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 72035 soc.cpu.irq_mask[12]
.sym 72036 soc.cpu.instr_maskirq
.sym 72039 $false
.sym 72040 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33404[0]_new_inv_
.sym 72041 soc.cpu.cpuregs_rs1[25]
.sym 72042 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 72045 soc.cpu.timer[25]
.sym 72046 soc.cpu.instr_timer
.sym 72047 soc.cpu.irq_mask[25]
.sym 72048 soc.cpu.instr_maskirq
.sym 72051 soc.cpu.cpuregs_rs1[22]
.sym 72052 $false
.sym 72053 $false
.sym 72054 $false
.sym 72057 soc.cpu.cpuregs_rs1[8]
.sym 72058 $false
.sym 72059 $false
.sym 72060 $false
.sym 72061 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 72062 clk_16mhz$2$2
.sym 72063 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 72064 $abc$72829$new_n8536_
.sym 72065 $abc$72829$new_n4989_
.sym 72066 $abc$72829$new_n4987_
.sym 72067 $abc$72829$new_n8525_
.sym 72068 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_
.sym 72069 $abc$72829$new_n4986_
.sym 72070 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[3]_new_inv_
.sym 72071 soc.cpu.irq_pending[12]
.sym 72138 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 72139 soc.cpu.latched_stalu
.sym 72140 soc.cpu.alu_out_q[24]
.sym 72141 soc.cpu.reg_out[24]
.sym 72144 soc.cpu.irq_pending[8]
.sym 72145 soc.cpu.irq_mask[8]
.sym 72146 soc.cpu.irq_pending[15]
.sym 72147 soc.cpu.irq_mask[15]
.sym 72150 soc.cpu.timer[27]
.sym 72151 soc.cpu.instr_timer
.sym 72152 soc.cpu.irq_mask[27]
.sym 72153 soc.cpu.instr_maskirq
.sym 72156 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[24]_new_
.sym 72157 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[24]_new_
.sym 72158 soc.cpu.irq_state[0]
.sym 72159 soc.cpu.reg_next_pc[24]
.sym 72162 $false
.sym 72163 $false
.sym 72164 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[2]_new_inv_
.sym 72165 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[3]_new_inv_
.sym 72168 $false
.sym 72169 soc.cpu.irq_pending[24]
.sym 72170 soc.cpu.irq_state[1]
.sym 72171 soc.cpu.irq_mask[24]
.sym 72174 soc.cpu.irq_pending[5]
.sym 72175 soc.cpu.irq_mask[5]
.sym 72176 soc.cpu.irq_pending[22]
.sym 72177 soc.cpu.irq_mask[22]
.sym 72180 $false
.sym 72181 soc.cpu.irq_pending[8]
.sym 72182 soc.cpu.irq_state[1]
.sym 72183 soc.cpu.irq_mask[8]
.sym 72187 $abc$72829$new_n8507_
.sym 72188 $abc$72829$new_n8680_
.sym 72189 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_
.sym 72190 $abc$72829$new_n8670_
.sym 72191 $abc$72829$new_n4999_
.sym 72192 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[6]_new_inv_
.sym 72193 soc.cpu.irq_pending[11]
.sym 72194 soc.cpu.irq_pending[26]
.sym 72261 soc.cpu.cpuregs_rs1[11]
.sym 72262 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$33453[1]_new_inv_
.sym 72263 soc.cpu.irq_mask[11]
.sym 72264 soc.cpu.instr_maskirq
.sym 72267 soc.cpu.irq_pending[8]
.sym 72268 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 72269 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[8]
.sym 72270 soc.cpu.cpu_state[3]
.sym 72273 $false
.sym 72274 soc.cpu.latched_stalu
.sym 72275 soc.cpu.alu_out_q[16]
.sym 72276 soc.cpu.reg_out[16]
.sym 72279 soc.cpu.irq_pending[11]
.sym 72280 soc.cpu.irq_pending[10]
.sym 72281 soc.cpu.irq_pending[9]
.sym 72282 soc.cpu.irq_pending[8]
.sym 72285 soc.cpu.irq_pending[24]
.sym 72286 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 72287 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[24]
.sym 72288 soc.cpu.cpu_state[3]
.sym 72291 $false
.sym 72292 soc.cpu.cpu_state[2]
.sym 72293 $abc$72829$new_n8509_
.sym 72294 $abc$72829$new_n8514_
.sym 72297 $false
.sym 72298 $false
.sym 72299 soc.cpu.irq_mask[8]
.sym 72300 soc.cpu.irq_pending[8]
.sym 72303 $false
.sym 72304 $false
.sym 72305 soc.cpu.irq_mask[24]
.sym 72306 soc.cpu.irq_pending[24]
.sym 72307 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 72308 clk_16mhz$2$2
.sym 72309 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 72310 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$20069[7]_new_inv_
.sym 72311 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_
.sym 72312 $abc$72829$new_n8720_
.sym 72313 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_
.sym 72314 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[30]_new_
.sym 72315 soc.cpu.irq_pending[28]
.sym 72316 soc.cpu.irq_pending[31]
.sym 72317 soc.cpu.irq_pending[30]
.sym 72384 $false
.sym 72385 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 72386 soc.cpu.reg_out[19]
.sym 72387 soc.cpu.reg_next_pc[19]
.sym 72390 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 72391 soc.cpu.latched_stalu
.sym 72392 soc.cpu.alu_out_q[22]
.sym 72393 soc.cpu.reg_out[22]
.sym 72396 $false
.sym 72397 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 72398 soc.cpu.reg_out[22]
.sym 72399 soc.cpu.reg_next_pc[22]
.sym 72402 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 72403 soc.cpu.latched_stalu
.sym 72404 soc.cpu.alu_out_q[22]
.sym 72405 soc.cpu.reg_out[22]
.sym 72408 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[22]_new_
.sym 72409 soc.cpu.irq_pending[22]
.sym 72410 soc.cpu.irq_state[1]
.sym 72411 soc.cpu.irq_mask[22]
.sym 72414 soc.cpu.irq_pending[22]
.sym 72415 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 72416 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[22]
.sym 72417 soc.cpu.cpu_state[3]
.sym 72420 soc.cpu.cpuregs_rs1[28]
.sym 72421 $false
.sym 72422 $false
.sym 72423 $false
.sym 72426 soc.cpu.cpuregs_rs1[30]
.sym 72427 $false
.sym 72428 $false
.sym 72429 $false
.sym 72430 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 72431 clk_16mhz$2$2
.sym 72432 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 72433 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_
.sym 72434 $abc$72829$new_n8700_
.sym 72436 $abc$72829$new_n8710_
.sym 72437 $abc$72829$new_n8690_
.sym 72438 soc.cpu.irq_mask[29]
.sym 72513 soc.cpu.irq_pending[10]
.sym 72514 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 72515 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[10]
.sym 72516 soc.cpu.cpu_state[3]
.sym 72525 soc.cpu.cpu_state[2]
.sym 72526 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16915_Y[19]_new_inv_
.sym 72527 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[19]
.sym 72528 soc.cpu.cpu_state[3]
.sym 72531 $abc$72829$new_n6999_
.sym 72532 soc.cpu.cpuregs_rs1[27]
.sym 72533 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[27]
.sym 72534 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 72537 $abc$72829$new_n6999_
.sym 72538 soc.cpu.cpuregs_rs1[25]
.sym 72539 $abc$72829$techmap\soc.cpu.$sub$picorv32.v:1415$2477_Y[25]
.sym 72540 $abc$72829$auto$simplemap.cc:168:logic_reduce$20280_new_inv_
.sym 72543 $abc$72829$new_n8593_
.sym 72544 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[19]_new_
.sym 72545 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 72546 soc.cpu.irq_pending[19]
.sym 72549 $false
.sym 72550 $abc$72829$new_n8502_
.sym 72551 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[10]_new_inv_
.sym 72552 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[10]_new_
.sym 72553 $true
.sym 72554 clk_16mhz$2$2
.sym 72555 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 72558 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[30]
.sym 72560 pwmIF.counterI[0]
.sym 72630 $false
.sym 72631 $abc$72829$new_n5552_
.sym 72632 soc.cpu.reg_op1[24]
.sym 72633 $abc$72829$new_n5526_
.sym 72636 $false
.sym 72637 $abc$72829$new_n5528_
.sym 72638 soc.cpu.reg_op1[30]
.sym 72639 $abc$72829$new_n5526_
.sym 72642 $false
.sym 72643 $abc$72829$new_n5556_
.sym 72644 soc.cpu.reg_op1[23]
.sym 72645 $abc$72829$new_n5526_
.sym 72648 $false
.sym 72649 $abc$72829$new_n5584_
.sym 72650 soc.cpu.reg_op1[16]
.sym 72651 $abc$72829$new_n5526_
.sym 72654 $false
.sym 72655 $abc$72829$new_n5632_
.sym 72656 soc.cpu.reg_op1[4]
.sym 72657 $abc$72829$new_n5526_
.sym 72672 $false
.sym 72673 $abc$72829$new_n5548_
.sym 72674 soc.cpu.reg_op1[25]
.sym 72675 $abc$72829$new_n5526_
.sym 72676 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 72677 clk_16mhz$2$2
.sym 72678 $false
.sym 72723 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51785
.sym 72778 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[3]
.sym 72779 $abc$72829$techmap\encoderR.$procmux$2678_Y[3]_new_inv_
.sym 72780 $abc$72829$techmap\encoderR.$procmux$2678_Y[5]_new_inv_
.sym 72781 soc.simpleuart.recv_pattern[0]
.sym 72782 soc.simpleuart.recv_pattern[6]
.sym 72783 soc.simpleuart.recv_pattern[5]
.sym 72784 soc.simpleuart.recv_pattern[4]
.sym 72785 soc.simpleuart.recv_pattern[1]
.sym 72815 $true
.sym 72852 encoderR.encoderCount[0]$2
.sym 72853 $false
.sym 72854 encoderR.encoderCount[0]
.sym 72855 $false
.sym 72856 $false
.sym 72858 $auto$alumacc.cc:474:replace_alu$7610.C[2]
.sym 72860 $false
.sym 72861 encoderR.encoderCount[1]
.sym 72864 $auto$alumacc.cc:474:replace_alu$7610.C[3]
.sym 72865 $false
.sym 72866 $false
.sym 72867 encoderR.encoderCount[2]
.sym 72868 $auto$alumacc.cc:474:replace_alu$7610.C[2]
.sym 72870 $auto$alumacc.cc:474:replace_alu$7610.C[4]
.sym 72871 $false
.sym 72872 $false
.sym 72873 encoderR.encoderCount[3]
.sym 72874 $auto$alumacc.cc:474:replace_alu$7610.C[3]
.sym 72876 $auto$alumacc.cc:474:replace_alu$7610.C[5]
.sym 72877 $false
.sym 72878 $false
.sym 72879 encoderR.encoderCount[4]
.sym 72880 $auto$alumacc.cc:474:replace_alu$7610.C[4]
.sym 72882 $auto$alumacc.cc:474:replace_alu$7610.C[6]
.sym 72883 $false
.sym 72884 $false
.sym 72885 encoderR.encoderCount[5]
.sym 72886 $auto$alumacc.cc:474:replace_alu$7610.C[5]
.sym 72888 $auto$alumacc.cc:474:replace_alu$7610.C[7]
.sym 72889 $false
.sym 72890 $false
.sym 72891 encoderR.encoderCount[6]
.sym 72892 $auto$alumacc.cc:474:replace_alu$7610.C[6]
.sym 72894 $auto$alumacc.cc:474:replace_alu$7610.C[8]
.sym 72895 $false
.sym 72896 $false
.sym 72897 encoderR.encoderCount[7]
.sym 72898 $auto$alumacc.cc:474:replace_alu$7610.C[7]
.sym 72906 $abc$72829$techmap\encoderR.$procmux$2675_Y[7]_new_inv_
.sym 72907 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[8]
.sym 72908 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[9]
.sym 72909 $abc$72829$techmap\encoderR.$procmux$2678_Y[9]_new_inv_
.sym 72910 $abc$72829$techmap\encoderR.$procmux$2678_Y[8]_new_inv_
.sym 72911 encoderR.encoderCount[5]
.sym 72912 encoderR.encoderCount[9]
.sym 72913 encoderR.encoderCount[8]
.sym 72978 $auto$alumacc.cc:474:replace_alu$7610.C[8]
.sym 73015 $auto$alumacc.cc:474:replace_alu$7610.C[9]
.sym 73016 $false
.sym 73017 $false
.sym 73018 encoderR.encoderCount[8]
.sym 73019 $auto$alumacc.cc:474:replace_alu$7610.C[8]
.sym 73021 $auto$alumacc.cc:474:replace_alu$7610.C[10]
.sym 73022 $false
.sym 73023 $false
.sym 73024 encoderR.encoderCount[9]
.sym 73025 $auto$alumacc.cc:474:replace_alu$7610.C[9]
.sym 73027 $auto$alumacc.cc:474:replace_alu$7610.C[11]
.sym 73028 $false
.sym 73029 $false
.sym 73030 encoderR.encoderCount[10]
.sym 73031 $auto$alumacc.cc:474:replace_alu$7610.C[10]
.sym 73033 $auto$alumacc.cc:474:replace_alu$7610.C[12]
.sym 73034 $false
.sym 73035 $false
.sym 73036 encoderR.encoderCount[11]
.sym 73037 $auto$alumacc.cc:474:replace_alu$7610.C[11]
.sym 73039 $auto$alumacc.cc:474:replace_alu$7610.C[13]
.sym 73040 $false
.sym 73041 $false
.sym 73042 encoderR.encoderCount[12]
.sym 73043 $auto$alumacc.cc:474:replace_alu$7610.C[12]
.sym 73045 $auto$alumacc.cc:474:replace_alu$7610.C[14]
.sym 73046 $false
.sym 73047 $false
.sym 73048 encoderR.encoderCount[13]
.sym 73049 $auto$alumacc.cc:474:replace_alu$7610.C[13]
.sym 73051 $auto$alumacc.cc:474:replace_alu$7610.C[15]
.sym 73052 $false
.sym 73053 $false
.sym 73054 encoderR.encoderCount[14]
.sym 73055 $auto$alumacc.cc:474:replace_alu$7610.C[14]
.sym 73057 $auto$alumacc.cc:474:replace_alu$7610.C[16]
.sym 73058 $false
.sym 73059 $false
.sym 73060 encoderR.encoderCount[15]
.sym 73061 $auto$alumacc.cc:474:replace_alu$7610.C[15]
.sym 73065 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[12]
.sym 73066 $abc$72829$techmap\encoderR.$procmux$2675_Y[8]_new_inv_
.sym 73067 $abc$72829$techmap\encoderR.$procmux$2678_Y[13]_new_inv_
.sym 73068 $abc$72829$techmap\encoderR.$procmux$2678_Y[12]_new_inv_
.sym 73069 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[13]
.sym 73070 $abc$72829$techmap\encoderR.$procmux$2675_Y[9]_new_inv_
.sym 73071 encoderDataD[9]
.sym 73072 encoderDataD[8]
.sym 73101 $auto$alumacc.cc:474:replace_alu$7610.C[16]
.sym 73138 $auto$alumacc.cc:474:replace_alu$7610.C[17]
.sym 73139 $false
.sym 73140 $false
.sym 73141 encoderR.encoderCount[16]
.sym 73142 $auto$alumacc.cc:474:replace_alu$7610.C[16]
.sym 73144 $auto$alumacc.cc:474:replace_alu$7610.C[18]
.sym 73145 $false
.sym 73146 $false
.sym 73147 encoderR.encoderCount[17]
.sym 73148 $auto$alumacc.cc:474:replace_alu$7610.C[17]
.sym 73150 $auto$alumacc.cc:474:replace_alu$7610.C[19]
.sym 73151 $false
.sym 73152 $false
.sym 73153 encoderR.encoderCount[18]
.sym 73154 $auto$alumacc.cc:474:replace_alu$7610.C[18]
.sym 73156 $auto$alumacc.cc:474:replace_alu$7610.C[20]
.sym 73157 $false
.sym 73158 $false
.sym 73159 encoderR.encoderCount[19]
.sym 73160 $auto$alumacc.cc:474:replace_alu$7610.C[19]
.sym 73162 $auto$alumacc.cc:474:replace_alu$7610.C[21]
.sym 73163 $false
.sym 73164 $false
.sym 73165 encoderR.encoderCount[20]
.sym 73166 $auto$alumacc.cc:474:replace_alu$7610.C[20]
.sym 73168 $auto$alumacc.cc:474:replace_alu$7610.C[22]
.sym 73169 $false
.sym 73170 $false
.sym 73171 encoderR.encoderCount[21]
.sym 73172 $auto$alumacc.cc:474:replace_alu$7610.C[21]
.sym 73174 $auto$alumacc.cc:474:replace_alu$7610.C[23]
.sym 73175 $false
.sym 73176 $false
.sym 73177 encoderR.encoderCount[22]
.sym 73178 $auto$alumacc.cc:474:replace_alu$7610.C[22]
.sym 73180 $auto$alumacc.cc:474:replace_alu$7610.C[24]
.sym 73181 $false
.sym 73182 $false
.sym 73183 encoderR.encoderCount[23]
.sym 73184 $auto$alumacc.cc:474:replace_alu$7610.C[23]
.sym 73188 $abc$72829$techmap\encoderR.$procmux$2678_Y[27]_new_inv_
.sym 73189 $abc$72829$techmap\encoderR.$procmux$2678_Y[30]_new_inv_
.sym 73190 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[27]
.sym 73191 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[30]
.sym 73192 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[45]_new_inv_
.sym 73193 $abc$72829$techmap\encoderR.$procmux$2678_Y[28]_new_inv_
.sym 73194 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[28]
.sym 73195 soc.simpleuart.recv_buf_data[0]
.sym 73224 $auto$alumacc.cc:474:replace_alu$7610.C[24]
.sym 73261 $auto$alumacc.cc:474:replace_alu$7610.C[25]
.sym 73262 $false
.sym 73263 $false
.sym 73264 encoderR.encoderCount[24]
.sym 73265 $auto$alumacc.cc:474:replace_alu$7610.C[24]
.sym 73267 $auto$alumacc.cc:474:replace_alu$7610.C[26]
.sym 73268 $false
.sym 73269 $false
.sym 73270 encoderR.encoderCount[25]
.sym 73271 $auto$alumacc.cc:474:replace_alu$7610.C[25]
.sym 73273 $auto$alumacc.cc:474:replace_alu$7610.C[27]
.sym 73274 $false
.sym 73275 $false
.sym 73276 encoderR.encoderCount[26]
.sym 73277 $auto$alumacc.cc:474:replace_alu$7610.C[26]
.sym 73279 $auto$alumacc.cc:474:replace_alu$7610.C[28]
.sym 73280 $false
.sym 73281 $false
.sym 73282 encoderR.encoderCount[27]
.sym 73283 $auto$alumacc.cc:474:replace_alu$7610.C[27]
.sym 73285 $auto$alumacc.cc:474:replace_alu$7610.C[29]
.sym 73286 $false
.sym 73287 $false
.sym 73288 encoderR.encoderCount[28]
.sym 73289 $auto$alumacc.cc:474:replace_alu$7610.C[28]
.sym 73291 $auto$alumacc.cc:474:replace_alu$7610.C[30]
.sym 73292 $false
.sym 73293 $false
.sym 73294 encoderR.encoderCount[29]
.sym 73295 $auto$alumacc.cc:474:replace_alu$7610.C[29]
.sym 73297 $auto$alumacc.cc:474:replace_alu$7610.C[31]
.sym 73298 $false
.sym 73299 $false
.sym 73300 encoderR.encoderCount[30]
.sym 73301 $auto$alumacc.cc:474:replace_alu$7610.C[30]
.sym 73304 pinEncoderDB$2
.sym 73305 $auto$alumacc.cc:474:replace_alu$7613.C[31]
.sym 73306 encoderR.encoderCount[31]
.sym 73307 $auto$alumacc.cc:474:replace_alu$7610.C[31]
.sym 73311 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[49]_new_inv_
.sym 73312 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[34]_new_inv_
.sym 73313 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[38]_new_inv_
.sym 73314 $abc$72829$techmap\encoderR.$procmux$2675_Y[27]_new_inv_
.sym 73316 encoderR.encoderCount[30]
.sym 73317 encoderR.encoderCount[27]
.sym 73318 encoderR.encoderCount[28]
.sym 73385 $false
.sym 73386 encoderR.encoderCount[17]
.sym 73387 $false
.sym 73388 $auto$alumacc.cc:474:replace_alu$7613.C[17]
.sym 73391 $false
.sym 73392 pinEncoderDB$2
.sym 73393 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[25]
.sym 73394 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[25]
.sym 73397 $false
.sym 73398 writeEncoderD
.sym 73399 encoderR.encoderCount[14]
.sym 73400 encoderDataD[14]
.sym 73403 $false
.sym 73404 encoderR.encoderCount[25]
.sym 73405 $false
.sym 73406 $auto$alumacc.cc:474:replace_alu$7613.C[25]
.sym 73409 $false
.sym 73410 pinEncoderDB$2
.sym 73411 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[14]
.sym 73412 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[14]
.sym 73415 $false
.sym 73416 pinEncoderDB$2
.sym 73417 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[17]
.sym 73418 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[17]
.sym 73421 $false
.sym 73422 encoderR.encoderCount[14]
.sym 73423 $false
.sym 73424 $auto$alumacc.cc:474:replace_alu$7613.C[14]
.sym 73427 $false
.sym 73428 encoderR.encoderCounter[1]
.sym 73429 $abc$72829$techmap\encoderR.$procmux$2678_Y[14]_new_inv_
.sym 73430 $abc$72829$techmap\encoderR.$procmux$2675_Y[14]_new_inv_
.sym 73431 $true
.sym 73432 clk_16mhz$2$2
.sym 73433 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 73434 $abc$72829$techmap\encoderR.$procmux$2675_Y[1]_new_inv_
.sym 73435 $abc$72829$techmap\encoderR.$procmux$2675_Y[28]_new_inv_
.sym 73436 $abc$72829$techmap\encoderR.$procmux$2675_Y[30]_new_inv_
.sym 73437 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 73439 encoderR.encoderCount[13]
.sym 73440 encoderR.encoderCount[1]
.sym 73441 encoderR.encoderCount[12]
.sym 73508 $false
.sym 73509 pinEncoderDB$2
.sym 73510 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[1]
.sym 73511 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[1]
.sym 73514 $false
.sym 73515 writeEncoderD
.sym 73516 encoderR.encoderCount[13]
.sym 73517 encoderDataD[13]
.sym 73520 $false
.sym 73521 encoderR.encoderCount[24]
.sym 73522 $false
.sym 73523 $auto$alumacc.cc:474:replace_alu$7613.C[24]
.sym 73526 $false
.sym 73527 writeEncoderD
.sym 73528 encoderR.encoderCount[12]
.sym 73529 encoderDataD[12]
.sym 73532 $false
.sym 73533 pinEncoderDB$2
.sym 73534 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[24]
.sym 73535 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[24]
.sym 73538 $false
.sym 73539 $false
.sym 73540 encoderR.encoderCount[1]
.sym 73541 encoderR.encoderCount[0]
.sym 73544 soc.cpu.mem_wdata[12]
.sym 73545 $false
.sym 73546 $false
.sym 73547 $false
.sym 73550 soc.cpu.mem_wdata[14]
.sym 73551 $false
.sym 73552 $false
.sym 73553 $false
.sym 73554 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493
.sym 73555 clk_16mhz$2$2
.sym 73556 $false
.sym 73557 $abc$72829$new_n8092_
.sym 73558 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31523[1]_new_inv_
.sym 73559 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[4]_new_
.sym 73560 $abc$72829$new_n7873_
.sym 73561 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[23]_new_
.sym 73562 $abc$72829$new_n5702_
.sym 73563 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31675[1]_new_inv_
.sym 73564 encoderDataD[1]
.sym 73643 $false
.sym 73644 $false
.sym 73645 soc.cpu.reg_op1[10]
.sym 73646 soc.cpu.reg_op2[10]
.sym 73649 $false
.sym 73650 writeEncoderD
.sym 73651 encoderR.encoderCount[31]
.sym 73652 encoderDataD[31]
.sym 73655 $false
.sym 73656 encoderR.encoderCounter[1]
.sym 73657 $abc$72829$techmap\encoderR.$procmux$2678_Y[25]_new_inv_
.sym 73658 $abc$72829$techmap\encoderR.$procmux$2675_Y[25]_new_inv_
.sym 73661 $false
.sym 73662 encoderR.encoderCounter[1]
.sym 73663 $abc$72829$techmap\encoderR.$procmux$2678_Y[24]_new_inv_
.sym 73664 $abc$72829$techmap\encoderR.$procmux$2675_Y[24]_new_inv_
.sym 73667 $false
.sym 73668 encoderR.encoderCounter[1]
.sym 73669 $abc$72829$techmap\encoderR.$procmux$2678_Y[31]_new_inv_
.sym 73670 $abc$72829$techmap\encoderR.$procmux$2675_Y[31]_new_inv_
.sym 73673 $false
.sym 73674 encoderR.encoderCounter[1]
.sym 73675 $abc$72829$techmap\encoderR.$procmux$2678_Y[17]_new_inv_
.sym 73676 $abc$72829$techmap\encoderR.$procmux$2675_Y[17]_new_inv_
.sym 73677 $true
.sym 73678 clk_16mhz$2$2
.sym 73679 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 73680 $abc$72829$new_n8027_
.sym 73681 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[17]_new_
.sym 73682 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31571[1]_new_inv_
.sym 73683 $abc$72829$new_n5707_
.sym 73684 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 73685 soc.cpu.pcpi_mul.instr_mulhsu
.sym 73686 soc.cpu.pcpi_mul.instr_mulh
.sym 73687 soc.cpu.pcpi_mul.instr_mulhu
.sym 73754 soc.cpu.reg_op2[13]
.sym 73755 soc.cpu.reg_op1[13]
.sym 73756 soc.cpu.reg_op1[14]
.sym 73757 soc.cpu.reg_op2[14]
.sym 73760 $false
.sym 73761 $false
.sym 73762 soc.cpu.reg_op1[12]
.sym 73763 soc.cpu.reg_op2[12]
.sym 73766 $abc$72829$new_n5698_
.sym 73767 soc.cpu.reg_op2[0]
.sym 73768 soc.cpu.reg_op1[0]
.sym 73769 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[12]_new_
.sym 73772 soc.cpu.reg_op1[12]
.sym 73773 soc.cpu.reg_op2[12]
.sym 73774 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 73775 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 73778 $abc$72829$new_n5707_
.sym 73779 $abc$72829$new_n5702_
.sym 73780 $abc$72829$new_n5685_
.sym 73781 $abc$72829$new_n5678_
.sym 73784 $false
.sym 73785 $false
.sym 73786 $false
.sym 73787 soc.cpu.pcpi_div.start$2
.sym 73790 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31611[1]_new_inv_
.sym 73791 $abc$72829$new_n7973_
.sym 73792 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[12]_new_
.sym 73793 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 73796 soc.cpu.reg_op2[31]
.sym 73797 $abc$72829$auto$wreduce.cc:454:run$7250[31]
.sym 73798 soc.cpu.pcpi_div.instr_rem
.sym 73799 soc.cpu.pcpi_div.instr_div
.sym 73800 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 73801 clk_16mhz$2$2
.sym 73802 $abc$72829$auto$rtlil.cc:1981:NotGate$72703
.sym 73803 $abc$72829$new_n5701_
.sym 73804 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_
.sym 73805 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[31]_new_
.sym 73807 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_
.sym 73808 $abc$72829$new_n5699_
.sym 73810 soc.cpu.pcpi_mul.mul_waiting
.sym 73877 $false
.sym 73878 soc.cpu.reg_op2[1]
.sym 73879 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_
.sym 73880 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][18]_new_inv_
.sym 73883 $abc$72829$new_n5699_
.sym 73884 $abc$72829$new_n5696_
.sym 73885 $abc$72829$new_n5691_
.sym 73886 $abc$72829$new_n5686_
.sym 73889 $false
.sym 73890 soc.cpu.reg_op2[0]
.sym 73891 soc.cpu.reg_op1[19]
.sym 73892 soc.cpu.reg_op1[18]
.sym 73895 $false
.sym 73896 soc.cpu.reg_op2[1]
.sym 73897 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][16]_new_inv_
.sym 73898 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_
.sym 73901 $false
.sym 73902 soc.cpu.reg_op2[0]
.sym 73903 soc.cpu.reg_op1[15]
.sym 73904 soc.cpu.reg_op1[14]
.sym 73907 $false
.sym 73908 soc.cpu.reg_op2[0]
.sym 73909 soc.cpu.reg_op1[17]
.sym 73910 soc.cpu.reg_op1[16]
.sym 73913 $false
.sym 73914 soc.cpu.reg_op2[1]
.sym 73915 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_
.sym 73916 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_
.sym 73919 $false
.sym 73920 soc.cpu.reg_op2[1]
.sym 73921 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][12]_new_inv_
.sym 73922 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][14]_new_inv_
.sym 73926 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_
.sym 73927 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_
.sym 73928 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_
.sym 73929 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_
.sym 73930 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_
.sym 73931 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_
.sym 73932 $abc$72829$new_n7872_
.sym 73933 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 74000 $false
.sym 74001 soc.cpu.reg_op2[2]
.sym 74002 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_
.sym 74003 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_
.sym 74006 $abc$72829$new_n9403_
.sym 74007 soc.spimemio.valid
.sym 74008 soc.memory.rdata[0]
.sym 74009 soc.ram_ready
.sym 74012 $abc$72829$new_n9403_
.sym 74013 soc.spimemio.valid
.sym 74014 soc.memory.rdata[5]
.sym 74015 soc.ram_ready
.sym 74018 soc.cpu.reg_op2[2]
.sym 74019 soc.cpu.reg_op2[3]
.sym 74020 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_
.sym 74021 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_
.sym 74024 $false
.sym 74025 soc.cpu.reg_op2[2]
.sym 74026 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][16]_new_inv_
.sym 74027 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][20]_new_inv_
.sym 74030 $false
.sym 74031 soc.cpu.reg_op2[2]
.sym 74032 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][10]_new_inv_
.sym 74033 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][14]_new_inv_
.sym 74036 $abc$72829$new_n9403_
.sym 74037 soc.spimemio.valid
.sym 74038 soc.memory.rdata[4]
.sym 74039 soc.ram_ready
.sym 74042 $false
.sym 74043 soc.cpu.reg_op2[2]
.sym 74044 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_
.sym 74045 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][12]_new_inv_
.sym 74049 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31603[1]_new_inv_
.sym 74050 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][2]_new_inv_
.sym 74051 $abc$72829$new_n7989_
.sym 74052 $abc$72829$new_n9526_
.sym 74053 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][2]_new_inv_
.sym 74054 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[1]_new_
.sym 74055 $abc$72829$new_n5265_
.sym 74056 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][2]_new_inv_
.sym 74123 soc.cpu.reg_op2[3]
.sym 74124 soc.cpu.reg_op2[4]
.sym 74125 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 74126 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_
.sym 74129 $abc$72829$new_n9542_
.sym 74130 soc.cpu.reg_op2[4]
.sym 74131 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_
.sym 74132 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_
.sym 74135 $false
.sym 74136 soc.cpu.reg_op2[3]
.sym 74137 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][2]_new_inv_
.sym 74138 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$7\buffer[32:0][2]_new_inv_
.sym 74141 soc.cpu.reg_op2[4]
.sym 74142 $abc$72829$new_n7872_
.sym 74143 soc.cpu.reg_op2[3]
.sym 74144 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][4]_new_inv_
.sym 74147 soc.cpu.reg_op2[4]
.sym 74148 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 74149 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][18]_new_inv_
.sym 74150 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][2]_new_inv_
.sym 74153 $false
.sym 74154 soc.cpu.reg_op2[3]
.sym 74155 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][12]_new_inv_
.sym 74156 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][20]_new_
.sym 74159 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[2]_new_inv_
.sym 74160 $abc$72829$new_n7836_
.sym 74161 $abc$72829$new_n7780_
.sym 74162 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][2]_new_
.sym 74165 $abc$72829$new_n7972_
.sym 74166 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[12]_new_
.sym 74167 $abc$72829$soc.cpu.alu_shr[12]_new_
.sym 74168 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 74169 $true
.sym 74170 clk_16mhz$2$2
.sym 74171 $false
.sym 74172 $abc$72829$new_n7916_
.sym 74173 $abc$72829$new_n7921_
.sym 74174 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31699[1]_new_inv_
.sym 74175 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31651[1]_new_inv_
.sym 74176 $abc$72829$new_n7815_
.sym 74177 $abc$72829$new_n8100_
.sym 74178 soc.cpu.pcpi_mul.pcpi_wait
.sym 74179 soc.cpu.alu_out_q[4]
.sym 74246 soc.cpu.reg_op2[3]
.sym 74247 soc.cpu.reg_op2[4]
.sym 74248 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][8]_new_inv_
.sym 74249 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_
.sym 74252 soc.cpu.reg_op2[3]
.sym 74253 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][0]_new_inv_
.sym 74254 $abc$72829$new_n7739_
.sym 74255 $abc$72829$new_n9526_
.sym 74258 $abc$72829$new_n6258_
.sym 74259 soc.cpu.reg_op2[0]
.sym 74260 soc.cpu.reg_op1[0]
.sym 74261 soc.cpu.reg_op1[1]
.sym 74264 $false
.sym 74265 soc.ram_ready
.sym 74266 $abc$72829$new_n5276_
.sym 74267 soc.memory.rdata[7]
.sym 74270 $abc$72829$new_n7934_
.sym 74271 soc.cpu.reg_op2[3]
.sym 74272 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.sym 74273 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][12]_new_inv_
.sym 74276 $false
.sym 74277 $false
.sym 74278 soc.cpu.reg_op2[4]
.sym 74279 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 74282 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 74283 $abc$72829$new_n7870_
.sym 74284 soc.cpu.reg_op2[4]
.sym 74285 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_
.sym 74288 $abc$72829$new_n6258_
.sym 74289 soc.cpu.reg_op2[0]
.sym 74290 soc.cpu.reg_op1[27]
.sym 74291 soc.cpu.reg_op1[28]
.sym 74295 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_
.sym 74296 $abc$72829$new_n7780_
.sym 74297 $abc$72829$new_n7814_
.sym 74298 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[23]_new_
.sym 74299 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.sym 74300 soc.cpu.alu_out_q[23]
.sym 74301 soc.cpu.alu_out_q[1]
.sym 74369 $false
.sym 74370 $false
.sym 74371 soc.cpu.reg_op2[4]
.sym 74372 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 74375 $abc$72829$new_n8164_
.sym 74376 $abc$72829$new_n8165_
.sym 74377 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][26]_new_inv_
.sym 74378 soc.cpu.reg_op2[2]
.sym 74381 $false
.sym 74382 $false
.sym 74383 soc.cpu.reg_op2[1]
.sym 74384 soc.cpu.reg_op2[2]
.sym 74387 $abc$72829$new_n7741_
.sym 74388 soc.cpu.reg_op2[0]
.sym 74389 soc.cpu.reg_op1[27]
.sym 74390 soc.cpu.reg_op1[28]
.sym 74393 $abc$72829$new_n6258_
.sym 74394 soc.cpu.reg_op2[0]
.sym 74395 soc.cpu.reg_op1[29]
.sym 74396 soc.cpu.reg_op1[30]
.sym 74399 $abc$72829$new_n4823_
.sym 74400 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 74401 soc.spimemio.rdata[7]
.sym 74402 $abc$72829$techmap\soc.$ternary$picosoc.v:114$1205_Y[7]_new_inv_
.sym 74405 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 74406 $abc$72829$new_n9403_
.sym 74407 soc.spimemio.valid
.sym 74408 soc.spimemio.rdata[5]
.sym 74411 soc.spimemio.buffer[5]
.sym 74412 $false
.sym 74413 $false
.sym 74414 $false
.sym 74415 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 74416 clk_16mhz$2$2
.sym 74417 $false
.sym 74418 $abc$72829$new_n5104_
.sym 74419 $abc$72829$new_n5112_
.sym 74420 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[1]_new_inv_
.sym 74422 $abc$72829$new_n5108_
.sym 74423 $abc$72829$new_n5158_
.sym 74424 $abc$72829$new_n6258_
.sym 74425 soc.spimemio.rdata[18]
.sym 74492 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 74493 soc.cpu.pcpi_div.pcpi_wr
.sym 74494 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 74495 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 74498 soc.cpu.pcpi_div.instr_divu
.sym 74499 soc.cpu.pcpi_div.instr_div
.sym 74500 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[4]_new_inv_
.sym 74501 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[4]_new_inv_
.sym 74516 $abc$72829$new_n8056_
.sym 74517 $abc$72829$new_n8021_
.sym 74518 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][20]_new_inv_
.sym 74519 soc.cpu.reg_op2[4]
.sym 74528 soc.cpu.pcpi_div.instr_divu
.sym 74529 soc.cpu.pcpi_div.instr_div
.sym 74530 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[29]_new_inv_
.sym 74531 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[29]_new_inv_
.sym 74538 $true
.sym 74539 clk_16mhz$2$2
.sym 74540 $false
.sym 74542 $abc$72829$new_n5250_
.sym 74543 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31555[1]_new_inv_
.sym 74544 $abc$72829$new_n8685_
.sym 74545 $abc$72829$new_n8053_
.sym 74546 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 74548 soc.cpu.alu_out_q[19]
.sym 74615 soc.cpu.reg_op1[16]
.sym 74616 soc.cpu.reg_op2[16]
.sym 74617 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 74618 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 74621 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31579[1]_new_inv_
.sym 74622 soc.cpu.reg_op1[16]
.sym 74623 soc.cpu.reg_op2[16]
.sym 74624 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 74627 $abc$72829$new_n9403_
.sym 74628 soc.spimemio.valid
.sym 74629 soc.memory.rdata[10]
.sym 74630 soc.ram_ready
.sym 74645 soc.cpu.mem_rdata_q[25]
.sym 74646 $false
.sym 74647 $false
.sym 74648 $false
.sym 74651 soc.cpu.mem_rdata_q[26]
.sym 74652 $false
.sym 74653 $false
.sym 74654 $false
.sym 74657 soc.cpu.mem_rdata_q[13]
.sym 74658 $false
.sym 74659 $false
.sym 74660 $false
.sym 74661 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 74662 clk_16mhz$2$2
.sym 74663 $false
.sym 74664 $abc$72829$new_n5432_
.sym 74665 $abc$72829$auto$rtlil.cc:1981:NotGate$71929
.sym 74666 $abc$72829$new_n8695_
.sym 74667 $abc$72829$new_n5936_
.sym 74668 $abc$72829$new_n5201_
.sym 74669 pwm_connectorIF[30]
.sym 74670 pwm_connectorIF[25]
.sym 74671 pwm_connectorIF[31]
.sym 74738 $abc$72829$new_n5936_
.sym 74739 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_
.sym 74740 soc.cpu.mem_do_rdata
.sym 74741 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[0]_new_inv_
.sym 74744 $false
.sym 74745 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:364$2039_Y_new_
.sym 74746 $abc$72829$new_n4903_
.sym 74747 $abc$72829$new_n5438_
.sym 74750 $false
.sym 74751 $false
.sym 74752 soc.cpu.mem_la_secondword
.sym 74753 $abc$72829$new_n4903_
.sym 74756 $false
.sym 74757 $false
.sym 74758 resetn$2
.sym 74759 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_
.sym 74762 $abc$72829$new_n5514_
.sym 74763 $abc$72829$new_n5432_
.sym 74764 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:364$2040_Y_new_inv_
.sym 74765 soc.cpu.mem_do_rdata
.sym 74768 $false
.sym 74769 $abc$72829$new_n5934_
.sym 74770 $abc$72829$new_n5432_
.sym 74771 $abc$72829$new_n4903_
.sym 74774 $false
.sym 74775 $abc$72829$new_n5616_
.sym 74776 soc.cpu.reg_op1[8]
.sym 74777 $abc$72829$new_n5526_
.sym 74780 $false
.sym 74781 $abc$72829$new_n5648_
.sym 74782 soc.cpu.reg_op1[0]
.sym 74783 $abc$72829$new_n5526_
.sym 74784 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 74785 clk_16mhz$2$2
.sym 74786 $false
.sym 74787 $abc$72829$new_n5304_
.sym 74788 $abc$72829$soc.cpu.mem_la_write_new_
.sym 74789 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48838
.sym 74790 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:363$2030_Y_new_inv_
.sym 74791 $abc$72829$new_n5438_
.sym 74792 $abc$72829$techmap\soc.cpu.$procmux$5293_Y_new_inv_
.sym 74793 $abc$72829$new_n5440_
.sym 74794 soc.cpu.mem_valid
.sym 74861 $false
.sym 74862 $false
.sym 74863 $abc$72829$new_n4804_
.sym 74864 $abc$72829$new_n4823_
.sym 74867 $false
.sym 74868 soc.cpu.prefetched_high_word
.sym 74869 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 74870 soc.cpu.clear_prefetched_high_word
.sym 74873 $abc$72829$new_n4856_
.sym 74874 soc.cpu.mem_valid
.sym 74875 $abc$72829$new_n4804_
.sym 74876 $abc$72829$new_n4823_
.sym 74879 $false
.sym 74880 $false
.sym 74881 soc.cpu.mem_valid
.sym 74882 $abc$72829$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_
.sym 74885 $false
.sym 74886 $false
.sym 74887 $abc$72829$techmap\soc.$logic_and$picosoc.v:189$1219_Y
.sym 74888 $abc$72829$new_n4856_
.sym 74891 soc.cpu.prefetched_high_word
.sym 74892 soc.cpu.mem_do_rinst
.sym 74893 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 74894 soc.cpu.clear_prefetched_high_word
.sym 74897 soc.spimemio.xfer.ibuffer[5]
.sym 74898 $false
.sym 74899 $false
.sym 74900 $false
.sym 74903 soc.spimemio.xfer.ibuffer[0]
.sym 74904 $false
.sym 74905 $false
.sym 74906 $false
.sym 74907 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096
.sym 74908 clk_16mhz$2$2
.sym 74909 $false
.sym 74910 $abc$72829$new_n6663_
.sym 74911 $abc$72829$new_n6640_
.sym 74912 $abc$72829$new_n4938_
.sym 74913 $abc$72829$auto$wreduce.cc:454:run$7249[1]_new_
.sym 74914 $abc$72829$new_n6639_
.sym 74915 $abc$72829$new_n6662_
.sym 74916 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[0]_new_inv_
.sym 74917 soc.spimemio.rdata[0]
.sym 74984 soc.cpu.mem_do_rinst
.sym 74985 resetn$2
.sym 74986 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_
.sym 74987 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_
.sym 74990 $false
.sym 74991 $false
.sym 74992 soc.cpu.clear_prefetched_high_word_q
.sym 74993 soc.cpu.prefetched_high_word
.sym 74996 $abc$72829$new_n4938_
.sym 74997 soc.cpu.mem_xfer
.sym 74998 soc.cpu.mem_do_rinst
.sym 74999 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$48822[0]_new_inv_
.sym 75002 $false
.sym 75003 $false
.sym 75004 $abc$72829$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 75005 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y
.sym 75008 $false
.sym 75009 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 75010 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 75011 soc.cpu.mem_xfer
.sym 75014 $false
.sym 75015 resetn$2
.sym 75016 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:359$2015_Y_new_inv_
.sym 75017 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:360$2021_Y_new_inv_
.sym 75020 $abc$72829$new_n6641_
.sym 75021 $abc$72829$new_n6648_
.sym 75022 $abc$72829$new_n6642_
.sym 75023 $abc$72829$new_n6644_
.sym 75026 $abc$72829$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 75027 $false
.sym 75028 $false
.sym 75029 $false
.sym 75030 $true
.sym 75031 clk_16mhz$2$2
.sym 75032 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1277$2432_Y
.sym 75033 $abc$72829$auto$simplemap.cc:309:simplemap_lut$8810_new_
.sym 75034 $abc$72829$new_n5424_
.sym 75035 $abc$72829$new_n9504_
.sym 75036 $abc$72829$new_n6665_
.sym 75037 $abc$72829$new_n5426_
.sym 75038 $abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$and$/usr/local/bin/../share/yosys/techmap.v:434$16113_Y[3]_new_
.sym 75039 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[1]_new_inv_
.sym 75040 soc.cpu.mem_rdata_q[26]
.sym 75107 $false
.sym 75108 $abc$72829$new_n6711_
.sym 75109 $abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$and$/usr/local/bin/../share/yosys/techmap.v:434$16113_Y[3]_new_
.sym 75110 soc.cpu.mem_rdata_latched[6]
.sym 75113 $false
.sym 75114 $abc$72829$new_n6712_
.sym 75115 $abc$72829$new_n5357_
.sym 75116 soc.cpu.mem_rdata_latched[4]
.sym 75119 $false
.sym 75120 soc.cpu.mem_xfer
.sym 75121 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 75122 soc.cpu.mem_rdata_q[15]
.sym 75125 $false
.sym 75126 soc.cpu.mem_xfer
.sym 75127 $abc$72829$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 75128 soc.cpu.mem_rdata_q[23]
.sym 75131 $false
.sym 75132 $false
.sym 75133 soc.cpu.mem_rdata_latched[4]
.sym 75134 $abc$72829$new_n6652_
.sym 75137 $false
.sym 75138 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 75139 $abc$72829$auto$simplemap.cc:309:simplemap_lut$8810_new_
.sym 75140 $abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 75143 $abc$72829$new_n6657_
.sym 75144 $abc$72829$new_n9516_
.sym 75145 $abc$72829$techmap\soc.cpu.$procmux$5358_Y[3]_new_inv_
.sym 75146 $abc$72829$new_n6754_
.sym 75149 $false
.sym 75150 $abc$72829$new_n6742_
.sym 75151 soc.cpu.mem_rdata_latched[5]
.sym 75152 $abc$72829$techmap\soc.cpu.$procmux$5390_Y[0]_new_inv_
.sym 75153 $true
.sym 75154 clk_16mhz$2$2
.sym 75155 $false
.sym 75156 $abc$72829$new_n6670_
.sym 75157 $abc$72829$new_n6717_
.sym 75158 $abc$72829$new_n6658_
.sym 75159 $abc$72829$new_n9502_
.sym 75160 $abc$72829$new_n9503_
.sym 75161 $abc$72829$new_n6650_
.sym 75162 $abc$72829$new_n6651_
.sym 75163 soc.cpu.mem_rdata_q[25]
.sym 75230 $false
.sym 75231 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 75232 $abc$72829$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.sym 75233 $abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_
.sym 75236 $false
.sym 75237 $false
.sym 75238 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 75239 $abc$72829$new_n6655_
.sym 75242 $false
.sym 75243 $abc$72829$new_n5390_
.sym 75244 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 75245 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 75248 $false
.sym 75249 $false
.sym 75250 $abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_
.sym 75251 $abc$72829$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.sym 75254 $false
.sym 75255 $false
.sym 75256 $abc$72829$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.sym 75257 $abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_
.sym 75260 $abc$72829$new_n6641_
.sym 75261 $abc$72829$new_n6755_
.sym 75262 $abc$72829$new_n6758_
.sym 75263 $abc$72829$new_n6757_
.sym 75266 $false
.sym 75267 $abc$72829$new_n5408_
.sym 75268 $abc$72829$new_n5310_
.sym 75269 $abc$72829$new_n6652_
.sym 75272 $false
.sym 75273 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.sym 75274 $abc$72829$new_n6643_
.sym 75275 $abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 75279 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 75280 $abc$72829$new_n9513_
.sym 75281 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 75282 $abc$72829$new_n6723_
.sym 75283 $abc$72829$new_n9511_
.sym 75284 $abc$72829$new_n9512_
.sym 75285 $abc$72829$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_
.sym 75286 soc.cpu.mem_rdata_q[12]
.sym 75353 $false
.sym 75354 $false
.sym 75355 $abc$72829$new_n5216_
.sym 75356 $abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 75359 $false
.sym 75360 soc.cpu.mem_rdata_latched[12]
.sym 75361 $abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 75362 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.sym 75365 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 75366 $abc$72829$new_n6756_
.sym 75367 $abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_
.sym 75368 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 75371 $false
.sym 75372 $false
.sym 75373 $abc$72829$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 75374 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14709_new_
.sym 75377 $false
.sym 75378 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 75379 $abc$72829$new_n5175_
.sym 75380 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19786[1]_new_
.sym 75383 $false
.sym 75384 $false
.sym 75385 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 75386 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 75389 $false
.sym 75390 $false
.sym 75391 $abc$72829$new_n5175_
.sym 75392 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.sym 75395 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.sym 75396 $abc$72829$new_n6643_
.sym 75397 $abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 75398 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26350_new_
.sym 75402 $abc$72829$techmap\soc.cpu.$logic_not$picorv32.v:360$2017_Y_new_inv_
.sym 75403 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_
.sym 75404 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_
.sym 75405 $abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 75406 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21348[0]_new_inv_
.sym 75407 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21473[1]_new_inv_
.sym 75408 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48854
.sym 75409 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 75476 $abc$72829$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16345_Y_new_
.sym 75477 $abc$72829$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 75478 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_
.sym 75479 soc.cpu.mem_rdata_latched[4]
.sym 75482 $abc$72829$new_n5320_
.sym 75483 $abc$72829$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 75484 $abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 75485 soc.cpu.mem_rdata_latched[12]
.sym 75488 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 75489 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 75490 $abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_
.sym 75491 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 75494 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 75495 $abc$72829$new_n6839_
.sym 75496 $abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_
.sym 75497 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 75500 $false
.sym 75501 $false
.sym 75502 $abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 75503 soc.cpu.mem_rdata_latched[12]
.sym 75506 $false
.sym 75507 $abc$72829$new_n5216_
.sym 75508 $abc$72829$auto$simplemap.cc:309:simplemap_lut$22037_new_
.sym 75509 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 75512 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 75513 $abc$72829$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16343_Y_new_
.sym 75514 $abc$72829$techmap$techmap\soc.cpu.$procmux$4576.$and$/usr/local/bin/../share/yosys/techmap.v:434$16330_Y_new_
.sym 75515 $abc$72829$new_n6671_
.sym 75518 $abc$72829$new_n6840_
.sym 75519 $abc$72829$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16343_Y_new_
.sym 75520 $abc$72829$new_n6838_
.sym 75521 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 75522 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 75523 clk_16mhz$2$2
.sym 75524 $false
.sym 75525 $abc$72829$soc.cpu.next_pc[1]_new_
.sym 75526 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21495[1]_new_inv_
.sym 75527 $abc$72829$new_n6892_
.sym 75528 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[0]_new_inv_
.sym 75529 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21447[2]_new_inv_
.sym 75530 soc.cpu.decoded_imm_uj[5]
.sym 75531 soc.cpu.decoded_imm_uj[3]
.sym 75532 soc.cpu.is_sb_sh_sw
.sym 75599 $false
.sym 75600 $false
.sym 75601 soc.cpu.mem_rdata_latched[5]
.sym 75602 soc.cpu.mem_rdata_latched[6]
.sym 75605 soc.cpu.is_lui_auipc_jal
.sym 75606 soc.cpu.cpuregs_rs1[0]
.sym 75607 soc.cpu.reg_pc[0]
.sym 75608 soc.cpu.instr_lui
.sym 75611 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[0]
.sym 75612 $abc$72829$new_n5519_
.sym 75613 soc.cpu.cpu_state[2]
.sym 75614 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[0]_new_inv_
.sym 75617 $false
.sym 75618 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 75619 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 75620 soc.cpu.mem_rdata_latched[12]
.sym 75623 $false
.sym 75624 soc.cpu.is_lui_auipc_jal
.sym 75625 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 75626 soc.cpu.is_slli_srli_srai
.sym 75629 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14709_new_
.sym 75630 $abc$72829$new_n5390_
.sym 75631 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[1]_new_inv_
.sym 75632 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_
.sym 75635 $false
.sym 75636 soc.cpu.mem_rdata_latched[4]
.sym 75637 $abc$72829$techmap\soc.cpu.$procmux$5439_Y[2]_new_inv_
.sym 75638 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21591[0]_new_inv_
.sym 75641 $abc$72829$new_n6736_
.sym 75642 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:502$2080_Y_new_
.sym 75643 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[1]_new_inv_
.sym 75644 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21591[0]_new_inv_
.sym 75645 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 75646 clk_16mhz$2$2
.sym 75647 $false
.sym 75648 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[3]_new_inv_
.sym 75649 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[8]_new_
.sym 75650 soc.cpu.next_pc[5]
.sym 75651 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32051_new_inv_
.sym 75652 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32055_new_inv_
.sym 75653 soc.cpu.cpuregs.wdata[8]
.sym 75654 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32063_new_inv_
.sym 75655 soc.cpu.mem_wdata[1]
.sym 75722 $false
.sym 75723 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[8]_new_
.sym 75724 soc.cpu.irq_state[0]
.sym 75725 soc.cpu.reg_next_pc[8]
.sym 75728 $false
.sym 75729 resetn$2
.sym 75730 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 75731 soc.cpu.latched_branch
.sym 75734 $false
.sym 75735 $abc$72829$new_n6811_
.sym 75736 $abc$72829$new_n6815_
.sym 75737 $abc$72829$new_n6814_
.sym 75740 $false
.sym 75741 $abc$72829$new_n6816_
.sym 75742 $abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 75743 $abc$72829$new_n6810_
.sym 75746 $abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 75747 $abc$72829$new_n6810_
.sym 75748 soc.cpu.mem_rdata_latched[3]
.sym 75749 $abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 75752 $abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 75753 $abc$72829$new_n6810_
.sym 75754 soc.cpu.mem_rdata_latched[4]
.sym 75755 $abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 75758 $false
.sym 75759 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 75760 $abc$72829$new_n6811_
.sym 75761 $abc$72829$new_n6814_
.sym 75764 $abc$72829$new_n6815_
.sym 75765 $abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 75766 $abc$72829$new_n6810_
.sym 75767 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 75768 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 75769 clk_16mhz$2$2
.sym 75770 $false
.sym 75771 $abc$72829$new_n6916_
.sym 75772 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[14]_new_
.sym 75773 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32035_new_inv_
.sym 75774 soc.cpu.next_pc[13]
.sym 75775 soc.cpu.next_pc[9]
.sym 75776 soc.cpu.next_pc[12]
.sym 75777 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32015_new_inv_
.sym 75778 soc.cpu.decoded_rd[5]
.sym 75845 soc.cpu.latched_rd[5]
.sym 75846 soc.cpu.latched_rd[4]
.sym 75847 soc.cpu.latched_rd[3]
.sym 75848 soc.cpu.latched_rd[2]
.sym 75851 soc.cpu.latched_rd[0]
.sym 75852 $abc$72829$new_n5725_
.sym 75853 soc.cpu.cpu_state[1]
.sym 75854 soc.cpu.irq_state[0]
.sym 75857 soc.cpu.decoded_rd[2]
.sym 75858 $abc$72829$new_n5723_
.sym 75859 soc.cpu.latched_rd[2]
.sym 75860 $abc$72829$new_n5725_
.sym 75863 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32795_new_
.sym 75864 soc.cpu.cpu_state[1]
.sym 75865 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$12723[5]_new_inv_
.sym 75866 soc.cpu.decoded_rd[5]
.sym 75869 soc.cpu.decoded_rd[1]
.sym 75870 $abc$72829$new_n5723_
.sym 75871 soc.cpu.latched_rd[1]
.sym 75872 $abc$72829$new_n5725_
.sym 75875 soc.cpu.decoded_rd[3]
.sym 75876 $abc$72829$new_n5723_
.sym 75877 soc.cpu.latched_rd[3]
.sym 75878 $abc$72829$new_n5725_
.sym 75881 soc.cpu.decoded_rd[4]
.sym 75882 $abc$72829$new_n5723_
.sym 75883 soc.cpu.latched_rd[4]
.sym 75884 $abc$72829$new_n5725_
.sym 75887 $false
.sym 75888 $abc$72829$new_n5724_
.sym 75889 soc.cpu.decoded_rd[0]
.sym 75890 $abc$72829$new_n5723_
.sym 75891 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49817
.sym 75892 clk_16mhz$2$2
.sym 75893 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 75894 $abc$72829$new_n8610_
.sym 75895 $abc$72829$new_n5012_
.sym 75896 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_
.sym 75897 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_
.sym 75898 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_
.sym 75899 soc.cpu.irq_mask[13]
.sym 75900 soc.cpu.irq_mask[18]
.sym 75901 soc.cpu.irq_mask[20]
.sym 75968 $abc$72829$auto$simplemap.cc:168:logic_reduce$20479_new_inv_
.sym 75969 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 75970 soc.cpu.latched_store
.sym 75971 soc.cpu.latched_branch
.sym 75974 $false
.sym 75975 $abc$72829$new_n6168_
.sym 75976 soc.cpu.latched_rd[1]
.sym 75977 soc.cpu.latched_rd[0]
.sym 75980 $false
.sym 75981 soc.cpu.latched_branch
.sym 75982 soc.cpu.latched_store
.sym 75983 soc.cpu.irq_state[0]
.sym 75986 $false
.sym 75987 $false
.sym 75988 soc.cpu.irq_pending[14]
.sym 75989 soc.cpu.irq_mask[14]
.sym 75992 $false
.sym 75993 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 75994 $abc$72829$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2512_Y_new_inv_
.sym 75995 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1516$2509_Y_new_
.sym 75998 $false
.sym 75999 $false
.sym 76000 soc.cpu.irq_mask[14]
.sym 76001 soc.cpu.irq_pending[14]
.sym 76004 $false
.sym 76005 $false
.sym 76006 soc.cpu.irq_mask[20]
.sym 76007 soc.cpu.irq_pending[20]
.sym 76010 $false
.sym 76011 $false
.sym 76012 soc.cpu.irq_mask[13]
.sym 76013 soc.cpu.irq_pending[13]
.sym 76014 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 76015 clk_16mhz$2$2
.sym 76016 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 76017 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31959_new_inv_
.sym 76018 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31947_new_inv_
.sym 76019 $abc$72829$new_n5017_
.sym 76021 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[25]_new_
.sym 76022 $abc$72829$new_n8660_
.sym 76023 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31987_new_inv_
.sym 76024 soc.cpu.reg_out[25]
.sym 76091 $abc$72829$new_n5007_
.sym 76092 $abc$72829$new_n5004_
.sym 76093 $abc$72829$new_n4999_
.sym 76094 $abc$72829$new_n4994_
.sym 76097 $abc$72829$new_n5017_
.sym 76098 $abc$72829$new_n5012_
.sym 76099 $abc$72829$new_n4993_
.sym 76100 $abc$72829$new_n4986_
.sym 76103 soc.cpu.irq_pending[14]
.sym 76104 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 76105 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[14]
.sym 76106 soc.cpu.cpu_state[3]
.sym 76109 $false
.sym 76110 soc.cpu.cpu_state[1]
.sym 76111 resetn$2
.sym 76112 $abc$72829$new_n6166_
.sym 76115 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_
.sym 76116 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_
.sym 76117 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[14]_new_
.sym 76118 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_
.sym 76121 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_
.sym 76122 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_
.sym 76123 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_
.sym 76124 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_
.sym 76127 $false
.sym 76128 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 76129 soc.cpu.reg_out[27]
.sym 76130 soc.cpu.reg_next_pc[27]
.sym 76133 soc.cpu.cpuregs_rs1[12]
.sym 76134 $false
.sym 76135 $false
.sym 76136 $false
.sym 76137 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 76138 clk_16mhz$2$2
.sym 76139 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 76140 $abc$72829$new_n6980_
.sym 76141 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[30]_new_
.sym 76142 $abc$72829$new_n6900_
.sym 76143 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[11]_new_
.sym 76144 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[10]_new_
.sym 76145 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31979_new_inv_
.sym 76146 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31955_new_inv_
.sym 76147 soc.cpu.irq_pending[27]
.sym 76214 soc.cpu.irq_pending[13]
.sym 76215 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 76216 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[13]
.sym 76217 soc.cpu.cpu_state[3]
.sym 76220 soc.cpu.irq_pending[24]
.sym 76221 soc.cpu.irq_mask[24]
.sym 76222 soc.cpu.irq_pending[27]
.sym 76223 soc.cpu.irq_mask[27]
.sym 76226 $abc$72829$new_n4989_
.sym 76227 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_
.sym 76228 soc.cpu.irq_pending[11]
.sym 76229 soc.cpu.irq_mask[11]
.sym 76232 soc.cpu.irq_pending[12]
.sym 76233 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 76234 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[12]
.sym 76235 soc.cpu.cpu_state[3]
.sym 76238 $false
.sym 76239 $false
.sym 76240 soc.cpu.irq_pending[12]
.sym 76241 soc.cpu.irq_mask[12]
.sym 76244 $abc$72829$new_n4992_
.sym 76245 $abc$72829$new_n4987_
.sym 76246 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_
.sym 76247 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_
.sym 76250 soc.cpu.irq_pending[15]
.sym 76251 soc.cpu.irq_pending[14]
.sym 76252 soc.cpu.irq_pending[13]
.sym 76253 soc.cpu.irq_pending[12]
.sym 76256 $false
.sym 76257 $false
.sym 76258 soc.cpu.irq_mask[12]
.sym 76259 soc.cpu.irq_pending[12]
.sym 76260 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 76261 clk_16mhz$2$2
.sym 76262 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 76263 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32007_new_inv_
.sym 76264 $abc$72829$new_n6936_
.sym 76265 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[19]_new_
.sym 76266 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[12]_new_inv_
.sym 76267 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18]
.sym 76268 soc.cpu.reg_op1[13]
.sym 76269 soc.cpu.reg_op1[7]
.sym 76270 soc.cpu.reg_op1[19]
.sym 76337 $false
.sym 76338 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[11]_new_
.sym 76339 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 76340 soc.cpu.irq_pending[11]
.sym 76343 soc.cpu.irq_pending[27]
.sym 76344 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 76345 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[27]
.sym 76346 soc.cpu.cpu_state[3]
.sym 76349 $false
.sym 76350 $false
.sym 76351 soc.cpu.irq_pending[26]
.sym 76352 soc.cpu.irq_mask[26]
.sym 76355 soc.cpu.irq_pending[26]
.sym 76356 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 76357 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[26]
.sym 76358 soc.cpu.cpu_state[3]
.sym 76361 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_
.sym 76362 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_
.sym 76363 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_
.sym 76364 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_
.sym 76367 soc.cpu.irq_pending[27]
.sym 76368 soc.cpu.irq_pending[26]
.sym 76369 soc.cpu.irq_pending[25]
.sym 76370 soc.cpu.irq_pending[24]
.sym 76373 $false
.sym 76374 $false
.sym 76375 soc.cpu.irq_mask[11]
.sym 76376 soc.cpu.irq_pending[11]
.sym 76379 $false
.sym 76380 $false
.sym 76381 soc.cpu.irq_mask[26]
.sym 76382 soc.cpu.irq_pending[26]
.sym 76383 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 76384 clk_16mhz$2$2
.sym 76385 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 76386 $abc$72829$new_n8558_
.sym 76387 soc.cpu.cpuregs.wdata[22]
.sym 76388 $abc$72829$new_n5600_
.sym 76389 $abc$72829$new_n8255_
.sym 76390 soc.cpu.next_pc[10]
.sym 76391 $abc$72829$new_n8590_
.sym 76392 soc.cpu.next_pc[15]
.sym 76393 soc.cpu.reg_op1[12]
.sym 76460 soc.cpu.irq_pending[31]
.sym 76461 soc.cpu.irq_pending[30]
.sym 76462 soc.cpu.irq_pending[29]
.sym 76463 soc.cpu.irq_pending[28]
.sym 76466 $false
.sym 76467 $false
.sym 76468 soc.cpu.irq_pending[28]
.sym 76469 soc.cpu.irq_mask[28]
.sym 76472 soc.cpu.irq_pending[31]
.sym 76473 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 76474 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[31]
.sym 76475 soc.cpu.cpu_state[3]
.sym 76478 $false
.sym 76479 $false
.sym 76480 soc.cpu.irq_pending[31]
.sym 76481 soc.cpu.irq_mask[31]
.sym 76484 $false
.sym 76485 $false
.sym 76486 soc.cpu.irq_pending[30]
.sym 76487 soc.cpu.irq_mask[30]
.sym 76490 $false
.sym 76491 $false
.sym 76492 soc.cpu.irq_mask[28]
.sym 76493 soc.cpu.irq_pending[28]
.sym 76496 $false
.sym 76497 $false
.sym 76498 soc.cpu.irq_mask[31]
.sym 76499 soc.cpu.irq_pending[31]
.sym 76502 $false
.sym 76503 $false
.sym 76504 soc.cpu.irq_mask[30]
.sym 76505 soc.cpu.irq_pending[30]
.sym 76506 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 76507 clk_16mhz$2$2
.sym 76508 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 76509 $abc$72829$new_n5556_
.sym 76511 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[16]_new_inv_
.sym 76512 $abc$72829$new_n5584_
.sym 76513 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[23]_new_inv_
.sym 76514 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[25]
.sym 76515 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[25]_new_inv_
.sym 76516 $abc$72829$new_n5612_
.sym 76583 $false
.sym 76584 $false
.sym 76585 soc.cpu.irq_pending[29]
.sym 76586 soc.cpu.irq_mask[29]
.sym 76589 soc.cpu.irq_pending[29]
.sym 76590 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 76591 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[29]
.sym 76592 soc.cpu.cpu_state[3]
.sym 76601 soc.cpu.irq_pending[30]
.sym 76602 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 76603 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[30]
.sym 76604 soc.cpu.cpu_state[3]
.sym 76607 soc.cpu.irq_pending[28]
.sym 76608 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 76609 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[28]
.sym 76610 soc.cpu.cpu_state[3]
.sym 76613 soc.cpu.cpuregs_rs1[29]
.sym 76614 $false
.sym 76615 $false
.sym 76616 $false
.sym 76629 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 76630 clk_16mhz$2$2
.sym 76631 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 76632 $abc$72829$new_n5528_
.sym 76637 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[30]_new_inv_
.sym 76638 $abc$72829$new_n5548_
.sym 76639 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[31]
.sym 76718 $false
.sym 76719 $false
.sym 76720 $false
.sym 76721 soc.cpu.mem_addr[30]
.sym 76730 $false
.sym 76731 $false
.sym 76732 pwmIF.counterI[0]
.sym 76733 pwmIF.counterI[6]
.sym 76752 $true
.sym 76753 clk_16mhz$2$2
.sym 76754 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 76855 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[7]_new_inv_
.sym 76856 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[3]_new_inv_
.sym 76857 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[4]_new_inv_
.sym 76858 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[6]
.sym 76859 $abc$72829$techmap\encoderR.$procmux$2678_Y[7]_new_inv_
.sym 76860 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[7]
.sym 76861 encoderR.encoderCount[3]
.sym 76862 encoderR.encoderCount[7]
.sym 76930 $false
.sym 76931 encoderR.encoderCount[3]
.sym 76932 $false
.sym 76933 $auto$alumacc.cc:474:replace_alu$7613.C[3]
.sym 76936 $false
.sym 76937 pinEncoderDB$2
.sym 76938 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[3]
.sym 76939 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[3]
.sym 76942 $false
.sym 76943 pinEncoderDB$2
.sym 76944 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[5]
.sym 76945 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[5]
.sym 76948 soc.simpleuart.recv_pattern[1]
.sym 76949 $false
.sym 76950 $false
.sym 76951 $false
.sym 76954 soc.simpleuart.recv_pattern[7]
.sym 76955 $false
.sym 76956 $false
.sym 76957 $false
.sym 76960 soc.simpleuart.recv_pattern[6]
.sym 76961 $false
.sym 76962 $false
.sym 76963 $false
.sym 76966 soc.simpleuart.recv_pattern[5]
.sym 76967 $false
.sym 76968 $false
.sym 76969 $false
.sym 76972 soc.simpleuart.recv_pattern[2]
.sym 76973 $false
.sym 76974 $false
.sym 76975 $false
.sym 76976 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57894
.sym 76977 clk_16mhz$2$2
.sym 76978 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 76983 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[15]
.sym 76984 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[6]_new_inv_
.sym 76985 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[11]
.sym 76986 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[15]_new_inv_
.sym 76987 $abc$72829$techmap\encoderR.$procmux$2675_Y[3]_new_inv_
.sym 76988 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[8]_new_inv_
.sym 76989 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[11]_new_inv_
.sym 76990 encoderDataD[3]
.sym 77093 $false
.sym 77094 writeEncoderD
.sym 77095 encoderR.encoderCount[7]
.sym 77096 encoderDataD[7]
.sym 77099 $false
.sym 77100 encoderR.encoderCount[8]
.sym 77101 $false
.sym 77102 $auto$alumacc.cc:474:replace_alu$7613.C[8]
.sym 77105 $false
.sym 77106 encoderR.encoderCount[9]
.sym 77107 $false
.sym 77108 $auto$alumacc.cc:474:replace_alu$7613.C[9]
.sym 77111 $false
.sym 77112 pinEncoderDB$2
.sym 77113 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[9]
.sym 77114 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[9]
.sym 77117 $false
.sym 77118 pinEncoderDB$2
.sym 77119 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[8]
.sym 77120 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[8]
.sym 77123 $false
.sym 77124 encoderR.encoderCounter[1]
.sym 77125 $abc$72829$techmap\encoderR.$procmux$2678_Y[5]_new_inv_
.sym 77126 $abc$72829$techmap\encoderR.$procmux$2675_Y[5]_new_inv_
.sym 77129 $false
.sym 77130 encoderR.encoderCounter[1]
.sym 77131 $abc$72829$techmap\encoderR.$procmux$2678_Y[9]_new_inv_
.sym 77132 $abc$72829$techmap\encoderR.$procmux$2675_Y[9]_new_inv_
.sym 77135 $false
.sym 77136 encoderR.encoderCounter[1]
.sym 77137 $abc$72829$techmap\encoderR.$procmux$2678_Y[8]_new_inv_
.sym 77138 $abc$72829$techmap\encoderR.$procmux$2675_Y[8]_new_inv_
.sym 77139 $true
.sym 77140 clk_16mhz$2$2
.sym 77141 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 77142 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[18]
.sym 77143 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[17]
.sym 77144 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[16]_new_inv_
.sym 77145 $abc$72829$techmap\encoderR.$procmux$2675_Y[4]_new_inv_
.sym 77146 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[2]_new_inv_
.sym 77147 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[17]_new_inv_
.sym 77148 flash_io2_do
.sym 77149 encoderR.encoderCount[4]
.sym 77216 $false
.sym 77217 encoderR.encoderCount[12]
.sym 77218 $false
.sym 77219 $auto$alumacc.cc:474:replace_alu$7613.C[12]
.sym 77222 $false
.sym 77223 writeEncoderD
.sym 77224 encoderR.encoderCount[8]
.sym 77225 encoderDataD[8]
.sym 77228 $false
.sym 77229 pinEncoderDB$2
.sym 77230 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[13]
.sym 77231 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[13]
.sym 77234 $false
.sym 77235 pinEncoderDB$2
.sym 77236 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[12]
.sym 77237 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[12]
.sym 77240 $false
.sym 77241 encoderR.encoderCount[13]
.sym 77242 $false
.sym 77243 $auto$alumacc.cc:474:replace_alu$7613.C[13]
.sym 77246 $false
.sym 77247 writeEncoderD
.sym 77248 encoderR.encoderCount[9]
.sym 77249 encoderDataD[9]
.sym 77252 soc.cpu.mem_wdata[9]
.sym 77253 $false
.sym 77254 $false
.sym 77255 $false
.sym 77258 soc.cpu.mem_wdata[8]
.sym 77259 $false
.sym 77260 $false
.sym 77261 $false
.sym 77262 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44493
.sym 77263 clk_16mhz$2$2
.sym 77264 $false
.sym 77265 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[36]_new_inv_
.sym 77266 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[26]_new_inv_
.sym 77267 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[24]
.sym 77268 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[26]
.sym 77269 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[24]_new_inv_
.sym 77271 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[20]_new_inv_
.sym 77272 encoderDataD[4]
.sym 77339 $false
.sym 77340 pinEncoderDB$2
.sym 77341 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[27]
.sym 77342 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[27]
.sym 77345 $false
.sym 77346 pinEncoderDB$2
.sym 77347 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[30]
.sym 77348 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[30]
.sym 77351 $false
.sym 77352 encoderR.encoderCount[27]
.sym 77353 $false
.sym 77354 $auto$alumacc.cc:474:replace_alu$7613.C[27]
.sym 77357 $false
.sym 77358 encoderR.encoderCount[30]
.sym 77359 $false
.sym 77360 $auto$alumacc.cc:474:replace_alu$7613.C[30]
.sym 77363 $false
.sym 77364 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 77365 $abc$72829$auto$wreduce.cc:454:run$7250[14]
.sym 77366 soc.cpu.reg_op2[14]
.sym 77369 $false
.sym 77370 pinEncoderDB$2
.sym 77371 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[28]
.sym 77372 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[28]
.sym 77375 $false
.sym 77376 encoderR.encoderCount[28]
.sym 77377 $false
.sym 77378 $auto$alumacc.cc:474:replace_alu$7613.C[28]
.sym 77381 soc.simpleuart.recv_pattern[0]
.sym 77382 $false
.sym 77383 $false
.sym 77384 $false
.sym 77385 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$57694
.sym 77386 clk_16mhz$2$2
.sym 77387 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 77388 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[50]_new_inv_
.sym 77389 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[39]_new_inv_
.sym 77391 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[35]_new_inv_
.sym 77392 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[42]_new_inv_
.sym 77393 soc.cpu.pcpi_div.divisor[50]
.sym 77394 soc.cpu.pcpi_div.divisor[38]
.sym 77395 soc.cpu.pcpi_div.divisor[49]
.sym 77462 $false
.sym 77463 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 77464 $abc$72829$auto$wreduce.cc:454:run$7250[18]
.sym 77465 soc.cpu.reg_op2[18]
.sym 77468 $false
.sym 77469 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 77470 $abc$72829$auto$wreduce.cc:454:run$7250[3]
.sym 77471 soc.cpu.reg_op2[3]
.sym 77474 $false
.sym 77475 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 77476 $abc$72829$auto$wreduce.cc:454:run$7250[7]
.sym 77477 soc.cpu.reg_op2[7]
.sym 77480 $false
.sym 77481 writeEncoderD
.sym 77482 encoderR.encoderCount[27]
.sym 77483 encoderDataD[27]
.sym 77492 $false
.sym 77493 encoderR.encoderCounter[1]
.sym 77494 $abc$72829$techmap\encoderR.$procmux$2678_Y[30]_new_inv_
.sym 77495 $abc$72829$techmap\encoderR.$procmux$2675_Y[30]_new_inv_
.sym 77498 $false
.sym 77499 encoderR.encoderCounter[1]
.sym 77500 $abc$72829$techmap\encoderR.$procmux$2678_Y[27]_new_inv_
.sym 77501 $abc$72829$techmap\encoderR.$procmux$2675_Y[27]_new_inv_
.sym 77504 $false
.sym 77505 encoderR.encoderCounter[1]
.sym 77506 $abc$72829$techmap\encoderR.$procmux$2678_Y[28]_new_inv_
.sym 77507 $abc$72829$techmap\encoderR.$procmux$2675_Y[28]_new_inv_
.sym 77508 $true
.sym 77509 clk_16mhz$2$2
.sym 77510 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 77511 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[55]_new_inv_
.sym 77512 encoderDataD[30]
.sym 77517 encoderDataD[27]
.sym 77518 encoderDataD[28]
.sym 77585 $false
.sym 77586 writeEncoderD
.sym 77587 encoderR.encoderCount[1]
.sym 77588 encoderDataD[1]
.sym 77591 $false
.sym 77592 writeEncoderD
.sym 77593 encoderR.encoderCount[28]
.sym 77594 encoderDataD[28]
.sym 77597 $false
.sym 77598 writeEncoderD
.sym 77599 encoderR.encoderCount[30]
.sym 77600 encoderDataD[30]
.sym 77603 $false
.sym 77604 soc.cpu.reg_op2[31]
.sym 77605 soc.cpu.pcpi_div.instr_div
.sym 77606 soc.cpu.pcpi_div.instr_rem
.sym 77615 $false
.sym 77616 encoderR.encoderCounter[1]
.sym 77617 $abc$72829$techmap\encoderR.$procmux$2678_Y[13]_new_inv_
.sym 77618 $abc$72829$techmap\encoderR.$procmux$2675_Y[13]_new_inv_
.sym 77621 $false
.sym 77622 encoderR.encoderCounter[1]
.sym 77623 $abc$72829$techmap\encoderR.$procmux$2678_Y[1]_new_inv_
.sym 77624 $abc$72829$techmap\encoderR.$procmux$2675_Y[1]_new_inv_
.sym 77627 $false
.sym 77628 encoderR.encoderCounter[1]
.sym 77629 $abc$72829$techmap\encoderR.$procmux$2678_Y[12]_new_inv_
.sym 77630 $abc$72829$techmap\encoderR.$procmux$2675_Y[12]_new_inv_
.sym 77631 $true
.sym 77632 clk_16mhz$2$2
.sym 77633 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 77635 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[58]_new_inv_
.sym 77637 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[27]_new_
.sym 77638 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31491[1]_new_inv_
.sym 77639 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[29]_new_
.sym 77640 $abc$72829$new_n8130_
.sym 77708 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31523[1]_new_inv_
.sym 77709 $abc$72829$new_n8093_
.sym 77710 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[23]_new_
.sym 77711 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 77714 soc.cpu.reg_op1[23]
.sym 77715 soc.cpu.reg_op2[23]
.sym 77716 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 77717 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 77720 $false
.sym 77721 $false
.sym 77722 soc.cpu.reg_op1[4]
.sym 77723 soc.cpu.reg_op2[4]
.sym 77726 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31675[1]_new_inv_
.sym 77727 $abc$72829$new_n7874_
.sym 77728 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[4]_new_
.sym 77729 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 77732 $false
.sym 77733 $false
.sym 77734 soc.cpu.reg_op1[23]
.sym 77735 soc.cpu.reg_op2[23]
.sym 77738 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[29]_new_
.sym 77739 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[27]_new_
.sym 77740 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[23]_new_
.sym 77741 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[4]_new_
.sym 77744 soc.cpu.reg_op1[4]
.sym 77745 soc.cpu.reg_op2[4]
.sym 77746 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 77747 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 77750 soc.cpu.mem_wdata[1]
.sym 77751 $false
.sym 77752 $false
.sym 77753 $false
.sym 77754 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229
.sym 77755 clk_16mhz$2$2
.sym 77756 $false
.sym 77757 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[11]_new_
.sym 77758 $abc$72829$new_n8072_
.sym 77759 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31539[1]_new_inv_
.sym 77760 $abc$72829$new_n7966_
.sym 77761 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[21]_new_
.sym 77762 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31619[1]_new_inv_
.sym 77763 soc.cpu.pcpi_div.instr_rem
.sym 77764 soc.cpu.pcpi_div.instr_div
.sym 77831 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31571[1]_new_inv_
.sym 77832 $abc$72829$new_n8028_
.sym 77833 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[17]_new_
.sym 77834 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 77837 $false
.sym 77838 $false
.sym 77839 soc.cpu.reg_op1[17]
.sym 77840 soc.cpu.reg_op2[17]
.sym 77843 soc.cpu.reg_op1[17]
.sym 77844 soc.cpu.reg_op2[17]
.sym 77845 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 77846 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 77849 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[11]_new_
.sym 77850 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[10]_new_
.sym 77851 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[21]_new_
.sym 77852 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[17]_new_
.sym 77855 $false
.sym 77856 soc.cpu.pcpi_mul.instr_mulhu
.sym 77857 soc.cpu.pcpi_mul.instr_mulhsu
.sym 77858 soc.cpu.pcpi_mul.instr_mulh
.sym 77861 $false
.sym 77862 soc.cpu.pcpi_insn[13]
.sym 77863 soc.cpu.pcpi_insn[14]
.sym 77864 soc.cpu.pcpi_insn[12]
.sym 77867 $false
.sym 77868 soc.cpu.pcpi_insn[12]
.sym 77869 soc.cpu.pcpi_insn[14]
.sym 77870 soc.cpu.pcpi_insn[13]
.sym 77873 $false
.sym 77874 soc.cpu.pcpi_insn[12]
.sym 77875 soc.cpu.pcpi_insn[13]
.sym 77876 soc.cpu.pcpi_insn[14]
.sym 77877 $true
.sym 77878 clk_16mhz$2$2
.sym 77879 $abc$72829$auto$rtlil.cc:1981:NotGate$72705
.sym 77880 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31459[1]_new_inv_
.sym 77881 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31587[1]_new_inv_
.sym 77882 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[15]_new_
.sym 77883 $abc$72829$new_n8011_
.sym 77884 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1089_Y_new_
.sym 77885 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60378
.sym 77886 $abc$72829$new_n8173_
.sym 77887 soc.cpu.pcpi_div.outsign
.sym 77954 soc.cpu.reg_op2[6]
.sym 77955 soc.cpu.reg_op1[6]
.sym 77956 soc.cpu.reg_op1[19]
.sym 77957 soc.cpu.reg_op2[19]
.sym 77960 $false
.sym 77961 soc.cpu.reg_op2[0]
.sym 77962 soc.cpu.reg_op1[11]
.sym 77963 soc.cpu.reg_op1[10]
.sym 77966 $false
.sym 77967 $false
.sym 77968 soc.cpu.reg_op1[31]
.sym 77969 soc.cpu.reg_op2[31]
.sym 77978 $false
.sym 77979 soc.cpu.reg_op2[0]
.sym 77980 soc.cpu.reg_op1[13]
.sym 77981 soc.cpu.reg_op1[12]
.sym 77984 $abc$72829$new_n5701_
.sym 77985 soc.cpu.reg_op1[25]
.sym 77986 soc.cpu.reg_op2[25]
.sym 77987 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[31]_new_
.sym 77996 soc.cpu.pcpi_mul.mul_waiting$2
.sym 77997 soc.cpu.pcpi_mul.mul_counter[6]
.sym 77998 soc.cpu.pcpi_mul.pcpi_wait
.sym 77999 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 78000 $true
.sym 78001 clk_16mhz$2$2
.sym 78002 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 78003 $abc$72829$new_n8171_
.sym 78004 $abc$72829$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.sym 78005 $abc$72829$new_n8178_
.sym 78006 $abc$72829$new_n8005_
.sym 78007 $abc$72829$auto$rtlil.cc:1981:NotGate$72693
.sym 78008 $abc$72829$new_n9553_
.sym 78009 soc.cpu.pcpi_div.instr_remu
.sym 78010 soc.cpu.pcpi_div.instr_divu
.sym 78077 $false
.sym 78078 soc.cpu.reg_op2[1]
.sym 78079 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_
.sym 78080 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_
.sym 78083 $false
.sym 78084 soc.cpu.reg_op2[1]
.sym 78085 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][8]_new_inv_
.sym 78086 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][10]_new_inv_
.sym 78089 $false
.sym 78090 soc.cpu.reg_op2[0]
.sym 78091 soc.cpu.reg_op1[9]
.sym 78092 soc.cpu.reg_op1[8]
.sym 78095 $false
.sym 78096 soc.cpu.reg_op2[0]
.sym 78097 soc.cpu.reg_op1[5]
.sym 78098 soc.cpu.reg_op1[4]
.sym 78101 $false
.sym 78102 soc.cpu.reg_op2[1]
.sym 78103 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_
.sym 78104 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][6]_new_inv_
.sym 78107 $false
.sym 78108 soc.cpu.reg_op2[0]
.sym 78109 soc.cpu.reg_op1[7]
.sym 78110 soc.cpu.reg_op1[6]
.sym 78113 soc.cpu.reg_op2[2]
.sym 78114 soc.cpu.reg_op2[3]
.sym 78115 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][8]_new_inv_
.sym 78116 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_
.sym 78119 soc.cpu.pcpi_mul.pcpi_wait
.sym 78120 $false
.sym 78121 $false
.sym 78122 $false
.sym 78123 $true
.sym 78124 clk_16mhz$2$2
.sym 78125 $false
.sym 78126 $abc$72829$new_n9554_
.sym 78127 $abc$72829$new_n7983_
.sym 78128 $abc$72829$new_n8461_
.sym 78129 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 78130 soc.cpu.alu_out_q[11]
.sym 78131 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 78132 soc.cpu.alu_out_q[31]
.sym 78133 soc.cpu.pcpi_div.pcpi_wait
.sym 78200 soc.cpu.reg_op1[13]
.sym 78201 soc.cpu.reg_op2[13]
.sym 78202 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 78203 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 78206 $false
.sym 78207 soc.cpu.reg_op2[2]
.sym 78208 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][6]_new_inv_
.sym 78209 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][2]_new_inv_
.sym 78212 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31603[1]_new_inv_
.sym 78213 soc.cpu.reg_op1[13]
.sym 78214 soc.cpu.reg_op2[13]
.sym 78215 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 78218 soc.cpu.reg_op2[2]
.sym 78219 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][4]_new_inv_
.sym 78220 soc.cpu.reg_op2[1]
.sym 78221 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][2]_new_inv_
.sym 78224 $false
.sym 78225 soc.cpu.reg_op2[1]
.sym 78226 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][4]_new_inv_
.sym 78227 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][2]_new_inv_
.sym 78230 $false
.sym 78231 $false
.sym 78232 soc.cpu.reg_op2[1]
.sym 78233 soc.cpu.reg_op1[1]
.sym 78236 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 78237 $abc$72829$new_n9411_
.sym 78238 soc.spimemio.valid
.sym 78239 soc.spimemio.rdata[10]
.sym 78242 $false
.sym 78243 soc.cpu.reg_op2[0]
.sym 78244 soc.cpu.reg_op1[3]
.sym 78245 soc.cpu.reg_op1[2]
.sym 78249 $abc$72829$new_n8026_
.sym 78250 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_
.sym 78251 $abc$72829$new_n8110_
.sym 78252 $abc$72829$new_n8034_
.sym 78253 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[11]_new_
.sym 78254 $abc$72829$new_n8087_
.sym 78255 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[23]_new_
.sym 78256 soc.cpu.pcpi_mul.instr_mul
.sym 78323 $abc$72829$new_n7921_
.sym 78324 $abc$72829$new_n7917_
.sym 78325 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_
.sym 78326 $abc$72829$new_n7780_
.sym 78329 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31651[1]_new_inv_
.sym 78330 soc.cpu.reg_op1[7]
.sym 78331 soc.cpu.reg_op2[7]
.sym 78332 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 78335 soc.cpu.reg_op2[1]
.sym 78336 soc.cpu.reg_op1[1]
.sym 78337 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 78338 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 78341 soc.cpu.reg_op1[7]
.sym 78342 soc.cpu.reg_op2[7]
.sym 78343 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 78344 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 78347 $false
.sym 78348 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31699[1]_new_inv_
.sym 78349 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[1]_new_
.sym 78350 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 78353 $false
.sym 78354 $false
.sym 78355 $abc$72829$new_n7752_
.sym 78356 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 78359 $false
.sym 78360 $false
.sym 78361 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 78362 soc.cpu.pcpi_mul.instr_mul
.sym 78365 $abc$72829$new_n7873_
.sym 78366 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[4]_new_
.sym 78367 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][4]_new_inv_
.sym 78368 $abc$72829$new_n7780_
.sym 78369 $true
.sym 78370 clk_16mhz$2$2
.sym 78371 $false
.sym 78372 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31683[1]_new_inv_
.sym 78373 $abc$72829$new_n8109_
.sym 78374 $abc$72829$new_n8108_
.sym 78375 $abc$72829$new_n7856_
.sym 78376 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[9]_new_
.sym 78377 $abc$72829$new_n7851_
.sym 78378 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31507[1]_new_inv_
.sym 78379 $abc$72829$new_n8115_
.sym 78446 $false
.sym 78447 soc.cpu.reg_op2[0]
.sym 78448 soc.cpu.reg_op1[0]
.sym 78449 soc.cpu.reg_op1[1]
.sym 78452 $false
.sym 78453 $false
.sym 78454 $abc$72829$new_n6259_
.sym 78455 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 78458 $false
.sym 78459 $abc$72829$new_n7815_
.sym 78460 $abc$72829$new_n7780_
.sym 78461 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.sym 78464 $false
.sym 78465 $abc$72829$new_n8021_
.sym 78466 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_
.sym 78467 soc.cpu.reg_op2[4]
.sym 78470 $false
.sym 78471 $false
.sym 78472 $abc$72829$new_n6258_
.sym 78473 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_
.sym 78476 $false
.sym 78477 $abc$72829$new_n8092_
.sym 78478 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[23]_new_
.sym 78479 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[23]_new_
.sym 78482 $false
.sym 78483 $abc$72829$new_n7814_
.sym 78484 $abc$72829$new_n7813_
.sym 78485 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[1]_new_
.sym 78492 $true
.sym 78493 clk_16mhz$2$2
.sym 78494 $false
.sym 78495 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[19]_new_
.sym 78496 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[0]_new_inv_
.sym 78497 $abc$72829$new_n8047_
.sym 78498 $abc$72829$new_n6256_
.sym 78499 $abc$72829$new_n8675_
.sym 78500 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[2]_new_inv_
.sym 78501 $abc$72829$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1088_Y_new_inv_
.sym 78502 soc.spimemio.buffer[18]
.sym 78569 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 78570 $abc$72829$new_n9411_
.sym 78571 soc.spimemio.valid
.sym 78572 soc.spimemio.rdata[18]
.sym 78575 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 78576 $abc$72829$new_n9411_
.sym 78577 soc.spimemio.valid
.sym 78578 soc.spimemio.rdata[2]
.sym 78581 soc.cpu.reg_op2[24]
.sym 78582 soc.cpu.reg_op2[25]
.sym 78583 soc.cpu.reg_op2[26]
.sym 78584 soc.cpu.reg_op2[27]
.sym 78593 $abc$72829$new_n9403_
.sym 78594 soc.spimemio.valid
.sym 78595 soc.memory.rdata[2]
.sym 78596 soc.ram_ready
.sym 78599 $abc$72829$new_n9403_
.sym 78600 soc.spimemio.valid
.sym 78601 soc.memory.rdata[3]
.sym 78602 soc.ram_ready
.sym 78605 $false
.sym 78606 $false
.sym 78607 soc.cpu.reg_op2[1]
.sym 78608 soc.cpu.reg_op2[2]
.sym 78611 soc.spimemio.buffer[18]
.sym 78612 $false
.sym 78613 $false
.sym 78614 $false
.sym 78615 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 78616 clk_16mhz$2$2
.sym 78617 $false
.sym 78618 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[5]_new_inv_
.sym 78619 $abc$72829$new_n6254_
.sym 78621 $abc$72829$new_n6251_
.sym 78622 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[3]_new_inv_
.sym 78623 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[4]_new_inv_
.sym 78624 soc.cpu.pcpi_insn[12]
.sym 78625 soc.cpu.pcpi_insn[14]
.sym 78698 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 78699 $abc$72829$new_n9411_
.sym 78700 soc.spimemio.valid
.sym 78701 soc.spimemio.rdata[9]
.sym 78704 soc.cpu.reg_op1[19]
.sym 78705 soc.cpu.reg_op2[19]
.sym 78706 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 78707 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 78710 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 78711 soc.cpu.pcpi_div.pcpi_wr
.sym 78712 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 78713 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 78716 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31555[1]_new_inv_
.sym 78717 soc.cpu.reg_op1[19]
.sym 78718 soc.cpu.reg_op2[19]
.sym 78719 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 78722 soc.cpu.pcpi_div.instr_divu
.sym 78723 soc.cpu.pcpi_div.instr_div
.sym 78724 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[28]_new_inv_
.sym 78725 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[28]_new_inv_
.sym 78734 $abc$72829$new_n8053_
.sym 78735 $abc$72829$new_n8052_
.sym 78736 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[19]_new_
.sym 78737 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[19]_new_
.sym 78738 $true
.sym 78739 clk_16mhz$2$2
.sym 78740 $false
.sym 78741 $abc$72829$new_n8021_
.sym 78742 soc.memory.wen[0]
.sym 78743 soc.cpu.pcpi_div.start
.sym 78744 $abc$72829$new_n5226_
.sym 78745 $abc$72829$new_n5514_
.sym 78746 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 78747 soc.cpu.alu_out_q[9]
.sym 78748 soc.cpu.pcpi_div.pcpi_wait_q
.sym 78815 $false
.sym 78816 $false
.sym 78817 soc.cpu.mem_xfer
.sym 78818 soc.cpu.mem_la_read
.sym 78821 $false
.sym 78822 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1396$2465_Y_new_
.sym 78823 soc.cpu.pcpi_div.pcpi_wait
.sym 78824 soc.cpu.pcpi_mul.pcpi_wait
.sym 78827 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 78828 soc.cpu.pcpi_div.pcpi_wr
.sym 78829 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 78830 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 78833 $false
.sym 78834 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[5]_new_inv_
.sym 78835 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076
.sym 78836 soc.cpu.mem_xfer
.sym 78839 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 78840 $abc$72829$new_n9411_
.sym 78841 soc.spimemio.valid
.sym 78842 soc.spimemio.rdata[31]
.sym 78845 soc.cpu.mem_wdata[30]
.sym 78846 $false
.sym 78847 $false
.sym 78848 $false
.sym 78851 soc.cpu.mem_wdata[25]
.sym 78852 $false
.sym 78853 $false
.sym 78854 $false
.sym 78857 soc.cpu.mem_wdata[31]
.sym 78858 $false
.sym 78859 $false
.sym 78860 $false
.sym 78861 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696
.sym 78862 clk_16mhz$2$2
.sym 78863 $false
.sym 78864 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47532
.sym 78865 $abc$72829$new_n5512_
.sym 78866 $abc$72829$new_n8553_
.sym 78867 $abc$72829$new_n5516_
.sym 78868 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[1]
.sym 78869 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$48822[0]_new_inv_
.sym 78870 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[5]_new_inv_
.sym 78871 soc.cpu.mem_la_secondword
.sym 78938 $abc$72829$techmap\soc.$logic_and$picosoc.v:109$1193_Y_new_
.sym 78939 $abc$72829$new_n9411_
.sym 78940 soc.spimemio.valid
.sym 78941 soc.spimemio.rdata[8]
.sym 78944 soc.cpu.mem_do_wdata
.sym 78945 resetn$2
.sym 78946 soc.cpu.mem_state[0]
.sym 78947 soc.cpu.mem_state[1]
.sym 78950 resetn$2
.sym 78951 soc.cpu.trap
.sym 78952 $abc$72829$techmap\soc.$logic_not$picosoc.v:189$1218_Y_new_
.sym 78953 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$48822[0]_new_inv_
.sym 78956 $false
.sym 78957 $false
.sym 78958 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 78959 soc.cpu.mem_do_rdata
.sym 78962 $false
.sym 78963 soc.cpu.mem_state[0]
.sym 78964 soc.cpu.mem_state[1]
.sym 78965 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:363$2030_Y_new_inv_
.sym 78968 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:363$2030_Y_new_inv_
.sym 78969 soc.cpu.mem_do_wdata
.sym 78970 $abc$72829$new_n4903_
.sym 78971 soc.cpu.mem_valid
.sym 78974 soc.cpu.mem_state[1]
.sym 78975 soc.cpu.mem_state[0]
.sym 78976 $abc$72829$techmap\soc.cpu.$procmux$5281_Y_new_
.sym 78977 $abc$72829$techmap\soc.cpu.$procmux$5293_Y_new_inv_
.sym 78980 $abc$72829$new_n5440_
.sym 78981 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[5]_new_inv_
.sym 78982 $abc$72829$new_n5432_
.sym 78983 $abc$72829$techmap\soc.cpu.$procmux$5281_Y_new_
.sym 78984 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$48838
.sym 78985 clk_16mhz$2$2
.sym 78986 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[1]
.sym 78987 $abc$72829$auto$simplemap.cc:168:logic_reduce$17034_new_inv_
.sym 78988 $abc$72829$new_n5511_
.sym 78989 $abc$72829$new_n6692_
.sym 78990 $abc$72829$new_n6648_
.sym 78991 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47554
.sym 78992 $abc$72829$new_n5515_
.sym 78993 soc.cpu.mem_state[0]
.sym 78994 soc.cpu.mem_state[1]
.sym 79061 $false
.sym 79062 $false
.sym 79063 $abc$72829$new_n6644_
.sym 79064 $abc$72829$new_n6642_
.sym 79067 $false
.sym 79068 $abc$72829$new_n6641_
.sym 79069 $abc$72829$new_n6642_
.sym 79070 $abc$72829$new_n6644_
.sym 79073 $abc$72829$auto$wreduce.cc:454:run$7249[1]_new_
.sym 79074 soc.cpu.mem_do_wdata
.sym 79075 soc.cpu.mem_state[1]
.sym 79076 soc.cpu.mem_state[0]
.sym 79079 $false
.sym 79080 $false
.sym 79081 soc.cpu.mem_do_rinst
.sym 79082 soc.cpu.mem_do_rdata
.sym 79085 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[0]_new_inv_
.sym 79086 $abc$72829$new_n6640_
.sym 79087 $abc$72829$new_n6648_
.sym 79088 $abc$72829$new_n6646_
.sym 79091 $abc$72829$new_n6663_
.sym 79092 $abc$72829$new_n6641_
.sym 79093 $abc$72829$new_n6648_
.sym 79094 $abc$72829$new_n6646_
.sym 79097 $false
.sym 79098 soc.cpu.mem_xfer
.sym 79099 $abc$72829$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 79100 soc.cpu.mem_rdata_q[25]
.sym 79103 soc.spimemio.buffer[0]
.sym 79104 $false
.sym 79105 $false
.sym 79106 $false
.sym 79107 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 79108 clk_16mhz$2$2
.sym 79109 $false
.sym 79110 $abc$72829$new_n6734_
.sym 79111 $abc$72829$new_n6647_
.sym 79112 $abc$72829$new_n6730_
.sym 79113 $abc$72829$techmap$techmap\soc.cpu.$procmux$5424.$and$/usr/local/bin/../share/yosys/techmap.v:434$16220_Y[1]_new_inv_
.sym 79114 $abc$72829$new_n6732_
.sym 79115 $abc$72829$new_n6646_
.sym 79116 soc.cpu.mem_rdata_q[13]
.sym 79117 soc.cpu.alu_out_q[7]
.sym 79184 $false
.sym 79185 $false
.sym 79186 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 79187 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 79190 $abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$and$/usr/local/bin/../share/yosys/techmap.v:434$16113_Y[3]_new_
.sym 79191 $abc$72829$new_n5426_
.sym 79192 $abc$72829$new_n5390_
.sym 79193 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14709_new_
.sym 79196 $abc$72829$new_n9503_
.sym 79197 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 79198 $abc$72829$new_n6654_
.sym 79199 $abc$72829$new_n6665_
.sym 79202 $false
.sym 79203 soc.cpu.mem_rdata_latched[5]
.sym 79204 $abc$72829$new_n6652_
.sym 79205 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 79208 $false
.sym 79209 $false
.sym 79210 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 79211 $abc$72829$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 79214 $false
.sym 79215 $abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_
.sym 79216 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 79217 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 79220 $false
.sym 79221 soc.cpu.mem_xfer
.sym 79222 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_
.sym 79223 soc.cpu.mem_rdata_q[26]
.sym 79226 $abc$72829$new_n6657_
.sym 79227 $abc$72829$new_n9504_
.sym 79228 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[1]_new_inv_
.sym 79229 $abc$72829$new_n6662_
.sym 79230 $true
.sym 79231 clk_16mhz$2$2
.sym 79232 $false
.sym 79233 $abc$72829$new_n6742_
.sym 79234 $abc$72829$new_n9442_
.sym 79235 $abc$72829$new_n6693_
.sym 79236 $abc$72829$new_n6735_
.sym 79237 $abc$72829$new_n9438_
.sym 79238 $abc$72829$new_n5408_
.sym 79239 $abc$72829$new_n6659_
.sym 79240 soc.cpu.mem_rdata_q[29]
.sym 79307 $false
.sym 79308 $false
.sym 79309 soc.cpu.mem_rdata_latched[2]
.sym 79310 $abc$72829$new_n6671_
.sym 79313 $abc$72829$new_n5392_
.sym 79314 $abc$72829$new_n5357_
.sym 79315 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 79316 soc.cpu.mem_xfer
.sym 79319 $false
.sym 79320 soc.cpu.mem_rdata_latched[12]
.sym 79321 $abc$72829$new_n6659_
.sym 79322 $abc$72829$techmap$techmap\soc.cpu.$procmux$4737.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 79325 $abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 79326 $abc$72829$new_n5320_
.sym 79327 $abc$72829$auto$simplemap.cc:309:simplemap_lut$8810_new_
.sym 79328 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 79331 $abc$72829$new_n9502_
.sym 79332 $abc$72829$new_n6670_
.sym 79333 soc.cpu.mem_rdata_latched[5]
.sym 79334 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 79337 $false
.sym 79338 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 79339 $abc$72829$new_n6651_
.sym 79340 $abc$72829$new_n6654_
.sym 79343 $false
.sym 79344 soc.cpu.mem_rdata_latched[2]
.sym 79345 $abc$72829$new_n6652_
.sym 79346 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 79349 $abc$72829$new_n6639_
.sym 79350 $abc$72829$new_n6657_
.sym 79351 $abc$72829$new_n6658_
.sym 79352 $abc$72829$new_n6650_
.sym 79353 $true
.sym 79354 clk_16mhz$2$2
.sym 79355 $false
.sym 79356 $abc$72829$new_n6694_
.sym 79357 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_
.sym 79358 $abc$72829$new_n6700_
.sym 79359 $abc$72829$new_n6695_
.sym 79360 $abc$72829$new_n9509_
.sym 79361 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_
.sym 79362 $abc$72829$new_n6699_
.sym 79363 soc.cpu.mem_rdata_q[30]
.sym 79430 $false
.sym 79431 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 79432 $abc$72829$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 79433 soc.cpu.mem_rdata_latched[12]
.sym 79436 $abc$72829$new_n9512_
.sym 79437 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 79438 $abc$72829$new_n6723_
.sym 79439 $abc$72829$new_n9511_
.sym 79442 $false
.sym 79443 $false
.sym 79444 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 79445 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 79448 $abc$72829$new_n5390_
.sym 79449 $abc$72829$new_n6724_
.sym 79450 soc.cpu.mem_rdata_latched[12]
.sym 79451 $abc$72829$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_
.sym 79454 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 79455 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 79456 soc.cpu.mem_rdata_latched[2]
.sym 79457 $abc$72829$techmap\soc.cpu.$procmux$4551_Y[1]_new_
.sym 79460 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 79461 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.sym 79462 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 79463 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 79466 $false
.sym 79467 soc.cpu.mem_xfer
.sym 79468 soc.cpu.mem_rdata_latched[12]
.sym 79469 soc.cpu.mem_rdata_q[12]
.sym 79472 $abc$72829$new_n6657_
.sym 79473 $abc$72829$new_n9513_
.sym 79474 $abc$72829$techmap\soc.cpu.$procmux$5407_Y[0]_new_inv_
.sym 79475 $abc$72829$new_n6692_
.sym 79476 $true
.sym 79477 clk_16mhz$2$2
.sym 79478 $false
.sym 79479 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 79480 $abc$72829$new_n5352_
.sym 79481 $abc$72829$techmap$techmap\soc.cpu.$procmux$4597.$and$/usr/local/bin/../share/yosys/techmap.v:434$16343_Y_new_
.sym 79482 $abc$72829$new_n9441_
.sym 79483 $abc$72829$new_n5390_
.sym 79484 $abc$72829$new_n5306_
.sym 79485 $abc$72829$new_n5285_
.sym 79486 soc.cpu.compressed_instr
.sym 79553 $false
.sym 79554 $abc$72829$soc.cpu.next_pc[1]_new_
.sym 79555 soc.cpu.mem_la_secondword
.sym 79556 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:345$1992_Y_new_inv_
.sym 79559 $false
.sym 79560 soc.cpu.mem_rdata_latched[12]
.sym 79561 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21473[1]_new_inv_
.sym 79562 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21348[0]_new_inv_
.sym 79565 $false
.sym 79566 $false
.sym 79567 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21348[0]_new_inv_
.sym 79568 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 79571 $false
.sym 79572 $false
.sym 79573 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21348[0]_new_inv_
.sym 79574 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21473[1]_new_inv_
.sym 79577 $false
.sym 79578 $false
.sym 79579 soc.cpu.mem_rdata_latched[3]
.sym 79580 soc.cpu.mem_rdata_latched[2]
.sym 79583 $false
.sym 79584 soc.cpu.mem_rdata_latched[5]
.sym 79585 soc.cpu.mem_rdata_latched[4]
.sym 79586 soc.cpu.mem_rdata_latched[6]
.sym 79589 $false
.sym 79590 $false
.sym 79591 resetn$2
.sym 79592 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 79595 $false
.sym 79596 $abc$72829$new_n5357_
.sym 79597 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_
.sym 79598 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21495[1]_new_inv_
.sym 79599 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48854
.sym 79600 clk_16mhz$2$2
.sym 79601 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 79602 $abc$72829$new_n8290_
.sym 79603 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28438_new_inv_
.sym 79604 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28431_new_inv_
.sym 79605 $abc$72829$new_n5469_
.sym 79606 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28435[0]_new_
.sym 79607 $abc$72829$new_n5475_
.sym 79608 pwm_connectorDF[9]
.sym 79609 pwm_connectorDF[13]
.sym 79676 $false
.sym 79677 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 79678 soc.cpu.reg_out[1]
.sym 79679 soc.cpu.reg_next_pc[1]
.sym 79682 $false
.sym 79683 $false
.sym 79684 soc.cpu.mem_rdata_latched[6]
.sym 79685 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21447[2]_new_inv_
.sym 79688 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 79689 soc.cpu.latched_stalu
.sym 79690 soc.cpu.alu_out_q[8]
.sym 79691 soc.cpu.reg_out[8]
.sym 79694 $false
.sym 79695 soc.cpu.latched_stalu
.sym 79696 soc.cpu.alu_out_q[1]
.sym 79697 soc.cpu.reg_out[1]
.sym 79700 $false
.sym 79701 $false
.sym 79702 soc.cpu.mem_rdata_latched[5]
.sym 79703 soc.cpu.mem_rdata_latched[4]
.sym 79706 $false
.sym 79707 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 79708 $abc$72829$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 79709 soc.cpu.mem_rdata_latched[2]
.sym 79712 $false
.sym 79713 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 79714 $abc$72829$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 79715 soc.cpu.mem_rdata_latched[5]
.sym 79718 $abc$72829$new_n5392_
.sym 79719 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21407[0]_new_inv_
.sym 79720 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21447[2]_new_inv_
.sym 79721 soc.cpu.mem_rdata_latched[6]
.sym 79722 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 79723 clk_16mhz$2$2
.sym 79724 $false
.sym 79725 $abc$72829$new_n5487_
.sym 79726 soc.cpu.decoded_imm_uj[12]
.sym 79727 soc.cpu.decoded_imm_uj[9]
.sym 79728 soc.cpu.decoded_imm_uj[21]
.sym 79729 soc.cpu.decoded_imm_uj[7]
.sym 79730 soc.cpu.decoded_imm_uj[4]
.sym 79731 soc.cpu.decoded_imm_uj[30]
.sym 79732 soc.cpu.decoded_imm_uj[19]
.sym 79799 $false
.sym 79800 soc.cpu.latched_stalu
.sym 79801 soc.cpu.alu_out_q[4]
.sym 79802 soc.cpu.reg_out[4]
.sym 79805 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 79806 soc.cpu.latched_stalu
.sym 79807 soc.cpu.alu_out_q[8]
.sym 79808 soc.cpu.reg_out[8]
.sym 79811 $false
.sym 79812 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 79813 soc.cpu.reg_out[5]
.sym 79814 soc.cpu.reg_next_pc[5]
.sym 79817 $false
.sym 79818 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[5]_new_
.sym 79819 soc.cpu.irq_state[0]
.sym 79820 soc.cpu.reg_next_pc[5]
.sym 79823 soc.cpu.irq_state[1]
.sym 79824 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_
.sym 79825 soc.cpu.reg_next_pc[4]
.sym 79826 soc.cpu.irq_state[0]
.sym 79829 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32039_new_inv_
.sym 79830 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[8]_new_
.sym 79831 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 79832 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[8]
.sym 79835 soc.cpu.irq_state[1]
.sym 79836 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[2]_new_
.sym 79837 soc.cpu.reg_next_pc[2]
.sym 79838 soc.cpu.irq_state[0]
.sym 79841 soc.cpu.reg_op2[1]
.sym 79842 $false
.sym 79843 $false
.sym 79844 $false
.sym 79845 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 79846 clk_16mhz$2$2
.sym 79847 $false
.sym 79848 soc.cpu.cpuregs.wdata[9]
.sym 79849 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[12]_new_
.sym 79850 $abc$72829$new_n6908_
.sym 79851 $abc$72829$new_n6896_
.sym 79852 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[9]_new_
.sym 79853 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 79854 $abc$72829$new_n5479_
.sym 79855 $abc$72829$new_n5477_
.sym 79922 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 79923 soc.cpu.latched_stalu
.sym 79924 soc.cpu.alu_out_q[14]
.sym 79925 soc.cpu.reg_out[14]
.sym 79928 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 79929 soc.cpu.latched_stalu
.sym 79930 soc.cpu.alu_out_q[14]
.sym 79931 soc.cpu.reg_out[14]
.sym 79934 soc.cpu.irq_state[1]
.sym 79935 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[9]_new_
.sym 79936 soc.cpu.reg_next_pc[9]
.sym 79937 soc.cpu.irq_state[0]
.sym 79940 $false
.sym 79941 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 79942 soc.cpu.reg_out[13]
.sym 79943 soc.cpu.reg_next_pc[13]
.sym 79946 $false
.sym 79947 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 79948 soc.cpu.reg_out[9]
.sym 79949 soc.cpu.reg_next_pc[9]
.sym 79952 $false
.sym 79953 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 79954 soc.cpu.reg_out[12]
.sym 79955 soc.cpu.reg_next_pc[12]
.sym 79958 soc.cpu.irq_state[1]
.sym 79959 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[14]_new_
.sym 79960 soc.cpu.reg_next_pc[14]
.sym 79961 soc.cpu.irq_state[0]
.sym 79964 $false
.sym 79965 $false
.sym 79966 $false
.sym 79967 $false
.sym 79968 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 79969 clk_16mhz$2$2
.sym 79970 $false
.sym 79971 $abc$72829$new_n6940_
.sym 79972 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[20]_new_
.sym 79973 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31999_new_inv_
.sym 79974 $abc$72829$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 79975 soc.cpu.next_pc[20]
.sym 79976 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31991_new_inv_
.sym 79978 soc.cpu.is_lui_auipc_jal
.sym 80045 soc.cpu.irq_pending[20]
.sym 80046 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 80047 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[20]
.sym 80048 soc.cpu.cpu_state[3]
.sym 80051 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[2]_new_
.sym 80052 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[4]_new_
.sym 80053 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_
.sym 80054 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_
.sym 80057 $false
.sym 80058 $false
.sym 80059 soc.cpu.irq_pending[20]
.sym 80060 soc.cpu.irq_mask[20]
.sym 80063 $false
.sym 80064 $false
.sym 80065 soc.cpu.irq_pending[13]
.sym 80066 soc.cpu.irq_mask[13]
.sym 80069 $false
.sym 80070 $false
.sym 80071 soc.cpu.irq_pending[18]
.sym 80072 soc.cpu.irq_mask[18]
.sym 80075 soc.cpu.cpuregs_rs1[13]
.sym 80076 $false
.sym 80077 $false
.sym 80078 $false
.sym 80081 soc.cpu.cpuregs_rs1[18]
.sym 80082 $false
.sym 80083 $false
.sym 80084 $false
.sym 80087 soc.cpu.cpuregs_rs1[20]
.sym 80088 $false
.sym 80089 $false
.sym 80090 $false
.sym 80091 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 80092 clk_16mhz$2$2
.sym 80093 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 80094 $abc$72829$new_n6888_
.sym 80095 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31967_new_inv_
.sym 80096 soc.cpu.next_pc[11]
.sym 80097 soc.cpu.cpuregs.wdata[26]
.sym 80098 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32027_new_inv_
.sym 80099 soc.cpu.cpuregs.wdata[28]
.sym 80100 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[7]_new_
.sym 80101 soc.cpu.next_pc[25]
.sym 80168 soc.cpu.irq_state[1]
.sym 80169 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[28]_new_
.sym 80170 soc.cpu.reg_next_pc[28]
.sym 80171 soc.cpu.irq_state[0]
.sym 80174 soc.cpu.irq_state[1]
.sym 80175 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[31]_new_
.sym 80176 soc.cpu.reg_next_pc[31]
.sym 80177 soc.cpu.irq_state[0]
.sym 80180 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_
.sym 80181 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[25]_new_
.sym 80182 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[30]_new_
.sym 80183 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[9]_new_
.sym 80192 $false
.sym 80193 $false
.sym 80194 soc.cpu.irq_pending[25]
.sym 80195 soc.cpu.irq_mask[25]
.sym 80198 soc.cpu.irq_pending[25]
.sym 80199 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 80200 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[25]
.sym 80201 soc.cpu.cpu_state[3]
.sym 80204 soc.cpu.irq_state[1]
.sym 80205 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[21]_new_
.sym 80206 soc.cpu.reg_next_pc[21]
.sym 80207 soc.cpu.irq_state[0]
.sym 80210 $false
.sym 80211 $abc$72829$new_n8660_
.sym 80212 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[25]_new_
.sym 80213 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[25]_new_
.sym 80214 $true
.sym 80215 clk_16mhz$2$2
.sym 80216 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 80217 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[7]_new_inv_
.sym 80218 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[27]_new_
.sym 80219 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[23]_new_
.sym 80220 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[4]_new_inv_
.sym 80221 $abc$72829$new_n6952_
.sym 80222 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29]
.sym 80223 soc.cpu.next_pc[7]
.sym 80224 soc.cpu.reg_op1[2]
.sym 80291 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 80292 soc.cpu.latched_stalu
.sym 80293 soc.cpu.alu_out_q[30]
.sym 80294 soc.cpu.reg_out[30]
.sym 80297 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 80298 soc.cpu.latched_stalu
.sym 80299 soc.cpu.alu_out_q[30]
.sym 80300 soc.cpu.reg_out[30]
.sym 80303 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 80304 soc.cpu.latched_stalu
.sym 80305 soc.cpu.alu_out_q[10]
.sym 80306 soc.cpu.reg_out[10]
.sym 80309 $false
.sym 80310 soc.cpu.irq_pending[11]
.sym 80311 soc.cpu.irq_state[1]
.sym 80312 soc.cpu.irq_mask[11]
.sym 80315 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 80316 soc.cpu.latched_stalu
.sym 80317 soc.cpu.alu_out_q[10]
.sym 80318 soc.cpu.reg_out[10]
.sym 80321 soc.cpu.irq_state[1]
.sym 80322 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[23]_new_
.sym 80323 soc.cpu.reg_next_pc[23]
.sym 80324 soc.cpu.irq_state[0]
.sym 80327 soc.cpu.irq_state[1]
.sym 80328 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[29]_new_
.sym 80329 soc.cpu.reg_next_pc[29]
.sym 80330 soc.cpu.irq_state[0]
.sym 80333 $false
.sym 80334 $false
.sym 80335 soc.cpu.irq_mask[27]
.sym 80336 soc.cpu.irq_pending[27]
.sym 80337 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 80338 clk_16mhz$2$2
.sym 80339 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 80340 $abc$72829$new_n5632_
.sym 80341 $abc$72829$new_n5596_
.sym 80342 soc.cpu.cpuregs.wdata[19]
.sym 80343 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32031_new_inv_
.sym 80344 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[13]_new_inv_
.sym 80345 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31995_new_inv_
.sym 80346 $abc$72829$new_n5620_
.sym 80347 soc.cpu.reg_out[11]
.sym 80414 soc.cpu.irq_state[1]
.sym 80415 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[16]_new_
.sym 80416 soc.cpu.reg_next_pc[16]
.sym 80417 soc.cpu.irq_state[0]
.sym 80420 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 80421 soc.cpu.latched_stalu
.sym 80422 soc.cpu.alu_out_q[19]
.sym 80423 soc.cpu.reg_out[19]
.sym 80426 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 80427 soc.cpu.latched_stalu
.sym 80428 soc.cpu.alu_out_q[19]
.sym 80429 soc.cpu.reg_out[19]
.sym 80432 soc.cpu.is_lui_auipc_jal
.sym 80433 soc.cpu.cpuregs_rs1[12]
.sym 80434 soc.cpu.reg_pc[12]
.sym 80435 soc.cpu.instr_lui
.sym 80438 $false
.sym 80439 $abc$72829$new_n6936_
.sym 80440 soc.cpu.reg_next_pc[19]
.sym 80441 $abc$72829$new_n6858_
.sym 80444 $false
.sym 80445 $abc$72829$new_n5596_
.sym 80446 soc.cpu.reg_op1[13]
.sym 80447 $abc$72829$new_n5526_
.sym 80450 $false
.sym 80451 $abc$72829$new_n5620_
.sym 80452 soc.cpu.reg_op1[7]
.sym 80453 $abc$72829$new_n5526_
.sym 80456 $false
.sym 80457 $abc$72829$new_n5572_
.sym 80458 soc.cpu.reg_op1[19]
.sym 80459 $abc$72829$new_n5526_
.sym 80460 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 80461 clk_16mhz$2$2
.sym 80462 $false
.sym 80463 $abc$72829$new_n5572_
.sym 80464 $abc$72829$new_n5604_
.sym 80465 $abc$72829$new_n5588_
.sym 80466 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[11]_new_inv_
.sym 80467 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[15]_new_inv_
.sym 80468 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[9]_new_inv_
.sym 80469 soc.cpu.reg_op1[11]
.sym 80470 soc.cpu.reg_op1[15]
.sym 80537 soc.cpu.irq_pending[15]
.sym 80538 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 80539 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[15]
.sym 80540 soc.cpu.cpu_state[3]
.sym 80543 $false
.sym 80544 $false
.sym 80545 $abc$72829$new_n8255_
.sym 80546 $abc$72829$new_n8253_
.sym 80549 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[12]
.sym 80550 $abc$72829$new_n5519_
.sym 80551 soc.cpu.cpu_state[2]
.sym 80552 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[12]_new_inv_
.sym 80555 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[22]
.sym 80556 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 80557 soc.cpu.irq_state[0]
.sym 80558 soc.cpu.reg_next_pc[22]
.sym 80561 $false
.sym 80562 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 80563 soc.cpu.reg_out[10]
.sym 80564 soc.cpu.reg_next_pc[10]
.sym 80567 soc.cpu.irq_pending[18]
.sym 80568 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 80569 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[18]
.sym 80570 soc.cpu.cpu_state[3]
.sym 80573 $false
.sym 80574 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 80575 soc.cpu.reg_out[15]
.sym 80576 soc.cpu.reg_next_pc[15]
.sym 80579 $false
.sym 80580 $abc$72829$new_n5600_
.sym 80581 soc.cpu.reg_op1[12]
.sym 80582 $abc$72829$new_n5526_
.sym 80583 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 80584 clk_16mhz$2$2
.sym 80585 $false
.sym 80586 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[18]_new_inv_
.sym 80587 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[21]_new_inv_
.sym 80588 $abc$72829$new_n5576_
.sym 80589 $abc$72829$new_n5518_
.sym 80590 $abc$72829$new_n5564_
.sym 80591 soc.cpu.reg_op1[21]
.sym 80592 soc.cpu.reg_op1[18]
.sym 80593 soc.cpu.reg_op1[31]
.sym 80660 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[23]
.sym 80661 $abc$72829$new_n5519_
.sym 80662 soc.cpu.cpu_state[2]
.sym 80663 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[23]_new_inv_
.sym 80672 soc.cpu.is_lui_auipc_jal
.sym 80673 soc.cpu.cpuregs_rs1[16]
.sym 80674 soc.cpu.reg_pc[16]
.sym 80675 soc.cpu.instr_lui
.sym 80678 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[16]
.sym 80679 $abc$72829$new_n5519_
.sym 80680 soc.cpu.cpu_state[2]
.sym 80681 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[16]_new_inv_
.sym 80684 soc.cpu.is_lui_auipc_jal
.sym 80685 soc.cpu.cpuregs_rs1[23]
.sym 80686 soc.cpu.reg_pc[23]
.sym 80687 soc.cpu.instr_lui
.sym 80690 $false
.sym 80691 $false
.sym 80692 $false
.sym 80693 soc.cpu.mem_addr[25]
.sym 80696 soc.cpu.is_lui_auipc_jal
.sym 80697 soc.cpu.cpuregs_rs1[25]
.sym 80698 soc.cpu.reg_pc[25]
.sym 80699 soc.cpu.instr_lui
.sym 80702 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[9]
.sym 80703 $abc$72829$new_n5519_
.sym 80704 soc.cpu.cpu_state[2]
.sym 80705 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[9]_new_inv_
.sym 80709 $abc$72829$new_n5544_
.sym 80710 $abc$72829$new_n5540_
.sym 80711 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[27]_new_inv_
.sym 80712 $abc$72829$new_n5552_
.sym 80713 $abc$72829$new_n5536_
.sym 80714 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[28]_new_inv_
.sym 80715 soc.cpu.reg_op1[28]
.sym 80716 soc.cpu.reg_op1[26]
.sym 80783 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[30]
.sym 80784 $abc$72829$new_n5519_
.sym 80785 soc.cpu.cpu_state[2]
.sym 80786 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[30]_new_inv_
.sym 80813 soc.cpu.is_lui_auipc_jal
.sym 80814 soc.cpu.cpuregs_rs1[30]
.sym 80815 soc.cpu.reg_pc[30]
.sym 80816 soc.cpu.instr_lui
.sym 80819 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[25]
.sym 80820 $abc$72829$new_n5519_
.sym 80821 soc.cpu.cpu_state[2]
.sym 80822 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[25]_new_inv_
.sym 80825 $false
.sym 80826 $false
.sym 80827 $false
.sym 80828 soc.cpu.mem_addr[31]
.sym 80934 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[2]
.sym 80935 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[3]
.sym 80936 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[4]
.sym 80937 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[5]
.sym 80938 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[6]
.sym 80939 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[7]
.sym 81007 $false
.sym 81008 soc.cpu.pcpi_div.outsign
.sym 81009 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[7]
.sym 81010 soc.cpu.pcpi_div.dividend[7]
.sym 81013 $false
.sym 81014 soc.cpu.pcpi_div.outsign
.sym 81015 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[3]
.sym 81016 soc.cpu.pcpi_div.dividend[3]
.sym 81019 $false
.sym 81020 soc.cpu.pcpi_div.outsign
.sym 81021 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[4]
.sym 81022 soc.cpu.pcpi_div.dividend[4]
.sym 81025 $false
.sym 81026 $false
.sym 81027 $false
.sym 81028 soc.cpu.pcpi_div.dividend[6]
.sym 81031 $false
.sym 81032 pinEncoderDB$2
.sym 81033 $abc$72829$techmap\encoderR.$sub$encoder.v:40$1172_Y[7]
.sym 81034 $abc$72829$techmap\encoderR.$add$encoder.v:38$1171_Y[7]
.sym 81037 $false
.sym 81038 encoderR.encoderCount[7]
.sym 81039 $false
.sym 81040 $auto$alumacc.cc:474:replace_alu$7613.C[7]
.sym 81043 $false
.sym 81044 encoderR.encoderCounter[1]
.sym 81045 $abc$72829$techmap\encoderR.$procmux$2678_Y[3]_new_inv_
.sym 81046 $abc$72829$techmap\encoderR.$procmux$2675_Y[3]_new_inv_
.sym 81049 $false
.sym 81050 encoderR.encoderCounter[1]
.sym 81051 $abc$72829$techmap\encoderR.$procmux$2678_Y[7]_new_inv_
.sym 81052 $abc$72829$techmap\encoderR.$procmux$2675_Y[7]_new_inv_
.sym 81053 $true
.sym 81054 clk_16mhz$2$2
.sym 81055 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 81060 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[8]
.sym 81061 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[9]
.sym 81062 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[10]
.sym 81063 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[11]
.sym 81064 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[12]
.sym 81065 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[13]
.sym 81066 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[14]
.sym 81067 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[15]
.sym 81170 $false
.sym 81171 $false
.sym 81172 $false
.sym 81173 soc.cpu.pcpi_div.dividend[15]
.sym 81176 $false
.sym 81177 soc.cpu.pcpi_div.outsign
.sym 81178 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[6]
.sym 81179 soc.cpu.pcpi_div.dividend[6]
.sym 81182 $false
.sym 81183 $false
.sym 81184 $false
.sym 81185 soc.cpu.pcpi_div.dividend[11]
.sym 81188 $false
.sym 81189 soc.cpu.pcpi_div.outsign
.sym 81190 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[15]
.sym 81191 soc.cpu.pcpi_div.dividend[15]
.sym 81194 $false
.sym 81195 writeEncoderD
.sym 81196 encoderR.encoderCount[3]
.sym 81197 encoderDataD[3]
.sym 81200 $false
.sym 81201 soc.cpu.pcpi_div.outsign
.sym 81202 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[8]
.sym 81203 soc.cpu.pcpi_div.dividend[8]
.sym 81206 $false
.sym 81207 soc.cpu.pcpi_div.outsign
.sym 81208 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[11]
.sym 81209 soc.cpu.pcpi_div.dividend[11]
.sym 81212 soc.cpu.mem_wdata[3]
.sym 81213 $false
.sym 81214 $false
.sym 81215 $false
.sym 81216 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229
.sym 81217 clk_16mhz$2$2
.sym 81218 $false
.sym 81219 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[16]
.sym 81220 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[17]
.sym 81221 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[18]
.sym 81222 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[19]
.sym 81223 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[20]
.sym 81224 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[21]
.sym 81225 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[22]
.sym 81226 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[23]
.sym 81293 $false
.sym 81294 $false
.sym 81295 $false
.sym 81296 soc.cpu.pcpi_div.dividend[18]
.sym 81299 $false
.sym 81300 $false
.sym 81301 $false
.sym 81302 soc.cpu.pcpi_div.dividend[17]
.sym 81305 $false
.sym 81306 soc.cpu.pcpi_div.outsign
.sym 81307 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[16]
.sym 81308 soc.cpu.pcpi_div.dividend[16]
.sym 81311 $false
.sym 81312 writeEncoderD
.sym 81313 encoderR.encoderCount[4]
.sym 81314 encoderDataD[4]
.sym 81317 $false
.sym 81318 soc.cpu.pcpi_div.outsign
.sym 81319 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[2]
.sym 81320 soc.cpu.pcpi_div.dividend[2]
.sym 81323 $false
.sym 81324 soc.cpu.pcpi_div.outsign
.sym 81325 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[17]
.sym 81326 soc.cpu.pcpi_div.dividend[17]
.sym 81329 $false
.sym 81330 soc.spimemio.config_en
.sym 81331 $abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:168$80_Y_new_inv_
.sym 81332 soc.spimemio.config_do[2]
.sym 81335 $false
.sym 81336 encoderR.encoderCounter[1]
.sym 81337 $abc$72829$techmap\encoderR.$procmux$2678_Y[4]_new_inv_
.sym 81338 $abc$72829$techmap\encoderR.$procmux$2675_Y[4]_new_inv_
.sym 81339 $true
.sym 81340 clk_16mhz$2$2
.sym 81341 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 81342 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[24]
.sym 81343 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[25]
.sym 81344 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[26]
.sym 81345 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[27]
.sym 81346 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[28]
.sym 81347 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[29]
.sym 81348 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[30]
.sym 81349 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[31]_new_inv_
.sym 81416 $false
.sym 81417 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 81418 $abc$72829$auto$wreduce.cc:454:run$7250[5]
.sym 81419 soc.cpu.reg_op2[5]
.sym 81422 $false
.sym 81423 soc.cpu.pcpi_div.outsign
.sym 81424 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[26]
.sym 81425 soc.cpu.pcpi_div.dividend[26]
.sym 81428 $false
.sym 81429 $false
.sym 81430 $false
.sym 81431 soc.cpu.pcpi_div.dividend[24]
.sym 81434 $false
.sym 81435 $false
.sym 81436 $false
.sym 81437 soc.cpu.pcpi_div.dividend[26]
.sym 81440 $false
.sym 81441 soc.cpu.pcpi_div.outsign
.sym 81442 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[24]
.sym 81443 soc.cpu.pcpi_div.dividend[24]
.sym 81452 $false
.sym 81453 soc.cpu.pcpi_div.outsign
.sym 81454 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[20]
.sym 81455 soc.cpu.pcpi_div.dividend[20]
.sym 81458 soc.cpu.mem_wdata[4]
.sym 81459 $false
.sym 81460 $false
.sym 81461 $false
.sym 81462 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$44229
.sym 81463 clk_16mhz$2$2
.sym 81464 $false
.sym 81465 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[44]_new_inv_
.sym 81466 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[29]_new_inv_
.sym 81467 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[30]_new_inv_
.sym 81468 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[25]_new_inv_
.sym 81469 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[22]_new_inv_
.sym 81470 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[18]_new_inv_
.sym 81471 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[28]_new_inv_
.sym 81472 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[30]
.sym 81539 $false
.sym 81540 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 81541 $abc$72829$auto$wreduce.cc:454:run$7250[19]
.sym 81542 soc.cpu.reg_op2[19]
.sym 81545 $false
.sym 81546 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 81547 $abc$72829$auto$wreduce.cc:454:run$7250[8]
.sym 81548 soc.cpu.reg_op2[8]
.sym 81557 $false
.sym 81558 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 81559 $abc$72829$auto$wreduce.cc:454:run$7250[4]
.sym 81560 soc.cpu.reg_op2[4]
.sym 81563 $false
.sym 81564 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 81565 $abc$72829$auto$wreduce.cc:454:run$7250[11]
.sym 81566 soc.cpu.reg_op2[11]
.sym 81569 $false
.sym 81570 soc.cpu.pcpi_div.start$2
.sym 81571 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[50]_new_inv_
.sym 81572 soc.cpu.pcpi_div.divisor[51]
.sym 81575 $false
.sym 81576 soc.cpu.pcpi_div.start$2
.sym 81577 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[38]_new_inv_
.sym 81578 soc.cpu.pcpi_div.divisor[39]
.sym 81581 $false
.sym 81582 soc.cpu.pcpi_div.start$2
.sym 81583 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[49]_new_inv_
.sym 81584 soc.cpu.pcpi_div.divisor[50]
.sym 81585 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 81586 clk_16mhz$2$2
.sym 81587 $false
.sym 81588 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[27]_new_inv_
.sym 81590 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[32]_new_inv_
.sym 81592 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[53]_new_inv_
.sym 81595 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[19]_new_inv_
.sym 81662 $false
.sym 81663 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 81664 $abc$72829$auto$wreduce.cc:454:run$7250[24]
.sym 81665 soc.cpu.reg_op2[24]
.sym 81668 soc.cpu.mem_wdata[30]
.sym 81669 $false
.sym 81670 $false
.sym 81671 $false
.sym 81698 soc.cpu.mem_wdata[27]
.sym 81699 $false
.sym 81700 $false
.sym 81701 $false
.sym 81704 soc.cpu.mem_wdata[28]
.sym 81705 $false
.sym 81706 $false
.sym 81707 $false
.sym 81708 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45021
.sym 81709 clk_16mhz$2$2
.sym 81710 $false
.sym 81711 soc.cpu.pcpi_div.divisor[59]
.sym 81717 soc.cpu.pcpi_div.divisor[57]
.sym 81718 soc.cpu.pcpi_div.divisor[58]
.sym 81791 $false
.sym 81792 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 81793 $abc$72829$auto$wreduce.cc:454:run$7250[27]
.sym 81794 soc.cpu.reg_op2[27]
.sym 81803 $false
.sym 81804 $false
.sym 81805 soc.cpu.reg_op1[27]
.sym 81806 soc.cpu.reg_op2[27]
.sym 81809 soc.cpu.reg_op1[27]
.sym 81810 soc.cpu.reg_op2[27]
.sym 81811 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 81812 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 81815 $false
.sym 81816 $false
.sym 81817 soc.cpu.reg_op1[29]
.sym 81818 soc.cpu.reg_op2[29]
.sym 81821 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31491[1]_new_inv_
.sym 81822 $abc$72829$new_n8131_
.sym 81823 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[27]_new_
.sym 81824 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 81835 $abc$72829$new_n8153_
.sym 81836 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31475[1]_new_inv_
.sym 81837 $abc$72829$new_n7892_
.sym 81839 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31667[1]_new_inv_
.sym 81840 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 81841 soc.cpu.pcpi_mul.mul_finish
.sym 81908 $false
.sym 81909 $false
.sym 81910 soc.cpu.reg_op1[11]
.sym 81911 soc.cpu.reg_op2[11]
.sym 81914 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31539[1]_new_inv_
.sym 81915 $abc$72829$new_n8073_
.sym 81916 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[21]_new_
.sym 81917 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 81920 soc.cpu.reg_op1[21]
.sym 81921 soc.cpu.reg_op2[21]
.sym 81922 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 81923 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 81926 $false
.sym 81927 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31619[1]_new_inv_
.sym 81928 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[11]_new_
.sym 81929 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 81932 $false
.sym 81933 $false
.sym 81934 soc.cpu.reg_op1[21]
.sym 81935 soc.cpu.reg_op2[21]
.sym 81938 soc.cpu.reg_op1[11]
.sym 81939 soc.cpu.reg_op2[11]
.sym 81940 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 81941 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 81944 $false
.sym 81945 soc.cpu.pcpi_insn[14]
.sym 81946 soc.cpu.pcpi_insn[13]
.sym 81947 soc.cpu.pcpi_insn[12]
.sym 81950 $false
.sym 81951 soc.cpu.pcpi_insn[14]
.sym 81952 soc.cpu.pcpi_insn[13]
.sym 81953 soc.cpu.pcpi_insn[12]
.sym 81954 $true
.sym 81955 clk_16mhz$2$2
.sym 81956 $abc$72829$auto$rtlil.cc:1981:NotGate$72693
.sym 81957 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_
.sym 81958 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_
.sym 81959 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_
.sym 81960 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_
.sym 81961 $abc$72829$new_n8156_
.sym 81963 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_
.sym 81964 $abc$72829$new_n9552_
.sym 82031 soc.cpu.reg_op1[31]
.sym 82032 soc.cpu.reg_op2[31]
.sym 82033 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 82034 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 82037 soc.cpu.reg_op1[15]
.sym 82038 soc.cpu.reg_op2[15]
.sym 82039 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 82040 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 82043 $false
.sym 82044 $false
.sym 82045 soc.cpu.reg_op1[15]
.sym 82046 soc.cpu.reg_op2[15]
.sym 82049 $false
.sym 82050 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31587[1]_new_inv_
.sym 82051 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[15]_new_
.sym 82052 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 82055 $false
.sym 82056 soc.cpu.pcpi_div.instr_div
.sym 82057 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[31]_new_
.sym 82058 $abc$72829$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1088_Y_new_inv_
.sym 82061 $false
.sym 82062 $false
.sym 82063 soc.cpu.pcpi_div.start$2
.sym 82064 resetn$2
.sym 82067 $false
.sym 82068 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31459[1]_new_inv_
.sym 82069 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[31]_new_
.sym 82070 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 82073 $false
.sym 82074 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1089_Y_new_
.sym 82075 soc.cpu.reg_op1[31]
.sym 82076 soc.cpu.pcpi_div.instr_rem
.sym 82077 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60378
.sym 82078 clk_16mhz$2$2
.sym 82079 $false
.sym 82080 $abc$72829$new_n8155_
.sym 82081 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_
.sym 82082 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_
.sym 82083 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][25]_new_
.sym 82084 $abc$72829$new_n8133_
.sym 82085 $abc$72829$new_n8151_
.sym 82086 $abc$72829$new_n8129_
.sym 82087 $abc$72829$new_n4896_
.sym 82154 $abc$72829$new_n8173_
.sym 82155 $abc$72829$new_n8172_
.sym 82156 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_
.sym 82157 $abc$72829$new_n8021_
.sym 82160 soc.cpu.pcpi_div.instr_remu
.sym 82161 soc.cpu.pcpi_div.instr_rem
.sym 82162 soc.cpu.pcpi_div.instr_divu
.sym 82163 soc.cpu.pcpi_div.instr_div
.sym 82166 $abc$72829$new_n6258_
.sym 82167 soc.cpu.reg_op2[0]
.sym 82168 soc.cpu.reg_op1[30]
.sym 82169 soc.cpu.reg_op1[31]
.sym 82172 $abc$72829$new_n8011_
.sym 82173 $abc$72829$new_n8010_
.sym 82174 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_
.sym 82175 $abc$72829$new_n7934_
.sym 82178 $false
.sym 82179 $false
.sym 82180 soc.cpu.pcpi_div.pcpi_wr
.sym 82181 $abc$72829$auto$rtlil.cc:1981:NotGate$72705
.sym 82184 $abc$72829$new_n8171_
.sym 82185 $abc$72829$new_n7780_
.sym 82186 $abc$72829$new_n9552_
.sym 82187 $abc$72829$new_n8178_
.sym 82190 $false
.sym 82191 soc.cpu.pcpi_insn[14]
.sym 82192 soc.cpu.pcpi_insn[13]
.sym 82193 soc.cpu.pcpi_insn[12]
.sym 82196 $false
.sym 82197 soc.cpu.pcpi_insn[14]
.sym 82198 soc.cpu.pcpi_insn[12]
.sym 82199 soc.cpu.pcpi_insn[13]
.sym 82200 $true
.sym 82201 clk_16mhz$2$2
.sym 82202 $abc$72829$auto$rtlil.cc:1981:NotGate$72693
.sym 82203 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_
.sym 82204 $abc$72829$new_n8150_
.sym 82205 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_
.sym 82206 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[21]_new_
.sym 82207 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[5]_new_
.sym 82208 $abc$72829$new_n8068_
.sym 82209 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_
.sym 82210 soc.cpu.alu_out_q[5]
.sym 82277 $abc$72829$new_n8106_
.sym 82278 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][31]_new_inv_
.sym 82279 $abc$72829$new_n8100_
.sym 82280 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_
.sym 82283 $abc$72829$new_n7989_
.sym 82284 $abc$72829$new_n7988_
.sym 82285 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_
.sym 82286 $abc$72829$new_n7934_
.sym 82289 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 82290 soc.cpu.pcpi_div.pcpi_wr
.sym 82291 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 82292 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 82295 soc.cpu.pcpi_div.instr_divu
.sym 82296 soc.cpu.pcpi_div.instr_div
.sym 82297 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[27]_new_inv_
.sym 82298 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[27]_new_inv_
.sym 82301 $abc$72829$new_n7966_
.sym 82302 $abc$72829$new_n7965_
.sym 82303 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[11]_new_
.sym 82304 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[11]_new_
.sym 82307 soc.cpu.pcpi_div.instr_divu
.sym 82308 soc.cpu.pcpi_div.instr_div
.sym 82309 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[7]_new_inv_
.sym 82310 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[7]_new_inv_
.sym 82313 $false
.sym 82314 $false
.sym 82315 $abc$72829$new_n9554_
.sym 82316 $abc$72829$new_n9553_
.sym 82319 $false
.sym 82320 $false
.sym 82321 resetn$2
.sym 82322 $abc$72829$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.sym 82323 $true
.sym 82324 clk_16mhz$2$2
.sym 82325 $false
.sym 82326 $abc$72829$new_n8030_
.sym 82327 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_
.sym 82328 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_
.sym 82329 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_
.sym 82330 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_
.sym 82331 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_
.sym 82332 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_
.sym 82333 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.sym 82400 $abc$72829$new_n8027_
.sym 82401 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 82402 $abc$72829$new_n8034_
.sym 82403 $abc$72829$new_n8030_
.sym 82406 $false
.sym 82407 soc.cpu.reg_op2[3]
.sym 82408 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_
.sym 82409 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_
.sym 82412 $abc$72829$new_n7934_
.sym 82413 soc.cpu.reg_op2[3]
.sym 82414 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_
.sym 82415 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][25]_new_
.sym 82418 soc.cpu.reg_op2[4]
.sym 82419 soc.cpu.reg_op2[3]
.sym 82420 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_
.sym 82421 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.sym 82424 $abc$72829$new_n7934_
.sym 82425 soc.cpu.reg_op2[3]
.sym 82426 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.sym 82427 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_
.sym 82430 soc.cpu.reg_op2[4]
.sym 82431 soc.cpu.reg_op2[3]
.sym 82432 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][7]_new_inv_
.sym 82433 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][23]_new_inv_
.sym 82436 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 82437 $abc$72829$new_n8087_
.sym 82438 $abc$72829$new_n7752_
.sym 82439 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_
.sym 82442 $false
.sym 82443 soc.cpu.pcpi_insn[14]
.sym 82444 soc.cpu.pcpi_insn[13]
.sym 82445 soc.cpu.pcpi_insn[12]
.sym 82446 $true
.sym 82447 clk_16mhz$2$2
.sym 82448 $abc$72829$auto$rtlil.cc:1981:NotGate$72705
.sym 82449 $abc$72829$new_n8589_
.sym 82450 $abc$72829$new_n8625_
.sym 82451 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 82452 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 82453 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 82454 soc.cpu.alu_out_q[21]
.sym 82455 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 82456 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 82523 soc.cpu.reg_op1[3]
.sym 82524 soc.cpu.reg_op2[3]
.sym 82525 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 82526 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 82529 $abc$72829$new_n8106_
.sym 82530 soc.cpu.reg_op2[3]
.sym 82531 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_
.sym 82532 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.sym 82535 $abc$72829$new_n8115_
.sym 82536 $abc$72829$new_n8114_
.sym 82537 $abc$72829$new_n8110_
.sym 82538 $abc$72829$new_n8109_
.sym 82541 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31683[1]_new_inv_
.sym 82542 soc.cpu.reg_op1[3]
.sym 82543 soc.cpu.reg_op2[3]
.sym 82544 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 82547 $abc$72829$new_n7934_
.sym 82548 soc.cpu.reg_op2[3]
.sym 82549 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][9]_new_inv_
.sym 82550 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][1]_new_
.sym 82553 $abc$72829$new_n7856_
.sym 82554 $abc$72829$new_n7852_
.sym 82555 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.sym 82556 $abc$72829$new_n7780_
.sym 82559 soc.cpu.reg_op1[25]
.sym 82560 soc.cpu.reg_op2[25]
.sym 82561 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 82562 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 82565 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31507[1]_new_inv_
.sym 82566 soc.cpu.reg_op1[25]
.sym 82567 soc.cpu.reg_op2[25]
.sym 82568 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 82572 $abc$72829$new_n7807_
.sym 82573 $abc$72829$new_n7812_
.sym 82574 $abc$72829$new_n8137_
.sym 82575 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[1]_new_
.sym 82576 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[5]_new_
.sym 82577 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][1]_new_
.sym 82578 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[21]_new_
.sym 82579 soc.cpu.mem_wdata[17]
.sym 82646 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 82647 $abc$72829$new_n8047_
.sym 82648 $abc$72829$new_n6259_
.sym 82649 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_
.sym 82652 soc.cpu.reg_op2[28]
.sym 82653 soc.cpu.reg_op2[29]
.sym 82654 soc.cpu.reg_op2[30]
.sym 82655 soc.cpu.reg_op2[31]
.sym 82658 soc.cpu.reg_op2[3]
.sym 82659 soc.cpu.reg_op2[4]
.sym 82660 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.sym 82661 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_
.sym 82664 $false
.sym 82665 $abc$72829$new_n6259_
.sym 82666 $abc$72829$new_n6258_
.sym 82667 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[0]_new_inv_
.sym 82670 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 82671 soc.cpu.pcpi_div.pcpi_wr
.sym 82672 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 82673 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 82676 soc.cpu.reg_op2[20]
.sym 82677 soc.cpu.reg_op2[21]
.sym 82678 soc.cpu.reg_op2[22]
.sym 82679 soc.cpu.reg_op2[23]
.sym 82682 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[1]_new_inv_
.sym 82683 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[2]_new_inv_
.sym 82684 $abc$72829$new_n6256_
.sym 82685 $abc$72829$new_n6251_
.sym 82688 soc.spimemio.xfer.ibuffer[2]
.sym 82689 $false
.sym 82690 $false
.sym 82691 $false
.sym 82692 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400
.sym 82693 clk_16mhz$2$2
.sym 82694 $false
.sym 82695 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[27]_new_
.sym 82696 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_
.sym 82697 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[19]_new_
.sym 82699 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[11]_new_
.sym 82700 soc.cpu.alu_out_q[29]
.sym 82701 soc.cpu.alu_out_q[27]
.sym 82702 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 82769 soc.cpu.reg_op2[8]
.sym 82770 soc.cpu.reg_op2[9]
.sym 82771 soc.cpu.reg_op2[10]
.sym 82772 soc.cpu.reg_op2[11]
.sym 82775 soc.cpu.reg_op2[0]
.sym 82776 soc.cpu.reg_op2[5]
.sym 82777 soc.cpu.reg_op2[6]
.sym 82778 soc.cpu.reg_op2[7]
.sym 82787 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[5]_new_inv_
.sym 82788 $abc$72829$new_n6254_
.sym 82789 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[3]_new_inv_
.sym 82790 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24813[4]_new_inv_
.sym 82793 soc.cpu.reg_op2[16]
.sym 82794 soc.cpu.reg_op2[17]
.sym 82795 soc.cpu.reg_op2[18]
.sym 82796 soc.cpu.reg_op2[19]
.sym 82799 soc.cpu.reg_op2[12]
.sym 82800 soc.cpu.reg_op2[13]
.sym 82801 soc.cpu.reg_op2[14]
.sym 82802 soc.cpu.reg_op2[15]
.sym 82805 soc.cpu.mem_rdata_q[12]
.sym 82806 $false
.sym 82807 $false
.sym 82808 $false
.sym 82811 soc.cpu.mem_rdata_q[14]
.sym 82812 $false
.sym 82813 $false
.sym 82814 $false
.sym 82815 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 82816 clk_16mhz$2$2
.sym 82817 $false
.sym 82819 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_
.sym 82820 $abc$72829$new_n7938_
.sym 82821 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_
.sym 82822 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[9]_new_
.sym 82825 soc.cpu.reg_op1[14]
.sym 82892 $false
.sym 82893 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 82894 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 82895 soc.cpu.reg_op2[4]
.sym 82898 $false
.sym 82899 $false
.sym 82900 soc.cpu.mem_wstrb[0]
.sym 82901 $abc$72829$techmap\soc.$0\ram_ready[0:0]
.sym 82904 $false
.sym 82905 $false
.sym 82906 soc.cpu.pcpi_div.pcpi_wait
.sym 82907 soc.cpu.pcpi_div.pcpi_wait_q
.sym 82910 $abc$72829$new_n9403_
.sym 82911 soc.spimemio.valid
.sym 82912 soc.memory.rdata[11]
.sym 82913 soc.ram_ready
.sym 82916 $false
.sym 82917 $false
.sym 82918 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[5]_new_inv_
.sym 82919 soc.cpu.mem_xfer
.sym 82922 soc.cpu.pcpi_div.instr_divu
.sym 82923 soc.cpu.pcpi_div.instr_div
.sym 82924 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[15]_new_inv_
.sym 82925 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[15]_new_inv_
.sym 82928 $false
.sym 82929 $abc$72829$new_n7939_
.sym 82930 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[9]_new_
.sym 82931 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[9]_new_
.sym 82934 $false
.sym 82935 $false
.sym 82936 soc.cpu.pcpi_div.pcpi_wait
.sym 82937 resetn$2
.sym 82938 $true
.sym 82939 clk_16mhz$2$2
.sym 82940 $false
.sym 82943 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696
.sym 82946 $abc$72829$new_n5245_
.sym 82947 $abc$72829$new_n8368_
.sym 82948 pwm_connectorIF[9]
.sym 83015 $false
.sym 83016 $false
.sym 83017 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076
.sym 83018 $abc$72829$new_n5514_
.sym 83021 $abc$72829$new_n5438_
.sym 83022 soc.cpu.mem_do_wdata
.sym 83023 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$48822[0]_new_inv_
.sym 83024 soc.cpu.mem_do_rinst
.sym 83027 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 83028 soc.cpu.pcpi_div.pcpi_wr
.sym 83029 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 83030 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 83033 soc.cpu.mem_state[0]
.sym 83034 soc.cpu.mem_state[1]
.sym 83035 soc.cpu.mem_do_rinst
.sym 83036 soc.cpu.mem_do_wdata
.sym 83039 $false
.sym 83040 $false
.sym 83041 $false
.sym 83042 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$46076
.sym 83045 $false
.sym 83046 $false
.sym 83047 soc.cpu.mem_state[0]
.sym 83048 soc.cpu.mem_state[1]
.sym 83051 $false
.sym 83052 $false
.sym 83053 soc.cpu.mem_state[0]
.sym 83054 soc.cpu.mem_state[1]
.sym 83057 soc.cpu.mem_la_read
.sym 83058 $false
.sym 83059 $false
.sym 83060 $false
.sym 83061 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47532
.sym 83062 clk_16mhz$2$2
.sym 83063 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[1]
.sym 83064 $abc$72829$new_n5335_
.sym 83065 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26347[0]_new_
.sym 83066 $abc$72829$new_n5298_
.sym 83067 $abc$72829$techmap\soc.cpu.$procmux$5390_Y[4]_new_inv_
.sym 83068 $abc$72829$new_n5367_
.sym 83069 soc.spimemio.rdata[28]
.sym 83070 soc.spimemio.rdata[23]
.sym 83071 soc.spimemio.rdata[17]
.sym 83138 $false
.sym 83139 $false
.sym 83140 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 83141 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 83144 $false
.sym 83145 soc.cpu.mem_xfer
.sym 83146 $abc$72829$auto$wreduce.cc:454:run$7249[1]_new_
.sym 83147 soc.cpu.mem_la_read
.sym 83150 $false
.sym 83151 $abc$72829$new_n6663_
.sym 83152 $abc$72829$new_n6641_
.sym 83153 $abc$72829$new_n6648_
.sym 83156 $false
.sym 83157 $abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_
.sym 83158 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 83159 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26347[0]_new_
.sym 83162 $false
.sym 83163 $false
.sym 83164 soc.cpu.trap
.sym 83165 resetn$2
.sym 83168 $abc$72829$new_n5516_
.sym 83169 soc.cpu.mem_state[1]
.sym 83170 soc.cpu.mem_state[0]
.sym 83171 soc.cpu.mem_xfer
.sym 83174 $false
.sym 83175 $abc$72829$new_n5512_
.sym 83176 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[5]_new_inv_
.sym 83177 $abc$72829$new_n5511_
.sym 83180 $abc$72829$new_n5515_
.sym 83181 $abc$72829$auto$wreduce.cc:454:run$7249[1]_new_
.sym 83182 $abc$72829$new_n5514_
.sym 83183 soc.cpu.mem_la_read
.sym 83184 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47554
.sym 83185 clk_16mhz$2$2
.sym 83186 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$46004[1]
.sym 83187 $abc$72829$new_n5388_
.sym 83188 $abc$72829$new_n5310_
.sym 83189 $abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_
.sym 83190 $abc$72829$new_n5320_
.sym 83191 $abc$72829$new_n5387_
.sym 83192 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 83193 $abc$72829$new_n5392_
.sym 83194 soc.cpu.mem_rdata_q[19]
.sym 83261 $abc$72829$new_n5310_
.sym 83262 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14709_new_
.sym 83263 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.sym 83264 soc.cpu.mem_rdata_latched[6]
.sym 83267 $false
.sym 83268 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.sym 83269 soc.cpu.mem_rdata_latched[12]
.sym 83270 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 83273 $abc$72829$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_
.sym 83274 $abc$72829$new_n6663_
.sym 83275 $abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_
.sym 83276 $abc$72829$auto$simplemap.cc:168:logic_reduce$17034_new_inv_
.sym 83279 $false
.sym 83280 $abc$72829$new_n6734_
.sym 83281 $abc$72829$new_n6647_
.sym 83282 $abc$72829$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_
.sym 83285 $abc$72829$new_n6684_
.sym 83286 $abc$72829$techmap$techmap\soc.cpu.$procmux$5424.$and$/usr/local/bin/../share/yosys/techmap.v:434$16220_Y[1]_new_inv_
.sym 83287 $abc$72829$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_
.sym 83288 $abc$72829$new_n6641_
.sym 83291 $false
.sym 83292 $false
.sym 83293 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 83294 $abc$72829$new_n6647_
.sym 83297 $abc$72829$new_n6732_
.sym 83298 $abc$72829$new_n6657_
.sym 83299 $abc$72829$new_n6735_
.sym 83300 $abc$72829$new_n6730_
.sym 83303 $false
.sym 83304 $abc$72829$new_n7916_
.sym 83305 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 83306 $abc$72829$soc.cpu.alu_shr[7]_new_inv_
.sym 83307 $true
.sym 83308 clk_16mhz$2$2
.sym 83309 $false
.sym 83310 $abc$72829$new_n5312_
.sym 83311 $abc$72829$new_n5355_
.sym 83312 $abc$72829$new_n5309_
.sym 83313 $abc$72829$new_n5358_
.sym 83314 $abc$72829$new_n6815_
.sym 83315 $abc$72829$techmap\soc.cpu.$procmux$4713_Y[4]_new_
.sym 83316 $abc$72829$new_n5356_
.sym 83317 soc.cpu.decoded_rs2[5]
.sym 83384 $false
.sym 83385 $false
.sym 83386 $abc$72829$new_n6657_
.sym 83387 $abc$72829$new_n6736_
.sym 83390 soc.cpu.mem_rdata_latched[5]
.sym 83391 $abc$72829$new_n9441_
.sym 83392 $abc$72829$new_n5408_
.sym 83393 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 83396 $false
.sym 83397 $abc$72829$new_n6694_
.sym 83398 $abc$72829$new_n5320_
.sym 83399 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 83402 $false
.sym 83403 $abc$72829$new_n6659_
.sym 83404 $abc$72829$new_n6736_
.sym 83405 soc.cpu.mem_rdata_latched[3]
.sym 83408 soc.cpu.mem_rdata_latched[6]
.sym 83409 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 83410 $abc$72829$new_n5408_
.sym 83411 $abc$72829$new_n5388_
.sym 83414 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 83415 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 83416 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 83417 soc.cpu.mem_rdata_latched[12]
.sym 83420 $false
.sym 83421 $false
.sym 83422 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 83423 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26347[0]_new_
.sym 83426 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_
.sym 83427 $abc$72829$new_n6692_
.sym 83428 $abc$72829$new_n6657_
.sym 83429 $abc$72829$new_n6693_
.sym 83430 $true
.sym 83431 clk_16mhz$2$2
.sym 83432 $false
.sym 83433 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 83434 $abc$72829$new_n5366_
.sym 83435 $abc$72829$new_n5319_
.sym 83436 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14788
.sym 83437 $abc$72829$new_n6826_
.sym 83438 $abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 83439 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808
.sym 83440 soc.cpu.decoded_rs1[5]
.sym 83507 $abc$72829$new_n6695_
.sym 83508 $abc$72829$new_n6646_
.sym 83509 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[4]_new_inv_
.sym 83510 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 83513 $false
.sym 83514 soc.cpu.mem_xfer
.sym 83515 $abc$72829$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 83516 soc.cpu.mem_rdata_q[30]
.sym 83519 $abc$72829$new_n5390_
.sym 83520 $abc$72829$new_n6701_
.sym 83521 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 83522 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 83525 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 83526 soc.cpu.mem_rdata_latched[12]
.sym 83527 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 83528 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 83531 $abc$72829$new_n6699_
.sym 83532 $abc$72829$new_n6646_
.sym 83533 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_
.sym 83534 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 83537 $false
.sym 83538 soc.cpu.mem_xfer
.sym 83539 $abc$72829$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 83540 soc.cpu.mem_rdata_q[29]
.sym 83543 $false
.sym 83544 $false
.sym 83545 $abc$72829$new_n6695_
.sym 83546 $abc$72829$new_n6700_
.sym 83549 $abc$72829$new_n6657_
.sym 83550 $abc$72829$new_n9509_
.sym 83551 $abc$72829$techmap\soc.cpu.$procmux$5473_Y[5]_new_inv_
.sym 83552 $abc$72829$new_n6692_
.sym 83553 $true
.sym 83554 clk_16mhz$2$2
.sym 83555 $false
.sym 83556 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 83557 $abc$72829$new_n9426_
.sym 83558 $abc$72829$new_n5168_
.sym 83559 $abc$72829$new_n5281_
.sym 83560 soc.cpu.instr_retirq
.sym 83561 soc.cpu.decoded_imm_uj[27]
.sym 83562 soc.cpu.decoded_imm_uj[18]
.sym 83563 soc.cpu.decoded_imm_uj[1]
.sym 83630 $false
.sym 83631 $false
.sym 83632 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 83633 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 83636 $false
.sym 83637 $abc$72829$new_n5306_
.sym 83638 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.sym 83639 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_
.sym 83642 $false
.sym 83643 $false
.sym 83644 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 83645 $abc$72829$new_n5306_
.sym 83648 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 83649 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 83650 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19786[1]_new_
.sym 83651 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:506$2083_Y_new_
.sym 83654 $false
.sym 83655 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 83656 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 83657 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 83660 $false
.sym 83661 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7148_new_
.sym 83662 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 83663 soc.cpu.mem_rdata_latched[12]
.sym 83666 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19789_new_
.sym 83667 $abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 83668 $abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 83669 soc.cpu.mem_rdata_latched[12]
.sym 83672 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 83673 $false
.sym 83674 $false
.sym 83675 $false
.sym 83676 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 83677 clk_16mhz$2$2
.sym 83678 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 83679 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 83680 $abc$72829$new_n5489_
.sym 83681 $abc$72829$new_n4905_
.sym 83682 soc.cpu.decoded_imm[11]
.sym 83683 soc.cpu.decoded_imm[1]
.sym 83684 soc.cpu.decoded_imm[4]
.sym 83685 soc.cpu.decoded_imm[5]
.sym 83686 soc.cpu.decoded_imm[3]
.sym 83753 $false
.sym 83754 soc.cpu.is_lui_auipc_jal
.sym 83755 soc.cpu.is_slli_srli_srai
.sym 83756 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 83759 $false
.sym 83760 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28435[0]_new_
.sym 83761 $abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 83762 soc.cpu.mem_rdata_q[21]
.sym 83765 $false
.sym 83766 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28428[0]_new_
.sym 83767 $abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 83768 soc.cpu.mem_rdata_q[22]
.sym 83771 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 83772 soc.cpu.mem_rdata_q[21]
.sym 83773 soc.cpu.instr_auipc
.sym 83774 soc.cpu.instr_lui
.sym 83777 $false
.sym 83778 soc.cpu.mem_rdata_q[8]
.sym 83779 soc.cpu.is_sb_sh_sw
.sym 83780 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 83783 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 83784 soc.cpu.mem_rdata_q[18]
.sym 83785 soc.cpu.instr_auipc
.sym 83786 soc.cpu.instr_lui
.sym 83789 soc.cpu.mem_wdata[9]
.sym 83790 $false
.sym 83791 $false
.sym 83792 $false
.sym 83795 soc.cpu.mem_wdata[13]
.sym 83796 $false
.sym 83797 $false
.sym 83798 $false
.sym 83799 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280
.sym 83800 clk_16mhz$2$2
.sym 83801 $false
.sym 83802 $abc$72829$new_n5450_
.sym 83803 $abc$72829$new_n5471_
.sym 83804 soc.cpu.decoded_imm[12]
.sym 83805 soc.cpu.decoded_imm[9]
.sym 83806 soc.cpu.decoded_imm[30]
.sym 83807 soc.cpu.decoded_imm[7]
.sym 83808 soc.cpu.decoded_imm[21]
.sym 83809 soc.cpu.decoded_imm[18]
.sym 83876 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 83877 soc.cpu.mem_rdata_q[12]
.sym 83878 soc.cpu.instr_auipc
.sym 83879 soc.cpu.instr_lui
.sym 83882 soc.cpu.mem_rdata_latched[12]
.sym 83883 $false
.sym 83884 $false
.sym 83885 $false
.sym 83888 $false
.sym 83889 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 83890 $abc$72829$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 83891 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 83894 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 83895 $false
.sym 83896 $false
.sym 83897 $false
.sym 83900 $false
.sym 83901 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 83902 $abc$72829$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 83903 soc.cpu.mem_rdata_latched[6]
.sym 83906 $false
.sym 83907 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 83908 $abc$72829$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 83909 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 83912 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 83913 $false
.sym 83914 $false
.sym 83915 $false
.sym 83918 $false
.sym 83919 $false
.sym 83920 $abc$72829$new_n6826_
.sym 83921 $abc$72829$new_n5367_
.sym 83922 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 83923 clk_16mhz$2$2
.sym 83924 $false
.sym 83925 $abc$72829$new_n5592_
.sym 83926 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32023_new_inv_
.sym 83927 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11]
.sym 83928 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[14]_new_inv_
.sym 83929 soc.cpu.cpuregs.wdata[12]
.sym 83930 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28184_new_
.sym 83931 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32019_new_inv_
.sym 83932 soc.cpu.latched_compr
.sym 83999 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32035_new_inv_
.sym 84000 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[9]_new_
.sym 84001 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 84002 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[9]
.sym 84005 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 84006 soc.cpu.latched_stalu
.sym 84007 soc.cpu.alu_out_q[12]
.sym 84008 soc.cpu.reg_out[12]
.sym 84011 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 84012 soc.cpu.latched_stalu
.sym 84013 soc.cpu.alu_out_q[12]
.sym 84014 soc.cpu.reg_out[12]
.sym 84017 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 84018 soc.cpu.latched_stalu
.sym 84019 soc.cpu.alu_out_q[9]
.sym 84020 soc.cpu.reg_out[9]
.sym 84023 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 84024 soc.cpu.latched_stalu
.sym 84025 soc.cpu.alu_out_q[9]
.sym 84026 soc.cpu.reg_out[9]
.sym 84029 $false
.sym 84030 soc.cpu.mem_rdata_q[31]
.sym 84031 soc.cpu.is_sb_sh_sw
.sym 84032 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 84035 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 84036 soc.cpu.mem_rdata_q[16]
.sym 84037 soc.cpu.instr_auipc
.sym 84038 soc.cpu.instr_lui
.sym 84041 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 84042 soc.cpu.mem_rdata_q[17]
.sym 84043 soc.cpu.instr_auipc
.sym 84044 soc.cpu.instr_lui
.sym 84048 $abc$72829$new_n8242_
.sym 84049 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17]
.sym 84050 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 84051 $abc$72829$auto$rtlil.cc:1981:NotGate$71711
.sym 84052 soc.cpu.cpuregs.wdata[18]
.sym 84053 $abc$72829$new_n5457_
.sym 84054 soc.cpu.decoded_imm[10]
.sym 84055 soc.cpu.decoded_imm[27]
.sym 84122 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 84123 soc.cpu.latched_stalu
.sym 84124 soc.cpu.alu_out_q[20]
.sym 84125 soc.cpu.reg_out[20]
.sym 84128 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 84129 soc.cpu.latched_stalu
.sym 84130 soc.cpu.alu_out_q[20]
.sym 84131 soc.cpu.reg_out[20]
.sym 84134 soc.cpu.irq_state[1]
.sym 84135 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[18]_new_
.sym 84136 soc.cpu.reg_next_pc[18]
.sym 84137 soc.cpu.irq_state[0]
.sym 84140 $false
.sym 84141 soc.cpu.instr_auipc
.sym 84142 soc.cpu.instr_lui
.sym 84143 soc.cpu.instr_jal
.sym 84146 $false
.sym 84147 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 84148 soc.cpu.reg_out[20]
.sym 84149 soc.cpu.reg_next_pc[20]
.sym 84152 soc.cpu.irq_state[1]
.sym 84153 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[20]_new_
.sym 84154 soc.cpu.reg_next_pc[20]
.sym 84155 soc.cpu.irq_state[0]
.sym 84164 $abc$72829$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 84165 $false
.sym 84166 $false
.sym 84167 $false
.sym 84168 $true
.sym 84169 clk_16mhz$2$2
.sym 84170 $false
.sym 84171 $abc$72829$new_n6944_
.sym 84172 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31963_new_inv_
.sym 84173 $abc$72829$new_n6984_
.sym 84174 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6]
.sym 84175 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[21]_new_
.sym 84176 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[31]_new_
.sym 84177 soc.cpu.reg_pc[18]
.sym 84178 soc.cpu.reg_pc[7]
.sym 84245 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 84246 soc.cpu.latched_stalu
.sym 84247 soc.cpu.alu_out_q[7]
.sym 84248 soc.cpu.reg_out[7]
.sym 84251 soc.cpu.irq_state[1]
.sym 84252 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[26]_new_
.sym 84253 soc.cpu.reg_next_pc[26]
.sym 84254 soc.cpu.irq_state[0]
.sym 84257 $false
.sym 84258 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 84259 soc.cpu.reg_out[11]
.sym 84260 soc.cpu.reg_next_pc[11]
.sym 84263 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31967_new_inv_
.sym 84264 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[26]_new_
.sym 84265 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 84266 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[26]
.sym 84269 $false
.sym 84270 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[11]_new_
.sym 84271 soc.cpu.irq_state[0]
.sym 84272 soc.cpu.reg_next_pc[11]
.sym 84275 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31959_new_inv_
.sym 84276 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[28]_new_
.sym 84277 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 84278 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[28]
.sym 84281 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 84282 soc.cpu.latched_stalu
.sym 84283 soc.cpu.alu_out_q[7]
.sym 84284 soc.cpu.reg_out[7]
.sym 84287 $false
.sym 84288 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 84289 soc.cpu.reg_out[25]
.sym 84290 soc.cpu.reg_next_pc[25]
.sym 84294 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[29]_new_
.sym 84295 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49970
.sym 84296 $abc$72829$new_n5616_
.sym 84297 soc.cpu.cpuregs.wdata[29]
.sym 84298 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[8]_new_inv_
.sym 84299 $abc$72829$new_n6976_
.sym 84300 soc.cpu.irq_state[0]
.sym 84301 soc.cpu.irq_state[1]
.sym 84368 soc.cpu.is_lui_auipc_jal
.sym 84369 soc.cpu.cpuregs_rs1[7]
.sym 84370 soc.cpu.reg_pc[7]
.sym 84371 soc.cpu.instr_lui
.sym 84374 $false
.sym 84375 soc.cpu.irq_pending[27]
.sym 84376 soc.cpu.irq_state[1]
.sym 84377 soc.cpu.irq_mask[27]
.sym 84380 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 84381 soc.cpu.latched_stalu
.sym 84382 soc.cpu.alu_out_q[23]
.sym 84383 soc.cpu.reg_out[23]
.sym 84386 soc.cpu.is_lui_auipc_jal
.sym 84387 soc.cpu.cpuregs_rs1[4]
.sym 84388 soc.cpu.reg_pc[4]
.sym 84389 soc.cpu.instr_lui
.sym 84392 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 84393 soc.cpu.latched_stalu
.sym 84394 soc.cpu.alu_out_q[23]
.sym 84395 soc.cpu.reg_out[23]
.sym 84398 $false
.sym 84399 $abc$72829$new_n6980_
.sym 84400 soc.cpu.reg_next_pc[30]
.sym 84401 $abc$72829$new_n6858_
.sym 84404 $false
.sym 84405 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 84406 soc.cpu.reg_out[7]
.sym 84407 soc.cpu.reg_next_pc[7]
.sym 84410 $false
.sym 84411 $abc$72829$new_n5640_
.sym 84412 soc.cpu.reg_op1[2]
.sym 84413 $abc$72829$new_n5526_
.sym 84414 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 84415 clk_16mhz$2$2
.sym 84416 $false
.sym 84418 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[1]
.sym 84419 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[2]
.sym 84420 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[3]
.sym 84421 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[4]
.sym 84422 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[5]
.sym 84423 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[6]
.sym 84424 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[7]
.sym 84491 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[4]
.sym 84492 $abc$72829$new_n5519_
.sym 84493 soc.cpu.cpu_state[2]
.sym 84494 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[4]_new_inv_
.sym 84497 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[13]
.sym 84498 $abc$72829$new_n5519_
.sym 84499 soc.cpu.cpu_state[2]
.sym 84500 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[13]_new_inv_
.sym 84503 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31995_new_inv_
.sym 84504 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[19]_new_
.sym 84505 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 84506 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[19]
.sym 84509 soc.cpu.irq_state[1]
.sym 84510 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[10]_new_
.sym 84511 soc.cpu.reg_next_pc[10]
.sym 84512 soc.cpu.irq_state[0]
.sym 84515 soc.cpu.is_lui_auipc_jal
.sym 84516 soc.cpu.cpuregs_rs1[13]
.sym 84517 soc.cpu.reg_pc[13]
.sym 84518 soc.cpu.instr_lui
.sym 84521 soc.cpu.irq_state[1]
.sym 84522 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[19]_new_
.sym 84523 soc.cpu.reg_next_pc[19]
.sym 84524 soc.cpu.irq_state[0]
.sym 84527 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[7]
.sym 84528 $abc$72829$new_n5519_
.sym 84529 soc.cpu.cpu_state[2]
.sym 84530 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[7]_new_inv_
.sym 84533 $abc$72829$new_n8507_
.sym 84534 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[11]_new_inv_
.sym 84535 soc.cpu.cpu_state[3]
.sym 84536 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[11]
.sym 84537 $true
.sym 84538 clk_16mhz$2$2
.sym 84539 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 84540 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[8]
.sym 84541 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[9]
.sym 84542 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[10]
.sym 84543 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[11]
.sym 84544 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[12]
.sym 84545 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[13]
.sym 84546 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[14]
.sym 84547 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[15]
.sym 84614 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[19]
.sym 84615 $abc$72829$new_n5519_
.sym 84616 soc.cpu.cpu_state[2]
.sym 84617 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[19]_new_inv_
.sym 84620 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[11]
.sym 84621 $abc$72829$new_n5519_
.sym 84622 soc.cpu.cpu_state[2]
.sym 84623 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[11]_new_inv_
.sym 84626 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[15]
.sym 84627 $abc$72829$new_n5519_
.sym 84628 soc.cpu.cpu_state[2]
.sym 84629 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[15]_new_inv_
.sym 84632 soc.cpu.is_lui_auipc_jal
.sym 84633 soc.cpu.cpuregs_rs1[11]
.sym 84634 soc.cpu.reg_pc[11]
.sym 84635 soc.cpu.instr_lui
.sym 84638 soc.cpu.is_lui_auipc_jal
.sym 84639 soc.cpu.cpuregs_rs1[15]
.sym 84640 soc.cpu.reg_pc[15]
.sym 84641 soc.cpu.instr_lui
.sym 84644 soc.cpu.is_lui_auipc_jal
.sym 84645 soc.cpu.cpuregs_rs1[9]
.sym 84646 soc.cpu.reg_pc[9]
.sym 84647 soc.cpu.instr_lui
.sym 84650 $false
.sym 84651 $abc$72829$new_n5604_
.sym 84652 soc.cpu.reg_op1[11]
.sym 84653 $abc$72829$new_n5526_
.sym 84656 $false
.sym 84657 $abc$72829$new_n5588_
.sym 84658 soc.cpu.reg_op1[15]
.sym 84659 $abc$72829$new_n5526_
.sym 84660 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 84661 clk_16mhz$2$2
.sym 84662 $false
.sym 84663 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[16]
.sym 84664 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[17]
.sym 84665 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[18]
.sym 84666 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[19]
.sym 84667 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[20]
.sym 84668 $abc$72829$techmap$techmap\soc.cpu.$procmux$3445.$and$/usr/local/bin/../share/yosys/techmap.v:434$18218_Y[21]_new_
.sym 84669 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[22]
.sym 84670 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[23]
.sym 84737 soc.cpu.is_lui_auipc_jal
.sym 84738 soc.cpu.cpuregs_rs1[18]
.sym 84739 soc.cpu.reg_pc[18]
.sym 84740 soc.cpu.instr_lui
.sym 84743 soc.cpu.is_lui_auipc_jal
.sym 84744 soc.cpu.cpuregs_rs1[21]
.sym 84745 soc.cpu.reg_pc[21]
.sym 84746 soc.cpu.instr_lui
.sym 84749 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[18]
.sym 84750 $abc$72829$new_n5519_
.sym 84751 soc.cpu.cpu_state[2]
.sym 84752 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[18]_new_inv_
.sym 84755 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[31]
.sym 84756 $abc$72829$new_n5519_
.sym 84757 soc.cpu.cpu_state[2]
.sym 84758 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[31]_new_inv_
.sym 84761 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[21]
.sym 84762 $abc$72829$new_n5519_
.sym 84763 soc.cpu.cpu_state[2]
.sym 84764 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[21]_new_inv_
.sym 84767 $false
.sym 84768 $abc$72829$new_n5564_
.sym 84769 soc.cpu.reg_op1[21]
.sym 84770 $abc$72829$new_n5526_
.sym 84773 $false
.sym 84774 $abc$72829$new_n5576_
.sym 84775 soc.cpu.reg_op1[18]
.sym 84776 $abc$72829$new_n5526_
.sym 84779 $false
.sym 84780 $abc$72829$new_n5518_
.sym 84781 soc.cpu.reg_op1[31]
.sym 84782 $abc$72829$new_n5526_
.sym 84783 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 84784 clk_16mhz$2$2
.sym 84785 $false
.sym 84786 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[24]
.sym 84787 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[25]
.sym 84788 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[26]
.sym 84789 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[27]
.sym 84790 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[28]
.sym 84791 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[29]
.sym 84792 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[30]
.sym 84793 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1784$2578_Y[31]
.sym 84860 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[26]
.sym 84861 $abc$72829$new_n5519_
.sym 84862 soc.cpu.cpu_state[2]
.sym 84863 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[26]_new_inv_
.sym 84866 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[27]
.sym 84867 $abc$72829$new_n5519_
.sym 84868 soc.cpu.cpu_state[2]
.sym 84869 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[27]_new_inv_
.sym 84872 soc.cpu.is_lui_auipc_jal
.sym 84873 soc.cpu.cpuregs_rs1[27]
.sym 84874 soc.cpu.reg_pc[27]
.sym 84875 soc.cpu.instr_lui
.sym 84878 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[24]
.sym 84879 $abc$72829$new_n5519_
.sym 84880 soc.cpu.cpu_state[2]
.sym 84881 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[24]_new_inv_
.sym 84884 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[28]
.sym 84885 $abc$72829$new_n5519_
.sym 84886 soc.cpu.cpu_state[2]
.sym 84887 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[28]_new_inv_
.sym 84890 soc.cpu.is_lui_auipc_jal
.sym 84891 soc.cpu.cpuregs_rs1[28]
.sym 84892 soc.cpu.reg_pc[28]
.sym 84893 soc.cpu.instr_lui
.sym 84896 $false
.sym 84897 $abc$72829$new_n5536_
.sym 84898 soc.cpu.reg_op1[28]
.sym 84899 $abc$72829$new_n5526_
.sym 84902 $false
.sym 84903 $abc$72829$new_n5544_
.sym 84904 soc.cpu.reg_op1[26]
.sym 84905 $abc$72829$new_n5526_
.sym 84906 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 84907 clk_16mhz$2$2
.sym 84908 $false
.sym 85009 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[1]
.sym 85010 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[2]
.sym 85011 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[0]
.sym 85012 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[3]
.sym 85013 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[4]
.sym 85014 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[1]
.sym 85015 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[7]
.sym 85016 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[5]_new_inv_
.sym 85046 $true
.sym 85083 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[0]$2
.sym 85084 $false
.sym 85085 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[0]
.sym 85086 $false
.sym 85087 $false
.sym 85089 $auto$alumacc.cc:474:replace_alu$7708.C[2]
.sym 85091 $false
.sym 85092 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[1]
.sym 85095 $auto$alumacc.cc:474:replace_alu$7708.C[3]
.sym 85096 $false
.sym 85097 $false
.sym 85098 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[2]
.sym 85099 $auto$alumacc.cc:474:replace_alu$7708.C[2]
.sym 85101 $auto$alumacc.cc:474:replace_alu$7708.C[4]
.sym 85102 $false
.sym 85103 $false
.sym 85104 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[3]
.sym 85105 $auto$alumacc.cc:474:replace_alu$7708.C[3]
.sym 85107 $auto$alumacc.cc:474:replace_alu$7708.C[5]
.sym 85108 $false
.sym 85109 $false
.sym 85110 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[4]
.sym 85111 $auto$alumacc.cc:474:replace_alu$7708.C[4]
.sym 85113 $auto$alumacc.cc:474:replace_alu$7708.C[6]
.sym 85114 $false
.sym 85115 $false
.sym 85116 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[5]
.sym 85117 $auto$alumacc.cc:474:replace_alu$7708.C[5]
.sym 85119 $auto$alumacc.cc:474:replace_alu$7708.C[7]
.sym 85120 $false
.sym 85121 $false
.sym 85122 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[6]
.sym 85123 $auto$alumacc.cc:474:replace_alu$7708.C[6]
.sym 85125 $auto$alumacc.cc:474:replace_alu$7708.C[8]
.sym 85126 $false
.sym 85127 $false
.sym 85128 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[7]
.sym 85129 $auto$alumacc.cc:474:replace_alu$7708.C[7]
.sym 85137 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[1]_new_inv_
.sym 85138 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[13]_new_inv_
.sym 85139 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[8]
.sym 85140 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[12]_new_inv_
.sym 85141 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[12]
.sym 85142 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[13]
.sym 85143 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[10]_new_inv_
.sym 85144 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[14]_new_inv_
.sym 85209 $auto$alumacc.cc:474:replace_alu$7708.C[8]
.sym 85246 $auto$alumacc.cc:474:replace_alu$7708.C[9]
.sym 85247 $false
.sym 85248 $false
.sym 85249 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[8]
.sym 85250 $auto$alumacc.cc:474:replace_alu$7708.C[8]
.sym 85252 $auto$alumacc.cc:474:replace_alu$7708.C[10]
.sym 85253 $false
.sym 85254 $false
.sym 85255 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[9]
.sym 85256 $auto$alumacc.cc:474:replace_alu$7708.C[9]
.sym 85258 $auto$alumacc.cc:474:replace_alu$7708.C[11]
.sym 85259 $false
.sym 85260 $false
.sym 85261 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[10]
.sym 85262 $auto$alumacc.cc:474:replace_alu$7708.C[10]
.sym 85264 $auto$alumacc.cc:474:replace_alu$7708.C[12]
.sym 85265 $false
.sym 85266 $false
.sym 85267 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[11]
.sym 85268 $auto$alumacc.cc:474:replace_alu$7708.C[11]
.sym 85270 $auto$alumacc.cc:474:replace_alu$7708.C[13]
.sym 85271 $false
.sym 85272 $false
.sym 85273 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[12]
.sym 85274 $auto$alumacc.cc:474:replace_alu$7708.C[12]
.sym 85276 $auto$alumacc.cc:474:replace_alu$7708.C[14]
.sym 85277 $false
.sym 85278 $false
.sym 85279 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[13]
.sym 85280 $auto$alumacc.cc:474:replace_alu$7708.C[13]
.sym 85282 $auto$alumacc.cc:474:replace_alu$7708.C[15]
.sym 85283 $false
.sym 85284 $false
.sym 85285 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[14]
.sym 85286 $auto$alumacc.cc:474:replace_alu$7708.C[14]
.sym 85288 $auto$alumacc.cc:474:replace_alu$7708.C[16]
.sym 85289 $false
.sym 85290 $false
.sym 85291 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[15]
.sym 85292 $auto$alumacc.cc:474:replace_alu$7708.C[15]
.sym 85296 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[23]_new_inv_
.sym 85299 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[20]
.sym 85300 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[21]
.sym 85301 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[19]
.sym 85302 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[23]
.sym 85303 soc.spimemio.config_do[2]
.sym 85332 $auto$alumacc.cc:474:replace_alu$7708.C[16]
.sym 85369 $auto$alumacc.cc:474:replace_alu$7708.C[17]
.sym 85370 $false
.sym 85371 $false
.sym 85372 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[16]
.sym 85373 $auto$alumacc.cc:474:replace_alu$7708.C[16]
.sym 85375 $auto$alumacc.cc:474:replace_alu$7708.C[18]
.sym 85376 $false
.sym 85377 $false
.sym 85378 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[17]
.sym 85379 $auto$alumacc.cc:474:replace_alu$7708.C[17]
.sym 85381 $auto$alumacc.cc:474:replace_alu$7708.C[19]
.sym 85382 $false
.sym 85383 $false
.sym 85384 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[18]
.sym 85385 $auto$alumacc.cc:474:replace_alu$7708.C[18]
.sym 85387 $auto$alumacc.cc:474:replace_alu$7708.C[20]
.sym 85388 $false
.sym 85389 $false
.sym 85390 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[19]
.sym 85391 $auto$alumacc.cc:474:replace_alu$7708.C[19]
.sym 85393 $auto$alumacc.cc:474:replace_alu$7708.C[21]
.sym 85394 $false
.sym 85395 $false
.sym 85396 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[20]
.sym 85397 $auto$alumacc.cc:474:replace_alu$7708.C[20]
.sym 85399 $auto$alumacc.cc:474:replace_alu$7708.C[22]
.sym 85400 $false
.sym 85401 $false
.sym 85402 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[21]
.sym 85403 $auto$alumacc.cc:474:replace_alu$7708.C[21]
.sym 85405 $auto$alumacc.cc:474:replace_alu$7708.C[23]
.sym 85406 $false
.sym 85407 $false
.sym 85408 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[22]
.sym 85409 $auto$alumacc.cc:474:replace_alu$7708.C[22]
.sym 85411 $auto$alumacc.cc:474:replace_alu$7708.C[24]
.sym 85412 $false
.sym 85413 $false
.sym 85414 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[23]
.sym 85415 $auto$alumacc.cc:474:replace_alu$7708.C[23]
.sym 85419 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[28]
.sym 85420 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[25]
.sym 85421 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[9]_new_inv_
.sym 85422 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[43]_new_inv_
.sym 85423 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[21]_new_inv_
.sym 85424 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[29]
.sym 85425 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[27]
.sym 85426 soc.cpu.pcpi_div.divisor[23]
.sym 85455 $auto$alumacc.cc:474:replace_alu$7708.C[24]
.sym 85492 $auto$alumacc.cc:474:replace_alu$7708.C[25]
.sym 85493 $false
.sym 85494 $false
.sym 85495 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[24]
.sym 85496 $auto$alumacc.cc:474:replace_alu$7708.C[24]
.sym 85498 $auto$alumacc.cc:474:replace_alu$7708.C[26]
.sym 85499 $false
.sym 85500 $false
.sym 85501 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[25]
.sym 85502 $auto$alumacc.cc:474:replace_alu$7708.C[25]
.sym 85504 $auto$alumacc.cc:474:replace_alu$7708.C[27]
.sym 85505 $false
.sym 85506 $false
.sym 85507 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[26]
.sym 85508 $auto$alumacc.cc:474:replace_alu$7708.C[26]
.sym 85510 $auto$alumacc.cc:474:replace_alu$7708.C[28]
.sym 85511 $false
.sym 85512 $false
.sym 85513 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[27]
.sym 85514 $auto$alumacc.cc:474:replace_alu$7708.C[27]
.sym 85516 $auto$alumacc.cc:474:replace_alu$7708.C[29]
.sym 85517 $false
.sym 85518 $false
.sym 85519 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[28]
.sym 85520 $auto$alumacc.cc:474:replace_alu$7708.C[28]
.sym 85522 $auto$alumacc.cc:474:replace_alu$7708.C[30]
.sym 85523 $false
.sym 85524 $false
.sym 85525 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[29]
.sym 85526 $auto$alumacc.cc:474:replace_alu$7708.C[29]
.sym 85528 $auto$alumacc.cc:474:replace_alu$7708.C[31]
.sym 85529 $false
.sym 85530 $false
.sym 85531 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[30]
.sym 85532 $auto$alumacc.cc:474:replace_alu$7708.C[30]
.sym 85535 soc.cpu.pcpi_div.outsign
.sym 85536 soc.cpu.pcpi_div.dividend[31]
.sym 85537 $false
.sym 85538 $auto$alumacc.cc:474:replace_alu$7708.C[31]
.sym 85542 soc.cpu.pcpi_div.divisor[39]
.sym 85543 soc.cpu.pcpi_div.divisor[42]
.sym 85544 soc.cpu.pcpi_div.divisor[45]
.sym 85545 soc.cpu.pcpi_div.divisor[35]
.sym 85546 soc.cpu.pcpi_div.divisor[40]
.sym 85547 soc.cpu.pcpi_div.divisor[44]
.sym 85548 soc.cpu.pcpi_div.divisor[43]
.sym 85549 soc.cpu.pcpi_div.divisor[36]
.sym 85616 $false
.sym 85617 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 85618 $abc$72829$auto$wreduce.cc:454:run$7250[13]
.sym 85619 soc.cpu.reg_op2[13]
.sym 85622 $false
.sym 85623 soc.cpu.pcpi_div.outsign
.sym 85624 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[29]
.sym 85625 soc.cpu.pcpi_div.dividend[29]
.sym 85628 $false
.sym 85629 soc.cpu.pcpi_div.outsign
.sym 85630 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[30]
.sym 85631 soc.cpu.pcpi_div.dividend[30]
.sym 85634 $false
.sym 85635 soc.cpu.pcpi_div.outsign
.sym 85636 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[25]
.sym 85637 soc.cpu.pcpi_div.dividend[25]
.sym 85640 $false
.sym 85641 soc.cpu.pcpi_div.outsign
.sym 85642 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[22]
.sym 85643 soc.cpu.pcpi_div.dividend[22]
.sym 85646 $false
.sym 85647 soc.cpu.pcpi_div.outsign
.sym 85648 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[18]
.sym 85649 soc.cpu.pcpi_div.dividend[18]
.sym 85652 $false
.sym 85653 soc.cpu.pcpi_div.outsign
.sym 85654 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[28]
.sym 85655 soc.cpu.pcpi_div.dividend[28]
.sym 85658 $false
.sym 85659 $false
.sym 85660 $false
.sym 85661 soc.cpu.pcpi_div.dividend[30]
.sym 85665 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[52]_new_inv_
.sym 85666 soc.cpu.pcpi_div.divisor[33]
.sym 85669 soc.cpu.pcpi_div.divisor[52]
.sym 85670 soc.cpu.pcpi_div.divisor[32]
.sym 85671 soc.cpu.pcpi_div.divisor[34]
.sym 85672 soc.cpu.pcpi_div.divisor[31]
.sym 85739 $false
.sym 85740 soc.cpu.pcpi_div.outsign
.sym 85741 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[27]
.sym 85742 soc.cpu.pcpi_div.dividend[27]
.sym 85751 $false
.sym 85752 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 85753 $abc$72829$auto$wreduce.cc:454:run$7250[1]
.sym 85754 soc.cpu.reg_op2[1]
.sym 85763 $false
.sym 85764 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 85765 $abc$72829$auto$wreduce.cc:454:run$7250[22]
.sym 85766 soc.cpu.reg_op2[22]
.sym 85781 $false
.sym 85782 soc.cpu.pcpi_div.outsign
.sym 85783 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[19]
.sym 85784 soc.cpu.pcpi_div.dividend[19]
.sym 85788 flash_clk$2
.sym 85792 soc.spimemio.config_clk
.sym 85862 $false
.sym 85863 soc.cpu.pcpi_div.start$2
.sym 85864 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[59]_new_inv_
.sym 85865 soc.cpu.pcpi_div.divisor[60]
.sym 85898 $false
.sym 85899 soc.cpu.pcpi_div.start$2
.sym 85900 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[57]_new_inv_
.sym 85901 soc.cpu.pcpi_div.divisor[58]
.sym 85904 $false
.sym 85905 soc.cpu.pcpi_div.start$2
.sym 85906 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[58]_new_inv_
.sym 85907 soc.cpu.pcpi_div.divisor[59]
.sym 85908 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 85909 clk_16mhz$2$2
.sym 85910 $false
.sym 85912 $abc$72829$new_n9483_
.sym 85913 soc.spimemio.rd_addr[5]
.sym 85914 soc.spimemio.rd_addr[4]
.sym 85915 soc.spimemio.rd_addr[6]
.sym 85918 soc.spimemio.rd_addr[7]
.sym 85991 $false
.sym 85992 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31475[1]_new_inv_
.sym 85993 $abc$72829$auto$alumacc.cc:490:replace_alu$7678[29]_new_
.sym 85994 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 85997 soc.cpu.reg_op1[29]
.sym 85998 soc.cpu.reg_op2[29]
.sym 85999 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 86000 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 86003 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31667[1]_new_inv_
.sym 86004 soc.cpu.reg_op1[5]
.sym 86005 soc.cpu.reg_op2[5]
.sym 86006 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1252$2415_Y_new_inv_
.sym 86015 soc.cpu.reg_op1[5]
.sym 86016 soc.cpu.reg_op2[5]
.sym 86017 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1254$2417_Y_new_inv_
.sym 86018 $abc$72829$techmap\soc.cpu.$logic_or$picorv32.v:1256$2419_Y_new_inv_
.sym 86021 $false
.sym 86022 $false
.sym 86023 soc.cpu.pcpi_mul.mul_finish
.sym 86024 resetn$2
.sym 86027 $false
.sym 86028 $false
.sym 86029 soc.cpu.pcpi_mul.mul_counter[6]
.sym 86030 soc.cpu.pcpi_mul.mul_waiting$2
.sym 86031 $true
.sym 86032 clk_16mhz$2$2
.sym 86033 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 86034 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 86035 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_
.sym 86038 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_
.sym 86039 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_
.sym 86040 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_
.sym 86041 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_
.sym 86108 $false
.sym 86109 soc.cpu.reg_op2[1]
.sym 86110 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_
.sym 86111 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_
.sym 86114 $false
.sym 86115 soc.cpu.reg_op2[1]
.sym 86116 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][25]_new_inv_
.sym 86117 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_
.sym 86120 $false
.sym 86121 soc.cpu.reg_op2[0]
.sym 86122 soc.cpu.reg_op1[24]
.sym 86123 soc.cpu.reg_op1[25]
.sym 86126 $false
.sym 86127 soc.cpu.reg_op2[0]
.sym 86128 soc.cpu.reg_op1[26]
.sym 86129 soc.cpu.reg_op1[27]
.sym 86132 soc.cpu.reg_op2[1]
.sym 86133 soc.cpu.reg_op2[2]
.sym 86134 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][27]_new_inv_
.sym 86135 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_
.sym 86144 $false
.sym 86145 soc.cpu.reg_op2[0]
.sym 86146 soc.cpu.reg_op1[28]
.sym 86147 soc.cpu.reg_op1[29]
.sym 86150 soc.cpu.reg_op2[2]
.sym 86151 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_
.sym 86152 soc.cpu.reg_op2[1]
.sym 86153 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][29]_new_inv_
.sym 86157 $abc$72829$new_n9634_
.sym 86158 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_
.sym 86159 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_
.sym 86160 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_
.sym 86161 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_
.sym 86162 $abc$72829$new_n9633_
.sym 86163 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_
.sym 86164 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 86231 $abc$72829$new_n7780_
.sym 86232 $abc$72829$new_n8156_
.sym 86233 soc.cpu.reg_op2[2]
.sym 86234 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_
.sym 86237 $false
.sym 86238 soc.cpu.reg_op2[2]
.sym 86239 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_
.sym 86240 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_
.sym 86243 $false
.sym 86244 soc.cpu.reg_op2[2]
.sym 86245 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_
.sym 86246 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_
.sym 86249 $false
.sym 86250 soc.cpu.reg_op2[2]
.sym 86251 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][21]_new_inv_
.sym 86252 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][25]_new_inv_
.sym 86255 $abc$72829$new_n7780_
.sym 86256 soc.cpu.reg_op2[2]
.sym 86257 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][23]_new_inv_
.sym 86258 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][27]_new_inv_
.sym 86261 $abc$72829$new_n8153_
.sym 86262 $abc$72829$new_n8152_
.sym 86263 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_
.sym 86264 $abc$72829$new_n8100_
.sym 86267 $abc$72829$new_n8130_
.sym 86268 $abc$72829$new_n8133_
.sym 86269 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][19]_new_inv_
.sym 86270 $abc$72829$new_n8100_
.sym 86273 $abc$72829$new_n9403_
.sym 86274 soc.spimemio.valid
.sym 86275 soc.memory.rdata[1]
.sym 86276 soc.ram_ready
.sym 86280 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_
.sym 86282 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_
.sym 86283 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_
.sym 86284 $abc$72829$new_n8615_
.sym 86285 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_
.sym 86286 soc.spimemio.buffer[12]
.sym 86287 soc.spimemio.buffer[10]
.sym 86354 $false
.sym 86355 soc.cpu.reg_op2[3]
.sym 86356 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_
.sym 86357 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_
.sym 86360 $abc$72829$new_n8151_
.sym 86361 $abc$72829$new_n8155_
.sym 86362 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$10\buffer[31:0][29]_new_inv_
.sym 86363 $abc$72829$new_n8106_
.sym 86366 $false
.sym 86367 soc.cpu.reg_op2[2]
.sym 86368 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_
.sym 86369 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][17]_new_inv_
.sym 86372 $abc$72829$new_n8068_
.sym 86373 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1258$2422_Y_new_inv_
.sym 86374 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][21]_new_inv_
.sym 86375 $abc$72829$new_n6259_
.sym 86378 $false
.sym 86379 $false
.sym 86380 $abc$72829$new_n7780_
.sym 86381 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_
.sym 86384 soc.cpu.reg_op2[4]
.sym 86385 soc.cpu.reg_op2[3]
.sym 86386 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][5]_new_inv_
.sym 86387 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][13]_new_inv_
.sym 86390 $false
.sym 86391 soc.cpu.reg_op2[2]
.sym 86392 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_
.sym 86393 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][13]_new_inv_
.sym 86396 $abc$72829$new_n7892_
.sym 86397 $abc$72829$new_n7891_
.sym 86398 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[5]_new_
.sym 86399 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[5]_new_
.sym 86400 $true
.sym 86401 clk_16mhz$2$2
.sym 86402 $false
.sym 86403 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_
.sym 86404 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_
.sym 86405 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][15]_new_inv_
.sym 86406 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_
.sym 86407 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_
.sym 86408 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_
.sym 86409 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_
.sym 86410 soc.spimemio.buffer[2]
.sym 86477 $false
.sym 86478 $false
.sym 86479 $abc$72829$new_n6259_
.sym 86480 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][17]_new_inv_
.sym 86483 $false
.sym 86484 soc.cpu.reg_op2[0]
.sym 86485 soc.cpu.reg_op1[2]
.sym 86486 soc.cpu.reg_op1[3]
.sym 86489 $false
.sym 86490 soc.cpu.reg_op2[1]
.sym 86491 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_
.sym 86492 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_
.sym 86495 $false
.sym 86496 soc.cpu.reg_op2[1]
.sym 86497 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_
.sym 86498 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][3]_new_inv_
.sym 86501 $false
.sym 86502 soc.cpu.reg_op2[2]
.sym 86503 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_
.sym 86504 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_
.sym 86507 soc.cpu.reg_op2[2]
.sym 86508 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_
.sym 86509 soc.cpu.reg_op2[1]
.sym 86510 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][1]_new_inv_
.sym 86513 $false
.sym 86514 soc.cpu.reg_op2[2]
.sym 86515 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][5]_new_inv_
.sym 86516 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][9]_new_inv_
.sym 86519 $false
.sym 86520 $false
.sym 86521 soc.cpu.reg_op2[2]
.sym 86522 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][3]_new_inv_
.sym 86526 $abc$72829$new_n8596_
.sym 86527 $abc$72829$new_n8531_
.sym 86528 $abc$72829$new_n8436_
.sym 86529 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_
.sym 86530 soc.spimemio.rdata[2]
.sym 86531 soc.spimemio.rdata[7]
.sym 86532 soc.spimemio.rdata[27]
.sym 86533 soc.spimemio.rdata[12]
.sym 86600 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 86601 soc.cpu.pcpi_div.pcpi_wr
.sym 86602 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 86603 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 86606 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 86607 soc.cpu.pcpi_div.pcpi_wr
.sym 86608 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 86609 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 86612 soc.cpu.pcpi_div.instr_divu
.sym 86613 soc.cpu.pcpi_div.instr_div
.sym 86614 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[18]_new_inv_
.sym 86615 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[18]_new_inv_
.sym 86618 soc.cpu.pcpi_div.instr_divu
.sym 86619 soc.cpu.pcpi_div.instr_div
.sym 86620 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[22]_new_inv_
.sym 86621 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[22]_new_inv_
.sym 86624 soc.cpu.pcpi_div.instr_divu
.sym 86625 soc.cpu.pcpi_div.instr_div
.sym 86626 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[13]_new_inv_
.sym 86627 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[13]_new_inv_
.sym 86630 $false
.sym 86631 $abc$72829$new_n8072_
.sym 86632 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18163_Y[21]_new_
.sym 86633 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[21]_new_
.sym 86636 soc.cpu.pcpi_div.instr_divu
.sym 86637 soc.cpu.pcpi_div.instr_div
.sym 86638 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[19]_new_inv_
.sym 86639 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[19]_new_inv_
.sym 86642 soc.cpu.pcpi_div.instr_divu
.sym 86643 soc.cpu.pcpi_div.instr_div
.sym 86644 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[5]_new_inv_
.sym 86645 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[5]_new_inv_
.sym 86646 $true
.sym 86647 clk_16mhz$2$2
.sym 86648 $false
.sym 86649 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_
.sym 86650 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_
.sym 86651 $abc$72829$new_n7884_
.sym 86652 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_
.sym 86653 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][3]_new_inv_
.sym 86654 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][3]_new_inv_
.sym 86655 $abc$72829$new_n7886_
.sym 86656 soc.spimemio.buffer[21]
.sym 86723 soc.cpu.reg_op2[2]
.sym 86724 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_
.sym 86725 $abc$72829$new_n7741_
.sym 86726 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][3]_new_inv_
.sym 86729 $abc$72829$new_n6258_
.sym 86730 soc.cpu.reg_op2[0]
.sym 86731 soc.cpu.reg_op1[1]
.sym 86732 soc.cpu.reg_op1[2]
.sym 86735 $abc$72829$new_n8106_
.sym 86736 soc.cpu.reg_op2[3]
.sym 86737 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][3]_new_
.sym 86738 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$5\buffer[31:0][11]_new_inv_
.sym 86741 soc.cpu.reg_op2[4]
.sym 86742 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 86743 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_
.sym 86744 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][1]_new_
.sym 86747 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 86748 $abc$72829$new_n7884_
.sym 86749 soc.cpu.reg_op2[4]
.sym 86750 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_
.sym 86753 soc.cpu.reg_op2[3]
.sym 86754 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_
.sym 86755 $abc$72829$new_n7807_
.sym 86756 $abc$72829$new_n7812_
.sym 86759 $false
.sym 86760 $abc$72829$new_n8021_
.sym 86761 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][21]_new_inv_
.sym 86762 soc.cpu.reg_op2[4]
.sym 86765 $false
.sym 86766 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 86767 soc.cpu.reg_op2[17]
.sym 86768 soc.cpu.reg_op2[1]
.sym 86769 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 86770 clk_16mhz$2$2
.sym 86771 $false
.sym 86772 $abc$72829$new_n9537_
.sym 86773 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[13]_new_
.sym 86774 $abc$72829$new_n7960_
.sym 86775 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_
.sym 86776 $abc$72829$new_n7982_
.sym 86777 $abc$72829$new_n9535_
.sym 86778 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_
.sym 86779 soc.cpu.alu_out_q[3]
.sym 86846 $false
.sym 86847 $abc$72829$new_n8021_
.sym 86848 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_
.sym 86849 soc.cpu.reg_op2[4]
.sym 86852 $false
.sym 86853 soc.cpu.reg_op2[3]
.sym 86854 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_
.sym 86855 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 86858 $false
.sym 86859 $abc$72829$new_n8021_
.sym 86860 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_
.sym 86861 soc.cpu.reg_op2[4]
.sym 86870 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 86871 $abc$72829$new_n7960_
.sym 86872 soc.cpu.reg_op2[4]
.sym 86873 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][27]_new_
.sym 86876 $abc$72829$new_n8150_
.sym 86877 $abc$72829$new_n8021_
.sym 86878 soc.cpu.reg_op2[4]
.sym 86879 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_
.sym 86882 $false
.sym 86883 $abc$72829$new_n8129_
.sym 86884 $abc$72829$new_n8137_
.sym 86885 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[27]_new_
.sym 86888 soc.cpu.pcpi_div.instr_divu
.sym 86889 soc.cpu.pcpi_div.instr_div
.sym 86890 soc.cpu.pcpi_div.quotient[0]
.sym 86891 soc.cpu.pcpi_div.dividend[0]
.sym 86892 $true
.sym 86893 clk_16mhz$2$2
.sym 86894 $false
.sym 86895 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_
.sym 86896 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_
.sym 86897 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_
.sym 86898 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_
.sym 86899 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_
.sym 86900 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_
.sym 86901 soc.spimemio.rdata[11]
.sym 86902 soc.spimemio.rdata[31]
.sym 86975 $false
.sym 86976 soc.cpu.reg_op2[3]
.sym 86977 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_
.sym 86978 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_
.sym 86981 soc.cpu.reg_op2[3]
.sym 86982 soc.cpu.reg_op2[4]
.sym 86983 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_
.sym 86984 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][1]_new_inv_
.sym 86987 $false
.sym 86988 soc.cpu.reg_op2[3]
.sym 86989 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][21]_new_
.sym 86990 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 86993 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 86994 $abc$72829$new_n7938_
.sym 86995 soc.cpu.reg_op2[4]
.sym 86996 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_
.sym 87011 $false
.sym 87012 $abc$72829$new_n5592_
.sym 87013 soc.cpu.reg_op1[14]
.sym 87014 $abc$72829$new_n5526_
.sym 87015 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 87016 clk_16mhz$2$2
.sym 87017 $false
.sym 87018 $abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:168$80_Y_new_inv_
.sym 87020 $abc$72829$new_n8520_
.sym 87021 soc.cpu.alu_out_q[13]
.sym 87022 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 87023 soc.cpu.alu_out_q[17]
.sym 87024 soc.cpu.alu_out_q[25]
.sym 87104 $false
.sym 87105 $false
.sym 87106 soc.cpu.mem_wstrb[3]
.sym 87107 $abc$72829$new_n5813_
.sym 87122 $abc$72829$new_n9403_
.sym 87123 soc.spimemio.valid
.sym 87124 soc.memory.rdata[9]
.sym 87125 soc.ram_ready
.sym 87128 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 87129 soc.cpu.pcpi_div.pcpi_wr
.sym 87130 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 87131 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 87134 soc.cpu.mem_wdata[9]
.sym 87135 $false
.sym 87136 $false
.sym 87137 $false
.sym 87138 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168
.sym 87139 clk_16mhz$2$2
.sym 87140 $false
.sym 87141 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904
.sym 87142 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432
.sym 87145 soc.spimemio.buffer[23]
.sym 87147 soc.spimemio.buffer[17]
.sym 87215 $false
.sym 87216 $false
.sym 87217 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 87218 $abc$72829$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 87221 $false
.sym 87222 $false
.sym 87223 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.sym 87224 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87227 $abc$72829$new_n9403_
.sym 87228 soc.spimemio.valid
.sym 87229 soc.memory.rdata[8]
.sym 87230 soc.ram_ready
.sym 87233 $false
.sym 87234 soc.cpu.mem_xfer
.sym 87235 $abc$72829$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 87236 soc.cpu.mem_rdata_q[19]
.sym 87239 $false
.sym 87240 $false
.sym 87241 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 87242 $abc$72829$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 87245 soc.spimemio.xfer.ibuffer[4]
.sym 87246 $false
.sym 87247 $false
.sym 87248 $false
.sym 87251 soc.spimemio.buffer[23]
.sym 87252 $false
.sym 87253 $false
.sym 87254 $false
.sym 87257 soc.spimemio.buffer[17]
.sym 87258 $false
.sym 87259 $false
.sym 87260 $false
.sym 87261 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 87262 clk_16mhz$2$2
.sym 87263 $false
.sym 87264 $abc$72829$new_n5389_
.sym 87265 $abc$72829$new_n5357_
.sym 87266 $abc$72829$new_n5391_
.sym 87267 $abc$72829$techmap\soc.cpu.$procmux$5407_Y[1]_new_inv_
.sym 87268 $abc$72829$new_n5414_
.sym 87269 soc.cpu.reg_op2[10]
.sym 87270 soc.cpu.reg_op2[11]
.sym 87271 soc.cpu.reg_op2[3]
.sym 87338 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.sym 87339 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 87340 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87341 soc.cpu.mem_rdata_latched[12]
.sym 87344 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87345 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 87346 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 87347 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 87350 $false
.sym 87351 $false
.sym 87352 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 87353 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 87356 $false
.sym 87357 $false
.sym 87358 $abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_
.sym 87359 $abc$72829$auto$simplemap.cc:168:logic_reduce$17034_new_inv_
.sym 87362 $false
.sym 87363 $abc$72829$new_n5388_
.sym 87364 $abc$72829$techmap\soc.cpu.$procmux$4572_Y_new_inv_
.sym 87365 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 87368 $false
.sym 87369 $false
.sym 87370 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 87371 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87374 $false
.sym 87375 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 87376 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 87377 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87380 $false
.sym 87381 $abc$72829$new_n6742_
.sym 87382 soc.cpu.mem_rdata_latched[12]
.sym 87383 $abc$72829$techmap\soc.cpu.$procmux$5390_Y[4]_new_inv_
.sym 87384 $true
.sym 87385 clk_16mhz$2$2
.sym 87386 $false
.sym 87387 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016
.sym 87388 $abc$72829$new_n6705_
.sym 87389 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y_new_inv_
.sym 87390 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 87391 $abc$72829$new_n5354_
.sym 87392 $abc$72829$new_n6780_
.sym 87393 soc.cpu.mem_rdata_q[8]
.sym 87394 soc.cpu.mem_rdata_q[7]
.sym 87461 $false
.sym 87462 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$27459[0]_new_
.sym 87463 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 87464 soc.cpu.mem_rdata_latched[12]
.sym 87467 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 87468 $abc$72829$new_n5356_
.sym 87469 $abc$72829$new_n5358_
.sym 87470 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 87473 $abc$72829$auto$opt_reduce.cc:132:opt_mux$7140_new_
.sym 87474 $abc$72829$auto$simplemap.cc:168:logic_reduce$17034_new_inv_
.sym 87475 $abc$72829$new_n5312_
.sym 87476 $abc$72829$new_n5310_
.sym 87479 $false
.sym 87480 $abc$72829$new_n5359_
.sym 87481 $abc$72829$techmap\soc.cpu.$procmux$4444_Y
.sym 87482 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_
.sym 87485 $false
.sym 87486 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 87487 $abc$72829$new_n5310_
.sym 87488 $abc$72829$new_n5312_
.sym 87491 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14785[1]
.sym 87492 $abc$72829$auto$rtlil.cc:1981:NotGate$71653
.sym 87493 $abc$72829$new_n9438_
.sym 87494 $abc$72829$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 87497 $abc$72829$new_n5357_
.sym 87498 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 87499 $abc$72829$new_n5310_
.sym 87500 $abc$72829$new_n5312_
.sym 87503 $false
.sym 87504 $false
.sym 87505 $false
.sym 87506 $false
.sym 87507 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 87508 clk_16mhz$2$2
.sym 87509 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 87510 $abc$72829$new_n5376_
.sym 87511 $abc$72829$new_n5351_
.sym 87512 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544
.sym 87513 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16297_Y[4]_new_
.sym 87514 $abc$72829$new_n5373_
.sym 87515 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y_new_inv_
.sym 87516 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 87517 soc.cpu.reg_op2[0]
.sym 87584 $false
.sym 87585 $false
.sym 87586 $abc$72829$auto$simplemap.cc:168:logic_reduce$17107_new_inv_
.sym 87587 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26347[0]_new_
.sym 87590 $false
.sym 87591 $false
.sym 87592 $abc$72829$new_n5367_
.sym 87593 $abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 87596 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26347[0]_new_
.sym 87597 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 87598 $abc$72829$auto$wreduce.cc:454:run$7237[1]_new_inv_
.sym 87599 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 87602 $false
.sym 87603 $false
.sym 87604 $false
.sym 87605 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 87608 $false
.sym 87609 $false
.sym 87610 soc.cpu.mem_rdata_latched[12]
.sym 87611 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 87614 $false
.sym 87615 $false
.sym 87616 $abc$72829$techmap\soc.cpu.$procmux$4444_Y
.sym 87617 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_
.sym 87620 $false
.sym 87621 $false
.sym 87622 soc.cpu.mem_wstrb[3]
.sym 87623 $abc$72829$new_n5825_
.sym 87626 $abc$72829$techmap\soc.cpu.$procmux$4444_Y
.sym 87627 $false
.sym 87628 $false
.sym 87629 $false
.sym 87630 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 87631 clk_16mhz$2$2
.sym 87632 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14788
.sym 87633 $abc$72829$new_n9436_
.sym 87634 $abc$72829$new_n9425_
.sym 87635 $abc$72829$new_n5346_
.sym 87636 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16298_Y[0]_new_
.sym 87637 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 87638 $abc$72829$new_n5343_
.sym 87639 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16298_Y[2]_new_
.sym 87640 soc.cpu.decoded_imm_uj[22]
.sym 87707 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 87708 $abc$72829$new_n9425_
.sym 87709 $abc$72829$new_n5168_
.sym 87710 $abc$72829$new_n9426_
.sym 87713 $abc$72829$new_n5320_
.sym 87714 $abc$72829$new_n5319_
.sym 87715 $abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 87716 $abc$72829$new_n5335_
.sym 87719 $abc$72829$new_n5281_
.sym 87720 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 87721 $abc$72829$new_n5309_
.sym 87722 $abc$72829$new_n5169_
.sym 87725 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 87726 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 87727 $abc$72829$new_n5306_
.sym 87728 $abc$72829$new_n5285_
.sym 87731 $abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 87732 $false
.sym 87733 $false
.sym 87734 $false
.sym 87737 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 87738 $false
.sym 87739 $false
.sym 87740 $false
.sym 87743 $false
.sym 87744 $false
.sym 87745 $abc$72829$new_n6826_
.sym 87746 $abc$72829$new_n5359_
.sym 87749 $false
.sym 87750 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 87751 $abc$72829$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 87752 soc.cpu.mem_rdata_latched[3]
.sym 87753 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 87754 clk_16mhz$2$2
.sym 87755 $false
.sym 87756 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2]
.sym 87757 $abc$72829$new_n8187_
.sym 87758 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[3]_new_
.sym 87759 $abc$72829$new_n5467_
.sym 87760 $abc$72829$new_n6872_
.sym 87761 $abc$72829$new_n5461_
.sym 87762 soc.cpu.decoded_rs1[2]
.sym 87763 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[9]
.sym 87830 $false
.sym 87831 $false
.sym 87832 soc.cpu.mem_rdata_q[31]
.sym 87833 $abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 87836 soc.cpu.decoded_imm_uj[11]
.sym 87837 soc.cpu.instr_jal
.sym 87838 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 87839 soc.cpu.mem_rdata_q[7]
.sym 87842 $false
.sym 87843 $abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 87844 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 87845 soc.cpu.is_sb_sh_sw
.sym 87848 $abc$72829$new_n5489_
.sym 87849 soc.cpu.mem_rdata_q[31]
.sym 87850 $abc$72829$techmap\soc.cpu.$procmux$4683_CMP_new_inv_
.sym 87851 soc.cpu.is_sb_sh_sw
.sym 87854 $false
.sym 87855 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28438_new_inv_
.sym 87856 soc.cpu.decoded_imm_uj[1]
.sym 87857 soc.cpu.instr_jal
.sym 87860 $false
.sym 87861 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28417_new_inv_
.sym 87862 soc.cpu.decoded_imm_uj[4]
.sym 87863 soc.cpu.instr_jal
.sym 87866 soc.cpu.mem_rdata_q[25]
.sym 87867 $abc$72829$new_n4905_
.sym 87868 soc.cpu.decoded_imm_uj[5]
.sym 87869 soc.cpu.instr_jal
.sym 87872 $false
.sym 87873 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28424_new_inv_
.sym 87874 soc.cpu.decoded_imm_uj[3]
.sym 87875 soc.cpu.instr_jal
.sym 87876 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 87877 clk_16mhz$2$2
.sym 87878 $abc$72829$auto$rtlil.cc:1981:NotGate$71711
.sym 87880 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[5]_new_
.sym 87881 $abc$72829$new_n6880_
.sym 87882 soc.cpu.cpuregs.wdata[2]
.sym 87883 $abc$72829$new_n6868_
.sym 87884 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[2]_new_
.sym 87885 soc.cpu.irq_pending[25]
.sym 87886 soc.cpu.irq_pending[18]
.sym 87953 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 87954 soc.cpu.mem_rdata_q[30]
.sym 87955 soc.cpu.instr_auipc
.sym 87956 soc.cpu.instr_lui
.sym 87959 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 87960 soc.cpu.mem_rdata_q[20]
.sym 87961 soc.cpu.instr_auipc
.sym 87962 soc.cpu.instr_lui
.sym 87965 $abc$72829$new_n5487_
.sym 87966 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 87967 soc.cpu.instr_jal
.sym 87968 soc.cpu.decoded_imm_uj[12]
.sym 87971 soc.cpu.mem_rdata_q[29]
.sym 87972 $abc$72829$new_n4905_
.sym 87973 soc.cpu.decoded_imm_uj[9]
.sym 87974 soc.cpu.instr_jal
.sym 87977 $abc$72829$new_n5450_
.sym 87978 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 87979 soc.cpu.instr_jal
.sym 87980 soc.cpu.decoded_imm_uj[30]
.sym 87983 soc.cpu.mem_rdata_q[27]
.sym 87984 $abc$72829$new_n4905_
.sym 87985 soc.cpu.decoded_imm_uj[7]
.sym 87986 soc.cpu.instr_jal
.sym 87989 $abc$72829$new_n5469_
.sym 87990 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 87991 soc.cpu.instr_jal
.sym 87992 soc.cpu.decoded_imm_uj[21]
.sym 87995 $abc$72829$new_n5475_
.sym 87996 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 87997 soc.cpu.instr_jal
.sym 87998 soc.cpu.decoded_imm_uj[18]
.sym 87999 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 88000 clk_16mhz$2$2
.sym 88001 $abc$72829$auto$rtlil.cc:1981:NotGate$71711
.sym 88002 $abc$72829$new_n6912_
.sym 88003 $abc$72829$new_n5453_
.sym 88004 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[13]_new_
.sym 88005 soc.cpu.cpuregs.wdata[14]
.sym 88006 soc.cpu.decoded_imm[8]
.sym 88007 soc.cpu.decoded_imm[31]
.sym 88008 soc.cpu.decoded_imm[29]
.sym 88076 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[14]
.sym 88077 $abc$72829$new_n5519_
.sym 88078 soc.cpu.cpu_state[2]
.sym 88079 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[14]_new_inv_
.sym 88082 soc.cpu.irq_state[1]
.sym 88083 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[12]_new_
.sym 88084 soc.cpu.reg_next_pc[12]
.sym 88085 soc.cpu.irq_state[0]
.sym 88088 $false
.sym 88089 $abc$72829$new_n6908_
.sym 88090 soc.cpu.reg_next_pc[12]
.sym 88091 $abc$72829$new_n6858_
.sym 88094 soc.cpu.is_lui_auipc_jal
.sym 88095 soc.cpu.cpuregs_rs1[14]
.sym 88096 soc.cpu.reg_pc[14]
.sym 88097 soc.cpu.instr_lui
.sym 88100 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32023_new_inv_
.sym 88101 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[12]_new_
.sym 88102 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 88103 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[12]
.sym 88106 soc.cpu.mem_rdata_q[31]
.sym 88107 $abc$72829$new_n4905_
.sym 88108 soc.cpu.instr_auipc
.sym 88109 soc.cpu.instr_lui
.sym 88112 soc.cpu.irq_state[1]
.sym 88113 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[13]_new_
.sym 88114 soc.cpu.reg_next_pc[13]
.sym 88115 soc.cpu.irq_state[0]
.sym 88118 soc.cpu.compressed_instr
.sym 88119 $false
.sym 88120 $false
.sym 88121 $false
.sym 88122 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49916
.sym 88123 clk_16mhz$2$2
.sym 88124 $false
.sym 88125 $abc$72829$new_n6904_
.sym 88126 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32047_new_inv_
.sym 88128 soc.cpu.cpuregs.wdata[20]
.sym 88129 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19]
.sym 88130 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[14]
.sym 88131 soc.cpu.decoded_rs1[1]
.sym 88132 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[12]
.sym 88199 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 88200 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[17]_new_inv_
.sym 88201 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[18]
.sym 88202 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 88205 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 88206 soc.cpu.irq_state[0]
.sym 88207 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[17]_new_inv_
.sym 88208 soc.cpu.reg_next_pc[18]
.sym 88211 $false
.sym 88212 $false
.sym 88213 soc.cpu.irq_state[1]
.sym 88214 soc.cpu.irq_state[0]
.sym 88217 $false
.sym 88218 $false
.sym 88219 $abc$72829$new_n4905_
.sym 88220 $abc$72829$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 88223 $false
.sym 88224 $false
.sym 88225 $abc$72829$new_n8242_
.sym 88226 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31999_new_inv_
.sym 88229 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 88230 soc.cpu.mem_rdata_q[27]
.sym 88231 soc.cpu.instr_auipc
.sym 88232 soc.cpu.instr_lui
.sym 88235 soc.cpu.mem_rdata_q[30]
.sym 88236 $abc$72829$new_n4905_
.sym 88237 soc.cpu.decoded_imm_uj[10]
.sym 88238 soc.cpu.instr_jal
.sym 88241 $abc$72829$new_n5457_
.sym 88242 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 88243 soc.cpu.instr_jal
.sym 88244 soc.cpu.decoded_imm_uj[27]
.sym 88245 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 88246 clk_16mhz$2$2
.sym 88247 $abc$72829$auto$rtlil.cc:1981:NotGate$71711
.sym 88248 $abc$72829$new_n6960_
.sym 88249 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20]
.sym 88250 soc.cpu.cpuregs.wdata[25]
.sym 88251 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31971_new_inv_
.sym 88252 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[11]_new_
.sym 88253 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[25]_new_
.sym 88254 soc.cpu.cpuregs.wdata[21]
.sym 88255 pwm_connectorDF[19]
.sym 88322 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 88323 soc.cpu.latched_stalu
.sym 88324 soc.cpu.alu_out_q[21]
.sym 88325 soc.cpu.reg_out[21]
.sym 88328 $false
.sym 88329 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[27]_new_
.sym 88330 soc.cpu.irq_state[0]
.sym 88331 soc.cpu.reg_next_pc[27]
.sym 88334 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 88335 soc.cpu.latched_stalu
.sym 88336 soc.cpu.alu_out_q[31]
.sym 88337 soc.cpu.reg_out[31]
.sym 88340 $false
.sym 88341 $abc$72829$new_n6888_
.sym 88342 soc.cpu.reg_next_pc[7]
.sym 88343 $abc$72829$new_n6858_
.sym 88346 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 88347 soc.cpu.latched_stalu
.sym 88348 soc.cpu.alu_out_q[21]
.sym 88349 soc.cpu.reg_out[21]
.sym 88352 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 88353 soc.cpu.latched_stalu
.sym 88354 soc.cpu.alu_out_q[31]
.sym 88355 soc.cpu.reg_out[31]
.sym 88358 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17]
.sym 88359 $false
.sym 88360 $false
.sym 88361 $false
.sym 88364 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6]
.sym 88365 $false
.sym 88366 $false
.sym 88367 $false
.sym 88368 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 88369 clk_16mhz$2$2
.sym 88370 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 88371 $abc$72829$new_n5640_
.sym 88372 soc.cpu.cpuregs.wdata[30]
.sym 88373 soc.cpu.cpuregs.wdata[23]
.sym 88374 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[2]_new_inv_
.sym 88375 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31951_new_inv_
.sym 88376 $abc$72829$new_n5624_
.sym 88377 soc.cpu.reg_pc[11]
.sym 88378 soc.cpu.reg_pc[4]
.sym 88445 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 88446 soc.cpu.latched_stalu
.sym 88447 soc.cpu.alu_out_q[29]
.sym 88448 soc.cpu.reg_out[29]
.sym 88451 $false
.sym 88452 $false
.sym 88453 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 88454 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49916
.sym 88457 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[8]
.sym 88458 $abc$72829$new_n5519_
.sym 88459 soc.cpu.cpu_state[2]
.sym 88460 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[8]_new_inv_
.sym 88463 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31955_new_inv_
.sym 88464 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[29]_new_
.sym 88465 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 88466 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[29]
.sym 88469 soc.cpu.is_lui_auipc_jal
.sym 88470 soc.cpu.cpuregs_rs1[8]
.sym 88471 soc.cpu.reg_pc[8]
.sym 88472 soc.cpu.instr_lui
.sym 88475 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 88476 soc.cpu.latched_stalu
.sym 88477 soc.cpu.alu_out_q[29]
.sym 88478 soc.cpu.reg_out[29]
.sym 88481 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 88482 $false
.sym 88483 $false
.sym 88484 $false
.sym 88487 $false
.sym 88488 $false
.sym 88489 soc.cpu.irq_state[0]
.sym 88490 soc.cpu.irq_state[1]
.sym 88491 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$49970
.sym 88492 clk_16mhz$2$2
.sym 88493 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 88495 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[1]
.sym 88496 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[2]
.sym 88497 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[3]
.sym 88498 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[4]
.sym 88499 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[5]
.sym 88500 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[6]
.sym 88501 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[7]
.sym 88530 $false
.sym 88567 $auto$alumacc.cc:474:replace_alu$7655.C[1]
.sym 88569 soc.cpu.reg_pc[0]
.sym 88570 soc.cpu.decoded_imm[0]
.sym 88573 $auto$alumacc.cc:474:replace_alu$7655.C[2]
.sym 88574 $false
.sym 88575 soc.cpu.reg_pc[1]
.sym 88576 soc.cpu.decoded_imm[1]
.sym 88577 $auto$alumacc.cc:474:replace_alu$7655.C[1]
.sym 88579 $auto$alumacc.cc:474:replace_alu$7655.C[3]
.sym 88580 $false
.sym 88581 soc.cpu.reg_pc[2]
.sym 88582 soc.cpu.decoded_imm[2]
.sym 88583 $auto$alumacc.cc:474:replace_alu$7655.C[2]
.sym 88585 $auto$alumacc.cc:474:replace_alu$7655.C[4]
.sym 88586 $false
.sym 88587 soc.cpu.reg_pc[3]
.sym 88588 soc.cpu.decoded_imm[3]
.sym 88589 $auto$alumacc.cc:474:replace_alu$7655.C[3]
.sym 88591 $auto$alumacc.cc:474:replace_alu$7655.C[5]
.sym 88592 $false
.sym 88593 soc.cpu.reg_pc[4]
.sym 88594 soc.cpu.decoded_imm[4]
.sym 88595 $auto$alumacc.cc:474:replace_alu$7655.C[4]
.sym 88597 $auto$alumacc.cc:474:replace_alu$7655.C[6]
.sym 88598 $false
.sym 88599 soc.cpu.reg_pc[5]
.sym 88600 soc.cpu.decoded_imm[5]
.sym 88601 $auto$alumacc.cc:474:replace_alu$7655.C[5]
.sym 88603 $auto$alumacc.cc:474:replace_alu$7655.C[7]
.sym 88604 $false
.sym 88605 soc.cpu.reg_pc[6]
.sym 88606 soc.cpu.decoded_imm[6]
.sym 88607 $auto$alumacc.cc:474:replace_alu$7655.C[6]
.sym 88609 $auto$alumacc.cc:474:replace_alu$7655.C[8]
.sym 88610 $false
.sym 88611 soc.cpu.reg_pc[7]
.sym 88612 soc.cpu.decoded_imm[7]
.sym 88613 $auto$alumacc.cc:474:replace_alu$7655.C[7]
.sym 88617 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[8]
.sym 88618 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[9]
.sym 88619 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[10]
.sym 88620 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[11]
.sym 88621 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[12]
.sym 88622 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[13]
.sym 88623 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[14]
.sym 88624 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[15]
.sym 88653 $auto$alumacc.cc:474:replace_alu$7655.C[8]
.sym 88690 $auto$alumacc.cc:474:replace_alu$7655.C[9]
.sym 88691 $false
.sym 88692 soc.cpu.reg_pc[8]
.sym 88693 soc.cpu.decoded_imm[8]
.sym 88694 $auto$alumacc.cc:474:replace_alu$7655.C[8]
.sym 88696 $auto$alumacc.cc:474:replace_alu$7655.C[10]
.sym 88697 $false
.sym 88698 soc.cpu.reg_pc[9]
.sym 88699 soc.cpu.decoded_imm[9]
.sym 88700 $auto$alumacc.cc:474:replace_alu$7655.C[9]
.sym 88702 $auto$alumacc.cc:474:replace_alu$7655.C[11]
.sym 88703 $false
.sym 88704 soc.cpu.reg_pc[10]
.sym 88705 soc.cpu.decoded_imm[10]
.sym 88706 $auto$alumacc.cc:474:replace_alu$7655.C[10]
.sym 88708 $auto$alumacc.cc:474:replace_alu$7655.C[12]
.sym 88709 $false
.sym 88710 soc.cpu.reg_pc[11]
.sym 88711 soc.cpu.decoded_imm[11]
.sym 88712 $auto$alumacc.cc:474:replace_alu$7655.C[11]
.sym 88714 $auto$alumacc.cc:474:replace_alu$7655.C[13]
.sym 88715 $false
.sym 88716 soc.cpu.reg_pc[12]
.sym 88717 soc.cpu.decoded_imm[12]
.sym 88718 $auto$alumacc.cc:474:replace_alu$7655.C[12]
.sym 88720 $auto$alumacc.cc:474:replace_alu$7655.C[14]
.sym 88721 $false
.sym 88722 soc.cpu.reg_pc[13]
.sym 88723 soc.cpu.decoded_imm[13]
.sym 88724 $auto$alumacc.cc:474:replace_alu$7655.C[13]
.sym 88726 $auto$alumacc.cc:474:replace_alu$7655.C[15]
.sym 88727 $false
.sym 88728 soc.cpu.reg_pc[14]
.sym 88729 soc.cpu.decoded_imm[14]
.sym 88730 $auto$alumacc.cc:474:replace_alu$7655.C[14]
.sym 88732 $auto$alumacc.cc:474:replace_alu$7655.C[16]
.sym 88733 $false
.sym 88734 soc.cpu.reg_pc[15]
.sym 88735 soc.cpu.decoded_imm[15]
.sym 88736 $auto$alumacc.cc:474:replace_alu$7655.C[15]
.sym 88740 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[16]
.sym 88741 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[17]
.sym 88742 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[18]
.sym 88743 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[19]
.sym 88744 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[20]
.sym 88745 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[21]
.sym 88746 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[22]
.sym 88747 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[23]
.sym 88776 $auto$alumacc.cc:474:replace_alu$7655.C[16]
.sym 88813 $auto$alumacc.cc:474:replace_alu$7655.C[17]
.sym 88814 $false
.sym 88815 soc.cpu.reg_pc[16]
.sym 88816 soc.cpu.decoded_imm[16]
.sym 88817 $auto$alumacc.cc:474:replace_alu$7655.C[16]
.sym 88819 $auto$alumacc.cc:474:replace_alu$7655.C[18]
.sym 88820 $false
.sym 88821 soc.cpu.reg_pc[17]
.sym 88822 soc.cpu.decoded_imm[17]
.sym 88823 $auto$alumacc.cc:474:replace_alu$7655.C[17]
.sym 88825 $auto$alumacc.cc:474:replace_alu$7655.C[19]
.sym 88826 $false
.sym 88827 soc.cpu.reg_pc[18]
.sym 88828 soc.cpu.decoded_imm[18]
.sym 88829 $auto$alumacc.cc:474:replace_alu$7655.C[18]
.sym 88831 $auto$alumacc.cc:474:replace_alu$7655.C[20]
.sym 88832 $false
.sym 88833 soc.cpu.reg_pc[19]
.sym 88834 soc.cpu.decoded_imm[19]
.sym 88835 $auto$alumacc.cc:474:replace_alu$7655.C[19]
.sym 88837 $auto$alumacc.cc:474:replace_alu$7655.C[21]
.sym 88838 $false
.sym 88839 soc.cpu.reg_pc[20]
.sym 88840 soc.cpu.decoded_imm[20]
.sym 88841 $auto$alumacc.cc:474:replace_alu$7655.C[20]
.sym 88843 $auto$alumacc.cc:474:replace_alu$7655.C[22]
.sym 88844 soc.cpu.cpu_state[3]
.sym 88845 soc.cpu.reg_pc[21]
.sym 88846 soc.cpu.decoded_imm[21]
.sym 88847 $auto$alumacc.cc:474:replace_alu$7655.C[21]
.sym 88849 $auto$alumacc.cc:474:replace_alu$7655.C[23]
.sym 88850 $false
.sym 88851 soc.cpu.reg_pc[22]
.sym 88852 soc.cpu.decoded_imm[22]
.sym 88853 $auto$alumacc.cc:474:replace_alu$7655.C[22]
.sym 88855 $auto$alumacc.cc:474:replace_alu$7655.C[24]
.sym 88856 $false
.sym 88857 soc.cpu.reg_pc[23]
.sym 88858 soc.cpu.decoded_imm[23]
.sym 88859 $auto$alumacc.cc:474:replace_alu$7655.C[23]
.sym 88863 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[24]
.sym 88864 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[25]
.sym 88865 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[26]
.sym 88866 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[27]
.sym 88867 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[28]
.sym 88868 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[29]
.sym 88869 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[30]
.sym 88870 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[31]
.sym 88899 $auto$alumacc.cc:474:replace_alu$7655.C[24]
.sym 88936 $auto$alumacc.cc:474:replace_alu$7655.C[25]
.sym 88937 $false
.sym 88938 soc.cpu.reg_pc[24]
.sym 88939 soc.cpu.decoded_imm[24]
.sym 88940 $auto$alumacc.cc:474:replace_alu$7655.C[24]
.sym 88942 $auto$alumacc.cc:474:replace_alu$7655.C[26]
.sym 88943 $false
.sym 88944 soc.cpu.reg_pc[25]
.sym 88945 soc.cpu.decoded_imm[25]
.sym 88946 $auto$alumacc.cc:474:replace_alu$7655.C[25]
.sym 88948 $auto$alumacc.cc:474:replace_alu$7655.C[27]
.sym 88949 $false
.sym 88950 soc.cpu.reg_pc[26]
.sym 88951 soc.cpu.decoded_imm[26]
.sym 88952 $auto$alumacc.cc:474:replace_alu$7655.C[26]
.sym 88954 $auto$alumacc.cc:474:replace_alu$7655.C[28]
.sym 88955 $false
.sym 88956 soc.cpu.reg_pc[27]
.sym 88957 soc.cpu.decoded_imm[27]
.sym 88958 $auto$alumacc.cc:474:replace_alu$7655.C[27]
.sym 88960 $auto$alumacc.cc:474:replace_alu$7655.C[29]
.sym 88961 $false
.sym 88962 soc.cpu.reg_pc[28]
.sym 88963 soc.cpu.decoded_imm[28]
.sym 88964 $auto$alumacc.cc:474:replace_alu$7655.C[28]
.sym 88966 $auto$alumacc.cc:474:replace_alu$7655.C[30]
.sym 88967 $false
.sym 88968 soc.cpu.reg_pc[29]
.sym 88969 soc.cpu.decoded_imm[29]
.sym 88970 $auto$alumacc.cc:474:replace_alu$7655.C[29]
.sym 88972 $auto$alumacc.cc:474:replace_alu$7655.C[31]
.sym 88973 $false
.sym 88974 soc.cpu.reg_pc[30]
.sym 88975 soc.cpu.decoded_imm[30]
.sym 88976 $auto$alumacc.cc:474:replace_alu$7655.C[30]
.sym 88979 $false
.sym 88980 soc.cpu.reg_pc[31]
.sym 88981 soc.cpu.decoded_imm[31]
.sym 88982 $auto$alumacc.cc:474:replace_alu$7655.C[31]
.sym 89088 $abc$72829$new_n6129_
.sym 89090 soc.cpu.pcpi_div.divisor[6]
.sym 89091 soc.cpu.pcpi_div.divisor[0]
.sym 89161 $false
.sym 89162 $false
.sym 89163 $false
.sym 89164 soc.cpu.pcpi_div.dividend[1]
.sym 89167 $false
.sym 89168 $false
.sym 89169 $false
.sym 89170 soc.cpu.pcpi_div.dividend[2]
.sym 89173 $false
.sym 89174 $false
.sym 89175 $false
.sym 89176 soc.cpu.pcpi_div.dividend[0]
.sym 89179 $false
.sym 89180 $false
.sym 89181 $false
.sym 89182 soc.cpu.pcpi_div.dividend[3]
.sym 89185 $false
.sym 89186 $false
.sym 89187 $false
.sym 89188 soc.cpu.pcpi_div.dividend[4]
.sym 89191 $false
.sym 89192 $false
.sym 89193 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[1]
.sym 89194 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[0]
.sym 89197 $false
.sym 89198 $false
.sym 89199 $false
.sym 89200 soc.cpu.pcpi_div.dividend[7]
.sym 89203 $false
.sym 89204 soc.cpu.pcpi_div.outsign
.sym 89205 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[5]
.sym 89206 soc.cpu.pcpi_div.dividend[5]
.sym 89217 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[14]
.sym 89218 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[10]
.sym 89219 $abc$72829$new_n6108_
.sym 89220 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[9]
.sym 89221 $abc$72829$new_n6111_
.sym 89324 $false
.sym 89325 soc.cpu.pcpi_div.outsign
.sym 89326 soc.cpu.pcpi_div.dividend[1]
.sym 89327 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[1]
.sym 89330 $false
.sym 89331 soc.cpu.pcpi_div.outsign
.sym 89332 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[13]
.sym 89333 soc.cpu.pcpi_div.dividend[13]
.sym 89336 $false
.sym 89337 $false
.sym 89338 $false
.sym 89339 soc.cpu.pcpi_div.dividend[8]
.sym 89342 $false
.sym 89343 soc.cpu.pcpi_div.outsign
.sym 89344 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[12]
.sym 89345 soc.cpu.pcpi_div.dividend[12]
.sym 89348 $false
.sym 89349 $false
.sym 89350 $false
.sym 89351 soc.cpu.pcpi_div.dividend[12]
.sym 89354 $false
.sym 89355 $false
.sym 89356 $false
.sym 89357 soc.cpu.pcpi_div.dividend[13]
.sym 89360 $false
.sym 89361 soc.cpu.pcpi_div.outsign
.sym 89362 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[10]
.sym 89363 soc.cpu.pcpi_div.dividend[10]
.sym 89366 $false
.sym 89367 soc.cpu.pcpi_div.outsign
.sym 89368 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[14]
.sym 89369 soc.cpu.pcpi_div.dividend[14]
.sym 89373 $abc$72829$new_n6105_
.sym 89375 $abc$72829$new_n6106_
.sym 89376 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[4]
.sym 89377 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[16]
.sym 89378 soc.spimemio.config_do[1]
.sym 89379 soc.spimemio.config_do[0]
.sym 89380 soc.spimemio.config_do[3]
.sym 89447 $false
.sym 89448 soc.cpu.pcpi_div.outsign
.sym 89449 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[23]
.sym 89450 soc.cpu.pcpi_div.dividend[23]
.sym 89465 $false
.sym 89466 $false
.sym 89467 $false
.sym 89468 soc.cpu.pcpi_div.dividend[20]
.sym 89471 $false
.sym 89472 $false
.sym 89473 $false
.sym 89474 soc.cpu.pcpi_div.dividend[21]
.sym 89477 $false
.sym 89478 $false
.sym 89479 $false
.sym 89480 soc.cpu.pcpi_div.dividend[19]
.sym 89483 $false
.sym 89484 $false
.sym 89485 $false
.sym 89486 soc.cpu.pcpi_div.dividend[23]
.sym 89489 soc.cpu.mem_wdata[2]
.sym 89490 $false
.sym 89491 $false
.sym 89492 $false
.sym 89493 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329
.sym 89494 clk_16mhz$2$2
.sym 89495 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 89496 $abc$72829$new_n6127_
.sym 89497 $abc$72829$new_n9493_
.sym 89498 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[26]
.sym 89499 $abc$72829$new_n6128_
.sym 89500 $abc$72829$new_n9491_
.sym 89501 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[27]
.sym 89502 soc.cpu.pcpi_div.divisor[2]
.sym 89503 soc.cpu.pcpi_div.divisor[1]
.sym 89570 $false
.sym 89571 $false
.sym 89572 $false
.sym 89573 soc.cpu.pcpi_div.dividend[28]
.sym 89576 $false
.sym 89577 $false
.sym 89578 $false
.sym 89579 soc.cpu.pcpi_div.dividend[25]
.sym 89582 $false
.sym 89583 soc.cpu.pcpi_div.outsign
.sym 89584 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[9]
.sym 89585 soc.cpu.pcpi_div.dividend[9]
.sym 89588 $false
.sym 89589 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 89590 $abc$72829$auto$wreduce.cc:454:run$7250[12]
.sym 89591 soc.cpu.reg_op2[12]
.sym 89594 $false
.sym 89595 soc.cpu.pcpi_div.outsign
.sym 89596 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1097_Y[21]
.sym 89597 soc.cpu.pcpi_div.dividend[21]
.sym 89600 $false
.sym 89601 $false
.sym 89602 $false
.sym 89603 soc.cpu.pcpi_div.dividend[29]
.sym 89606 $false
.sym 89607 $false
.sym 89608 $false
.sym 89609 soc.cpu.pcpi_div.dividend[27]
.sym 89612 soc.cpu.pcpi_div.divisor[24]
.sym 89613 $false
.sym 89614 $false
.sym 89615 $false
.sym 89616 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 89617 clk_16mhz$2$2
.sym 89618 soc.cpu.pcpi_div.start$2
.sym 89619 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[35]
.sym 89620 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[36]
.sym 89621 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[39]
.sym 89622 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[37]
.sym 89623 $abc$72829$new_n9490_
.sym 89624 $abc$72829$new_n9492_
.sym 89625 $abc$72829$new_n6116_
.sym 89626 $abc$72829$new_n6104_
.sym 89693 $false
.sym 89694 soc.cpu.pcpi_div.start$2
.sym 89695 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[39]_new_inv_
.sym 89696 soc.cpu.pcpi_div.divisor[40]
.sym 89699 $false
.sym 89700 soc.cpu.pcpi_div.start$2
.sym 89701 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[42]_new_inv_
.sym 89702 soc.cpu.pcpi_div.divisor[43]
.sym 89705 $false
.sym 89706 soc.cpu.pcpi_div.start$2
.sym 89707 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[45]_new_inv_
.sym 89708 soc.cpu.pcpi_div.divisor[46]
.sym 89711 $false
.sym 89712 soc.cpu.pcpi_div.start$2
.sym 89713 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[35]_new_inv_
.sym 89714 soc.cpu.pcpi_div.divisor[36]
.sym 89717 $false
.sym 89718 soc.cpu.pcpi_div.start$2
.sym 89719 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[40]_new_inv_
.sym 89720 soc.cpu.pcpi_div.divisor[41]
.sym 89723 $false
.sym 89724 soc.cpu.pcpi_div.start$2
.sym 89725 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[44]_new_inv_
.sym 89726 soc.cpu.pcpi_div.divisor[45]
.sym 89729 $false
.sym 89730 soc.cpu.pcpi_div.start$2
.sym 89731 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[43]_new_inv_
.sym 89732 soc.cpu.pcpi_div.divisor[44]
.sym 89735 $false
.sym 89736 soc.cpu.pcpi_div.start$2
.sym 89737 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[36]_new_inv_
.sym 89738 soc.cpu.pcpi_div.divisor[37]
.sym 89739 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 89740 clk_16mhz$2$2
.sym 89741 $false
.sym 89743 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[50]
.sym 89744 $abc$72829$new_n6115_
.sym 89745 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[43]
.sym 89746 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[34]
.sym 89748 $abc$72829$new_n6113_
.sym 89749 $abc$72829$new_n6112_
.sym 89816 $false
.sym 89817 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1080_Y_new_
.sym 89818 $abc$72829$auto$wreduce.cc:454:run$7250[21]
.sym 89819 soc.cpu.reg_op2[21]
.sym 89822 $false
.sym 89823 soc.cpu.pcpi_div.start$2
.sym 89824 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[33]_new_inv_
.sym 89825 soc.cpu.pcpi_div.divisor[34]
.sym 89840 $false
.sym 89841 soc.cpu.pcpi_div.start$2
.sym 89842 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[52]_new_inv_
.sym 89843 soc.cpu.pcpi_div.divisor[53]
.sym 89846 $false
.sym 89847 soc.cpu.pcpi_div.start$2
.sym 89848 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[32]_new_inv_
.sym 89849 soc.cpu.pcpi_div.divisor[33]
.sym 89852 $false
.sym 89853 soc.cpu.pcpi_div.start$2
.sym 89854 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[34]_new_inv_
.sym 89855 soc.cpu.pcpi_div.divisor[35]
.sym 89858 $false
.sym 89859 soc.cpu.pcpi_div.start$2
.sym 89860 soc.cpu.reg_op2[0]
.sym 89861 soc.cpu.pcpi_div.divisor[32]
.sym 89862 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 89863 clk_16mhz$2$2
.sym 89864 $false
.sym 89866 $abc$72829$new_n6109_
.sym 89867 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[51]
.sym 89868 $abc$72829$new_n6114_
.sym 89869 $abc$72829$new_n6110_
.sym 89870 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[48]
.sym 89871 soc.cpu.pcpi_div.divisor[54]
.sym 89872 soc.cpu.pcpi_div.divisor[55]
.sym 89939 $false
.sym 89940 soc.spimemio.config_en
.sym 89941 soc.spimemio.xfer.flash_clk
.sym 89942 soc.spimemio.config_clk
.sym 89963 soc.cpu.mem_wdata[4]
.sym 89964 $false
.sym 89965 $false
.sym 89966 $false
.sym 89985 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329
.sym 89986 clk_16mhz$2$2
.sym 89987 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 89990 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4]
.sym 89991 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5]
.sym 89992 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6]
.sym 89993 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7]
.sym 89994 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8]
.sym 89995 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9]
.sym 90068 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7]
.sym 90069 soc.cpu.mem_addr[7]
.sym 90070 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5]
.sym 90071 soc.cpu.mem_addr[5]
.sym 90074 $false
.sym 90075 soc.spimemio.rd_inc
.sym 90076 soc.cpu.mem_addr[5]
.sym 90077 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[5]
.sym 90080 $false
.sym 90081 soc.spimemio.rd_inc
.sym 90082 soc.cpu.mem_addr[4]
.sym 90083 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4]
.sym 90086 $false
.sym 90087 soc.spimemio.rd_inc
.sym 90088 soc.cpu.mem_addr[6]
.sym 90089 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6]
.sym 90104 $false
.sym 90105 soc.spimemio.rd_inc
.sym 90106 soc.cpu.mem_addr[7]
.sym 90107 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[7]
.sym 90108 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 90109 clk_16mhz$2$2
.sym 90110 $false
.sym 90111 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10]
.sym 90112 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11]
.sym 90113 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12]
.sym 90114 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13]
.sym 90115 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14]
.sym 90116 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15]
.sym 90117 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16]
.sym 90118 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17]
.sym 90185 $false
.sym 90186 soc.cpu.reg_op1[31]
.sym 90187 soc.cpu.pcpi_mul.instr_mulh
.sym 90188 soc.cpu.pcpi_mul.instr_mulhsu
.sym 90191 $false
.sym 90192 soc.cpu.reg_op2[1]
.sym 90193 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_
.sym 90194 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][23]_new_inv_
.sym 90209 $false
.sym 90210 soc.cpu.reg_op2[0]
.sym 90211 soc.cpu.reg_op1[20]
.sym 90212 soc.cpu.reg_op1[21]
.sym 90215 $false
.sym 90216 soc.cpu.reg_op2[1]
.sym 90217 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_
.sym 90218 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][21]_new_inv_
.sym 90221 $false
.sym 90222 soc.cpu.reg_op2[0]
.sym 90223 soc.cpu.reg_op1[22]
.sym 90224 soc.cpu.reg_op1[23]
.sym 90227 $false
.sym 90228 soc.cpu.reg_op2[0]
.sym 90229 soc.cpu.reg_op1[18]
.sym 90230 soc.cpu.reg_op1[19]
.sym 90234 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18]
.sym 90235 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19]
.sym 90236 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20]
.sym 90237 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21]
.sym 90238 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22]
.sym 90239 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23]
.sym 90240 $abc$72829$new_n9632_
.sym 90241 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[10]_new_inv_
.sym 90308 $false
.sym 90309 $abc$72829$new_n9605_
.sym 90310 $abc$72829$new_n9633_
.sym 90311 $abc$72829$new_n9632_
.sym 90314 $false
.sym 90315 soc.cpu.reg_op2[2]
.sym 90316 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_
.sym 90317 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][19]_new_inv_
.sym 90320 $false
.sym 90321 soc.cpu.reg_op2[0]
.sym 90322 soc.cpu.reg_op1[14]
.sym 90323 soc.cpu.reg_op1[15]
.sym 90326 $false
.sym 90327 soc.cpu.reg_op2[1]
.sym 90328 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_
.sym 90329 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][19]_new_inv_
.sym 90332 $false
.sym 90333 soc.cpu.reg_op2[0]
.sym 90334 soc.cpu.reg_op1[16]
.sym 90335 soc.cpu.reg_op1[17]
.sym 90338 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[10]_new_inv_
.sym 90339 $abc$72829$new_n9484_
.sym 90340 $abc$72829$new_n9483_
.sym 90341 $abc$72829$new_n6045_
.sym 90344 $false
.sym 90345 soc.cpu.reg_op2[1]
.sym 90346 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_
.sym 90347 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][17]_new_inv_
.sym 90350 soc.cpu.pcpi_div.instr_divu
.sym 90351 soc.cpu.pcpi_div.instr_div
.sym 90352 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[21]_new_inv_
.sym 90353 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[21]_new_inv_
.sym 90354 $true
.sym 90355 clk_16mhz$2$2
.sym 90356 $false
.sym 90357 $abc$72829$new_n9477_
.sym 90358 $abc$72829$new_n9475_
.sym 90359 $abc$72829$new_n6058_
.sym 90360 $abc$72829$new_n9484_
.sym 90361 $abc$72829$new_n9476_
.sym 90362 soc.spimemio.rd_addr[23]
.sym 90363 soc.spimemio.rd_addr[17]
.sym 90364 soc.spimemio.rd_addr[13]
.sym 90431 $false
.sym 90432 soc.cpu.reg_op2[0]
.sym 90433 soc.cpu.reg_op1[10]
.sym 90434 soc.cpu.reg_op1[11]
.sym 90443 $false
.sym 90444 soc.cpu.reg_op2[0]
.sym 90445 soc.cpu.reg_op1[12]
.sym 90446 soc.cpu.reg_op1[13]
.sym 90449 $false
.sym 90450 soc.cpu.reg_op2[1]
.sym 90451 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_
.sym 90452 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_
.sym 90455 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 90456 soc.cpu.pcpi_div.pcpi_wr
.sym 90457 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 90458 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 90461 $false
.sym 90462 soc.cpu.reg_op2[1]
.sym 90463 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][13]_new_inv_
.sym 90464 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][15]_new_inv_
.sym 90467 soc.spimemio.xfer.ibuffer[4]
.sym 90468 $false
.sym 90469 $false
.sym 90470 $false
.sym 90473 soc.spimemio.xfer.ibuffer[2]
.sym 90474 $false
.sym 90475 $false
.sym 90476 $false
.sym 90477 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248
.sym 90478 clk_16mhz$2$2
.sym 90479 $false
.sym 90480 $abc$72829$new_n4835_
.sym 90481 $abc$72829$new_n4872_
.sym 90482 $abc$72829$new_n4831_
.sym 90483 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3]
.sym 90484 $abc$72829$new_n4832_
.sym 90485 soc.spimemio.rdata[1]
.sym 90486 soc.spimemio.rd_addr[18]
.sym 90487 soc.spimemio.rd_addr[3]
.sym 90554 $false
.sym 90555 soc.cpu.reg_op2[1]
.sym 90556 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][5]_new_inv_
.sym 90557 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_
.sym 90560 $false
.sym 90561 soc.cpu.reg_op2[2]
.sym 90562 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][7]_new_inv_
.sym 90563 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_
.sym 90566 $false
.sym 90567 soc.cpu.reg_op2[2]
.sym 90568 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][11]_new_inv_
.sym 90569 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$3\buffer[31:0][15]_new_inv_
.sym 90572 $false
.sym 90573 soc.cpu.reg_op2[0]
.sym 90574 soc.cpu.reg_op1[8]
.sym 90575 soc.cpu.reg_op1[9]
.sym 90578 $false
.sym 90579 soc.cpu.reg_op2[0]
.sym 90580 soc.cpu.reg_op1[4]
.sym 90581 soc.cpu.reg_op1[5]
.sym 90584 $false
.sym 90585 soc.cpu.reg_op2[1]
.sym 90586 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][7]_new_inv_
.sym 90587 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_
.sym 90590 $false
.sym 90591 soc.cpu.reg_op2[1]
.sym 90592 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][9]_new_inv_
.sym 90593 $abc$72829$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2657.$1\buffer[31:0][11]_new_inv_
.sym 90596 soc.spimemio.xfer.ibuffer[2]
.sym 90597 $false
.sym 90598 $false
.sym 90599 $false
.sym 90600 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096
.sym 90601 clk_16mhz$2$2
.sym 90602 $false
.sym 90603 $abc$72829$new_n4830_
.sym 90604 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58624
.sym 90605 $abc$72829$new_n4836_
.sym 90606 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[0]_new_inv_
.sym 90607 $abc$72829$new_n4833_
.sym 90608 $abc$72829$new_n4834_
.sym 90609 soc.spimemio.rd_addr[0]
.sym 90610 soc.spimemio.rd_addr[1]
.sym 90677 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 90678 soc.cpu.pcpi_div.pcpi_wr
.sym 90679 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 90680 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 90683 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 90684 soc.cpu.pcpi_div.pcpi_wr
.sym 90685 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 90686 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 90689 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 90690 soc.cpu.pcpi_div.pcpi_wr
.sym 90691 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 90692 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 90695 $false
.sym 90696 soc.cpu.reg_op2[0]
.sym 90697 soc.cpu.reg_op1[6]
.sym 90698 soc.cpu.reg_op1[7]
.sym 90701 soc.spimemio.buffer[2]
.sym 90702 $false
.sym 90703 $false
.sym 90704 $false
.sym 90707 soc.spimemio.buffer[7]
.sym 90708 $false
.sym 90709 $false
.sym 90710 $false
.sym 90713 soc.spimemio.xfer.ibuffer[3]
.sym 90714 $false
.sym 90715 $false
.sym 90716 $false
.sym 90719 soc.spimemio.buffer[12]
.sym 90720 $false
.sym 90721 $false
.sym 90722 $false
.sym 90723 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 90724 clk_16mhz$2$2
.sym 90725 $false
.sym 90726 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_
.sym 90727 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_
.sym 90728 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_
.sym 90729 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_
.sym 90730 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_
.sym 90731 $abc$72829$new_n8003_
.sym 90732 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_
.sym 90733 soc.cpu.alu_out_q[15]
.sym 90800 $false
.sym 90801 soc.cpu.reg_op2[1]
.sym 90802 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_
.sym 90803 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_
.sym 90806 $false
.sym 90807 soc.cpu.reg_op2[2]
.sym 90808 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_
.sym 90809 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_
.sym 90812 soc.cpu.reg_op2[4]
.sym 90813 $abc$72829$new_n7886_
.sym 90814 soc.cpu.reg_op2[3]
.sym 90815 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_
.sym 90818 $false
.sym 90819 soc.cpu.reg_op2[0]
.sym 90820 soc.cpu.reg_op1[6]
.sym 90821 soc.cpu.reg_op1[5]
.sym 90824 $false
.sym 90825 soc.cpu.reg_op2[0]
.sym 90826 soc.cpu.reg_op1[4]
.sym 90827 soc.cpu.reg_op1[3]
.sym 90830 $false
.sym 90831 soc.cpu.reg_op2[1]
.sym 90832 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][5]_new_inv_
.sym 90833 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][3]_new_inv_
.sym 90836 soc.cpu.reg_op2[2]
.sym 90837 soc.cpu.reg_op2[3]
.sym 90838 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][9]_new_inv_
.sym 90839 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][5]_new_inv_
.sym 90842 soc.spimemio.xfer.ibuffer[5]
.sym 90843 $false
.sym 90844 $false
.sym 90845 $false
.sym 90846 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400
.sym 90847 clk_16mhz$2$2
.sym 90848 $false
.sym 90849 $abc$72829$soc.cpu.alu_shr[7]_new_inv_
.sym 90850 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_
.sym 90851 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_
.sym 90852 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_
.sym 90853 $abc$72829$new_n7915_
.sym 90854 $abc$72829$new_n8013_
.sym 90855 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_
.sym 90856 $abc$72829$new_n7914_
.sym 90923 $abc$72829$new_n6259_
.sym 90924 soc.cpu.reg_op2[2]
.sym 90925 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_
.sym 90926 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][3]_new_inv_
.sym 90929 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 90930 $abc$72829$new_n7982_
.sym 90931 soc.cpu.reg_op2[4]
.sym 90932 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][29]_new_
.sym 90935 soc.cpu.reg_op2[3]
.sym 90936 soc.cpu.reg_op2[4]
.sym 90937 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_
.sym 90938 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_
.sym 90941 $false
.sym 90942 soc.cpu.reg_op2[2]
.sym 90943 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_
.sym 90944 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_
.sym 90947 $abc$72829$new_n7752_
.sym 90948 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][13]_new_inv_
.sym 90949 $abc$72829$new_n6259_
.sym 90950 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][5]_new_inv_
.sym 90953 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][19]_new_inv_
.sym 90954 soc.cpu.reg_op2[4]
.sym 90955 $abc$72829$new_n7752_
.sym 90956 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][3]_new_inv_
.sym 90959 $false
.sym 90960 soc.cpu.reg_op2[3]
.sym 90961 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][11]_new_inv_
.sym 90962 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_
.sym 90965 $abc$72829$new_n7851_
.sym 90966 $abc$72829$new_n9535_
.sym 90967 $abc$72829$new_n9537_
.sym 90968 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 90969 $true
.sym 90970 clk_16mhz$2$2
.sym 90971 $false
.sym 90972 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_
.sym 90973 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][19]_new_
.sym 90974 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_
.sym 90975 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_
.sym 90976 $abc$72829$new_n7864_
.sym 90977 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_
.sym 90978 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_
.sym 90979 pwm_connectorIF[23]
.sym 91046 $false
.sym 91047 soc.cpu.reg_op2[2]
.sym 91048 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_
.sym 91049 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 91052 $false
.sym 91053 soc.cpu.reg_op2[2]
.sym 91054 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_
.sym 91055 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][29]_new_
.sym 91058 $false
.sym 91059 soc.cpu.reg_op2[2]
.sym 91060 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_
.sym 91061 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_
.sym 91064 $false
.sym 91065 soc.cpu.reg_op2[3]
.sym 91066 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][9]_new_inv_
.sym 91067 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_
.sym 91070 $false
.sym 91071 soc.cpu.reg_op2[3]
.sym 91072 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][17]_new_inv_
.sym 91073 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 91076 $false
.sym 91077 soc.cpu.reg_op2[2]
.sym 91078 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_
.sym 91079 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_
.sym 91082 soc.spimemio.buffer[11]
.sym 91083 $false
.sym 91084 $false
.sym 91085 $false
.sym 91088 soc.spimemio.xfer.ibuffer[7]
.sym 91089 $false
.sym 91090 $false
.sym 91091 $false
.sym 91092 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 91093 clk_16mhz$2$2
.sym 91094 $false
.sym 91098 $abc$72829$new_n7796_
.sym 91102 pwm_connectorIF[13]
.sym 91169 soc.spimemio.config_ddr
.sym 91170 soc.spimemio.xfer_io2_90
.sym 91171 $abc$72829$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 91172 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 91181 $abc$72829$techmap$techmap\soc.cpu.$procmux$3465.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$16914_Y_new_inv_
.sym 91182 soc.cpu.pcpi_div.pcpi_wr
.sym 91183 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 91184 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 91187 $false
.sym 91188 $false
.sym 91189 $abc$72829$new_n7983_
.sym 91190 $abc$72829$techmap$techmap\soc.cpu.$procmux$4402.$and$/usr/local/bin/../share/yosys/techmap.v:434$18162_Y[13]_new_
.sym 91193 soc.cpu.pcpi_div.instr_divu
.sym 91194 soc.cpu.pcpi_div.instr_div
.sym 91195 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1096_Y[12]_new_inv_
.sym 91196 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1098_Y[12]_new_inv_
.sym 91199 $abc$72829$new_n8026_
.sym 91200 $abc$72829$new_n8021_
.sym 91201 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][17]_new_inv_
.sym 91202 soc.cpu.reg_op2[4]
.sym 91205 $abc$72829$new_n8108_
.sym 91206 $abc$72829$new_n8021_
.sym 91207 soc.cpu.reg_op2[4]
.sym 91208 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][25]_new_
.sym 91215 $true
.sym 91216 clk_16mhz$2$2
.sym 91217 $false
.sym 91219 pwm_connectorIF[4]
.sym 91223 pwm_connectorIF[5]
.sym 91292 $false
.sym 91293 $false
.sym 91294 soc.cpu.mem_wstrb[0]
.sym 91295 $abc$72829$new_n5813_
.sym 91298 $false
.sym 91299 $false
.sym 91300 soc.cpu.mem_wstrb[2]
.sym 91301 $abc$72829$new_n5813_
.sym 91316 soc.spimemio.xfer.ibuffer[7]
.sym 91317 $false
.sym 91318 $false
.sym 91319 $false
.sym 91328 soc.spimemio.xfer.ibuffer[1]
.sym 91329 $false
.sym 91330 $false
.sym 91331 $false
.sym 91338 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59400
.sym 91339 clk_16mhz$2$2
.sym 91340 $false
.sym 91341 $abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[2]_new_
.sym 91342 $abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[0]_new_
.sym 91343 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 91344 $abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[1]_new_
.sym 91345 $abc$72829$new_n5400_
.sym 91346 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 91347 soc.cpu.decoded_rs2[1]
.sym 91348 soc.cpu.decoded_rs2[2]
.sym 91415 $abc$72829$new_n5390_
.sym 91416 soc.cpu.mem_rdata_latched[12]
.sym 91417 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 91418 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 91421 $false
.sym 91422 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 91423 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 91424 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 91427 $false
.sym 91428 $false
.sym 91429 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 91430 $abc$72829$new_n5392_
.sym 91433 $false
.sym 91434 soc.cpu.mem_xfer
.sym 91435 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.sym 91436 soc.cpu.mem_rdata_q[13]
.sym 91439 $false
.sym 91440 $false
.sym 91441 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 91442 $abc$72829$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 91445 $false
.sym 91446 $abc$72829$new_n8315_
.sym 91447 soc.cpu.decoded_imm[10]
.sym 91448 $abc$72829$new_n8290_
.sym 91451 $false
.sym 91452 $abc$72829$new_n8317_
.sym 91453 soc.cpu.decoded_imm[11]
.sym 91454 $abc$72829$new_n8290_
.sym 91457 $false
.sym 91458 $false
.sym 91459 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y_new_inv_
.sym 91460 $abc$72829$new_n8298_
.sym 91461 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 91462 clk_16mhz$2$2
.sym 91463 $false
.sym 91464 $abc$72829$new_n8288_
.sym 91465 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y_new_inv_
.sym 91466 $abc$72829$new_n8287_
.sym 91467 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 91468 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y_new_inv_
.sym 91469 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y_new_inv_
.sym 91470 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 91471 soc.cpu.reg_op2[15]
.sym 91538 $false
.sym 91539 $false
.sym 91540 soc.cpu.mem_wstrb[0]
.sym 91541 $abc$72829$new_n5825_
.sym 91544 soc.cpu.mem_xfer
.sym 91545 $abc$72829$new_n6706_
.sym 91546 $abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 91547 soc.cpu.mem_rdata_q[8]
.sym 91550 soc.cpu.decoded_imm[3]
.sym 91551 $abc$72829$new_n8290_
.sym 91552 soc.cpu.is_slli_srli_srai
.sym 91553 soc.cpu.decoded_rs2[3]
.sym 91556 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 91557 soc.cpu.decoded_rs2[3]
.sym 91558 $abc$72829$new_n5424_
.sym 91559 $abc$72829$new_n9442_
.sym 91562 $false
.sym 91563 $false
.sym 91564 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 91565 $abc$72829$auto$simplemap.cc:168:logic_reduce$17034_new_inv_
.sym 91568 soc.cpu.mem_xfer
.sym 91569 $abc$72829$new_n6706_
.sym 91570 $abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 91571 soc.cpu.mem_rdata_q[7]
.sym 91574 $abc$72829$new_n6705_
.sym 91575 $abc$72829$new_n5357_
.sym 91576 $abc$72829$new_n6657_
.sym 91577 soc.cpu.mem_rdata_latched[3]
.sym 91580 $abc$72829$new_n6780_
.sym 91581 $abc$72829$new_n5357_
.sym 91582 $abc$72829$new_n6657_
.sym 91583 soc.cpu.mem_rdata_latched[12]
.sym 91584 $true
.sym 91585 clk_16mhz$2$2
.sym 91586 $false
.sym 91587 $abc$72829$new_n5372_
.sym 91588 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 91589 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 91590 $abc$72829$new_n8323_
.sym 91591 $abc$72829$new_n5525_
.sym 91592 soc.cpu.decoded_rs1[0]
.sym 91593 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[14]
.sym 91594 soc.cpu.decoded_rs1[4]
.sym 91661 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 91662 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 91663 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 91664 $abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 91667 $abc$72829$auto$simplemap.cc:309:simplemap_lut$14695[1]_new_
.sym 91668 $abc$72829$new_n5354_
.sym 91669 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 91670 $abc$72829$new_n5352_
.sym 91673 $false
.sym 91674 $false
.sym 91675 soc.cpu.mem_wstrb[2]
.sym 91676 $abc$72829$new_n5825_
.sym 91679 $abc$72829$auto$wreduce.cc:454:run$7241[4]_new_inv_
.sym 91680 $abc$72829$new_n5354_
.sym 91681 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 91682 $abc$72829$new_n5352_
.sym 91685 $abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 91686 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 91687 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 91688 $abc$72829$new_n5309_
.sym 91691 soc.cpu.decoded_imm[0]
.sym 91692 $abc$72829$new_n8290_
.sym 91693 soc.cpu.is_slli_srli_srai
.sym 91694 soc.cpu.decoded_rs2[0]
.sym 91697 $abc$72829$new_n5372_
.sym 91698 $abc$72829$new_n5376_
.sym 91699 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16298_Y[0]_new_
.sym 91700 $abc$72829$new_n5373_
.sym 91703 $false
.sym 91704 $false
.sym 91705 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y_new_inv_
.sym 91706 $abc$72829$new_n8286_
.sym 91707 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 91708 clk_16mhz$2$2
.sym 91709 $false
.sym 91710 soc.cpu.cpuregs_rs1[13]
.sym 91711 soc.cpu.cpuregs_rs1[14]
.sym 91712 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y_new_inv_
.sym 91713 $abc$72829$new_n8321_
.sym 91714 soc.cpu.reg_op2[13]
.sym 91715 soc.cpu.reg_op2[14]
.sym 91716 soc.cpu.reg_op2[21]
.sym 91717 soc.cpu.reg_op2[5]
.sym 91784 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 91785 soc.cpu.decoded_rs1[2]
.sym 91786 $abc$72829$new_n5346_
.sym 91787 $abc$72829$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 91790 $false
.sym 91791 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 91792 soc.cpu.decoded_rs1[1]
.sym 91793 $abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 91796 $false
.sym 91797 $false
.sym 91798 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 91799 $abc$72829$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 91802 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 91803 $abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 91804 $abc$72829$new_n5285_
.sym 91805 $abc$72829$new_n5306_
.sym 91808 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 91809 $abc$72829$new_n9436_
.sym 91810 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16298_Y[2]_new_
.sym 91811 $abc$72829$new_n5343_
.sym 91814 $abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 91815 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$and$/usr/local/bin/../share/yosys/techmap.v:434$16300_Y[3]_new_
.sym 91816 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26470_new_
.sym 91817 $abc$72829$new_n5309_
.sym 91820 $abc$72829$auto$simplemap.cc:309:simplemap_lut$26403_new_
.sym 91821 $abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 91822 $abc$72829$new_n5285_
.sym 91823 $abc$72829$new_n5306_
.sym 91826 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 91827 $false
.sym 91828 $false
.sym 91829 $false
.sym 91830 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 91831 clk_16mhz$2$2
.sym 91832 $false
.sym 91833 $abc$72829$new_n5473_
.sym 91834 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0]
.sym 91835 $abc$72829$new_n5481_
.sym 91836 $abc$72829$new_n5465_
.sym 91837 soc.cpu.cpuregs.wdata[3]
.sym 91838 $abc$72829$new_n5463_
.sym 91839 pwm_connectorDF[23]
.sym 91840 pwm_connectorDF[20]
.sym 91907 $false
.sym 91908 $abc$72829$new_n6872_
.sym 91909 soc.cpu.reg_next_pc[3]
.sym 91910 $abc$72829$new_n6858_
.sym 91913 soc.cpu.irq_state[1]
.sym 91914 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[1]_new_
.sym 91915 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 91916 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[0]_new_inv_
.sym 91919 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 91920 soc.cpu.latched_stalu
.sym 91921 soc.cpu.alu_out_q[3]
.sym 91922 soc.cpu.reg_out[3]
.sym 91925 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 91926 soc.cpu.mem_rdata_q[22]
.sym 91927 soc.cpu.instr_auipc
.sym 91928 soc.cpu.instr_lui
.sym 91931 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 91932 soc.cpu.latched_stalu
.sym 91933 soc.cpu.alu_out_q[3]
.sym 91934 soc.cpu.reg_out[3]
.sym 91937 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 91938 soc.cpu.mem_rdata_q[25]
.sym 91939 soc.cpu.instr_auipc
.sym 91940 soc.cpu.instr_lui
.sym 91943 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 91944 $false
.sym 91945 $false
.sym 91946 $false
.sym 91949 soc.cpu.cpuregs.wdata[25]
.sym 91950 $false
.sym 91951 $false
.sym 91952 $false
.sym 91953 $true
.sym 91954 clk_16mhz$2$2
.sym 91955 $false
.sym 91956 soc.cpu.cpuregs.wdata[5]
.sym 91957 $abc$72829$new_n8196_
.sym 91958 $abc$72829$new_n6882_
.sym 91959 soc.cpu.cpuregs.wdata[6]
.sym 91960 soc.cpu.cpuregs.wdata[4]
.sym 91961 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3]
.sym 91962 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4]
.sym 91963 soc.cpu.reg_next_pc[5]
.sym 92036 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 92037 soc.cpu.latched_stalu
.sym 92038 soc.cpu.alu_out_q[5]
.sym 92039 soc.cpu.reg_out[5]
.sym 92042 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 92043 soc.cpu.latched_stalu
.sym 92044 soc.cpu.alu_out_q[5]
.sym 92045 soc.cpu.reg_out[5]
.sym 92048 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32063_new_inv_
.sym 92049 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[2]_new_
.sym 92050 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 92051 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[2]
.sym 92054 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 92055 soc.cpu.latched_stalu
.sym 92056 soc.cpu.alu_out_q[2]
.sym 92057 soc.cpu.reg_out[2]
.sym 92060 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 92061 soc.cpu.latched_stalu
.sym 92062 soc.cpu.alu_out_q[2]
.sym 92063 soc.cpu.reg_out[2]
.sym 92066 $false
.sym 92067 $false
.sym 92068 soc.cpu.irq_mask[25]
.sym 92069 soc.cpu.irq_pending[25]
.sym 92072 $false
.sym 92073 $false
.sym 92074 soc.cpu.irq_mask[18]
.sym 92075 soc.cpu.irq_pending[18]
.sym 92076 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 92077 clk_16mhz$2$2
.sym 92078 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 92079 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21979[1]_new_inv_
.sym 92080 $abc$72829$new_n5363_
.sym 92081 $abc$72829$auto$simplemap.cc:256:simplemap_eqne$21977
.sym 92082 soc.cpu.cpuregs.wdata[13]
.sym 92083 soc.cpu.reg_pc[14]
.sym 92084 soc.cpu.reg_pc[21]
.sym 92085 soc.cpu.reg_pc[20]
.sym 92086 soc.cpu.reg_pc[12]
.sym 92153 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 92154 soc.cpu.latched_stalu
.sym 92155 soc.cpu.alu_out_q[13]
.sym 92156 soc.cpu.reg_out[13]
.sym 92159 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 92160 soc.cpu.mem_rdata_q[29]
.sym 92161 soc.cpu.instr_auipc
.sym 92162 soc.cpu.instr_lui
.sym 92165 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 92166 soc.cpu.latched_stalu
.sym 92167 soc.cpu.alu_out_q[13]
.sym 92168 soc.cpu.reg_out[13]
.sym 92171 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32015_new_inv_
.sym 92172 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[14]_new_
.sym 92173 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 92174 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[14]
.sym 92177 soc.cpu.mem_rdata_q[28]
.sym 92178 $abc$72829$new_n4905_
.sym 92179 soc.cpu.decoded_imm_uj[8]
.sym 92180 soc.cpu.instr_jal
.sym 92183 $false
.sym 92184 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28184_new_
.sym 92185 soc.cpu.decoded_imm_uj[31]
.sym 92186 soc.cpu.instr_jal
.sym 92189 $abc$72829$new_n5453_
.sym 92190 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 92191 soc.cpu.instr_jal
.sym 92192 soc.cpu.decoded_imm_uj[29]
.sym 92199 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 92200 clk_16mhz$2$2
.sym 92201 $abc$72829$auto$rtlil.cc:1981:NotGate$71711
.sym 92202 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[1]_new_inv_
.sym 92203 $abc$72829$new_n5644_
.sym 92204 soc.cpu.cpuregs_rs1[28]
.sym 92205 soc.cpu.cpuregs_rs1[30]
.sym 92206 soc.cpu.irq_mask[25]
.sym 92207 soc.cpu.irq_mask[27]
.sym 92208 soc.cpu.irq_mask[23]
.sym 92209 soc.cpu.irq_mask[14]
.sym 92276 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 92277 soc.cpu.latched_stalu
.sym 92278 soc.cpu.alu_out_q[11]
.sym 92279 soc.cpu.reg_out[11]
.sym 92282 soc.cpu.irq_state[1]
.sym 92283 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[6]_new_
.sym 92284 soc.cpu.reg_next_pc[6]
.sym 92285 soc.cpu.irq_state[0]
.sym 92294 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31991_new_inv_
.sym 92295 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[20]_new_
.sym 92296 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 92297 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[20]
.sym 92300 $false
.sym 92301 $abc$72829$new_n6940_
.sym 92302 soc.cpu.reg_next_pc[20]
.sym 92303 $abc$72829$new_n6858_
.sym 92306 soc.cpu.cpuregs.wdata[30]
.sym 92307 $false
.sym 92308 $false
.sym 92309 $false
.sym 92312 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 92313 $false
.sym 92314 $false
.sym 92315 $false
.sym 92318 soc.cpu.cpuregs.wdata[28]
.sym 92319 $false
.sym 92320 $false
.sym 92321 $false
.sym 92322 $true
.sym 92323 clk_16mhz$2$2
.sym 92324 $false
.sym 92325 soc.cpu.cpuregs.wdata[27]
.sym 92326 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[27]_new_
.sym 92327 soc.cpu.cpuregs.wdata[31]
.sym 92328 soc.cpu.cpuregs.wdata[11]
.sym 92330 soc.cpu.decoded_imm_uj[13]
.sym 92331 soc.cpu.decoded_imm_uj[8]
.sym 92332 soc.cpu.decoded_imm_uj[14]
.sym 92399 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 92400 soc.cpu.latched_stalu
.sym 92401 soc.cpu.alu_out_q[25]
.sym 92402 soc.cpu.reg_out[25]
.sym 92405 $false
.sym 92406 $abc$72829$new_n6944_
.sym 92407 soc.cpu.reg_next_pc[21]
.sym 92408 $abc$72829$new_n6858_
.sym 92411 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31971_new_inv_
.sym 92412 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[25]_new_
.sym 92413 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 92414 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[25]
.sym 92417 soc.cpu.irq_state[1]
.sym 92418 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[25]_new_
.sym 92419 soc.cpu.reg_next_pc[25]
.sym 92420 soc.cpu.irq_state[0]
.sym 92423 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 92424 soc.cpu.latched_stalu
.sym 92425 soc.cpu.alu_out_q[11]
.sym 92426 soc.cpu.reg_out[11]
.sym 92429 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 92430 soc.cpu.latched_stalu
.sym 92431 soc.cpu.alu_out_q[25]
.sym 92432 soc.cpu.reg_out[25]
.sym 92435 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31987_new_inv_
.sym 92436 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[21]_new_
.sym 92437 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 92438 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[21]
.sym 92441 soc.cpu.mem_wdata[19]
.sym 92442 $false
.sym 92443 $false
.sym 92444 $false
.sym 92445 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544
.sym 92446 clk_16mhz$2$2
.sym 92447 $false
.sym 92448 soc.cpu.cpuregs.wdata[24]
.sym 92449 $abc$72829$new_n5483_
.sym 92450 soc.cpu.cpuregs.wdata[10]
.sym 92451 $abc$72829$new_n5485_
.sym 92452 $abc$72829$auto$alumacc.cc:474:replace_alu$7640.BB[1]
.sym 92453 soc.cpu.decoded_imm[13]
.sym 92454 soc.cpu.decoded_imm[14]
.sym 92455 soc.cpu.decoded_imm[2]
.sym 92522 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[2]
.sym 92523 $abc$72829$new_n5519_
.sym 92524 soc.cpu.cpu_state[2]
.sym 92525 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[2]_new_inv_
.sym 92528 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31951_new_inv_
.sym 92529 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[30]_new_
.sym 92530 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 92531 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[30]
.sym 92534 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31979_new_inv_
.sym 92535 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[23]_new_
.sym 92536 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 92537 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[23]
.sym 92540 soc.cpu.is_lui_auipc_jal
.sym 92541 soc.cpu.cpuregs_rs1[2]
.sym 92542 soc.cpu.reg_pc[2]
.sym 92543 soc.cpu.instr_lui
.sym 92546 soc.cpu.irq_state[1]
.sym 92547 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[30]_new_
.sym 92548 soc.cpu.reg_next_pc[30]
.sym 92549 soc.cpu.irq_state[0]
.sym 92552 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[6]
.sym 92553 $abc$72829$new_n5519_
.sym 92554 soc.cpu.cpu_state[2]
.sym 92555 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[6]_new_inv_
.sym 92558 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10]
.sym 92559 $false
.sym 92560 $false
.sym 92561 $false
.sym 92564 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3]
.sym 92565 $false
.sym 92566 $false
.sym 92567 $false
.sym 92568 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 92569 clk_16mhz$2$2
.sym 92570 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 92572 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[2]
.sym 92573 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[3]
.sym 92574 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[4]
.sym 92575 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[5]
.sym 92576 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[6]
.sym 92577 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[7]
.sym 92578 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[8]
.sym 92607 $false
.sym 92644 $auto$alumacc.cc:474:replace_alu$7658.C[1]
.sym 92646 soc.cpu.reg_op1[0]
.sym 92647 soc.cpu.decoded_imm[0]
.sym 92650 $auto$alumacc.cc:474:replace_alu$7658.C[2]
.sym 92651 $false
.sym 92652 soc.cpu.reg_op1[1]
.sym 92653 soc.cpu.decoded_imm[1]
.sym 92654 $auto$alumacc.cc:474:replace_alu$7658.C[1]
.sym 92656 $auto$alumacc.cc:474:replace_alu$7658.C[3]
.sym 92657 $false
.sym 92658 soc.cpu.reg_op1[2]
.sym 92659 soc.cpu.decoded_imm[2]
.sym 92660 $auto$alumacc.cc:474:replace_alu$7658.C[2]
.sym 92662 $auto$alumacc.cc:474:replace_alu$7658.C[4]
.sym 92663 $false
.sym 92664 soc.cpu.reg_op1[3]
.sym 92665 soc.cpu.decoded_imm[3]
.sym 92666 $auto$alumacc.cc:474:replace_alu$7658.C[3]
.sym 92668 $auto$alumacc.cc:474:replace_alu$7658.C[5]
.sym 92669 $false
.sym 92670 soc.cpu.reg_op1[4]
.sym 92671 soc.cpu.decoded_imm[4]
.sym 92672 $auto$alumacc.cc:474:replace_alu$7658.C[4]
.sym 92674 $auto$alumacc.cc:474:replace_alu$7658.C[6]
.sym 92675 $false
.sym 92676 soc.cpu.reg_op1[5]
.sym 92677 soc.cpu.decoded_imm[5]
.sym 92678 $auto$alumacc.cc:474:replace_alu$7658.C[5]
.sym 92680 $auto$alumacc.cc:474:replace_alu$7658.C[7]
.sym 92681 $false
.sym 92682 soc.cpu.reg_op1[6]
.sym 92683 soc.cpu.decoded_imm[6]
.sym 92684 $auto$alumacc.cc:474:replace_alu$7658.C[6]
.sym 92686 $auto$alumacc.cc:474:replace_alu$7658.C[8]
.sym 92687 $false
.sym 92688 soc.cpu.reg_op1[7]
.sym 92689 soc.cpu.decoded_imm[7]
.sym 92690 $auto$alumacc.cc:474:replace_alu$7658.C[7]
.sym 92694 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[9]
.sym 92695 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[10]
.sym 92696 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[11]
.sym 92697 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[12]
.sym 92698 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[13]
.sym 92699 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[14]
.sym 92700 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[15]
.sym 92701 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[16]
.sym 92730 $auto$alumacc.cc:474:replace_alu$7658.C[8]
.sym 92767 $auto$alumacc.cc:474:replace_alu$7658.C[9]
.sym 92768 $false
.sym 92769 soc.cpu.reg_op1[8]
.sym 92770 soc.cpu.decoded_imm[8]
.sym 92771 $auto$alumacc.cc:474:replace_alu$7658.C[8]
.sym 92773 $auto$alumacc.cc:474:replace_alu$7658.C[10]
.sym 92774 $false
.sym 92775 soc.cpu.reg_op1[9]
.sym 92776 soc.cpu.decoded_imm[9]
.sym 92777 $auto$alumacc.cc:474:replace_alu$7658.C[9]
.sym 92779 $auto$alumacc.cc:474:replace_alu$7658.C[11]
.sym 92780 $false
.sym 92781 soc.cpu.reg_op1[10]
.sym 92782 soc.cpu.decoded_imm[10]
.sym 92783 $auto$alumacc.cc:474:replace_alu$7658.C[10]
.sym 92785 $auto$alumacc.cc:474:replace_alu$7658.C[12]
.sym 92786 $false
.sym 92787 soc.cpu.reg_op1[11]
.sym 92788 soc.cpu.decoded_imm[11]
.sym 92789 $auto$alumacc.cc:474:replace_alu$7658.C[11]
.sym 92791 $auto$alumacc.cc:474:replace_alu$7658.C[13]
.sym 92792 $false
.sym 92793 soc.cpu.reg_op1[12]
.sym 92794 soc.cpu.decoded_imm[12]
.sym 92795 $auto$alumacc.cc:474:replace_alu$7658.C[12]
.sym 92797 $auto$alumacc.cc:474:replace_alu$7658.C[14]
.sym 92798 $false
.sym 92799 soc.cpu.reg_op1[13]
.sym 92800 soc.cpu.decoded_imm[13]
.sym 92801 $auto$alumacc.cc:474:replace_alu$7658.C[13]
.sym 92803 $auto$alumacc.cc:474:replace_alu$7658.C[15]
.sym 92804 $false
.sym 92805 soc.cpu.reg_op1[14]
.sym 92806 soc.cpu.decoded_imm[14]
.sym 92807 $auto$alumacc.cc:474:replace_alu$7658.C[14]
.sym 92809 $auto$alumacc.cc:474:replace_alu$7658.C[16]
.sym 92810 $false
.sym 92811 soc.cpu.reg_op1[15]
.sym 92812 soc.cpu.decoded_imm[15]
.sym 92813 $auto$alumacc.cc:474:replace_alu$7658.C[15]
.sym 92817 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[17]
.sym 92818 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[18]
.sym 92819 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[19]
.sym 92820 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[20]
.sym 92821 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[21]
.sym 92822 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[22]
.sym 92823 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[23]
.sym 92824 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[24]
.sym 92853 $auto$alumacc.cc:474:replace_alu$7658.C[16]
.sym 92890 $auto$alumacc.cc:474:replace_alu$7658.C[17]
.sym 92891 $false
.sym 92892 soc.cpu.reg_op1[16]
.sym 92893 soc.cpu.decoded_imm[16]
.sym 92894 $auto$alumacc.cc:474:replace_alu$7658.C[16]
.sym 92896 $auto$alumacc.cc:474:replace_alu$7658.C[18]
.sym 92897 $false
.sym 92898 soc.cpu.reg_op1[17]
.sym 92899 soc.cpu.decoded_imm[17]
.sym 92900 $auto$alumacc.cc:474:replace_alu$7658.C[17]
.sym 92902 $auto$alumacc.cc:474:replace_alu$7658.C[19]
.sym 92903 $false
.sym 92904 soc.cpu.reg_op1[18]
.sym 92905 soc.cpu.decoded_imm[18]
.sym 92906 $auto$alumacc.cc:474:replace_alu$7658.C[18]
.sym 92908 $auto$alumacc.cc:474:replace_alu$7658.C[20]
.sym 92909 $false
.sym 92910 soc.cpu.reg_op1[19]
.sym 92911 soc.cpu.decoded_imm[19]
.sym 92912 $auto$alumacc.cc:474:replace_alu$7658.C[19]
.sym 92914 $auto$alumacc.cc:474:replace_alu$7658.C[21]
.sym 92915 $false
.sym 92916 soc.cpu.reg_op1[20]
.sym 92917 soc.cpu.decoded_imm[20]
.sym 92918 $auto$alumacc.cc:474:replace_alu$7658.C[20]
.sym 92920 $auto$alumacc.cc:474:replace_alu$7658.C[22]
.sym 92921 $false
.sym 92922 soc.cpu.reg_op1[21]
.sym 92923 soc.cpu.decoded_imm[21]
.sym 92924 $auto$alumacc.cc:474:replace_alu$7658.C[21]
.sym 92926 $auto$alumacc.cc:474:replace_alu$7658.C[23]
.sym 92927 $false
.sym 92928 soc.cpu.reg_op1[22]
.sym 92929 soc.cpu.decoded_imm[22]
.sym 92930 $auto$alumacc.cc:474:replace_alu$7658.C[22]
.sym 92932 $auto$alumacc.cc:474:replace_alu$7658.C[24]
.sym 92933 $false
.sym 92934 soc.cpu.reg_op1[23]
.sym 92935 soc.cpu.decoded_imm[23]
.sym 92936 $auto$alumacc.cc:474:replace_alu$7658.C[23]
.sym 92940 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[25]
.sym 92941 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[26]
.sym 92942 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[27]
.sym 92943 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[28]
.sym 92944 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[29]
.sym 92945 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[30]
.sym 92946 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[31]
.sym 92947 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[24]_new_inv_
.sym 92976 $auto$alumacc.cc:474:replace_alu$7658.C[24]
.sym 93013 $auto$alumacc.cc:474:replace_alu$7658.C[25]
.sym 93014 $false
.sym 93015 soc.cpu.reg_op1[24]
.sym 93016 soc.cpu.decoded_imm[24]
.sym 93017 $auto$alumacc.cc:474:replace_alu$7658.C[24]
.sym 93019 $auto$alumacc.cc:474:replace_alu$7658.C[26]
.sym 93020 $false
.sym 93021 soc.cpu.reg_op1[25]
.sym 93022 soc.cpu.decoded_imm[25]
.sym 93023 $auto$alumacc.cc:474:replace_alu$7658.C[25]
.sym 93025 $auto$alumacc.cc:474:replace_alu$7658.C[27]
.sym 93026 $false
.sym 93027 soc.cpu.reg_op1[26]
.sym 93028 soc.cpu.decoded_imm[26]
.sym 93029 $auto$alumacc.cc:474:replace_alu$7658.C[26]
.sym 93031 $auto$alumacc.cc:474:replace_alu$7658.C[28]
.sym 93032 $false
.sym 93033 soc.cpu.reg_op1[27]
.sym 93034 soc.cpu.decoded_imm[27]
.sym 93035 $auto$alumacc.cc:474:replace_alu$7658.C[27]
.sym 93037 $auto$alumacc.cc:474:replace_alu$7658.C[29]
.sym 93038 $false
.sym 93039 soc.cpu.reg_op1[28]
.sym 93040 soc.cpu.decoded_imm[28]
.sym 93041 $auto$alumacc.cc:474:replace_alu$7658.C[28]
.sym 93043 $auto$alumacc.cc:474:replace_alu$7658.C[30]
.sym 93044 $false
.sym 93045 soc.cpu.reg_op1[29]
.sym 93046 soc.cpu.decoded_imm[29]
.sym 93047 $auto$alumacc.cc:474:replace_alu$7658.C[29]
.sym 93049 $auto$alumacc.cc:474:replace_alu$7658.C[31]
.sym 93050 $false
.sym 93051 soc.cpu.reg_op1[30]
.sym 93052 soc.cpu.decoded_imm[30]
.sym 93053 $auto$alumacc.cc:474:replace_alu$7658.C[30]
.sym 93056 $false
.sym 93057 soc.cpu.reg_op1[31]
.sym 93058 soc.cpu.decoded_imm[31]
.sym 93059 $auto$alumacc.cc:474:replace_alu$7658.C[31]
.sym 93163 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[0]
.sym 93166 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14450[29]_new_
.sym 93167 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[2]
.sym 93169 soc.cpu.pcpi_div.dividend[0]
.sym 93250 soc.cpu.pcpi_div.divisor[7]
.sym 93251 soc.cpu.pcpi_div.dividend[7]
.sym 93252 soc.cpu.pcpi_div.divisor[0]
.sym 93253 soc.cpu.pcpi_div.dividend[0]
.sym 93262 soc.cpu.pcpi_div.divisor[7]
.sym 93263 $false
.sym 93264 $false
.sym 93265 $false
.sym 93268 soc.cpu.pcpi_div.divisor[1]
.sym 93269 $false
.sym 93270 $false
.sym 93271 $false
.sym 93284 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 93285 clk_16mhz$2$2
.sym 93286 soc.cpu.pcpi_div.start$2
.sym 93292 $abc$72829$new_n6130_
.sym 93293 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[13]_new_inv_
.sym 93294 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[15]
.sym 93295 soc.cpu.pcpi_div.divisor[15]
.sym 93298 soc.cpu.pcpi_div.divisor[12]
.sym 93419 $false
.sym 93420 $false
.sym 93421 $false
.sym 93422 soc.cpu.pcpi_div.dividend[14]
.sym 93425 $false
.sym 93426 $false
.sym 93427 $false
.sym 93428 soc.cpu.pcpi_div.dividend[10]
.sym 93431 $abc$72829$new_n6111_
.sym 93432 $abc$72829$new_n6109_
.sym 93433 soc.cpu.pcpi_div.divisor[12]
.sym 93434 soc.cpu.pcpi_div.dividend[12]
.sym 93437 $false
.sym 93438 $false
.sym 93439 $false
.sym 93440 soc.cpu.pcpi_div.dividend[9]
.sym 93443 soc.cpu.pcpi_div.divisor[6]
.sym 93444 soc.cpu.pcpi_div.dividend[6]
.sym 93445 soc.cpu.pcpi_div.divisor[2]
.sym 93446 soc.cpu.pcpi_div.dividend[2]
.sym 93450 $abc$72829$new_n9627_
.sym 93451 $abc$72829$new_n9607_
.sym 93452 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[7]
.sym 93453 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[19]
.sym 93454 soc.cpu.pcpi_div.divisor[18]
.sym 93455 soc.cpu.pcpi_div.divisor[16]
.sym 93456 soc.cpu.pcpi_div.divisor[19]
.sym 93457 soc.cpu.pcpi_div.divisor[17]
.sym 93524 $false
.sym 93525 $abc$72829$new_n6106_
.sym 93526 soc.cpu.pcpi_div.divisor[21]
.sym 93527 soc.cpu.pcpi_div.dividend[21]
.sym 93536 soc.cpu.pcpi_div.divisor[23]
.sym 93537 soc.cpu.pcpi_div.dividend[23]
.sym 93538 soc.cpu.pcpi_div.divisor[16]
.sym 93539 soc.cpu.pcpi_div.dividend[16]
.sym 93542 $false
.sym 93543 $false
.sym 93544 $false
.sym 93545 soc.cpu.reg_op1[4]
.sym 93548 $false
.sym 93549 $false
.sym 93550 $false
.sym 93551 soc.cpu.pcpi_div.divisor[16]
.sym 93554 soc.cpu.mem_wdata[1]
.sym 93555 $false
.sym 93556 $false
.sym 93557 $false
.sym 93560 soc.cpu.mem_wdata[0]
.sym 93561 $false
.sym 93562 $false
.sym 93563 $false
.sym 93566 soc.cpu.mem_wdata[3]
.sym 93567 $false
.sym 93568 $false
.sym 93569 $false
.sym 93570 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$58329
.sym 93571 clk_16mhz$2$2
.sym 93572 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 93573 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[11]
.sym 93574 $abc$72829$new_n9628_
.sym 93575 $abc$72829$new_n9609_
.sym 93576 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[13]
.sym 93577 $abc$72829$auto$rtlil.cc:1847:ReduceAnd$7430_new_
.sym 93578 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[25]
.sym 93579 $abc$72829$new_n9629_
.sym 93580 soc.cpu.pcpi_div.divisor[3]
.sym 93647 $abc$72829$new_n6129_
.sym 93648 $abc$72829$new_n6128_
.sym 93649 soc.cpu.pcpi_div.divisor[48]
.sym 93650 soc.cpu.pcpi_div.divisor[47]
.sym 93653 $abc$72829$new_n6112_
.sym 93654 $abc$72829$new_n6108_
.sym 93655 $abc$72829$new_n6105_
.sym 93656 $abc$72829$new_n9492_
.sym 93659 $false
.sym 93660 $false
.sym 93661 $false
.sym 93662 soc.cpu.pcpi_div.divisor[26]
.sym 93665 soc.cpu.pcpi_div.divisor[62]
.sym 93666 soc.cpu.pcpi_div.divisor[57]
.sym 93667 soc.cpu.pcpi_div.divisor[49]
.sym 93668 soc.cpu.pcpi_div.divisor[46]
.sym 93671 soc.cpu.pcpi_div.divisor[26]
.sym 93672 soc.cpu.pcpi_div.dividend[26]
.sym 93673 soc.cpu.pcpi_div.divisor[25]
.sym 93674 soc.cpu.pcpi_div.dividend[25]
.sym 93677 $false
.sym 93678 $false
.sym 93679 $false
.sym 93680 soc.cpu.pcpi_div.divisor[27]
.sym 93683 soc.cpu.pcpi_div.divisor[3]
.sym 93684 $false
.sym 93685 $false
.sym 93686 $false
.sym 93689 soc.cpu.pcpi_div.divisor[2]
.sym 93690 $false
.sym 93691 $false
.sym 93692 $false
.sym 93693 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 93694 clk_16mhz$2$2
.sym 93695 soc.cpu.pcpi_div.start$2
.sym 93696 $abc$72829$new_n9494_
.sym 93697 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[15]
.sym 93698 $abc$72829$new_n9496_
.sym 93699 $abc$72829$new_n9495_
.sym 93700 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[20]
.sym 93701 $abc$72829$new_n6126_
.sym 93702 soc.cpu.pcpi_div.divisor[22]
.sym 93703 soc.cpu.pcpi_div.divisor[28]
.sym 93770 $false
.sym 93771 $false
.sym 93772 $false
.sym 93773 soc.cpu.pcpi_div.divisor[35]
.sym 93776 $false
.sym 93777 $false
.sym 93778 $false
.sym 93779 soc.cpu.pcpi_div.divisor[36]
.sym 93782 $false
.sym 93783 $false
.sym 93784 $false
.sym 93785 soc.cpu.pcpi_div.divisor[39]
.sym 93788 $false
.sym 93789 $false
.sym 93790 $false
.sym 93791 soc.cpu.pcpi_div.divisor[37]
.sym 93794 soc.cpu.pcpi_div.divisor[27]
.sym 93795 soc.cpu.pcpi_div.dividend[27]
.sym 93796 soc.cpu.pcpi_div.divisor[44]
.sym 93797 soc.cpu.pcpi_div.divisor[43]
.sym 93800 $abc$72829$new_n6116_
.sym 93801 $abc$72829$new_n6104_
.sym 93802 $abc$72829$new_n9491_
.sym 93803 $abc$72829$new_n9490_
.sym 93806 soc.cpu.pcpi_div.divisor[61]
.sym 93807 soc.cpu.pcpi_div.divisor[50]
.sym 93808 soc.cpu.pcpi_div.divisor[37]
.sym 93809 soc.cpu.pcpi_div.divisor[36]
.sym 93812 soc.cpu.pcpi_div.divisor[45]
.sym 93813 soc.cpu.pcpi_div.divisor[42]
.sym 93814 soc.cpu.pcpi_div.divisor[41]
.sym 93815 soc.cpu.pcpi_div.divisor[40]
.sym 93819 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[27]
.sym 93820 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[23]
.sym 93821 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[30]
.sym 93822 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[17]
.sym 93823 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 93824 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[30]
.sym 93825 soc.cpu.pcpi_div.divisor[30]
.sym 93826 soc.cpu.pcpi_div.divisor[29]
.sym 93899 $false
.sym 93900 $false
.sym 93901 $false
.sym 93902 soc.cpu.pcpi_div.divisor[50]
.sym 93905 $false
.sym 93906 soc.cpu.pcpi_div.divisor[60]
.sym 93907 soc.cpu.pcpi_div.divisor[38]
.sym 93908 soc.cpu.pcpi_div.divisor[35]
.sym 93911 $false
.sym 93912 $false
.sym 93913 $false
.sym 93914 soc.cpu.pcpi_div.divisor[43]
.sym 93917 $false
.sym 93918 $false
.sym 93919 $false
.sym 93920 soc.cpu.pcpi_div.divisor[34]
.sym 93929 $false
.sym 93930 $abc$72829$new_n6114_
.sym 93931 soc.cpu.pcpi_div.divisor[34]
.sym 93932 soc.cpu.pcpi_div.divisor[33]
.sym 93935 $abc$72829$new_n6115_
.sym 93936 $abc$72829$new_n6113_
.sym 93937 soc.cpu.pcpi_div.divisor[39]
.sym 93938 soc.cpu.pcpi_div.divisor[32]
.sym 93942 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[54]
.sym 93943 soc.cpu.mem_la_wdata[11]
.sym 93944 soc.cpu.mem_la_wdata[15]
.sym 93945 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[59]
.sym 93946 soc.cpu.mem_la_wdata[12]
.sym 93947 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[49]
.sym 93948 soc.cpu.mem_wdata[6]
.sym 93949 soc.cpu.mem_wdata[21]
.sym 94022 $false
.sym 94023 $abc$72829$new_n6110_
.sym 94024 soc.cpu.pcpi_div.divisor[55]
.sym 94025 soc.cpu.pcpi_div.divisor[52]
.sym 94028 $false
.sym 94029 $false
.sym 94030 $false
.sym 94031 soc.cpu.pcpi_div.divisor[51]
.sym 94034 $false
.sym 94035 soc.cpu.pcpi_div.divisor[54]
.sym 94036 soc.cpu.pcpi_div.divisor[53]
.sym 94037 soc.cpu.pcpi_div.divisor[51]
.sym 94040 $false
.sym 94041 soc.cpu.pcpi_div.divisor[59]
.sym 94042 soc.cpu.pcpi_div.divisor[58]
.sym 94043 soc.cpu.pcpi_div.divisor[56]
.sym 94046 $false
.sym 94047 $false
.sym 94048 $false
.sym 94049 soc.cpu.pcpi_div.divisor[48]
.sym 94052 $false
.sym 94053 soc.cpu.pcpi_div.start$2
.sym 94054 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[54]_new_inv_
.sym 94055 soc.cpu.pcpi_div.divisor[55]
.sym 94058 $false
.sym 94059 soc.cpu.pcpi_div.start$2
.sym 94060 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[55]_new_inv_
.sym 94061 soc.cpu.pcpi_div.divisor[56]
.sym 94062 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 94063 clk_16mhz$2$2
.sym 94064 $false
.sym 94065 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[58]
.sym 94067 $abc$72829$new_n9604_
.sym 94069 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[62]
.sym 94071 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 94072 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 94101 $true
.sym 94138 soc.spimemio.rd_addr[2]$2
.sym 94139 $false
.sym 94140 soc.spimemio.rd_addr[2]
.sym 94141 $false
.sym 94142 $false
.sym 94144 $auto$alumacc.cc:474:replace_alu$7726.C[2]
.sym 94146 $false
.sym 94147 soc.spimemio.rd_addr[3]
.sym 94150 $auto$alumacc.cc:474:replace_alu$7726.C[3]
.sym 94151 $false
.sym 94152 $false
.sym 94153 soc.spimemio.rd_addr[4]
.sym 94154 $auto$alumacc.cc:474:replace_alu$7726.C[2]
.sym 94156 $auto$alumacc.cc:474:replace_alu$7726.C[4]
.sym 94157 $false
.sym 94158 $false
.sym 94159 soc.spimemio.rd_addr[5]
.sym 94160 $auto$alumacc.cc:474:replace_alu$7726.C[3]
.sym 94162 $auto$alumacc.cc:474:replace_alu$7726.C[5]
.sym 94163 $false
.sym 94164 $false
.sym 94165 soc.spimemio.rd_addr[6]
.sym 94166 $auto$alumacc.cc:474:replace_alu$7726.C[4]
.sym 94168 $auto$alumacc.cc:474:replace_alu$7726.C[6]
.sym 94169 $false
.sym 94170 $false
.sym 94171 soc.spimemio.rd_addr[7]
.sym 94172 $auto$alumacc.cc:474:replace_alu$7726.C[5]
.sym 94174 $auto$alumacc.cc:474:replace_alu$7726.C[7]
.sym 94175 $false
.sym 94176 $false
.sym 94177 soc.spimemio.rd_addr[8]
.sym 94178 $auto$alumacc.cc:474:replace_alu$7726.C[6]
.sym 94180 $auto$alumacc.cc:474:replace_alu$7726.C[8]
.sym 94181 $false
.sym 94182 $false
.sym 94183 soc.spimemio.rd_addr[9]
.sym 94184 $auto$alumacc.cc:474:replace_alu$7726.C[7]
.sym 94188 $abc$72829$new_n9404_
.sym 94189 $abc$72829$new_n9581_
.sym 94190 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[2]_new_inv_
.sym 94191 $abc$72829$new_n9605_
.sym 94193 soc.cpu.pcpi_div.divisor[53]
.sym 94195 soc.cpu.pcpi_div.divisor[56]
.sym 94224 $auto$alumacc.cc:474:replace_alu$7726.C[8]
.sym 94261 $auto$alumacc.cc:474:replace_alu$7726.C[9]
.sym 94262 $false
.sym 94263 $false
.sym 94264 soc.spimemio.rd_addr[10]
.sym 94265 $auto$alumacc.cc:474:replace_alu$7726.C[8]
.sym 94267 $auto$alumacc.cc:474:replace_alu$7726.C[10]
.sym 94268 $false
.sym 94269 $false
.sym 94270 soc.spimemio.rd_addr[11]
.sym 94271 $auto$alumacc.cc:474:replace_alu$7726.C[9]
.sym 94273 $auto$alumacc.cc:474:replace_alu$7726.C[11]
.sym 94274 $false
.sym 94275 $false
.sym 94276 soc.spimemio.rd_addr[12]
.sym 94277 $auto$alumacc.cc:474:replace_alu$7726.C[10]
.sym 94279 $auto$alumacc.cc:474:replace_alu$7726.C[12]
.sym 94280 $false
.sym 94281 $false
.sym 94282 soc.spimemio.rd_addr[13]
.sym 94283 $auto$alumacc.cc:474:replace_alu$7726.C[11]
.sym 94285 $auto$alumacc.cc:474:replace_alu$7726.C[13]
.sym 94286 $false
.sym 94287 $false
.sym 94288 soc.spimemio.rd_addr[14]
.sym 94289 $auto$alumacc.cc:474:replace_alu$7726.C[12]
.sym 94291 $auto$alumacc.cc:474:replace_alu$7726.C[14]
.sym 94292 $false
.sym 94293 $false
.sym 94294 soc.spimemio.rd_addr[15]
.sym 94295 $auto$alumacc.cc:474:replace_alu$7726.C[13]
.sym 94297 $auto$alumacc.cc:474:replace_alu$7726.C[15]
.sym 94298 $false
.sym 94299 $false
.sym 94300 soc.spimemio.rd_addr[16]
.sym 94301 $auto$alumacc.cc:474:replace_alu$7726.C[14]
.sym 94303 $auto$alumacc.cc:474:replace_alu$7726.C[16]
.sym 94304 $false
.sym 94305 $false
.sym 94306 soc.spimemio.rd_addr[17]
.sym 94307 $auto$alumacc.cc:474:replace_alu$7726.C[15]
.sym 94311 $abc$72829$new_n4841_
.sym 94312 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[19]_new_
.sym 94313 $abc$72829$new_n4838_
.sym 94314 $abc$72829$new_n4840_
.sym 94315 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[21]_new_inv_
.sym 94316 $abc$72829$new_n9409_
.sym 94317 $abc$72829$new_n9602_
.sym 94318 soc.spimemio.rd_addr[19]
.sym 94347 $auto$alumacc.cc:474:replace_alu$7726.C[16]
.sym 94384 $auto$alumacc.cc:474:replace_alu$7726.C[17]
.sym 94385 $false
.sym 94386 $false
.sym 94387 soc.spimemio.rd_addr[18]
.sym 94388 $auto$alumacc.cc:474:replace_alu$7726.C[16]
.sym 94390 $auto$alumacc.cc:474:replace_alu$7726.C[18]
.sym 94391 $false
.sym 94392 $false
.sym 94393 soc.spimemio.rd_addr[19]
.sym 94394 $auto$alumacc.cc:474:replace_alu$7726.C[17]
.sym 94396 $auto$alumacc.cc:474:replace_alu$7726.C[19]
.sym 94397 $false
.sym 94398 $false
.sym 94399 soc.spimemio.rd_addr[20]
.sym 94400 $auto$alumacc.cc:474:replace_alu$7726.C[18]
.sym 94402 $auto$alumacc.cc:474:replace_alu$7726.C[20]
.sym 94403 $false
.sym 94404 $false
.sym 94405 soc.spimemio.rd_addr[21]
.sym 94406 $auto$alumacc.cc:474:replace_alu$7726.C[19]
.sym 94408 $auto$alumacc.cc:474:replace_alu$7726.C[21]
.sym 94409 $false
.sym 94410 $false
.sym 94411 soc.spimemio.rd_addr[22]
.sym 94412 $auto$alumacc.cc:474:replace_alu$7726.C[20]
.sym 94414 $abc$72829$auto$alumacc.cc:474:replace_alu$7726.C[22]
.sym 94415 $false
.sym 94416 $false
.sym 94417 soc.spimemio.rd_addr[23]
.sym 94418 $auto$alumacc.cc:474:replace_alu$7726.C[21]
.sym 94421 $abc$72829$new_n9631_
.sym 94422 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3]
.sym 94423 soc.cpu.mem_addr[3]
.sym 94424 $abc$72829$auto$alumacc.cc:474:replace_alu$7726.C[22]
.sym 94427 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21]
.sym 94428 soc.cpu.mem_addr[21]
.sym 94429 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20]
.sym 94430 soc.cpu.mem_addr[20]
.sym 94434 $abc$72829$new_n4877_
.sym 94435 $abc$72829$new_n9407_
.sym 94436 $abc$72829$new_n9406_
.sym 94437 $abc$72829$new_n9405_
.sym 94438 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[23]_new_inv_
.sym 94439 $abc$72829$new_n4875_
.sym 94440 pwm_connectorDF[30]
.sym 94441 pwm_connectorDF[25]
.sym 94508 $abc$72829$new_n6058_
.sym 94509 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[0]_new_inv_
.sym 94510 $abc$72829$new_n9476_
.sym 94511 $abc$72829$new_n9475_
.sym 94514 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13]
.sym 94515 soc.cpu.mem_addr[13]
.sym 94516 soc.cpu.mem_addr[15]
.sym 94517 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15]
.sym 94520 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17]
.sym 94521 soc.cpu.mem_addr[17]
.sym 94522 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15]
.sym 94523 soc.cpu.mem_addr[15]
.sym 94526 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18]
.sym 94527 soc.cpu.mem_addr[18]
.sym 94528 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22]
.sym 94529 soc.cpu.mem_addr[22]
.sym 94532 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23]
.sym 94533 soc.cpu.mem_addr[23]
.sym 94534 soc.cpu.mem_addr[22]
.sym 94535 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22]
.sym 94538 $false
.sym 94539 soc.spimemio.rd_inc
.sym 94540 soc.cpu.mem_addr[23]
.sym 94541 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[23]
.sym 94544 $false
.sym 94545 soc.spimemio.rd_inc
.sym 94546 soc.cpu.mem_addr[17]
.sym 94547 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[17]
.sym 94550 $false
.sym 94551 soc.spimemio.rd_inc
.sym 94552 soc.cpu.mem_addr[13]
.sym 94553 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[13]
.sym 94554 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 94555 clk_16mhz$2$2
.sym 94556 $false
.sym 94557 $abc$72829$new_n9411_
.sym 94558 $abc$72829$new_n4871_
.sym 94559 $abc$72829$new_n9408_
.sym 94560 $abc$72829$new_n4880_
.sym 94561 $abc$72829$new_n4873_
.sym 94562 $abc$72829$new_n9400_
.sym 94563 soc.spimemio.buffer[1]
.sym 94564 soc.spimemio.buffer[7]
.sym 94631 soc.cpu.mem_addr[12]
.sym 94632 soc.spimemio.rd_addr[12]
.sym 94633 soc.spimemio.rd_addr[14]
.sym 94634 soc.cpu.mem_addr[14]
.sym 94637 soc.spimemio.rd_valid
.sym 94638 soc.spimemio.rd_addr[13]
.sym 94639 soc.cpu.mem_addr[13]
.sym 94640 $abc$72829$new_n4834_
.sym 94643 $false
.sym 94644 $abc$72829$new_n4832_
.sym 94645 soc.spimemio.rd_addr[17]
.sym 94646 soc.cpu.mem_addr[17]
.sym 94649 $false
.sym 94650 $false
.sym 94651 soc.spimemio.rd_addr[3]
.sym 94652 soc.spimemio.rd_addr[2]
.sym 94655 soc.cpu.mem_addr[3]
.sym 94656 soc.spimemio.rd_addr[3]
.sym 94657 soc.cpu.mem_addr[14]
.sym 94658 soc.spimemio.rd_addr[14]
.sym 94661 soc.spimemio.buffer[1]
.sym 94662 $false
.sym 94663 $false
.sym 94664 $false
.sym 94667 $false
.sym 94668 soc.spimemio.rd_inc
.sym 94669 soc.cpu.mem_addr[18]
.sym 94670 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[18]
.sym 94673 $false
.sym 94674 soc.spimemio.rd_inc
.sym 94675 soc.cpu.mem_addr[3]
.sym 94676 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[3]
.sym 94677 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 94678 clk_16mhz$2$2
.sym 94679 $false
.sym 94680 $abc$72829$new_n4854_
.sym 94681 $abc$72829$new_n9402_
.sym 94682 $abc$72829$new_n4874_
.sym 94683 $abc$72829$new_n9401_
.sym 94684 $abc$72829$new_n4853_
.sym 94685 $abc$72829$new_n9403_
.sym 94686 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 94687 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 94754 $abc$72829$new_n4833_
.sym 94755 $abc$72829$new_n4831_
.sym 94756 soc.spimemio.rd_addr[8]
.sym 94757 soc.cpu.mem_addr[8]
.sym 94760 $false
.sym 94761 $false
.sym 94762 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 94763 soc.spimemio.rd_inc
.sym 94766 soc.cpu.mem_addr[18]
.sym 94767 soc.spimemio.rd_addr[18]
.sym 94768 soc.spimemio.rd_addr[20]
.sym 94769 soc.cpu.mem_addr[20]
.sym 94772 soc.spimemio.rd_addr[1]
.sym 94773 soc.cpu.mem_addr[1]
.sym 94774 soc.spimemio.rd_addr[0]
.sym 94775 soc.cpu.mem_addr[0]
.sym 94778 $false
.sym 94779 $abc$72829$new_n4836_
.sym 94780 $abc$72829$new_n4835_
.sym 94781 $abc$72829$new_n4834_
.sym 94784 $false
.sym 94785 $false
.sym 94786 soc.cpu.mem_addr[9]
.sym 94787 soc.spimemio.rd_addr[9]
.sym 94790 soc.cpu.mem_addr[0]
.sym 94791 $false
.sym 94792 $false
.sym 94793 $false
.sym 94796 soc.cpu.mem_addr[1]
.sym 94797 $false
.sym 94798 $false
.sym 94799 $false
.sym 94800 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58624
.sym 94801 clk_16mhz$2$2
.sym 94802 $false
.sym 94808 soc.cpu.pcpi_mul.rs1[9]
.sym 94809 soc.cpu.pcpi_mul.rs1[10]
.sym 94877 $false
.sym 94878 soc.cpu.reg_op2[1]
.sym 94879 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_
.sym 94880 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_
.sym 94883 $false
.sym 94884 soc.cpu.reg_op2[0]
.sym 94885 soc.cpu.reg_op1[8]
.sym 94886 soc.cpu.reg_op1[7]
.sym 94889 $false
.sym 94890 soc.cpu.reg_op2[0]
.sym 94891 soc.cpu.reg_op1[10]
.sym 94892 soc.cpu.reg_op1[9]
.sym 94895 $false
.sym 94896 soc.cpu.reg_op2[1]
.sym 94897 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][9]_new_inv_
.sym 94898 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][7]_new_inv_
.sym 94901 $false
.sym 94902 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_
.sym 94903 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 94904 soc.cpu.reg_op2[3]
.sym 94907 soc.cpu.reg_op2[4]
.sym 94908 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][31]_new_
.sym 94909 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_
.sym 94910 $abc$72829$new_n7752_
.sym 94913 $false
.sym 94914 soc.cpu.reg_op2[3]
.sym 94915 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][23]_new_inv_
.sym 94916 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$11\buffer[32:0][15]_new_inv_
.sym 94919 $abc$72829$new_n8005_
.sym 94920 $abc$72829$new_n8003_
.sym 94921 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1260$2426_Y_new_inv_
.sym 94922 $abc$72829$new_n8013_
.sym 94923 $true
.sym 94924 clk_16mhz$2$2
.sym 94925 $false
.sym 94926 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_
.sym 94927 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_
.sym 94928 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][13]_new_inv_
.sym 94929 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_
.sym 94930 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_
.sym 94931 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_
.sym 94932 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][17]_new_inv_
.sym 94933 soc.cpu.pcpi_mul.rdx[15]
.sym 95000 $abc$72829$new_n7914_
.sym 95001 $abc$72829$new_n7915_
.sym 95002 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][23]_new_inv_
.sym 95003 soc.cpu.reg_op2[4]
.sym 95006 $false
.sym 95007 soc.cpu.reg_op2[1]
.sym 95008 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][11]_new_inv_
.sym 95009 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_
.sym 95012 $false
.sym 95013 soc.cpu.reg_op2[0]
.sym 95014 soc.cpu.reg_op1[12]
.sym 95015 soc.cpu.reg_op1[11]
.sym 95018 $false
.sym 95019 soc.cpu.reg_op2[2]
.sym 95020 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_
.sym 95021 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_
.sym 95024 $abc$72829$new_n7752_
.sym 95025 soc.cpu.reg_op2[2]
.sym 95026 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_
.sym 95027 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_
.sym 95030 $abc$72829$new_n6259_
.sym 95031 soc.cpu.reg_op2[2]
.sym 95032 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][19]_new_inv_
.sym 95033 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_
.sym 95036 $false
.sym 95037 soc.cpu.reg_op2[2]
.sym 95038 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_
.sym 95039 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][15]_new_inv_
.sym 95042 $abc$72829$new_n6259_
.sym 95043 soc.cpu.reg_op2[2]
.sym 95044 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][11]_new_inv_
.sym 95045 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][7]_new_inv_
.sym 95049 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_
.sym 95050 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_
.sym 95051 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][25]_new_inv_
.sym 95052 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_
.sym 95053 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_
.sym 95054 pwm_connectorIF[26]
.sym 95055 pwm_connectorIF[28]
.sym 95056 pwm_connectorIF[24]
.sym 95123 soc.cpu.reg_op2[1]
.sym 95124 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_
.sym 95125 $abc$72829$new_n7796_
.sym 95126 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 95129 soc.cpu.reg_op2[2]
.sym 95130 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_
.sym 95131 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 95132 $abc$72829$new_n7864_
.sym 95135 $false
.sym 95136 soc.cpu.reg_op2[2]
.sym 95137 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_
.sym 95138 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][27]_new_inv_
.sym 95141 $false
.sym 95142 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$10\buffer[32:0][32]_new_
.sym 95143 $abc$72829$new_n7864_
.sym 95144 soc.cpu.reg_op2[2]
.sym 95147 $false
.sym 95148 $false
.sym 95149 $abc$72829$new_n7796_
.sym 95150 soc.cpu.reg_op2[1]
.sym 95153 $false
.sym 95154 soc.cpu.reg_op2[1]
.sym 95155 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_
.sym 95156 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][29]_new_inv_
.sym 95159 $false
.sym 95160 soc.cpu.reg_op2[0]
.sym 95161 soc.cpu.reg_op1[30]
.sym 95162 soc.cpu.reg_op1[29]
.sym 95165 soc.cpu.mem_wdata[23]
.sym 95166 $false
.sym 95167 $false
.sym 95168 $false
.sym 95169 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432
.sym 95170 clk_16mhz$2$2
.sym 95171 $false
.sym 95175 pwm_connectorDF[29]
.sym 95179 pwm_connectorDF[27]
.sym 95264 $false
.sym 95265 $false
.sym 95266 soc.cpu.reg_op1[31]
.sym 95267 soc.cpu.reg_op2[0]
.sym 95288 soc.cpu.mem_wdata[13]
.sym 95289 $false
.sym 95290 $false
.sym 95291 $false
.sym 95292 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168
.sym 95293 clk_16mhz$2$2
.sym 95294 $false
.sym 95296 soc.cpu.reg_op2[4]
.sym 95301 soc.cpu.reg_op2[9]
.sym 95302 soc.cpu.reg_op2[29]
.sym 95375 soc.cpu.mem_wdata[4]
.sym 95376 $false
.sym 95377 $false
.sym 95378 $false
.sym 95399 soc.cpu.mem_wdata[5]
.sym 95400 $false
.sym 95401 $false
.sym 95402 $false
.sym 95415 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904
.sym 95416 clk_16mhz$2$2
.sym 95417 $false
.sym 95418 $abc$72829$new_n8301_
.sym 95419 $abc$72829$new_n8317_
.sym 95420 $abc$72829$new_n8298_
.sym 95421 $abc$72829$new_n5393_
.sym 95422 $abc$72829$new_n8315_
.sym 95423 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 95424 soc.cpu.decoded_rs2[0]
.sym 95425 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[4]
.sym 95492 soc.cpu.mem_rdata_latched[4]
.sym 95493 $abc$72829$new_n5387_
.sym 95494 $abc$72829$new_n5389_
.sym 95495 $abc$72829$new_n5391_
.sym 95498 soc.cpu.mem_rdata_latched[2]
.sym 95499 $abc$72829$new_n5387_
.sym 95500 $abc$72829$new_n5389_
.sym 95501 $abc$72829$new_n5391_
.sym 95504 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 95505 soc.cpu.decoded_rs2[1]
.sym 95506 $abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[1]_new_
.sym 95507 $abc$72829$new_n5414_
.sym 95510 soc.cpu.mem_rdata_latched[3]
.sym 95511 $abc$72829$new_n5387_
.sym 95512 $abc$72829$new_n5389_
.sym 95513 $abc$72829$new_n5391_
.sym 95516 $false
.sym 95517 $false
.sym 95518 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 95519 $abc$72829$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 95522 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 95523 soc.cpu.decoded_rs2[2]
.sym 95524 $abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[2]_new_
.sym 95525 $abc$72829$new_n5400_
.sym 95528 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 95529 $false
.sym 95530 $false
.sym 95531 $false
.sym 95534 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 95535 $false
.sym 95536 $false
.sym 95537 $false
.sym 95538 $true
.sym 95539 clk_16mhz$2$2
.sym 95540 $false
.sym 95541 $abc$72829$new_n8325_
.sym 95542 soc.cpu.decoded_rs2[3]
.sym 95543 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[0]
.sym 95544 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[5]
.sym 95545 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[12]
.sym 95546 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[3]
.sym 95547 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[10]
.sym 95548 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[11]
.sym 95615 soc.cpu.decoded_rs2[5]
.sym 95616 soc.cpu.decoded_rs2[4]
.sym 95617 soc.cpu.decoded_rs2[3]
.sym 95618 soc.cpu.decoded_rs2[2]
.sym 95621 soc.cpu.decoded_imm[4]
.sym 95622 $abc$72829$new_n8290_
.sym 95623 soc.cpu.is_slli_srli_srai
.sym 95624 soc.cpu.decoded_rs2[4]
.sym 95627 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 95628 $abc$72829$new_n8288_
.sym 95629 soc.cpu.decoded_rs2[1]
.sym 95630 soc.cpu.decoded_rs2[0]
.sym 95633 $abc$72829$new_n5355_
.sym 95634 $abc$72829$new_n5351_
.sym 95635 soc.cpu.decoded_rs1[3]
.sym 95636 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 95639 soc.cpu.decoded_imm[1]
.sym 95640 $abc$72829$new_n8290_
.sym 95641 soc.cpu.is_slli_srli_srai
.sym 95642 soc.cpu.decoded_rs2[1]
.sym 95645 soc.cpu.decoded_imm[2]
.sym 95646 $abc$72829$new_n8290_
.sym 95647 soc.cpu.is_slli_srli_srai
.sym 95648 soc.cpu.decoded_rs2[2]
.sym 95651 $false
.sym 95652 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 95653 soc.cpu.decoded_rs2[4]
.sym 95654 $abc$72829$techmap\soc.cpu.$procmux$4713_Y[4]_new_
.sym 95657 $false
.sym 95658 $abc$72829$new_n8325_
.sym 95659 soc.cpu.decoded_imm[15]
.sym 95660 $abc$72829$new_n8290_
.sym 95661 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 95662 clk_16mhz$2$2
.sym 95663 $false
.sym 95664 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[2]_new_inv_
.sym 95665 $abc$72829$auto$simplemap.cc:256:simplemap_eqne$26308
.sym 95666 $abc$72829$new_n8286_
.sym 95667 $abc$72829$new_n8304_
.sym 95668 soc.cpu.cpuregs_rs1[3]
.sym 95669 $abc$72829$new_n5411_
.sym 95670 soc.cpu.cpuregs_rs1[2]
.sym 95671 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 95738 $false
.sym 95739 $false
.sym 95740 soc.cpu.decoded_rs1[0]
.sym 95741 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 95744 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 95745 soc.cpu.decoded_rs1[4]
.sym 95746 $abc$72829$techmap$techmap\soc.cpu.$procmux$4538.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16297_Y[4]_new_
.sym 95747 $abc$72829$new_n5366_
.sym 95750 $false
.sym 95751 $abc$72829$new_n5525_
.sym 95752 soc.cpu.decoded_rs1[1]
.sym 95753 soc.cpu.decoded_rs1[0]
.sym 95756 $abc$72829$new_n8287_
.sym 95757 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 95758 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[14]
.sym 95759 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[14]
.sym 95762 soc.cpu.decoded_rs1[5]
.sym 95763 soc.cpu.decoded_rs1[4]
.sym 95764 soc.cpu.decoded_rs1[3]
.sym 95765 soc.cpu.decoded_rs1[2]
.sym 95768 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 95769 $false
.sym 95770 $false
.sym 95771 $false
.sym 95774 soc.cpu.cpuregs.wdata[14]
.sym 95775 $false
.sym 95776 $false
.sym 95777 $false
.sym 95780 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 95781 $false
.sym 95782 $false
.sym 95783 $false
.sym 95784 $true
.sym 95785 clk_16mhz$2$2
.sym 95786 $false
.sym 95787 $abc$72829$new_n8307_
.sym 95788 soc.cpu.cpuregs_rs1[8]
.sym 95789 soc.cpu.cpuregs_rs1[9]
.sym 95790 soc.cpu.cpuregs_rs1[12]
.sym 95791 soc.cpu.cpuregs_rs1[0]
.sym 95792 soc.cpu.cpuregs_rs1[5]
.sym 95793 soc.cpu.cpuregs_rs1[4]
.sym 95794 soc.cpu.reg_op2[24]
.sym 95861 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 95862 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 95863 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[13]
.sym 95864 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[13]
.sym 95867 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 95868 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 95869 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[14]
.sym 95870 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[14]
.sym 95873 soc.cpu.decoded_imm[5]
.sym 95874 $abc$72829$new_n8290_
.sym 95875 soc.cpu.is_slli_srli_srai
.sym 95876 soc.cpu.decoded_rs2[5]
.sym 95879 $abc$72829$new_n8287_
.sym 95880 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 95881 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[13]
.sym 95882 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[13]
.sym 95885 $false
.sym 95886 $abc$72829$new_n8321_
.sym 95887 soc.cpu.decoded_imm[13]
.sym 95888 $abc$72829$new_n8290_
.sym 95891 $false
.sym 95892 $abc$72829$new_n8323_
.sym 95893 soc.cpu.decoded_imm[14]
.sym 95894 $abc$72829$new_n8290_
.sym 95897 $false
.sym 95898 $abc$72829$new_n8337_
.sym 95899 soc.cpu.decoded_imm[21]
.sym 95900 $abc$72829$new_n8290_
.sym 95903 $false
.sym 95904 $false
.sym 95905 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y_new_inv_
.sym 95906 $abc$72829$new_n8304_
.sym 95907 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 95908 clk_16mhz$2$2
.sym 95909 $false
.sym 95910 soc.cpu.cpuregs_rs1[7]
.sym 95911 $abc$72829$new_n8343_
.sym 95912 soc.cpu.cpuregs.wdata[1]
.sym 95913 soc.cpu.cpuregs.wdata[0]
.sym 95914 soc.cpu.cpuregs_rs1[10]
.sym 95915 soc.cpu.cpuregs_rs1[6]
.sym 95916 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[13]
.sym 95917 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[6]
.sym 95984 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 95985 soc.cpu.mem_rdata_q[19]
.sym 95986 soc.cpu.instr_auipc
.sym 95987 soc.cpu.instr_lui
.sym 95990 $abc$72829$new_n6858_
.sym 95991 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 95992 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[0]_new_inv_
.sym 95993 soc.cpu.reg_next_pc[1]
.sym 95996 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 95997 soc.cpu.mem_rdata_q[15]
.sym 95998 soc.cpu.instr_auipc
.sym 95999 soc.cpu.instr_lui
.sym 96002 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 96003 soc.cpu.mem_rdata_q[23]
.sym 96004 soc.cpu.instr_auipc
.sym 96005 soc.cpu.instr_lui
.sym 96008 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32059_new_inv_
.sym 96009 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[3]_new_
.sym 96010 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 96011 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[3]
.sym 96014 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 96015 soc.cpu.mem_rdata_q[24]
.sym 96016 soc.cpu.instr_auipc
.sym 96017 soc.cpu.instr_lui
.sym 96020 soc.cpu.mem_wdata[23]
.sym 96021 $false
.sym 96022 $false
.sym 96023 $false
.sym 96026 soc.cpu.mem_wdata[20]
.sym 96027 $false
.sym 96028 $false
.sym 96029 $false
.sym 96030 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544
.sym 96031 clk_16mhz$2$2
.sym 96032 $false
.sym 96033 $abc$72829$new_n8353_
.sym 96034 $abc$72829$new_n8335_
.sym 96035 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[5]
.sym 96036 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[8]
.sym 96037 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[3]
.sym 96038 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[4]
.sym 96039 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[7]
.sym 96040 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[13]
.sym 96107 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32051_new_inv_
.sym 96108 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[5]_new_
.sym 96109 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 96110 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[5]
.sym 96113 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 96114 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[3]_new_inv_
.sym 96115 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[4]
.sym 96116 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 96119 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[5]
.sym 96120 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 96121 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4]
.sym 96122 $abc$72829$new_n6865_
.sym 96125 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32047_new_inv_
.sym 96126 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[6]_new_
.sym 96127 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 96128 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[6]
.sym 96131 $false
.sym 96132 $false
.sym 96133 $abc$72829$new_n8196_
.sym 96134 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32055_new_inv_
.sym 96137 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 96138 soc.cpu.irq_state[0]
.sym 96139 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[3]_new_inv_
.sym 96140 soc.cpu.reg_next_pc[4]
.sym 96143 $false
.sym 96144 $abc$72829$new_n6880_
.sym 96145 soc.cpu.reg_next_pc[5]
.sym 96146 $abc$72829$new_n6858_
.sym 96149 $false
.sym 96150 $abc$72829$new_n6882_
.sym 96151 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[5]
.sym 96152 $abc$72829$new_n6863_
.sym 96153 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 96154 clk_16mhz$2$2
.sym 96155 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 96156 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12]
.sym 96157 soc.cpu.cpuregs_rs1[24]
.sym 96158 soc.cpu.cpuregs_rs1[23]
.sym 96159 $abc$72829$new_n8351_
.sym 96160 soc.cpu.reg_op2[18]
.sym 96161 soc.cpu.reg_op2[20]
.sym 96162 soc.cpu.reg_op2[28]
.sym 96163 soc.cpu.reg_op2[31]
.sym 96230 soc.cpu.latched_rd[3]
.sym 96231 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 96232 soc.cpu.latched_rd[2]
.sym 96233 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 96236 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 96237 soc.cpu.latched_rd[0]
.sym 96238 soc.cpu.latched_rd[4]
.sym 96239 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 96242 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$21979[1]_new_inv_
.sym 96243 $abc$72829$new_n5363_
.sym 96244 soc.cpu.latched_rd[1]
.sym 96245 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 96248 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32019_new_inv_
.sym 96249 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[13]_new_
.sym 96250 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 96251 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[13]
.sym 96254 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13]
.sym 96255 $false
.sym 96256 $false
.sym 96257 $false
.sym 96260 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20]
.sym 96261 $false
.sym 96262 $false
.sym 96263 $false
.sym 96266 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19]
.sym 96267 $false
.sym 96268 $false
.sym 96269 $false
.sym 96272 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11]
.sym 96273 $false
.sym 96274 $false
.sym 96275 $false
.sym 96276 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 96277 clk_16mhz$2$2
.sym 96278 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 96279 soc.cpu.cpuregs_rs1[16]
.sym 96280 soc.cpu.cpuregs_rs1[21]
.sym 96281 soc.cpu.cpuregs_rs1[25]
.sym 96282 soc.cpu.cpuregs_rs1[20]
.sym 96283 soc.cpu.decoded_imm_uj[2]
.sym 96284 soc.cpu.decoded_imm_uj[17]
.sym 96285 soc.cpu.decoded_imm_uj[23]
.sym 96286 soc.cpu.decoded_imm_uj[10]
.sym 96353 soc.cpu.is_lui_auipc_jal
.sym 96354 soc.cpu.cpuregs_rs1[1]
.sym 96355 soc.cpu.reg_pc[1]
.sym 96356 soc.cpu.instr_lui
.sym 96359 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[1]
.sym 96360 $abc$72829$new_n5519_
.sym 96361 soc.cpu.cpu_state[2]
.sym 96362 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[1]_new_inv_
.sym 96365 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 96366 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 96367 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[12]
.sym 96368 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[12]
.sym 96371 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 96372 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 96373 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[14]
.sym 96374 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[14]
.sym 96377 soc.cpu.cpuregs_rs1[25]
.sym 96378 $false
.sym 96379 $false
.sym 96380 $false
.sym 96383 soc.cpu.cpuregs_rs1[27]
.sym 96384 $false
.sym 96385 $false
.sym 96386 $false
.sym 96389 soc.cpu.cpuregs_rs1[23]
.sym 96390 $false
.sym 96391 $false
.sym 96392 $false
.sym 96395 soc.cpu.cpuregs_rs1[14]
.sym 96396 $false
.sym 96397 $false
.sym 96398 $false
.sym 96399 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 96400 clk_16mhz$2$2
.sym 96401 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 96402 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[17]_new_
.sym 96403 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 96404 soc.cpu.cpuregs_rs1[31]
.sym 96405 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23]
.sym 96406 soc.cpu.cpuregs.wdata[7]
.sym 96408 $abc$72829$new_n6928_
.sym 96409 pwm_connectorDF[17]
.sym 96476 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31963_new_inv_
.sym 96477 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[27]_new_
.sym 96478 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 96479 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[27]
.sym 96482 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 96483 soc.cpu.latched_stalu
.sym 96484 soc.cpu.alu_out_q[27]
.sym 96485 soc.cpu.reg_out[27]
.sym 96488 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$31947_new_inv_
.sym 96489 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[31]_new_
.sym 96490 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 96491 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[31]
.sym 96494 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32027_new_inv_
.sym 96495 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[11]_new_
.sym 96496 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 96497 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[11]
.sym 96506 $false
.sym 96507 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 96508 $abc$72829$auto$simplemap.cc:309:simplemap_lut$19781[2]_new_
.sym 96509 soc.cpu.mem_rdata_latched[12]
.sym 96512 $false
.sym 96513 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 96514 $abc$72829$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 96515 $abc$72829$auto$wreduce.cc:454:run$7241[2]_new_inv_
.sym 96518 $false
.sym 96519 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 96520 $abc$72829$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 96521 soc.cpu.mem_rdata_latched[12]
.sym 96522 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 96523 clk_16mhz$2$2
.sym 96524 $false
.sym 96525 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[5]
.sym 96526 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9]
.sym 96527 $abc$72829$new_n5455_
.sym 96528 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[7]
.sym 96529 soc.cpu.decoded_imm[20]
.sym 96530 soc.cpu.decoded_imm[28]
.sym 96532 soc.cpu.decoded_imm[16]
.sym 96599 $false
.sym 96600 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$18244_Y_new_inv_
.sym 96601 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[24]
.sym 96602 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 96605 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 96606 soc.cpu.mem_rdata_q[14]
.sym 96607 soc.cpu.instr_auipc
.sym 96608 soc.cpu.instr_lui
.sym 96611 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32031_new_inv_
.sym 96612 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[10]_new_
.sym 96613 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 96614 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[10]
.sym 96617 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 96618 soc.cpu.mem_rdata_q[13]
.sym 96619 soc.cpu.instr_auipc
.sym 96620 soc.cpu.instr_lui
.sym 96623 $false
.sym 96624 $false
.sym 96625 $false
.sym 96626 soc.cpu.latched_compr
.sym 96629 $abc$72829$new_n5485_
.sym 96630 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 96631 soc.cpu.instr_jal
.sym 96632 soc.cpu.decoded_imm_uj[13]
.sym 96635 $abc$72829$new_n5483_
.sym 96636 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 96637 soc.cpu.instr_jal
.sym 96638 soc.cpu.decoded_imm_uj[14]
.sym 96641 $false
.sym 96642 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28431_new_inv_
.sym 96643 soc.cpu.decoded_imm_uj[2]
.sym 96644 soc.cpu.instr_jal
.sym 96645 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 96646 clk_16mhz$2$2
.sym 96647 $abc$72829$auto$rtlil.cc:1981:NotGate$71711
.sym 96648 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[13]
.sym 96649 soc.cpu.cpuregs.wdata[16]
.sym 96650 soc.cpu.reg_pc[19]
.sym 96651 soc.cpu.reg_pc[9]
.sym 96652 soc.cpu.reg_pc[28]
.sym 96653 soc.cpu.reg_pc[30]
.sym 96654 soc.cpu.reg_pc[5]
.sym 96655 soc.cpu.reg_pc[31]
.sym 96684 $false
.sym 96721 $auto$alumacc.cc:474:replace_alu$7640.C[1]
.sym 96723 soc.cpu.reg_pc[1]
.sym 96724 soc.cpu.latched_compr
.sym 96727 $auto$alumacc.cc:474:replace_alu$7640.C[2]
.sym 96728 $false
.sym 96729 soc.cpu.reg_pc[2]
.sym 96730 $abc$72829$auto$alumacc.cc:474:replace_alu$7640.BB[1]
.sym 96731 $auto$alumacc.cc:474:replace_alu$7640.C[1]
.sym 96733 $auto$alumacc.cc:474:replace_alu$7640.C[3]
.sym 96734 $false
.sym 96735 soc.cpu.reg_pc[3]
.sym 96736 $false
.sym 96737 $auto$alumacc.cc:474:replace_alu$7640.C[2]
.sym 96739 $auto$alumacc.cc:474:replace_alu$7640.C[4]
.sym 96740 $false
.sym 96741 soc.cpu.reg_pc[4]
.sym 96742 $false
.sym 96743 $auto$alumacc.cc:474:replace_alu$7640.C[3]
.sym 96745 $auto$alumacc.cc:474:replace_alu$7640.C[5]
.sym 96746 $false
.sym 96747 soc.cpu.reg_pc[5]
.sym 96748 $false
.sym 96749 $auto$alumacc.cc:474:replace_alu$7640.C[4]
.sym 96751 $auto$alumacc.cc:474:replace_alu$7640.C[6]
.sym 96752 $false
.sym 96753 soc.cpu.reg_pc[6]
.sym 96754 $false
.sym 96755 $auto$alumacc.cc:474:replace_alu$7640.C[5]
.sym 96757 $auto$alumacc.cc:474:replace_alu$7640.C[7]
.sym 96758 $false
.sym 96759 soc.cpu.reg_pc[7]
.sym 96760 $false
.sym 96761 $auto$alumacc.cc:474:replace_alu$7640.C[6]
.sym 96763 $auto$alumacc.cc:474:replace_alu$7640.C[8]
.sym 96764 $false
.sym 96765 soc.cpu.reg_pc[8]
.sym 96766 $false
.sym 96767 $auto$alumacc.cc:474:replace_alu$7640.C[7]
.sym 96771 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[20]_new_inv_
.sym 96772 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[15]_new_
.sym 96773 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[17]
.sym 96774 $abc$72829$new_n6920_
.sym 96775 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[19]_new_inv_
.sym 96776 soc.cpu.cpuregs.wdata[15]
.sym 96777 soc.cpu.irq_pending[15]
.sym 96807 $auto$alumacc.cc:474:replace_alu$7640.C[8]
.sym 96844 $auto$alumacc.cc:474:replace_alu$7640.C[9]
.sym 96845 $false
.sym 96846 soc.cpu.reg_pc[9]
.sym 96847 $false
.sym 96848 $auto$alumacc.cc:474:replace_alu$7640.C[8]
.sym 96850 $auto$alumacc.cc:474:replace_alu$7640.C[10]
.sym 96851 $false
.sym 96852 soc.cpu.reg_pc[10]
.sym 96853 $false
.sym 96854 $auto$alumacc.cc:474:replace_alu$7640.C[9]
.sym 96856 $auto$alumacc.cc:474:replace_alu$7640.C[11]
.sym 96857 $false
.sym 96858 soc.cpu.reg_pc[11]
.sym 96859 $false
.sym 96860 $auto$alumacc.cc:474:replace_alu$7640.C[10]
.sym 96862 $auto$alumacc.cc:474:replace_alu$7640.C[12]
.sym 96863 $false
.sym 96864 soc.cpu.reg_pc[12]
.sym 96865 $false
.sym 96866 $auto$alumacc.cc:474:replace_alu$7640.C[11]
.sym 96868 $auto$alumacc.cc:474:replace_alu$7640.C[13]
.sym 96869 $false
.sym 96870 soc.cpu.reg_pc[13]
.sym 96871 $false
.sym 96872 $auto$alumacc.cc:474:replace_alu$7640.C[12]
.sym 96874 $auto$alumacc.cc:474:replace_alu$7640.C[14]
.sym 96875 $false
.sym 96876 soc.cpu.reg_pc[14]
.sym 96877 $false
.sym 96878 $auto$alumacc.cc:474:replace_alu$7640.C[13]
.sym 96880 $auto$alumacc.cc:474:replace_alu$7640.C[15]
.sym 96881 $false
.sym 96882 soc.cpu.reg_pc[15]
.sym 96883 $false
.sym 96884 $auto$alumacc.cc:474:replace_alu$7640.C[14]
.sym 96886 $auto$alumacc.cc:474:replace_alu$7640.C[16]
.sym 96887 $false
.sym 96888 soc.cpu.reg_pc[16]
.sym 96889 $false
.sym 96890 $auto$alumacc.cc:474:replace_alu$7640.C[15]
.sym 96895 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[24]
.sym 96896 $abc$72829$new_n5560_
.sym 96897 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[31]_new_inv_
.sym 96898 $abc$72829$new_n5568_
.sym 96899 $abc$72829$new_n5580_
.sym 96900 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[22]_new_inv_
.sym 96901 soc.cpu.reg_pc[22]
.sym 96930 $auto$alumacc.cc:474:replace_alu$7640.C[16]
.sym 96967 $auto$alumacc.cc:474:replace_alu$7640.C[17]
.sym 96968 $false
.sym 96969 soc.cpu.reg_pc[17]
.sym 96970 $false
.sym 96971 $auto$alumacc.cc:474:replace_alu$7640.C[16]
.sym 96973 $auto$alumacc.cc:474:replace_alu$7640.C[18]
.sym 96974 $false
.sym 96975 soc.cpu.reg_pc[18]
.sym 96976 $false
.sym 96977 $auto$alumacc.cc:474:replace_alu$7640.C[17]
.sym 96979 $auto$alumacc.cc:474:replace_alu$7640.C[19]
.sym 96980 $false
.sym 96981 soc.cpu.reg_pc[19]
.sym 96982 $false
.sym 96983 $auto$alumacc.cc:474:replace_alu$7640.C[18]
.sym 96985 $auto$alumacc.cc:474:replace_alu$7640.C[20]
.sym 96986 $false
.sym 96987 soc.cpu.reg_pc[20]
.sym 96988 $false
.sym 96989 $auto$alumacc.cc:474:replace_alu$7640.C[19]
.sym 96991 $auto$alumacc.cc:474:replace_alu$7640.C[21]
.sym 96992 $false
.sym 96993 soc.cpu.reg_pc[21]
.sym 96994 $false
.sym 96995 $auto$alumacc.cc:474:replace_alu$7640.C[20]
.sym 96997 $auto$alumacc.cc:474:replace_alu$7640.C[22]
.sym 96998 $false
.sym 96999 soc.cpu.reg_pc[22]
.sym 97000 $false
.sym 97001 $auto$alumacc.cc:474:replace_alu$7640.C[21]
.sym 97003 $auto$alumacc.cc:474:replace_alu$7640.C[23]
.sym 97004 $false
.sym 97005 soc.cpu.reg_pc[23]
.sym 97006 $false
.sym 97007 $auto$alumacc.cc:474:replace_alu$7640.C[22]
.sym 97009 $auto$alumacc.cc:474:replace_alu$7640.C[24]
.sym 97010 $false
.sym 97011 soc.cpu.reg_pc[24]
.sym 97012 $false
.sym 97013 $auto$alumacc.cc:474:replace_alu$7640.C[23]
.sym 97017 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[27]
.sym 97018 soc.cpu.reg_op1[17]
.sym 97020 soc.cpu.reg_op1[27]
.sym 97021 soc.cpu.reg_op1[20]
.sym 97022 soc.cpu.reg_op1[22]
.sym 97053 $auto$alumacc.cc:474:replace_alu$7640.C[24]
.sym 97090 $auto$alumacc.cc:474:replace_alu$7640.C[25]
.sym 97091 $false
.sym 97092 soc.cpu.reg_pc[25]
.sym 97093 $false
.sym 97094 $auto$alumacc.cc:474:replace_alu$7640.C[24]
.sym 97096 $auto$alumacc.cc:474:replace_alu$7640.C[26]
.sym 97097 $false
.sym 97098 soc.cpu.reg_pc[26]
.sym 97099 $false
.sym 97100 $auto$alumacc.cc:474:replace_alu$7640.C[25]
.sym 97102 $auto$alumacc.cc:474:replace_alu$7640.C[27]
.sym 97103 $false
.sym 97104 soc.cpu.reg_pc[27]
.sym 97105 $false
.sym 97106 $auto$alumacc.cc:474:replace_alu$7640.C[26]
.sym 97108 $auto$alumacc.cc:474:replace_alu$7640.C[28]
.sym 97109 $false
.sym 97110 soc.cpu.reg_pc[28]
.sym 97111 $false
.sym 97112 $auto$alumacc.cc:474:replace_alu$7640.C[27]
.sym 97114 $auto$alumacc.cc:474:replace_alu$7640.C[29]
.sym 97115 $false
.sym 97116 soc.cpu.reg_pc[29]
.sym 97117 $false
.sym 97118 $auto$alumacc.cc:474:replace_alu$7640.C[28]
.sym 97120 $auto$alumacc.cc:474:replace_alu$7640.C[30]
.sym 97121 $false
.sym 97122 soc.cpu.reg_pc[30]
.sym 97123 $false
.sym 97124 $auto$alumacc.cc:474:replace_alu$7640.C[29]
.sym 97127 $false
.sym 97128 soc.cpu.reg_pc[31]
.sym 97129 $false
.sym 97130 $auto$alumacc.cc:474:replace_alu$7640.C[30]
.sym 97133 soc.cpu.is_lui_auipc_jal
.sym 97134 soc.cpu.cpuregs_rs1[24]
.sym 97135 soc.cpu.reg_pc[24]
.sym 97136 soc.cpu.instr_lui
.sym 97315 $false
.sym 97316 soc.cpu.pcpi_div.dividend[0]
.sym 97317 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[0]
.sym 97318 $false
.sym 97333 soc.cpu.pcpi_div.divisor[4]
.sym 97334 soc.cpu.pcpi_div.dividend[4]
.sym 97335 soc.cpu.pcpi_div.divisor[3]
.sym 97336 soc.cpu.pcpi_div.dividend[3]
.sym 97339 $false
.sym 97340 $false
.sym 97341 $false
.sym 97342 soc.cpu.pcpi_div.divisor[2]
.sym 97351 $false
.sym 97352 soc.cpu.pcpi_div.start$2
.sym 97353 soc.cpu.reg_op1[0]
.sym 97354 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[0]
.sym 97361 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 97362 clk_16mhz$2$2
.sym 97363 $false
.sym 97484 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14450[29]_new_
.sym 97485 $abc$72829$new_n6131_
.sym 97486 soc.cpu.pcpi_div.divisor[1]
.sym 97487 soc.cpu.pcpi_div.dividend[1]
.sym 97490 $false
.sym 97491 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 97492 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[13]
.sym 97493 soc.cpu.reg_op1[13]
.sym 97496 $false
.sym 97497 $false
.sym 97498 $false
.sym 97499 soc.cpu.pcpi_div.divisor[15]
.sym 97502 soc.cpu.pcpi_div.divisor[16]
.sym 97503 $false
.sym 97504 $false
.sym 97505 $false
.sym 97520 soc.cpu.pcpi_div.divisor[13]
.sym 97521 $false
.sym 97522 $false
.sym 97523 $false
.sym 97524 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 97525 clk_16mhz$2$2
.sym 97526 soc.cpu.pcpi_div.start$2
.sym 97601 soc.cpu.pcpi_div.divisor[20]
.sym 97602 soc.cpu.pcpi_div.dividend[20]
.sym 97603 soc.cpu.pcpi_div.divisor[17]
.sym 97604 soc.cpu.pcpi_div.dividend[17]
.sym 97607 soc.cpu.pcpi_div.divisor[19]
.sym 97608 soc.cpu.pcpi_div.dividend[19]
.sym 97609 soc.cpu.pcpi_div.divisor[18]
.sym 97610 soc.cpu.pcpi_div.dividend[18]
.sym 97613 $false
.sym 97614 $false
.sym 97615 $false
.sym 97616 soc.cpu.reg_op1[7]
.sym 97619 $false
.sym 97620 $false
.sym 97621 $false
.sym 97622 soc.cpu.pcpi_div.divisor[19]
.sym 97625 soc.cpu.pcpi_div.divisor[19]
.sym 97626 $false
.sym 97627 $false
.sym 97628 $false
.sym 97631 soc.cpu.pcpi_div.divisor[17]
.sym 97632 $false
.sym 97633 $false
.sym 97634 $false
.sym 97637 soc.cpu.pcpi_div.divisor[20]
.sym 97638 $false
.sym 97639 $false
.sym 97640 $false
.sym 97643 soc.cpu.pcpi_div.divisor[18]
.sym 97644 $false
.sym 97645 $false
.sym 97646 $false
.sym 97647 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 97648 clk_16mhz$2$2
.sym 97649 soc.cpu.pcpi_div.start$2
.sym 97724 $false
.sym 97725 $false
.sym 97726 $false
.sym 97727 soc.cpu.reg_op1[11]
.sym 97730 soc.cpu.pcpi_div.divisor[28]
.sym 97731 soc.cpu.pcpi_div.dividend[28]
.sym 97732 soc.cpu.pcpi_div.divisor[24]
.sym 97733 soc.cpu.pcpi_div.dividend[24]
.sym 97736 $abc$72829$new_n9496_
.sym 97737 $abc$72829$new_n9488_
.sym 97738 $abc$72829$new_n6130_
.sym 97739 $abc$72829$new_n6127_
.sym 97742 $false
.sym 97743 $false
.sym 97744 $false
.sym 97745 soc.cpu.reg_op1[13]
.sym 97748 $false
.sym 97749 $false
.sym 97750 $abc$72829$new_n9493_
.sym 97751 $abc$72829$new_n9629_
.sym 97754 $false
.sym 97755 $false
.sym 97756 $false
.sym 97757 soc.cpu.pcpi_div.divisor[25]
.sym 97760 $abc$72829$new_n9609_
.sym 97761 $abc$72829$new_n9607_
.sym 97762 $abc$72829$new_n9628_
.sym 97763 $abc$72829$new_n9627_
.sym 97766 soc.cpu.pcpi_div.divisor[4]
.sym 97767 $false
.sym 97768 $false
.sym 97769 $false
.sym 97770 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 97771 clk_16mhz$2$2
.sym 97772 soc.cpu.pcpi_div.start$2
.sym 97847 soc.cpu.pcpi_div.divisor[22]
.sym 97848 soc.cpu.pcpi_div.dividend[22]
.sym 97849 soc.cpu.pcpi_div.dividend[25]
.sym 97850 soc.cpu.pcpi_div.divisor[25]
.sym 97853 $false
.sym 97854 $false
.sym 97855 $false
.sym 97856 soc.cpu.reg_op1[15]
.sym 97859 $abc$72829$new_n6133_
.sym 97860 $abc$72829$new_n6126_
.sym 97861 $abc$72829$new_n9495_
.sym 97862 $abc$72829$new_n9494_
.sym 97865 soc.cpu.pcpi_div.divisor[31]
.sym 97866 soc.cpu.pcpi_div.dividend[31]
.sym 97867 soc.cpu.pcpi_div.divisor[30]
.sym 97868 soc.cpu.pcpi_div.dividend[30]
.sym 97871 $false
.sym 97872 $false
.sym 97873 $false
.sym 97874 soc.cpu.reg_op1[20]
.sym 97877 soc.cpu.pcpi_div.divisor[29]
.sym 97878 soc.cpu.pcpi_div.dividend[29]
.sym 97879 soc.cpu.pcpi_div.dividend[30]
.sym 97880 soc.cpu.pcpi_div.divisor[30]
.sym 97883 soc.cpu.pcpi_div.divisor[23]
.sym 97884 $false
.sym 97885 $false
.sym 97886 $false
.sym 97889 soc.cpu.pcpi_div.divisor[29]
.sym 97890 $false
.sym 97891 $false
.sym 97892 $false
.sym 97893 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 97894 clk_16mhz$2$2
.sym 97895 soc.cpu.pcpi_div.start$2
.sym 97970 $false
.sym 97971 $false
.sym 97972 $false
.sym 97973 soc.cpu.reg_op1[27]
.sym 97976 $false
.sym 97977 $false
.sym 97978 $false
.sym 97979 soc.cpu.reg_op1[23]
.sym 97982 $false
.sym 97983 $false
.sym 97984 $false
.sym 97985 soc.cpu.pcpi_div.divisor[30]
.sym 97988 $false
.sym 97989 $false
.sym 97990 $false
.sym 97991 soc.cpu.reg_op1[17]
.sym 97994 $false
.sym 97995 soc.cpu.reg_op1[31]
.sym 97996 soc.cpu.pcpi_div.instr_div
.sym 97997 soc.cpu.pcpi_div.instr_rem
.sym 98000 $false
.sym 98001 $false
.sym 98002 $false
.sym 98003 soc.cpu.reg_op1[30]
.sym 98006 soc.cpu.pcpi_div.divisor[31]
.sym 98007 $false
.sym 98008 $false
.sym 98009 $false
.sym 98012 soc.cpu.pcpi_div.divisor[30]
.sym 98013 $false
.sym 98014 $false
.sym 98015 $false
.sym 98016 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 98017 clk_16mhz$2$2
.sym 98018 soc.cpu.pcpi_div.start$2
.sym 98023 soc.memory.rdata[1]
.sym 98093 $false
.sym 98094 $false
.sym 98095 $false
.sym 98096 soc.cpu.pcpi_div.divisor[54]
.sym 98099 $false
.sym 98100 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 98101 soc.cpu.reg_op2[3]
.sym 98102 soc.cpu.reg_op2[11]
.sym 98105 $false
.sym 98106 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 98107 soc.cpu.reg_op2[7]
.sym 98108 soc.cpu.reg_op2[15]
.sym 98111 $false
.sym 98112 $false
.sym 98113 $false
.sym 98114 soc.cpu.pcpi_div.divisor[59]
.sym 98117 $false
.sym 98118 $abc$72829$auto$simplemap.cc:309:simplemap_lut$12617_new_
.sym 98119 soc.cpu.reg_op2[4]
.sym 98120 soc.cpu.reg_op2[12]
.sym 98123 $false
.sym 98124 $false
.sym 98125 $false
.sym 98126 soc.cpu.pcpi_div.divisor[49]
.sym 98129 soc.cpu.reg_op2[6]
.sym 98130 $false
.sym 98131 $false
.sym 98132 $false
.sym 98135 $false
.sym 98136 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 98137 soc.cpu.reg_op2[21]
.sym 98138 soc.cpu.reg_op2[5]
.sym 98139 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 98140 clk_16mhz$2$2
.sym 98141 $false
.sym 98146 soc.memory.rdata[0]
.sym 98216 $false
.sym 98217 $false
.sym 98218 $false
.sym 98219 soc.cpu.pcpi_div.divisor[58]
.sym 98228 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[6]
.sym 98229 soc.cpu.mem_addr[6]
.sym 98230 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[4]
.sym 98231 soc.cpu.mem_addr[4]
.sym 98240 $false
.sym 98241 $false
.sym 98242 $false
.sym 98243 soc.cpu.pcpi_div.divisor[62]
.sym 98252 $false
.sym 98253 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 98254 soc.cpu.pcpi_mul.rd[7]
.sym 98255 soc.cpu.pcpi_mul.rd[39]
.sym 98258 $false
.sym 98259 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 98260 soc.cpu.pcpi_mul.rd[16]
.sym 98261 soc.cpu.pcpi_mul.rd[48]
.sym 98262 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 98263 clk_16mhz$2$2
.sym 98264 $false
.sym 98269 soc.memory.rdata[5]
.sym 98339 soc.spimemio.rd_addr[6]
.sym 98340 soc.cpu.mem_addr[6]
.sym 98341 soc.spimemio.rd_addr[5]
.sym 98342 soc.cpu.mem_addr[5]
.sym 98345 soc.spimemio.rd_addr[10]
.sym 98346 soc.cpu.mem_addr[10]
.sym 98347 soc.spimemio.rd_addr[8]
.sym 98348 soc.cpu.mem_addr[8]
.sym 98351 $false
.sym 98352 $false
.sym 98353 soc.spimemio.rd_addr[2]
.sym 98354 soc.cpu.mem_addr[2]
.sym 98357 $abc$72829$new_n9602_
.sym 98358 $abc$72829$new_n9601_
.sym 98359 $abc$72829$new_n9604_
.sym 98360 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[2]_new_inv_
.sym 98369 $false
.sym 98370 soc.cpu.pcpi_div.start$2
.sym 98371 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[53]_new_inv_
.sym 98372 soc.cpu.pcpi_div.divisor[54]
.sym 98381 $false
.sym 98382 soc.cpu.pcpi_div.start$2
.sym 98383 $abc$72829$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1085_Y[56]_new_inv_
.sym 98384 soc.cpu.pcpi_div.divisor[57]
.sym 98385 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 98386 clk_16mhz$2$2
.sym 98387 $false
.sym 98392 soc.memory.rdata[4]
.sym 98462 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[21]_new_inv_
.sym 98463 soc.spimemio.rd_addr[22]
.sym 98464 soc.cpu.mem_addr[22]
.sym 98465 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[19]_new_
.sym 98468 $false
.sym 98469 $false
.sym 98470 soc.spimemio.rd_addr[19]
.sym 98471 soc.cpu.mem_addr[19]
.sym 98474 $abc$72829$new_n4840_
.sym 98475 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[2]_new_inv_
.sym 98476 soc.spimemio.rd_addr[11]
.sym 98477 soc.cpu.mem_addr[11]
.sym 98480 soc.spimemio.rd_addr[23]
.sym 98481 soc.cpu.mem_addr[23]
.sym 98482 soc.spimemio.rd_addr[10]
.sym 98483 soc.cpu.mem_addr[10]
.sym 98486 $false
.sym 98487 $false
.sym 98488 soc.spimemio.rd_addr[21]
.sym 98489 soc.cpu.mem_addr[21]
.sym 98492 soc.spimemio.rd_addr[7]
.sym 98493 soc.cpu.mem_addr[7]
.sym 98494 soc.spimemio.rd_addr[16]
.sym 98495 soc.cpu.mem_addr[16]
.sym 98498 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19]
.sym 98499 soc.cpu.mem_addr[19]
.sym 98500 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12]
.sym 98501 soc.cpu.mem_addr[12]
.sym 98504 $false
.sym 98505 soc.spimemio.rd_inc
.sym 98506 soc.cpu.mem_addr[19]
.sym 98507 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[19]
.sym 98508 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 98509 clk_16mhz$2$2
.sym 98510 $false
.sym 98515 soc.memory.rdata[7]
.sym 98585 $false
.sym 98586 $false
.sym 98587 soc.cpu.mem_addr[16]
.sym 98588 soc.spimemio.rd_addr[16]
.sym 98591 $false
.sym 98592 $abc$72829$new_n4841_
.sym 98593 $abc$72829$new_n4838_
.sym 98594 $abc$72829$new_n9406_
.sym 98597 $false
.sym 98598 soc.spimemio.rd_valid
.sym 98599 $abc$72829$new_n9405_
.sym 98600 $abc$72829$new_n9404_
.sym 98603 soc.spimemio.rd_addr[7]
.sym 98604 soc.cpu.mem_addr[7]
.sym 98605 soc.spimemio.rd_addr[12]
.sym 98606 soc.cpu.mem_addr[12]
.sym 98609 $false
.sym 98610 $false
.sym 98611 soc.spimemio.rd_addr[23]
.sym 98612 soc.cpu.mem_addr[23]
.sym 98615 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$23743[23]_new_inv_
.sym 98616 $abc$72829$new_n4877_
.sym 98617 soc.cpu.mem_addr[7]
.sym 98618 soc.spimemio.rd_addr[7]
.sym 98621 soc.cpu.mem_wdata[30]
.sym 98622 $false
.sym 98623 $false
.sym 98624 $false
.sym 98627 soc.cpu.mem_wdata[25]
.sym 98628 $false
.sym 98629 $false
.sym 98630 $false
.sym 98631 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808
.sym 98632 clk_16mhz$2$2
.sym 98633 $false
.sym 98638 soc.memory.rdata[6]
.sym 98708 $abc$72829$new_n9407_
.sym 98709 $abc$72829$new_n4871_
.sym 98710 $abc$72829$new_n9618_
.sym 98711 $abc$72829$new_n9408_
.sym 98714 $abc$72829$new_n4875_
.sym 98715 $abc$72829$new_n4873_
.sym 98716 $abc$72829$new_n4872_
.sym 98717 $abc$72829$new_n4831_
.sym 98720 $abc$72829$new_n4880_
.sym 98721 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[0]_new_inv_
.sym 98722 soc.spimemio.rd_addr[5]
.sym 98723 soc.cpu.mem_addr[5]
.sym 98726 soc.spimemio.rd_addr[18]
.sym 98727 soc.cpu.mem_addr[18]
.sym 98728 soc.spimemio.rd_addr[3]
.sym 98729 soc.cpu.mem_addr[3]
.sym 98732 $false
.sym 98733 $abc$72829$new_n4874_
.sym 98734 soc.spimemio.rd_addr[15]
.sym 98735 soc.cpu.mem_addr[15]
.sym 98738 soc.spimemio.rd_addr[15]
.sym 98739 soc.cpu.mem_addr[15]
.sym 98740 soc.spimemio.rd_addr[13]
.sym 98741 soc.cpu.mem_addr[13]
.sym 98744 soc.spimemio.xfer.ibuffer[1]
.sym 98745 $false
.sym 98746 $false
.sym 98747 $false
.sym 98750 soc.spimemio.xfer.ibuffer[7]
.sym 98751 $false
.sym 98752 $false
.sym 98753 $false
.sym 98754 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59096
.sym 98755 clk_16mhz$2$2
.sym 98756 $false
.sym 98761 soc.memory.rdata[3]
.sym 98831 $false
.sym 98832 $false
.sym 98833 soc.spimemio.rd_addr[3]
.sym 98834 soc.cpu.mem_addr[3]
.sym 98837 $abc$72829$new_n4853_
.sym 98838 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23712[0]_new_inv_
.sym 98839 $abc$72829$new_n9401_
.sym 98840 $abc$72829$new_n9400_
.sym 98843 soc.spimemio.rd_addr[4]
.sym 98844 soc.cpu.mem_addr[4]
.sym 98845 soc.spimemio.rd_addr[9]
.sym 98846 soc.cpu.mem_addr[9]
.sym 98849 soc.spimemio.rd_addr[16]
.sym 98850 soc.cpu.mem_addr[16]
.sym 98851 soc.spimemio.rd_addr[18]
.sym 98852 soc.cpu.mem_addr[18]
.sym 98855 $abc$72829$new_n4855_
.sym 98856 soc.spimemio.rd_addr[4]
.sym 98857 soc.cpu.mem_addr[4]
.sym 98858 $abc$72829$new_n4854_
.sym 98861 $false
.sym 98862 $abc$72829$new_n9407_
.sym 98863 $abc$72829$new_n4830_
.sym 98864 $abc$72829$new_n9402_
.sym 98867 $false
.sym 98868 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 98869 soc.cpu.pcpi_mul.rd[4]
.sym 98870 soc.cpu.pcpi_mul.rd[36]
.sym 98873 $false
.sym 98874 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 98875 soc.cpu.pcpi_mul.rd[19]
.sym 98876 soc.cpu.pcpi_mul.rd[51]
.sym 98877 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 98878 clk_16mhz$2$2
.sym 98879 $false
.sym 98884 soc.memory.rdata[2]
.sym 98984 $false
.sym 98985 soc.cpu.pcpi_mul.mul_waiting$2
.sym 98986 soc.cpu.reg_op1[9]
.sym 98987 soc.cpu.pcpi_mul.rs1[10]
.sym 98990 $false
.sym 98991 soc.cpu.pcpi_mul.mul_waiting$2
.sym 98992 soc.cpu.reg_op1[10]
.sym 98993 soc.cpu.pcpi_mul.rs1[11]
.sym 99000 resetn$2
.sym 99001 clk_16mhz$2$2
.sym 99002 $false
.sym 99007 soc.memory.rdata[11]
.sym 99077 $false
.sym 99078 soc.cpu.reg_op2[0]
.sym 99079 soc.cpu.reg_op1[20]
.sym 99080 soc.cpu.reg_op1[19]
.sym 99083 $false
.sym 99084 soc.cpu.reg_op2[0]
.sym 99085 soc.cpu.reg_op1[16]
.sym 99086 soc.cpu.reg_op1[15]
.sym 99089 $false
.sym 99090 soc.cpu.reg_op2[1]
.sym 99091 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_
.sym 99092 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_
.sym 99095 $false
.sym 99096 soc.cpu.reg_op2[1]
.sym 99097 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_
.sym 99098 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_
.sym 99101 $false
.sym 99102 soc.cpu.reg_op2[0]
.sym 99103 soc.cpu.reg_op1[18]
.sym 99104 soc.cpu.reg_op1[17]
.sym 99107 $false
.sym 99108 soc.cpu.reg_op2[1]
.sym 99109 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_
.sym 99110 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][15]_new_inv_
.sym 99113 $false
.sym 99114 soc.cpu.reg_op2[1]
.sym 99115 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][17]_new_inv_
.sym 99116 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][19]_new_inv_
.sym 99119 $false
.sym 99120 $false
.sym 99121 $false
.sym 99122 $false
.sym 99123 resetn$2
.sym 99124 clk_16mhz$2$2
.sym 99125 $false
.sym 99130 soc.memory.rdata[10]
.sym 99200 $false
.sym 99201 soc.cpu.reg_op2[0]
.sym 99202 soc.cpu.reg_op1[24]
.sym 99203 soc.cpu.reg_op1[23]
.sym 99206 $false
.sym 99207 soc.cpu.reg_op2[0]
.sym 99208 soc.cpu.reg_op1[28]
.sym 99209 soc.cpu.reg_op1[27]
.sym 99212 $false
.sym 99213 soc.cpu.reg_op2[1]
.sym 99214 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_
.sym 99215 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][27]_new_inv_
.sym 99218 $false
.sym 99219 soc.cpu.reg_op2[0]
.sym 99220 soc.cpu.reg_op1[26]
.sym 99221 soc.cpu.reg_op1[25]
.sym 99224 $false
.sym 99225 soc.cpu.reg_op2[0]
.sym 99226 soc.cpu.reg_op1[22]
.sym 99227 soc.cpu.reg_op1[21]
.sym 99230 soc.cpu.mem_wdata[26]
.sym 99231 $false
.sym 99232 $false
.sym 99233 $false
.sym 99236 soc.cpu.mem_wdata[28]
.sym 99237 $false
.sym 99238 $false
.sym 99239 $false
.sym 99242 soc.cpu.mem_wdata[24]
.sym 99243 $false
.sym 99244 $false
.sym 99245 $false
.sym 99246 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696
.sym 99247 clk_16mhz$2$2
.sym 99248 $false
.sym 99253 soc.memory.rdata[9]
.sym 99341 soc.cpu.mem_wdata[29]
.sym 99342 $false
.sym 99343 $false
.sym 99344 $false
.sym 99365 soc.cpu.mem_wdata[27]
.sym 99366 $false
.sym 99367 $false
.sym 99368 $false
.sym 99369 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808
.sym 99370 clk_16mhz$2$2
.sym 99371 $false
.sym 99376 soc.memory.rdata[8]
.sym 99452 $false
.sym 99453 $false
.sym 99454 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y_new_inv_
.sym 99455 $abc$72829$new_n8301_
.sym 99482 $false
.sym 99483 $abc$72829$new_n8313_
.sym 99484 soc.cpu.decoded_imm[9]
.sym 99485 $abc$72829$new_n8290_
.sym 99488 $false
.sym 99489 $abc$72829$new_n8353_
.sym 99490 soc.cpu.decoded_imm[29]
.sym 99491 $abc$72829$new_n8290_
.sym 99492 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 99493 clk_16mhz$2$2
.sym 99494 $false
.sym 99495 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[15]
.sym 99496 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[14]
.sym 99497 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[13]
.sym 99498 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[12]
.sym 99499 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[11]
.sym 99500 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[10]
.sym 99501 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[9]
.sym 99502 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[8]
.sym 99569 $abc$72829$new_n8287_
.sym 99570 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 99571 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[4]
.sym 99572 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[4]
.sym 99575 $abc$72829$new_n8287_
.sym 99576 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 99577 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[11]
.sym 99578 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[11]
.sym 99581 $abc$72829$new_n8287_
.sym 99582 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 99583 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[3]
.sym 99584 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[3]
.sym 99587 $false
.sym 99588 $false
.sym 99589 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 99590 $abc$72829$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 99593 $abc$72829$new_n8287_
.sym 99594 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 99595 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[10]
.sym 99596 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[10]
.sym 99599 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 99600 soc.cpu.decoded_rs2[0]
.sym 99601 $abc$72829$techmap$techmap\soc.cpu.$procmux$4698.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16110_Y[0]_new_
.sym 99602 $abc$72829$new_n5393_
.sym 99605 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 99606 $false
.sym 99607 $false
.sym 99608 $false
.sym 99611 soc.cpu.cpuregs.wdata[4]
.sym 99612 $false
.sym 99613 $false
.sym 99614 $false
.sym 99615 $true
.sym 99616 clk_16mhz$2$2
.sym 99617 $false
.sym 99618 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[7]
.sym 99619 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[6]
.sym 99620 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[5]
.sym 99621 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[4]
.sym 99622 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[3]
.sym 99623 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[2]
.sym 99624 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[1]
.sym 99625 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[0]
.sym 99692 $abc$72829$new_n8287_
.sym 99693 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 99694 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[15]
.sym 99695 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[15]
.sym 99698 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 99699 $false
.sym 99700 $false
.sym 99701 $false
.sym 99704 soc.cpu.cpuregs.wdata[0]
.sym 99705 $false
.sym 99706 $false
.sym 99707 $false
.sym 99710 soc.cpu.cpuregs.wdata[5]
.sym 99711 $false
.sym 99712 $false
.sym 99713 $false
.sym 99716 soc.cpu.cpuregs.wdata[12]
.sym 99717 $false
.sym 99718 $false
.sym 99719 $false
.sym 99722 soc.cpu.cpuregs.wdata[3]
.sym 99723 $false
.sym 99724 $false
.sym 99725 $false
.sym 99728 soc.cpu.cpuregs.wdata[10]
.sym 99729 $false
.sym 99730 $false
.sym 99731 $false
.sym 99734 soc.cpu.cpuregs.wdata[11]
.sym 99735 $false
.sym 99736 $false
.sym 99737 $false
.sym 99738 $true
.sym 99739 clk_16mhz$2$2
.sym 99740 $false
.sym 99741 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[15]
.sym 99742 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[14]
.sym 99743 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[13]
.sym 99744 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[12]
.sym 99745 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[11]
.sym 99746 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[10]
.sym 99747 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[9]
.sym 99748 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[8]
.sym 99815 $false
.sym 99816 $false
.sym 99817 soc.cpu.latched_rd[2]
.sym 99818 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 99821 $abc$72829$new_n5411_
.sym 99822 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[2]_new_inv_
.sym 99823 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[4]_new_
.sym 99824 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[0]_new_
.sym 99827 $abc$72829$new_n8287_
.sym 99828 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 99829 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[0]
.sym 99830 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[0]
.sym 99833 $abc$72829$new_n8287_
.sym 99834 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 99835 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[5]
.sym 99836 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[5]
.sym 99839 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 99840 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 99841 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[3]
.sym 99842 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[3]
.sym 99845 soc.cpu.latched_rd[3]
.sym 99846 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 99847 soc.cpu.latched_rd[1]
.sym 99848 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 99851 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 99852 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 99853 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[2]
.sym 99854 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[2]
.sym 99857 soc.cpu.cpuregs.wen
.sym 99858 $false
.sym 99859 $false
.sym 99860 $false
.sym 99861 $true
.sym 99862 clk_16mhz$2$2
.sym 99863 $abc$72829$auto$simplemap.cc:256:simplemap_eqne$26308
.sym 99864 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[7]
.sym 99865 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[6]
.sym 99866 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[5]
.sym 99867 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[4]
.sym 99868 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[3]
.sym 99869 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[2]
.sym 99870 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[1]
.sym 99871 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[0]
.sym 99938 $abc$72829$new_n8287_
.sym 99939 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 99940 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[6]
.sym 99941 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[6]
.sym 99944 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 99945 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 99946 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[8]
.sym 99947 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[8]
.sym 99950 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 99951 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 99952 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[9]
.sym 99953 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[9]
.sym 99956 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 99957 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 99958 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[12]
.sym 99959 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[12]
.sym 99962 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 99963 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 99964 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[0]
.sym 99965 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[0]
.sym 99968 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 99969 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 99970 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[5]
.sym 99971 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[5]
.sym 99974 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 99975 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 99976 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[4]
.sym 99977 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[4]
.sym 99980 $false
.sym 99981 $abc$72829$new_n8343_
.sym 99982 soc.cpu.decoded_imm[24]
.sym 99983 $abc$72829$new_n8290_
.sym 99984 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 99985 clk_16mhz$2$2
.sym 99986 $false
.sym 99987 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[15]
.sym 99988 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[14]
.sym 99989 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[13]
.sym 99990 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[12]
.sym 99991 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[11]
.sym 99992 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[10]
.sym 99993 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[9]
.sym 99994 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[8]
.sym 100061 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 100062 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 100063 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[7]
.sym 100064 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[7]
.sym 100067 $abc$72829$new_n8287_
.sym 100068 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 100069 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[8]
.sym 100070 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[8]
.sym 100073 $false
.sym 100074 $false
.sym 100075 $abc$72829$new_n8187_
.sym 100076 $abc$72829$new_n8186_
.sym 100079 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32071_new_inv_
.sym 100080 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[0]_new_
.sym 100081 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 100082 soc.cpu.reg_pc[0]
.sym 100085 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 100086 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 100087 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[10]
.sym 100088 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[10]
.sym 100091 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 100092 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 100093 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[6]
.sym 100094 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[6]
.sym 100097 soc.cpu.cpuregs.wdata[13]
.sym 100098 $false
.sym 100099 $false
.sym 100100 $false
.sym 100103 soc.cpu.cpuregs.wdata[6]
.sym 100104 $false
.sym 100105 $false
.sym 100106 $false
.sym 100107 $true
.sym 100108 clk_16mhz$2$2
.sym 100109 $false
.sym 100110 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[7]
.sym 100111 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[6]
.sym 100112 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[5]
.sym 100113 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[4]
.sym 100114 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[3]
.sym 100115 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[2]
.sym 100116 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[1]
.sym 100117 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[0]
.sym 100184 $abc$72829$new_n8287_
.sym 100185 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 100186 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[13]
.sym 100187 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[13]
.sym 100190 $abc$72829$new_n8287_
.sym 100191 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 100192 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[4]
.sym 100193 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[4]
.sym 100196 soc.cpu.cpuregs.wdata[21]
.sym 100197 $false
.sym 100198 $false
.sym 100199 $false
.sym 100202 soc.cpu.cpuregs.wdata[24]
.sym 100203 $false
.sym 100204 $false
.sym 100205 $false
.sym 100208 soc.cpu.cpuregs.wdata[19]
.sym 100209 $false
.sym 100210 $false
.sym 100211 $false
.sym 100214 soc.cpu.cpuregs.wdata[20]
.sym 100215 $false
.sym 100216 $false
.sym 100217 $false
.sym 100220 soc.cpu.cpuregs.wdata[23]
.sym 100221 $false
.sym 100222 $false
.sym 100223 $false
.sym 100226 soc.cpu.cpuregs.wdata[29]
.sym 100227 $false
.sym 100228 $false
.sym 100229 $false
.sym 100230 $true
.sym 100231 clk_16mhz$2$2
.sym 100232 $false
.sym 100233 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[15]
.sym 100234 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[14]
.sym 100235 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[13]
.sym 100236 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[12]
.sym 100237 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[11]
.sym 100238 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[10]
.sym 100239 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[9]
.sym 100240 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[8]
.sym 100307 $false
.sym 100308 $abc$72829$new_n6912_
.sym 100309 soc.cpu.reg_next_pc[13]
.sym 100310 $abc$72829$new_n6858_
.sym 100313 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 100314 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 100315 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[8]
.sym 100316 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[8]
.sym 100319 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 100320 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 100321 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[7]
.sym 100322 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[7]
.sym 100325 $abc$72829$new_n8287_
.sym 100326 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 100327 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[12]
.sym 100328 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[12]
.sym 100331 $false
.sym 100332 $abc$72829$new_n8331_
.sym 100333 soc.cpu.decoded_imm[18]
.sym 100334 $abc$72829$new_n8290_
.sym 100337 $false
.sym 100338 $abc$72829$new_n8335_
.sym 100339 soc.cpu.decoded_imm[20]
.sym 100340 $abc$72829$new_n8290_
.sym 100343 $false
.sym 100344 $abc$72829$new_n8351_
.sym 100345 soc.cpu.decoded_imm[28]
.sym 100346 $abc$72829$new_n8290_
.sym 100349 $false
.sym 100350 $abc$72829$new_n8357_
.sym 100351 soc.cpu.decoded_imm[31]
.sym 100352 $abc$72829$new_n8290_
.sym 100353 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 100354 clk_16mhz$2$2
.sym 100355 $false
.sym 100356 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[7]
.sym 100357 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[6]
.sym 100358 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[5]
.sym 100359 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[4]
.sym 100360 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[3]
.sym 100361 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[2]
.sym 100362 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[1]
.sym 100363 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[0]
.sym 100430 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 100431 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 100432 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[0]
.sym 100433 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[0]
.sym 100436 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 100437 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 100438 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[5]
.sym 100439 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[5]
.sym 100442 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 100443 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 100444 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[9]
.sym 100445 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[9]
.sym 100448 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 100449 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 100450 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[4]
.sym 100451 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[4]
.sym 100454 $false
.sym 100455 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 100456 $abc$72829$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 100457 soc.cpu.mem_rdata_latched[4]
.sym 100460 $false
.sym 100461 $false
.sym 100462 $abc$72829$new_n6826_
.sym 100463 $abc$72829$new_n5346_
.sym 100466 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 100467 $false
.sym 100468 $false
.sym 100469 $false
.sym 100472 $false
.sym 100473 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 100474 $abc$72829$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 100475 $abc$72829$auto$wreduce.cc:454:run$7241[1]_new_inv_
.sym 100476 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 100477 clk_16mhz$2$2
.sym 100478 $false
.sym 100553 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 100554 soc.cpu.latched_stalu
.sym 100555 soc.cpu.alu_out_q[17]
.sym 100556 soc.cpu.reg_out[17]
.sym 100559 $false
.sym 100560 $false
.sym 100561 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 100562 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 100565 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 100566 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 100567 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[15]
.sym 100568 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[15]
.sym 100571 $false
.sym 100572 $abc$72829$new_n6956_
.sym 100573 soc.cpu.reg_next_pc[24]
.sym 100574 $abc$72829$new_n6858_
.sym 100577 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32043_new_inv_
.sym 100578 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[7]_new_
.sym 100579 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 100580 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[7]
.sym 100589 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 100590 soc.cpu.latched_stalu
.sym 100591 soc.cpu.alu_out_q[17]
.sym 100592 soc.cpu.reg_out[17]
.sym 100595 soc.cpu.mem_wdata[17]
.sym 100596 $false
.sym 100597 $false
.sym 100598 $false
.sym 100599 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544
.sym 100600 clk_16mhz$2$2
.sym 100601 $false
.sym 100676 $false
.sym 100677 $false
.sym 100678 $false
.sym 100679 soc.cpu.mem_addr[5]
.sym 100682 $false
.sym 100683 $abc$72829$new_n6900_
.sym 100684 soc.cpu.reg_next_pc[10]
.sym 100685 $abc$72829$new_n6858_
.sym 100688 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 100689 soc.cpu.mem_rdata_q[28]
.sym 100690 soc.cpu.instr_auipc
.sym 100691 soc.cpu.instr_lui
.sym 100694 $false
.sym 100695 $false
.sym 100696 $false
.sym 100697 soc.cpu.mem_addr[7]
.sym 100700 $abc$72829$new_n5471_
.sym 100701 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 100702 soc.cpu.instr_jal
.sym 100703 soc.cpu.decoded_imm_uj[20]
.sym 100706 $abc$72829$new_n5455_
.sym 100707 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 100708 soc.cpu.instr_jal
.sym 100709 soc.cpu.decoded_imm_uj[28]
.sym 100718 $abc$72829$new_n5479_
.sym 100719 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 100720 soc.cpu.instr_jal
.sym 100721 soc.cpu.decoded_imm_uj[16]
.sym 100722 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 100723 clk_16mhz$2$2
.sym 100724 $abc$72829$auto$rtlil.cc:1981:NotGate$71711
.sym 100799 $false
.sym 100800 $false
.sym 100801 $false
.sym 100802 soc.cpu.mem_addr[13]
.sym 100805 $false
.sym 100806 $false
.sym 100807 $abc$72829$new_n8236_
.sym 100808 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32007_new_inv_
.sym 100811 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18]
.sym 100812 $false
.sym 100813 $false
.sym 100814 $false
.sym 100817 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8]
.sym 100818 $false
.sym 100819 $false
.sym 100820 $false
.sym 100823 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27]
.sym 100824 $false
.sym 100825 $false
.sym 100826 $false
.sym 100829 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29]
.sym 100830 $false
.sym 100831 $false
.sym 100832 $false
.sym 100835 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4]
.sym 100836 $false
.sym 100837 $false
.sym 100838 $false
.sym 100841 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[30]
.sym 100842 $false
.sym 100843 $false
.sym 100844 $false
.sym 100845 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 100846 clk_16mhz$2$2
.sym 100847 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 100922 soc.cpu.is_lui_auipc_jal
.sym 100923 soc.cpu.cpuregs_rs1[20]
.sym 100924 soc.cpu.reg_pc[20]
.sym 100925 soc.cpu.instr_lui
.sym 100928 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 100929 soc.cpu.latched_stalu
.sym 100930 soc.cpu.alu_out_q[15]
.sym 100931 soc.cpu.reg_out[15]
.sym 100934 $false
.sym 100935 $false
.sym 100936 $false
.sym 100937 soc.cpu.mem_addr[17]
.sym 100940 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 100941 soc.cpu.latched_stalu
.sym 100942 soc.cpu.alu_out_q[15]
.sym 100943 soc.cpu.reg_out[15]
.sym 100946 soc.cpu.is_lui_auipc_jal
.sym 100947 soc.cpu.cpuregs_rs1[19]
.sym 100948 soc.cpu.reg_pc[19]
.sym 100949 soc.cpu.instr_lui
.sym 100952 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32011_new_inv_
.sym 100953 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[15]_new_
.sym 100954 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 100955 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[15]
.sym 100958 $false
.sym 100959 $false
.sym 100960 soc.cpu.irq_mask[15]
.sym 100961 soc.cpu.irq_pending[15]
.sym 100968 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50220
.sym 100969 clk_16mhz$2$2
.sym 100970 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 101051 $false
.sym 101052 $false
.sym 101053 $false
.sym 101054 soc.cpu.mem_addr[24]
.sym 101057 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[22]
.sym 101058 $abc$72829$new_n5519_
.sym 101059 soc.cpu.cpu_state[2]
.sym 101060 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[22]_new_inv_
.sym 101063 soc.cpu.is_lui_auipc_jal
.sym 101064 soc.cpu.cpuregs_rs1[31]
.sym 101065 soc.cpu.reg_pc[31]
.sym 101066 soc.cpu.instr_lui
.sym 101069 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[20]
.sym 101070 $abc$72829$new_n5519_
.sym 101071 soc.cpu.cpu_state[2]
.sym 101072 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[20]_new_inv_
.sym 101075 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[17]
.sym 101076 $abc$72829$new_n5519_
.sym 101077 soc.cpu.cpu_state[2]
.sym 101078 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[17]_new_inv_
.sym 101081 soc.cpu.is_lui_auipc_jal
.sym 101082 soc.cpu.cpuregs_rs1[22]
.sym 101083 soc.cpu.reg_pc[22]
.sym 101084 soc.cpu.instr_lui
.sym 101087 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21]
.sym 101088 $false
.sym 101089 $false
.sym 101090 $false
.sym 101091 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 101092 clk_16mhz$2$2
.sym 101093 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 101168 $false
.sym 101169 $false
.sym 101170 $false
.sym 101171 soc.cpu.mem_addr[27]
.sym 101174 $false
.sym 101175 $abc$72829$new_n5580_
.sym 101176 soc.cpu.reg_op1[17]
.sym 101177 $abc$72829$new_n5526_
.sym 101186 $false
.sym 101187 $abc$72829$new_n5540_
.sym 101188 soc.cpu.reg_op1[27]
.sym 101189 $abc$72829$new_n5526_
.sym 101192 $false
.sym 101193 $abc$72829$new_n5568_
.sym 101194 soc.cpu.reg_op1[20]
.sym 101195 $abc$72829$new_n5526_
.sym 101198 $false
.sym 101199 $abc$72829$new_n5560_
.sym 101200 soc.cpu.reg_op1[22]
.sym 101201 $abc$72829$new_n5526_
.sym 101214 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 101215 clk_16mhz$2$2
.sym 101216 $false
.sym 101219 pinEncoderIB$2
.sym 101262 pwmDB.pwm_counter
.sym 101317 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[5]_new_inv_
.sym 101318 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[7]_new_inv_
.sym 101319 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[0]
.sym 101320 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[5]
.sym 101321 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[2]_new_inv_
.sym 101322 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[4]_new_inv_
.sym 101323 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[3]_new_inv_
.sym 101324 soc.cpu.pcpi_div.dividend[4]
.sym 101393 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[12]_new_inv_
.sym 101394 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[15]_new_inv_
.sym 101395 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[6]_new_inv_
.sym 101396 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[0]
.sym 101397 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[11]_new_inv_
.sym 101398 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[6]
.sym 101399 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[2]
.sym 101400 soc.cpu.pcpi_div.divisor[14]
.sym 101533 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[2]
.sym 101534 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[3]
.sym 101535 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[4]
.sym 101536 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[5]
.sym 101537 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[6]
.sym 101538 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[7]
.sym 101633 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[8]
.sym 101634 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[9]
.sym 101635 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[10]
.sym 101636 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[11]
.sym 101637 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[12]
.sym 101638 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[13]
.sym 101639 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[14]
.sym 101640 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[15]
.sym 101735 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[16]
.sym 101736 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[17]
.sym 101737 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[18]
.sym 101738 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[19]
.sym 101739 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[20]
.sym 101740 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[21]
.sym 101741 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[22]
.sym 101742 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[23]
.sym 101837 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[24]
.sym 101838 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[25]
.sym 101839 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[26]
.sym 101840 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[27]
.sym 101841 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[28]
.sym 101842 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[29]
.sym 101843 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[30]
.sym 101844 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[31]_new_
.sym 101939 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[28]
.sym 101940 soc.cpu.mem_wdata[15]
.sym 101941 soc.cpu.mem_wdata[11]
.sym 101942 soc.cpu.mem_wdata[19]
.sym 101943 soc.cpu.mem_wdata[27]
.sym 101944 soc.cpu.mem_wdata[31]
.sym 101945 soc.cpu.mem_wdata[12]
.sym 101946 soc.cpu.mem_wdata[28]
.sym 102041 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[61]
.sym 102042 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[60]
.sym 102046 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[12]
.sym 102047 soc.spimemio.rd_addr[10]
.sym 102048 soc.spimemio.rd_addr[9]
.sym 102049 $undef
.sym 102050 $undef
.sym 102051 $undef
.sym 102052 $undef
.sym 102053 $undef
.sym 102054 $undef
.sym 102055 $undef
.sym 102056 $undef
.sym 102057 soc.cpu.mem_addr[2]
.sym 102058 soc.cpu.mem_addr[3]
.sym 102059 soc.cpu.mem_addr[12]
.sym 102060 soc.cpu.mem_addr[4]
.sym 102061 soc.cpu.mem_addr[5]
.sym 102062 soc.cpu.mem_addr[6]
.sym 102063 soc.cpu.mem_addr[7]
.sym 102064 soc.cpu.mem_addr[8]
.sym 102065 soc.cpu.mem_addr[9]
.sym 102066 soc.cpu.mem_addr[10]
.sym 102067 soc.cpu.mem_addr[11]
.sym 102068 clk_16mhz$2$2
.sym 102069 $true
.sym 102070 $true$2
.sym 102071 $undef
.sym 102072 soc.cpu.mem_wdata[1]
.sym 102073 $undef
.sym 102074 $undef
.sym 102075 $undef
.sym 102076 $undef
.sym 102077 $undef
.sym 102078 $undef
.sym 102143 $abc$72829$new_n9618_
.sym 102144 $abc$72829$new_n9617_
.sym 102145 $abc$72829$new_n6045_
.sym 102147 $abc$72829$new_n4884_
.sym 102148 $abc$72829$new_n9615_
.sym 102149 $abc$72829$new_n9601_
.sym 102150 pwm_connectorDF[28]
.sym 102151 $undef
.sym 102152 $undef
.sym 102153 $undef
.sym 102154 $undef
.sym 102155 $undef
.sym 102156 $undef
.sym 102157 $undef
.sym 102158 $undef
.sym 102159 soc.cpu.mem_addr[2]
.sym 102160 soc.cpu.mem_addr[3]
.sym 102161 soc.cpu.mem_addr[12]
.sym 102162 soc.cpu.mem_addr[4]
.sym 102163 soc.cpu.mem_addr[5]
.sym 102164 soc.cpu.mem_addr[6]
.sym 102165 soc.cpu.mem_addr[7]
.sym 102166 soc.cpu.mem_addr[8]
.sym 102167 soc.cpu.mem_addr[9]
.sym 102168 soc.cpu.mem_addr[10]
.sym 102169 soc.cpu.mem_addr[11]
.sym 102170 clk_16mhz$2$2
.sym 102171 soc.memory.wen[0]
.sym 102172 $undef
.sym 102173 $undef
.sym 102174 $undef
.sym 102175 soc.cpu.mem_wdata[0]
.sym 102176 $undef
.sym 102177 $undef
.sym 102178 $undef
.sym 102179 $undef
.sym 102180 $true$2
.sym 102245 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23771[10]_new_inv_
.sym 102246 $abc$72829$new_n9631_
.sym 102247 $abc$72829$new_n4890_
.sym 102248 soc.spimemio.rd_addr[12]
.sym 102249 soc.spimemio.rd_addr[14]
.sym 102250 soc.spimemio.rd_addr[21]
.sym 102251 soc.spimemio.rd_addr[8]
.sym 102252 soc.spimemio.rd_addr[11]
.sym 102253 $undef
.sym 102254 $undef
.sym 102255 $undef
.sym 102256 $undef
.sym 102257 $undef
.sym 102258 $undef
.sym 102259 $undef
.sym 102260 $undef
.sym 102261 soc.cpu.mem_addr[2]
.sym 102262 soc.cpu.mem_addr[3]
.sym 102263 soc.cpu.mem_addr[12]
.sym 102264 soc.cpu.mem_addr[4]
.sym 102265 soc.cpu.mem_addr[5]
.sym 102266 soc.cpu.mem_addr[6]
.sym 102267 soc.cpu.mem_addr[7]
.sym 102268 soc.cpu.mem_addr[8]
.sym 102269 soc.cpu.mem_addr[9]
.sym 102270 soc.cpu.mem_addr[10]
.sym 102271 soc.cpu.mem_addr[11]
.sym 102272 clk_16mhz$2$2
.sym 102273 $true
.sym 102274 $true$2
.sym 102275 $undef
.sym 102276 soc.cpu.mem_wdata[5]
.sym 102277 $undef
.sym 102278 $undef
.sym 102279 $undef
.sym 102280 $undef
.sym 102281 $undef
.sym 102282 $undef
.sym 102348 soc.spimemio.rdata[21]
.sym 102349 soc.spimemio.rdata[10]
.sym 102350 soc.spimemio.rd_addr[22]
.sym 102351 soc.spimemio.rd_addr[20]
.sym 102354 soc.spimemio.rd_addr[15]
.sym 102355 $undef
.sym 102356 $undef
.sym 102357 $undef
.sym 102358 $undef
.sym 102359 $undef
.sym 102360 $undef
.sym 102361 $undef
.sym 102362 $undef
.sym 102363 soc.cpu.mem_addr[2]
.sym 102364 soc.cpu.mem_addr[3]
.sym 102365 soc.cpu.mem_addr[12]
.sym 102366 soc.cpu.mem_addr[4]
.sym 102367 soc.cpu.mem_addr[5]
.sym 102368 soc.cpu.mem_addr[6]
.sym 102369 soc.cpu.mem_addr[7]
.sym 102370 soc.cpu.mem_addr[8]
.sym 102371 soc.cpu.mem_addr[9]
.sym 102372 soc.cpu.mem_addr[10]
.sym 102373 soc.cpu.mem_addr[11]
.sym 102374 clk_16mhz$2$2
.sym 102375 soc.memory.wen[0]
.sym 102376 $undef
.sym 102377 $undef
.sym 102378 $undef
.sym 102379 soc.cpu.mem_wdata[4]
.sym 102380 $undef
.sym 102381 $undef
.sym 102382 $undef
.sym 102383 $undef
.sym 102384 $true$2
.sym 102449 soc.cpu.pcpi_mul.rs1[1]
.sym 102450 soc.cpu.pcpi_mul.rs1[7]
.sym 102451 soc.cpu.pcpi_mul.rs1[6]
.sym 102452 soc.cpu.pcpi_mul.rs1[5]
.sym 102453 soc.cpu.pcpi_mul.rs1[2]
.sym 102454 soc.cpu.pcpi_mul.rs1[3]
.sym 102455 soc.cpu.pcpi_mul.rs1[4]
.sym 102456 soc.cpu.pcpi_mul.rs1[0]
.sym 102457 $undef
.sym 102458 $undef
.sym 102459 $undef
.sym 102460 $undef
.sym 102461 $undef
.sym 102462 $undef
.sym 102463 $undef
.sym 102464 $undef
.sym 102465 soc.cpu.mem_addr[2]
.sym 102466 soc.cpu.mem_addr[3]
.sym 102467 soc.cpu.mem_addr[12]
.sym 102468 soc.cpu.mem_addr[4]
.sym 102469 soc.cpu.mem_addr[5]
.sym 102470 soc.cpu.mem_addr[6]
.sym 102471 soc.cpu.mem_addr[7]
.sym 102472 soc.cpu.mem_addr[8]
.sym 102473 soc.cpu.mem_addr[9]
.sym 102474 soc.cpu.mem_addr[10]
.sym 102475 soc.cpu.mem_addr[11]
.sym 102476 clk_16mhz$2$2
.sym 102477 $true
.sym 102478 $true$2
.sym 102479 $undef
.sym 102480 soc.cpu.mem_wdata[7]
.sym 102481 $undef
.sym 102482 $undef
.sym 102483 $undef
.sym 102484 $undef
.sym 102485 $undef
.sym 102486 $undef
.sym 102551 $abc$72829$new_n4855_
.sym 102552 soc.cpu.pcpi_mul.rs1[11]
.sym 102553 soc.cpu.pcpi_mul.rs1[15]
.sym 102554 soc.cpu.pcpi_mul.rs1[12]
.sym 102555 soc.cpu.pcpi_mul.rs1[13]
.sym 102556 soc.cpu.pcpi_mul.rs1[8]
.sym 102557 soc.cpu.pcpi_mul.rs1[14]
.sym 102558 soc.cpu.pcpi_mul.rs2[16]
.sym 102559 $undef
.sym 102560 $undef
.sym 102561 $undef
.sym 102562 $undef
.sym 102563 $undef
.sym 102564 $undef
.sym 102565 $undef
.sym 102566 $undef
.sym 102567 soc.cpu.mem_addr[2]
.sym 102568 soc.cpu.mem_addr[3]
.sym 102569 soc.cpu.mem_addr[12]
.sym 102570 soc.cpu.mem_addr[4]
.sym 102571 soc.cpu.mem_addr[5]
.sym 102572 soc.cpu.mem_addr[6]
.sym 102573 soc.cpu.mem_addr[7]
.sym 102574 soc.cpu.mem_addr[8]
.sym 102575 soc.cpu.mem_addr[9]
.sym 102576 soc.cpu.mem_addr[10]
.sym 102577 soc.cpu.mem_addr[11]
.sym 102578 clk_16mhz$2$2
.sym 102579 soc.memory.wen[0]
.sym 102580 $undef
.sym 102581 $undef
.sym 102582 $undef
.sym 102583 soc.cpu.mem_wdata[6]
.sym 102584 $undef
.sym 102585 $undef
.sym 102586 $undef
.sym 102587 $undef
.sym 102588 $true$2
.sym 102657 $abc$72829$new_n7752_
.sym 102658 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 102660 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 102661 $undef
.sym 102662 $undef
.sym 102663 $undef
.sym 102664 $undef
.sym 102665 $undef
.sym 102666 $undef
.sym 102667 $undef
.sym 102668 $undef
.sym 102669 soc.cpu.mem_addr[2]
.sym 102670 soc.cpu.mem_addr[3]
.sym 102671 soc.cpu.mem_addr[12]
.sym 102672 soc.cpu.mem_addr[4]
.sym 102673 soc.cpu.mem_addr[5]
.sym 102674 soc.cpu.mem_addr[6]
.sym 102675 soc.cpu.mem_addr[7]
.sym 102676 soc.cpu.mem_addr[8]
.sym 102677 soc.cpu.mem_addr[9]
.sym 102678 soc.cpu.mem_addr[10]
.sym 102679 soc.cpu.mem_addr[11]
.sym 102680 clk_16mhz$2$2
.sym 102681 $true
.sym 102682 $true$2
.sym 102683 $undef
.sym 102684 soc.cpu.mem_wdata[3]
.sym 102685 $undef
.sym 102686 $undef
.sym 102687 $undef
.sym 102688 $undef
.sym 102689 $undef
.sym 102690 $undef
.sym 102755 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][13]_new_inv_
.sym 102758 $abc$72829$auto$maccmap.cc:112:fulladd$26058[3]
.sym 102759 $abc$72829$auto$maccmap.cc:111:fulladd$26057[3]
.sym 102760 soc.cpu.pcpi_mul.rs2[14]
.sym 102761 soc.cpu.pcpi_mul.rs2[13]
.sym 102762 soc.cpu.pcpi_mul.rs2[15]
.sym 102763 $undef
.sym 102764 $undef
.sym 102765 $undef
.sym 102766 $undef
.sym 102767 $undef
.sym 102768 $undef
.sym 102769 $undef
.sym 102770 $undef
.sym 102771 soc.cpu.mem_addr[2]
.sym 102772 soc.cpu.mem_addr[3]
.sym 102773 soc.cpu.mem_addr[12]
.sym 102774 soc.cpu.mem_addr[4]
.sym 102775 soc.cpu.mem_addr[5]
.sym 102776 soc.cpu.mem_addr[6]
.sym 102777 soc.cpu.mem_addr[7]
.sym 102778 soc.cpu.mem_addr[8]
.sym 102779 soc.cpu.mem_addr[9]
.sym 102780 soc.cpu.mem_addr[10]
.sym 102781 soc.cpu.mem_addr[11]
.sym 102782 clk_16mhz$2$2
.sym 102783 soc.memory.wen[0]
.sym 102784 $undef
.sym 102785 $undef
.sym 102786 $undef
.sym 102787 soc.cpu.mem_wdata[2]
.sym 102788 $undef
.sym 102789 $undef
.sym 102790 $undef
.sym 102791 $undef
.sym 102792 $true$2
.sym 102857 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][23]_new_inv_
.sym 102859 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$4\buffer[32:0][21]_new_inv_
.sym 102862 pwm_connectorIF[27]
.sym 102864 pwm_connectorIF[29]
.sym 102865 $undef
.sym 102866 $undef
.sym 102867 $undef
.sym 102868 $undef
.sym 102869 $undef
.sym 102870 $undef
.sym 102871 $undef
.sym 102872 $undef
.sym 102873 soc.cpu.mem_addr[2]
.sym 102874 soc.cpu.mem_addr[3]
.sym 102875 soc.cpu.mem_addr[12]
.sym 102876 soc.cpu.mem_addr[4]
.sym 102877 soc.cpu.mem_addr[5]
.sym 102878 soc.cpu.mem_addr[6]
.sym 102879 soc.cpu.mem_addr[7]
.sym 102880 soc.cpu.mem_addr[8]
.sym 102881 soc.cpu.mem_addr[9]
.sym 102882 soc.cpu.mem_addr[10]
.sym 102883 soc.cpu.mem_addr[11]
.sym 102884 clk_16mhz$2$2
.sym 102885 $true
.sym 102886 $true$2
.sym 102887 $undef
.sym 102888 soc.cpu.mem_wdata[11]
.sym 102889 $undef
.sym 102890 $undef
.sym 102891 $undef
.sym 102892 $undef
.sym 102893 $undef
.sym 102894 $undef
.sym 102959 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 102960 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 102962 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 102963 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 102964 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 102965 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 102966 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 102967 $undef
.sym 102968 $undef
.sym 102969 $undef
.sym 102970 $undef
.sym 102971 $undef
.sym 102972 $undef
.sym 102973 $undef
.sym 102974 $undef
.sym 102975 soc.cpu.mem_addr[2]
.sym 102976 soc.cpu.mem_addr[3]
.sym 102977 soc.cpu.mem_addr[12]
.sym 102978 soc.cpu.mem_addr[4]
.sym 102979 soc.cpu.mem_addr[5]
.sym 102980 soc.cpu.mem_addr[6]
.sym 102981 soc.cpu.mem_addr[7]
.sym 102982 soc.cpu.mem_addr[8]
.sym 102983 soc.cpu.mem_addr[9]
.sym 102984 soc.cpu.mem_addr[10]
.sym 102985 soc.cpu.mem_addr[11]
.sym 102986 clk_16mhz$2$2
.sym 102987 soc.memory.wen[1]
.sym 102988 $undef
.sym 102989 $undef
.sym 102990 $undef
.sym 102991 soc.cpu.mem_wdata[10]
.sym 102992 $undef
.sym 102993 $undef
.sym 102994 $undef
.sym 102995 $undef
.sym 102996 $true$2
.sym 103063 pwm_connectorDF[5]
.sym 103068 pwm_connectorDF[6]
.sym 103069 $undef
.sym 103070 $undef
.sym 103071 $undef
.sym 103072 $undef
.sym 103073 $undef
.sym 103074 $undef
.sym 103075 $undef
.sym 103076 $undef
.sym 103077 soc.cpu.mem_addr[2]
.sym 103078 soc.cpu.mem_addr[3]
.sym 103079 soc.cpu.mem_addr[12]
.sym 103080 soc.cpu.mem_addr[4]
.sym 103081 soc.cpu.mem_addr[5]
.sym 103082 soc.cpu.mem_addr[6]
.sym 103083 soc.cpu.mem_addr[7]
.sym 103084 soc.cpu.mem_addr[8]
.sym 103085 soc.cpu.mem_addr[9]
.sym 103086 soc.cpu.mem_addr[10]
.sym 103087 soc.cpu.mem_addr[11]
.sym 103088 clk_16mhz$2$2
.sym 103089 $true
.sym 103090 $true$2
.sym 103091 $undef
.sym 103092 soc.cpu.mem_wdata[9]
.sym 103093 $undef
.sym 103094 $undef
.sym 103095 $undef
.sym 103096 $undef
.sym 103097 $undef
.sym 103098 $undef
.sym 103163 $abc$72829$new_n8313_
.sym 103165 soc.spimemio.buffer[8]
.sym 103168 soc.spimemio.buffer[11]
.sym 103170 soc.spimemio.buffer[9]
.sym 103171 $undef
.sym 103172 $undef
.sym 103173 $undef
.sym 103174 $undef
.sym 103175 $undef
.sym 103176 $undef
.sym 103177 $undef
.sym 103178 $undef
.sym 103179 soc.cpu.mem_addr[2]
.sym 103180 soc.cpu.mem_addr[3]
.sym 103181 soc.cpu.mem_addr[12]
.sym 103182 soc.cpu.mem_addr[4]
.sym 103183 soc.cpu.mem_addr[5]
.sym 103184 soc.cpu.mem_addr[6]
.sym 103185 soc.cpu.mem_addr[7]
.sym 103186 soc.cpu.mem_addr[8]
.sym 103187 soc.cpu.mem_addr[9]
.sym 103188 soc.cpu.mem_addr[10]
.sym 103189 soc.cpu.mem_addr[11]
.sym 103190 clk_16mhz$2$2
.sym 103191 soc.memory.wen[1]
.sym 103192 $undef
.sym 103193 $undef
.sym 103194 $undef
.sym 103195 soc.cpu.mem_wdata[8]
.sym 103196 $undef
.sym 103197 $undef
.sym 103198 $undef
.sym 103199 $undef
.sym 103200 $true$2
.sym 103265 $abc$72829$new_n8319_
.sym 103266 $abc$72829$new_n8292_
.sym 103267 $abc$72829$new_n8309_
.sym 103268 $abc$72829$new_n8295_
.sym 103269 soc.cpu.reg_op2[12]
.sym 103270 soc.cpu.reg_op2[7]
.sym 103271 soc.cpu.reg_op2[2]
.sym 103272 soc.cpu.reg_op2[1]
.sym 103273 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103274 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103275 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103276 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103277 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103278 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103279 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103280 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103281 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 103282 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 103283 $false
.sym 103284 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 103285 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 103286 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 103287 $false
.sym 103288 $false
.sym 103289 $false
.sym 103290 $false
.sym 103291 $false
.sym 103292 clk_16mhz$2$2
.sym 103293 $true
.sym 103294 $true$2
.sym 103295 soc.cpu.cpuregs.wdata[10]
.sym 103296 soc.cpu.cpuregs.wdata[11]
.sym 103297 soc.cpu.cpuregs.wdata[12]
.sym 103298 soc.cpu.cpuregs.wdata[13]
.sym 103299 soc.cpu.cpuregs.wdata[14]
.sym 103300 soc.cpu.cpuregs.wdata[15]
.sym 103301 soc.cpu.cpuregs.wdata[8]
.sym 103302 soc.cpu.cpuregs.wdata[9]
.sym 103367 $abc$72829$new_n8311_
.sym 103368 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[0]_new_
.sym 103369 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103370 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$26301[4]_new_
.sym 103371 $abc$72829$new_n8349_
.sym 103372 soc.cpu.cpuregs_rs1[11]
.sym 103373 soc.cpu.reg_op2[17]
.sym 103374 soc.cpu.reg_op2[27]
.sym 103375 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103376 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103377 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103378 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103379 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103380 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103381 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103382 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103383 soc.cpu.latched_rd[0]
.sym 103384 soc.cpu.latched_rd[1]
.sym 103385 $false
.sym 103386 soc.cpu.latched_rd[2]
.sym 103387 soc.cpu.latched_rd[3]
.sym 103388 soc.cpu.latched_rd[4]
.sym 103389 $false
.sym 103390 $false
.sym 103391 $false
.sym 103392 $false
.sym 103393 $false
.sym 103394 clk_16mhz$2$2
.sym 103395 soc.cpu.cpuregs.wen
.sym 103396 soc.cpu.cpuregs.wdata[0]
.sym 103397 soc.cpu.cpuregs.wdata[1]
.sym 103398 soc.cpu.cpuregs.wdata[2]
.sym 103399 soc.cpu.cpuregs.wdata[3]
.sym 103400 soc.cpu.cpuregs.wdata[4]
.sym 103401 soc.cpu.cpuregs.wdata[5]
.sym 103402 soc.cpu.cpuregs.wdata[6]
.sym 103403 soc.cpu.cpuregs.wdata[7]
.sym 103404 $true$2
.sym 103469 soc.cpu.cpuregs_rs1[1]
.sym 103470 $abc$72829$new_n8339_
.sym 103471 $abc$72829$new_n8337_
.sym 103472 soc.cpu.cpuregs_rs1[15]
.sym 103473 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[2]
.sym 103474 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[1]
.sym 103475 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[7]
.sym 103476 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[8]
.sym 103477 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103478 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103479 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103480 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103481 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103482 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103483 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103484 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103485 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 103486 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 103487 $false
.sym 103488 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 103489 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 103490 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 103491 $false
.sym 103492 $false
.sym 103493 $false
.sym 103494 $false
.sym 103495 $false
.sym 103496 clk_16mhz$2$2
.sym 103497 $true
.sym 103498 $true$2
.sym 103499 soc.cpu.cpuregs.wdata[10]
.sym 103500 soc.cpu.cpuregs.wdata[11]
.sym 103501 soc.cpu.cpuregs.wdata[12]
.sym 103502 soc.cpu.cpuregs.wdata[13]
.sym 103503 soc.cpu.cpuregs.wdata[14]
.sym 103504 soc.cpu.cpuregs.wdata[15]
.sym 103505 soc.cpu.cpuregs.wdata[8]
.sym 103506 soc.cpu.cpuregs.wdata[9]
.sym 103571 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[1]
.sym 103572 $abc$72829$new_n8186_
.sym 103573 soc.cpu.decoded_imm[25]
.sym 103574 soc.cpu.decoded_imm[6]
.sym 103575 soc.cpu.decoded_imm[23]
.sym 103576 soc.cpu.decoded_imm[19]
.sym 103577 soc.cpu.decoded_imm[24]
.sym 103578 soc.cpu.decoded_imm[22]
.sym 103579 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103580 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103581 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103582 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103583 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103584 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103585 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103586 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103587 soc.cpu.latched_rd[0]
.sym 103588 soc.cpu.latched_rd[1]
.sym 103589 $false
.sym 103590 soc.cpu.latched_rd[2]
.sym 103591 soc.cpu.latched_rd[3]
.sym 103592 soc.cpu.latched_rd[4]
.sym 103593 $false
.sym 103594 $false
.sym 103595 $false
.sym 103596 $false
.sym 103597 $false
.sym 103598 clk_16mhz$2$2
.sym 103599 soc.cpu.cpuregs.wen
.sym 103600 soc.cpu.cpuregs.wdata[0]
.sym 103601 soc.cpu.cpuregs.wdata[1]
.sym 103602 soc.cpu.cpuregs.wdata[2]
.sym 103603 soc.cpu.cpuregs.wdata[3]
.sym 103604 soc.cpu.cpuregs.wdata[4]
.sym 103605 soc.cpu.cpuregs.wdata[5]
.sym 103606 soc.cpu.cpuregs.wdata[6]
.sym 103607 soc.cpu.cpuregs.wdata[7]
.sym 103608 $true$2
.sym 103673 $abc$72829$new_n8329_
.sym 103674 $abc$72829$new_n8331_
.sym 103675 $abc$72829$new_n8341_
.sym 103676 $abc$72829$new_n8347_
.sym 103677 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32071_new_inv_
.sym 103678 $abc$72829$new_n8327_
.sym 103679 soc.cpu.reg_op2[8]
.sym 103680 soc.cpu.reg_op2[16]
.sym 103681 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103682 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103683 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103684 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103685 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103686 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103687 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103688 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103689 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 103690 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[1]
.sym 103691 $false
.sym 103692 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[2]
.sym 103693 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[3]
.sym 103694 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 103695 $false
.sym 103696 $false
.sym 103697 $false
.sym 103698 $false
.sym 103699 $false
.sym 103700 clk_16mhz$2$2
.sym 103701 $true
.sym 103702 $true$2
.sym 103703 soc.cpu.cpuregs.wdata[26]
.sym 103704 soc.cpu.cpuregs.wdata[27]
.sym 103705 soc.cpu.cpuregs.wdata[28]
.sym 103706 soc.cpu.cpuregs.wdata[29]
.sym 103707 soc.cpu.cpuregs.wdata[30]
.sym 103708 soc.cpu.cpuregs.wdata[31]
.sym 103709 soc.cpu.cpuregs.wdata[24]
.sym 103710 soc.cpu.cpuregs.wdata[25]
.sym 103775 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13]
.sym 103776 $abc$72829$new_n6918_
.sym 103777 soc.cpu.cpuregs_rs1[17]
.sym 103778 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8]
.sym 103779 soc.cpu.cpuregs_rs1[19]
.sym 103780 $abc$72829$new_n8357_
.sym 103781 soc.cpu.cpuregs_rs1[18]
.sym 103782 pwm_connectorDB[19]
.sym 103783 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103784 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103785 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103786 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103787 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103788 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103789 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103790 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103791 soc.cpu.latched_rd[0]
.sym 103792 soc.cpu.latched_rd[1]
.sym 103793 $false
.sym 103794 soc.cpu.latched_rd[2]
.sym 103795 soc.cpu.latched_rd[3]
.sym 103796 soc.cpu.latched_rd[4]
.sym 103797 $false
.sym 103798 $false
.sym 103799 $false
.sym 103800 $false
.sym 103801 $false
.sym 103802 clk_16mhz$2$2
.sym 103803 soc.cpu.cpuregs.wen
.sym 103804 soc.cpu.cpuregs.wdata[16]
.sym 103805 soc.cpu.cpuregs.wdata[17]
.sym 103806 soc.cpu.cpuregs.wdata[18]
.sym 103807 soc.cpu.cpuregs.wdata[19]
.sym 103808 soc.cpu.cpuregs.wdata[20]
.sym 103809 soc.cpu.cpuregs.wdata[21]
.sym 103810 soc.cpu.cpuregs.wdata[22]
.sym 103811 soc.cpu.cpuregs.wdata[23]
.sym 103812 $true$2
.sym 103877 soc.cpu.cpuregs_rs1[27]
.sym 103878 soc.cpu.cpuregs_rs1[26]
.sym 103879 soc.cpu.cpuregs_rs1[22]
.sym 103880 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[6]
.sym 103881 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[15]
.sym 103882 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[11]
.sym 103883 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[10]
.sym 103884 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[1]
.sym 103885 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103886 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103887 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103888 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103889 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103890 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103891 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103892 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103893 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[0]
.sym 103894 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[1]
.sym 103895 $false
.sym 103896 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[2]
.sym 103897 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 103898 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[4]
.sym 103899 $false
.sym 103900 $false
.sym 103901 $false
.sym 103902 $false
.sym 103903 $false
.sym 103904 clk_16mhz$2$2
.sym 103905 $true
.sym 103906 $true$2
.sym 103907 soc.cpu.cpuregs.wdata[26]
.sym 103908 soc.cpu.cpuregs.wdata[27]
.sym 103909 soc.cpu.cpuregs.wdata[28]
.sym 103910 soc.cpu.cpuregs.wdata[29]
.sym 103911 soc.cpu.cpuregs.wdata[30]
.sym 103912 soc.cpu.cpuregs.wdata[31]
.sym 103913 soc.cpu.cpuregs.wdata[24]
.sym 103914 soc.cpu.cpuregs.wdata[25]
.sym 103979 $abc$72829$new_n6968_
.sym 103980 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16]
.sym 103981 soc.cpu.cpuregs_rs1[29]
.sym 103982 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27]
.sym 103983 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24]
.sym 103984 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32043_new_inv_
.sym 103985 $abc$72829$new_n5459_
.sym 103986 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 103987 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103988 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103989 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103990 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103991 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103992 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103993 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103994 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8582
.sym 103995 soc.cpu.latched_rd[0]
.sym 103996 soc.cpu.latched_rd[1]
.sym 103997 $false
.sym 103998 soc.cpu.latched_rd[2]
.sym 103999 soc.cpu.latched_rd[3]
.sym 104000 soc.cpu.latched_rd[4]
.sym 104001 $false
.sym 104002 $false
.sym 104003 $false
.sym 104004 $false
.sym 104005 $false
.sym 104006 clk_16mhz$2$2
.sym 104007 soc.cpu.cpuregs.wen
.sym 104008 soc.cpu.cpuregs.wdata[16]
.sym 104009 soc.cpu.cpuregs.wdata[17]
.sym 104010 soc.cpu.cpuregs.wdata[18]
.sym 104011 soc.cpu.cpuregs.wdata[19]
.sym 104012 soc.cpu.cpuregs.wdata[20]
.sym 104013 soc.cpu.cpuregs.wdata[21]
.sym 104014 soc.cpu.cpuregs.wdata[22]
.sym 104015 soc.cpu.cpuregs.wdata[23]
.sym 104016 $true$2
.sym 104081 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[6]_new_inv_
.sym 104082 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28]
.sym 104083 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[0]
.sym 104084 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22]
.sym 104085 soc.cpu.next_pc[17]
.sym 104086 soc.cpu.decoded_imm[26]
.sym 104087 soc.cpu.decoded_imm[17]
.sym 104088 soc.cpu.decoded_imm[15]
.sym 104183 $abc$72829$new_n8236_
.sym 104184 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[3]_new_inv_
.sym 104185 soc.cpu.cpuregs.wdata[17]
.sym 104186 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15]
.sym 104187 $abc$72829$new_n5628_
.sym 104188 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[5]_new_inv_
.sym 104189 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32003_new_inv_
.sym 104190 soc.cpu.irq_mask[11]
.sym 104285 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21]
.sym 104286 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32011_new_inv_
.sym 104287 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14]
.sym 104288 $abc$72829$new_n5608_
.sym 104289 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[10]_new_inv_
.sym 104290 $abc$72829$new_n5636_
.sym 104291 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[15]_new_
.sym 104292 soc.cpu.irq_mask[15]
.sym 104387 $abc$72829$new_n5532_
.sym 104388 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[17]_new_inv_
.sym 104389 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[26]_new_inv_
.sym 104390 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[29]
.sym 104391 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[29]_new_inv_
.sym 104392 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[26]
.sym 104393 soc.cpu.reg_op1[29]
.sym 104496 $abc$72829$auto$alumacc.cc:491:replace_alu$7457[7]
.sym 104722 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[1]_new_inv_
.sym 104723 soc.cpu.pcpi_div.dividend[7]
.sym 104724 soc.cpu.pcpi_div.dividend[1]
.sym 104725 soc.cpu.pcpi_div.dividend[2]
.sym 104727 soc.cpu.pcpi_div.dividend[5]
.sym 104728 soc.cpu.pcpi_div.dividend[3]
.sym 104796 $false
.sym 104797 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 104798 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[5]
.sym 104799 soc.cpu.reg_op1[5]
.sym 104802 $false
.sym 104803 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 104804 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[7]
.sym 104805 soc.cpu.reg_op1[7]
.sym 104808 $false
.sym 104809 $false
.sym 104810 $false
.sym 104811 soc.cpu.pcpi_div.divisor[0]
.sym 104814 $false
.sym 104815 $false
.sym 104816 $false
.sym 104817 soc.cpu.pcpi_div.dividend[5]
.sym 104820 $false
.sym 104821 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 104822 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[2]
.sym 104823 soc.cpu.reg_op1[2]
.sym 104826 $false
.sym 104827 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 104828 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[4]
.sym 104829 soc.cpu.reg_op1[4]
.sym 104832 $false
.sym 104833 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 104834 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[3]
.sym 104835 soc.cpu.reg_op1[3]
.sym 104838 $false
.sym 104839 soc.cpu.pcpi_div.start$2
.sym 104840 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[4]_new_inv_
.sym 104841 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[4]
.sym 104842 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 104843 clk_16mhz$2$2
.sym 104844 $false
.sym 104850 $abc$72829$new_n9486_
.sym 104851 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[1]
.sym 104852 $abc$72829$new_n9488_
.sym 104853 $abc$72829$new_n9487_
.sym 104854 soc.cpu.pcpi_div.dividend[10]
.sym 104855 soc.cpu.pcpi_div.dividend[13]
.sym 104856 soc.cpu.pcpi_div.dividend[11]
.sym 104959 $false
.sym 104960 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 104961 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[12]
.sym 104962 soc.cpu.reg_op1[12]
.sym 104965 $false
.sym 104966 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 104967 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[15]
.sym 104968 soc.cpu.reg_op1[15]
.sym 104971 $false
.sym 104972 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 104973 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[6]
.sym 104974 soc.cpu.reg_op1[6]
.sym 104977 $false
.sym 104978 $false
.sym 104979 $false
.sym 104980 soc.cpu.reg_op1[0]
.sym 104983 $false
.sym 104984 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 104985 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[11]
.sym 104986 soc.cpu.reg_op1[11]
.sym 104989 $false
.sym 104990 $false
.sym 104991 $false
.sym 104992 soc.cpu.reg_op1[6]
.sym 104995 $false
.sym 104996 $false
.sym 104997 $false
.sym 104998 soc.cpu.reg_op1[2]
.sym 105001 soc.cpu.pcpi_div.divisor[15]
.sym 105002 $false
.sym 105003 $false
.sym 105004 $false
.sym 105005 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 105006 clk_16mhz$2$2
.sym 105007 soc.cpu.pcpi_div.start$2
.sym 105008 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[3]
.sym 105009 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[16]
.sym 105010 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[23]_new_inv_
.sym 105011 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[10]_new_inv_
.sym 105012 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[5]
.sym 105013 $abc$72829$auto$alumacc.cc:474:replace_alu$7708.BB[22]
.sym 105014 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[1]
.sym 105015 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[8]_new_inv_
.sym 105044 $true
.sym 105081 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[0]$2
.sym 105082 $false
.sym 105083 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[0]
.sym 105084 $false
.sym 105085 $false
.sym 105087 $auto$alumacc.cc:474:replace_alu$7699.C[2]
.sym 105089 $false
.sym 105090 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[1]
.sym 105093 $auto$alumacc.cc:474:replace_alu$7699.C[3]
.sym 105094 $false
.sym 105095 $false
.sym 105096 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[2]
.sym 105097 $auto$alumacc.cc:474:replace_alu$7699.C[2]
.sym 105099 $auto$alumacc.cc:474:replace_alu$7699.C[4]
.sym 105100 $false
.sym 105101 $false
.sym 105102 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[3]
.sym 105103 $auto$alumacc.cc:474:replace_alu$7699.C[3]
.sym 105105 $auto$alumacc.cc:474:replace_alu$7699.C[5]
.sym 105106 $false
.sym 105107 $false
.sym 105108 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[4]
.sym 105109 $auto$alumacc.cc:474:replace_alu$7699.C[4]
.sym 105111 $auto$alumacc.cc:474:replace_alu$7699.C[6]
.sym 105112 $false
.sym 105113 $false
.sym 105114 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[5]
.sym 105115 $auto$alumacc.cc:474:replace_alu$7699.C[5]
.sym 105117 $auto$alumacc.cc:474:replace_alu$7699.C[7]
.sym 105118 $false
.sym 105119 $false
.sym 105120 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[6]
.sym 105121 $auto$alumacc.cc:474:replace_alu$7699.C[6]
.sym 105123 $auto$alumacc.cc:474:replace_alu$7699.C[8]
.sym 105124 $false
.sym 105125 $false
.sym 105126 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[7]
.sym 105127 $auto$alumacc.cc:474:replace_alu$7699.C[7]
.sym 105131 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[9]
.sym 105132 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[14]_new_inv_
.sym 105133 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[9]_new_inv_
.sym 105134 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[10]
.sym 105135 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[14]
.sym 105136 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[16]_new_inv_
.sym 105137 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[8]
.sym 105138 soc.cpu.pcpi_div.divisor[27]
.sym 105167 $auto$alumacc.cc:474:replace_alu$7699.C[8]
.sym 105204 $auto$alumacc.cc:474:replace_alu$7699.C[9]
.sym 105205 $false
.sym 105206 $false
.sym 105207 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[8]
.sym 105208 $auto$alumacc.cc:474:replace_alu$7699.C[8]
.sym 105210 $auto$alumacc.cc:474:replace_alu$7699.C[10]
.sym 105211 $false
.sym 105212 $false
.sym 105213 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[9]
.sym 105214 $auto$alumacc.cc:474:replace_alu$7699.C[9]
.sym 105216 $auto$alumacc.cc:474:replace_alu$7699.C[11]
.sym 105217 $false
.sym 105218 $false
.sym 105219 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[10]
.sym 105220 $auto$alumacc.cc:474:replace_alu$7699.C[10]
.sym 105222 $auto$alumacc.cc:474:replace_alu$7699.C[12]
.sym 105223 $false
.sym 105224 $false
.sym 105225 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[11]
.sym 105226 $auto$alumacc.cc:474:replace_alu$7699.C[11]
.sym 105228 $auto$alumacc.cc:474:replace_alu$7699.C[13]
.sym 105229 $false
.sym 105230 $false
.sym 105231 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[12]
.sym 105232 $auto$alumacc.cc:474:replace_alu$7699.C[12]
.sym 105234 $auto$alumacc.cc:474:replace_alu$7699.C[14]
.sym 105235 $false
.sym 105236 $false
.sym 105237 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[13]
.sym 105238 $auto$alumacc.cc:474:replace_alu$7699.C[13]
.sym 105240 $auto$alumacc.cc:474:replace_alu$7699.C[15]
.sym 105241 $false
.sym 105242 $false
.sym 105243 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[14]
.sym 105244 $auto$alumacc.cc:474:replace_alu$7699.C[14]
.sym 105246 $auto$alumacc.cc:474:replace_alu$7699.C[16]
.sym 105247 $false
.sym 105248 $false
.sym 105249 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[15]
.sym 105250 $auto$alumacc.cc:474:replace_alu$7699.C[15]
.sym 105254 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[17]_new_inv_
.sym 105255 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[21]
.sym 105256 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[24]_new_inv_
.sym 105257 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[18]_new_inv_
.sym 105258 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[16]
.sym 105259 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[19]_new_inv_
.sym 105260 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[19]
.sym 105261 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[18]
.sym 105290 $auto$alumacc.cc:474:replace_alu$7699.C[16]
.sym 105327 $auto$alumacc.cc:474:replace_alu$7699.C[17]
.sym 105328 $false
.sym 105329 $false
.sym 105330 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[16]
.sym 105331 $auto$alumacc.cc:474:replace_alu$7699.C[16]
.sym 105333 $auto$alumacc.cc:474:replace_alu$7699.C[18]
.sym 105334 $false
.sym 105335 $false
.sym 105336 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[17]
.sym 105337 $auto$alumacc.cc:474:replace_alu$7699.C[17]
.sym 105339 $auto$alumacc.cc:474:replace_alu$7699.C[19]
.sym 105340 $false
.sym 105341 $false
.sym 105342 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[18]
.sym 105343 $auto$alumacc.cc:474:replace_alu$7699.C[18]
.sym 105345 $auto$alumacc.cc:474:replace_alu$7699.C[20]
.sym 105346 $false
.sym 105347 $false
.sym 105348 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[19]
.sym 105349 $auto$alumacc.cc:474:replace_alu$7699.C[19]
.sym 105351 $auto$alumacc.cc:474:replace_alu$7699.C[21]
.sym 105352 $false
.sym 105353 $false
.sym 105354 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[20]
.sym 105355 $auto$alumacc.cc:474:replace_alu$7699.C[20]
.sym 105357 $auto$alumacc.cc:474:replace_alu$7699.C[22]
.sym 105358 $false
.sym 105359 $false
.sym 105360 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[21]
.sym 105361 $auto$alumacc.cc:474:replace_alu$7699.C[21]
.sym 105363 $auto$alumacc.cc:474:replace_alu$7699.C[23]
.sym 105364 $false
.sym 105365 $false
.sym 105366 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[22]
.sym 105367 $auto$alumacc.cc:474:replace_alu$7699.C[22]
.sym 105369 $auto$alumacc.cc:474:replace_alu$7699.C[24]
.sym 105370 $false
.sym 105371 $false
.sym 105372 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[23]
.sym 105373 $auto$alumacc.cc:474:replace_alu$7699.C[23]
.sym 105377 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[27]_new_inv_
.sym 105378 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[29]
.sym 105379 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[26]
.sym 105380 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[25]_new_inv_
.sym 105381 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[24]
.sym 105382 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[30]_new_inv_
.sym 105383 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[29]_new_inv_
.sym 105384 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[25]
.sym 105413 $auto$alumacc.cc:474:replace_alu$7699.C[24]
.sym 105450 $auto$alumacc.cc:474:replace_alu$7699.C[25]
.sym 105451 $false
.sym 105452 $false
.sym 105453 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[24]
.sym 105454 $auto$alumacc.cc:474:replace_alu$7699.C[24]
.sym 105456 $auto$alumacc.cc:474:replace_alu$7699.C[26]
.sym 105457 $false
.sym 105458 $false
.sym 105459 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[25]
.sym 105460 $auto$alumacc.cc:474:replace_alu$7699.C[25]
.sym 105462 $auto$alumacc.cc:474:replace_alu$7699.C[27]
.sym 105463 $false
.sym 105464 $false
.sym 105465 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[26]
.sym 105466 $auto$alumacc.cc:474:replace_alu$7699.C[26]
.sym 105468 $auto$alumacc.cc:474:replace_alu$7699.C[28]
.sym 105469 $false
.sym 105470 $false
.sym 105471 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[27]
.sym 105472 $auto$alumacc.cc:474:replace_alu$7699.C[27]
.sym 105474 $auto$alumacc.cc:474:replace_alu$7699.C[29]
.sym 105475 $false
.sym 105476 $false
.sym 105477 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[28]
.sym 105478 $auto$alumacc.cc:474:replace_alu$7699.C[28]
.sym 105480 $auto$alumacc.cc:474:replace_alu$7699.C[30]
.sym 105481 $false
.sym 105482 $false
.sym 105483 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[29]
.sym 105484 $auto$alumacc.cc:474:replace_alu$7699.C[29]
.sym 105486 $auto$alumacc.cc:474:replace_alu$7699.C[31]
.sym 105487 $false
.sym 105488 $false
.sym 105489 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[30]
.sym 105490 $auto$alumacc.cc:474:replace_alu$7699.C[30]
.sym 105493 soc.cpu.pcpi_div.instr_div
.sym 105494 soc.cpu.pcpi_div.instr_rem
.sym 105495 soc.cpu.reg_op1[31]
.sym 105496 $auto$alumacc.cc:474:replace_alu$7699.C[31]
.sym 105501 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[53]
.sym 105502 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[52]
.sym 105504 soc.cpu.mem_wdata[3]
.sym 105505 soc.cpu.mem_wdata[7]
.sym 105574 $false
.sym 105575 $false
.sym 105576 $false
.sym 105577 soc.cpu.reg_op1[28]
.sym 105580 soc.cpu.mem_la_wdata[15]
.sym 105581 $false
.sym 105582 $false
.sym 105583 $false
.sym 105586 soc.cpu.mem_la_wdata[11]
.sym 105587 $false
.sym 105588 $false
.sym 105589 $false
.sym 105592 $false
.sym 105593 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 105594 soc.cpu.reg_op2[19]
.sym 105595 soc.cpu.reg_op2[3]
.sym 105598 $false
.sym 105599 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 105600 soc.cpu.mem_la_wdata[11]
.sym 105601 soc.cpu.reg_op2[27]
.sym 105604 $false
.sym 105605 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 105606 soc.cpu.mem_la_wdata[15]
.sym 105607 soc.cpu.reg_op2[31]
.sym 105610 soc.cpu.mem_la_wdata[12]
.sym 105611 $false
.sym 105612 $false
.sym 105613 $false
.sym 105616 $false
.sym 105617 $abc$72829$techmap$techmap\soc.cpu.$procmux$5534.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15980_Y_new_inv_
.sym 105618 soc.cpu.mem_la_wdata[12]
.sym 105619 soc.cpu.reg_op2[28]
.sym 105620 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 105621 clk_16mhz$2$2
.sym 105622 $false
.sym 105623 $abc$72829$auto$maccmap.cc:112:fulladd$26090[2]
.sym 105624 $abc$72829$auto$maccmap.cc:111:fulladd$26089[2]
.sym 105625 $abc$72829$auto$maccmap.cc:111:fulladd$26089[1]
.sym 105626 $abc$72829$auto$maccmap.cc:112:fulladd$26090[1]
.sym 105627 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 105628 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 105629 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 105630 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 105697 $false
.sym 105698 $false
.sym 105699 $false
.sym 105700 soc.cpu.pcpi_div.divisor[61]
.sym 105703 $false
.sym 105704 $false
.sym 105705 $false
.sym 105706 soc.cpu.pcpi_div.divisor[60]
.sym 105727 $false
.sym 105728 $false
.sym 105729 $false
.sym 105730 soc.cpu.reg_op1[12]
.sym 105733 $false
.sym 105734 soc.spimemio.rd_inc
.sym 105735 soc.cpu.mem_addr[10]
.sym 105736 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10]
.sym 105739 $false
.sym 105740 soc.spimemio.rd_inc
.sym 105741 soc.cpu.mem_addr[9]
.sym 105742 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9]
.sym 105743 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 105744 clk_16mhz$2$2
.sym 105745 $false
.sym 105746 soc.cpu.pcpi_mul.rdx[17]
.sym 105747 soc.cpu.pcpi_mul.rdx[18]
.sym 105749 soc.cpu.pcpi_mul.rs2[19]
.sym 105750 soc.cpu.pcpi_mul.rs2[18]
.sym 105752 soc.cpu.pcpi_mul.rs2[17]
.sym 105753 soc.cpu.pcpi_mul.rs2[20]
.sym 105820 $false
.sym 105821 $abc$72829$new_n9617_
.sym 105822 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$23771[10]_new_inv_
.sym 105823 $abc$72829$new_n9615_
.sym 105826 $abc$72829$new_n9581_
.sym 105827 $abc$72829$new_n9409_
.sym 105828 $abc$72829$new_n4890_
.sym 105829 $abc$72829$new_n4884_
.sym 105832 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11]
.sym 105833 soc.cpu.mem_addr[11]
.sym 105834 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[9]
.sym 105835 soc.cpu.mem_addr[9]
.sym 105844 $false
.sym 105845 $false
.sym 105846 soc.spimemio.rd_addr[14]
.sym 105847 soc.cpu.mem_addr[14]
.sym 105850 soc.spimemio.rd_addr[12]
.sym 105851 soc.cpu.mem_addr[12]
.sym 105852 soc.cpu.mem_addr[4]
.sym 105853 soc.spimemio.rd_addr[4]
.sym 105856 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[10]
.sym 105857 soc.cpu.mem_addr[10]
.sym 105858 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8]
.sym 105859 soc.cpu.mem_addr[8]
.sym 105862 soc.cpu.mem_wdata[28]
.sym 105863 $false
.sym 105864 $false
.sym 105865 $false
.sym 105866 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808
.sym 105867 clk_16mhz$2$2
.sym 105868 $false
.sym 105869 soc.cpu.pcpi_mul.rs1[22]
.sym 105870 soc.cpu.pcpi_mul.rs1[28]
.sym 105871 soc.cpu.pcpi_mul.rs1[27]
.sym 105872 soc.cpu.pcpi_mul.rs1[31]
.sym 105873 soc.cpu.pcpi_mul.rs1[23]
.sym 105874 soc.cpu.pcpi_mul.rs1[24]
.sym 105875 soc.cpu.pcpi_mul.rs1[25]
.sym 105876 soc.cpu.pcpi_mul.rs1[26]
.sym 105943 soc.spimemio.rd_addr[21]
.sym 105944 soc.cpu.mem_addr[21]
.sym 105945 soc.spimemio.rd_addr[20]
.sym 105946 soc.cpu.mem_addr[20]
.sym 105949 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16]
.sym 105950 soc.cpu.mem_addr[16]
.sym 105951 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14]
.sym 105952 soc.cpu.mem_addr[14]
.sym 105955 soc.spimemio.rd_addr[22]
.sym 105956 soc.cpu.mem_addr[22]
.sym 105957 soc.spimemio.rd_addr[11]
.sym 105958 soc.cpu.mem_addr[11]
.sym 105961 $false
.sym 105962 soc.spimemio.rd_inc
.sym 105963 soc.cpu.mem_addr[12]
.sym 105964 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[12]
.sym 105967 $false
.sym 105968 soc.spimemio.rd_inc
.sym 105969 soc.cpu.mem_addr[14]
.sym 105970 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[14]
.sym 105973 $false
.sym 105974 soc.spimemio.rd_inc
.sym 105975 soc.cpu.mem_addr[21]
.sym 105976 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[21]
.sym 105979 $false
.sym 105980 soc.spimemio.rd_inc
.sym 105981 soc.cpu.mem_addr[8]
.sym 105982 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[8]
.sym 105985 $false
.sym 105986 soc.spimemio.rd_inc
.sym 105987 soc.cpu.mem_addr[11]
.sym 105988 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[11]
.sym 105989 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 105990 clk_16mhz$2$2
.sym 105991 $false
.sym 105992 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 105993 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 105994 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 105996 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 105997 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 105998 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 106072 soc.spimemio.buffer[21]
.sym 106073 $false
.sym 106074 $false
.sym 106075 $false
.sym 106078 soc.spimemio.buffer[10]
.sym 106079 $false
.sym 106080 $false
.sym 106081 $false
.sym 106084 $false
.sym 106085 soc.spimemio.rd_inc
.sym 106086 soc.cpu.mem_addr[22]
.sym 106087 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[22]
.sym 106090 $false
.sym 106091 soc.spimemio.rd_inc
.sym 106092 soc.cpu.mem_addr[20]
.sym 106093 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[20]
.sym 106108 $false
.sym 106109 soc.spimemio.rd_inc
.sym 106110 soc.cpu.mem_addr[15]
.sym 106111 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[15]
.sym 106112 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 106113 clk_16mhz$2$2
.sym 106114 $false
.sym 106115 soc.cpu.pcpi_mul.rs1[30]
.sym 106116 soc.cpu.pcpi_mul.rs1[21]
.sym 106117 soc.cpu.pcpi_mul.rs1[17]
.sym 106118 soc.cpu.pcpi_mul.rs1[29]
.sym 106119 soc.cpu.pcpi_mul.rs1[42]
.sym 106120 soc.cpu.pcpi_mul.rs1[19]
.sym 106121 soc.cpu.pcpi_mul.rs1[20]
.sym 106122 soc.cpu.pcpi_mul.rs1[18]
.sym 106189 $false
.sym 106190 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106191 soc.cpu.reg_op1[1]
.sym 106192 soc.cpu.pcpi_mul.rs1[2]
.sym 106195 $false
.sym 106196 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106197 soc.cpu.reg_op1[7]
.sym 106198 soc.cpu.pcpi_mul.rs1[8]
.sym 106201 $false
.sym 106202 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106203 soc.cpu.reg_op1[6]
.sym 106204 soc.cpu.pcpi_mul.rs1[7]
.sym 106207 $false
.sym 106208 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106209 soc.cpu.reg_op1[5]
.sym 106210 soc.cpu.pcpi_mul.rs1[6]
.sym 106213 $false
.sym 106214 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106215 soc.cpu.reg_op1[2]
.sym 106216 soc.cpu.pcpi_mul.rs1[3]
.sym 106219 $false
.sym 106220 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106221 soc.cpu.reg_op1[3]
.sym 106222 soc.cpu.pcpi_mul.rs1[4]
.sym 106225 $false
.sym 106226 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106227 soc.cpu.reg_op1[4]
.sym 106228 soc.cpu.pcpi_mul.rs1[5]
.sym 106231 $false
.sym 106232 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106233 soc.cpu.reg_op1[0]
.sym 106234 soc.cpu.pcpi_mul.rs1[1]
.sym 106235 resetn$2
.sym 106236 clk_16mhz$2$2
.sym 106237 $false
.sym 106238 soc.cpu.pcpi_mul.rs2[12]
.sym 106239 soc.cpu.pcpi_mul.rs1[16]
.sym 106240 soc.cpu.pcpi_mul.rs1[43]
.sym 106241 soc.cpu.pcpi_mul.rs1[46]
.sym 106242 soc.cpu.pcpi_mul.rs1[44]
.sym 106243 soc.cpu.pcpi_mul.rs2[11]
.sym 106244 soc.cpu.pcpi_mul.rs1[45]
.sym 106245 soc.cpu.pcpi_mul.rs2[21]
.sym 106312 soc.spimemio.rd_addr[9]
.sym 106313 soc.cpu.mem_addr[9]
.sym 106314 soc.cpu.mem_addr[20]
.sym 106315 soc.spimemio.rd_addr[20]
.sym 106318 $false
.sym 106319 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106320 soc.cpu.reg_op1[11]
.sym 106321 soc.cpu.pcpi_mul.rs1[12]
.sym 106324 $false
.sym 106325 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106326 soc.cpu.reg_op1[15]
.sym 106327 soc.cpu.pcpi_mul.rs1[16]
.sym 106330 $false
.sym 106331 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106332 soc.cpu.reg_op1[12]
.sym 106333 soc.cpu.pcpi_mul.rs1[13]
.sym 106336 $false
.sym 106337 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106338 soc.cpu.reg_op1[13]
.sym 106339 soc.cpu.pcpi_mul.rs1[14]
.sym 106342 $false
.sym 106343 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106344 soc.cpu.reg_op1[8]
.sym 106345 soc.cpu.pcpi_mul.rs1[9]
.sym 106348 $false
.sym 106349 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106350 soc.cpu.reg_op1[14]
.sym 106351 soc.cpu.pcpi_mul.rs1[15]
.sym 106354 $false
.sym 106355 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106356 soc.cpu.reg_op2[16]
.sym 106357 soc.cpu.pcpi_mul.rs2[15]
.sym 106358 resetn$2
.sym 106359 clk_16mhz$2$2
.sym 106360 $false
.sym 106361 $abc$72829$auto$maccmap.cc:112:fulladd$26083[1]
.sym 106362 $abc$72829$auto$maccmap.cc:111:fulladd$26082[1]
.sym 106363 soc.cpu.pcpi_mul.rdx[22]
.sym 106364 soc.cpu.pcpi_mul.rs2[26]
.sym 106365 soc.cpu.pcpi_mul.rdx[21]
.sym 106366 soc.cpu.pcpi_mul.rs2[22]
.sym 106367 soc.cpu.pcpi_mul.rs2[28]
.sym 106368 soc.cpu.pcpi_mul.rs2[27]
.sym 106459 $false
.sym 106460 $false
.sym 106461 soc.cpu.reg_op2[3]
.sym 106462 soc.cpu.reg_op2[4]
.sym 106465 $false
.sym 106466 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 106467 soc.cpu.pcpi_mul.rd[12]
.sym 106468 soc.cpu.pcpi_mul.rd[44]
.sym 106477 $false
.sym 106478 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 106479 soc.cpu.pcpi_mul.rd[3]
.sym 106480 soc.cpu.pcpi_mul.rd[35]
.sym 106481 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 106482 clk_16mhz$2$2
.sym 106483 $false
.sym 106484 $abc$72829$auto$maccmap.cc:112:fulladd$26058[1]
.sym 106485 $abc$72829$auto$maccmap.cc:111:fulladd$26057[1]
.sym 106487 soc.cpu.pcpi_mul.rs2[25]
.sym 106488 soc.cpu.pcpi_mul.rs2[23]
.sym 106490 soc.cpu.pcpi_mul.rdx[13]
.sym 106491 soc.cpu.pcpi_mul.rdx[14]
.sym 106558 $false
.sym 106559 soc.cpu.reg_op2[0]
.sym 106560 soc.cpu.reg_op1[14]
.sym 106561 soc.cpu.reg_op1[13]
.sym 106576 soc.cpu.pcpi_mul.rs2[15]
.sym 106577 soc.cpu.pcpi_mul.rs1[0]
.sym 106578 soc.cpu.pcpi_mul.rdx[15]
.sym 106579 soc.cpu.pcpi_mul.rd[15]
.sym 106582 soc.cpu.pcpi_mul.rdx[15]
.sym 106583 soc.cpu.pcpi_mul.rd[15]
.sym 106584 soc.cpu.pcpi_mul.rs1[0]
.sym 106585 soc.cpu.pcpi_mul.rs2[15]
.sym 106588 $false
.sym 106589 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106590 soc.cpu.reg_op2[14]
.sym 106591 soc.cpu.pcpi_mul.rs2[13]
.sym 106594 $false
.sym 106595 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106596 soc.cpu.reg_op2[13]
.sym 106597 soc.cpu.pcpi_mul.rs2[12]
.sym 106600 $false
.sym 106601 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106602 soc.cpu.reg_op2[15]
.sym 106603 soc.cpu.pcpi_mul.rs2[14]
.sym 106604 resetn$2
.sym 106605 clk_16mhz$2$2
.sym 106606 $false
.sym 106607 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[23]
.sym 106608 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[25]
.sym 106609 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[26]
.sym 106610 $abc$72829$new_n5855_
.sym 106612 pwm_connectorIF[2]
.sym 106613 pwm_connectorIF[6]
.sym 106614 pwm_connectorIF[3]
.sym 106681 $false
.sym 106682 soc.cpu.reg_op2[1]
.sym 106683 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_
.sym 106684 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][25]_new_inv_
.sym 106693 $false
.sym 106694 soc.cpu.reg_op2[1]
.sym 106695 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][21]_new_inv_
.sym 106696 $abc$72829$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2660.$1\buffer[32:0][23]_new_inv_
.sym 106711 soc.cpu.mem_wdata[27]
.sym 106712 $false
.sym 106713 $false
.sym 106714 $false
.sym 106723 soc.cpu.mem_wdata[29]
.sym 106724 $false
.sym 106725 $false
.sym 106726 $false
.sym 106727 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39696
.sym 106728 clk_16mhz$2$2
.sym 106729 $false
.sym 106730 soc.cpu.pcpi_mul.rs1[47]
.sym 106731 soc.cpu.pcpi_mul.rs2[30]
.sym 106732 soc.cpu.pcpi_mul.rs2[29]
.sym 106733 soc.cpu.pcpi_mul.rs1[48]
.sym 106734 soc.cpu.pcpi_mul.rs1[49]
.sym 106735 soc.cpu.pcpi_mul.rdx[57]
.sym 106804 $false
.sym 106805 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 106806 soc.cpu.pcpi_mul.rd[9]
.sym 106807 soc.cpu.pcpi_mul.rd[41]
.sym 106810 $false
.sym 106811 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 106812 soc.cpu.pcpi_mul.rd[0]
.sym 106813 soc.cpu.pcpi_mul.rd[32]
.sym 106822 $false
.sym 106823 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 106824 soc.cpu.pcpi_mul.rd[25]
.sym 106825 soc.cpu.pcpi_mul.rd[57]
.sym 106828 $false
.sym 106829 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 106830 soc.cpu.pcpi_mul.rd[17]
.sym 106831 soc.cpu.pcpi_mul.rd[49]
.sym 106834 $false
.sym 106835 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 106836 soc.cpu.pcpi_mul.rd[29]
.sym 106837 soc.cpu.pcpi_mul.rd[61]
.sym 106840 $false
.sym 106841 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 106842 soc.cpu.pcpi_mul.rd[31]
.sym 106843 soc.cpu.pcpi_mul.rd[63]
.sym 106846 $false
.sym 106847 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 106848 soc.cpu.pcpi_mul.rd[15]
.sym 106849 soc.cpu.pcpi_mul.rd[47]
.sym 106850 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 106851 clk_16mhz$2$2
.sym 106852 $false
.sym 106853 $abc$72829$new_n6336_
.sym 106854 $abc$72829$new_n6337_
.sym 106858 soc.cpu.mem_rdata_q[4]
.sym 106860 soc.cpu.mem_rdata_q[3]
.sym 106939 soc.cpu.mem_wdata[5]
.sym 106940 $false
.sym 106941 $false
.sym 106942 $false
.sym 106969 soc.cpu.mem_wdata[6]
.sym 106970 $false
.sym 106971 $false
.sym 106972 $false
.sym 106973 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016
.sym 106974 clk_16mhz$2$2
.sym 106975 $false
.sym 106977 $abc$72829$auto$maccmap.cc:111:fulladd$26097[3]
.sym 106978 $abc$72829$auto$maccmap.cc:111:fulladd$26097[1]
.sym 106979 $abc$72829$auto$maccmap.cc:112:fulladd$26098[1]
.sym 106981 $abc$72829$auto$maccmap.cc:112:fulladd$26098[3]
.sym 106982 soc.cpu.reg_op1[1]
.sym 107050 $abc$72829$new_n8287_
.sym 107051 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107052 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[9]
.sym 107053 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[9]
.sym 107062 soc.spimemio.xfer.ibuffer[0]
.sym 107063 $false
.sym 107064 $false
.sym 107065 $false
.sym 107080 soc.spimemio.xfer.ibuffer[3]
.sym 107081 $false
.sym 107082 $false
.sym 107083 $false
.sym 107092 soc.spimemio.xfer.ibuffer[1]
.sym 107093 $false
.sym 107094 $false
.sym 107095 $false
.sym 107096 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$59248
.sym 107097 clk_16mhz$2$2
.sym 107098 $false
.sym 107099 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[9]
.sym 107100 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[2]
.sym 107101 soc.cpu.decoded_rs1[3]
.sym 107103 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[15]
.sym 107104 soc.cpu.decoded_rs2[4]
.sym 107173 $abc$72829$new_n8287_
.sym 107174 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107175 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[12]
.sym 107176 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[12]
.sym 107179 $abc$72829$new_n8287_
.sym 107180 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107181 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[1]
.sym 107182 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[1]
.sym 107185 $abc$72829$new_n8287_
.sym 107186 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107187 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[7]
.sym 107188 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[7]
.sym 107191 $abc$72829$new_n8287_
.sym 107192 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107193 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[2]
.sym 107194 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[2]
.sym 107197 $false
.sym 107198 $abc$72829$new_n8319_
.sym 107199 soc.cpu.decoded_imm[12]
.sym 107200 $abc$72829$new_n8290_
.sym 107203 $false
.sym 107204 $abc$72829$new_n8309_
.sym 107205 soc.cpu.decoded_imm[7]
.sym 107206 $abc$72829$new_n8290_
.sym 107209 $false
.sym 107210 $false
.sym 107211 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y_new_inv_
.sym 107212 $abc$72829$new_n8295_
.sym 107215 $false
.sym 107216 $false
.sym 107217 $abc$72829$techmap$techmap\soc.cpu.$procmux$4187.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y_new_inv_
.sym 107218 $abc$72829$new_n8292_
.sym 107219 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 107220 clk_16mhz$2$2
.sym 107221 $false
.sym 107222 soc.cpu.decoded_imm_uj[6]
.sym 107226 soc.cpu.decoded_imm_uj[25]
.sym 107228 soc.cpu.decoded_imm_uj[11]
.sym 107296 $abc$72829$new_n8287_
.sym 107297 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107298 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[8]
.sym 107299 $abc$72829$auto$memory_bram.cc:926:replace_cell$8356[8]
.sym 107302 $false
.sym 107303 $false
.sym 107304 soc.cpu.latched_rd[0]
.sym 107305 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[0]
.sym 107308 $false
.sym 107309 $false
.sym 107310 $false
.sym 107311 soc.cpu.cpuregs.wen
.sym 107314 $false
.sym 107315 $false
.sym 107316 soc.cpu.latched_rd[4]
.sym 107317 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 107320 $abc$72829$new_n8287_
.sym 107321 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107322 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[11]
.sym 107323 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[11]
.sym 107326 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 107327 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 107328 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[11]
.sym 107329 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[11]
.sym 107332 $false
.sym 107333 $abc$72829$new_n8329_
.sym 107334 soc.cpu.decoded_imm[17]
.sym 107335 $abc$72829$new_n8290_
.sym 107338 $false
.sym 107339 $abc$72829$new_n8349_
.sym 107340 soc.cpu.decoded_imm[27]
.sym 107341 $abc$72829$new_n8290_
.sym 107342 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 107343 clk_16mhz$2$2
.sym 107344 $false
.sym 107345 $abc$72829$new_n8355_
.sym 107346 soc.cpu.reg_op2[23]
.sym 107347 soc.cpu.reg_op2[19]
.sym 107348 soc.cpu.reg_op2[30]
.sym 107349 soc.cpu.reg_op2[25]
.sym 107350 soc.cpu.reg_op2[22]
.sym 107351 soc.cpu.reg_op2[26]
.sym 107352 soc.cpu.reg_op2[6]
.sym 107419 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 107420 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 107421 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[1]
.sym 107422 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[1]
.sym 107425 $abc$72829$new_n8287_
.sym 107426 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107427 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[6]
.sym 107428 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[6]
.sym 107431 $abc$72829$new_n8287_
.sym 107432 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107433 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[5]
.sym 107434 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[5]
.sym 107437 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 107438 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 107439 $abc$72829$auto$memory_bram.cc:838:replace_cell$8353[15]
.sym 107440 $abc$72829$auto$memory_bram.cc:926:replace_cell$8395[15]
.sym 107443 soc.cpu.cpuregs.wdata[18]
.sym 107444 $false
.sym 107445 $false
.sym 107446 $false
.sym 107449 soc.cpu.cpuregs.wdata[1]
.sym 107450 $false
.sym 107451 $false
.sym 107452 $false
.sym 107455 soc.cpu.cpuregs.wdata[7]
.sym 107456 $false
.sym 107457 $false
.sym 107458 $false
.sym 107461 soc.cpu.cpuregs.wdata[8]
.sym 107462 $false
.sym 107463 $false
.sym 107464 $false
.sym 107465 $true
.sym 107466 clk_16mhz$2$2
.sym 107467 $false
.sym 107468 soc.cpu.decoded_imm_uj[29]
.sym 107469 soc.cpu.decoded_imm_uj[31]
.sym 107470 soc.cpu.decoded_imm_uj[16]
.sym 107471 soc.cpu.decoded_imm_uj[26]
.sym 107472 soc.cpu.decoded_imm_uj[20]
.sym 107473 soc.cpu.decoded_imm_uj[24]
.sym 107474 soc.cpu.decoded_imm_uj[28]
.sym 107475 soc.cpu.decoded_imm_uj[15]
.sym 107542 $false
.sym 107543 soc.cpu.reg_pc[1]
.sym 107544 soc.cpu.latched_compr
.sym 107545 $false
.sym 107548 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[1]
.sym 107549 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 107550 soc.cpu.irq_state[0]
.sym 107551 soc.cpu.reg_next_pc[1]
.sym 107554 $abc$72829$new_n5461_
.sym 107555 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 107556 soc.cpu.instr_jal
.sym 107557 soc.cpu.decoded_imm_uj[25]
.sym 107560 soc.cpu.mem_rdata_q[26]
.sym 107561 $abc$72829$new_n4905_
.sym 107562 soc.cpu.decoded_imm_uj[6]
.sym 107563 soc.cpu.instr_jal
.sym 107566 $abc$72829$new_n5465_
.sym 107567 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 107568 soc.cpu.instr_jal
.sym 107569 soc.cpu.decoded_imm_uj[23]
.sym 107572 $abc$72829$new_n5473_
.sym 107573 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 107574 soc.cpu.instr_jal
.sym 107575 soc.cpu.decoded_imm_uj[19]
.sym 107578 $abc$72829$new_n5463_
.sym 107579 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 107580 soc.cpu.instr_jal
.sym 107581 soc.cpu.decoded_imm_uj[24]
.sym 107584 $abc$72829$new_n5467_
.sym 107585 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 107586 soc.cpu.instr_jal
.sym 107587 soc.cpu.decoded_imm_uj[22]
.sym 107588 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 107589 clk_16mhz$2$2
.sym 107590 $abc$72829$auto$rtlil.cc:1981:NotGate$71711
.sym 107592 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[1]
.sym 107593 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[2]
.sym 107594 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[3]
.sym 107595 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[4]
.sym 107596 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[5]
.sym 107597 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[6]
.sym 107598 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[7]
.sym 107665 $abc$72829$new_n8287_
.sym 107666 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107667 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[1]
.sym 107668 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[1]
.sym 107671 $abc$72829$new_n8287_
.sym 107672 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107673 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[2]
.sym 107674 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[2]
.sym 107677 $abc$72829$new_n8287_
.sym 107678 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107679 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[7]
.sym 107680 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[7]
.sym 107683 $abc$72829$new_n8287_
.sym 107684 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107685 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[10]
.sym 107686 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[10]
.sym 107689 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[0]_new_
.sym 107690 soc.cpu.irq_state[0]
.sym 107691 soc.cpu.latched_compr
.sym 107692 soc.cpu.reg_next_pc[0]
.sym 107695 $abc$72829$new_n8287_
.sym 107696 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107697 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[0]
.sym 107698 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[0]
.sym 107701 $false
.sym 107702 $abc$72829$new_n8311_
.sym 107703 soc.cpu.decoded_imm[8]
.sym 107704 $abc$72829$new_n8290_
.sym 107707 $false
.sym 107708 $abc$72829$new_n8327_
.sym 107709 soc.cpu.decoded_imm[16]
.sym 107710 $abc$72829$new_n8290_
.sym 107711 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 107712 clk_16mhz$2$2
.sym 107713 $false
.sym 107714 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[8]
.sym 107715 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[9]
.sym 107716 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[10]
.sym 107717 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[11]
.sym 107718 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[12]
.sym 107719 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[13]
.sym 107720 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[14]
.sym 107721 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[15]
.sym 107788 $false
.sym 107789 $abc$72829$new_n6916_
.sym 107790 soc.cpu.reg_next_pc[14]
.sym 107791 $abc$72829$new_n6858_
.sym 107794 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[14]
.sym 107795 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 107796 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13]
.sym 107797 $abc$72829$new_n6865_
.sym 107800 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 107801 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 107802 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[1]
.sym 107803 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[1]
.sym 107806 $false
.sym 107807 $abc$72829$new_n6896_
.sym 107808 soc.cpu.reg_next_pc[9]
.sym 107809 $abc$72829$new_n6858_
.sym 107812 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 107813 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 107814 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[3]
.sym 107815 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[3]
.sym 107818 $abc$72829$new_n8287_
.sym 107819 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 107820 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[15]
.sym 107821 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[15]
.sym 107824 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 107825 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 107826 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[2]
.sym 107827 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[2]
.sym 107830 soc.cpu.mem_wdata[19]
.sym 107831 $false
.sym 107832 $false
.sym 107833 $false
.sym 107834 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600
.sym 107835 clk_16mhz$2$2
.sym 107836 $false
.sym 107837 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[16]
.sym 107838 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[17]
.sym 107839 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[18]
.sym 107840 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[19]
.sym 107841 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[20]
.sym 107842 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[21]
.sym 107843 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[22]
.sym 107844 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[23]
.sym 107911 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 107912 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 107913 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[11]
.sym 107914 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[11]
.sym 107917 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 107918 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 107919 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[10]
.sym 107920 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[10]
.sym 107923 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 107924 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 107925 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[6]
.sym 107926 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[6]
.sym 107929 soc.cpu.cpuregs.wdata[22]
.sym 107930 $false
.sym 107931 $false
.sym 107932 $false
.sym 107935 soc.cpu.cpuregs.wdata[31]
.sym 107936 $false
.sym 107937 $false
.sym 107938 $false
.sym 107941 soc.cpu.cpuregs.wdata[27]
.sym 107942 $false
.sym 107943 $false
.sym 107944 $false
.sym 107947 soc.cpu.cpuregs.wdata[26]
.sym 107948 $false
.sym 107949 $false
.sym 107950 $false
.sym 107953 soc.cpu.cpuregs.wdata[17]
.sym 107954 $false
.sym 107955 $false
.sym 107956 $false
.sym 107957 $true
.sym 107958 clk_16mhz$2$2
.sym 107959 $false
.sym 107960 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[24]
.sym 107961 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[25]
.sym 107962 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[26]
.sym 107963 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[27]
.sym 107964 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[28]
.sym 107965 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[29]
.sym 107966 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[30]
.sym 107967 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[31]
.sym 108034 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 108035 soc.cpu.latched_stalu
.sym 108036 soc.cpu.alu_out_q[27]
.sym 108037 soc.cpu.reg_out[27]
.sym 108040 $false
.sym 108041 $abc$72829$new_n6928_
.sym 108042 soc.cpu.reg_next_pc[17]
.sym 108043 $abc$72829$new_n6858_
.sym 108046 $abc$72829$auto$memory_bram.cc:945:replace_cell$8400[15]
.sym 108047 $abc$72829$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2451_Y_new_inv_
.sym 108048 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[13]
.sym 108049 $abc$72829$auto$memory_bram.cc:926:replace_cell$8478[13]
.sym 108052 $false
.sym 108053 $abc$72829$new_n6972_
.sym 108054 soc.cpu.reg_next_pc[28]
.sym 108055 $abc$72829$new_n6858_
.sym 108058 $false
.sym 108059 $abc$72829$new_n6960_
.sym 108060 soc.cpu.reg_next_pc[25]
.sym 108061 $abc$72829$new_n6858_
.sym 108064 soc.cpu.irq_state[1]
.sym 108065 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[7]_new_
.sym 108066 soc.cpu.reg_next_pc[7]
.sym 108067 soc.cpu.irq_state[0]
.sym 108070 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28181[0]_new_
.sym 108071 soc.cpu.mem_rdata_q[26]
.sym 108072 soc.cpu.instr_auipc
.sym 108073 soc.cpu.instr_lui
.sym 108076 soc.cpu.cpuregs.wen
.sym 108077 $false
.sym 108078 $false
.sym 108079 $false
.sym 108080 $true
.sym 108081 clk_16mhz$2$2
.sym 108082 $abc$72829$auto$simplemap.cc:256:simplemap_eqne$21977
.sym 108083 $abc$72829$new_n6982_
.sym 108084 $abc$72829$new_n6938_
.sym 108085 soc.cpu.reg_pc[10]
.sym 108086 soc.cpu.reg_pc[27]
.sym 108087 soc.cpu.reg_pc[25]
.sym 108088 soc.cpu.reg_next_pc[30]
.sym 108089 soc.cpu.reg_pc[29]
.sym 108090 soc.cpu.reg_next_pc[19]
.sym 108157 soc.cpu.is_lui_auipc_jal
.sym 108158 soc.cpu.cpuregs_rs1[6]
.sym 108159 soc.cpu.reg_pc[6]
.sym 108160 soc.cpu.instr_lui
.sym 108163 $false
.sym 108164 $abc$72829$new_n6976_
.sym 108165 soc.cpu.reg_next_pc[29]
.sym 108166 $abc$72829$new_n6858_
.sym 108169 $false
.sym 108170 $false
.sym 108171 $false
.sym 108172 soc.cpu.mem_addr[0]
.sym 108175 $false
.sym 108176 $abc$72829$new_n6952_
.sym 108177 soc.cpu.reg_next_pc[23]
.sym 108178 $abc$72829$new_n6858_
.sym 108181 $false
.sym 108182 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 108183 soc.cpu.reg_out[17]
.sym 108184 soc.cpu.reg_next_pc[17]
.sym 108187 $abc$72829$new_n5459_
.sym 108188 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 108189 soc.cpu.instr_jal
.sym 108190 soc.cpu.decoded_imm_uj[26]
.sym 108193 $abc$72829$new_n5477_
.sym 108194 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 108195 soc.cpu.instr_jal
.sym 108196 soc.cpu.decoded_imm_uj[17]
.sym 108199 $abc$72829$new_n5481_
.sym 108200 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$28346[1]_new_
.sym 108201 soc.cpu.instr_jal
.sym 108202 soc.cpu.decoded_imm_uj[15]
.sym 108203 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869$2
.sym 108204 clk_16mhz$2$2
.sym 108205 $abc$72829$auto$rtlil.cc:1981:NotGate$71711
.sym 108206 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[8]
.sym 108207 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[15]
.sym 108208 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[14]
.sym 108209 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[11]
.sym 108210 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[10]
.sym 108211 $abc$72829$new_n6922_
.sym 108212 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[14]
.sym 108213 pwm_connectorDF[14]
.sym 108280 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1298$2438_Y_new_
.sym 108281 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[15]_new_inv_
.sym 108282 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[16]
.sym 108283 $abc$72829$techmap\soc.cpu.$eq$picorv32.v:1518$2516_Y
.sym 108286 soc.cpu.is_lui_auipc_jal
.sym 108287 soc.cpu.cpuregs_rs1[3]
.sym 108288 soc.cpu.reg_pc[3]
.sym 108289 soc.cpu.instr_lui
.sym 108292 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$32003_new_inv_
.sym 108293 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18219_Y[17]_new_
.sym 108294 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$18215_Y_new_inv_
.sym 108295 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1295$2436_Y[17]
.sym 108298 $abc$72829$techmap\soc.cpu.$logic_and$picorv32.v:1191$2402_Y_new_
.sym 108299 soc.cpu.irq_state[0]
.sym 108300 $abc$72829$auto$opt_expr.cc:190:group_cell_inputs$8591[15]_new_inv_
.sym 108301 soc.cpu.reg_next_pc[16]
.sym 108304 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[5]
.sym 108305 $abc$72829$new_n5519_
.sym 108306 soc.cpu.cpu_state[2]
.sym 108307 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[5]_new_inv_
.sym 108310 soc.cpu.is_lui_auipc_jal
.sym 108311 soc.cpu.cpuregs_rs1[5]
.sym 108312 soc.cpu.reg_pc[5]
.sym 108313 soc.cpu.instr_lui
.sym 108316 soc.cpu.irq_state[1]
.sym 108317 $abc$72829$techmap\soc.cpu.$and$picorv32.v:1307$2444_Y[17]_new_
.sym 108318 soc.cpu.reg_next_pc[17]
.sym 108319 soc.cpu.irq_state[0]
.sym 108322 soc.cpu.cpuregs_rs1[11]
.sym 108323 $false
.sym 108324 $false
.sym 108325 $false
.sym 108326 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 108327 clk_16mhz$2$2
.sym 108328 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 108329 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[19]
.sym 108330 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[22]
.sym 108331 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[16]
.sym 108332 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[18]
.sym 108333 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[21]
.sym 108334 soc.cpu.reg_op1[5]
.sym 108335 soc.cpu.reg_op1[3]
.sym 108336 soc.cpu.reg_op1[10]
.sym 108403 $false
.sym 108404 $abc$72829$new_n6948_
.sym 108405 soc.cpu.reg_next_pc[22]
.sym 108406 $abc$72829$new_n6858_
.sym 108409 $false
.sym 108410 $abc$72829$techmap$techmap\soc.cpu.$procmux$4382.$and$/usr/local/bin/../share/yosys/techmap.v:434$18217_Y[15]_new_
.sym 108411 soc.cpu.irq_state[0]
.sym 108412 soc.cpu.reg_next_pc[15]
.sym 108415 $false
.sym 108416 $abc$72829$new_n6920_
.sym 108417 soc.cpu.reg_next_pc[15]
.sym 108418 $abc$72829$new_n6858_
.sym 108421 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[10]
.sym 108422 $abc$72829$new_n5519_
.sym 108423 soc.cpu.cpu_state[2]
.sym 108424 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[10]_new_inv_
.sym 108427 soc.cpu.is_lui_auipc_jal
.sym 108428 soc.cpu.cpuregs_rs1[10]
.sym 108429 soc.cpu.reg_pc[10]
.sym 108430 soc.cpu.instr_lui
.sym 108433 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[3]
.sym 108434 $abc$72829$new_n5519_
.sym 108435 soc.cpu.cpu_state[2]
.sym 108436 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[3]_new_inv_
.sym 108439 $false
.sym 108440 soc.cpu.irq_pending[15]
.sym 108441 soc.cpu.irq_state[1]
.sym 108442 soc.cpu.irq_mask[15]
.sym 108445 soc.cpu.cpuregs_rs1[15]
.sym 108446 $false
.sym 108447 $false
.sym 108448 $false
.sym 108449 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$50945
.sym 108450 clk_16mhz$2$2
.sym 108451 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 108452 soc.cpu.reg_next_pc[15]
.sym 108455 soc.cpu.reg_pc[23]
.sym 108457 soc.cpu.reg_pc[26]
.sym 108458 soc.cpu.reg_pc[15]
.sym 108459 soc.cpu.reg_pc[16]
.sym 108526 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1847$2606_Y[29]
.sym 108527 $abc$72829$new_n5519_
.sym 108528 soc.cpu.cpu_state[2]
.sym 108529 $abc$72829$techmap\soc.cpu.$procmux$4237_Y[29]_new_inv_
.sym 108532 soc.cpu.is_lui_auipc_jal
.sym 108533 soc.cpu.cpuregs_rs1[17]
.sym 108534 soc.cpu.reg_pc[17]
.sym 108535 soc.cpu.instr_lui
.sym 108538 soc.cpu.is_lui_auipc_jal
.sym 108539 soc.cpu.cpuregs_rs1[26]
.sym 108540 soc.cpu.reg_pc[26]
.sym 108541 soc.cpu.instr_lui
.sym 108544 $false
.sym 108545 $false
.sym 108546 $false
.sym 108547 soc.cpu.mem_addr[29]
.sym 108550 soc.cpu.is_lui_auipc_jal
.sym 108551 soc.cpu.cpuregs_rs1[29]
.sym 108552 soc.cpu.reg_pc[29]
.sym 108553 soc.cpu.instr_lui
.sym 108556 $false
.sym 108557 $false
.sym 108558 $false
.sym 108559 soc.cpu.mem_addr[26]
.sym 108562 $false
.sym 108563 $abc$72829$new_n5532_
.sym 108564 soc.cpu.reg_op1[29]
.sym 108565 $abc$72829$new_n5526_
.sym 108572 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 108573 clk_16mhz$2$2
.sym 108574 $false
.sym 108577 pwmDF.counterI[2]
.sym 108578 pwmDF.counterI[3]
.sym 108579 pwmDF.counterI[4]
.sym 108580 pwmDF.counterI[5]
.sym 108581 pwmDF.counterI[6]
.sym 108611 $true
.sym 108648 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[25]$2
.sym 108649 $false
.sym 108650 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[25]
.sym 108651 $false
.sym 108652 $false
.sym 108654 $auto$alumacc.cc:474:replace_alu$7455.C[3]
.sym 108656 $false
.sym 108657 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[26]
.sym 108660 $auto$alumacc.cc:474:replace_alu$7455.C[4]
.sym 108662 $false
.sym 108663 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[27]
.sym 108666 $auto$alumacc.cc:474:replace_alu$7455.C[5]
.sym 108668 $false
.sym 108669 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[28]
.sym 108672 $auto$alumacc.cc:474:replace_alu$7455.C[6]
.sym 108674 $false
.sym 108675 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[29]
.sym 108678 $auto$alumacc.cc:474:replace_alu$7455.C[7]
.sym 108680 $false
.sym 108681 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[30]
.sym 108684 $abc$72829$auto$alumacc.cc:491:replace_alu$7457[7]$2
.sym 108686 $false
.sym 108687 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[31]
.sym 108694 $abc$72829$auto$alumacc.cc:491:replace_alu$7457[7]$2
.sym 108698 pinEncoderIF$2
.sym 108798 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[3]
.sym 108800 soc.cpu.pcpi_div.divisor[8]
.sym 108801 soc.cpu.pcpi_div.divisor[10]
.sym 108802 soc.cpu.pcpi_div.divisor[9]
.sym 108803 soc.cpu.pcpi_div.divisor[7]
.sym 108804 soc.cpu.pcpi_div.divisor[11]
.sym 108879 $false
.sym 108880 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 108881 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[1]
.sym 108882 soc.cpu.reg_op1[1]
.sym 108885 $false
.sym 108886 soc.cpu.pcpi_div.start$2
.sym 108887 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[7]_new_inv_
.sym 108888 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[7]
.sym 108891 $false
.sym 108892 soc.cpu.pcpi_div.start$2
.sym 108893 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[1]_new_inv_
.sym 108894 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[1]
.sym 108897 $false
.sym 108898 soc.cpu.pcpi_div.start$2
.sym 108899 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[2]_new_inv_
.sym 108900 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[2]
.sym 108909 $false
.sym 108910 soc.cpu.pcpi_div.start$2
.sym 108911 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[5]_new_inv_
.sym 108912 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[5]
.sym 108915 $false
.sym 108916 soc.cpu.pcpi_div.start$2
.sym 108917 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[3]_new_inv_
.sym 108918 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[3]
.sym 108919 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 108920 clk_16mhz$2$2
.sym 108921 $false
.sym 108926 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[8]
.sym 108927 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[13]
.sym 108928 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[14]
.sym 108929 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[10]
.sym 108930 $abc$72829$new_n6131_
.sym 108931 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[11]
.sym 108932 $abc$72829$new_n6133_
.sym 108933 soc.cpu.pcpi_div.divisor[13]
.sym 109042 soc.cpu.pcpi_div.divisor[13]
.sym 109043 soc.cpu.pcpi_div.dividend[13]
.sym 109044 soc.cpu.pcpi_div.dividend[11]
.sym 109045 soc.cpu.pcpi_div.divisor[11]
.sym 109048 $false
.sym 109049 $false
.sym 109050 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[1]
.sym 109051 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[0]
.sym 109054 $abc$72829$new_n9486_
.sym 109055 $abc$72829$new_n9487_
.sym 109056 soc.cpu.pcpi_div.divisor[9]
.sym 109057 soc.cpu.pcpi_div.dividend[9]
.sym 109060 soc.cpu.pcpi_div.divisor[15]
.sym 109061 soc.cpu.pcpi_div.dividend[15]
.sym 109062 soc.cpu.pcpi_div.divisor[14]
.sym 109063 soc.cpu.pcpi_div.dividend[14]
.sym 109066 $false
.sym 109067 soc.cpu.pcpi_div.start$2
.sym 109068 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[10]_new_inv_
.sym 109069 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[10]
.sym 109072 $false
.sym 109073 soc.cpu.pcpi_div.start$2
.sym 109074 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[13]_new_inv_
.sym 109075 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[13]
.sym 109078 $false
.sym 109079 soc.cpu.pcpi_div.start$2
.sym 109080 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[11]_new_inv_
.sym 109081 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[11]
.sym 109082 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 109083 clk_16mhz$2$2
.sym 109084 $false
.sym 109085 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[18]
.sym 109086 $abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:166$76_Y_new_inv_
.sym 109087 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[20]
.sym 109088 flash_io0_do
.sym 109089 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[17]
.sym 109090 soc.cpu.pcpi_div.divisor[20]
.sym 109092 soc.cpu.pcpi_div.divisor[21]
.sym 109159 $false
.sym 109160 $false
.sym 109161 $false
.sym 109162 soc.cpu.reg_op1[3]
.sym 109165 $false
.sym 109166 $false
.sym 109167 $false
.sym 109168 soc.cpu.pcpi_div.dividend[16]
.sym 109171 $false
.sym 109172 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109173 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[23]
.sym 109174 soc.cpu.reg_op1[23]
.sym 109177 $false
.sym 109178 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109179 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[10]
.sym 109180 soc.cpu.reg_op1[10]
.sym 109183 $false
.sym 109184 $false
.sym 109185 $false
.sym 109186 soc.cpu.reg_op1[5]
.sym 109189 $false
.sym 109190 $false
.sym 109191 $false
.sym 109192 soc.cpu.pcpi_div.dividend[22]
.sym 109195 $false
.sym 109196 $false
.sym 109197 $false
.sym 109198 soc.cpu.reg_op1[1]
.sym 109201 $false
.sym 109202 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109203 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[8]
.sym 109204 soc.cpu.reg_op1[8]
.sym 109208 soc.cpu.pcpi_div.dividend[21]
.sym 109209 soc.cpu.pcpi_div.dividend[26]
.sym 109210 soc.cpu.pcpi_div.dividend[30]
.sym 109211 soc.cpu.pcpi_div.dividend[20]
.sym 109212 soc.cpu.pcpi_div.dividend[27]
.sym 109213 soc.cpu.pcpi_div.dividend[9]
.sym 109214 soc.cpu.pcpi_div.dividend[24]
.sym 109215 soc.cpu.pcpi_div.dividend[17]
.sym 109282 $false
.sym 109283 $false
.sym 109284 $false
.sym 109285 soc.cpu.reg_op1[9]
.sym 109288 $false
.sym 109289 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109290 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[14]
.sym 109291 soc.cpu.reg_op1[14]
.sym 109294 $false
.sym 109295 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109296 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[9]
.sym 109297 soc.cpu.reg_op1[9]
.sym 109300 $false
.sym 109301 $false
.sym 109302 $false
.sym 109303 soc.cpu.reg_op1[10]
.sym 109306 $false
.sym 109307 $false
.sym 109308 $false
.sym 109309 soc.cpu.reg_op1[14]
.sym 109312 $false
.sym 109313 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109314 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[16]
.sym 109315 soc.cpu.reg_op1[16]
.sym 109318 $false
.sym 109319 $false
.sym 109320 $false
.sym 109321 soc.cpu.reg_op1[8]
.sym 109324 soc.cpu.pcpi_div.divisor[28]
.sym 109325 $false
.sym 109326 $false
.sym 109327 $false
.sym 109328 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 109329 clk_16mhz$2$2
.sym 109330 soc.cpu.pcpi_div.start$2
.sym 109331 $abc$72829$auto$alumacc.cc:474:replace_alu$7699.BB[22]
.sym 109332 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[22]_new_inv_
.sym 109333 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[38]
.sym 109334 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[20]_new_inv_
.sym 109335 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[32]
.sym 109336 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[21]_new_inv_
.sym 109337 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[45]
.sym 109338 soc.cpu.pcpi_div.divisor[4]
.sym 109405 $false
.sym 109406 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109407 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[17]
.sym 109408 soc.cpu.reg_op1[17]
.sym 109411 $false
.sym 109412 $false
.sym 109413 $false
.sym 109414 soc.cpu.reg_op1[21]
.sym 109417 $false
.sym 109418 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109419 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[24]
.sym 109420 soc.cpu.reg_op1[24]
.sym 109423 $false
.sym 109424 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109425 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[18]
.sym 109426 soc.cpu.reg_op1[18]
.sym 109429 $false
.sym 109430 $false
.sym 109431 $false
.sym 109432 soc.cpu.reg_op1[16]
.sym 109435 $false
.sym 109436 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109437 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[19]
.sym 109438 soc.cpu.reg_op1[19]
.sym 109441 $false
.sym 109442 $false
.sym 109443 $false
.sym 109444 soc.cpu.reg_op1[19]
.sym 109447 $false
.sym 109448 $false
.sym 109449 $false
.sym 109450 soc.cpu.reg_op1[18]
.sym 109455 $abc$72829$auto$wreduce.cc:454:run$7258[5]
.sym 109456 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[41]
.sym 109457 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45738
.sym 109458 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[42]
.sym 109459 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[28]_new_inv_
.sym 109460 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[26]_new_inv_
.sym 109461 encoderL.pinEncoderFPrev
.sym 109528 $false
.sym 109529 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109530 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[27]
.sym 109531 soc.cpu.reg_op1[27]
.sym 109534 $false
.sym 109535 $false
.sym 109536 $false
.sym 109537 soc.cpu.reg_op1[29]
.sym 109540 $false
.sym 109541 $false
.sym 109542 $false
.sym 109543 soc.cpu.reg_op1[26]
.sym 109546 $false
.sym 109547 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109548 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[25]
.sym 109549 soc.cpu.reg_op1[25]
.sym 109552 $false
.sym 109553 $false
.sym 109554 $false
.sym 109555 soc.cpu.reg_op1[24]
.sym 109558 $false
.sym 109559 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109560 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[30]
.sym 109561 soc.cpu.reg_op1[30]
.sym 109564 $false
.sym 109565 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 109566 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[29]
.sym 109567 soc.cpu.reg_op1[29]
.sym 109570 $false
.sym 109571 $false
.sym 109572 $false
.sym 109573 soc.cpu.reg_op1[25]
.sym 109577 $abc$72829$auto$maccmap.cc:112:fulladd$26050[3]
.sym 109578 $abc$72829$auto$maccmap.cc:111:fulladd$26049[3]
.sym 109579 soc.cpu.pcpi_mul.mul_counter[5]
.sym 109580 soc.cpu.pcpi_mul.rdx[7]
.sym 109581 soc.cpu.pcpi_mul.rdx[49]
.sym 109582 soc.cpu.pcpi_mul.rdx[6]
.sym 109583 soc.cpu.pcpi_mul.rdx[51]
.sym 109584 soc.cpu.pcpi_mul.rs2[7]
.sym 109657 $false
.sym 109658 $false
.sym 109659 $false
.sym 109660 soc.cpu.pcpi_div.divisor[53]
.sym 109663 $false
.sym 109664 $false
.sym 109665 $false
.sym 109666 soc.cpu.pcpi_div.divisor[52]
.sym 109675 soc.cpu.reg_op2[3]
.sym 109676 $false
.sym 109677 $false
.sym 109678 $false
.sym 109681 soc.cpu.reg_op2[7]
.sym 109682 $false
.sym 109683 $false
.sym 109684 $false
.sym 109697 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$47619
.sym 109698 clk_16mhz$2$2
.sym 109699 $false
.sym 109700 $abc$72829$auto$maccmap.cc:112:fulladd$26050[1]
.sym 109701 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[56]
.sym 109703 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[57]
.sym 109704 $abc$72829$auto$maccmap.cc:111:fulladd$26049[1]
.sym 109705 soc.cpu.pcpi_mul.rs2[6]
.sym 109706 soc.cpu.pcpi_mul.rdx[5]
.sym 109707 soc.cpu.pcpi_mul.rdx[39]
.sym 109774 soc.cpu.pcpi_mul.rs2[18]
.sym 109775 soc.cpu.pcpi_mul.rs1[0]
.sym 109776 soc.cpu.pcpi_mul.rdx[18]
.sym 109777 soc.cpu.pcpi_mul.rd[18]
.sym 109780 soc.cpu.pcpi_mul.rdx[18]
.sym 109781 soc.cpu.pcpi_mul.rd[18]
.sym 109782 soc.cpu.pcpi_mul.rs1[0]
.sym 109783 soc.cpu.pcpi_mul.rs2[18]
.sym 109786 soc.cpu.pcpi_mul.rdx[17]
.sym 109787 soc.cpu.pcpi_mul.rd[17]
.sym 109788 soc.cpu.pcpi_mul.rs1[0]
.sym 109789 soc.cpu.pcpi_mul.rs2[17]
.sym 109792 soc.cpu.pcpi_mul.rs2[17]
.sym 109793 soc.cpu.pcpi_mul.rs1[0]
.sym 109794 soc.cpu.pcpi_mul.rdx[17]
.sym 109795 soc.cpu.pcpi_mul.rd[17]
.sym 109798 $false
.sym 109799 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 109800 soc.cpu.pcpi_mul.rd[6]
.sym 109801 soc.cpu.pcpi_mul.rd[38]
.sym 109804 $false
.sym 109805 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 109806 soc.cpu.pcpi_mul.rd[8]
.sym 109807 soc.cpu.pcpi_mul.rd[40]
.sym 109810 $false
.sym 109811 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 109812 soc.cpu.pcpi_mul.rd[5]
.sym 109813 soc.cpu.pcpi_mul.rd[37]
.sym 109816 $false
.sym 109817 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 109818 soc.cpu.pcpi_mul.rd[18]
.sym 109819 soc.cpu.pcpi_mul.rd[50]
.sym 109820 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 109821 clk_16mhz$2$2
.sym 109822 $false
.sym 109823 soc.cpu.pcpi_mul.rs1[36]
.sym 109824 soc.cpu.pcpi_mul.rs1[38]
.sym 109825 soc.cpu.pcpi_mul.rs1[32]
.sym 109826 soc.cpu.pcpi_mul.rs1[37]
.sym 109827 soc.cpu.pcpi_mul.rs1[35]
.sym 109828 soc.cpu.pcpi_mul.rs2[8]
.sym 109829 soc.cpu.pcpi_mul.rs1[33]
.sym 109830 soc.cpu.pcpi_mul.rs1[34]
.sym 109897 $false
.sym 109898 $false
.sym 109899 $false
.sym 109900 $false
.sym 109903 $false
.sym 109904 $false
.sym 109905 $false
.sym 109906 $false
.sym 109915 $false
.sym 109916 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109917 soc.cpu.reg_op2[19]
.sym 109918 soc.cpu.pcpi_mul.rs2[18]
.sym 109921 $false
.sym 109922 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109923 soc.cpu.reg_op2[18]
.sym 109924 soc.cpu.pcpi_mul.rs2[17]
.sym 109933 $false
.sym 109934 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109935 soc.cpu.reg_op2[17]
.sym 109936 soc.cpu.pcpi_mul.rs2[16]
.sym 109939 $false
.sym 109940 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109941 soc.cpu.reg_op2[20]
.sym 109942 soc.cpu.pcpi_mul.rs2[19]
.sym 109943 resetn$2
.sym 109944 clk_16mhz$2$2
.sym 109945 $false
.sym 109946 $abc$72829$auto$maccmap.cc:112:fulladd$26050[0]
.sym 109947 $abc$72829$auto$maccmap.cc:112:fulladd$25992[3]
.sym 109949 $abc$72829$auto$maccmap.cc:111:fulladd$25991[3]
.sym 109950 soc.cpu.pcpi_mul.rs2[33]
.sym 109952 soc.cpu.pcpi_mul.rs2[5]
.sym 109953 soc.cpu.pcpi_mul.rdx[43]
.sym 110020 $false
.sym 110021 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110022 soc.cpu.reg_op1[22]
.sym 110023 soc.cpu.pcpi_mul.rs1[23]
.sym 110026 $false
.sym 110027 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110028 soc.cpu.reg_op1[28]
.sym 110029 soc.cpu.pcpi_mul.rs1[29]
.sym 110032 $false
.sym 110033 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110034 soc.cpu.reg_op1[27]
.sym 110035 soc.cpu.pcpi_mul.rs1[28]
.sym 110038 $false
.sym 110039 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110040 soc.cpu.reg_op1[31]
.sym 110041 soc.cpu.pcpi_mul.rs1[32]
.sym 110044 $false
.sym 110045 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110046 soc.cpu.reg_op1[23]
.sym 110047 soc.cpu.pcpi_mul.rs1[24]
.sym 110050 $false
.sym 110051 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110052 soc.cpu.reg_op1[24]
.sym 110053 soc.cpu.pcpi_mul.rs1[25]
.sym 110056 $false
.sym 110057 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110058 soc.cpu.reg_op1[25]
.sym 110059 soc.cpu.pcpi_mul.rs1[26]
.sym 110062 $false
.sym 110063 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110064 soc.cpu.reg_op1[26]
.sym 110065 soc.cpu.pcpi_mul.rs1[27]
.sym 110066 resetn$2
.sym 110067 clk_16mhz$2$2
.sym 110068 $false
.sym 110069 $abc$72829$auto$maccmap.cc:112:fulladd$26083[0]
.sym 110070 soc.cpu.pcpi_mul.rs1[39]
.sym 110071 soc.cpu.pcpi_mul.rs2[4]
.sym 110072 soc.cpu.pcpi_mul.rs1[40]
.sym 110073 soc.cpu.pcpi_mul.rdx[45]
.sym 110074 soc.cpu.pcpi_mul.rs2[3]
.sym 110075 soc.cpu.pcpi_mul.rs1[41]
.sym 110076 soc.cpu.pcpi_mul.rs1[62]
.sym 110143 $false
.sym 110144 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 110145 soc.cpu.pcpi_mul.rd[22]
.sym 110146 soc.cpu.pcpi_mul.rd[54]
.sym 110149 $false
.sym 110150 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 110151 soc.cpu.pcpi_mul.rd[1]
.sym 110152 soc.cpu.pcpi_mul.rd[33]
.sym 110155 $false
.sym 110156 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 110157 soc.cpu.pcpi_mul.rd[10]
.sym 110158 soc.cpu.pcpi_mul.rd[42]
.sym 110167 $false
.sym 110168 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 110169 soc.cpu.pcpi_mul.rd[20]
.sym 110170 soc.cpu.pcpi_mul.rd[52]
.sym 110173 $false
.sym 110174 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 110175 soc.cpu.pcpi_mul.rd[21]
.sym 110176 soc.cpu.pcpi_mul.rd[53]
.sym 110179 $false
.sym 110180 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 110181 soc.cpu.pcpi_mul.rd[13]
.sym 110182 soc.cpu.pcpi_mul.rd[45]
.sym 110189 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 110190 clk_16mhz$2$2
.sym 110191 $false
.sym 110192 soc.cpu.pcpi_mul.rdx[1]
.sym 110193 soc.cpu.pcpi_mul.rs1[59]
.sym 110194 soc.cpu.pcpi_mul.rdx[3]
.sym 110195 soc.cpu.pcpi_mul.rdx[10]
.sym 110196 soc.cpu.pcpi_mul.rs1[61]
.sym 110197 soc.cpu.pcpi_mul.rs2[1]
.sym 110198 soc.cpu.pcpi_mul.rs1[60]
.sym 110199 soc.cpu.pcpi_mul.rdx[46]
.sym 110266 $false
.sym 110267 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110268 soc.cpu.reg_op1[30]
.sym 110269 soc.cpu.pcpi_mul.rs1[31]
.sym 110272 $false
.sym 110273 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110274 soc.cpu.reg_op1[21]
.sym 110275 soc.cpu.pcpi_mul.rs1[22]
.sym 110278 $false
.sym 110279 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110280 soc.cpu.reg_op1[17]
.sym 110281 soc.cpu.pcpi_mul.rs1[18]
.sym 110284 $false
.sym 110285 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110286 soc.cpu.reg_op1[29]
.sym 110287 soc.cpu.pcpi_mul.rs1[30]
.sym 110290 $false
.sym 110291 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110292 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 110293 soc.cpu.pcpi_mul.rs1[43]
.sym 110296 $false
.sym 110297 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110298 soc.cpu.reg_op1[19]
.sym 110299 soc.cpu.pcpi_mul.rs1[20]
.sym 110302 $false
.sym 110303 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110304 soc.cpu.reg_op1[20]
.sym 110305 soc.cpu.pcpi_mul.rs1[21]
.sym 110308 $false
.sym 110309 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110310 soc.cpu.reg_op1[18]
.sym 110311 soc.cpu.pcpi_mul.rs1[19]
.sym 110312 resetn$2
.sym 110313 clk_16mhz$2$2
.sym 110314 $false
.sym 110315 $abc$72829$auto$maccmap.cc:111:fulladd$26020[3]
.sym 110316 $abc$72829$auto$maccmap.cc:112:fulladd$26021[3]
.sym 110317 soc.cpu.pcpi_mul.rs1[58]
.sym 110318 soc.cpu.pcpi_mul.rdx[25]
.sym 110319 soc.cpu.pcpi_mul.rdx[11]
.sym 110320 soc.cpu.pcpi_mul.rs2[10]
.sym 110321 soc.cpu.pcpi_mul.rs2[9]
.sym 110322 soc.cpu.pcpi_mul.rs1[57]
.sym 110389 $false
.sym 110390 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110391 soc.cpu.reg_op2[12]
.sym 110392 soc.cpu.pcpi_mul.rs2[11]
.sym 110395 $false
.sym 110396 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110397 soc.cpu.reg_op1[16]
.sym 110398 soc.cpu.pcpi_mul.rs1[17]
.sym 110401 $false
.sym 110402 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110403 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 110404 soc.cpu.pcpi_mul.rs1[44]
.sym 110407 $false
.sym 110408 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110409 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 110410 soc.cpu.pcpi_mul.rs1[47]
.sym 110413 $false
.sym 110414 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110415 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 110416 soc.cpu.pcpi_mul.rs1[45]
.sym 110419 $false
.sym 110420 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110421 soc.cpu.reg_op2[11]
.sym 110422 soc.cpu.pcpi_mul.rs2[10]
.sym 110425 $false
.sym 110426 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110427 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 110428 soc.cpu.pcpi_mul.rs1[46]
.sym 110431 $false
.sym 110432 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110433 soc.cpu.reg_op2[21]
.sym 110434 soc.cpu.pcpi_mul.rs2[20]
.sym 110435 resetn$2
.sym 110436 clk_16mhz$2$2
.sym 110437 $false
.sym 110439 soc.cpu.pcpi_mul.rd[22]
.sym 110440 soc.cpu.pcpi_mul.rd[23]
.sym 110441 soc.cpu.pcpi_mul.rdx[24]
.sym 110442 soc.cpu.pcpi_mul.rd[12]
.sym 110443 soc.cpu.pcpi_mul.rd[21]
.sym 110444 soc.cpu.pcpi_mul.rd[28]
.sym 110445 soc.cpu.pcpi_mul.rd[25]
.sym 110512 soc.cpu.pcpi_mul.rs2[21]
.sym 110513 soc.cpu.pcpi_mul.rs1[0]
.sym 110514 soc.cpu.pcpi_mul.rdx[21]
.sym 110515 soc.cpu.pcpi_mul.rd[21]
.sym 110518 soc.cpu.pcpi_mul.rdx[21]
.sym 110519 soc.cpu.pcpi_mul.rd[21]
.sym 110520 soc.cpu.pcpi_mul.rs1[0]
.sym 110521 soc.cpu.pcpi_mul.rs2[21]
.sym 110524 $false
.sym 110525 $false
.sym 110526 $false
.sym 110527 $false
.sym 110530 $false
.sym 110531 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110532 soc.cpu.reg_op2[26]
.sym 110533 soc.cpu.pcpi_mul.rs2[25]
.sym 110536 $false
.sym 110537 $false
.sym 110538 $false
.sym 110539 $false
.sym 110542 $false
.sym 110543 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110544 soc.cpu.reg_op2[22]
.sym 110545 soc.cpu.pcpi_mul.rs2[21]
.sym 110548 $false
.sym 110549 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110550 soc.cpu.reg_op2[28]
.sym 110551 soc.cpu.pcpi_mul.rs2[27]
.sym 110554 $false
.sym 110555 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110556 soc.cpu.reg_op2[27]
.sym 110557 soc.cpu.pcpi_mul.rs2[26]
.sym 110558 resetn$2
.sym 110559 clk_16mhz$2$2
.sym 110560 $false
.sym 110561 $abc$72829$auto$maccmap.cc:112:fulladd$26083[3]
.sym 110562 $abc$72829$auto$maccmap.cc:111:fulladd$26057[2]
.sym 110563 $abc$72829$auto$maccmap.cc:112:fulladd$26058[2]
.sym 110564 $abc$72829$auto$maccmap.cc:111:fulladd$26082[3]
.sym 110565 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 110566 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 110567 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 110568 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 110635 soc.cpu.pcpi_mul.rs2[13]
.sym 110636 soc.cpu.pcpi_mul.rs1[0]
.sym 110637 soc.cpu.pcpi_mul.rdx[13]
.sym 110638 soc.cpu.pcpi_mul.rd[13]
.sym 110641 soc.cpu.pcpi_mul.rdx[13]
.sym 110642 soc.cpu.pcpi_mul.rd[13]
.sym 110643 soc.cpu.pcpi_mul.rs1[0]
.sym 110644 soc.cpu.pcpi_mul.rs2[13]
.sym 110653 $false
.sym 110654 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110655 soc.cpu.reg_op2[25]
.sym 110656 soc.cpu.pcpi_mul.rs2[24]
.sym 110659 $false
.sym 110660 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110661 soc.cpu.reg_op2[23]
.sym 110662 soc.cpu.pcpi_mul.rs2[22]
.sym 110671 $false
.sym 110672 $false
.sym 110673 $false
.sym 110674 $false
.sym 110677 $false
.sym 110678 $false
.sym 110679 $false
.sym 110680 $false
.sym 110681 resetn$2
.sym 110682 clk_16mhz$2$2
.sym 110683 $false
.sym 110684 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[30]
.sym 110685 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[29]
.sym 110686 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[28]
.sym 110687 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[27]
.sym 110688 $abc$72829$new_n5854_
.sym 110689 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[24]
.sym 110690 $abc$72829$auto$maccmap.cc:112:fulladd$26098[0]
.sym 110691 pwm_connectorIF[0]
.sym 110758 $false
.sym 110759 $false
.sym 110760 $false
.sym 110761 pwm_connectorIF[23]
.sym 110764 $false
.sym 110765 $false
.sym 110766 $false
.sym 110767 pwm_connectorIF[25]
.sym 110770 $false
.sym 110771 $false
.sym 110772 $false
.sym 110773 pwm_connectorIF[26]
.sym 110776 pwm_connectorIF[26]
.sym 110777 pwm_connectorIF[25]
.sym 110778 pwm_connectorIF[24]
.sym 110779 pwm_connectorIF[23]
.sym 110788 soc.cpu.mem_wdata[2]
.sym 110789 $false
.sym 110790 $false
.sym 110791 $false
.sym 110794 soc.cpu.mem_wdata[6]
.sym 110795 $false
.sym 110796 $false
.sym 110797 $false
.sym 110800 soc.cpu.mem_wdata[3]
.sym 110801 $false
.sym 110802 $false
.sym 110803 $false
.sym 110804 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904
.sym 110805 clk_16mhz$2$2
.sym 110806 $false
.sym 110807 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[15]
.sym 110808 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[12]
.sym 110809 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[14]
.sym 110810 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14744[4]_new_
.sym 110811 $abc$72829$auto$maccmap.cc:112:fulladd$26132[0]
.sym 110812 pwm_connectorIF[12]
.sym 110813 pwm_connectorIF[14]
.sym 110814 pwm_connectorIF[11]
.sym 110881 $false
.sym 110882 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110883 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 110884 soc.cpu.pcpi_mul.rs1[48]
.sym 110887 $false
.sym 110888 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110889 soc.cpu.reg_op2[30]
.sym 110890 soc.cpu.pcpi_mul.rs2[29]
.sym 110893 $false
.sym 110894 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110895 soc.cpu.reg_op2[29]
.sym 110896 soc.cpu.pcpi_mul.rs2[28]
.sym 110899 $false
.sym 110900 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110901 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 110902 soc.cpu.pcpi_mul.rs1[49]
.sym 110905 $false
.sym 110906 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110907 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 110908 soc.cpu.pcpi_mul.rs1[50]
.sym 110911 $false
.sym 110912 $false
.sym 110913 $false
.sym 110914 $false
.sym 110927 resetn$2
.sym 110928 clk_16mhz$2$2
.sym 110929 $false
.sym 110930 $abc$72829$new_n6338_
.sym 110931 $abc$72829$auto$maccmap.cc:111:fulladd$26097[2]
.sym 110932 $abc$72829$auto$maccmap.cc:112:fulladd$26098[2]
.sym 110933 soc.cpu.pcpi_mul.rs2[31]
.sym 110934 soc.cpu.pcpi_mul.rdx[30]
.sym 110935 soc.cpu.pcpi_mul.rs1[56]
.sym 110936 soc.cpu.pcpi_mul.rs2[32]
.sym 110937 soc.cpu.pcpi_mul.rs1[55]
.sym 111004 $false
.sym 111005 $false
.sym 111006 $abc$72829$new_n6338_
.sym 111007 $abc$72829$new_n6337_
.sym 111010 pwm_connectorIF[5]
.sym 111011 pwm_connectorIF[4]
.sym 111012 pwm_connectorIF[3]
.sym 111013 pwm_connectorIF[2]
.sym 111034 soc.cpu.mem_rdata_latched[4]
.sym 111035 $false
.sym 111036 $false
.sym 111037 $false
.sym 111046 soc.cpu.mem_rdata_latched[3]
.sym 111047 $false
.sym 111048 $false
.sym 111049 $false
.sym 111050 soc.cpu.mem_xfer
.sym 111051 clk_16mhz$2$2
.sym 111052 $false
.sym 111054 soc.cpu.pcpi_mul.rd[30]
.sym 111055 soc.cpu.pcpi_mul.rd[31]
.sym 111056 soc.cpu.pcpi_mul.rdx[32]
.sym 111058 soc.cpu.pcpi_mul.rd[32]
.sym 111059 soc.cpu.pcpi_mul.rd[29]
.sym 111133 soc.cpu.pcpi_mul.rdx[31]
.sym 111134 soc.cpu.pcpi_mul.rd[31]
.sym 111135 soc.cpu.pcpi_mul.rs1[0]
.sym 111136 soc.cpu.pcpi_mul.rs2[31]
.sym 111139 soc.cpu.pcpi_mul.rdx[29]
.sym 111140 soc.cpu.pcpi_mul.rd[29]
.sym 111141 soc.cpu.pcpi_mul.rs1[0]
.sym 111142 soc.cpu.pcpi_mul.rs2[29]
.sym 111145 soc.cpu.pcpi_mul.rs2[29]
.sym 111146 soc.cpu.pcpi_mul.rs1[0]
.sym 111147 soc.cpu.pcpi_mul.rdx[29]
.sym 111148 soc.cpu.pcpi_mul.rd[29]
.sym 111157 soc.cpu.pcpi_mul.rs2[31]
.sym 111158 soc.cpu.pcpi_mul.rs1[0]
.sym 111159 soc.cpu.pcpi_mul.rdx[31]
.sym 111160 soc.cpu.pcpi_mul.rd[31]
.sym 111163 $false
.sym 111164 $abc$72829$new_n5644_
.sym 111165 soc.cpu.reg_op1[1]
.sym 111166 $abc$72829$new_n5526_
.sym 111173 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 111174 clk_16mhz$2$2
.sym 111175 $false
.sym 111176 soc.spimemio.rdata[9]
.sym 111177 soc.spimemio.rd_addr[2]
.sym 111182 soc.spimemio.rdata[8]
.sym 111183 soc.spimemio.rd_addr[16]
.sym 111250 soc.cpu.cpuregs.wdata[9]
.sym 111251 $false
.sym 111252 $false
.sym 111253 $false
.sym 111256 soc.cpu.cpuregs.wdata[2]
.sym 111257 $false
.sym 111258 $false
.sym 111259 $false
.sym 111262 $abc$72829$techmap8538\soc.cpu.cpuregs.regs.0.0.1.A1ADDR_11[3]
.sym 111263 $false
.sym 111264 $false
.sym 111265 $false
.sym 111274 soc.cpu.cpuregs.wdata[15]
.sym 111275 $false
.sym 111276 $false
.sym 111277 $false
.sym 111280 $abc$72829$techmap8554\soc.cpu.cpuregs.regs.0.0.0.A1ADDR_11[4]
.sym 111281 $false
.sym 111282 $false
.sym 111283 $false
.sym 111296 $true
.sym 111297 clk_16mhz$2$2
.sym 111298 $false
.sym 111299 soc.cpu.pcpi_mul.rs1[54]
.sym 111300 soc.cpu.pcpi_mul.rs2[24]
.sym 111301 soc.cpu.pcpi_mul.rdx[29]
.sym 111302 soc.cpu.pcpi_mul.rs1[50]
.sym 111303 soc.cpu.pcpi_mul.rs1[51]
.sym 111304 soc.cpu.pcpi_mul.rdx[23]
.sym 111305 soc.cpu.pcpi_mul.rs1[53]
.sym 111306 soc.cpu.pcpi_mul.rs1[52]
.sym 111373 $false
.sym 111374 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 111375 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$21526[1]_new_
.sym 111376 $abc$72829$auto$wreduce.cc:454:run$7241[0]_new_inv_
.sym 111397 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 111398 $false
.sym 111399 $false
.sym 111400 $false
.sym 111409 $false
.sym 111410 $false
.sym 111411 $abc$72829$new_n6826_
.sym 111412 $abc$72829$new_n5393_
.sym 111419 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 111420 clk_16mhz$2$2
.sym 111421 $false
.sym 111426 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 111427 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 111496 $abc$72829$new_n8287_
.sym 111497 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 111498 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[14]
.sym 111499 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[14]
.sym 111502 $false
.sym 111503 $abc$72829$new_n8341_
.sym 111504 soc.cpu.decoded_imm[23]
.sym 111505 $abc$72829$new_n8290_
.sym 111508 $false
.sym 111509 $abc$72829$new_n8333_
.sym 111510 soc.cpu.decoded_imm[19]
.sym 111511 $abc$72829$new_n8290_
.sym 111514 $false
.sym 111515 $abc$72829$new_n8355_
.sym 111516 soc.cpu.decoded_imm[30]
.sym 111517 $abc$72829$new_n8290_
.sym 111520 $false
.sym 111521 $abc$72829$new_n8345_
.sym 111522 soc.cpu.decoded_imm[25]
.sym 111523 $abc$72829$new_n8290_
.sym 111526 $false
.sym 111527 $abc$72829$new_n8339_
.sym 111528 soc.cpu.decoded_imm[22]
.sym 111529 $abc$72829$new_n8290_
.sym 111532 $false
.sym 111533 $abc$72829$new_n8347_
.sym 111534 soc.cpu.decoded_imm[26]
.sym 111535 $abc$72829$new_n8290_
.sym 111538 $false
.sym 111539 $abc$72829$new_n8307_
.sym 111540 soc.cpu.decoded_imm[6]
.sym 111541 $abc$72829$new_n8290_
.sym 111542 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$51807
.sym 111543 clk_16mhz$2$2
.sym 111544 $false
.sym 111545 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[2]
.sym 111546 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[1]
.sym 111547 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[20]
.sym 111548 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7]
.sym 111549 $abc$72829$new_n8345_
.sym 111550 $abc$72829$new_n6874_
.sym 111551 $abc$72829$new_n8333_
.sym 111552 pwm_connectorDB[20]
.sym 111619 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 111620 $false
.sym 111621 $false
.sym 111622 $false
.sym 111625 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 111626 $false
.sym 111627 $false
.sym 111628 $false
.sym 111631 $false
.sym 111632 $false
.sym 111633 $abc$72829$new_n6826_
.sym 111634 $abc$72829$new_n5335_
.sym 111637 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 111638 $false
.sym 111639 $false
.sym 111640 $false
.sym 111643 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 111644 $false
.sym 111645 $false
.sym 111646 $false
.sym 111649 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 111650 $false
.sym 111651 $false
.sym 111652 $false
.sym 111655 $abc$72829$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 111656 $false
.sym 111657 $false
.sym 111658 $false
.sym 111661 $false
.sym 111662 $abc$72829$auto$rtlil.cc:1981:NotGate$72317
.sym 111663 $abc$72829$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 111664 soc.cpu.mem_rdata_latched[12]
.sym 111665 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48842
.sym 111666 clk_16mhz$2$2
.sym 111667 $false
.sym 111668 $abc$72829$auto$alumacc.cc:474:replace_alu$7652.BB[0]
.sym 111669 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1]
.sym 111670 $abc$72829$new_n6894_
.sym 111671 soc.cpu.reg_pc[2]
.sym 111672 soc.cpu.reg_next_pc[8]
.sym 111673 soc.cpu.reg_next_pc[0]
.sym 111674 soc.cpu.reg_pc[0]
.sym 111675 soc.cpu.reg_pc[6]
.sym 111704 $false
.sym 111741 $auto$alumacc.cc:474:replace_alu$7652.C[1]
.sym 111743 soc.cpu.decoded_imm_uj[0]
.sym 111744 $abc$72829$auto$alumacc.cc:474:replace_alu$7652.BB[0]
.sym 111747 $auto$alumacc.cc:474:replace_alu$7652.C[2]
.sym 111748 $false
.sym 111749 soc.cpu.decoded_imm_uj[1]
.sym 111750 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0]
.sym 111751 $auto$alumacc.cc:474:replace_alu$7652.C[1]
.sym 111753 $auto$alumacc.cc:474:replace_alu$7652.C[3]
.sym 111754 $false
.sym 111755 soc.cpu.decoded_imm_uj[2]
.sym 111756 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1]
.sym 111757 $auto$alumacc.cc:474:replace_alu$7652.C[2]
.sym 111759 $auto$alumacc.cc:474:replace_alu$7652.C[4]
.sym 111760 $false
.sym 111761 soc.cpu.decoded_imm_uj[3]
.sym 111762 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2]
.sym 111763 $auto$alumacc.cc:474:replace_alu$7652.C[3]
.sym 111765 $auto$alumacc.cc:474:replace_alu$7652.C[5]
.sym 111766 $false
.sym 111767 soc.cpu.decoded_imm_uj[4]
.sym 111768 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3]
.sym 111769 $auto$alumacc.cc:474:replace_alu$7652.C[4]
.sym 111771 $auto$alumacc.cc:474:replace_alu$7652.C[6]
.sym 111772 $false
.sym 111773 soc.cpu.decoded_imm_uj[5]
.sym 111774 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4]
.sym 111775 $auto$alumacc.cc:474:replace_alu$7652.C[5]
.sym 111777 $auto$alumacc.cc:474:replace_alu$7652.C[7]
.sym 111778 $false
.sym 111779 soc.cpu.decoded_imm_uj[6]
.sym 111780 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5]
.sym 111781 $auto$alumacc.cc:474:replace_alu$7652.C[6]
.sym 111783 $auto$alumacc.cc:474:replace_alu$7652.C[8]
.sym 111784 $false
.sym 111785 soc.cpu.decoded_imm_uj[7]
.sym 111786 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6]
.sym 111787 $auto$alumacc.cc:474:replace_alu$7652.C[7]
.sym 111791 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10]
.sym 111792 $abc$72829$new_n6926_
.sym 111793 $abc$72829$new_n6910_
.sym 111794 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[3]
.sym 111795 soc.cpu.reg_next_pc[12]
.sym 111796 soc.cpu.reg_pc[13]
.sym 111797 soc.cpu.reg_pc[24]
.sym 111798 soc.cpu.reg_next_pc[16]
.sym 111827 $auto$alumacc.cc:474:replace_alu$7652.C[8]
.sym 111864 $auto$alumacc.cc:474:replace_alu$7652.C[9]
.sym 111865 $false
.sym 111866 soc.cpu.decoded_imm_uj[8]
.sym 111867 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7]
.sym 111868 $auto$alumacc.cc:474:replace_alu$7652.C[8]
.sym 111870 $auto$alumacc.cc:474:replace_alu$7652.C[10]
.sym 111871 $false
.sym 111872 soc.cpu.decoded_imm_uj[9]
.sym 111873 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8]
.sym 111874 $auto$alumacc.cc:474:replace_alu$7652.C[9]
.sym 111876 $auto$alumacc.cc:474:replace_alu$7652.C[11]
.sym 111877 $false
.sym 111878 soc.cpu.decoded_imm_uj[10]
.sym 111879 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9]
.sym 111880 $auto$alumacc.cc:474:replace_alu$7652.C[10]
.sym 111882 $auto$alumacc.cc:474:replace_alu$7652.C[12]
.sym 111883 $false
.sym 111884 soc.cpu.decoded_imm_uj[11]
.sym 111885 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10]
.sym 111886 $auto$alumacc.cc:474:replace_alu$7652.C[11]
.sym 111888 $auto$alumacc.cc:474:replace_alu$7652.C[13]
.sym 111889 $false
.sym 111890 soc.cpu.decoded_imm_uj[12]
.sym 111891 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11]
.sym 111892 $auto$alumacc.cc:474:replace_alu$7652.C[12]
.sym 111894 $auto$alumacc.cc:474:replace_alu$7652.C[14]
.sym 111895 $false
.sym 111896 soc.cpu.decoded_imm_uj[13]
.sym 111897 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12]
.sym 111898 $auto$alumacc.cc:474:replace_alu$7652.C[13]
.sym 111900 $auto$alumacc.cc:474:replace_alu$7652.C[15]
.sym 111901 $false
.sym 111902 soc.cpu.decoded_imm_uj[14]
.sym 111903 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13]
.sym 111904 $auto$alumacc.cc:474:replace_alu$7652.C[14]
.sym 111906 $auto$alumacc.cc:474:replace_alu$7652.C[16]
.sym 111907 $false
.sym 111908 soc.cpu.decoded_imm_uj[15]
.sym 111909 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14]
.sym 111910 $auto$alumacc.cc:474:replace_alu$7652.C[15]
.sym 111914 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[6]
.sym 111915 $abc$72829$new_n6954_
.sym 111916 $abc$72829$new_n6934_
.sym 111917 $abc$72829$new_n6942_
.sym 111918 $abc$72829$new_n6958_
.sym 111919 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[4]
.sym 111920 $abc$72829$new_n6930_
.sym 111921 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[0]
.sym 111950 $auto$alumacc.cc:474:replace_alu$7652.C[16]
.sym 111987 $auto$alumacc.cc:474:replace_alu$7652.C[17]
.sym 111988 $false
.sym 111989 soc.cpu.decoded_imm_uj[16]
.sym 111990 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15]
.sym 111991 $auto$alumacc.cc:474:replace_alu$7652.C[16]
.sym 111993 $auto$alumacc.cc:474:replace_alu$7652.C[18]
.sym 111994 $false
.sym 111995 soc.cpu.decoded_imm_uj[17]
.sym 111996 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16]
.sym 111997 $auto$alumacc.cc:474:replace_alu$7652.C[17]
.sym 111999 $auto$alumacc.cc:474:replace_alu$7652.C[19]
.sym 112000 $false
.sym 112001 soc.cpu.decoded_imm_uj[18]
.sym 112002 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17]
.sym 112003 $auto$alumacc.cc:474:replace_alu$7652.C[18]
.sym 112005 $auto$alumacc.cc:474:replace_alu$7652.C[20]
.sym 112006 $false
.sym 112007 soc.cpu.decoded_imm_uj[19]
.sym 112008 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18]
.sym 112009 $auto$alumacc.cc:474:replace_alu$7652.C[19]
.sym 112011 $auto$alumacc.cc:474:replace_alu$7652.C[21]
.sym 112012 $false
.sym 112013 soc.cpu.decoded_imm_uj[20]
.sym 112014 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19]
.sym 112015 $auto$alumacc.cc:474:replace_alu$7652.C[20]
.sym 112017 $auto$alumacc.cc:474:replace_alu$7652.C[22]
.sym 112018 $false
.sym 112019 soc.cpu.decoded_imm_uj[21]
.sym 112020 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20]
.sym 112021 $auto$alumacc.cc:474:replace_alu$7652.C[21]
.sym 112023 $auto$alumacc.cc:474:replace_alu$7652.C[23]
.sym 112024 $false
.sym 112025 soc.cpu.decoded_imm_uj[22]
.sym 112026 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21]
.sym 112027 $auto$alumacc.cc:474:replace_alu$7652.C[22]
.sym 112029 $auto$alumacc.cc:474:replace_alu$7652.C[24]
.sym 112030 $false
.sym 112031 soc.cpu.decoded_imm_uj[23]
.sym 112032 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22]
.sym 112033 $auto$alumacc.cc:474:replace_alu$7652.C[23]
.sym 112037 $abc$72829$new_n6978_
.sym 112038 $abc$72829$new_n6974_
.sym 112039 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26]
.sym 112040 $abc$72829$new_n6962_
.sym 112041 soc.cpu.reg_next_pc[25]
.sym 112042 soc.cpu.reg_next_pc[28]
.sym 112043 soc.cpu.reg_next_pc[29]
.sym 112044 soc.cpu.reg_next_pc[27]
.sym 112073 $auto$alumacc.cc:474:replace_alu$7652.C[24]
.sym 112110 $auto$alumacc.cc:474:replace_alu$7652.C[25]
.sym 112111 $false
.sym 112112 soc.cpu.decoded_imm_uj[24]
.sym 112113 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23]
.sym 112114 $auto$alumacc.cc:474:replace_alu$7652.C[24]
.sym 112116 $auto$alumacc.cc:474:replace_alu$7652.C[26]
.sym 112117 $false
.sym 112118 soc.cpu.decoded_imm_uj[25]
.sym 112119 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24]
.sym 112120 $auto$alumacc.cc:474:replace_alu$7652.C[25]
.sym 112122 $auto$alumacc.cc:474:replace_alu$7652.C[27]
.sym 112123 $false
.sym 112124 soc.cpu.decoded_imm_uj[26]
.sym 112125 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25]
.sym 112126 $auto$alumacc.cc:474:replace_alu$7652.C[26]
.sym 112128 $auto$alumacc.cc:474:replace_alu$7652.C[28]
.sym 112129 $false
.sym 112130 soc.cpu.decoded_imm_uj[27]
.sym 112131 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26]
.sym 112132 $auto$alumacc.cc:474:replace_alu$7652.C[27]
.sym 112134 $auto$alumacc.cc:474:replace_alu$7652.C[29]
.sym 112135 $false
.sym 112136 soc.cpu.decoded_imm_uj[28]
.sym 112137 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27]
.sym 112138 $auto$alumacc.cc:474:replace_alu$7652.C[28]
.sym 112140 $auto$alumacc.cc:474:replace_alu$7652.C[30]
.sym 112141 $false
.sym 112142 soc.cpu.decoded_imm_uj[29]
.sym 112143 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28]
.sym 112144 $auto$alumacc.cc:474:replace_alu$7652.C[29]
.sym 112146 $auto$alumacc.cc:474:replace_alu$7652.C[31]
.sym 112147 $false
.sym 112148 soc.cpu.decoded_imm_uj[30]
.sym 112149 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29]
.sym 112150 $auto$alumacc.cc:474:replace_alu$7652.C[30]
.sym 112153 $false
.sym 112154 soc.cpu.decoded_imm_uj[31]
.sym 112155 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[30]
.sym 112156 $auto$alumacc.cc:474:replace_alu$7652.C[31]
.sym 112234 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[30]
.sym 112235 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 112236 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29]
.sym 112237 $abc$72829$new_n6865_
.sym 112240 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[19]
.sym 112241 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 112242 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18]
.sym 112243 $abc$72829$new_n6865_
.sym 112246 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9]
.sym 112247 $false
.sym 112248 $false
.sym 112249 $false
.sym 112252 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26]
.sym 112253 $false
.sym 112254 $false
.sym 112255 $false
.sym 112258 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24]
.sym 112259 $false
.sym 112260 $false
.sym 112261 $false
.sym 112264 $false
.sym 112265 $abc$72829$new_n6982_
.sym 112266 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[30]
.sym 112267 $abc$72829$new_n6863_
.sym 112270 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28]
.sym 112271 $false
.sym 112272 $false
.sym 112273 $false
.sym 112276 $false
.sym 112277 $abc$72829$new_n6938_
.sym 112278 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[19]
.sym 112279 $abc$72829$new_n6863_
.sym 112280 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 112281 clk_16mhz$2$2
.sym 112282 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 112357 $false
.sym 112358 $false
.sym 112359 $false
.sym 112360 soc.cpu.mem_addr[8]
.sym 112363 $false
.sym 112364 $false
.sym 112365 $false
.sym 112366 soc.cpu.mem_addr[15]
.sym 112369 $false
.sym 112370 $false
.sym 112371 $false
.sym 112372 soc.cpu.mem_addr[14]
.sym 112375 $false
.sym 112376 $false
.sym 112377 $false
.sym 112378 soc.cpu.mem_addr[11]
.sym 112381 $false
.sym 112382 $false
.sym 112383 $false
.sym 112384 soc.cpu.mem_addr[10]
.sym 112387 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[15]
.sym 112388 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 112389 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14]
.sym 112390 $abc$72829$new_n6865_
.sym 112393 $false
.sym 112394 $false
.sym 112395 $false
.sym 112396 pwm_connectorDF[14]
.sym 112399 soc.cpu.mem_wdata[14]
.sym 112400 $false
.sym 112401 $false
.sym 112402 $false
.sym 112403 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280
.sym 112404 clk_16mhz$2$2
.sym 112405 $false
.sym 112480 $false
.sym 112481 $false
.sym 112482 $false
.sym 112483 soc.cpu.mem_addr[19]
.sym 112486 $false
.sym 112487 $false
.sym 112488 $false
.sym 112489 soc.cpu.mem_addr[22]
.sym 112492 $false
.sym 112493 $false
.sym 112494 $false
.sym 112495 soc.cpu.mem_addr[16]
.sym 112498 $false
.sym 112499 $false
.sym 112500 $false
.sym 112501 soc.cpu.mem_addr[18]
.sym 112504 $false
.sym 112505 $false
.sym 112506 $false
.sym 112507 soc.cpu.mem_addr[21]
.sym 112510 $false
.sym 112511 $abc$72829$new_n5628_
.sym 112512 soc.cpu.reg_op1[5]
.sym 112513 $abc$72829$new_n5526_
.sym 112516 $false
.sym 112517 $abc$72829$new_n5636_
.sym 112518 soc.cpu.reg_op1[3]
.sym 112519 $abc$72829$new_n5526_
.sym 112522 $false
.sym 112523 $abc$72829$new_n5608_
.sym 112524 soc.cpu.reg_op1[10]
.sym 112525 $abc$72829$new_n5526_
.sym 112526 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$52415
.sym 112527 clk_16mhz$2$2
.sym 112528 $false
.sym 112603 $false
.sym 112604 $abc$72829$new_n6922_
.sym 112605 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[15]
.sym 112606 $abc$72829$new_n6863_
.sym 112621 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22]
.sym 112622 $false
.sym 112623 $false
.sym 112624 $false
.sym 112633 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25]
.sym 112634 $false
.sym 112635 $false
.sym 112636 $false
.sym 112639 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14]
.sym 112640 $false
.sym 112641 $false
.sym 112642 $false
.sym 112645 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15]
.sym 112646 $false
.sym 112647 $false
.sym 112648 $false
.sym 112649 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 112650 clk_16mhz$2$2
.sym 112651 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 112652 $abc$72829$auto$alumacc.cc:491:replace_alu$7462[31]
.sym 112656 pwm_connectorDF[10]
.sym 112659 pwm_connectorDF[11]
.sym 112688 $true
.sym 112725 pwmDF.counterI[0]$2
.sym 112726 $false
.sym 112727 pwmDF.counterI[0]
.sym 112728 $false
.sym 112729 $false
.sym 112731 $auto$alumacc.cc:474:replace_alu$7622.C[2]
.sym 112733 $false
.sym 112734 pwmDF.counterI[1]
.sym 112737 $auto$alumacc.cc:474:replace_alu$7622.C[3]
.sym 112738 pwmDF.counterI[6]
.sym 112739 $false
.sym 112740 pwmDF.counterI[2]
.sym 112741 $auto$alumacc.cc:474:replace_alu$7622.C[2]
.sym 112743 $auto$alumacc.cc:474:replace_alu$7622.C[4]
.sym 112744 pwmDF.counterI[6]
.sym 112745 $false
.sym 112746 pwmDF.counterI[3]
.sym 112747 $auto$alumacc.cc:474:replace_alu$7622.C[3]
.sym 112749 $auto$alumacc.cc:474:replace_alu$7622.C[5]
.sym 112750 pwmDF.counterI[6]
.sym 112751 $false
.sym 112752 pwmDF.counterI[4]
.sym 112753 $auto$alumacc.cc:474:replace_alu$7622.C[4]
.sym 112755 $auto$alumacc.cc:474:replace_alu$7622.C[6]
.sym 112756 pwmDF.counterI[6]
.sym 112757 $false
.sym 112758 pwmDF.counterI[5]
.sym 112759 $auto$alumacc.cc:474:replace_alu$7622.C[5]
.sym 112762 $false
.sym 112763 $false
.sym 112764 pwmDF.counterI[6]
.sym 112765 $auto$alumacc.cc:474:replace_alu$7622.C[6]
.sym 112772 $true
.sym 112773 clk_16mhz$2$2
.sym 112774 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 112950 $false
.sym 112951 $false
.sym 112952 $false
.sym 112953 soc.cpu.pcpi_div.divisor[3]
.sym 112962 soc.cpu.pcpi_div.divisor[9]
.sym 112963 $false
.sym 112964 $false
.sym 112965 $false
.sym 112968 soc.cpu.pcpi_div.divisor[11]
.sym 112969 $false
.sym 112970 $false
.sym 112971 $false
.sym 112974 soc.cpu.pcpi_div.divisor[10]
.sym 112975 $false
.sym 112976 $false
.sym 112977 $false
.sym 112980 soc.cpu.pcpi_div.divisor[8]
.sym 112981 $false
.sym 112982 $false
.sym 112983 $false
.sym 112986 soc.cpu.pcpi_div.divisor[12]
.sym 112987 $false
.sym 112988 $false
.sym 112989 $false
.sym 112996 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 112997 clk_16mhz$2$2
.sym 112998 soc.cpu.pcpi_div.start$2
.sym 113113 $false
.sym 113114 $false
.sym 113115 $false
.sym 113116 soc.cpu.pcpi_div.divisor[8]
.sym 113119 $false
.sym 113120 $false
.sym 113121 $false
.sym 113122 soc.cpu.pcpi_div.divisor[13]
.sym 113125 $false
.sym 113126 $false
.sym 113127 $false
.sym 113128 soc.cpu.pcpi_div.divisor[14]
.sym 113131 $false
.sym 113132 $false
.sym 113133 $false
.sym 113134 soc.cpu.pcpi_div.divisor[10]
.sym 113137 soc.cpu.pcpi_div.divisor[10]
.sym 113138 soc.cpu.pcpi_div.dividend[10]
.sym 113139 soc.cpu.pcpi_div.divisor[11]
.sym 113140 soc.cpu.pcpi_div.dividend[11]
.sym 113143 $false
.sym 113144 $false
.sym 113145 $false
.sym 113146 soc.cpu.pcpi_div.divisor[11]
.sym 113149 soc.cpu.pcpi_div.divisor[8]
.sym 113150 soc.cpu.pcpi_div.dividend[8]
.sym 113151 soc.cpu.pcpi_div.divisor[5]
.sym 113152 soc.cpu.pcpi_div.dividend[5]
.sym 113155 soc.cpu.pcpi_div.divisor[14]
.sym 113156 $false
.sym 113157 $false
.sym 113158 $false
.sym 113159 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 113160 clk_16mhz$2$2
.sym 113161 soc.cpu.pcpi_div.start$2
.sym 113236 $false
.sym 113237 $false
.sym 113238 $false
.sym 113239 soc.cpu.pcpi_div.divisor[18]
.sym 113242 soc.spimemio.config_ddr
.sym 113243 soc.spimemio.xfer_io0_90
.sym 113244 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y
.sym 113245 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 113248 $false
.sym 113249 $false
.sym 113250 $false
.sym 113251 soc.cpu.pcpi_div.divisor[20]
.sym 113254 $false
.sym 113255 soc.spimemio.config_en
.sym 113256 $abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:166$76_Y_new_inv_
.sym 113257 soc.spimemio.config_do[0]
.sym 113260 $false
.sym 113261 $false
.sym 113262 $false
.sym 113263 soc.cpu.pcpi_div.divisor[17]
.sym 113266 soc.cpu.pcpi_div.divisor[21]
.sym 113267 $false
.sym 113268 $false
.sym 113269 $false
.sym 113278 soc.cpu.pcpi_div.divisor[22]
.sym 113279 $false
.sym 113280 $false
.sym 113281 $false
.sym 113282 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 113283 clk_16mhz$2$2
.sym 113284 soc.cpu.pcpi_div.start$2
.sym 113359 $false
.sym 113360 soc.cpu.pcpi_div.start$2
.sym 113361 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[21]_new_inv_
.sym 113362 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[21]
.sym 113365 $false
.sym 113366 soc.cpu.pcpi_div.start$2
.sym 113367 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[26]_new_inv_
.sym 113368 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[26]
.sym 113371 $false
.sym 113372 soc.cpu.pcpi_div.start$2
.sym 113373 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[30]_new_inv_
.sym 113374 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[30]
.sym 113377 $false
.sym 113378 soc.cpu.pcpi_div.start$2
.sym 113379 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[20]_new_inv_
.sym 113380 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[20]
.sym 113383 $false
.sym 113384 soc.cpu.pcpi_div.start$2
.sym 113385 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[27]_new_inv_
.sym 113386 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[27]
.sym 113389 $false
.sym 113390 soc.cpu.pcpi_div.start$2
.sym 113391 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[9]_new_inv_
.sym 113392 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[9]
.sym 113395 $false
.sym 113396 soc.cpu.pcpi_div.start$2
.sym 113397 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[24]_new_inv_
.sym 113398 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[24]
.sym 113401 $false
.sym 113402 soc.cpu.pcpi_div.start$2
.sym 113403 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[17]_new_inv_
.sym 113404 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[17]
.sym 113405 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 113406 clk_16mhz$2$2
.sym 113407 $false
.sym 113482 $false
.sym 113483 $false
.sym 113484 $false
.sym 113485 soc.cpu.reg_op1[22]
.sym 113488 $false
.sym 113489 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 113490 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[22]
.sym 113491 soc.cpu.reg_op1[22]
.sym 113494 $false
.sym 113495 $false
.sym 113496 $false
.sym 113497 soc.cpu.pcpi_div.divisor[38]
.sym 113500 $false
.sym 113501 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 113502 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[20]
.sym 113503 soc.cpu.reg_op1[20]
.sym 113506 $false
.sym 113507 $false
.sym 113508 $false
.sym 113509 soc.cpu.pcpi_div.divisor[32]
.sym 113512 $false
.sym 113513 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 113514 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[21]
.sym 113515 soc.cpu.reg_op1[21]
.sym 113518 $false
.sym 113519 $false
.sym 113520 $false
.sym 113521 soc.cpu.pcpi_div.divisor[45]
.sym 113524 soc.cpu.pcpi_div.divisor[5]
.sym 113525 $false
.sym 113526 $false
.sym 113527 $false
.sym 113528 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 113529 clk_16mhz$2$2
.sym 113530 soc.cpu.pcpi_div.start$2
.sym 113611 $false
.sym 113612 soc.cpu.pcpi_mul.mul_counter[5]
.sym 113613 $false
.sym 113614 $auto$alumacc.cc:474:replace_alu$7741.C[5]
.sym 113617 $false
.sym 113618 $false
.sym 113619 $false
.sym 113620 soc.cpu.pcpi_div.divisor[41]
.sym 113623 $false
.sym 113624 $false
.sym 113625 encoderL.pinEncoderFPrev
.sym 113626 pinEncoderIF$2
.sym 113629 $false
.sym 113630 $false
.sym 113631 $false
.sym 113632 soc.cpu.pcpi_div.divisor[42]
.sym 113635 $false
.sym 113636 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 113637 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[28]
.sym 113638 soc.cpu.reg_op1[28]
.sym 113641 $false
.sym 113642 $abc$72829$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1076_Y_new_
.sym 113643 $abc$72829$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1077_Y[26]
.sym 113644 soc.cpu.reg_op1[26]
.sym 113647 pinEncoderIF$2
.sym 113648 $false
.sym 113649 $false
.sym 113650 $false
.sym 113651 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45738
.sym 113652 clk_16mhz$2$2
.sym 113653 $false
.sym 113728 soc.cpu.pcpi_mul.rs2[7]
.sym 113729 soc.cpu.pcpi_mul.rs1[0]
.sym 113730 soc.cpu.pcpi_mul.rdx[7]
.sym 113731 soc.cpu.pcpi_mul.rd[7]
.sym 113734 soc.cpu.pcpi_mul.rdx[7]
.sym 113735 soc.cpu.pcpi_mul.rd[7]
.sym 113736 soc.cpu.pcpi_mul.rs1[0]
.sym 113737 soc.cpu.pcpi_mul.rs2[7]
.sym 113740 $false
.sym 113741 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113742 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 113743 $abc$72829$auto$wreduce.cc:454:run$7258[5]
.sym 113746 $false
.sym 113747 $false
.sym 113748 $false
.sym 113749 $false
.sym 113752 $false
.sym 113753 $false
.sym 113754 $false
.sym 113755 $false
.sym 113758 $false
.sym 113759 $false
.sym 113760 $false
.sym 113761 $false
.sym 113764 $false
.sym 113765 $false
.sym 113766 $false
.sym 113767 $false
.sym 113770 $false
.sym 113771 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113772 soc.cpu.reg_op2[7]
.sym 113773 soc.cpu.pcpi_mul.rs2[6]
.sym 113774 resetn$2
.sym 113775 clk_16mhz$2$2
.sym 113776 $false
.sym 113784 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 113851 soc.cpu.pcpi_mul.rs2[5]
.sym 113852 soc.cpu.pcpi_mul.rs1[0]
.sym 113853 soc.cpu.pcpi_mul.rdx[5]
.sym 113854 soc.cpu.pcpi_mul.rd[5]
.sym 113857 $false
.sym 113858 $false
.sym 113859 $false
.sym 113860 soc.cpu.pcpi_div.divisor[56]
.sym 113869 $false
.sym 113870 $false
.sym 113871 $false
.sym 113872 soc.cpu.pcpi_div.divisor[57]
.sym 113875 soc.cpu.pcpi_mul.rdx[5]
.sym 113876 soc.cpu.pcpi_mul.rd[5]
.sym 113877 soc.cpu.pcpi_mul.rs1[0]
.sym 113878 soc.cpu.pcpi_mul.rs2[5]
.sym 113881 $false
.sym 113882 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113883 soc.cpu.reg_op2[6]
.sym 113884 soc.cpu.pcpi_mul.rs2[5]
.sym 113887 $false
.sym 113888 $false
.sym 113889 $false
.sym 113890 $false
.sym 113893 $false
.sym 113894 $false
.sym 113895 $false
.sym 113896 $false
.sym 113897 resetn$2
.sym 113898 clk_16mhz$2$2
.sym 113899 $false
.sym 113901 $abc$72829$auto$maccmap.cc:112:fulladd$26090[0]
.sym 113902 $abc$72829$auto$maccmap.cc:112:fulladd$25992[2]
.sym 113903 $abc$72829$auto$maccmap.cc:112:fulladd$26021[0]
.sym 113904 $abc$72829$auto$maccmap.cc:111:fulladd$25991[2]
.sym 113905 soc.cpu.pcpi_mul.rdx[42]
.sym 113906 soc.cpu.pcpi_mul.rs2[43]
.sym 113907 soc.cpu.pcpi_mul.rs2[42]
.sym 113974 $false
.sym 113975 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113976 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 113977 soc.cpu.pcpi_mul.rs1[37]
.sym 113980 $false
.sym 113981 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113982 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 113983 soc.cpu.pcpi_mul.rs1[39]
.sym 113986 $false
.sym 113987 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113988 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 113989 soc.cpu.pcpi_mul.rs1[33]
.sym 113992 $false
.sym 113993 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113994 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 113995 soc.cpu.pcpi_mul.rs1[38]
.sym 113998 $false
.sym 113999 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114000 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114001 soc.cpu.pcpi_mul.rs1[36]
.sym 114004 $false
.sym 114005 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114006 soc.cpu.reg_op2[8]
.sym 114007 soc.cpu.pcpi_mul.rs2[7]
.sym 114010 $false
.sym 114011 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114012 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114013 soc.cpu.pcpi_mul.rs1[34]
.sym 114016 $false
.sym 114017 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114018 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114019 soc.cpu.pcpi_mul.rs1[35]
.sym 114020 resetn$2
.sym 114021 clk_16mhz$2$2
.sym 114022 $false
.sym 114024 soc.cpu.pcpi_mul.rd[42]
.sym 114025 soc.cpu.pcpi_mul.rd[43]
.sym 114026 soc.cpu.pcpi_mul.rdx[44]
.sym 114027 soc.cpu.pcpi_mul.rd[16]
.sym 114028 soc.cpu.pcpi_mul.rd[52]
.sym 114029 soc.cpu.pcpi_mul.rd[8]
.sym 114030 soc.cpu.pcpi_mul.rd[17]
.sym 114097 soc.cpu.pcpi_mul.rs2[4]
.sym 114098 soc.cpu.pcpi_mul.rs1[0]
.sym 114099 soc.cpu.pcpi_mul.rdx[4]
.sym 114100 soc.cpu.pcpi_mul.rd[4]
.sym 114103 soc.cpu.pcpi_mul.rs2[43]
.sym 114104 soc.cpu.pcpi_mul.rs1[0]
.sym 114105 soc.cpu.pcpi_mul.rdx[43]
.sym 114106 soc.cpu.pcpi_mul.rd[43]
.sym 114115 soc.cpu.pcpi_mul.rdx[43]
.sym 114116 soc.cpu.pcpi_mul.rd[43]
.sym 114117 soc.cpu.pcpi_mul.rs1[0]
.sym 114118 soc.cpu.pcpi_mul.rs2[43]
.sym 114121 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114122 soc.cpu.pcpi_mul.rs2[32]
.sym 114123 soc.cpu.pcpi_mul.instr_mulh
.sym 114124 soc.cpu.reg_op2[31]
.sym 114133 $false
.sym 114134 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114135 soc.cpu.reg_op2[5]
.sym 114136 soc.cpu.pcpi_mul.rs2[4]
.sym 114139 $false
.sym 114140 $false
.sym 114141 $false
.sym 114142 $false
.sym 114143 resetn$2
.sym 114144 clk_16mhz$2$2
.sym 114145 $false
.sym 114147 soc.cpu.pcpi_mul.rd[2]
.sym 114148 soc.cpu.pcpi_mul.rd[3]
.sym 114149 soc.cpu.pcpi_mul.rdx[4]
.sym 114150 soc.cpu.pcpi_mul.rd[1]
.sym 114151 soc.cpu.pcpi_mul.rd[4]
.sym 114152 soc.cpu.pcpi_mul.rd[44]
.sym 114153 soc.cpu.pcpi_mul.rd[20]
.sym 114220 soc.cpu.pcpi_mul.rs2[20]
.sym 114221 soc.cpu.pcpi_mul.rs1[0]
.sym 114222 soc.cpu.pcpi_mul.rdx[20]
.sym 114223 soc.cpu.pcpi_mul.rd[20]
.sym 114226 $false
.sym 114227 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114228 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114229 soc.cpu.pcpi_mul.rs1[40]
.sym 114232 $false
.sym 114233 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114234 soc.cpu.reg_op2[4]
.sym 114235 soc.cpu.pcpi_mul.rs2[3]
.sym 114238 $false
.sym 114239 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114240 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114241 soc.cpu.pcpi_mul.rs1[41]
.sym 114244 $false
.sym 114245 $false
.sym 114246 $false
.sym 114247 $false
.sym 114250 $false
.sym 114251 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114252 soc.cpu.reg_op2[3]
.sym 114253 soc.cpu.pcpi_mul.rs2[2]
.sym 114256 $false
.sym 114257 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114258 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114259 soc.cpu.pcpi_mul.rs1[42]
.sym 114262 $false
.sym 114263 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114264 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114265 soc.cpu.pcpi_mul.rs1[63]
.sym 114266 resetn$2
.sym 114267 clk_16mhz$2$2
.sym 114268 $false
.sym 114269 $abc$72829$auto$maccmap.cc:112:fulladd$26147[0]
.sym 114270 $abc$72829$auto$maccmap.cc:111:fulladd$26027[3]
.sym 114271 $abc$72829$auto$maccmap.cc:111:fulladd$26020[2]
.sym 114272 $abc$72829$auto$maccmap.cc:112:fulladd$26028[3]
.sym 114273 $abc$72829$auto$maccmap.cc:111:fulladd$26027[1]
.sym 114274 $abc$72829$auto$maccmap.cc:112:fulladd$26028[1]
.sym 114275 $abc$72829$auto$maccmap.cc:112:fulladd$26021[2]
.sym 114276 pwm_connectorIF[17]
.sym 114343 $false
.sym 114344 $false
.sym 114345 $false
.sym 114346 $false
.sym 114349 $false
.sym 114350 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114351 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114352 soc.cpu.pcpi_mul.rs1[60]
.sym 114355 $false
.sym 114356 $false
.sym 114357 $false
.sym 114358 $false
.sym 114361 $false
.sym 114362 $false
.sym 114363 $false
.sym 114364 $false
.sym 114367 $false
.sym 114368 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114369 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114370 soc.cpu.pcpi_mul.rs1[62]
.sym 114373 $false
.sym 114374 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114375 soc.cpu.reg_op2[1]
.sym 114376 soc.cpu.pcpi_mul.rs2[0]
.sym 114379 $false
.sym 114380 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114381 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114382 soc.cpu.pcpi_mul.rs1[61]
.sym 114385 $false
.sym 114386 $false
.sym 114387 $false
.sym 114388 $false
.sym 114389 resetn$2
.sym 114390 clk_16mhz$2$2
.sym 114391 $false
.sym 114393 soc.cpu.pcpi_mul.rd[10]
.sym 114394 soc.cpu.pcpi_mul.rd[11]
.sym 114395 soc.cpu.pcpi_mul.rdx[12]
.sym 114396 soc.cpu.pcpi_mul.rd[36]
.sym 114397 soc.cpu.pcpi_mul.rd[56]
.sym 114466 soc.cpu.pcpi_mul.rdx[11]
.sym 114467 soc.cpu.pcpi_mul.rd[11]
.sym 114468 soc.cpu.pcpi_mul.rs1[0]
.sym 114469 soc.cpu.pcpi_mul.rs2[11]
.sym 114472 soc.cpu.pcpi_mul.rs2[11]
.sym 114473 soc.cpu.pcpi_mul.rs1[0]
.sym 114474 soc.cpu.pcpi_mul.rdx[11]
.sym 114475 soc.cpu.pcpi_mul.rd[11]
.sym 114478 $false
.sym 114479 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114480 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114481 soc.cpu.pcpi_mul.rs1[59]
.sym 114484 $false
.sym 114485 $false
.sym 114486 $false
.sym 114487 $false
.sym 114490 $false
.sym 114491 $false
.sym 114492 $false
.sym 114493 $false
.sym 114496 $false
.sym 114497 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114498 soc.cpu.reg_op2[10]
.sym 114499 soc.cpu.pcpi_mul.rs2[9]
.sym 114502 $false
.sym 114503 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114504 soc.cpu.reg_op2[9]
.sym 114505 soc.cpu.pcpi_mul.rs2[8]
.sym 114508 $false
.sym 114509 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114510 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 114511 soc.cpu.pcpi_mul.rs1[58]
.sym 114512 resetn$2
.sym 114513 clk_16mhz$2$2
.sym 114514 $false
.sym 114515 $abc$72829$auto$maccmap.cc:112:fulladd$26125[1]
.sym 114516 $abc$72829$auto$maccmap.cc:112:fulladd$26083[2]
.sym 114517 $abc$72829$auto$maccmap.cc:111:fulladd$26082[2]
.sym 114518 $abc$72829$auto$maccmap.cc:112:fulladd$26058[0]
.sym 114519 $abc$72829$auto$maccmap.cc:111:fulladd$26124[1]
.sym 114520 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 114521 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 114522 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 114551 $false
.sym 114588 $auto$maccmap.cc:240:synth$26085.C[2]
.sym 114590 $abc$72829$auto$maccmap.cc:111:fulladd$26082[1]
.sym 114591 $abc$72829$auto$maccmap.cc:112:fulladd$26083[0]
.sym 114594 $auto$maccmap.cc:240:synth$26085.C[3]
.sym 114595 $false
.sym 114596 $abc$72829$auto$maccmap.cc:111:fulladd$26082[2]
.sym 114597 $abc$72829$auto$maccmap.cc:112:fulladd$26083[1]
.sym 114598 $auto$maccmap.cc:240:synth$26085.C[2]
.sym 114600 $auto$maccmap.cc:240:synth$26085.C[4]
.sym 114601 $false
.sym 114602 $abc$72829$auto$maccmap.cc:111:fulladd$26082[3]
.sym 114603 $abc$72829$auto$maccmap.cc:112:fulladd$26083[2]
.sym 114604 $auto$maccmap.cc:240:synth$26085.C[3]
.sym 114607 $false
.sym 114608 $false
.sym 114609 $abc$72829$auto$maccmap.cc:112:fulladd$26083[3]
.sym 114610 $auto$maccmap.cc:240:synth$26085.C[4]
.sym 114613 soc.cpu.pcpi_mul.rdx[12]
.sym 114614 soc.cpu.pcpi_mul.rd[12]
.sym 114615 soc.cpu.pcpi_mul.rs1[0]
.sym 114616 soc.cpu.pcpi_mul.rs2[12]
.sym 114619 $false
.sym 114620 $abc$72829$auto$maccmap.cc:111:fulladd$26082[1]
.sym 114621 $abc$72829$auto$maccmap.cc:112:fulladd$26083[0]
.sym 114622 $false
.sym 114625 soc.cpu.pcpi_mul.rdx[28]
.sym 114626 soc.cpu.pcpi_mul.rd[28]
.sym 114627 soc.cpu.pcpi_mul.rs1[0]
.sym 114628 soc.cpu.pcpi_mul.rs2[28]
.sym 114631 $false
.sym 114632 $abc$72829$auto$maccmap.cc:111:fulladd$26124[1]
.sym 114633 $abc$72829$auto$maccmap.cc:112:fulladd$26125[0]
.sym 114634 $false
.sym 114635 resetn$2
.sym 114636 clk_16mhz$2$2
.sym 114637 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114639 soc.cpu.pcpi_mul.rd[14]
.sym 114640 soc.cpu.pcpi_mul.rd[15]
.sym 114641 soc.cpu.pcpi_mul.rdx[16]
.sym 114642 soc.cpu.pcpi_mul.rd[60]
.sym 114644 soc.cpu.pcpi_mul.rd[13]
.sym 114645 soc.cpu.pcpi_mul.rd[61]
.sym 114712 soc.cpu.pcpi_mul.rs2[23]
.sym 114713 soc.cpu.pcpi_mul.rs1[0]
.sym 114714 soc.cpu.pcpi_mul.rdx[23]
.sym 114715 soc.cpu.pcpi_mul.rd[23]
.sym 114718 soc.cpu.pcpi_mul.rdx[14]
.sym 114719 soc.cpu.pcpi_mul.rd[14]
.sym 114720 soc.cpu.pcpi_mul.rs1[0]
.sym 114721 soc.cpu.pcpi_mul.rs2[14]
.sym 114724 soc.cpu.pcpi_mul.rs2[14]
.sym 114725 soc.cpu.pcpi_mul.rs1[0]
.sym 114726 soc.cpu.pcpi_mul.rdx[14]
.sym 114727 soc.cpu.pcpi_mul.rd[14]
.sym 114730 soc.cpu.pcpi_mul.rdx[23]
.sym 114731 soc.cpu.pcpi_mul.rd[23]
.sym 114732 soc.cpu.pcpi_mul.rs1[0]
.sym 114733 soc.cpu.pcpi_mul.rs2[23]
.sym 114736 $false
.sym 114737 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114738 soc.cpu.pcpi_mul.rd[26]
.sym 114739 soc.cpu.pcpi_mul.rd[58]
.sym 114742 $false
.sym 114743 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114744 soc.cpu.pcpi_mul.rd[23]
.sym 114745 soc.cpu.pcpi_mul.rd[55]
.sym 114748 $false
.sym 114749 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114750 soc.cpu.pcpi_mul.rd[28]
.sym 114751 soc.cpu.pcpi_mul.rd[60]
.sym 114754 $false
.sym 114755 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114756 soc.cpu.pcpi_mul.rd[30]
.sym 114757 soc.cpu.pcpi_mul.rd[62]
.sym 114758 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 114759 clk_16mhz$2$2
.sym 114760 $false
.sym 114761 $abc$72829$auto$maccmap.cc:111:fulladd$26042[1]
.sym 114763 $abc$72829$auto$maccmap.cc:112:fulladd$26043[1]
.sym 114764 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[6]
.sym 114765 soc.cpu.pcpi_mul.rdx[61]
.sym 114766 soc.cpu.pcpi_mul.rs2[61]
.sym 114767 soc.cpu.pcpi_mul.rs2[58]
.sym 114768 soc.cpu.pcpi_mul.rs2[57]
.sym 114835 $false
.sym 114836 $false
.sym 114837 $false
.sym 114838 pwm_connectorIF[30]
.sym 114841 $false
.sym 114842 $false
.sym 114843 $false
.sym 114844 pwm_connectorIF[29]
.sym 114847 $false
.sym 114848 $false
.sym 114849 $false
.sym 114850 pwm_connectorIF[28]
.sym 114853 $false
.sym 114854 $false
.sym 114855 $false
.sym 114856 pwm_connectorIF[27]
.sym 114859 pwm_connectorIF[30]
.sym 114860 pwm_connectorIF[29]
.sym 114861 pwm_connectorIF[28]
.sym 114862 pwm_connectorIF[27]
.sym 114865 $false
.sym 114866 $false
.sym 114867 $false
.sym 114868 pwm_connectorIF[24]
.sym 114871 soc.cpu.pcpi_mul.rs2[28]
.sym 114872 soc.cpu.pcpi_mul.rs1[0]
.sym 114873 soc.cpu.pcpi_mul.rdx[28]
.sym 114874 soc.cpu.pcpi_mul.rd[28]
.sym 114877 soc.cpu.mem_wdata[0]
.sym 114878 $false
.sym 114879 $false
.sym 114880 $false
.sym 114881 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904
.sym 114882 clk_16mhz$2$2
.sym 114883 $false
.sym 114884 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[11]
.sym 114885 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[31]
.sym 114886 $abc$72829$auto$maccmap.cc:111:fulladd$26035[1]
.sym 114887 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[13]
.sym 114888 $abc$72829$new_n5853_
.sym 114889 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[9]
.sym 114890 $abc$72829$auto$maccmap.cc:112:fulladd$26036[1]
.sym 114891 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14758[0]_new_
.sym 114958 $false
.sym 114959 $false
.sym 114960 $false
.sym 114961 pwm_connectorIF[15]
.sym 114964 $false
.sym 114965 $false
.sym 114966 $false
.sym 114967 pwm_connectorIF[12]
.sym 114970 $false
.sym 114971 $false
.sym 114972 $false
.sym 114973 pwm_connectorIF[14]
.sym 114976 pwm_connectorIF[15]
.sym 114977 pwm_connectorIF[14]
.sym 114978 pwm_connectorIF[13]
.sym 114979 pwm_connectorIF[12]
.sym 114982 soc.cpu.pcpi_mul.rs2[32]
.sym 114983 soc.cpu.pcpi_mul.rs1[0]
.sym 114984 soc.cpu.pcpi_mul.rdx[32]
.sym 114985 soc.cpu.pcpi_mul.rd[32]
.sym 114988 soc.cpu.mem_wdata[12]
.sym 114989 $false
.sym 114990 $false
.sym 114991 $false
.sym 114994 soc.cpu.mem_wdata[14]
.sym 114995 $false
.sym 114996 $false
.sym 114997 $false
.sym 115000 soc.cpu.mem_wdata[11]
.sym 115001 $false
.sym 115002 $false
.sym 115003 $false
.sym 115004 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168
.sym 115005 clk_16mhz$2$2
.sym 115006 $false
.sym 115007 $abc$72829$new_n6335_
.sym 115008 $abc$72829$new_n5856_
.sym 115009 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[16]
.sym 115010 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[18]
.sym 115011 $abc$72829$new_n6339_
.sym 115012 $abc$72829$new_n5857_
.sym 115013 pwm_connectorIF[7]
.sym 115014 pwm_connectorIF[1]
.sym 115081 pwm_connectorIF[1]
.sym 115082 pwm_connectorIF[0]
.sym 115083 pwm_connectorIF[11]
.sym 115084 pwm_connectorIF[10]
.sym 115087 soc.cpu.pcpi_mul.rdx[30]
.sym 115088 soc.cpu.pcpi_mul.rd[30]
.sym 115089 soc.cpu.pcpi_mul.rs1[0]
.sym 115090 soc.cpu.pcpi_mul.rs2[30]
.sym 115093 soc.cpu.pcpi_mul.rs2[30]
.sym 115094 soc.cpu.pcpi_mul.rs1[0]
.sym 115095 soc.cpu.pcpi_mul.rdx[30]
.sym 115096 soc.cpu.pcpi_mul.rd[30]
.sym 115099 $false
.sym 115100 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115101 soc.cpu.reg_op2[31]
.sym 115102 soc.cpu.pcpi_mul.rs2[30]
.sym 115105 $false
.sym 115106 $false
.sym 115107 $false
.sym 115108 $false
.sym 115111 $false
.sym 115112 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115113 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 115114 soc.cpu.pcpi_mul.rs1[57]
.sym 115117 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115118 soc.cpu.pcpi_mul.rs2[31]
.sym 115119 soc.cpu.pcpi_mul.instr_mulh
.sym 115120 soc.cpu.reg_op2[31]
.sym 115123 $false
.sym 115124 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115125 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 115126 soc.cpu.pcpi_mul.rs1[56]
.sym 115127 resetn$2
.sym 115128 clk_16mhz$2$2
.sym 115129 $false
.sym 115134 $abc$72829$auto$maccmap.cc:112:fulladd$26036[3]
.sym 115136 $abc$72829$auto$maccmap.cc:111:fulladd$26035[3]
.sym 115137 pwm_connectorDF[24]
.sym 115166 $false
.sym 115203 $auto$maccmap.cc:240:synth$26100.C[2]
.sym 115205 $abc$72829$auto$maccmap.cc:111:fulladd$26097[1]
.sym 115206 $abc$72829$auto$maccmap.cc:112:fulladd$26098[0]
.sym 115209 $auto$maccmap.cc:240:synth$26100.C[3]
.sym 115210 $false
.sym 115211 $abc$72829$auto$maccmap.cc:111:fulladd$26097[2]
.sym 115212 $abc$72829$auto$maccmap.cc:112:fulladd$26098[1]
.sym 115213 $auto$maccmap.cc:240:synth$26100.C[2]
.sym 115215 $auto$maccmap.cc:240:synth$26100.C[4]
.sym 115216 $false
.sym 115217 $abc$72829$auto$maccmap.cc:111:fulladd$26097[3]
.sym 115218 $abc$72829$auto$maccmap.cc:112:fulladd$26098[2]
.sym 115219 $auto$maccmap.cc:240:synth$26100.C[3]
.sym 115222 $false
.sym 115223 $false
.sym 115224 $abc$72829$auto$maccmap.cc:112:fulladd$26098[3]
.sym 115225 $auto$maccmap.cc:240:synth$26100.C[4]
.sym 115234 soc.cpu.pcpi_mul.rdx[32]
.sym 115235 soc.cpu.pcpi_mul.rd[32]
.sym 115236 soc.cpu.pcpi_mul.rs1[0]
.sym 115237 soc.cpu.pcpi_mul.rs2[32]
.sym 115240 $false
.sym 115241 $abc$72829$auto$maccmap.cc:111:fulladd$26097[1]
.sym 115242 $abc$72829$auto$maccmap.cc:112:fulladd$26098[0]
.sym 115243 $false
.sym 115250 resetn$2
.sym 115251 clk_16mhz$2$2
.sym 115252 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115253 $abc$72829$new_n5852_
.sym 115254 pwm_connectorIF[16]
.sym 115255 pwm_connectorIF[22]
.sym 115256 pwm_connectorIF[18]
.sym 115258 pwm_connectorIF[20]
.sym 115259 pwm_connectorIF[21]
.sym 115260 pwm_connectorIF[19]
.sym 115327 soc.spimemio.buffer[9]
.sym 115328 $false
.sym 115329 $false
.sym 115330 $false
.sym 115333 $false
.sym 115334 soc.spimemio.rd_inc
.sym 115335 soc.cpu.mem_addr[2]
.sym 115336 soc.spimemio.rd_addr[2]
.sym 115363 soc.spimemio.buffer[8]
.sym 115364 $false
.sym 115365 $false
.sym 115366 $false
.sym 115369 $false
.sym 115370 soc.spimemio.rd_inc
.sym 115371 soc.cpu.mem_addr[16]
.sym 115372 $abc$72829$techmap\soc.spimemio.$add$spimemio.v:226$98_Y[16]
.sym 115373 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$58678
.sym 115374 clk_16mhz$2$2
.sym 115375 $false
.sym 115376 soc.cpu.pcpi_mul.rs2[60]
.sym 115380 soc.cpu.pcpi_mul.rdx[59]
.sym 115381 soc.cpu.pcpi_mul.rdx[62]
.sym 115382 soc.cpu.pcpi_mul.rs2[59]
.sym 115450 $false
.sym 115451 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115452 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 115453 soc.cpu.pcpi_mul.rs1[55]
.sym 115456 $false
.sym 115457 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115458 soc.cpu.reg_op2[24]
.sym 115459 soc.cpu.pcpi_mul.rs2[23]
.sym 115462 $false
.sym 115463 $false
.sym 115464 $false
.sym 115465 $false
.sym 115468 $false
.sym 115469 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115470 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 115471 soc.cpu.pcpi_mul.rs1[51]
.sym 115474 $false
.sym 115475 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115476 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 115477 soc.cpu.pcpi_mul.rs1[52]
.sym 115480 $false
.sym 115481 $false
.sym 115482 $false
.sym 115483 $false
.sym 115486 $false
.sym 115487 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115488 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 115489 soc.cpu.pcpi_mul.rs1[54]
.sym 115492 $false
.sym 115493 soc.cpu.pcpi_mul.mul_waiting$2
.sym 115494 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 115495 soc.cpu.pcpi_mul.rs1[53]
.sym 115496 resetn$2
.sym 115497 clk_16mhz$2$2
.sym 115498 $false
.sym 115504 pwm_connectorDF[31]
.sym 115505 pwm_connectorDF[26]
.sym 115597 $false
.sym 115598 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 115599 soc.cpu.pcpi_mul.rd[14]
.sym 115600 soc.cpu.pcpi_mul.rd[46]
.sym 115603 $false
.sym 115604 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 115605 soc.cpu.pcpi_mul.rd[11]
.sym 115606 soc.cpu.pcpi_mul.rd[43]
.sym 115619 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 115620 clk_16mhz$2$2
.sym 115621 $false
.sym 115622 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[1]
.sym 115624 $abc$72829$new_n6864_
.sym 115625 soc.cpu.reg_pc[1]
.sym 115627 soc.cpu.reg_pc[3]
.sym 115628 soc.cpu.reg_next_pc[3]
.sym 115629 soc.cpu.reg_next_pc[1]
.sym 115696 $false
.sym 115697 $false
.sym 115698 $false
.sym 115699 soc.cpu.mem_addr[2]
.sym 115702 $false
.sym 115703 $false
.sym 115704 $false
.sym 115705 soc.cpu.mem_addr[1]
.sym 115708 $false
.sym 115709 $false
.sym 115710 $false
.sym 115711 soc.cpu.mem_addr[20]
.sym 115714 $false
.sym 115715 $abc$72829$new_n6892_
.sym 115716 soc.cpu.reg_next_pc[8]
.sym 115717 $abc$72829$new_n6858_
.sym 115720 $abc$72829$new_n8287_
.sym 115721 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 115722 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[9]
.sym 115723 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[9]
.sym 115726 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[3]
.sym 115727 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 115728 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2]
.sym 115729 $abc$72829$new_n6865_
.sym 115732 $abc$72829$new_n8287_
.sym 115733 $abc$72829$auto$memory_bram.cc:945:replace_cell$8361[15]
.sym 115734 $abc$72829$auto$memory_bram.cc:838:replace_cell$8436[3]
.sym 115735 $abc$72829$auto$memory_bram.cc:926:replace_cell$8439[3]
.sym 115738 soc.cpu.mem_wdata[20]
.sym 115739 $false
.sym 115740 $false
.sym 115741 $false
.sym 115742 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$42600
.sym 115743 clk_16mhz$2$2
.sym 115744 $false
.sym 115745 $abc$72829$new_n6886_
.sym 115746 $abc$72829$new_n6878_
.sym 115747 $abc$72829$new_n6870_
.sym 115748 $abc$72829$new_n6890_
.sym 115749 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5]
.sym 115750 soc.cpu.reg_next_pc[6]
.sym 115751 soc.cpu.reg_next_pc[7]
.sym 115752 soc.cpu.reg_next_pc[2]
.sym 115819 $false
.sym 115820 $false
.sym 115821 soc.cpu.reg_next_pc[0]
.sym 115822 $abc$72829$new_n6858_
.sym 115825 $false
.sym 115826 $abc$72829$new_n6868_
.sym 115827 soc.cpu.reg_next_pc[2]
.sym 115828 $abc$72829$new_n6858_
.sym 115831 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[8]
.sym 115832 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 115833 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7]
.sym 115834 $abc$72829$new_n6865_
.sym 115837 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1]
.sym 115838 $false
.sym 115839 $false
.sym 115840 $false
.sym 115843 $false
.sym 115844 $abc$72829$new_n6894_
.sym 115845 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[8]
.sym 115846 $abc$72829$new_n6863_
.sym 115849 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 115850 soc.cpu.decoded_imm_uj[0]
.sym 115851 $abc$72829$auto$alumacc.cc:474:replace_alu$7652.BB[0]
.sym 115852 $false
.sym 115855 $abc$72829$auto$alumacc.cc:474:replace_alu$7652.BB[0]
.sym 115856 $false
.sym 115857 $false
.sym 115858 $false
.sym 115861 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5]
.sym 115862 $false
.sym 115863 $false
.sym 115864 $false
.sym 115865 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 115866 clk_16mhz$2$2
.sym 115867 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 115868 $abc$72829$new_n6898_
.sym 115869 $abc$72829$new_n6902_
.sym 115870 $abc$72829$new_n6906_
.sym 115871 $abc$72829$new_n6914_
.sym 115872 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[12]
.sym 115873 soc.cpu.reg_next_pc[14]
.sym 115874 soc.cpu.reg_next_pc[10]
.sym 115875 soc.cpu.reg_next_pc[13]
.sym 115942 $false
.sym 115943 $abc$72829$new_n6904_
.sym 115944 soc.cpu.reg_next_pc[11]
.sym 115945 $abc$72829$new_n6858_
.sym 115948 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[16]
.sym 115949 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 115950 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15]
.sym 115951 $abc$72829$new_n6865_
.sym 115954 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[12]
.sym 115955 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 115956 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11]
.sym 115957 $abc$72829$new_n6865_
.sym 115960 $false
.sym 115961 $false
.sym 115962 $false
.sym 115963 soc.cpu.mem_addr[3]
.sym 115966 $false
.sym 115967 $abc$72829$new_n6910_
.sym 115968 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[12]
.sym 115969 $abc$72829$new_n6863_
.sym 115972 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12]
.sym 115973 $false
.sym 115974 $false
.sym 115975 $false
.sym 115978 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23]
.sym 115979 $false
.sym 115980 $false
.sym 115981 $false
.sym 115984 $false
.sym 115985 $abc$72829$new_n6926_
.sym 115986 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[16]
.sym 115987 $abc$72829$new_n6863_
.sym 115988 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 115989 clk_16mhz$2$2
.sym 115990 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 115991 $abc$72829$new_n6946_
.sym 115992 $abc$72829$new_n6950_
.sym 115993 soc.cpu.reg_next_pc[23]
.sym 115994 soc.cpu.reg_next_pc[21]
.sym 115995 soc.cpu.reg_next_pc[22]
.sym 115996 soc.cpu.reg_next_pc[20]
.sym 115997 soc.cpu.reg_pc[17]
.sym 115998 soc.cpu.reg_next_pc[24]
.sym 116065 $false
.sym 116066 $false
.sym 116067 $false
.sym 116068 soc.cpu.mem_addr[6]
.sym 116071 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[23]
.sym 116072 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 116073 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22]
.sym 116074 $abc$72829$new_n6865_
.sym 116077 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[18]
.sym 116078 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 116079 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17]
.sym 116080 $abc$72829$new_n6865_
.sym 116083 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[20]
.sym 116084 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 116085 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19]
.sym 116086 $abc$72829$new_n6865_
.sym 116089 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[24]
.sym 116090 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 116091 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23]
.sym 116092 $abc$72829$new_n6865_
.sym 116095 $false
.sym 116096 $false
.sym 116097 $false
.sym 116098 soc.cpu.mem_addr[4]
.sym 116101 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[17]
.sym 116102 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 116103 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16]
.sym 116104 $abc$72829$new_n6865_
.sym 116107 soc.cpu.cpuregs.wdata[16]
.sym 116108 $false
.sym 116109 $false
.sym 116110 $false
.sym 116111 $true
.sym 116112 clk_16mhz$2$2
.sym 116113 $false
.sym 116114 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[30]
.sym 116115 $abc$72829$new_n6970_
.sym 116116 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[9]
.sym 116117 $abc$72829$new_n6966_
.sym 116118 $abc$72829$new_n6986_
.sym 116119 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[23]
.sym 116120 pwm_connectorDF[18]
.sym 116121 pwm_connectorDF[16]
.sym 116188 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[29]
.sym 116189 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 116190 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28]
.sym 116191 $abc$72829$new_n6865_
.sym 116194 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[28]
.sym 116195 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 116196 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27]
.sym 116197 $abc$72829$new_n6865_
.sym 116200 $false
.sym 116201 $abc$72829$new_n6968_
.sym 116202 soc.cpu.reg_next_pc[27]
.sym 116203 $abc$72829$new_n6858_
.sym 116206 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[25]
.sym 116207 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 116208 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24]
.sym 116209 $abc$72829$new_n6865_
.sym 116212 $false
.sym 116213 $abc$72829$new_n6962_
.sym 116214 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[25]
.sym 116215 $abc$72829$new_n6863_
.sym 116218 $false
.sym 116219 $abc$72829$new_n6974_
.sym 116220 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[28]
.sym 116221 $abc$72829$new_n6863_
.sym 116224 $false
.sym 116225 $abc$72829$new_n6978_
.sym 116226 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[29]
.sym 116227 $abc$72829$new_n6863_
.sym 116230 $false
.sym 116231 $abc$72829$new_n6970_
.sym 116232 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[27]
.sym 116233 $abc$72829$new_n6863_
.sym 116234 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 116235 clk_16mhz$2$2
.sym 116236 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 116273 $true
.sym 116310 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[0]$3
.sym 116311 $false
.sym 116312 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[0]
.sym 116313 $false
.sym 116314 $false
.sym 116316 $auto$alumacc.cc:474:replace_alu$7460.C[2]
.sym 116318 $false
.sym 116319 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[1]
.sym 116322 $auto$alumacc.cc:474:replace_alu$7460.C[3]
.sym 116324 $false
.sym 116325 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[2]
.sym 116328 $auto$alumacc.cc:474:replace_alu$7460.C[4]
.sym 116330 $false
.sym 116331 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[3]
.sym 116334 $auto$alumacc.cc:474:replace_alu$7460.C[5]
.sym 116336 $false
.sym 116337 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[4]
.sym 116340 $auto$alumacc.cc:474:replace_alu$7460.C[6]
.sym 116342 $false
.sym 116343 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[5]
.sym 116346 $auto$alumacc.cc:474:replace_alu$7460.C[7]
.sym 116348 $false
.sym 116349 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[6]
.sym 116352 $auto$alumacc.cc:474:replace_alu$7460.C[8]
.sym 116354 $false
.sym 116355 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[7]
.sym 116396 $auto$alumacc.cc:474:replace_alu$7460.C[8]
.sym 116433 $auto$alumacc.cc:474:replace_alu$7460.C[9]
.sym 116435 $false
.sym 116436 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[8]
.sym 116439 $auto$alumacc.cc:474:replace_alu$7460.C[10]
.sym 116441 $false
.sym 116442 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[9]
.sym 116445 $auto$alumacc.cc:474:replace_alu$7460.C[11]
.sym 116447 $false
.sym 116448 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[10]
.sym 116451 $auto$alumacc.cc:474:replace_alu$7460.C[12]
.sym 116453 $false
.sym 116454 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[11]
.sym 116457 $auto$alumacc.cc:474:replace_alu$7460.C[13]
.sym 116459 $false
.sym 116460 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[12]
.sym 116463 $auto$alumacc.cc:474:replace_alu$7460.C[14]
.sym 116465 $true$2
.sym 116466 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[13]
.sym 116469 $auto$alumacc.cc:474:replace_alu$7460.C[15]
.sym 116471 $false
.sym 116472 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[14]
.sym 116475 $auto$alumacc.cc:474:replace_alu$7460.C[16]
.sym 116477 $false
.sym 116478 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[15]
.sym 116519 $auto$alumacc.cc:474:replace_alu$7460.C[16]
.sym 116556 $auto$alumacc.cc:474:replace_alu$7460.C[17]
.sym 116558 $false
.sym 116559 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[16]
.sym 116562 $auto$alumacc.cc:474:replace_alu$7460.C[18]
.sym 116564 $false
.sym 116565 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[17]
.sym 116568 $auto$alumacc.cc:474:replace_alu$7460.C[19]
.sym 116570 $false
.sym 116571 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[18]
.sym 116574 $auto$alumacc.cc:474:replace_alu$7460.C[20]
.sym 116576 $false
.sym 116577 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[19]
.sym 116580 $auto$alumacc.cc:474:replace_alu$7460.C[21]
.sym 116582 $false
.sym 116583 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[20]
.sym 116586 $auto$alumacc.cc:474:replace_alu$7460.C[22]
.sym 116588 $false
.sym 116589 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[21]
.sym 116592 $auto$alumacc.cc:474:replace_alu$7460.C[23]
.sym 116594 $false
.sym 116595 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[22]
.sym 116598 $auto$alumacc.cc:474:replace_alu$7460.C[24]
.sym 116600 $false
.sym 116601 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[23]
.sym 116642 $auto$alumacc.cc:474:replace_alu$7460.C[24]
.sym 116679 $auto$alumacc.cc:474:replace_alu$7460.C[25]
.sym 116681 $false
.sym 116682 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[24]
.sym 116685 $auto$alumacc.cc:474:replace_alu$7460.C[26]
.sym 116687 $false
.sym 116688 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[25]
.sym 116691 $auto$alumacc.cc:474:replace_alu$7460.C[27]
.sym 116693 $false
.sym 116694 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[26]
.sym 116697 $auto$alumacc.cc:474:replace_alu$7460.C[28]
.sym 116699 $false
.sym 116700 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[27]
.sym 116703 $auto$alumacc.cc:474:replace_alu$7460.C[29]
.sym 116705 $false
.sym 116706 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[28]
.sym 116709 $auto$alumacc.cc:474:replace_alu$7460.C[30]
.sym 116711 $false
.sym 116712 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[29]
.sym 116715 $auto$alumacc.cc:474:replace_alu$7460.C[31]
.sym 116717 $false
.sym 116718 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[30]
.sym 116721 $abc$72829$auto$alumacc.cc:491:replace_alu$7462[31]$2
.sym 116723 $false
.sym 116724 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[31]
.sym 116729 $abc$72829$auto$alumacc.cc:491:replace_alu$7446[31]
.sym 116734 pwm_connectorDF[15]
.sym 116806 $abc$72829$auto$alumacc.cc:491:replace_alu$7462[31]$2
.sym 116827 soc.cpu.mem_wdata[10]
.sym 116828 $false
.sym 116829 $false
.sym 116830 $false
.sym 116845 soc.cpu.mem_wdata[11]
.sym 116846 $false
.sym 116847 $false
.sym 116848 $false
.sym 116849 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280
.sym 116850 clk_16mhz$2$2
.sym 116851 $false
.sym 116900 pwmDF.pwm_counter
.sym 116953 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[1]
.sym 116954 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[2]
.sym 116955 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[3]
.sym 116956 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[4]
.sym 116957 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[5]
.sym 116958 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[6]
.sym 116959 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[7]
.sym 116989 $true
.sym 117026 $auto$alumacc.cc:474:replace_alu$7422.C[1]
.sym 117028 soc.cpu.pcpi_div.dividend[0]
.sym 117029 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[0]
.sym 117032 $auto$alumacc.cc:474:replace_alu$7422.C[2]
.sym 117034 soc.cpu.pcpi_div.dividend[1]
.sym 117035 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[1]
.sym 117038 $auto$alumacc.cc:474:replace_alu$7422.C[3]
.sym 117040 soc.cpu.pcpi_div.dividend[2]
.sym 117041 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[2]
.sym 117044 $auto$alumacc.cc:474:replace_alu$7422.C[4]
.sym 117046 soc.cpu.pcpi_div.dividend[3]
.sym 117047 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[3]
.sym 117050 $auto$alumacc.cc:474:replace_alu$7422.C[5]
.sym 117052 soc.cpu.pcpi_div.dividend[4]
.sym 117053 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[4]
.sym 117056 $auto$alumacc.cc:474:replace_alu$7422.C[6]
.sym 117058 soc.cpu.pcpi_div.dividend[5]
.sym 117059 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[5]
.sym 117062 $auto$alumacc.cc:474:replace_alu$7422.C[7]
.sym 117064 soc.cpu.pcpi_div.dividend[6]
.sym 117065 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[6]
.sym 117068 $auto$alumacc.cc:474:replace_alu$7422.C[8]
.sym 117070 soc.cpu.pcpi_div.dividend[7]
.sym 117071 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[7]
.sym 117076 flash_io0_di
.sym 117078 flash_io1_di
.sym 117080 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[8]
.sym 117081 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[9]
.sym 117082 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[10]
.sym 117083 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[11]
.sym 117084 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[12]
.sym 117085 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[13]
.sym 117086 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[14]
.sym 117087 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[15]
.sym 117152 $auto$alumacc.cc:474:replace_alu$7422.C[8]
.sym 117189 $auto$alumacc.cc:474:replace_alu$7422.C[9]
.sym 117191 soc.cpu.pcpi_div.dividend[8]
.sym 117192 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[8]
.sym 117195 $auto$alumacc.cc:474:replace_alu$7422.C[10]
.sym 117197 soc.cpu.pcpi_div.dividend[9]
.sym 117198 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[9]
.sym 117201 $auto$alumacc.cc:474:replace_alu$7422.C[11]
.sym 117203 soc.cpu.pcpi_div.dividend[10]
.sym 117204 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[10]
.sym 117207 $auto$alumacc.cc:474:replace_alu$7422.C[12]
.sym 117209 soc.cpu.pcpi_div.dividend[11]
.sym 117210 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[11]
.sym 117213 $auto$alumacc.cc:474:replace_alu$7422.C[13]
.sym 117215 soc.cpu.pcpi_div.dividend[12]
.sym 117216 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[12]
.sym 117219 $auto$alumacc.cc:474:replace_alu$7422.C[14]
.sym 117221 soc.cpu.pcpi_div.dividend[13]
.sym 117222 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[13]
.sym 117225 $auto$alumacc.cc:474:replace_alu$7422.C[15]
.sym 117227 soc.cpu.pcpi_div.dividend[14]
.sym 117228 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[14]
.sym 117231 $auto$alumacc.cc:474:replace_alu$7422.C[16]
.sym 117233 soc.cpu.pcpi_div.dividend[15]
.sym 117234 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[15]
.sym 117239 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[16]
.sym 117240 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[17]
.sym 117241 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[18]
.sym 117242 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[19]
.sym 117243 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[20]
.sym 117244 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[21]
.sym 117245 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[22]
.sym 117246 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[23]
.sym 117275 $auto$alumacc.cc:474:replace_alu$7422.C[16]
.sym 117312 $auto$alumacc.cc:474:replace_alu$7422.C[17]
.sym 117314 soc.cpu.pcpi_div.dividend[16]
.sym 117315 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[16]
.sym 117318 $auto$alumacc.cc:474:replace_alu$7422.C[18]
.sym 117320 soc.cpu.pcpi_div.dividend[17]
.sym 117321 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[17]
.sym 117324 $auto$alumacc.cc:474:replace_alu$7422.C[19]
.sym 117326 soc.cpu.pcpi_div.dividend[18]
.sym 117327 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[18]
.sym 117330 $auto$alumacc.cc:474:replace_alu$7422.C[20]
.sym 117332 soc.cpu.pcpi_div.dividend[19]
.sym 117333 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[19]
.sym 117336 $auto$alumacc.cc:474:replace_alu$7422.C[21]
.sym 117338 soc.cpu.pcpi_div.dividend[20]
.sym 117339 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[20]
.sym 117342 $auto$alumacc.cc:474:replace_alu$7422.C[22]
.sym 117344 soc.cpu.pcpi_div.dividend[21]
.sym 117345 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[21]
.sym 117348 $auto$alumacc.cc:474:replace_alu$7422.C[23]
.sym 117350 soc.cpu.pcpi_div.dividend[22]
.sym 117351 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[22]
.sym 117354 $auto$alumacc.cc:474:replace_alu$7422.C[24]
.sym 117356 soc.cpu.pcpi_div.dividend[23]
.sym 117357 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[23]
.sym 117362 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[24]
.sym 117363 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[25]
.sym 117364 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[26]
.sym 117365 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[27]
.sym 117366 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[28]
.sym 117367 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[29]
.sym 117368 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[30]
.sym 117369 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[31]
.sym 117398 $auto$alumacc.cc:474:replace_alu$7422.C[24]
.sym 117435 $auto$alumacc.cc:474:replace_alu$7422.C[25]
.sym 117437 soc.cpu.pcpi_div.dividend[24]
.sym 117438 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[24]
.sym 117441 $auto$alumacc.cc:474:replace_alu$7422.C[26]
.sym 117443 soc.cpu.pcpi_div.dividend[25]
.sym 117444 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[25]
.sym 117447 $auto$alumacc.cc:474:replace_alu$7422.C[27]
.sym 117449 soc.cpu.pcpi_div.dividend[26]
.sym 117450 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[26]
.sym 117453 $auto$alumacc.cc:474:replace_alu$7422.C[28]
.sym 117455 soc.cpu.pcpi_div.dividend[27]
.sym 117456 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[27]
.sym 117459 $auto$alumacc.cc:474:replace_alu$7422.C[29]
.sym 117461 soc.cpu.pcpi_div.dividend[28]
.sym 117462 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[28]
.sym 117465 $auto$alumacc.cc:474:replace_alu$7422.C[30]
.sym 117467 soc.cpu.pcpi_div.dividend[29]
.sym 117468 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[29]
.sym 117471 $auto$alumacc.cc:474:replace_alu$7422.C[31]
.sym 117473 soc.cpu.pcpi_div.dividend[30]
.sym 117474 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[30]
.sym 117477 $auto$alumacc.cc:474:replace_alu$7422.C[32]
.sym 117479 soc.cpu.pcpi_div.dividend[31]
.sym 117480 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[31]
.sym 117485 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[46]
.sym 117486 soc.cpu.pcpi_div.dividend[18]
.sym 117487 soc.cpu.pcpi_div.dividend[25]
.sym 117488 soc.cpu.pcpi_div.dividend[28]
.sym 117489 soc.cpu.pcpi_div.dividend[31]
.sym 117490 soc.cpu.pcpi_div.dividend[22]
.sym 117491 soc.cpu.pcpi_div.dividend[29]
.sym 117492 soc.cpu.pcpi_div.dividend[19]
.sym 117521 $auto$alumacc.cc:474:replace_alu$7422.C[32]
.sym 117558 $auto$alumacc.cc:474:replace_alu$7422.C[33]
.sym 117560 $false
.sym 117561 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[32]
.sym 117564 $auto$alumacc.cc:474:replace_alu$7422.C[34]
.sym 117566 $false
.sym 117567 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[33]
.sym 117570 $auto$alumacc.cc:474:replace_alu$7422.C[35]
.sym 117572 $false
.sym 117573 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[34]
.sym 117576 $auto$alumacc.cc:474:replace_alu$7422.C[36]
.sym 117578 $false
.sym 117579 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[35]
.sym 117582 $auto$alumacc.cc:474:replace_alu$7422.C[37]
.sym 117584 $false
.sym 117585 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[36]
.sym 117588 $auto$alumacc.cc:474:replace_alu$7422.C[38]
.sym 117590 $false
.sym 117591 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[37]
.sym 117594 $auto$alumacc.cc:474:replace_alu$7422.C[39]
.sym 117596 $false
.sym 117597 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[38]
.sym 117600 $auto$alumacc.cc:474:replace_alu$7422.C[40]
.sym 117602 $false
.sym 117603 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[39]
.sym 117609 soc.cpu.pcpi_mul.rd[6]
.sym 117610 soc.cpu.pcpi_mul.rd[7]
.sym 117611 soc.cpu.pcpi_mul.rdx[8]
.sym 117613 soc.cpu.pcpi_mul.mul_counter[3]
.sym 117614 soc.cpu.pcpi_mul.mul_counter[4]
.sym 117644 $auto$alumacc.cc:474:replace_alu$7422.C[40]
.sym 117681 $auto$alumacc.cc:474:replace_alu$7422.C[41]
.sym 117683 $false
.sym 117684 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[40]
.sym 117687 $auto$alumacc.cc:474:replace_alu$7422.C[42]
.sym 117689 $false
.sym 117690 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[41]
.sym 117693 $auto$alumacc.cc:474:replace_alu$7422.C[43]
.sym 117695 $false
.sym 117696 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[42]
.sym 117699 $auto$alumacc.cc:474:replace_alu$7422.C[44]
.sym 117701 $false
.sym 117702 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[43]
.sym 117705 $auto$alumacc.cc:474:replace_alu$7422.C[45]
.sym 117707 $false
.sym 117708 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[44]
.sym 117711 $auto$alumacc.cc:474:replace_alu$7422.C[46]
.sym 117713 $false
.sym 117714 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[45]
.sym 117717 $auto$alumacc.cc:474:replace_alu$7422.C[47]
.sym 117719 $false
.sym 117720 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[46]
.sym 117723 $auto$alumacc.cc:474:replace_alu$7422.C[48]
.sym 117725 $false
.sym 117726 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[47]
.sym 117731 $abc$72829$auto$maccmap.cc:112:fulladd$25985[1]
.sym 117732 $abc$72829$auto$maccmap.cc:111:fulladd$25984[3]
.sym 117733 $abc$72829$auto$maccmap.cc:111:fulladd$25984[1]
.sym 117734 $abc$72829$auto$maccmap.cc:111:fulladd$26049[2]
.sym 117735 $abc$72829$auto$maccmap.cc:112:fulladd$26050[2]
.sym 117736 $abc$72829$auto$maccmap.cc:112:fulladd$25985[3]
.sym 117737 $abc$72829$auto$maccmap.cc:112:fulladd$25985[0]
.sym 117738 soc.cpu.pcpi_mul.rs2[0]
.sym 117767 $auto$alumacc.cc:474:replace_alu$7422.C[48]
.sym 117804 $auto$alumacc.cc:474:replace_alu$7422.C[49]
.sym 117806 $false
.sym 117807 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[48]
.sym 117810 $auto$alumacc.cc:474:replace_alu$7422.C[50]
.sym 117812 $false
.sym 117813 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[49]
.sym 117816 $auto$alumacc.cc:474:replace_alu$7422.C[51]
.sym 117818 $false
.sym 117819 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[50]
.sym 117822 $auto$alumacc.cc:474:replace_alu$7422.C[52]
.sym 117824 $false
.sym 117825 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[51]
.sym 117828 $auto$alumacc.cc:474:replace_alu$7422.C[53]
.sym 117830 $false
.sym 117831 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[52]
.sym 117834 $auto$alumacc.cc:474:replace_alu$7422.C[54]
.sym 117836 $false
.sym 117837 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[53]
.sym 117840 $auto$alumacc.cc:474:replace_alu$7422.C[55]
.sym 117842 $false
.sym 117843 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[54]
.sym 117846 $auto$alumacc.cc:474:replace_alu$7422.C[56]
.sym 117848 $false
.sym 117849 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[55]
.sym 117854 $abc$72829$auto$maccmap.cc:112:fulladd$26147[1]
.sym 117855 $abc$72829$auto$maccmap.cc:111:fulladd$26146[1]
.sym 117856 $abc$72829$auto$maccmap.cc:112:fulladd$26147[3]
.sym 117857 $abc$72829$auto$maccmap.cc:111:fulladd$26146[3]
.sym 117858 $abc$72829$auto$maccmap.cc:112:fulladd$25992[0]
.sym 117859 soc.cpu.pcpi_mul.rs2[51]
.sym 117860 soc.cpu.pcpi_mul.rs2[50]
.sym 117861 soc.cpu.pcpi_mul.rdx[37]
.sym 117890 $auto$alumacc.cc:474:replace_alu$7422.C[56]
.sym 117927 $auto$alumacc.cc:474:replace_alu$7422.C[57]
.sym 117929 $false
.sym 117930 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[56]
.sym 117933 $auto$alumacc.cc:474:replace_alu$7422.C[58]
.sym 117935 $false
.sym 117936 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[57]
.sym 117939 $auto$alumacc.cc:474:replace_alu$7422.C[59]
.sym 117941 $false
.sym 117942 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[58]
.sym 117945 $auto$alumacc.cc:474:replace_alu$7422.C[60]
.sym 117947 $false
.sym 117948 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[59]
.sym 117951 $auto$alumacc.cc:474:replace_alu$7422.C[61]
.sym 117953 $false
.sym 117954 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[60]
.sym 117957 $auto$alumacc.cc:474:replace_alu$7422.C[62]
.sym 117959 $false
.sym 117960 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[61]
.sym 117963 $abc$72829$auto$alumacc.cc:491:replace_alu$7424[62]
.sym 117965 $false
.sym 117966 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[62]
.sym 117970 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 117971 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$60382
.sym 117972 $abc$72829$auto$rtlil.cc:1847:ReduceAnd$7430_new_
.sym 117973 $abc$72829$auto$alumacc.cc:491:replace_alu$7424[62]
.sym 117977 soc.cpu.pcpi_mul.rs2[38]
.sym 117978 soc.cpu.pcpi_mul.rdx[2]
.sym 117979 soc.cpu.pcpi_mul.rs2[39]
.sym 117980 soc.cpu.pcpi_mul.rs2[40]
.sym 117981 soc.cpu.pcpi_mul.rs2[41]
.sym 117982 soc.cpu.pcpi_mul.rs2[52]
.sym 117983 soc.cpu.pcpi_mul.rs2[49]
.sym 117984 soc.cpu.pcpi_mul.rdx[41]
.sym 118057 soc.cpu.pcpi_mul.rs2[16]
.sym 118058 soc.cpu.pcpi_mul.rs1[0]
.sym 118059 soc.cpu.pcpi_mul.rdx[16]
.sym 118060 soc.cpu.pcpi_mul.rd[16]
.sym 118063 soc.cpu.pcpi_mul.rs2[42]
.sym 118064 soc.cpu.pcpi_mul.rs1[0]
.sym 118065 soc.cpu.pcpi_mul.rdx[42]
.sym 118066 soc.cpu.pcpi_mul.rd[42]
.sym 118069 soc.cpu.pcpi_mul.rs2[8]
.sym 118070 soc.cpu.pcpi_mul.rs1[0]
.sym 118071 soc.cpu.pcpi_mul.rdx[8]
.sym 118072 soc.cpu.pcpi_mul.rd[8]
.sym 118075 soc.cpu.pcpi_mul.rdx[42]
.sym 118076 soc.cpu.pcpi_mul.rd[42]
.sym 118077 soc.cpu.pcpi_mul.rs1[0]
.sym 118078 soc.cpu.pcpi_mul.rs2[42]
.sym 118081 $false
.sym 118082 $false
.sym 118083 $false
.sym 118084 $false
.sym 118087 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118088 soc.cpu.pcpi_mul.rs2[42]
.sym 118089 soc.cpu.pcpi_mul.instr_mulh
.sym 118090 soc.cpu.reg_op2[31]
.sym 118093 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118094 soc.cpu.pcpi_mul.rs2[41]
.sym 118095 soc.cpu.pcpi_mul.instr_mulh
.sym 118096 soc.cpu.reg_op2[31]
.sym 118097 resetn$2
.sym 118098 clk_16mhz$2$2
.sym 118099 $false
.sym 118100 $abc$72829$auto$maccmap.cc:112:fulladd$26140[0]
.sym 118101 $abc$72829$auto$maccmap.cc:112:fulladd$26140[2]
.sym 118102 $abc$72829$auto$maccmap.cc:111:fulladd$25991[1]
.sym 118103 $abc$72829$auto$maccmap.cc:112:fulladd$25992[1]
.sym 118104 $abc$72829$auto$maccmap.cc:111:fulladd$26139[2]
.sym 118105 soc.cpu.pcpi_mul.rs2[35]
.sym 118106 soc.cpu.pcpi_mul.rs2[34]
.sym 118107 soc.cpu.pcpi_mul.rs2[55]
.sym 118136 $false
.sym 118173 $auto$maccmap.cc:240:synth$25994.C[2]
.sym 118175 $abc$72829$auto$maccmap.cc:111:fulladd$25991[1]
.sym 118176 $abc$72829$auto$maccmap.cc:112:fulladd$25992[0]
.sym 118179 $auto$maccmap.cc:240:synth$25994.C[3]
.sym 118180 $false
.sym 118181 $abc$72829$auto$maccmap.cc:111:fulladd$25991[2]
.sym 118182 $abc$72829$auto$maccmap.cc:112:fulladd$25992[1]
.sym 118183 $auto$maccmap.cc:240:synth$25994.C[2]
.sym 118185 $auto$maccmap.cc:240:synth$25994.C[4]
.sym 118186 $false
.sym 118187 $abc$72829$auto$maccmap.cc:111:fulladd$25991[3]
.sym 118188 $abc$72829$auto$maccmap.cc:112:fulladd$25992[2]
.sym 118189 $auto$maccmap.cc:240:synth$25994.C[3]
.sym 118192 $false
.sym 118193 $false
.sym 118194 $abc$72829$auto$maccmap.cc:112:fulladd$25992[3]
.sym 118195 $auto$maccmap.cc:240:synth$25994.C[4]
.sym 118198 soc.cpu.pcpi_mul.rdx[16]
.sym 118199 soc.cpu.pcpi_mul.rd[16]
.sym 118200 soc.cpu.pcpi_mul.rs1[0]
.sym 118201 soc.cpu.pcpi_mul.rs2[16]
.sym 118204 soc.cpu.pcpi_mul.rdx[52]
.sym 118205 soc.cpu.pcpi_mul.rd[52]
.sym 118206 soc.cpu.pcpi_mul.rs1[0]
.sym 118207 soc.cpu.pcpi_mul.rs2[52]
.sym 118210 soc.cpu.pcpi_mul.rdx[8]
.sym 118211 soc.cpu.pcpi_mul.rd[8]
.sym 118212 soc.cpu.pcpi_mul.rs1[0]
.sym 118213 soc.cpu.pcpi_mul.rs2[8]
.sym 118216 $false
.sym 118217 $abc$72829$auto$maccmap.cc:111:fulladd$26089[1]
.sym 118218 $abc$72829$auto$maccmap.cc:112:fulladd$26090[0]
.sym 118219 $false
.sym 118220 resetn$2
.sym 118221 clk_16mhz$2$2
.sym 118222 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118223 $abc$72829$auto$maccmap.cc:112:fulladd$14278[0]
.sym 118224 $abc$72829$auto$maccmap.cc:111:fulladd$26027[2]
.sym 118225 $abc$72829$auto$maccmap.cc:111:fulladd$14277[1]
.sym 118226 $abc$72829$auto$maccmap.cc:112:fulladd$26028[2]
.sym 118227 $abc$72829$auto$rtlil.cc:1981:NotGate$72719
.sym 118228 $abc$72829$auto$maccmap.cc:112:fulladd$14278[1]
.sym 118230 soc.cpu.pcpi_mul.rs1[63]
.sym 118259 $false
.sym 118296 $auto$maccmap.cc:240:synth$26030.C[2]
.sym 118298 $abc$72829$auto$maccmap.cc:111:fulladd$26027[1]
.sym 118299 $abc$72829$auto$maccmap.cc:112:fulladd$26028[0]
.sym 118302 $auto$maccmap.cc:240:synth$26030.C[3]
.sym 118303 $false
.sym 118304 $abc$72829$auto$maccmap.cc:111:fulladd$26027[2]
.sym 118305 $abc$72829$auto$maccmap.cc:112:fulladd$26028[1]
.sym 118306 $auto$maccmap.cc:240:synth$26030.C[2]
.sym 118308 $auto$maccmap.cc:240:synth$26030.C[4]
.sym 118309 $false
.sym 118310 $abc$72829$auto$maccmap.cc:111:fulladd$26027[3]
.sym 118311 $abc$72829$auto$maccmap.cc:112:fulladd$26028[2]
.sym 118312 $auto$maccmap.cc:240:synth$26030.C[3]
.sym 118315 $false
.sym 118316 $false
.sym 118317 $abc$72829$auto$maccmap.cc:112:fulladd$26028[3]
.sym 118318 $auto$maccmap.cc:240:synth$26030.C[4]
.sym 118321 $false
.sym 118322 $abc$72829$auto$maccmap.cc:111:fulladd$26027[1]
.sym 118323 $abc$72829$auto$maccmap.cc:112:fulladd$26028[0]
.sym 118324 $false
.sym 118327 soc.cpu.pcpi_mul.rdx[4]
.sym 118328 soc.cpu.pcpi_mul.rd[4]
.sym 118329 soc.cpu.pcpi_mul.rs1[0]
.sym 118330 soc.cpu.pcpi_mul.rs2[4]
.sym 118333 soc.cpu.pcpi_mul.rdx[44]
.sym 118334 soc.cpu.pcpi_mul.rd[44]
.sym 118335 soc.cpu.pcpi_mul.rs1[0]
.sym 118336 soc.cpu.pcpi_mul.rs2[44]
.sym 118339 soc.cpu.pcpi_mul.rdx[20]
.sym 118340 soc.cpu.pcpi_mul.rd[20]
.sym 118341 soc.cpu.pcpi_mul.rs1[0]
.sym 118342 soc.cpu.pcpi_mul.rs2[20]
.sym 118343 resetn$2
.sym 118344 clk_16mhz$2$2
.sym 118345 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118346 soc.cpu.pcpi_mul.rs2[2]
.sym 118347 soc.cpu.pcpi_mul.rs2[36]
.sym 118348 soc.cpu.pcpi_mul.rs2[44]
.sym 118349 soc.cpu.pcpi_mul.rs2[46]
.sym 118350 soc.cpu.pcpi_mul.rs2[37]
.sym 118351 soc.cpu.pcpi_mul.rs2[48]
.sym 118352 soc.cpu.pcpi_mul.rs2[45]
.sym 118353 soc.cpu.pcpi_mul.rdx[54]
.sym 118420 soc.cpu.pcpi_mul.rs2[36]
.sym 118421 soc.cpu.pcpi_mul.rs1[0]
.sym 118422 soc.cpu.pcpi_mul.rdx[36]
.sym 118423 soc.cpu.pcpi_mul.rd[36]
.sym 118426 soc.cpu.pcpi_mul.rdx[3]
.sym 118427 soc.cpu.pcpi_mul.rd[3]
.sym 118428 soc.cpu.pcpi_mul.rs1[0]
.sym 118429 soc.cpu.pcpi_mul.rs2[3]
.sym 118432 soc.cpu.pcpi_mul.rdx[10]
.sym 118433 soc.cpu.pcpi_mul.rd[10]
.sym 118434 soc.cpu.pcpi_mul.rs1[0]
.sym 118435 soc.cpu.pcpi_mul.rs2[10]
.sym 118438 soc.cpu.pcpi_mul.rs2[3]
.sym 118439 soc.cpu.pcpi_mul.rs1[0]
.sym 118440 soc.cpu.pcpi_mul.rdx[3]
.sym 118441 soc.cpu.pcpi_mul.rd[3]
.sym 118444 soc.cpu.pcpi_mul.rdx[1]
.sym 118445 soc.cpu.pcpi_mul.rd[1]
.sym 118446 soc.cpu.pcpi_mul.rs1[0]
.sym 118447 soc.cpu.pcpi_mul.rs2[1]
.sym 118450 soc.cpu.pcpi_mul.rs2[1]
.sym 118451 soc.cpu.pcpi_mul.rs1[0]
.sym 118452 soc.cpu.pcpi_mul.rdx[1]
.sym 118453 soc.cpu.pcpi_mul.rd[1]
.sym 118456 soc.cpu.pcpi_mul.rs2[10]
.sym 118457 soc.cpu.pcpi_mul.rs1[0]
.sym 118458 soc.cpu.pcpi_mul.rdx[10]
.sym 118459 soc.cpu.pcpi_mul.rd[10]
.sym 118462 soc.cpu.mem_wdata[17]
.sym 118463 $false
.sym 118464 $false
.sym 118465 $false
.sym 118466 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432
.sym 118467 clk_16mhz$2$2
.sym 118468 $false
.sym 118469 $abc$72829$auto$maccmap.cc:112:fulladd$26036[0]
.sym 118471 $abc$72829$auto$maccmap.cc:111:fulladd$26020[1]
.sym 118472 $abc$72829$auto$maccmap.cc:112:fulladd$26021[1]
.sym 118473 soc.cpu.pcpi_mul.rs2[56]
.sym 118474 soc.cpu.pcpi_mul.rdx[9]
.sym 118505 $false
.sym 118542 $auto$maccmap.cc:240:synth$26023.C[2]
.sym 118544 $abc$72829$auto$maccmap.cc:111:fulladd$26020[1]
.sym 118545 $abc$72829$auto$maccmap.cc:112:fulladd$26021[0]
.sym 118548 $auto$maccmap.cc:240:synth$26023.C[3]
.sym 118549 $false
.sym 118550 $abc$72829$auto$maccmap.cc:111:fulladd$26020[2]
.sym 118551 $abc$72829$auto$maccmap.cc:112:fulladd$26021[1]
.sym 118552 $auto$maccmap.cc:240:synth$26023.C[2]
.sym 118554 $auto$maccmap.cc:240:synth$26023.C[4]
.sym 118555 $false
.sym 118556 $abc$72829$auto$maccmap.cc:111:fulladd$26020[3]
.sym 118557 $abc$72829$auto$maccmap.cc:112:fulladd$26021[2]
.sym 118558 $auto$maccmap.cc:240:synth$26023.C[3]
.sym 118561 $false
.sym 118562 $false
.sym 118563 $abc$72829$auto$maccmap.cc:112:fulladd$26021[3]
.sym 118564 $auto$maccmap.cc:240:synth$26023.C[4]
.sym 118567 soc.cpu.pcpi_mul.rdx[36]
.sym 118568 soc.cpu.pcpi_mul.rd[36]
.sym 118569 soc.cpu.pcpi_mul.rs1[0]
.sym 118570 soc.cpu.pcpi_mul.rs2[36]
.sym 118573 soc.cpu.pcpi_mul.rdx[56]
.sym 118574 soc.cpu.pcpi_mul.rd[56]
.sym 118575 soc.cpu.pcpi_mul.rs1[0]
.sym 118576 soc.cpu.pcpi_mul.rs2[56]
.sym 118589 resetn$2
.sym 118590 clk_16mhz$2$2
.sym 118591 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118592 $abc$72829$auto$maccmap.cc:112:fulladd$26125[2]
.sym 118593 $abc$72829$auto$maccmap.cc:112:fulladd$26125[0]
.sym 118594 $abc$72829$auto$maccmap.cc:111:fulladd$26124[2]
.sym 118595 $abc$72829$auto$maccmap.cc:111:fulladd$26124[3]
.sym 118596 $abc$72829$auto$maccmap.cc:112:fulladd$26125[3]
.sym 118597 soc.cpu.pcpi_mul.rdx[27]
.sym 118598 soc.cpu.pcpi_mul.rdx[26]
.sym 118666 soc.cpu.pcpi_mul.rs2[25]
.sym 118667 soc.cpu.pcpi_mul.rs1[0]
.sym 118668 soc.cpu.pcpi_mul.rdx[25]
.sym 118669 soc.cpu.pcpi_mul.rd[25]
.sym 118672 soc.cpu.pcpi_mul.rs2[22]
.sym 118673 soc.cpu.pcpi_mul.rs1[0]
.sym 118674 soc.cpu.pcpi_mul.rdx[22]
.sym 118675 soc.cpu.pcpi_mul.rd[22]
.sym 118678 soc.cpu.pcpi_mul.rdx[22]
.sym 118679 soc.cpu.pcpi_mul.rd[22]
.sym 118680 soc.cpu.pcpi_mul.rs1[0]
.sym 118681 soc.cpu.pcpi_mul.rs2[22]
.sym 118684 soc.cpu.pcpi_mul.rs2[12]
.sym 118685 soc.cpu.pcpi_mul.rs1[0]
.sym 118686 soc.cpu.pcpi_mul.rdx[12]
.sym 118687 soc.cpu.pcpi_mul.rd[12]
.sym 118690 soc.cpu.pcpi_mul.rdx[25]
.sym 118691 soc.cpu.pcpi_mul.rd[25]
.sym 118692 soc.cpu.pcpi_mul.rs1[0]
.sym 118693 soc.cpu.pcpi_mul.rs2[25]
.sym 118696 $false
.sym 118697 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 118698 soc.cpu.pcpi_mul.rd[24]
.sym 118699 soc.cpu.pcpi_mul.rd[56]
.sym 118702 $false
.sym 118703 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 118704 soc.cpu.pcpi_mul.rd[27]
.sym 118705 soc.cpu.pcpi_mul.rd[59]
.sym 118708 $false
.sym 118709 $abc$72829$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 118710 soc.cpu.pcpi_mul.rd[2]
.sym 118711 soc.cpu.pcpi_mul.rd[34]
.sym 118712 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$66494
.sym 118713 clk_16mhz$2$2
.sym 118714 $false
.sym 118715 $abc$72829$auto$maccmap.cc:111:fulladd$26042[2]
.sym 118716 $abc$72829$auto$maccmap.cc:112:fulladd$26043[0]
.sym 118717 $abc$72829$auto$maccmap.cc:112:fulladd$26043[2]
.sym 118718 $abc$72829$auto$maccmap.cc:111:fulladd$26042[3]
.sym 118719 soc.cpu.pcpi_mul.rs2[62]
.sym 118720 soc.cpu.pcpi_mul.rs2[63]
.sym 118721 soc.cpu.pcpi_mul.rdx[63]
.sym 118722 soc.cpu.pcpi_mul.rdx[58]
.sym 118751 $false
.sym 118788 $auto$maccmap.cc:240:synth$26060.C[2]
.sym 118790 $abc$72829$auto$maccmap.cc:111:fulladd$26057[1]
.sym 118791 $abc$72829$auto$maccmap.cc:112:fulladd$26058[0]
.sym 118794 $auto$maccmap.cc:240:synth$26060.C[3]
.sym 118795 $false
.sym 118796 $abc$72829$auto$maccmap.cc:111:fulladd$26057[2]
.sym 118797 $abc$72829$auto$maccmap.cc:112:fulladd$26058[1]
.sym 118798 $auto$maccmap.cc:240:synth$26060.C[2]
.sym 118800 $auto$maccmap.cc:240:synth$26060.C[4]
.sym 118801 $false
.sym 118802 $abc$72829$auto$maccmap.cc:111:fulladd$26057[3]
.sym 118803 $abc$72829$auto$maccmap.cc:112:fulladd$26058[2]
.sym 118804 $auto$maccmap.cc:240:synth$26060.C[3]
.sym 118807 $false
.sym 118808 $false
.sym 118809 $abc$72829$auto$maccmap.cc:112:fulladd$26058[3]
.sym 118810 $auto$maccmap.cc:240:synth$26060.C[4]
.sym 118813 soc.cpu.pcpi_mul.rdx[60]
.sym 118814 soc.cpu.pcpi_mul.rd[60]
.sym 118815 soc.cpu.pcpi_mul.rs1[0]
.sym 118816 soc.cpu.pcpi_mul.rs2[60]
.sym 118825 $false
.sym 118826 $abc$72829$auto$maccmap.cc:111:fulladd$26057[1]
.sym 118827 $abc$72829$auto$maccmap.cc:112:fulladd$26058[0]
.sym 118828 $false
.sym 118831 $false
.sym 118832 $abc$72829$auto$maccmap.cc:111:fulladd$26042[1]
.sym 118833 $abc$72829$auto$maccmap.cc:112:fulladd$26043[0]
.sym 118834 $false
.sym 118835 resetn$2
.sym 118836 clk_16mhz$2$2
.sym 118837 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118838 $abc$72829$auto$maccmap.cc:111:fulladd$26035[2]
.sym 118839 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[7]
.sym 118840 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[0]
.sym 118841 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[1]
.sym 118842 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[2]
.sym 118843 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[3]
.sym 118844 $abc$72829$auto$maccmap.cc:112:fulladd$26036[2]
.sym 118845 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[4]
.sym 118912 soc.cpu.pcpi_mul.rdx[61]
.sym 118913 soc.cpu.pcpi_mul.rd[61]
.sym 118914 soc.cpu.pcpi_mul.rs1[0]
.sym 118915 soc.cpu.pcpi_mul.rs2[61]
.sym 118924 soc.cpu.pcpi_mul.rs2[61]
.sym 118925 soc.cpu.pcpi_mul.rs1[0]
.sym 118926 soc.cpu.pcpi_mul.rdx[61]
.sym 118927 soc.cpu.pcpi_mul.rd[61]
.sym 118930 $false
.sym 118931 $false
.sym 118932 $false
.sym 118933 pwm_connectorIF[6]
.sym 118936 $false
.sym 118937 $false
.sym 118938 $false
.sym 118939 $false
.sym 118942 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118943 soc.cpu.pcpi_mul.rs2[60]
.sym 118944 soc.cpu.pcpi_mul.instr_mulh
.sym 118945 soc.cpu.reg_op2[31]
.sym 118948 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118949 soc.cpu.pcpi_mul.rs2[57]
.sym 118950 soc.cpu.pcpi_mul.instr_mulh
.sym 118951 soc.cpu.reg_op2[31]
.sym 118954 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118955 soc.cpu.pcpi_mul.rs2[56]
.sym 118956 soc.cpu.pcpi_mul.instr_mulh
.sym 118957 soc.cpu.reg_op2[31]
.sym 118958 resetn$2
.sym 118959 clk_16mhz$2$2
.sym 118960 $false
.sym 118962 soc.cpu.pcpi_mul.rd[58]
.sym 118963 soc.cpu.pcpi_mul.rd[59]
.sym 118964 soc.cpu.pcpi_mul.rdx[60]
.sym 118968 soc.cpu.pcpi_mul.rd[57]
.sym 119035 $false
.sym 119036 $false
.sym 119037 $false
.sym 119038 pwm_connectorIF[11]
.sym 119041 $false
.sym 119042 $false
.sym 119043 $false
.sym 119044 pwm_connectorIF[31]
.sym 119047 soc.cpu.pcpi_mul.rdx[57]
.sym 119048 soc.cpu.pcpi_mul.rd[57]
.sym 119049 soc.cpu.pcpi_mul.rs1[0]
.sym 119050 soc.cpu.pcpi_mul.rs2[57]
.sym 119053 $false
.sym 119054 $false
.sym 119055 $false
.sym 119056 pwm_connectorIF[13]
.sym 119059 pwm_connectorIF[18]
.sym 119060 pwm_connectorIF[17]
.sym 119061 pwm_connectorIF[16]
.sym 119062 pwm_connectorIF[31]
.sym 119065 $false
.sym 119066 $false
.sym 119067 $false
.sym 119068 pwm_connectorIF[9]
.sym 119071 soc.cpu.pcpi_mul.rs2[57]
.sym 119072 soc.cpu.pcpi_mul.rs1[0]
.sym 119073 soc.cpu.pcpi_mul.rdx[57]
.sym 119074 soc.cpu.pcpi_mul.rd[57]
.sym 119077 $abc$72829$new_n5855_
.sym 119078 $abc$72829$new_n5854_
.sym 119079 $abc$72829$new_n5853_
.sym 119080 $abc$72829$new_n5852_
.sym 119084 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[8]
.sym 119085 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14727[15]_new_
.sym 119086 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14727[14]_new_
.sym 119087 $abc$72829$new_n9453_
.sym 119088 $abc$72829$new_n9452_
.sym 119089 $abc$72829$new_n9451_
.sym 119090 $abc$72829$new_n5859_
.sym 119091 soc.cpu.pcpi_mul.rdx[31]
.sym 119158 $abc$72829$new_n6339_
.sym 119159 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14744[4]_new_
.sym 119160 $abc$72829$new_n6336_
.sym 119161 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14758[0]_new_
.sym 119164 $false
.sym 119165 $abc$72829$new_n5857_
.sym 119166 pwmIF.count_temp[9]
.sym 119167 pwm_connectorIF[9]
.sym 119170 $false
.sym 119171 $false
.sym 119172 $false
.sym 119173 pwm_connectorIF[16]
.sym 119176 $false
.sym 119177 $false
.sym 119178 $false
.sym 119179 pwm_connectorIF[18]
.sym 119182 pwm_connectorIF[7]
.sym 119183 pwm_connectorIF[6]
.sym 119184 pwm_connectorIF[9]
.sym 119185 pwm_connectorIF[8]
.sym 119188 pwmIF.count_temp[6]
.sym 119189 pwm_connectorIF[6]
.sym 119190 pwm_connectorIF[11]
.sym 119191 pwm_connectorIF[10]
.sym 119194 soc.cpu.mem_wdata[7]
.sym 119195 $false
.sym 119196 $false
.sym 119197 $false
.sym 119200 soc.cpu.mem_wdata[1]
.sym 119201 $false
.sym 119202 $false
.sym 119203 $false
.sym 119204 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$38904
.sym 119205 clk_16mhz$2$2
.sym 119206 $false
.sym 119209 pwmIF.count_temp[2]
.sym 119210 pwmIF.count_temp[3]
.sym 119211 pwmIF.count_temp[4]
.sym 119212 pwmIF.count_temp[5]
.sym 119213 pwmIF.count_temp[6]
.sym 119214 pwmIF.count_temp[7]
.sym 119305 soc.cpu.pcpi_mul.rs2[59]
.sym 119306 soc.cpu.pcpi_mul.rs1[0]
.sym 119307 soc.cpu.pcpi_mul.rdx[59]
.sym 119308 soc.cpu.pcpi_mul.rd[59]
.sym 119317 soc.cpu.pcpi_mul.rdx[59]
.sym 119318 soc.cpu.pcpi_mul.rd[59]
.sym 119319 soc.cpu.pcpi_mul.rs1[0]
.sym 119320 soc.cpu.pcpi_mul.rs2[59]
.sym 119323 soc.cpu.mem_wdata[24]
.sym 119324 $false
.sym 119325 $false
.sym 119326 $false
.sym 119327 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808
.sym 119328 clk_16mhz$2$2
.sym 119329 $false
.sym 119330 pwmIF.count_temp[8]
.sym 119331 pwmIF.count_temp[9]
.sym 119334 pwmIF.count_temp[0]
.sym 119335 pwmIF.count_temp[1]
.sym 119404 pwm_connectorIF[22]
.sym 119405 pwm_connectorIF[21]
.sym 119406 pwm_connectorIF[20]
.sym 119407 pwm_connectorIF[19]
.sym 119410 soc.cpu.mem_wdata[16]
.sym 119411 $false
.sym 119412 $false
.sym 119413 $false
.sym 119416 soc.cpu.mem_wdata[22]
.sym 119417 $false
.sym 119418 $false
.sym 119419 $false
.sym 119422 soc.cpu.mem_wdata[18]
.sym 119423 $false
.sym 119424 $false
.sym 119425 $false
.sym 119434 soc.cpu.mem_wdata[20]
.sym 119435 $false
.sym 119436 $false
.sym 119437 $false
.sym 119440 soc.cpu.mem_wdata[21]
.sym 119441 $false
.sym 119442 $false
.sym 119443 $false
.sym 119446 soc.cpu.mem_wdata[19]
.sym 119447 $false
.sym 119448 $false
.sym 119449 $false
.sym 119450 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39432
.sym 119451 clk_16mhz$2$2
.sym 119452 $false
.sym 119454 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258
.sym 119458 pwm_connectorIF[8]
.sym 119527 soc.cpu.pcpi_mul.mul_waiting$2
.sym 119528 soc.cpu.pcpi_mul.rs2[59]
.sym 119529 soc.cpu.pcpi_mul.instr_mulh
.sym 119530 soc.cpu.reg_op2[31]
.sym 119551 $false
.sym 119552 $false
.sym 119553 $false
.sym 119554 $false
.sym 119557 $false
.sym 119558 $false
.sym 119559 $false
.sym 119560 $false
.sym 119563 soc.cpu.pcpi_mul.mul_waiting$2
.sym 119564 soc.cpu.pcpi_mul.rs2[58]
.sym 119565 soc.cpu.pcpi_mul.instr_mulh
.sym 119566 soc.cpu.reg_op2[31]
.sym 119573 resetn$2
.sym 119574 clk_16mhz$2$2
.sym 119575 $false
.sym 119578 $abc$72829$new_n5894_
.sym 119580 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[28]
.sym 119581 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[30]
.sym 119582 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[27]
.sym 119680 soc.cpu.mem_wdata[31]
.sym 119681 $false
.sym 119682 $false
.sym 119683 $false
.sym 119686 soc.cpu.mem_wdata[26]
.sym 119687 $false
.sym 119688 $false
.sym 119689 $false
.sym 119696 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41808
.sym 119697 clk_16mhz$2$2
.sym 119698 $false
.sym 119700 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.BB[1]
.sym 119701 pwm_connectorDF[4]
.sym 119702 pwm_connectorDF[3]
.sym 119703 pwm_connectorDF[1]
.sym 119704 pwm_connectorDF[0]
.sym 119705 pwm_connectorDF[7]
.sym 119706 pwm_connectorDF[2]
.sym 119773 $false
.sym 119774 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0]
.sym 119775 soc.cpu.compressed_instr
.sym 119776 $false
.sym 119785 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[1]
.sym 119786 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 119787 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0]
.sym 119788 $abc$72829$new_n6865_
.sym 119791 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0]
.sym 119792 $false
.sym 119793 $false
.sym 119794 $false
.sym 119803 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2]
.sym 119804 $false
.sym 119805 $false
.sym 119806 $false
.sym 119809 $false
.sym 119810 $abc$72829$new_n6874_
.sym 119811 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[3]
.sym 119812 $abc$72829$new_n6863_
.sym 119815 $false
.sym 119816 $abc$72829$new_n6864_
.sym 119817 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[1]
.sym 119818 $abc$72829$new_n6863_
.sym 119819 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 119820 clk_16mhz$2$2
.sym 119821 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 119823 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[2]
.sym 119824 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[3]
.sym 119825 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[4]
.sym 119826 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[5]
.sym 119827 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[6]
.sym 119828 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[7]
.sym 119829 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[8]
.sym 119896 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[6]
.sym 119897 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 119898 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5]
.sym 119899 $abc$72829$new_n6865_
.sym 119902 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[4]
.sym 119903 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 119904 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3]
.sym 119905 $abc$72829$new_n6865_
.sym 119908 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[2]
.sym 119909 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 119910 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1]
.sym 119911 $abc$72829$new_n6865_
.sym 119914 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[7]
.sym 119915 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 119916 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6]
.sym 119917 $abc$72829$new_n6865_
.sym 119920 $false
.sym 119921 $abc$72829$new_n6884_
.sym 119922 soc.cpu.reg_next_pc[6]
.sym 119923 $abc$72829$new_n6858_
.sym 119926 $false
.sym 119927 $abc$72829$new_n6886_
.sym 119928 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[6]
.sym 119929 $abc$72829$new_n6863_
.sym 119932 $false
.sym 119933 $abc$72829$new_n6890_
.sym 119934 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[7]
.sym 119935 $abc$72829$new_n6863_
.sym 119938 $false
.sym 119939 $abc$72829$new_n6870_
.sym 119940 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[2]
.sym 119941 $abc$72829$new_n6863_
.sym 119942 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 119943 clk_16mhz$2$2
.sym 119944 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 119945 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[9]
.sym 119946 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[10]
.sym 119947 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[11]
.sym 119948 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[12]
.sym 119949 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[13]
.sym 119950 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[14]
.sym 119951 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[15]
.sym 119952 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[16]
.sym 120019 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[9]
.sym 120020 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 120021 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8]
.sym 120022 $abc$72829$new_n6865_
.sym 120025 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[10]
.sym 120026 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 120027 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9]
.sym 120028 $abc$72829$new_n6865_
.sym 120031 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[11]
.sym 120032 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 120033 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10]
.sym 120034 $abc$72829$new_n6865_
.sym 120037 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[13]
.sym 120038 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 120039 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12]
.sym 120040 $abc$72829$new_n6865_
.sym 120043 $false
.sym 120044 $false
.sym 120045 $false
.sym 120046 soc.cpu.mem_addr[12]
.sym 120049 $false
.sym 120050 $abc$72829$new_n6918_
.sym 120051 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[14]
.sym 120052 $abc$72829$new_n6863_
.sym 120055 $false
.sym 120056 $abc$72829$new_n6902_
.sym 120057 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[10]
.sym 120058 $abc$72829$new_n6863_
.sym 120061 $false
.sym 120062 $abc$72829$new_n6914_
.sym 120063 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[13]
.sym 120064 $abc$72829$new_n6863_
.sym 120065 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 120066 clk_16mhz$2$2
.sym 120067 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 120068 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[17]
.sym 120069 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[18]
.sym 120070 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[19]
.sym 120071 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[20]
.sym 120072 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[21]
.sym 120073 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[22]
.sym 120074 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[23]
.sym 120075 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[24]
.sym 120142 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[21]
.sym 120143 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 120144 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20]
.sym 120145 $abc$72829$new_n6865_
.sym 120148 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[22]
.sym 120149 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 120150 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21]
.sym 120151 $abc$72829$new_n6865_
.sym 120154 $false
.sym 120155 $abc$72829$new_n6954_
.sym 120156 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[23]
.sym 120157 $abc$72829$new_n6863_
.sym 120160 $false
.sym 120161 $abc$72829$new_n6946_
.sym 120162 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[21]
.sym 120163 $abc$72829$new_n6863_
.sym 120166 $false
.sym 120167 $abc$72829$new_n6950_
.sym 120168 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[22]
.sym 120169 $abc$72829$new_n6863_
.sym 120172 $false
.sym 120173 $abc$72829$new_n6942_
.sym 120174 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[20]
.sym 120175 $abc$72829$new_n6863_
.sym 120178 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16]
.sym 120179 $false
.sym 120180 $false
.sym 120181 $false
.sym 120184 $false
.sym 120185 $abc$72829$new_n6958_
.sym 120186 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[24]
.sym 120187 $abc$72829$new_n6863_
.sym 120188 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 120189 clk_16mhz$2$2
.sym 120190 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 120191 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[25]
.sym 120192 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[26]
.sym 120193 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[27]
.sym 120194 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[28]
.sym 120195 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[29]
.sym 120196 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[30]
.sym 120197 soc.cpu.reg_next_pc[31]
.sym 120198 soc.cpu.reg_next_pc[26]
.sym 120265 $false
.sym 120266 $abc$72829$new_n6984_
.sym 120267 soc.cpu.reg_next_pc[31]
.sym 120268 $abc$72829$new_n6858_
.sym 120271 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[27]
.sym 120272 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 120273 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26]
.sym 120274 $abc$72829$new_n6865_
.sym 120277 $false
.sym 120278 $false
.sym 120279 $false
.sym 120280 soc.cpu.mem_addr[9]
.sym 120283 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[26]
.sym 120284 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 120285 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25]
.sym 120286 $abc$72829$new_n6865_
.sym 120289 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1547$2530_Y[31]
.sym 120290 $abc$72829$techmap\soc.cpu.$procmux$3669_Y_new_
.sym 120291 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[30]
.sym 120292 $abc$72829$new_n6865_
.sym 120295 $false
.sym 120296 $false
.sym 120297 $false
.sym 120298 soc.cpu.mem_addr[23]
.sym 120301 soc.cpu.mem_wdata[18]
.sym 120302 $false
.sym 120303 $false
.sym 120304 $false
.sym 120307 soc.cpu.mem_wdata[16]
.sym 120308 $false
.sym 120309 $false
.sym 120310 $false
.sym 120311 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544
.sym 120312 clk_16mhz$2$2
.sym 120313 $false
.sym 120350 $true
.sym 120387 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[0]$2
.sym 120388 $false
.sym 120389 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[0]
.sym 120390 $false
.sym 120391 $false
.sym 120393 $auto$alumacc.cc:474:replace_alu$7444.C[2]
.sym 120395 $false
.sym 120396 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[1]
.sym 120399 $auto$alumacc.cc:474:replace_alu$7444.C[3]
.sym 120401 $false
.sym 120402 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[2]
.sym 120405 $auto$alumacc.cc:474:replace_alu$7444.C[4]
.sym 120407 $false
.sym 120408 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[3]
.sym 120411 $auto$alumacc.cc:474:replace_alu$7444.C[5]
.sym 120413 $false
.sym 120414 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[4]
.sym 120417 $auto$alumacc.cc:474:replace_alu$7444.C[6]
.sym 120419 $false
.sym 120420 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[5]
.sym 120423 $auto$alumacc.cc:474:replace_alu$7444.C[7]
.sym 120425 $false
.sym 120426 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[6]
.sym 120429 $auto$alumacc.cc:474:replace_alu$7444.C[8]
.sym 120431 $false
.sym 120432 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[7]
.sym 120473 $auto$alumacc.cc:474:replace_alu$7444.C[8]
.sym 120510 $auto$alumacc.cc:474:replace_alu$7444.C[9]
.sym 120512 $false
.sym 120513 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[8]
.sym 120516 $auto$alumacc.cc:474:replace_alu$7444.C[10]
.sym 120518 $false
.sym 120519 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[9]
.sym 120522 $auto$alumacc.cc:474:replace_alu$7444.C[11]
.sym 120524 $false
.sym 120525 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[10]
.sym 120528 $auto$alumacc.cc:474:replace_alu$7444.C[12]
.sym 120530 $false
.sym 120531 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[11]
.sym 120534 $auto$alumacc.cc:474:replace_alu$7444.C[13]
.sym 120536 $false
.sym 120537 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[12]
.sym 120540 $auto$alumacc.cc:474:replace_alu$7444.C[14]
.sym 120542 $false
.sym 120543 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[13]
.sym 120546 $auto$alumacc.cc:474:replace_alu$7444.C[15]
.sym 120548 $false
.sym 120549 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[14]
.sym 120552 $auto$alumacc.cc:474:replace_alu$7444.C[16]
.sym 120554 $false
.sym 120555 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[15]
.sym 120596 $auto$alumacc.cc:474:replace_alu$7444.C[16]
.sym 120633 $auto$alumacc.cc:474:replace_alu$7444.C[17]
.sym 120635 $false
.sym 120636 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[16]
.sym 120639 $auto$alumacc.cc:474:replace_alu$7444.C[18]
.sym 120641 $false
.sym 120642 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[17]
.sym 120645 $auto$alumacc.cc:474:replace_alu$7444.C[19]
.sym 120647 $false
.sym 120648 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[18]
.sym 120651 $auto$alumacc.cc:474:replace_alu$7444.C[20]
.sym 120653 $false
.sym 120654 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[19]
.sym 120657 $auto$alumacc.cc:474:replace_alu$7444.C[21]
.sym 120659 $false
.sym 120660 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[20]
.sym 120663 $auto$alumacc.cc:474:replace_alu$7444.C[22]
.sym 120665 $false
.sym 120666 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[21]
.sym 120669 $auto$alumacc.cc:474:replace_alu$7444.C[23]
.sym 120671 $false
.sym 120672 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[22]
.sym 120675 $auto$alumacc.cc:474:replace_alu$7444.C[24]
.sym 120677 $false
.sym 120678 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[23]
.sym 120719 $auto$alumacc.cc:474:replace_alu$7444.C[24]
.sym 120756 $auto$alumacc.cc:474:replace_alu$7444.C[25]
.sym 120758 $false
.sym 120759 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[24]
.sym 120762 $auto$alumacc.cc:474:replace_alu$7444.C[26]
.sym 120764 $true$2
.sym 120765 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[25]
.sym 120768 $auto$alumacc.cc:474:replace_alu$7444.C[27]
.sym 120770 $false
.sym 120771 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[26]
.sym 120774 $auto$alumacc.cc:474:replace_alu$7444.C[28]
.sym 120776 $false
.sym 120777 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[27]
.sym 120780 $auto$alumacc.cc:474:replace_alu$7444.C[29]
.sym 120782 $false
.sym 120783 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[28]
.sym 120786 $auto$alumacc.cc:474:replace_alu$7444.C[30]
.sym 120788 $false
.sym 120789 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[29]
.sym 120792 $auto$alumacc.cc:474:replace_alu$7444.C[31]
.sym 120794 $false
.sym 120795 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[30]
.sym 120798 $abc$72829$auto$alumacc.cc:491:replace_alu$7446[31]$2
.sym 120800 $false
.sym 120801 $abc$72829$auto$alumacc.cc:474:replace_alu$7444.BB[31]
.sym 120806 $abc$72829$auto$alumacc.cc:491:replace_alu$7544[31]
.sym 120807 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[29]
.sym 120808 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[15]
.sym 120811 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[19]
.sym 120812 pwmDF.counterI[0]
.sym 120883 $abc$72829$auto$alumacc.cc:491:replace_alu$7446[31]$2
.sym 120910 soc.cpu.mem_wdata[15]
.sym 120911 $false
.sym 120912 $false
.sym 120913 $false
.sym 120926 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280
.sym 120927 clk_16mhz$2$2
.sym 120928 $false
.sym 121004 flash_io0_do
.sym 121006 flash_io0_oe
.sym 121007 flash_io1_do
.sym 121009 flash_io1_oe
.sym 121029 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[4]
.sym 121030 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[1]
.sym 121031 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[5]
.sym 121032 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[6]
.sym 121034 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[7]
.sym 121035 encoderR.encoderCounter[1]
.sym 121066 $true
.sym 121103 $auto$alumacc.cc:474:replace_alu$7711.C[1]
.sym 121105 soc.cpu.pcpi_div.dividend[0]
.sym 121106 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[0]
.sym 121109 $auto$alumacc.cc:474:replace_alu$7711.C[2]
.sym 121110 $false
.sym 121111 soc.cpu.pcpi_div.dividend[1]
.sym 121112 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[1]
.sym 121113 $auto$alumacc.cc:474:replace_alu$7711.C[1]
.sym 121115 $auto$alumacc.cc:474:replace_alu$7711.C[3]
.sym 121116 $false
.sym 121117 soc.cpu.pcpi_div.dividend[2]
.sym 121118 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[2]
.sym 121119 $auto$alumacc.cc:474:replace_alu$7711.C[2]
.sym 121121 $auto$alumacc.cc:474:replace_alu$7711.C[4]
.sym 121122 $false
.sym 121123 soc.cpu.pcpi_div.dividend[3]
.sym 121124 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[3]
.sym 121125 $auto$alumacc.cc:474:replace_alu$7711.C[3]
.sym 121127 $auto$alumacc.cc:474:replace_alu$7711.C[5]
.sym 121128 $false
.sym 121129 soc.cpu.pcpi_div.dividend[4]
.sym 121130 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[4]
.sym 121131 $auto$alumacc.cc:474:replace_alu$7711.C[4]
.sym 121133 $auto$alumacc.cc:474:replace_alu$7711.C[6]
.sym 121134 $false
.sym 121135 soc.cpu.pcpi_div.dividend[5]
.sym 121136 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[5]
.sym 121137 $auto$alumacc.cc:474:replace_alu$7711.C[5]
.sym 121139 $auto$alumacc.cc:474:replace_alu$7711.C[7]
.sym 121140 $false
.sym 121141 soc.cpu.pcpi_div.dividend[6]
.sym 121142 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[6]
.sym 121143 $auto$alumacc.cc:474:replace_alu$7711.C[6]
.sym 121145 $auto$alumacc.cc:474:replace_alu$7711.C[8]
.sym 121146 $false
.sym 121147 soc.cpu.pcpi_div.dividend[7]
.sym 121148 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[7]
.sym 121149 $auto$alumacc.cc:474:replace_alu$7711.C[7]
.sym 121157 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[9]
.sym 121158 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[12]
.sym 121159 soc.cpu.pcpi_div.dividend[12]
.sym 121160 soc.cpu.pcpi_div.dividend[8]
.sym 121161 soc.cpu.pcpi_div.dividend[14]
.sym 121162 soc.cpu.pcpi_div.dividend[15]
.sym 121164 soc.cpu.pcpi_div.dividend[6]
.sym 121229 $auto$alumacc.cc:474:replace_alu$7711.C[8]
.sym 121266 $auto$alumacc.cc:474:replace_alu$7711.C[9]
.sym 121267 $false
.sym 121268 soc.cpu.pcpi_div.dividend[8]
.sym 121269 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[8]
.sym 121270 $auto$alumacc.cc:474:replace_alu$7711.C[8]
.sym 121272 $auto$alumacc.cc:474:replace_alu$7711.C[10]
.sym 121273 $false
.sym 121274 soc.cpu.pcpi_div.dividend[9]
.sym 121275 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[9]
.sym 121276 $auto$alumacc.cc:474:replace_alu$7711.C[9]
.sym 121278 $auto$alumacc.cc:474:replace_alu$7711.C[11]
.sym 121279 $false
.sym 121280 soc.cpu.pcpi_div.dividend[10]
.sym 121281 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[10]
.sym 121282 $auto$alumacc.cc:474:replace_alu$7711.C[10]
.sym 121284 $auto$alumacc.cc:474:replace_alu$7711.C[12]
.sym 121285 $false
.sym 121286 soc.cpu.pcpi_div.dividend[11]
.sym 121287 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[11]
.sym 121288 $auto$alumacc.cc:474:replace_alu$7711.C[11]
.sym 121290 $auto$alumacc.cc:474:replace_alu$7711.C[13]
.sym 121291 $false
.sym 121292 soc.cpu.pcpi_div.dividend[12]
.sym 121293 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[12]
.sym 121294 $auto$alumacc.cc:474:replace_alu$7711.C[12]
.sym 121296 $auto$alumacc.cc:474:replace_alu$7711.C[14]
.sym 121297 $false
.sym 121298 soc.cpu.pcpi_div.dividend[13]
.sym 121299 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[13]
.sym 121300 $auto$alumacc.cc:474:replace_alu$7711.C[13]
.sym 121302 $auto$alumacc.cc:474:replace_alu$7711.C[15]
.sym 121303 $false
.sym 121304 soc.cpu.pcpi_div.dividend[14]
.sym 121305 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[14]
.sym 121306 $auto$alumacc.cc:474:replace_alu$7711.C[14]
.sym 121308 $auto$alumacc.cc:474:replace_alu$7711.C[16]
.sym 121309 $false
.sym 121310 soc.cpu.pcpi_div.dividend[15]
.sym 121311 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[15]
.sym 121312 $auto$alumacc.cc:474:replace_alu$7711.C[15]
.sym 121317 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[22]
.sym 121318 flash_io1_do
.sym 121319 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[23]
.sym 121320 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[21]
.sym 121321 flash_io3_do
.sym 121322 soc.cpu.pcpi_div.dividend[16]
.sym 121323 soc.cpu.pcpi_div.dividend[23]
.sym 121352 $auto$alumacc.cc:474:replace_alu$7711.C[16]
.sym 121389 $auto$alumacc.cc:474:replace_alu$7711.C[17]
.sym 121390 $false
.sym 121391 soc.cpu.pcpi_div.dividend[16]
.sym 121392 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[16]
.sym 121393 $auto$alumacc.cc:474:replace_alu$7711.C[16]
.sym 121395 $auto$alumacc.cc:474:replace_alu$7711.C[18]
.sym 121396 $false
.sym 121397 soc.cpu.pcpi_div.dividend[17]
.sym 121398 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[17]
.sym 121399 $auto$alumacc.cc:474:replace_alu$7711.C[17]
.sym 121401 $auto$alumacc.cc:474:replace_alu$7711.C[19]
.sym 121402 $false
.sym 121403 soc.cpu.pcpi_div.dividend[18]
.sym 121404 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[18]
.sym 121405 $auto$alumacc.cc:474:replace_alu$7711.C[18]
.sym 121407 $auto$alumacc.cc:474:replace_alu$7711.C[20]
.sym 121408 $false
.sym 121409 soc.cpu.pcpi_div.dividend[19]
.sym 121410 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[19]
.sym 121411 $auto$alumacc.cc:474:replace_alu$7711.C[19]
.sym 121413 $auto$alumacc.cc:474:replace_alu$7711.C[21]
.sym 121414 $false
.sym 121415 soc.cpu.pcpi_div.dividend[20]
.sym 121416 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[20]
.sym 121417 $auto$alumacc.cc:474:replace_alu$7711.C[20]
.sym 121419 $auto$alumacc.cc:474:replace_alu$7711.C[22]
.sym 121420 $false
.sym 121421 soc.cpu.pcpi_div.dividend[21]
.sym 121422 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[21]
.sym 121423 $auto$alumacc.cc:474:replace_alu$7711.C[21]
.sym 121425 $auto$alumacc.cc:474:replace_alu$7711.C[23]
.sym 121426 $false
.sym 121427 soc.cpu.pcpi_div.dividend[22]
.sym 121428 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[22]
.sym 121429 $auto$alumacc.cc:474:replace_alu$7711.C[22]
.sym 121431 $auto$alumacc.cc:474:replace_alu$7711.C[24]
.sym 121432 $false
.sym 121433 soc.cpu.pcpi_div.dividend[23]
.sym 121434 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[23]
.sym 121435 $auto$alumacc.cc:474:replace_alu$7711.C[23]
.sym 121439 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[24]
.sym 121441 $abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:167$78_Y_new_inv_
.sym 121442 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[28]
.sym 121443 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[29]
.sym 121445 soc.cpu.pcpi_div.divisor[5]
.sym 121475 $auto$alumacc.cc:474:replace_alu$7711.C[24]
.sym 121512 $auto$alumacc.cc:474:replace_alu$7711.C[25]
.sym 121513 $false
.sym 121514 soc.cpu.pcpi_div.dividend[24]
.sym 121515 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[24]
.sym 121516 $auto$alumacc.cc:474:replace_alu$7711.C[24]
.sym 121518 $auto$alumacc.cc:474:replace_alu$7711.C[26]
.sym 121519 $false
.sym 121520 soc.cpu.pcpi_div.dividend[25]
.sym 121521 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[25]
.sym 121522 $auto$alumacc.cc:474:replace_alu$7711.C[25]
.sym 121524 $auto$alumacc.cc:474:replace_alu$7711.C[27]
.sym 121525 $false
.sym 121526 soc.cpu.pcpi_div.dividend[26]
.sym 121527 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[26]
.sym 121528 $auto$alumacc.cc:474:replace_alu$7711.C[26]
.sym 121530 $auto$alumacc.cc:474:replace_alu$7711.C[28]
.sym 121531 $false
.sym 121532 soc.cpu.pcpi_div.dividend[27]
.sym 121533 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[27]
.sym 121534 $auto$alumacc.cc:474:replace_alu$7711.C[27]
.sym 121536 $auto$alumacc.cc:474:replace_alu$7711.C[29]
.sym 121537 $false
.sym 121538 soc.cpu.pcpi_div.dividend[28]
.sym 121539 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[28]
.sym 121540 $auto$alumacc.cc:474:replace_alu$7711.C[28]
.sym 121542 $auto$alumacc.cc:474:replace_alu$7711.C[30]
.sym 121543 $false
.sym 121544 soc.cpu.pcpi_div.dividend[29]
.sym 121545 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[29]
.sym 121546 $auto$alumacc.cc:474:replace_alu$7711.C[29]
.sym 121548 $auto$alumacc.cc:474:replace_alu$7711.C[31]
.sym 121549 $false
.sym 121550 soc.cpu.pcpi_div.dividend[30]
.sym 121551 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[30]
.sym 121552 $auto$alumacc.cc:474:replace_alu$7711.C[30]
.sym 121555 $false
.sym 121556 soc.cpu.pcpi_div.dividend[31]
.sym 121557 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[31]
.sym 121558 $auto$alumacc.cc:474:replace_alu$7711.C[31]
.sym 121562 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45775
.sym 121563 $abc$72829$new_n5927_
.sym 121564 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[31]
.sym 121565 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[40]
.sym 121566 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[44]
.sym 121567 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[47]
.sym 121568 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[33]
.sym 121636 $false
.sym 121637 $false
.sym 121638 $false
.sym 121639 soc.cpu.pcpi_div.divisor[46]
.sym 121642 $false
.sym 121643 soc.cpu.pcpi_div.start$2
.sym 121644 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[18]_new_inv_
.sym 121645 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[18]
.sym 121648 $false
.sym 121649 soc.cpu.pcpi_div.start$2
.sym 121650 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[25]_new_inv_
.sym 121651 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[25]
.sym 121654 $false
.sym 121655 soc.cpu.pcpi_div.start$2
.sym 121656 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[28]_new_inv_
.sym 121657 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[28]
.sym 121660 $false
.sym 121661 soc.cpu.pcpi_div.start$2
.sym 121662 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[31]_new_
.sym 121663 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[31]
.sym 121666 $false
.sym 121667 soc.cpu.pcpi_div.start$2
.sym 121668 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[22]_new_inv_
.sym 121669 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[22]
.sym 121672 $false
.sym 121673 soc.cpu.pcpi_div.start$2
.sym 121674 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[29]_new_inv_
.sym 121675 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[29]
.sym 121678 $false
.sym 121679 soc.cpu.pcpi_div.start$2
.sym 121680 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[19]_new_inv_
.sym 121681 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[19]
.sym 121682 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 121683 clk_16mhz$2$2
.sym 121684 $false
.sym 121687 $auto$alumacc.cc:474:replace_alu$7741.C[2]
.sym 121688 $auto$alumacc.cc:474:replace_alu$7741.C[3]
.sym 121689 $auto$alumacc.cc:474:replace_alu$7741.C[4]
.sym 121690 $auto$alumacc.cc:474:replace_alu$7741.C[5]
.sym 121691 soc.cpu.pcpi_mul.mul_counter[6]
.sym 121692 soc.cpu.pcpi_mul.mul_counter[2]
.sym 121721 $false
.sym 121758 $auto$maccmap.cc:240:synth$26052.C[2]
.sym 121760 $abc$72829$auto$maccmap.cc:111:fulladd$26049[1]
.sym 121761 $abc$72829$auto$maccmap.cc:112:fulladd$26050[0]
.sym 121764 $auto$maccmap.cc:240:synth$26052.C[3]
.sym 121765 $false
.sym 121766 $abc$72829$auto$maccmap.cc:111:fulladd$26049[2]
.sym 121767 $abc$72829$auto$maccmap.cc:112:fulladd$26050[1]
.sym 121768 $auto$maccmap.cc:240:synth$26052.C[2]
.sym 121770 $auto$maccmap.cc:240:synth$26052.C[4]
.sym 121771 $false
.sym 121772 $abc$72829$auto$maccmap.cc:111:fulladd$26049[3]
.sym 121773 $abc$72829$auto$maccmap.cc:112:fulladd$26050[2]
.sym 121774 $auto$maccmap.cc:240:synth$26052.C[3]
.sym 121777 $false
.sym 121778 $false
.sym 121779 $abc$72829$auto$maccmap.cc:112:fulladd$26050[3]
.sym 121780 $auto$maccmap.cc:240:synth$26052.C[4]
.sym 121789 $false
.sym 121790 soc.cpu.pcpi_mul.mul_counter[3]
.sym 121791 $false
.sym 121792 $auto$alumacc.cc:474:replace_alu$7741.C[3]
.sym 121795 $false
.sym 121796 soc.cpu.pcpi_mul.mul_counter[4]
.sym 121797 $false
.sym 121798 $auto$alumacc.cc:474:replace_alu$7741.C[4]
.sym 121805 resetn$2
.sym 121806 clk_16mhz$2$2
.sym 121807 soc.cpu.pcpi_mul.mul_waiting$2
.sym 121809 soc.cpu.pcpi_mul.rd[50]
.sym 121810 soc.cpu.pcpi_mul.rd[51]
.sym 121811 soc.cpu.pcpi_mul.rdx[52]
.sym 121813 soc.cpu.pcpi_mul.rd[48]
.sym 121814 soc.cpu.pcpi_mul.rd[49]
.sym 121815 soc.cpu.pcpi_mul.mul_counter[1]
.sym 121882 soc.cpu.pcpi_mul.rs2[49]
.sym 121883 soc.cpu.pcpi_mul.rs1[0]
.sym 121884 soc.cpu.pcpi_mul.rdx[49]
.sym 121885 soc.cpu.pcpi_mul.rd[49]
.sym 121888 soc.cpu.pcpi_mul.rdx[51]
.sym 121889 soc.cpu.pcpi_mul.rd[51]
.sym 121890 soc.cpu.pcpi_mul.rs1[0]
.sym 121891 soc.cpu.pcpi_mul.rs2[51]
.sym 121894 soc.cpu.pcpi_mul.rdx[49]
.sym 121895 soc.cpu.pcpi_mul.rd[49]
.sym 121896 soc.cpu.pcpi_mul.rs1[0]
.sym 121897 soc.cpu.pcpi_mul.rs2[49]
.sym 121900 soc.cpu.pcpi_mul.rdx[6]
.sym 121901 soc.cpu.pcpi_mul.rd[6]
.sym 121902 soc.cpu.pcpi_mul.rs1[0]
.sym 121903 soc.cpu.pcpi_mul.rs2[6]
.sym 121906 soc.cpu.pcpi_mul.rs2[6]
.sym 121907 soc.cpu.pcpi_mul.rs1[0]
.sym 121908 soc.cpu.pcpi_mul.rdx[6]
.sym 121909 soc.cpu.pcpi_mul.rd[6]
.sym 121912 soc.cpu.pcpi_mul.rs2[51]
.sym 121913 soc.cpu.pcpi_mul.rs1[0]
.sym 121914 soc.cpu.pcpi_mul.rdx[51]
.sym 121915 soc.cpu.pcpi_mul.rd[51]
.sym 121918 soc.cpu.pcpi_mul.rs2[48]
.sym 121919 soc.cpu.pcpi_mul.rs1[0]
.sym 121920 soc.cpu.pcpi_mul.rdx[48]
.sym 121921 soc.cpu.pcpi_mul.rd[48]
.sym 121924 soc.cpu.reg_op2[0]
.sym 121925 $false
.sym 121926 $false
.sym 121927 $false
.sym 121928 resetn$2
.sym 121929 clk_16mhz$2$2
.sym 121930 $abc$72829$auto$rtlil.cc:1981:NotGate$72719
.sym 121932 soc.cpu.pcpi_mul.rd[38]
.sym 121933 soc.cpu.pcpi_mul.rd[39]
.sym 121934 soc.cpu.pcpi_mul.rdx[40]
.sym 121935 soc.cpu.pcpi_mul.rd[40]
.sym 121936 soc.cpu.pcpi_mul.rd[37]
.sym 121937 soc.cpu.pcpi_mul.rd[5]
.sym 122005 soc.cpu.pcpi_mul.rs2[37]
.sym 122006 soc.cpu.pcpi_mul.rs1[0]
.sym 122007 soc.cpu.pcpi_mul.rdx[37]
.sym 122008 soc.cpu.pcpi_mul.rd[37]
.sym 122011 soc.cpu.pcpi_mul.rdx[37]
.sym 122012 soc.cpu.pcpi_mul.rd[37]
.sym 122013 soc.cpu.pcpi_mul.rs1[0]
.sym 122014 soc.cpu.pcpi_mul.rs2[37]
.sym 122017 soc.cpu.pcpi_mul.rs2[39]
.sym 122018 soc.cpu.pcpi_mul.rs1[0]
.sym 122019 soc.cpu.pcpi_mul.rdx[39]
.sym 122020 soc.cpu.pcpi_mul.rd[39]
.sym 122023 soc.cpu.pcpi_mul.rdx[39]
.sym 122024 soc.cpu.pcpi_mul.rd[39]
.sym 122025 soc.cpu.pcpi_mul.rs1[0]
.sym 122026 soc.cpu.pcpi_mul.rs2[39]
.sym 122029 soc.cpu.pcpi_mul.rs2[40]
.sym 122030 soc.cpu.pcpi_mul.rs1[0]
.sym 122031 soc.cpu.pcpi_mul.rdx[40]
.sym 122032 soc.cpu.pcpi_mul.rd[40]
.sym 122035 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122036 soc.cpu.pcpi_mul.rs2[50]
.sym 122037 soc.cpu.pcpi_mul.instr_mulh
.sym 122038 soc.cpu.reg_op2[31]
.sym 122041 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122042 soc.cpu.pcpi_mul.rs2[49]
.sym 122043 soc.cpu.pcpi_mul.instr_mulh
.sym 122044 soc.cpu.reg_op2[31]
.sym 122047 $false
.sym 122048 $false
.sym 122049 $false
.sym 122050 $false
.sym 122051 resetn$2
.sym 122052 clk_16mhz$2$2
.sym 122053 $false
.sym 122054 $abc$72829$auto$maccmap.cc:112:fulladd$26147[2]
.sym 122055 $abc$72829$auto$maccmap.cc:111:fulladd$26146[2]
.sym 122056 $abc$72829$auto$maccmap.cc:111:fulladd$26139[1]
.sym 122057 $abc$72829$auto$maccmap.cc:112:fulladd$26140[1]
.sym 122058 soc.cpu.pcpi_mul.rdx[38]
.sym 122059 soc.cpu.pcpi_mul.rs2[53]
.sym 122060 soc.cpu.pcpi_mul.rs2[54]
.sym 122061 soc.cpu.pcpi_mul.rdx[53]
.sym 122128 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122129 soc.cpu.pcpi_mul.rs2[37]
.sym 122130 soc.cpu.pcpi_mul.instr_mulh
.sym 122131 soc.cpu.reg_op2[31]
.sym 122134 $false
.sym 122135 $false
.sym 122136 $false
.sym 122137 $false
.sym 122140 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122141 soc.cpu.pcpi_mul.rs2[38]
.sym 122142 soc.cpu.pcpi_mul.instr_mulh
.sym 122143 soc.cpu.reg_op2[31]
.sym 122146 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122147 soc.cpu.pcpi_mul.rs2[39]
.sym 122148 soc.cpu.pcpi_mul.instr_mulh
.sym 122149 soc.cpu.reg_op2[31]
.sym 122152 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122153 soc.cpu.pcpi_mul.rs2[40]
.sym 122154 soc.cpu.pcpi_mul.instr_mulh
.sym 122155 soc.cpu.reg_op2[31]
.sym 122158 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122159 soc.cpu.pcpi_mul.rs2[51]
.sym 122160 soc.cpu.pcpi_mul.instr_mulh
.sym 122161 soc.cpu.reg_op2[31]
.sym 122164 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122165 soc.cpu.pcpi_mul.rs2[48]
.sym 122166 soc.cpu.pcpi_mul.instr_mulh
.sym 122167 soc.cpu.reg_op2[31]
.sym 122170 $false
.sym 122171 $false
.sym 122172 $false
.sym 122173 $false
.sym 122174 resetn$2
.sym 122175 clk_16mhz$2$2
.sym 122176 $false
.sym 122178 soc.cpu.pcpi_mul.rd[54]
.sym 122179 soc.cpu.pcpi_mul.rd[55]
.sym 122180 soc.cpu.pcpi_mul.rdx[56]
.sym 122182 soc.cpu.pcpi_mul.rd[41]
.sym 122183 soc.cpu.pcpi_mul.mul_counter[0]
.sym 122184 soc.cpu.pcpi_mul.rd[53]
.sym 122251 soc.cpu.pcpi_mul.rs2[52]
.sym 122252 soc.cpu.pcpi_mul.rs1[0]
.sym 122253 soc.cpu.pcpi_mul.rdx[52]
.sym 122254 soc.cpu.pcpi_mul.rd[52]
.sym 122257 soc.cpu.pcpi_mul.rs2[54]
.sym 122258 soc.cpu.pcpi_mul.rs1[0]
.sym 122259 soc.cpu.pcpi_mul.rdx[54]
.sym 122260 soc.cpu.pcpi_mul.rd[54]
.sym 122263 soc.cpu.pcpi_mul.rdx[41]
.sym 122264 soc.cpu.pcpi_mul.rd[41]
.sym 122265 soc.cpu.pcpi_mul.rs1[0]
.sym 122266 soc.cpu.pcpi_mul.rs2[41]
.sym 122269 soc.cpu.pcpi_mul.rs2[41]
.sym 122270 soc.cpu.pcpi_mul.rs1[0]
.sym 122271 soc.cpu.pcpi_mul.rdx[41]
.sym 122272 soc.cpu.pcpi_mul.rd[41]
.sym 122275 soc.cpu.pcpi_mul.rdx[54]
.sym 122276 soc.cpu.pcpi_mul.rd[54]
.sym 122277 soc.cpu.pcpi_mul.rs1[0]
.sym 122278 soc.cpu.pcpi_mul.rs2[54]
.sym 122281 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122282 soc.cpu.pcpi_mul.rs2[34]
.sym 122283 soc.cpu.pcpi_mul.instr_mulh
.sym 122284 soc.cpu.reg_op2[31]
.sym 122287 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122288 soc.cpu.pcpi_mul.rs2[33]
.sym 122289 soc.cpu.pcpi_mul.instr_mulh
.sym 122290 soc.cpu.reg_op2[31]
.sym 122293 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122294 soc.cpu.pcpi_mul.rs2[54]
.sym 122295 soc.cpu.pcpi_mul.instr_mulh
.sym 122296 soc.cpu.reg_op2[31]
.sym 122297 resetn$2
.sym 122298 clk_16mhz$2$2
.sym 122299 $false
.sym 122301 soc.cpu.pcpi_mul.rd[46]
.sym 122302 soc.cpu.pcpi_mul.rd[47]
.sym 122303 soc.cpu.pcpi_mul.rdx[48]
.sym 122306 soc.cpu.pcpi_mul.rd[45]
.sym 122374 soc.cpu.pcpi_mul.rs2[44]
.sym 122375 soc.cpu.pcpi_mul.rs1[0]
.sym 122376 soc.cpu.pcpi_mul.rdx[44]
.sym 122377 soc.cpu.pcpi_mul.rd[44]
.sym 122380 soc.cpu.pcpi_mul.rdx[2]
.sym 122381 soc.cpu.pcpi_mul.rd[2]
.sym 122382 soc.cpu.pcpi_mul.rs1[0]
.sym 122383 soc.cpu.pcpi_mul.rs2[2]
.sym 122386 soc.cpu.pcpi_mul.rdx[45]
.sym 122387 soc.cpu.pcpi_mul.rd[45]
.sym 122388 soc.cpu.pcpi_mul.rs1[0]
.sym 122389 soc.cpu.pcpi_mul.rs2[45]
.sym 122392 soc.cpu.pcpi_mul.rs2[2]
.sym 122393 soc.cpu.pcpi_mul.rs1[0]
.sym 122394 soc.cpu.pcpi_mul.rdx[2]
.sym 122395 soc.cpu.pcpi_mul.rd[2]
.sym 122398 $false
.sym 122399 $false
.sym 122400 $false
.sym 122401 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122404 soc.cpu.pcpi_mul.rs2[45]
.sym 122405 soc.cpu.pcpi_mul.rs1[0]
.sym 122406 soc.cpu.pcpi_mul.rdx[45]
.sym 122407 soc.cpu.pcpi_mul.rd[45]
.sym 122416 $abc$72829$auto$wreduce.cc:454:run$7256[63]
.sym 122417 $false
.sym 122418 $false
.sym 122419 $false
.sym 122420 resetn$2
.sym 122421 clk_16mhz$2$2
.sym 122422 $abc$72829$auto$rtlil.cc:1981:NotGate$72719
.sym 122423 $abc$72829$auto$maccmap.cc:112:fulladd$14278[3]
.sym 122424 $abc$72829$auto$maccmap.cc:111:fulladd$14277[3]
.sym 122425 $abc$72829$auto$maccmap.cc:112:fulladd$26140[3]
.sym 122426 $abc$72829$auto$maccmap.cc:111:fulladd$14277[2]
.sym 122427 $abc$72829$auto$maccmap.cc:112:fulladd$14278[2]
.sym 122428 $abc$72829$auto$maccmap.cc:111:fulladd$26139[3]
.sym 122429 soc.cpu.pcpi_mul.rdx[55]
.sym 122430 soc.cpu.pcpi_mul.rs2[47]
.sym 122497 $false
.sym 122498 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122499 soc.cpu.reg_op2[2]
.sym 122500 soc.cpu.pcpi_mul.rs2[1]
.sym 122503 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122504 soc.cpu.pcpi_mul.rs2[35]
.sym 122505 soc.cpu.pcpi_mul.instr_mulh
.sym 122506 soc.cpu.reg_op2[31]
.sym 122509 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122510 soc.cpu.pcpi_mul.rs2[43]
.sym 122511 soc.cpu.pcpi_mul.instr_mulh
.sym 122512 soc.cpu.reg_op2[31]
.sym 122515 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122516 soc.cpu.pcpi_mul.rs2[45]
.sym 122517 soc.cpu.pcpi_mul.instr_mulh
.sym 122518 soc.cpu.reg_op2[31]
.sym 122521 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122522 soc.cpu.pcpi_mul.rs2[36]
.sym 122523 soc.cpu.pcpi_mul.instr_mulh
.sym 122524 soc.cpu.reg_op2[31]
.sym 122527 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122528 soc.cpu.pcpi_mul.rs2[47]
.sym 122529 soc.cpu.pcpi_mul.instr_mulh
.sym 122530 soc.cpu.reg_op2[31]
.sym 122533 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122534 soc.cpu.pcpi_mul.rs2[44]
.sym 122535 soc.cpu.pcpi_mul.instr_mulh
.sym 122536 soc.cpu.reg_op2[31]
.sym 122539 $false
.sym 122540 $false
.sym 122541 $false
.sym 122542 $false
.sym 122543 resetn$2
.sym 122544 clk_16mhz$2$2
.sym 122545 $false
.sym 122546 $abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:169$82_Y_new_inv_
.sym 122547 $abc$72829$auto$maccmap.cc:112:fulladd$26028[0]
.sym 122550 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[17]
.sym 122552 soc.cpu.pcpi_mul.rdx[47]
.sym 122553 soc.cpu.pcpi_mul.rdx[0]
.sym 122620 soc.cpu.pcpi_mul.rs2[56]
.sym 122621 soc.cpu.pcpi_mul.rs1[0]
.sym 122622 soc.cpu.pcpi_mul.rdx[56]
.sym 122623 soc.cpu.pcpi_mul.rd[56]
.sym 122632 soc.cpu.pcpi_mul.rdx[9]
.sym 122633 soc.cpu.pcpi_mul.rd[9]
.sym 122634 soc.cpu.pcpi_mul.rs1[0]
.sym 122635 soc.cpu.pcpi_mul.rs2[9]
.sym 122638 soc.cpu.pcpi_mul.rs2[9]
.sym 122639 soc.cpu.pcpi_mul.rs1[0]
.sym 122640 soc.cpu.pcpi_mul.rdx[9]
.sym 122641 soc.cpu.pcpi_mul.rd[9]
.sym 122644 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122645 soc.cpu.pcpi_mul.rs2[55]
.sym 122646 soc.cpu.pcpi_mul.instr_mulh
.sym 122647 soc.cpu.reg_op2[31]
.sym 122650 $false
.sym 122651 $false
.sym 122652 $false
.sym 122653 $false
.sym 122666 resetn$2
.sym 122667 clk_16mhz$2$2
.sym 122668 $false
.sym 122670 soc.cpu.pcpi_mul.rd[26]
.sym 122671 soc.cpu.pcpi_mul.rd[27]
.sym 122672 soc.cpu.pcpi_mul.rdx[28]
.sym 122674 soc.cpu.pcpi_mul.rd[9]
.sym 122675 soc.cpu.pcpi_mul.rd[24]
.sym 122676 soc.cpu.pcpi_mul.rd[0]
.sym 122743 soc.cpu.pcpi_mul.rs2[26]
.sym 122744 soc.cpu.pcpi_mul.rs1[0]
.sym 122745 soc.cpu.pcpi_mul.rdx[26]
.sym 122746 soc.cpu.pcpi_mul.rd[26]
.sym 122749 soc.cpu.pcpi_mul.rs2[24]
.sym 122750 soc.cpu.pcpi_mul.rs1[0]
.sym 122751 soc.cpu.pcpi_mul.rdx[24]
.sym 122752 soc.cpu.pcpi_mul.rd[24]
.sym 122755 soc.cpu.pcpi_mul.rdx[26]
.sym 122756 soc.cpu.pcpi_mul.rd[26]
.sym 122757 soc.cpu.pcpi_mul.rs1[0]
.sym 122758 soc.cpu.pcpi_mul.rs2[26]
.sym 122761 soc.cpu.pcpi_mul.rdx[27]
.sym 122762 soc.cpu.pcpi_mul.rd[27]
.sym 122763 soc.cpu.pcpi_mul.rs1[0]
.sym 122764 soc.cpu.pcpi_mul.rs2[27]
.sym 122767 soc.cpu.pcpi_mul.rs2[27]
.sym 122768 soc.cpu.pcpi_mul.rs1[0]
.sym 122769 soc.cpu.pcpi_mul.rdx[27]
.sym 122770 soc.cpu.pcpi_mul.rd[27]
.sym 122773 $false
.sym 122774 $false
.sym 122775 $false
.sym 122776 $false
.sym 122779 $false
.sym 122780 $false
.sym 122781 $false
.sym 122782 $false
.sym 122789 resetn$2
.sym 122790 clk_16mhz$2$2
.sym 122791 $false
.sym 122793 soc.cpu.pcpi_mul.rd[62]
.sym 122794 soc.cpu.pcpi_mul.rd[63]
.sym 122866 soc.cpu.pcpi_mul.rdx[62]
.sym 122867 soc.cpu.pcpi_mul.rd[62]
.sym 122868 soc.cpu.pcpi_mul.rs1[0]
.sym 122869 soc.cpu.pcpi_mul.rs2[62]
.sym 122872 soc.cpu.pcpi_mul.rs2[60]
.sym 122873 soc.cpu.pcpi_mul.rs1[0]
.sym 122874 soc.cpu.pcpi_mul.rdx[60]
.sym 122875 soc.cpu.pcpi_mul.rd[60]
.sym 122878 soc.cpu.pcpi_mul.rs2[62]
.sym 122879 soc.cpu.pcpi_mul.rs1[0]
.sym 122880 soc.cpu.pcpi_mul.rdx[62]
.sym 122881 soc.cpu.pcpi_mul.rd[62]
.sym 122884 soc.cpu.pcpi_mul.rdx[63]
.sym 122885 soc.cpu.pcpi_mul.rd[63]
.sym 122886 soc.cpu.pcpi_mul.rs2[63]
.sym 122887 soc.cpu.pcpi_mul.rs1[0]
.sym 122890 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122891 soc.cpu.pcpi_mul.rs2[61]
.sym 122892 soc.cpu.pcpi_mul.instr_mulh
.sym 122893 soc.cpu.reg_op2[31]
.sym 122896 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122897 soc.cpu.pcpi_mul.rs2[62]
.sym 122898 soc.cpu.pcpi_mul.instr_mulh
.sym 122899 soc.cpu.reg_op2[31]
.sym 122902 $false
.sym 122903 $false
.sym 122904 $false
.sym 122905 $false
.sym 122908 $false
.sym 122909 $false
.sym 122910 $false
.sym 122911 $false
.sym 122912 resetn$2
.sym 122913 clk_16mhz$2$2
.sym 122914 $false
.sym 122989 soc.cpu.pcpi_mul.rdx[58]
.sym 122990 soc.cpu.pcpi_mul.rd[58]
.sym 122991 soc.cpu.pcpi_mul.rs1[0]
.sym 122992 soc.cpu.pcpi_mul.rs2[58]
.sym 122995 $false
.sym 122996 $false
.sym 122997 $false
.sym 122998 pwm_connectorIF[7]
.sym 123001 $false
.sym 123002 $false
.sym 123003 $false
.sym 123004 pwm_connectorIF[0]
.sym 123007 $false
.sym 123008 $false
.sym 123009 $false
.sym 123010 pwm_connectorIF[1]
.sym 123013 $false
.sym 123014 $false
.sym 123015 $false
.sym 123016 pwm_connectorIF[2]
.sym 123019 $false
.sym 123020 $false
.sym 123021 $false
.sym 123022 pwm_connectorIF[3]
.sym 123025 soc.cpu.pcpi_mul.rs2[58]
.sym 123026 soc.cpu.pcpi_mul.rs1[0]
.sym 123027 soc.cpu.pcpi_mul.rdx[58]
.sym 123028 soc.cpu.pcpi_mul.rd[58]
.sym 123031 $false
.sym 123032 $false
.sym 123033 $false
.sym 123034 pwm_connectorIF[4]
.sym 123074 $false
.sym 123111 $auto$maccmap.cc:240:synth$26038.C[2]
.sym 123113 $abc$72829$auto$maccmap.cc:111:fulladd$26035[1]
.sym 123114 $abc$72829$auto$maccmap.cc:112:fulladd$26036[0]
.sym 123117 $auto$maccmap.cc:240:synth$26038.C[3]
.sym 123118 $false
.sym 123119 $abc$72829$auto$maccmap.cc:111:fulladd$26035[2]
.sym 123120 $abc$72829$auto$maccmap.cc:112:fulladd$26036[1]
.sym 123121 $auto$maccmap.cc:240:synth$26038.C[2]
.sym 123123 $auto$maccmap.cc:240:synth$26038.C[4]
.sym 123124 $false
.sym 123125 $abc$72829$auto$maccmap.cc:111:fulladd$26035[3]
.sym 123126 $abc$72829$auto$maccmap.cc:112:fulladd$26036[2]
.sym 123127 $auto$maccmap.cc:240:synth$26038.C[3]
.sym 123130 $false
.sym 123131 $false
.sym 123132 $abc$72829$auto$maccmap.cc:112:fulladd$26036[3]
.sym 123133 $auto$maccmap.cc:240:synth$26038.C[4]
.sym 123154 $false
.sym 123155 $abc$72829$auto$maccmap.cc:111:fulladd$26035[1]
.sym 123156 $abc$72829$auto$maccmap.cc:112:fulladd$26036[0]
.sym 123157 $false
.sym 123158 resetn$2
.sym 123159 clk_16mhz$2$2
.sym 123160 soc.cpu.pcpi_mul.mul_waiting$2
.sym 123235 $false
.sym 123236 $false
.sym 123237 $false
.sym 123238 pwm_connectorIF[8]
.sym 123241 pwmIF.count_temp[1]
.sym 123242 pwm_connectorIF[1]
.sym 123243 pwm_connectorIF[0]
.sym 123244 pwmIF.count_temp[0]
.sym 123247 pwmIF.count_temp[3]
.sym 123248 pwm_connectorIF[3]
.sym 123249 pwmIF.count_temp[2]
.sym 123250 pwm_connectorIF[2]
.sym 123253 $abc$72829$new_n9452_
.sym 123254 $abc$72829$new_n5856_
.sym 123255 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14758[0]_new_
.sym 123256 $abc$72829$new_n9451_
.sym 123259 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14727[14]_new_
.sym 123260 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14727[15]_new_
.sym 123261 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$14744[4]_new_
.sym 123262 $abc$72829$new_n5859_
.sym 123265 pwmIF.count_temp[7]
.sym 123266 pwm_connectorIF[7]
.sym 123267 pwmIF.count_temp[4]
.sym 123268 pwm_connectorIF[4]
.sym 123271 pwmIF.count_temp[5]
.sym 123272 pwm_connectorIF[5]
.sym 123273 pwm_connectorIF[4]
.sym 123274 pwmIF.count_temp[4]
.sym 123277 $false
.sym 123278 $false
.sym 123279 $false
.sym 123280 $false
.sym 123281 resetn$2
.sym 123282 clk_16mhz$2$2
.sym 123283 $false
.sym 123320 $true
.sym 123357 pwmIF.count_temp[0]$2
.sym 123358 $false
.sym 123359 pwmIF.count_temp[0]
.sym 123360 $false
.sym 123361 $false
.sym 123363 $auto$alumacc.cc:474:replace_alu$7637.C[2]
.sym 123365 $false
.sym 123366 pwmIF.count_temp[1]
.sym 123369 $auto$alumacc.cc:474:replace_alu$7637.C[3]
.sym 123370 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123371 $false
.sym 123372 pwmIF.count_temp[2]
.sym 123373 $auto$alumacc.cc:474:replace_alu$7637.C[2]
.sym 123375 $auto$alumacc.cc:474:replace_alu$7637.C[4]
.sym 123376 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123377 $false
.sym 123378 pwmIF.count_temp[3]
.sym 123379 $auto$alumacc.cc:474:replace_alu$7637.C[3]
.sym 123381 $auto$alumacc.cc:474:replace_alu$7637.C[5]
.sym 123382 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123383 $false
.sym 123384 pwmIF.count_temp[4]
.sym 123385 $auto$alumacc.cc:474:replace_alu$7637.C[4]
.sym 123387 $auto$alumacc.cc:474:replace_alu$7637.C[6]
.sym 123388 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123389 $false
.sym 123390 pwmIF.count_temp[5]
.sym 123391 $auto$alumacc.cc:474:replace_alu$7637.C[5]
.sym 123393 $auto$alumacc.cc:474:replace_alu$7637.C[7]
.sym 123394 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123395 $false
.sym 123396 pwmIF.count_temp[6]
.sym 123397 $auto$alumacc.cc:474:replace_alu$7637.C[6]
.sym 123399 $auto$alumacc.cc:474:replace_alu$7637.C[8]
.sym 123400 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123401 $false
.sym 123402 pwmIF.count_temp[7]
.sym 123403 $auto$alumacc.cc:474:replace_alu$7637.C[7]
.sym 123404 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258
.sym 123405 clk_16mhz$2$2
.sym 123406 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 123407 $abc$72829$auto$alumacc.cc:491:replace_alu$7491[31]
.sym 123408 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123409 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[19]
.sym 123410 $abc$72829$techmap\pwmIF.$2\state[0:0]_new_inv_
.sym 123411 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7501_new_inv_
.sym 123412 $abc$72829$new_n6334_
.sym 123413 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[20]
.sym 123414 pwmIF.state
.sym 123443 $auto$alumacc.cc:474:replace_alu$7637.C[8]
.sym 123480 $auto$alumacc.cc:474:replace_alu$7637.C[9]
.sym 123481 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123482 $false
.sym 123483 pwmIF.count_temp[8]
.sym 123484 $auto$alumacc.cc:474:replace_alu$7637.C[8]
.sym 123487 $false
.sym 123488 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123489 pwmIF.count_temp[9]
.sym 123490 $auto$alumacc.cc:474:replace_alu$7637.C[9]
.sym 123505 $false
.sym 123506 $false
.sym 123507 pwmIF.count_temp[0]
.sym 123508 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123511 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123512 $false
.sym 123513 pwmIF.count_temp[1]
.sym 123514 pwmIF.count_temp[0]
.sym 123527 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45258
.sym 123528 clk_16mhz$2$2
.sym 123529 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 123537 pwmIF.pwm_counter
.sym 123610 $false
.sym 123611 resetn$2
.sym 123612 pwmIF.counterI[6]
.sym 123613 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 123634 soc.cpu.mem_wdata[8]
.sym 123635 $false
.sym 123636 $false
.sym 123637 $false
.sym 123650 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$39168
.sym 123651 clk_16mhz$2$2
.sym 123652 $false
.sym 123739 pwm_connectorDF[30]
.sym 123740 pwm_connectorDF[29]
.sym 123741 pwm_connectorDF[28]
.sym 123742 pwm_connectorDF[27]
.sym 123751 $false
.sym 123752 $false
.sym 123753 $false
.sym 123754 pwm_connectorDF[28]
.sym 123757 $false
.sym 123758 $false
.sym 123759 $false
.sym 123760 pwm_connectorDF[30]
.sym 123763 $false
.sym 123764 $false
.sym 123765 $false
.sym 123766 pwm_connectorDF[27]
.sym 123776 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[25]
.sym 123777 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[24]
.sym 123778 $abc$72829$new_n5895_
.sym 123780 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[26]
.sym 123781 pwm_connectorDF[12]
.sym 123782 pwm_connectorDF[8]
.sym 123856 $false
.sym 123857 $false
.sym 123858 $false
.sym 123859 soc.cpu.compressed_instr
.sym 123862 soc.cpu.mem_wdata[4]
.sym 123863 $false
.sym 123864 $false
.sym 123865 $false
.sym 123868 soc.cpu.mem_wdata[3]
.sym 123869 $false
.sym 123870 $false
.sym 123871 $false
.sym 123874 soc.cpu.mem_wdata[1]
.sym 123875 $false
.sym 123876 $false
.sym 123877 $false
.sym 123880 soc.cpu.mem_wdata[0]
.sym 123881 $false
.sym 123882 $false
.sym 123883 $false
.sym 123886 soc.cpu.mem_wdata[7]
.sym 123887 $false
.sym 123888 $false
.sym 123889 $false
.sym 123892 soc.cpu.mem_wdata[2]
.sym 123893 $false
.sym 123894 $false
.sym 123895 $false
.sym 123896 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41016
.sym 123897 clk_16mhz$2$2
.sym 123898 $false
.sym 123899 $abc$72829$new_n6386_
.sym 123900 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[23]
.sym 123901 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[20]
.sym 123902 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[2]
.sym 123903 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$25001[0]_new_
.sym 123904 $abc$72829$new_n5892_
.sym 123906 soc.cpu.reg_next_pc[4]
.sym 123935 $false
.sym 123972 $auto$alumacc.cc:474:replace_alu$7646.C[1]
.sym 123974 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[0]
.sym 123975 soc.cpu.compressed_instr
.sym 123978 $auto$alumacc.cc:474:replace_alu$7646.C[2]
.sym 123979 $false
.sym 123980 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[1]
.sym 123981 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.BB[1]
.sym 123982 $auto$alumacc.cc:474:replace_alu$7646.C[1]
.sym 123984 $auto$alumacc.cc:474:replace_alu$7646.C[3]
.sym 123985 $false
.sym 123986 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[2]
.sym 123987 $false
.sym 123988 $auto$alumacc.cc:474:replace_alu$7646.C[2]
.sym 123990 $auto$alumacc.cc:474:replace_alu$7646.C[4]
.sym 123991 $false
.sym 123992 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[3]
.sym 123993 $false
.sym 123994 $auto$alumacc.cc:474:replace_alu$7646.C[3]
.sym 123996 $auto$alumacc.cc:474:replace_alu$7646.C[5]
.sym 123997 $false
.sym 123998 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[4]
.sym 123999 $false
.sym 124000 $auto$alumacc.cc:474:replace_alu$7646.C[4]
.sym 124002 $auto$alumacc.cc:474:replace_alu$7646.C[6]
.sym 124003 $false
.sym 124004 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[5]
.sym 124005 $false
.sym 124006 $auto$alumacc.cc:474:replace_alu$7646.C[5]
.sym 124008 $auto$alumacc.cc:474:replace_alu$7646.C[7]
.sym 124009 $false
.sym 124010 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[6]
.sym 124011 $false
.sym 124012 $auto$alumacc.cc:474:replace_alu$7646.C[6]
.sym 124014 $auto$alumacc.cc:474:replace_alu$7646.C[8]
.sym 124015 $false
.sym 124016 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7]
.sym 124017 $false
.sym 124018 $auto$alumacc.cc:474:replace_alu$7646.C[7]
.sym 124022 $abc$72829$new_n6388_
.sym 124023 $abc$72829$new_n6387_
.sym 124024 $abc$72829$new_n6384_
.sym 124025 $abc$72829$new_n6385_
.sym 124026 $abc$72829$new_n9461_
.sym 124027 soc.cpu.reg_next_pc[9]
.sym 124028 soc.cpu.reg_pc[8]
.sym 124029 soc.cpu.reg_next_pc[11]
.sym 124058 $auto$alumacc.cc:474:replace_alu$7646.C[8]
.sym 124095 $auto$alumacc.cc:474:replace_alu$7646.C[9]
.sym 124096 $false
.sym 124097 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[8]
.sym 124098 $false
.sym 124099 $auto$alumacc.cc:474:replace_alu$7646.C[8]
.sym 124101 $auto$alumacc.cc:474:replace_alu$7646.C[10]
.sym 124102 $false
.sym 124103 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[9]
.sym 124104 $false
.sym 124105 $auto$alumacc.cc:474:replace_alu$7646.C[9]
.sym 124107 $auto$alumacc.cc:474:replace_alu$7646.C[11]
.sym 124108 $false
.sym 124109 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[10]
.sym 124110 $false
.sym 124111 $auto$alumacc.cc:474:replace_alu$7646.C[10]
.sym 124113 $auto$alumacc.cc:474:replace_alu$7646.C[12]
.sym 124114 $false
.sym 124115 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[11]
.sym 124116 $false
.sym 124117 $auto$alumacc.cc:474:replace_alu$7646.C[11]
.sym 124119 $auto$alumacc.cc:474:replace_alu$7646.C[13]
.sym 124120 $false
.sym 124121 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[12]
.sym 124122 $false
.sym 124123 $auto$alumacc.cc:474:replace_alu$7646.C[12]
.sym 124125 $auto$alumacc.cc:474:replace_alu$7646.C[14]
.sym 124126 $false
.sym 124127 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[13]
.sym 124128 $false
.sym 124129 $auto$alumacc.cc:474:replace_alu$7646.C[13]
.sym 124131 $auto$alumacc.cc:474:replace_alu$7646.C[15]
.sym 124132 $false
.sym 124133 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[14]
.sym 124134 $false
.sym 124135 $auto$alumacc.cc:474:replace_alu$7646.C[14]
.sym 124137 $auto$alumacc.cc:474:replace_alu$7646.C[16]
.sym 124138 $false
.sym 124139 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[15]
.sym 124140 $false
.sym 124141 $auto$alumacc.cc:474:replace_alu$7646.C[15]
.sym 124145 $abc$72829$new_n5896_
.sym 124146 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[0]
.sym 124147 $abc$72829$new_n5897_
.sym 124148 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[6]
.sym 124149 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[5]
.sym 124150 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[9]
.sym 124151 soc.cpu.reg_next_pc[17]
.sym 124152 soc.cpu.reg_next_pc[18]
.sym 124181 $auto$alumacc.cc:474:replace_alu$7646.C[16]
.sym 124218 $auto$alumacc.cc:474:replace_alu$7646.C[17]
.sym 124219 $false
.sym 124220 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[16]
.sym 124221 $false
.sym 124222 $auto$alumacc.cc:474:replace_alu$7646.C[16]
.sym 124224 $auto$alumacc.cc:474:replace_alu$7646.C[18]
.sym 124225 $false
.sym 124226 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[17]
.sym 124227 $false
.sym 124228 $auto$alumacc.cc:474:replace_alu$7646.C[17]
.sym 124230 $auto$alumacc.cc:474:replace_alu$7646.C[19]
.sym 124231 $false
.sym 124232 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[18]
.sym 124233 $false
.sym 124234 $auto$alumacc.cc:474:replace_alu$7646.C[18]
.sym 124236 $auto$alumacc.cc:474:replace_alu$7646.C[20]
.sym 124237 $false
.sym 124238 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[19]
.sym 124239 $false
.sym 124240 $auto$alumacc.cc:474:replace_alu$7646.C[19]
.sym 124242 $auto$alumacc.cc:474:replace_alu$7646.C[21]
.sym 124243 $false
.sym 124244 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[20]
.sym 124245 $false
.sym 124246 $auto$alumacc.cc:474:replace_alu$7646.C[20]
.sym 124248 $auto$alumacc.cc:474:replace_alu$7646.C[22]
.sym 124249 $false
.sym 124250 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[21]
.sym 124251 $false
.sym 124252 $auto$alumacc.cc:474:replace_alu$7646.C[21]
.sym 124254 $auto$alumacc.cc:474:replace_alu$7646.C[23]
.sym 124255 $false
.sym 124256 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[22]
.sym 124257 $false
.sym 124258 $auto$alumacc.cc:474:replace_alu$7646.C[22]
.sym 124260 $auto$alumacc.cc:474:replace_alu$7646.C[24]
.sym 124261 $false
.sym 124262 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[23]
.sym 124263 $false
.sym 124264 $auto$alumacc.cc:474:replace_alu$7646.C[23]
.sym 124268 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[31]
.sym 124269 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[21]
.sym 124270 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[17]
.sym 124271 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[18]
.sym 124272 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25]
.sym 124273 $abc$72829$new_n5893_
.sym 124274 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498
.sym 124275 pwm_connectorDF[21]
.sym 124304 $auto$alumacc.cc:474:replace_alu$7646.C[24]
.sym 124341 $auto$alumacc.cc:474:replace_alu$7646.C[25]
.sym 124342 $false
.sym 124343 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[24]
.sym 124344 $false
.sym 124345 $auto$alumacc.cc:474:replace_alu$7646.C[24]
.sym 124347 $auto$alumacc.cc:474:replace_alu$7646.C[26]
.sym 124348 $false
.sym 124349 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[25]
.sym 124350 $false
.sym 124351 $auto$alumacc.cc:474:replace_alu$7646.C[25]
.sym 124353 $auto$alumacc.cc:474:replace_alu$7646.C[27]
.sym 124354 $false
.sym 124355 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[26]
.sym 124356 $false
.sym 124357 $auto$alumacc.cc:474:replace_alu$7646.C[26]
.sym 124359 $auto$alumacc.cc:474:replace_alu$7646.C[28]
.sym 124360 $false
.sym 124361 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[27]
.sym 124362 $false
.sym 124363 $auto$alumacc.cc:474:replace_alu$7646.C[27]
.sym 124365 $auto$alumacc.cc:474:replace_alu$7646.C[29]
.sym 124366 $false
.sym 124367 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[28]
.sym 124368 $false
.sym 124369 $auto$alumacc.cc:474:replace_alu$7646.C[28]
.sym 124371 $auto$alumacc.cc:474:replace_alu$7646.C[30]
.sym 124372 $false
.sym 124373 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[29]
.sym 124374 $false
.sym 124375 $auto$alumacc.cc:474:replace_alu$7646.C[29]
.sym 124378 $abc$72829$new_n6986_
.sym 124379 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[30]
.sym 124380 $abc$72829$new_n6863_
.sym 124381 $auto$alumacc.cc:474:replace_alu$7646.C[30]
.sym 124384 $false
.sym 124385 $abc$72829$new_n6966_
.sym 124386 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[26]
.sym 124387 $abc$72829$new_n6863_
.sym 124388 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 124389 clk_16mhz$2$2
.sym 124390 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 124391 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[12]
.sym 124392 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[8]
.sym 124393 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[16]
.sym 124394 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[13]
.sym 124395 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24987[4]_new_
.sym 124396 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[11]
.sym 124397 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[10]
.sym 124398 pwmDF.counterI[1]
.sym 124427 $true
.sym 124464 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[0]$2
.sym 124465 $false
.sym 124466 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[0]
.sym 124467 $false
.sym 124468 $false
.sym 124470 $auto$alumacc.cc:474:replace_alu$7542.C[2]
.sym 124472 $false
.sym 124473 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[1]
.sym 124476 $auto$alumacc.cc:474:replace_alu$7542.C[3]
.sym 124478 $false
.sym 124479 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[2]
.sym 124482 $auto$alumacc.cc:474:replace_alu$7542.C[4]
.sym 124484 $false
.sym 124485 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[3]
.sym 124488 $auto$alumacc.cc:474:replace_alu$7542.C[5]
.sym 124490 $false
.sym 124491 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[4]
.sym 124494 $auto$alumacc.cc:474:replace_alu$7542.C[6]
.sym 124496 $false
.sym 124497 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[5]
.sym 124500 $auto$alumacc.cc:474:replace_alu$7542.C[7]
.sym 124502 $false
.sym 124503 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[6]
.sym 124506 $auto$alumacc.cc:474:replace_alu$7542.C[8]
.sym 124508 $false
.sym 124509 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[7]
.sym 124550 $auto$alumacc.cc:474:replace_alu$7542.C[8]
.sym 124587 $auto$alumacc.cc:474:replace_alu$7542.C[9]
.sym 124589 $false
.sym 124590 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[8]
.sym 124593 $auto$alumacc.cc:474:replace_alu$7542.C[10]
.sym 124595 $false
.sym 124596 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[9]
.sym 124599 $auto$alumacc.cc:474:replace_alu$7542.C[11]
.sym 124601 $false
.sym 124602 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[10]
.sym 124605 $auto$alumacc.cc:474:replace_alu$7542.C[12]
.sym 124607 $false
.sym 124608 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[11]
.sym 124611 $auto$alumacc.cc:474:replace_alu$7542.C[13]
.sym 124613 $false
.sym 124614 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[12]
.sym 124617 $auto$alumacc.cc:474:replace_alu$7542.C[14]
.sym 124619 $false
.sym 124620 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[13]
.sym 124623 $auto$alumacc.cc:474:replace_alu$7542.C[15]
.sym 124625 $false
.sym 124626 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[14]
.sym 124629 $auto$alumacc.cc:474:replace_alu$7542.C[16]
.sym 124631 $false
.sym 124632 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[15]
.sym 124673 $auto$alumacc.cc:474:replace_alu$7542.C[16]
.sym 124710 $auto$alumacc.cc:474:replace_alu$7542.C[17]
.sym 124712 $false
.sym 124713 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[16]
.sym 124716 $auto$alumacc.cc:474:replace_alu$7542.C[18]
.sym 124718 $false
.sym 124719 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[17]
.sym 124722 $auto$alumacc.cc:474:replace_alu$7542.C[19]
.sym 124724 $false
.sym 124725 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[18]
.sym 124728 $auto$alumacc.cc:474:replace_alu$7542.C[20]
.sym 124730 $false
.sym 124731 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[19]
.sym 124734 $auto$alumacc.cc:474:replace_alu$7542.C[21]
.sym 124736 $false
.sym 124737 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[20]
.sym 124740 $auto$alumacc.cc:474:replace_alu$7542.C[22]
.sym 124742 $false
.sym 124743 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[21]
.sym 124746 $auto$alumacc.cc:474:replace_alu$7542.C[23]
.sym 124748 $false
.sym 124749 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[22]
.sym 124752 $auto$alumacc.cc:474:replace_alu$7542.C[24]
.sym 124754 $false
.sym 124755 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[23]
.sym 124796 $auto$alumacc.cc:474:replace_alu$7542.C[24]
.sym 124833 $auto$alumacc.cc:474:replace_alu$7542.C[25]
.sym 124835 $false
.sym 124836 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[24]
.sym 124839 $auto$alumacc.cc:474:replace_alu$7542.C[26]
.sym 124841 $false
.sym 124842 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[25]
.sym 124845 $auto$alumacc.cc:474:replace_alu$7542.C[27]
.sym 124847 $false
.sym 124848 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[26]
.sym 124851 $auto$alumacc.cc:474:replace_alu$7542.C[28]
.sym 124853 $false
.sym 124854 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[27]
.sym 124857 $auto$alumacc.cc:474:replace_alu$7542.C[29]
.sym 124859 $false
.sym 124860 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[28]
.sym 124863 $auto$alumacc.cc:474:replace_alu$7542.C[30]
.sym 124865 $false
.sym 124866 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[29]
.sym 124869 $auto$alumacc.cc:474:replace_alu$7542.C[31]
.sym 124871 $false
.sym 124872 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[30]
.sym 124875 $abc$72829$auto$alumacc.cc:491:replace_alu$7544[31]$2
.sym 124877 $false
.sym 124878 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[31]
.sym 124883 $abc$72829$auto$alumacc.cc:491:replace_alu$7533[31]
.sym 124884 $abc$72829$new_n6383_
.sym 124885 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7559_new_inv_
.sym 124886 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 124887 $abc$72829$techmap\pwmDF.$2\state[0:0]_new_inv_
.sym 124888 pwmDF.state
.sym 124890 pwmDF.pwm_counter
.sym 124960 $abc$72829$auto$alumacc.cc:491:replace_alu$7544[31]$2
.sym 124963 $false
.sym 124964 $false
.sym 124965 $false
.sym 124966 pwm_connectorDF[29]
.sym 124969 $false
.sym 124970 $false
.sym 124971 $false
.sym 124972 pwm_connectorDF[15]
.sym 124987 $false
.sym 124988 $false
.sym 124989 $false
.sym 124990 pwm_connectorDF[19]
.sym 124993 $false
.sym 124994 $false
.sym 124995 pwmDF.counterI[0]
.sym 124996 pwmDF.counterI[6]
.sym 125003 $true
.sym 125004 clk_16mhz$2$2
.sym 125005 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 125054 pwmIF.pwm_counter
.sym 125081 flash_clk$2
.sym 125084 flash_csb$2
.sym 125108 $abc$72829$auto$wreduce.cc:454:run$7225[2]
.sym 125109 encoderR.encoderCounter[3]
.sym 125110 encoderR.encoderCounter[0]
.sym 125111 encoderR.encoderCounter[2]
.sym 125181 $false
.sym 125182 $false
.sym 125183 $false
.sym 125184 soc.cpu.pcpi_div.divisor[4]
.sym 125187 $false
.sym 125188 $false
.sym 125189 $false
.sym 125190 soc.cpu.pcpi_div.divisor[1]
.sym 125193 $false
.sym 125194 $false
.sym 125195 $false
.sym 125196 soc.cpu.pcpi_div.divisor[5]
.sym 125199 $false
.sym 125200 $false
.sym 125201 $false
.sym 125202 soc.cpu.pcpi_div.divisor[6]
.sym 125211 $false
.sym 125212 $false
.sym 125213 $false
.sym 125214 soc.cpu.pcpi_div.divisor[7]
.sym 125217 $abc$72829$new_n5932_
.sym 125218 $false
.sym 125219 encoderR.encoderCounter[1]
.sym 125220 encoderR.encoderCounter[0]
.sym 125227 $true
.sym 125228 clk_16mhz$2$2
.sym 125229 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 125234 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45886
.sym 125235 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45849
.sym 125236 $abc$72829$new_n5931_
.sym 125239 $abc$72829$new_n5932_
.sym 125241 encoderR.pinEncoderFPrev
.sym 125344 $false
.sym 125345 $false
.sym 125346 $false
.sym 125347 soc.cpu.pcpi_div.divisor[9]
.sym 125350 $false
.sym 125351 $false
.sym 125352 $false
.sym 125353 soc.cpu.pcpi_div.divisor[12]
.sym 125356 $false
.sym 125357 soc.cpu.pcpi_div.start$2
.sym 125358 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[12]_new_inv_
.sym 125359 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[12]
.sym 125362 $false
.sym 125363 soc.cpu.pcpi_div.start$2
.sym 125364 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[8]_new_inv_
.sym 125365 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[8]
.sym 125368 $false
.sym 125369 soc.cpu.pcpi_div.start$2
.sym 125370 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[14]_new_inv_
.sym 125371 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[14]
.sym 125374 $false
.sym 125375 soc.cpu.pcpi_div.start$2
.sym 125376 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[15]_new_inv_
.sym 125377 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[15]
.sym 125386 $false
.sym 125387 soc.cpu.pcpi_div.start$2
.sym 125388 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[6]_new_inv_
.sym 125389 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[6]
.sym 125390 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 125391 clk_16mhz$2$2
.sym 125392 $false
.sym 125400 soc.spimemio.xfer_io0_90
.sym 125473 $false
.sym 125474 $false
.sym 125475 $false
.sym 125476 soc.cpu.pcpi_div.divisor[22]
.sym 125479 $false
.sym 125480 soc.spimemio.config_en
.sym 125481 $abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:167$78_Y_new_inv_
.sym 125482 soc.spimemio.config_do[1]
.sym 125485 $false
.sym 125486 $false
.sym 125487 $false
.sym 125488 soc.cpu.pcpi_div.divisor[23]
.sym 125491 $false
.sym 125492 $false
.sym 125493 $false
.sym 125494 soc.cpu.pcpi_div.divisor[21]
.sym 125497 $false
.sym 125498 soc.spimemio.config_en
.sym 125499 $abc$72829$techmap\soc.spimemio.$ternary$spimemio.v:169$82_Y_new_inv_
.sym 125500 soc.spimemio.config_do[3]
.sym 125503 $false
.sym 125504 soc.cpu.pcpi_div.start$2
.sym 125505 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[16]_new_inv_
.sym 125506 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[16]
.sym 125509 $false
.sym 125510 soc.cpu.pcpi_div.start$2
.sym 125511 $abc$72829$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1078_Y[23]_new_inv_
.sym 125512 $abc$72829$techmap\soc.cpu.pcpi_div.$procmux$5663_Y[23]
.sym 125513 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$61130
.sym 125514 clk_16mhz$2$2
.sym 125515 $false
.sym 125519 soc.spimemio.xfer_io1_90
.sym 125590 $false
.sym 125591 $false
.sym 125592 $false
.sym 125593 soc.cpu.pcpi_div.divisor[24]
.sym 125602 soc.spimemio.config_ddr
.sym 125603 soc.spimemio.xfer_io1_90
.sym 125604 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y
.sym 125605 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 125608 $false
.sym 125609 $false
.sym 125610 $false
.sym 125611 soc.cpu.pcpi_div.divisor[28]
.sym 125614 $false
.sym 125615 $false
.sym 125616 $false
.sym 125617 soc.cpu.pcpi_div.divisor[29]
.sym 125626 soc.cpu.pcpi_div.divisor[6]
.sym 125627 $false
.sym 125628 $false
.sym 125629 $false
.sym 125636 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$60412$2
.sym 125637 clk_16mhz$2$2
.sym 125638 soc.cpu.pcpi_div.start$2
.sym 125641 $abc$72829$auto$wreduce.cc:454:run$7224[2]
.sym 125642 encoderL.encoderCounter[3]
.sym 125643 encoderL.encoderCounter[0]
.sym 125644 encoderL.encoderCounter[2]
.sym 125713 $false
.sym 125714 $false
.sym 125715 $abc$72829$new_n5927_
.sym 125716 $abc$72829$new_n5928_
.sym 125719 resetn$2
.sym 125720 encoderL.encoderCounter[1]
.sym 125721 pinEncoderIF$2
.sym 125722 encoderL.pinEncoderFPrev
.sym 125725 $false
.sym 125726 $false
.sym 125727 $false
.sym 125728 soc.cpu.pcpi_div.divisor[31]
.sym 125731 $false
.sym 125732 $false
.sym 125733 $false
.sym 125734 soc.cpu.pcpi_div.divisor[40]
.sym 125737 $false
.sym 125738 $false
.sym 125739 $false
.sym 125740 soc.cpu.pcpi_div.divisor[44]
.sym 125743 $false
.sym 125744 $false
.sym 125745 $false
.sym 125746 soc.cpu.pcpi_div.divisor[47]
.sym 125749 $false
.sym 125750 $false
.sym 125751 $false
.sym 125752 soc.cpu.pcpi_div.divisor[33]
.sym 125764 $abc$72829$new_n5928_
.sym 125768 encoderL.encoderCounter[1]
.sym 125798 $true
.sym 125835 soc.cpu.pcpi_mul.mul_counter[0]$2
.sym 125836 $false
.sym 125837 soc.cpu.pcpi_mul.mul_counter[0]
.sym 125838 $false
.sym 125839 $false
.sym 125841 $auto$alumacc.cc:474:replace_alu$7741.C[2]$2
.sym 125843 soc.cpu.pcpi_mul.mul_counter[1]
.sym 125844 $true$2
.sym 125847 $auto$alumacc.cc:474:replace_alu$7741.C[3]$2
.sym 125849 soc.cpu.pcpi_mul.mul_counter[2]
.sym 125850 $true$2
.sym 125851 $auto$alumacc.cc:474:replace_alu$7741.C[2]$2
.sym 125853 $auto$alumacc.cc:474:replace_alu$7741.C[4]$2
.sym 125855 soc.cpu.pcpi_mul.mul_counter[3]
.sym 125856 $true$2
.sym 125857 $auto$alumacc.cc:474:replace_alu$7741.C[3]$2
.sym 125859 $auto$alumacc.cc:474:replace_alu$7741.C[5]$2
.sym 125861 soc.cpu.pcpi_mul.mul_counter[4]
.sym 125862 $true$2
.sym 125863 $auto$alumacc.cc:474:replace_alu$7741.C[4]$2
.sym 125865 $auto$alumacc.cc:474:replace_alu$7741.C[6]
.sym 125867 soc.cpu.pcpi_mul.mul_counter[5]
.sym 125868 $true$2
.sym 125869 $auto$alumacc.cc:474:replace_alu$7741.C[5]$2
.sym 125872 $false
.sym 125873 soc.cpu.pcpi_mul.mul_counter[6]
.sym 125874 $false
.sym 125875 $auto$alumacc.cc:474:replace_alu$7741.C[6]
.sym 125878 $false
.sym 125879 soc.cpu.pcpi_mul.mul_counter[2]
.sym 125880 $false
.sym 125881 $auto$alumacc.cc:474:replace_alu$7741.C[2]
.sym 125882 resetn$2
.sym 125883 clk_16mhz$2$2
.sym 125884 soc.cpu.pcpi_mul.mul_waiting$2
.sym 125885 $abc$72829$auto$maccmap.cc:112:fulladd$26090[3]
.sym 125886 $abc$72829$auto$maccmap.cc:112:fulladd$25985[2]
.sym 125887 $abc$72829$auto$maccmap.cc:111:fulladd$25984[2]
.sym 125888 $abc$72829$auto$alumacc.cc:474:replace_alu$7422.BB[55]
.sym 125892 $abc$72829$auto$maccmap.cc:111:fulladd$26089[3]
.sym 125921 $false
.sym 125958 $auto$maccmap.cc:240:synth$25987.C[2]
.sym 125960 $abc$72829$auto$maccmap.cc:111:fulladd$25984[1]
.sym 125961 $abc$72829$auto$maccmap.cc:112:fulladd$25985[0]
.sym 125964 $auto$maccmap.cc:240:synth$25987.C[3]
.sym 125965 $false
.sym 125966 $abc$72829$auto$maccmap.cc:111:fulladd$25984[2]
.sym 125967 $abc$72829$auto$maccmap.cc:112:fulladd$25985[1]
.sym 125968 $auto$maccmap.cc:240:synth$25987.C[2]
.sym 125970 $auto$maccmap.cc:240:synth$25987.C[4]
.sym 125971 $false
.sym 125972 $abc$72829$auto$maccmap.cc:111:fulladd$25984[3]
.sym 125973 $abc$72829$auto$maccmap.cc:112:fulladd$25985[2]
.sym 125974 $auto$maccmap.cc:240:synth$25987.C[3]
.sym 125977 $false
.sym 125978 $false
.sym 125979 $abc$72829$auto$maccmap.cc:112:fulladd$25985[3]
.sym 125980 $auto$maccmap.cc:240:synth$25987.C[4]
.sym 125989 soc.cpu.pcpi_mul.rdx[48]
.sym 125990 soc.cpu.pcpi_mul.rd[48]
.sym 125991 soc.cpu.pcpi_mul.rs1[0]
.sym 125992 soc.cpu.pcpi_mul.rs2[48]
.sym 125995 $false
.sym 125996 $abc$72829$auto$maccmap.cc:111:fulladd$25984[1]
.sym 125997 $abc$72829$auto$maccmap.cc:112:fulladd$25985[0]
.sym 125998 $false
.sym 126001 $false
.sym 126002 soc.cpu.pcpi_mul.mul_counter[1]
.sym 126003 $false
.sym 126004 soc.cpu.pcpi_mul.mul_counter[0]
.sym 126005 resetn$2
.sym 126006 clk_16mhz$2$2
.sym 126007 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126009 soc.cpu.pcpi_mul.rd[18]
.sym 126010 soc.cpu.pcpi_mul.rd[19]
.sym 126011 soc.cpu.pcpi_mul.rdx[20]
.sym 126044 $false
.sym 126081 $auto$maccmap.cc:240:synth$26149.C[2]
.sym 126083 $abc$72829$auto$maccmap.cc:111:fulladd$26146[1]
.sym 126084 $abc$72829$auto$maccmap.cc:112:fulladd$26147[0]
.sym 126087 $auto$maccmap.cc:240:synth$26149.C[3]
.sym 126088 $false
.sym 126089 $abc$72829$auto$maccmap.cc:111:fulladd$26146[2]
.sym 126090 $abc$72829$auto$maccmap.cc:112:fulladd$26147[1]
.sym 126091 $auto$maccmap.cc:240:synth$26149.C[2]
.sym 126093 $auto$maccmap.cc:240:synth$26149.C[4]
.sym 126094 $false
.sym 126095 $abc$72829$auto$maccmap.cc:111:fulladd$26146[3]
.sym 126096 $abc$72829$auto$maccmap.cc:112:fulladd$26147[2]
.sym 126097 $auto$maccmap.cc:240:synth$26149.C[3]
.sym 126100 $false
.sym 126101 $false
.sym 126102 $abc$72829$auto$maccmap.cc:112:fulladd$26147[3]
.sym 126103 $auto$maccmap.cc:240:synth$26149.C[4]
.sym 126106 soc.cpu.pcpi_mul.rdx[40]
.sym 126107 soc.cpu.pcpi_mul.rd[40]
.sym 126108 soc.cpu.pcpi_mul.rs1[0]
.sym 126109 soc.cpu.pcpi_mul.rs2[40]
.sym 126112 $false
.sym 126113 $abc$72829$auto$maccmap.cc:111:fulladd$26146[1]
.sym 126114 $abc$72829$auto$maccmap.cc:112:fulladd$26147[0]
.sym 126115 $false
.sym 126118 $false
.sym 126119 $abc$72829$auto$maccmap.cc:111:fulladd$26049[1]
.sym 126120 $abc$72829$auto$maccmap.cc:112:fulladd$26050[0]
.sym 126121 $false
.sym 126128 resetn$2
.sym 126129 clk_16mhz$2$2
.sym 126130 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126133 soc.cpu.pcpi_mul.rdx[50]
.sym 126135 soc.cpu.pcpi_mul.rdx[35]
.sym 126136 soc.cpu.pcpi_mul.rdx[19]
.sym 126205 soc.cpu.pcpi_mul.rs2[38]
.sym 126206 soc.cpu.pcpi_mul.rs1[0]
.sym 126207 soc.cpu.pcpi_mul.rdx[38]
.sym 126208 soc.cpu.pcpi_mul.rd[38]
.sym 126211 soc.cpu.pcpi_mul.rdx[38]
.sym 126212 soc.cpu.pcpi_mul.rd[38]
.sym 126213 soc.cpu.pcpi_mul.rs1[0]
.sym 126214 soc.cpu.pcpi_mul.rs2[38]
.sym 126217 soc.cpu.pcpi_mul.rdx[53]
.sym 126218 soc.cpu.pcpi_mul.rd[53]
.sym 126219 soc.cpu.pcpi_mul.rs1[0]
.sym 126220 soc.cpu.pcpi_mul.rs2[53]
.sym 126223 soc.cpu.pcpi_mul.rs2[53]
.sym 126224 soc.cpu.pcpi_mul.rs1[0]
.sym 126225 soc.cpu.pcpi_mul.rdx[53]
.sym 126226 soc.cpu.pcpi_mul.rd[53]
.sym 126229 $false
.sym 126230 $false
.sym 126231 $false
.sym 126232 $false
.sym 126235 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126236 soc.cpu.pcpi_mul.rs2[52]
.sym 126237 soc.cpu.pcpi_mul.instr_mulh
.sym 126238 soc.cpu.reg_op2[31]
.sym 126241 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126242 soc.cpu.pcpi_mul.rs2[53]
.sym 126243 soc.cpu.pcpi_mul.instr_mulh
.sym 126244 soc.cpu.reg_op2[31]
.sym 126247 $false
.sym 126248 $false
.sym 126249 $false
.sym 126250 $false
.sym 126251 resetn$2
.sym 126252 clk_16mhz$2$2
.sym 126253 $false
.sym 126254 $abc$72829$auto$maccmap.cc:112:fulladd$26132[3]
.sym 126255 $abc$72829$auto$maccmap.cc:112:fulladd$26132[1]
.sym 126256 $abc$72829$auto$maccmap.cc:111:fulladd$26131[3]
.sym 126257 $abc$72829$auto$maccmap.cc:112:fulladd$26132[2]
.sym 126258 $abc$72829$auto$maccmap.cc:111:fulladd$26131[1]
.sym 126259 $abc$72829$auto$maccmap.cc:111:fulladd$26131[2]
.sym 126260 soc.cpu.pcpi_mul.rdx[33]
.sym 126261 soc.cpu.pcpi_mul.rdx[34]
.sym 126290 $false
.sym 126327 $auto$maccmap.cc:240:synth$26142.C[2]
.sym 126329 $abc$72829$auto$maccmap.cc:111:fulladd$26139[1]
.sym 126330 $abc$72829$auto$maccmap.cc:112:fulladd$26140[0]
.sym 126333 $auto$maccmap.cc:240:synth$26142.C[3]
.sym 126334 $false
.sym 126335 $abc$72829$auto$maccmap.cc:111:fulladd$26139[2]
.sym 126336 $abc$72829$auto$maccmap.cc:112:fulladd$26140[1]
.sym 126337 $auto$maccmap.cc:240:synth$26142.C[2]
.sym 126339 $auto$maccmap.cc:240:synth$26142.C[4]
.sym 126340 $false
.sym 126341 $abc$72829$auto$maccmap.cc:111:fulladd$26139[3]
.sym 126342 $abc$72829$auto$maccmap.cc:112:fulladd$26140[2]
.sym 126343 $auto$maccmap.cc:240:synth$26142.C[3]
.sym 126346 $false
.sym 126347 $false
.sym 126348 $abc$72829$auto$maccmap.cc:112:fulladd$26140[3]
.sym 126349 $auto$maccmap.cc:240:synth$26142.C[4]
.sym 126358 $false
.sym 126359 $abc$72829$auto$maccmap.cc:111:fulladd$25991[1]
.sym 126360 $abc$72829$auto$maccmap.cc:112:fulladd$25992[0]
.sym 126361 $false
.sym 126364 $false
.sym 126365 $false
.sym 126366 $false
.sym 126367 soc.cpu.pcpi_mul.mul_counter[0]
.sym 126370 $false
.sym 126371 $abc$72829$auto$maccmap.cc:111:fulladd$26139[1]
.sym 126372 $abc$72829$auto$maccmap.cc:112:fulladd$26140[0]
.sym 126373 $false
.sym 126374 resetn$2
.sym 126375 clk_16mhz$2$2
.sym 126376 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126378 soc.cpu.pcpi_mul.rd[34]
.sym 126379 soc.cpu.pcpi_mul.rd[35]
.sym 126380 soc.cpu.pcpi_mul.rdx[36]
.sym 126383 soc.cpu.pcpi_mul.rd[33]
.sym 126413 $false
.sym 126450 $auto$maccmap.cc:240:synth$14280.C[2]
.sym 126452 $abc$72829$auto$maccmap.cc:111:fulladd$14277[1]
.sym 126453 $abc$72829$auto$maccmap.cc:112:fulladd$14278[0]
.sym 126456 $auto$maccmap.cc:240:synth$14280.C[3]
.sym 126457 $false
.sym 126458 $abc$72829$auto$maccmap.cc:111:fulladd$14277[2]
.sym 126459 $abc$72829$auto$maccmap.cc:112:fulladd$14278[1]
.sym 126460 $auto$maccmap.cc:240:synth$14280.C[2]
.sym 126462 $auto$maccmap.cc:240:synth$14280.C[4]
.sym 126463 $false
.sym 126464 $abc$72829$auto$maccmap.cc:111:fulladd$14277[3]
.sym 126465 $abc$72829$auto$maccmap.cc:112:fulladd$14278[2]
.sym 126466 $auto$maccmap.cc:240:synth$14280.C[3]
.sym 126469 $false
.sym 126470 $false
.sym 126471 $abc$72829$auto$maccmap.cc:112:fulladd$14278[3]
.sym 126472 $auto$maccmap.cc:240:synth$14280.C[4]
.sym 126487 $false
.sym 126488 $abc$72829$auto$maccmap.cc:111:fulladd$14277[1]
.sym 126489 $abc$72829$auto$maccmap.cc:112:fulladd$14278[0]
.sym 126490 $false
.sym 126497 resetn$2
.sym 126498 clk_16mhz$2$2
.sym 126499 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126574 soc.cpu.pcpi_mul.rs2[47]
.sym 126575 soc.cpu.pcpi_mul.rs1[0]
.sym 126576 soc.cpu.pcpi_mul.rdx[47]
.sym 126577 soc.cpu.pcpi_mul.rd[47]
.sym 126580 soc.cpu.pcpi_mul.rdx[47]
.sym 126581 soc.cpu.pcpi_mul.rd[47]
.sym 126582 soc.cpu.pcpi_mul.rs1[0]
.sym 126583 soc.cpu.pcpi_mul.rs2[47]
.sym 126586 soc.cpu.pcpi_mul.rs2[55]
.sym 126587 soc.cpu.pcpi_mul.rs1[0]
.sym 126588 soc.cpu.pcpi_mul.rdx[55]
.sym 126589 soc.cpu.pcpi_mul.rd[55]
.sym 126592 soc.cpu.pcpi_mul.rdx[46]
.sym 126593 soc.cpu.pcpi_mul.rd[46]
.sym 126594 soc.cpu.pcpi_mul.rs1[0]
.sym 126595 soc.cpu.pcpi_mul.rs2[46]
.sym 126598 soc.cpu.pcpi_mul.rs2[46]
.sym 126599 soc.cpu.pcpi_mul.rs1[0]
.sym 126600 soc.cpu.pcpi_mul.rdx[46]
.sym 126601 soc.cpu.pcpi_mul.rd[46]
.sym 126604 soc.cpu.pcpi_mul.rdx[55]
.sym 126605 soc.cpu.pcpi_mul.rd[55]
.sym 126606 soc.cpu.pcpi_mul.rs1[0]
.sym 126607 soc.cpu.pcpi_mul.rs2[55]
.sym 126610 $false
.sym 126611 $false
.sym 126612 $false
.sym 126613 $false
.sym 126616 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126617 soc.cpu.pcpi_mul.rs2[46]
.sym 126618 soc.cpu.pcpi_mul.instr_mulh
.sym 126619 soc.cpu.reg_op2[31]
.sym 126620 resetn$2
.sym 126621 clk_16mhz$2$2
.sym 126622 $false
.sym 126697 soc.spimemio.config_ddr
.sym 126698 soc.spimemio.xfer_io3_90
.sym 126699 $abc$72829$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 126700 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 126703 soc.cpu.pcpi_mul.rs2[0]
.sym 126704 soc.cpu.pcpi_mul.rs1[0]
.sym 126705 soc.cpu.pcpi_mul.rdx[0]
.sym 126706 soc.cpu.pcpi_mul.rd[0]
.sym 126721 $false
.sym 126722 $false
.sym 126723 $false
.sym 126724 pwm_connectorIF[17]
.sym 126733 $false
.sym 126734 $false
.sym 126735 $false
.sym 126736 $false
.sym 126739 $false
.sym 126740 $false
.sym 126741 $false
.sym 126742 $false
.sym 126743 resetn$2
.sym 126744 clk_16mhz$2$2
.sym 126745 $false
.sym 126782 $false
.sym 126819 $auto$maccmap.cc:240:synth$26127.C[2]
.sym 126821 $abc$72829$auto$maccmap.cc:111:fulladd$26124[1]
.sym 126822 $abc$72829$auto$maccmap.cc:112:fulladd$26125[0]
.sym 126825 $auto$maccmap.cc:240:synth$26127.C[3]
.sym 126826 $false
.sym 126827 $abc$72829$auto$maccmap.cc:111:fulladd$26124[2]
.sym 126828 $abc$72829$auto$maccmap.cc:112:fulladd$26125[1]
.sym 126829 $auto$maccmap.cc:240:synth$26127.C[2]
.sym 126831 $auto$maccmap.cc:240:synth$26127.C[4]
.sym 126832 $false
.sym 126833 $abc$72829$auto$maccmap.cc:111:fulladd$26124[3]
.sym 126834 $abc$72829$auto$maccmap.cc:112:fulladd$26125[2]
.sym 126835 $auto$maccmap.cc:240:synth$26127.C[3]
.sym 126838 $false
.sym 126839 $false
.sym 126840 $abc$72829$auto$maccmap.cc:112:fulladd$26125[3]
.sym 126841 $auto$maccmap.cc:240:synth$26127.C[4]
.sym 126850 $false
.sym 126851 $abc$72829$auto$maccmap.cc:111:fulladd$26020[1]
.sym 126852 $abc$72829$auto$maccmap.cc:112:fulladd$26021[0]
.sym 126853 $false
.sym 126856 soc.cpu.pcpi_mul.rdx[24]
.sym 126857 soc.cpu.pcpi_mul.rd[24]
.sym 126858 soc.cpu.pcpi_mul.rs1[0]
.sym 126859 soc.cpu.pcpi_mul.rs2[24]
.sym 126862 soc.cpu.pcpi_mul.rdx[0]
.sym 126863 soc.cpu.pcpi_mul.rd[0]
.sym 126864 soc.cpu.pcpi_mul.rs1[0]
.sym 126865 soc.cpu.pcpi_mul.rs2[0]
.sym 126866 resetn$2
.sym 126867 clk_16mhz$2$2
.sym 126868 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126869 $abc$72829$auto$alumacc.cc:491:replace_alu$7475[31]
.sym 126905 $false
.sym 126942 $auto$maccmap.cc:240:synth$26045.C[2]
.sym 126944 $abc$72829$auto$maccmap.cc:111:fulladd$26042[1]
.sym 126945 $abc$72829$auto$maccmap.cc:112:fulladd$26043[0]
.sym 126948 $auto$maccmap.cc:240:synth$26045.C[3]
.sym 126949 $false
.sym 126950 $abc$72829$auto$maccmap.cc:111:fulladd$26042[2]
.sym 126951 $abc$72829$auto$maccmap.cc:112:fulladd$26043[1]
.sym 126952 $auto$maccmap.cc:240:synth$26045.C[2]
.sym 126955 $false
.sym 126956 $abc$72829$auto$maccmap.cc:111:fulladd$26042[3]
.sym 126957 $abc$72829$auto$maccmap.cc:112:fulladd$26043[2]
.sym 126958 $auto$maccmap.cc:240:synth$26045.C[3]
.sym 126989 resetn$2
.sym 126990 clk_16mhz$2$2
.sym 126991 soc.cpu.pcpi_mul.mul_waiting$2
.sym 127028 $true
.sym 127065 $auto$alumacc.cc:474:replace_alu$7489.C[1]
.sym 127067 pwmIF.count_temp[0]
.sym 127068 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[0]
.sym 127071 $auto$alumacc.cc:474:replace_alu$7489.C[2]
.sym 127073 pwmIF.count_temp[1]
.sym 127074 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[1]
.sym 127077 $auto$alumacc.cc:474:replace_alu$7489.C[3]
.sym 127079 pwmIF.count_temp[2]
.sym 127080 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[2]
.sym 127083 $auto$alumacc.cc:474:replace_alu$7489.C[4]
.sym 127085 pwmIF.count_temp[3]
.sym 127086 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[3]
.sym 127089 $auto$alumacc.cc:474:replace_alu$7489.C[5]
.sym 127091 pwmIF.count_temp[4]
.sym 127092 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[4]
.sym 127095 $auto$alumacc.cc:474:replace_alu$7489.C[6]
.sym 127097 pwmIF.count_temp[5]
.sym 127098 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[5]
.sym 127101 $auto$alumacc.cc:474:replace_alu$7489.C[7]
.sym 127103 pwmIF.count_temp[6]
.sym 127104 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[6]
.sym 127107 $auto$alumacc.cc:474:replace_alu$7489.C[8]
.sym 127109 pwmIF.count_temp[7]
.sym 127110 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[7]
.sym 127151 $auto$alumacc.cc:474:replace_alu$7489.C[8]
.sym 127188 $auto$alumacc.cc:474:replace_alu$7489.C[9]
.sym 127190 pwmIF.count_temp[8]
.sym 127191 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[8]
.sym 127194 $auto$alumacc.cc:474:replace_alu$7489.C[10]
.sym 127196 pwmIF.count_temp[9]
.sym 127197 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[9]
.sym 127200 $auto$alumacc.cc:474:replace_alu$7489.C[11]
.sym 127202 $false
.sym 127203 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[10]
.sym 127206 $auto$alumacc.cc:474:replace_alu$7489.C[12]
.sym 127208 $false
.sym 127209 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[11]
.sym 127212 $auto$alumacc.cc:474:replace_alu$7489.C[13]
.sym 127214 $false
.sym 127215 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[12]
.sym 127218 $auto$alumacc.cc:474:replace_alu$7489.C[14]
.sym 127220 $false
.sym 127221 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[13]
.sym 127224 $auto$alumacc.cc:474:replace_alu$7489.C[15]
.sym 127226 $false
.sym 127227 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[14]
.sym 127230 $auto$alumacc.cc:474:replace_alu$7489.C[16]
.sym 127232 $false
.sym 127233 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[15]
.sym 127274 $auto$alumacc.cc:474:replace_alu$7489.C[16]
.sym 127311 $auto$alumacc.cc:474:replace_alu$7489.C[17]
.sym 127313 $false
.sym 127314 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[16]
.sym 127317 $auto$alumacc.cc:474:replace_alu$7489.C[18]
.sym 127319 $false
.sym 127320 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[17]
.sym 127323 $auto$alumacc.cc:474:replace_alu$7489.C[19]
.sym 127325 $false
.sym 127326 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[18]
.sym 127329 $auto$alumacc.cc:474:replace_alu$7489.C[20]
.sym 127331 $false
.sym 127332 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[19]
.sym 127335 $auto$alumacc.cc:474:replace_alu$7489.C[21]
.sym 127337 $false
.sym 127338 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[20]
.sym 127341 $auto$alumacc.cc:474:replace_alu$7489.C[22]
.sym 127343 $false
.sym 127344 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[21]
.sym 127347 $auto$alumacc.cc:474:replace_alu$7489.C[23]
.sym 127349 $false
.sym 127350 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[22]
.sym 127353 $auto$alumacc.cc:474:replace_alu$7489.C[24]
.sym 127355 $false
.sym 127356 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[23]
.sym 127397 $auto$alumacc.cc:474:replace_alu$7489.C[24]
.sym 127434 $auto$alumacc.cc:474:replace_alu$7489.C[25]
.sym 127436 $false
.sym 127437 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[24]
.sym 127440 $auto$alumacc.cc:474:replace_alu$7489.C[26]
.sym 127442 $false
.sym 127443 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[25]
.sym 127446 $auto$alumacc.cc:474:replace_alu$7489.C[27]
.sym 127448 $false
.sym 127449 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[26]
.sym 127452 $auto$alumacc.cc:474:replace_alu$7489.C[28]
.sym 127454 $false
.sym 127455 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[27]
.sym 127458 $auto$alumacc.cc:474:replace_alu$7489.C[29]
.sym 127460 $false
.sym 127461 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[28]
.sym 127464 $auto$alumacc.cc:474:replace_alu$7489.C[30]
.sym 127466 $false
.sym 127467 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[29]
.sym 127470 $auto$alumacc.cc:474:replace_alu$7489.C[31]
.sym 127472 $false
.sym 127473 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[30]
.sym 127476 $abc$72829$auto$alumacc.cc:491:replace_alu$7491[31]$2
.sym 127478 $false
.sym 127479 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[31]
.sym 127484 $abc$72829$auto$alumacc.cc:491:replace_alu$7486[31]
.sym 127487 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[21]
.sym 127488 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[22]
.sym 127489 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[10]
.sym 127490 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[5]
.sym 127561 $abc$72829$auto$alumacc.cc:491:replace_alu$7491[31]$2
.sym 127564 $false
.sym 127565 $false
.sym 127566 pwmIF.count_temp[8]
.sym 127567 $abc$72829$techmap\pwmIF.$2\state[0:0]_new_inv_
.sym 127570 $false
.sym 127571 $false
.sym 127572 $false
.sym 127573 pwm_connectorIF[19]
.sym 127576 $false
.sym 127577 $false
.sym 127578 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7501_new_inv_
.sym 127579 pwmIF.state
.sym 127582 $abc$72829$auto$alumacc.cc:491:replace_alu$7491[31]
.sym 127583 pwm_connectorIF[8]
.sym 127584 pwmIF.count_temp[8]
.sym 127585 $abc$72829$new_n9453_
.sym 127588 $abc$72829$auto$alumacc.cc:491:replace_alu$7475[31]
.sym 127589 pwmIF.state
.sym 127590 $abc$72829$new_n6335_
.sym 127591 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7501_new_inv_
.sym 127594 $false
.sym 127595 $false
.sym 127596 $false
.sym 127597 pwm_connectorIF[20]
.sym 127600 $false
.sym 127601 $false
.sym 127602 pwmIF.count_temp[8]
.sym 127603 $abc$72829$techmap\pwmIF.$2\state[0:0]_new_inv_
.sym 127604 $true
.sym 127605 clk_16mhz$2$2
.sym 127606 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 127609 soc.spimemio.xfer_io2_90
.sym 127613 soc.spimemio.xfer_io3_90
.sym 127723 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45260[1]_new_
.sym 127724 $abc$72829$auto$alumacc.cc:491:replace_alu$7486[31]
.sym 127725 pwmIF.pwm_counter
.sym 127726 $abc$72829$new_n6334_
.sym 127727 $true
.sym 127728 clk_16mhz$2$2
.sym 127729 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 127927 $false
.sym 127928 $false
.sym 127929 $false
.sym 127930 pwm_connectorDF[25]
.sym 127933 $false
.sym 127934 $false
.sym 127935 $false
.sym 127936 pwm_connectorDF[24]
.sym 127939 pwm_connectorDF[26]
.sym 127940 pwm_connectorDF[25]
.sym 127941 pwm_connectorDF[24]
.sym 127942 pwm_connectorDF[23]
.sym 127951 $false
.sym 127952 $false
.sym 127953 $false
.sym 127954 pwm_connectorDF[26]
.sym 127957 soc.cpu.mem_wdata[12]
.sym 127958 $false
.sym 127959 $false
.sym 127960 $false
.sym 127963 soc.cpu.mem_wdata[8]
.sym 127964 $false
.sym 127965 $false
.sym 127966 $false
.sym 127973 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41280
.sym 127974 clk_16mhz$2$2
.sym 127975 $false
.sym 127978 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[1]
.sym 127981 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[22]
.sym 127983 pwm_connectorDF[22]
.sym 128050 pwm_connectorDF[5]
.sym 128051 pwm_connectorDF[4]
.sym 128052 pwm_connectorDF[3]
.sym 128053 pwm_connectorDF[2]
.sym 128056 $false
.sym 128057 $false
.sym 128058 $false
.sym 128059 pwm_connectorDF[23]
.sym 128062 $false
.sym 128063 $false
.sym 128064 $false
.sym 128065 pwm_connectorDF[20]
.sym 128068 $false
.sym 128069 $false
.sym 128070 $false
.sym 128071 pwm_connectorDF[2]
.sym 128074 $abc$72829$new_n5895_
.sym 128075 $abc$72829$new_n5894_
.sym 128076 $abc$72829$new_n5893_
.sym 128077 $abc$72829$new_n5892_
.sym 128080 pwm_connectorDF[22]
.sym 128081 pwm_connectorDF[21]
.sym 128082 pwm_connectorDF[20]
.sym 128083 pwm_connectorDF[19]
.sym 128092 $false
.sym 128093 $abc$72829$new_n6878_
.sym 128094 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[4]
.sym 128095 $abc$72829$new_n6863_
.sym 128096 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 128097 clk_16mhz$2$2
.sym 128098 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 128099 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24970[14]_new_
.sym 128100 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[7]
.sym 128101 $abc$72829$new_n9460_
.sym 128102 $abc$72829$new_n5899_
.sym 128103 $abc$72829$new_n9459_
.sym 128104 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24970[15]_new_
.sym 128105 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[4]
.sym 128106 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[3]
.sym 128173 pwm_connectorDF[7]
.sym 128174 pwm_connectorDF[6]
.sym 128175 pwm_connectorDF[9]
.sym 128176 pwm_connectorDF[8]
.sym 128179 pwm_connectorDF[1]
.sym 128180 pwm_connectorDF[0]
.sym 128181 pwm_connectorDF[11]
.sym 128182 pwm_connectorDF[10]
.sym 128185 $abc$72829$new_n6388_
.sym 128186 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24987[4]_new_
.sym 128187 $abc$72829$new_n6385_
.sym 128188 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$25001[0]_new_
.sym 128191 $false
.sym 128192 $false
.sym 128193 $abc$72829$new_n6387_
.sym 128194 $abc$72829$new_n6386_
.sym 128197 $abc$72829$new_n9460_
.sym 128198 $abc$72829$new_n5896_
.sym 128199 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$25001[0]_new_
.sym 128200 $abc$72829$new_n9459_
.sym 128203 $false
.sym 128204 $abc$72829$new_n6898_
.sym 128205 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[9]
.sym 128206 $abc$72829$new_n6863_
.sym 128209 $abc$72829$auto$alumacc.cc:474:replace_alu$7646.AA[7]
.sym 128210 $false
.sym 128211 $false
.sym 128212 $false
.sym 128215 $false
.sym 128216 $abc$72829$new_n6906_
.sym 128217 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[11]
.sym 128218 $abc$72829$new_n6863_
.sym 128219 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 128220 clk_16mhz$2$2
.sym 128221 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 128224 pwmDF.count_temp[2]
.sym 128225 pwmDF.count_temp[3]
.sym 128226 pwmDF.count_temp[4]
.sym 128227 pwmDF.count_temp[5]
.sym 128228 pwmDF.count_temp[6]
.sym 128229 pwmDF.count_temp[7]
.sym 128296 $false
.sym 128297 $abc$72829$new_n5897_
.sym 128298 pwmDF.count_temp[6]
.sym 128299 pwm_connectorDF[6]
.sym 128302 $false
.sym 128303 $false
.sym 128304 $false
.sym 128305 pwm_connectorDF[0]
.sym 128308 pwmDF.count_temp[9]
.sym 128309 pwm_connectorDF[9]
.sym 128310 pwm_connectorDF[11]
.sym 128311 pwm_connectorDF[10]
.sym 128314 $false
.sym 128315 $false
.sym 128316 $false
.sym 128317 pwm_connectorDF[6]
.sym 128320 $false
.sym 128321 $false
.sym 128322 $false
.sym 128323 pwm_connectorDF[5]
.sym 128326 $false
.sym 128327 $false
.sym 128328 $false
.sym 128329 pwm_connectorDF[9]
.sym 128332 $false
.sym 128333 $abc$72829$new_n6930_
.sym 128334 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[17]
.sym 128335 $abc$72829$new_n6863_
.sym 128338 $false
.sym 128339 $abc$72829$new_n6934_
.sym 128340 $abc$72829$techmap\soc.cpu.$add$picorv32.v:1530$2526_Y[18]
.sym 128341 $abc$72829$new_n6863_
.sym 128342 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$49895
.sym 128343 clk_16mhz$2$2
.sym 128344 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 128345 pwmDF.count_temp[8]
.sym 128346 pwmDF.count_temp[9]
.sym 128347 pwmDF.count_temp[1]
.sym 128348 pwmDF.count_temp[0]
.sym 128419 $false
.sym 128420 $false
.sym 128421 $false
.sym 128422 pwm_connectorDF[31]
.sym 128425 $false
.sym 128426 $false
.sym 128427 $false
.sym 128428 pwm_connectorDF[21]
.sym 128431 $false
.sym 128432 $false
.sym 128433 $false
.sym 128434 pwm_connectorDF[17]
.sym 128437 $false
.sym 128438 $false
.sym 128439 $false
.sym 128440 pwm_connectorDF[18]
.sym 128443 $false
.sym 128444 $abc$72829$new_n6964_
.sym 128445 soc.cpu.reg_next_pc[26]
.sym 128446 $abc$72829$new_n6858_
.sym 128449 pwm_connectorDF[18]
.sym 128450 pwm_connectorDF[17]
.sym 128451 pwm_connectorDF[16]
.sym 128452 pwm_connectorDF[31]
.sym 128455 $false
.sym 128456 resetn$2
.sym 128457 pwmDF.counterI[6]
.sym 128458 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 128461 soc.cpu.mem_wdata[21]
.sym 128462 $false
.sym 128463 $false
.sym 128464 $false
.sym 128465 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544
.sym 128466 clk_16mhz$2$2
.sym 128467 $false
.sym 128542 $false
.sym 128543 $false
.sym 128544 $false
.sym 128545 pwm_connectorDF[12]
.sym 128548 $false
.sym 128549 $false
.sym 128550 $false
.sym 128551 pwm_connectorDF[8]
.sym 128554 $false
.sym 128555 $false
.sym 128556 $false
.sym 128557 pwm_connectorDF[16]
.sym 128560 $false
.sym 128561 $false
.sym 128562 $false
.sym 128563 pwm_connectorDF[13]
.sym 128566 pwm_connectorDF[15]
.sym 128567 pwm_connectorDF[14]
.sym 128568 pwm_connectorDF[13]
.sym 128569 pwm_connectorDF[12]
.sym 128572 $false
.sym 128573 $false
.sym 128574 $false
.sym 128575 pwm_connectorDF[11]
.sym 128578 $false
.sym 128579 $false
.sym 128580 $false
.sym 128581 pwm_connectorDF[10]
.sym 128584 pwmDF.counterI[6]
.sym 128585 $false
.sym 128586 pwmDF.counterI[1]
.sym 128587 pwmDF.counterI[0]
.sym 128588 $true
.sym 128589 clk_16mhz$2$2
.sym 128590 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 128627 $true
.sym 128664 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[8]$2
.sym 128665 $false
.sym 128666 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[8]
.sym 128667 $false
.sym 128668 $false
.sym 128670 $auto$alumacc.cc:474:replace_alu$7531.C[10]
.sym 128672 $false
.sym 128673 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[9]
.sym 128676 $auto$alumacc.cc:474:replace_alu$7531.C[11]
.sym 128678 $false
.sym 128679 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[10]
.sym 128682 $auto$alumacc.cc:474:replace_alu$7531.C[12]
.sym 128684 $false
.sym 128685 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[11]
.sym 128688 $auto$alumacc.cc:474:replace_alu$7531.C[13]
.sym 128690 $false
.sym 128691 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[12]
.sym 128694 $auto$alumacc.cc:474:replace_alu$7531.C[14]
.sym 128696 $false
.sym 128697 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[13]
.sym 128700 $auto$alumacc.cc:474:replace_alu$7531.C[15]
.sym 128702 $false
.sym 128703 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[14]
.sym 128706 $auto$alumacc.cc:474:replace_alu$7531.C[16]
.sym 128708 $false
.sym 128709 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[15]
.sym 128750 $auto$alumacc.cc:474:replace_alu$7531.C[16]
.sym 128787 $auto$alumacc.cc:474:replace_alu$7531.C[17]
.sym 128789 $false
.sym 128790 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[16]
.sym 128793 $auto$alumacc.cc:474:replace_alu$7531.C[18]
.sym 128795 $false
.sym 128796 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[17]
.sym 128799 $auto$alumacc.cc:474:replace_alu$7531.C[19]
.sym 128801 $false
.sym 128802 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[18]
.sym 128805 $auto$alumacc.cc:474:replace_alu$7531.C[20]
.sym 128807 $false
.sym 128808 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[19]
.sym 128811 $auto$alumacc.cc:474:replace_alu$7531.C[21]
.sym 128813 $false
.sym 128814 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[20]
.sym 128817 $auto$alumacc.cc:474:replace_alu$7531.C[22]
.sym 128819 $false
.sym 128820 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[21]
.sym 128823 $auto$alumacc.cc:474:replace_alu$7531.C[23]
.sym 128825 $false
.sym 128826 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[22]
.sym 128829 $auto$alumacc.cc:474:replace_alu$7531.C[24]
.sym 128831 $false
.sym 128832 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[23]
.sym 128873 $auto$alumacc.cc:474:replace_alu$7531.C[24]
.sym 128910 $auto$alumacc.cc:474:replace_alu$7531.C[25]
.sym 128912 $false
.sym 128913 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[24]
.sym 128916 $auto$alumacc.cc:474:replace_alu$7531.C[26]
.sym 128918 $false
.sym 128919 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[25]
.sym 128922 $auto$alumacc.cc:474:replace_alu$7531.C[27]
.sym 128924 $false
.sym 128925 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[26]
.sym 128928 $auto$alumacc.cc:474:replace_alu$7531.C[28]
.sym 128930 $false
.sym 128931 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[27]
.sym 128934 $auto$alumacc.cc:474:replace_alu$7531.C[29]
.sym 128936 $false
.sym 128937 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[28]
.sym 128940 $auto$alumacc.cc:474:replace_alu$7531.C[30]
.sym 128942 $false
.sym 128943 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[29]
.sym 128946 $auto$alumacc.cc:474:replace_alu$7531.C[31]
.sym 128948 $false
.sym 128949 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[30]
.sym 128952 $abc$72829$auto$alumacc.cc:491:replace_alu$7533[31]$2
.sym 128954 $false
.sym 128955 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[31]
.sym 128960 $abc$72829$auto$alumacc.cc:491:replace_alu$7549[31]
.sym 129037 $abc$72829$auto$alumacc.cc:491:replace_alu$7533[31]$2
.sym 129040 $abc$72829$auto$alumacc.cc:491:replace_alu$7533[31]
.sym 129041 pwmDF.state
.sym 129042 $abc$72829$new_n6384_
.sym 129043 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7559_new_inv_
.sym 129046 $abc$72829$auto$alumacc.cc:491:replace_alu$7549[31]
.sym 129047 pwm_connectorDF[8]
.sym 129048 pwmDF.count_temp[8]
.sym 129049 $abc$72829$new_n9461_
.sym 129052 $false
.sym 129053 $false
.sym 129054 pwmDF.count_temp[8]
.sym 129055 $abc$72829$techmap\pwmDF.$2\state[0:0]_new_inv_
.sym 129058 $false
.sym 129059 $false
.sym 129060 $abc$72829$auto$rtlil.cc:1848:ReduceOr$7559_new_inv_
.sym 129061 pwmDF.state
.sym 129064 $false
.sym 129065 $false
.sym 129066 pwmDF.count_temp[8]
.sym 129067 $abc$72829$techmap\pwmDF.$2\state[0:0]_new_inv_
.sym 129076 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 129077 $abc$72829$auto$alumacc.cc:491:replace_alu$7544[31]
.sym 129078 pwmDF.pwm_counter
.sym 129079 $abc$72829$new_n6383_
.sym 129080 $true
.sym 129081 clk_16mhz$2$2
.sym 129082 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 129212 $true
.sym 129249 encoderR.encoderCounter[0]$2
.sym 129250 $false
.sym 129251 encoderR.encoderCounter[0]
.sym 129252 $false
.sym 129253 $false
.sym 129255 $auto$alumacc.cc:474:replace_alu$7607.C[2]
.sym 129257 $false
.sym 129258 encoderR.encoderCounter[1]
.sym 129261 $auto$alumacc.cc:474:replace_alu$7607.C[3]
.sym 129262 $false
.sym 129263 $false
.sym 129264 encoderR.encoderCounter[2]
.sym 129265 $auto$alumacc.cc:474:replace_alu$7607.C[2]
.sym 129268 $abc$72829$new_n5932_
.sym 129269 encoderR.encoderCounter[1]
.sym 129270 encoderR.encoderCounter[3]
.sym 129271 $auto$alumacc.cc:474:replace_alu$7607.C[3]
.sym 129274 $false
.sym 129275 encoderR.encoderCounter[1]
.sym 129276 pinEncoderDF$2
.sym 129277 encoderR.encoderCounter[0]
.sym 129280 $false
.sym 129281 $abc$72829$auto$wreduce.cc:454:run$7225[2]
.sym 129282 $abc$72829$new_n5932_
.sym 129283 encoderR.encoderCounter[1]
.sym 129296 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45886
.sym 129297 clk_16mhz$2$2
.sym 129298 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 129307 flash_io3_di
.sym 129311 uart_in$2
.sym 129417 $false
.sym 129418 $false
.sym 129419 $abc$72829$new_n5931_
.sym 129420 $abc$72829$new_n5932_
.sym 129423 $false
.sym 129424 $false
.sym 129425 encoderR.pinEncoderFPrev
.sym 129426 pinEncoderDF$2
.sym 129429 resetn$2
.sym 129430 encoderR.encoderCounter[1]
.sym 129431 pinEncoderDF$2
.sym 129432 encoderR.pinEncoderFPrev
.sym 129447 pinEncoderDF$2
.sym 129448 encoderR.encoderCounter[2]
.sym 129449 encoderR.encoderCounter[0]
.sym 129450 encoderR.encoderCounter[3]
.sym 129459 pinEncoderDF$2
.sym 129460 $false
.sym 129461 $false
.sym 129462 $false
.sym 129463 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45849
.sym 129464 clk_16mhz$2$2
.sym 129465 $false
.sym 129614 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6138.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y
.sym 129615 $false
.sym 129616 $false
.sym 129617 $false
.sym 129618 $true
.sym 129619 clk_16mhz$2$2
.sym 129620 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 129623 pinEncoderDF$2
.sym 129745 $abc$72829$techmap$techmap\soc.spimemio.xfer.$procmux$6190.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$16329_Y
.sym 129746 $false
.sym 129747 $false
.sym 129748 $false
.sym 129773 $true
.sym 129774 clk_16mhz$2$2
.sym 129775 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 129844 $true
.sym 129881 encoderL.encoderCounter[0]$2
.sym 129882 $false
.sym 129883 encoderL.encoderCounter[0]
.sym 129884 $false
.sym 129885 $false
.sym 129887 $auto$alumacc.cc:474:replace_alu$7598.C[2]
.sym 129889 $false
.sym 129890 encoderL.encoderCounter[1]
.sym 129893 $auto$alumacc.cc:474:replace_alu$7598.C[3]
.sym 129894 $false
.sym 129895 $false
.sym 129896 encoderL.encoderCounter[2]
.sym 129897 $auto$alumacc.cc:474:replace_alu$7598.C[2]
.sym 129900 $abc$72829$new_n5928_
.sym 129901 encoderL.encoderCounter[1]
.sym 129902 encoderL.encoderCounter[3]
.sym 129903 $auto$alumacc.cc:474:replace_alu$7598.C[3]
.sym 129906 $false
.sym 129907 encoderL.encoderCounter[1]
.sym 129908 pinEncoderIF$2
.sym 129909 encoderL.encoderCounter[0]
.sym 129912 $false
.sym 129913 $abc$72829$auto$wreduce.cc:454:run$7224[2]
.sym 129914 $abc$72829$new_n5928_
.sym 129915 encoderL.encoderCounter[1]
.sym 129928 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$45775
.sym 129929 clk_16mhz$2$2
.sym 129930 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 130049 pinEncoderIF$2
.sym 130050 encoderL.encoderCounter[2]
.sym 130051 encoderL.encoderCounter[0]
.sym 130052 encoderL.encoderCounter[3]
.sym 130073 $abc$72829$new_n5928_
.sym 130074 $false
.sym 130075 encoderL.encoderCounter[1]
.sym 130076 encoderL.encoderCounter[0]
.sym 130083 $true
.sym 130084 clk_16mhz$2$2
.sym 130085 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 130192 soc.cpu.pcpi_mul.rs2[19]
.sym 130193 soc.cpu.pcpi_mul.rs1[0]
.sym 130194 soc.cpu.pcpi_mul.rdx[19]
.sym 130195 soc.cpu.pcpi_mul.rd[19]
.sym 130198 soc.cpu.pcpi_mul.rs2[50]
.sym 130199 soc.cpu.pcpi_mul.rs1[0]
.sym 130200 soc.cpu.pcpi_mul.rdx[50]
.sym 130201 soc.cpu.pcpi_mul.rd[50]
.sym 130204 soc.cpu.pcpi_mul.rdx[50]
.sym 130205 soc.cpu.pcpi_mul.rd[50]
.sym 130206 soc.cpu.pcpi_mul.rs1[0]
.sym 130207 soc.cpu.pcpi_mul.rs2[50]
.sym 130210 $false
.sym 130211 $false
.sym 130212 $false
.sym 130213 soc.cpu.pcpi_div.divisor[55]
.sym 130234 soc.cpu.pcpi_mul.rdx[19]
.sym 130235 soc.cpu.pcpi_mul.rd[19]
.sym 130236 soc.cpu.pcpi_mul.rs1[0]
.sym 130237 soc.cpu.pcpi_mul.rs2[19]
.sym 130309 $false
.sym 130346 $auto$maccmap.cc:240:synth$26092.C[2]
.sym 130348 $abc$72829$auto$maccmap.cc:111:fulladd$26089[1]
.sym 130349 $abc$72829$auto$maccmap.cc:112:fulladd$26090[0]
.sym 130352 $auto$maccmap.cc:240:synth$26092.C[3]
.sym 130353 $false
.sym 130354 $abc$72829$auto$maccmap.cc:111:fulladd$26089[2]
.sym 130355 $abc$72829$auto$maccmap.cc:112:fulladd$26090[1]
.sym 130356 $auto$maccmap.cc:240:synth$26092.C[2]
.sym 130358 $auto$maccmap.cc:240:synth$26092.C[4]
.sym 130359 $false
.sym 130360 $abc$72829$auto$maccmap.cc:111:fulladd$26089[3]
.sym 130361 $abc$72829$auto$maccmap.cc:112:fulladd$26090[2]
.sym 130362 $auto$maccmap.cc:240:synth$26092.C[3]
.sym 130365 $false
.sym 130366 $false
.sym 130367 $abc$72829$auto$maccmap.cc:112:fulladd$26090[3]
.sym 130368 $auto$maccmap.cc:240:synth$26092.C[4]
.sym 130393 resetn$2
.sym 130394 clk_16mhz$2$2
.sym 130395 soc.cpu.pcpi_mul.mul_waiting$2
.sym 130514 $false
.sym 130515 $false
.sym 130516 $false
.sym 130517 $false
.sym 130526 $false
.sym 130527 $false
.sym 130528 $false
.sym 130529 $false
.sym 130532 $false
.sym 130533 $false
.sym 130534 $false
.sym 130535 $false
.sym 130548 resetn$2
.sym 130549 clk_16mhz$2$2
.sym 130550 $false
.sym 130657 soc.cpu.pcpi_mul.rs2[35]
.sym 130658 soc.cpu.pcpi_mul.rs1[0]
.sym 130659 soc.cpu.pcpi_mul.rdx[35]
.sym 130660 soc.cpu.pcpi_mul.rd[35]
.sym 130663 soc.cpu.pcpi_mul.rs2[33]
.sym 130664 soc.cpu.pcpi_mul.rs1[0]
.sym 130665 soc.cpu.pcpi_mul.rdx[33]
.sym 130666 soc.cpu.pcpi_mul.rd[33]
.sym 130669 soc.cpu.pcpi_mul.rdx[35]
.sym 130670 soc.cpu.pcpi_mul.rd[35]
.sym 130671 soc.cpu.pcpi_mul.rs1[0]
.sym 130672 soc.cpu.pcpi_mul.rs2[35]
.sym 130675 soc.cpu.pcpi_mul.rs2[34]
.sym 130676 soc.cpu.pcpi_mul.rs1[0]
.sym 130677 soc.cpu.pcpi_mul.rdx[34]
.sym 130678 soc.cpu.pcpi_mul.rd[34]
.sym 130681 soc.cpu.pcpi_mul.rdx[33]
.sym 130682 soc.cpu.pcpi_mul.rd[33]
.sym 130683 soc.cpu.pcpi_mul.rs1[0]
.sym 130684 soc.cpu.pcpi_mul.rs2[33]
.sym 130687 soc.cpu.pcpi_mul.rdx[34]
.sym 130688 soc.cpu.pcpi_mul.rd[34]
.sym 130689 soc.cpu.pcpi_mul.rs1[0]
.sym 130690 soc.cpu.pcpi_mul.rs2[34]
.sym 130693 $false
.sym 130694 $false
.sym 130695 $false
.sym 130696 $false
.sym 130699 $false
.sym 130700 $false
.sym 130701 $false
.sym 130702 $false
.sym 130703 resetn$2
.sym 130704 clk_16mhz$2$2
.sym 130705 $false
.sym 130774 $false
.sym 130811 $auto$maccmap.cc:240:synth$26134.C[2]
.sym 130813 $abc$72829$auto$maccmap.cc:111:fulladd$26131[1]
.sym 130814 $abc$72829$auto$maccmap.cc:112:fulladd$26132[0]
.sym 130817 $auto$maccmap.cc:240:synth$26134.C[3]
.sym 130818 $false
.sym 130819 $abc$72829$auto$maccmap.cc:111:fulladd$26131[2]
.sym 130820 $abc$72829$auto$maccmap.cc:112:fulladd$26132[1]
.sym 130821 $auto$maccmap.cc:240:synth$26134.C[2]
.sym 130823 $auto$maccmap.cc:240:synth$26134.C[4]
.sym 130824 $false
.sym 130825 $abc$72829$auto$maccmap.cc:111:fulladd$26131[3]
.sym 130826 $abc$72829$auto$maccmap.cc:112:fulladd$26132[2]
.sym 130827 $auto$maccmap.cc:240:synth$26134.C[3]
.sym 130830 $false
.sym 130831 $false
.sym 130832 $abc$72829$auto$maccmap.cc:112:fulladd$26132[3]
.sym 130833 $auto$maccmap.cc:240:synth$26134.C[4]
.sym 130848 $false
.sym 130849 $abc$72829$auto$maccmap.cc:111:fulladd$26131[1]
.sym 130850 $abc$72829$auto$maccmap.cc:112:fulladd$26132[0]
.sym 130851 $false
.sym 130858 resetn$2
.sym 130859 clk_16mhz$2$2
.sym 130860 soc.cpu.pcpi_mul.mul_waiting$2
.sym 130929 $true
.sym 130966 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[8]$2
.sym 130967 $false
.sym 130968 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[8]
.sym 130969 $false
.sym 130970 $false
.sym 130972 $auto$alumacc.cc:474:replace_alu$7473.C[10]
.sym 130974 $false
.sym 130975 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[9]
.sym 130978 $auto$alumacc.cc:474:replace_alu$7473.C[11]
.sym 130980 $false
.sym 130981 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[10]
.sym 130984 $auto$alumacc.cc:474:replace_alu$7473.C[12]
.sym 130986 $false
.sym 130987 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[11]
.sym 130990 $auto$alumacc.cc:474:replace_alu$7473.C[13]
.sym 130992 $false
.sym 130993 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[12]
.sym 130996 $auto$alumacc.cc:474:replace_alu$7473.C[14]
.sym 130998 $false
.sym 130999 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[13]
.sym 131002 $auto$alumacc.cc:474:replace_alu$7473.C[15]
.sym 131004 $false
.sym 131005 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[14]
.sym 131008 $auto$alumacc.cc:474:replace_alu$7473.C[16]
.sym 131010 $false
.sym 131011 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[15]
.sym 131084 $auto$alumacc.cc:474:replace_alu$7473.C[16]
.sym 131121 $auto$alumacc.cc:474:replace_alu$7473.C[17]
.sym 131123 $false
.sym 131124 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[16]
.sym 131127 $auto$alumacc.cc:474:replace_alu$7473.C[18]
.sym 131129 $false
.sym 131130 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[17]
.sym 131133 $auto$alumacc.cc:474:replace_alu$7473.C[19]
.sym 131135 $false
.sym 131136 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[18]
.sym 131139 $auto$alumacc.cc:474:replace_alu$7473.C[20]
.sym 131141 $false
.sym 131142 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[19]
.sym 131145 $auto$alumacc.cc:474:replace_alu$7473.C[21]
.sym 131147 $false
.sym 131148 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[20]
.sym 131151 $auto$alumacc.cc:474:replace_alu$7473.C[22]
.sym 131153 $false
.sym 131154 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[21]
.sym 131157 $auto$alumacc.cc:474:replace_alu$7473.C[23]
.sym 131159 $false
.sym 131160 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[22]
.sym 131163 $auto$alumacc.cc:474:replace_alu$7473.C[24]
.sym 131165 $false
.sym 131166 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[23]
.sym 131239 $auto$alumacc.cc:474:replace_alu$7473.C[24]
.sym 131276 $auto$alumacc.cc:474:replace_alu$7473.C[25]
.sym 131278 $false
.sym 131279 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[24]
.sym 131282 $auto$alumacc.cc:474:replace_alu$7473.C[26]
.sym 131284 $false
.sym 131285 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[25]
.sym 131288 $auto$alumacc.cc:474:replace_alu$7473.C[27]
.sym 131290 $false
.sym 131291 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[26]
.sym 131294 $auto$alumacc.cc:474:replace_alu$7473.C[28]
.sym 131296 $false
.sym 131297 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[27]
.sym 131300 $auto$alumacc.cc:474:replace_alu$7473.C[29]
.sym 131302 $false
.sym 131303 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[28]
.sym 131306 $auto$alumacc.cc:474:replace_alu$7473.C[30]
.sym 131308 $false
.sym 131309 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[29]
.sym 131312 $auto$alumacc.cc:474:replace_alu$7473.C[31]
.sym 131314 $false
.sym 131315 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[30]
.sym 131318 $abc$72829$auto$alumacc.cc:491:replace_alu$7475[31]$2
.sym 131320 $false
.sym 131321 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[31]
.sym 131435 $abc$72829$auto$alumacc.cc:491:replace_alu$7475[31]$2
.sym 131549 $true
.sym 131586 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[0]$2
.sym 131587 $false
.sym 131588 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[0]
.sym 131589 $false
.sym 131590 $false
.sym 131592 $auto$alumacc.cc:474:replace_alu$7484.C[2]
.sym 131594 $false
.sym 131595 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[1]
.sym 131598 $auto$alumacc.cc:474:replace_alu$7484.C[3]
.sym 131600 $false
.sym 131601 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[2]
.sym 131604 $auto$alumacc.cc:474:replace_alu$7484.C[4]
.sym 131606 $false
.sym 131607 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[3]
.sym 131610 $auto$alumacc.cc:474:replace_alu$7484.C[5]
.sym 131612 $false
.sym 131613 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[4]
.sym 131616 $auto$alumacc.cc:474:replace_alu$7484.C[6]
.sym 131618 $false
.sym 131619 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[5]
.sym 131622 $auto$alumacc.cc:474:replace_alu$7484.C[7]
.sym 131624 $false
.sym 131625 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[6]
.sym 131628 $auto$alumacc.cc:474:replace_alu$7484.C[8]
.sym 131630 $false
.sym 131631 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[7]
.sym 131636 pinEncoderDB$2
.sym 131704 $auto$alumacc.cc:474:replace_alu$7484.C[8]
.sym 131741 $auto$alumacc.cc:474:replace_alu$7484.C[9]
.sym 131743 $false
.sym 131744 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[8]
.sym 131747 $auto$alumacc.cc:474:replace_alu$7484.C[10]
.sym 131749 $false
.sym 131750 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[9]
.sym 131753 $auto$alumacc.cc:474:replace_alu$7484.C[11]
.sym 131755 $false
.sym 131756 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[10]
.sym 131759 $auto$alumacc.cc:474:replace_alu$7484.C[12]
.sym 131761 $false
.sym 131762 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[11]
.sym 131765 $auto$alumacc.cc:474:replace_alu$7484.C[13]
.sym 131767 $false
.sym 131768 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[12]
.sym 131771 $auto$alumacc.cc:474:replace_alu$7484.C[14]
.sym 131773 $false
.sym 131774 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[13]
.sym 131777 $auto$alumacc.cc:474:replace_alu$7484.C[15]
.sym 131779 $false
.sym 131780 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[14]
.sym 131783 $auto$alumacc.cc:474:replace_alu$7484.C[16]
.sym 131785 $false
.sym 131786 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[15]
.sym 131859 $auto$alumacc.cc:474:replace_alu$7484.C[16]
.sym 131896 $auto$alumacc.cc:474:replace_alu$7484.C[17]
.sym 131898 $false
.sym 131899 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[16]
.sym 131902 $auto$alumacc.cc:474:replace_alu$7484.C[18]
.sym 131904 $false
.sym 131905 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[17]
.sym 131908 $auto$alumacc.cc:474:replace_alu$7484.C[19]
.sym 131910 $false
.sym 131911 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[18]
.sym 131914 $auto$alumacc.cc:474:replace_alu$7484.C[20]
.sym 131916 $false
.sym 131917 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[19]
.sym 131920 $auto$alumacc.cc:474:replace_alu$7484.C[21]
.sym 131922 $false
.sym 131923 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[20]
.sym 131926 $auto$alumacc.cc:474:replace_alu$7484.C[22]
.sym 131928 $false
.sym 131929 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[21]
.sym 131932 $auto$alumacc.cc:474:replace_alu$7484.C[23]
.sym 131934 $false
.sym 131935 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[22]
.sym 131938 $auto$alumacc.cc:474:replace_alu$7484.C[24]
.sym 131940 $false
.sym 131941 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[23]
.sym 132014 $auto$alumacc.cc:474:replace_alu$7484.C[24]
.sym 132051 $auto$alumacc.cc:474:replace_alu$7484.C[25]
.sym 132053 $false
.sym 132054 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[24]
.sym 132057 $auto$alumacc.cc:474:replace_alu$7484.C[26]
.sym 132059 $false
.sym 132060 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[25]
.sym 132063 $auto$alumacc.cc:474:replace_alu$7484.C[27]
.sym 132065 $false
.sym 132066 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[26]
.sym 132069 $auto$alumacc.cc:474:replace_alu$7484.C[28]
.sym 132071 $false
.sym 132072 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[27]
.sym 132075 $auto$alumacc.cc:474:replace_alu$7484.C[29]
.sym 132077 $false
.sym 132078 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[28]
.sym 132081 $auto$alumacc.cc:474:replace_alu$7484.C[30]
.sym 132083 $false
.sym 132084 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[29]
.sym 132087 $auto$alumacc.cc:474:replace_alu$7484.C[31]
.sym 132089 $false
.sym 132090 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[30]
.sym 132093 $abc$72829$auto$alumacc.cc:491:replace_alu$7486[31]$2
.sym 132095 $false
.sym 132096 $abc$72829$auto$alumacc.cc:474:replace_alu$7473.BB[31]
.sym 132210 $abc$72829$auto$alumacc.cc:491:replace_alu$7486[31]$2
.sym 132225 $false
.sym 132226 $false
.sym 132227 $false
.sym 132228 pwm_connectorIF[21]
.sym 132231 $false
.sym 132232 $false
.sym 132233 $false
.sym 132234 pwm_connectorIF[22]
.sym 132237 $false
.sym 132238 $false
.sym 132239 $false
.sym 132240 pwm_connectorIF[10]
.sym 132243 $false
.sym 132244 $false
.sym 132245 $false
.sym 132246 pwm_connectorIF[5]
.sym 132374 $abc$72829$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 132375 $false
.sym 132376 $false
.sym 132377 $false
.sym 132398 $abc$72829$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 132399 $false
.sym 132400 $false
.sym 132401 $false
.sym 132408 $true
.sym 132409 clk_16mhz$2$2
.sym 132410 $abc$72829$auto$simplemap.cc:168:logic_reduce$26896
.sym 132839 $false
.sym 132840 $false
.sym 132841 $false
.sym 132842 pwm_connectorDF[1]
.sym 132857 $false
.sym 132858 $false
.sym 132859 $false
.sym 132860 pwm_connectorDF[22]
.sym 132869 soc.cpu.mem_wdata[22]
.sym 132870 $false
.sym 132871 $false
.sym 132872 $false
.sym 132873 $abc$72829$auto$dff2dffe.cc:175:make_patterns_logic$41544
.sym 132874 clk_16mhz$2$2
.sym 132875 $false
.sym 132982 pwmDF.count_temp[3]
.sym 132983 pwm_connectorDF[3]
.sym 132984 pwmDF.count_temp[2]
.sym 132985 pwm_connectorDF[2]
.sym 132988 $false
.sym 132989 $false
.sym 132990 $false
.sym 132991 pwm_connectorDF[7]
.sym 132994 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24970[14]_new_
.sym 132995 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24970[15]_new_
.sym 132996 $abc$72829$auto$simplemap.cc:127:simplemap_reduce$24987[4]_new_
.sym 132997 $abc$72829$new_n5899_
.sym 133000 pwmDF.count_temp[5]
.sym 133001 pwm_connectorDF[5]
.sym 133002 pwm_connectorDF[4]
.sym 133003 pwmDF.count_temp[4]
.sym 133006 pwmDF.count_temp[7]
.sym 133007 pwm_connectorDF[7]
.sym 133008 pwmDF.count_temp[4]
.sym 133009 pwm_connectorDF[4]
.sym 133012 pwmDF.count_temp[1]
.sym 133013 pwm_connectorDF[1]
.sym 133014 pwm_connectorDF[0]
.sym 133015 pwmDF.count_temp[0]
.sym 133018 $false
.sym 133019 $false
.sym 133020 $false
.sym 133021 pwm_connectorDF[4]
.sym 133024 $false
.sym 133025 $false
.sym 133026 $false
.sym 133027 pwm_connectorDF[3]
.sym 133099 $true
.sym 133136 pwmDF.count_temp[0]$2
.sym 133137 $false
.sym 133138 pwmDF.count_temp[0]
.sym 133139 $false
.sym 133140 $false
.sym 133142 $auto$alumacc.cc:474:replace_alu$7625.C[2]
.sym 133144 $false
.sym 133145 pwmDF.count_temp[1]
.sym 133148 $auto$alumacc.cc:474:replace_alu$7625.C[3]
.sym 133149 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 133150 $false
.sym 133151 pwmDF.count_temp[2]
.sym 133152 $auto$alumacc.cc:474:replace_alu$7625.C[2]
.sym 133154 $auto$alumacc.cc:474:replace_alu$7625.C[4]
.sym 133155 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 133156 $false
.sym 133157 pwmDF.count_temp[3]
.sym 133158 $auto$alumacc.cc:474:replace_alu$7625.C[3]
.sym 133160 $auto$alumacc.cc:474:replace_alu$7625.C[5]
.sym 133161 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 133162 $false
.sym 133163 pwmDF.count_temp[4]
.sym 133164 $auto$alumacc.cc:474:replace_alu$7625.C[4]
.sym 133166 $auto$alumacc.cc:474:replace_alu$7625.C[6]
.sym 133167 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 133168 $false
.sym 133169 pwmDF.count_temp[5]
.sym 133170 $auto$alumacc.cc:474:replace_alu$7625.C[5]
.sym 133172 $auto$alumacc.cc:474:replace_alu$7625.C[7]
.sym 133173 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 133174 $false
.sym 133175 pwmDF.count_temp[6]
.sym 133176 $auto$alumacc.cc:474:replace_alu$7625.C[6]
.sym 133178 $auto$alumacc.cc:474:replace_alu$7625.C[8]
.sym 133179 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 133180 $false
.sym 133181 pwmDF.count_temp[7]
.sym 133182 $auto$alumacc.cc:474:replace_alu$7625.C[7]
.sym 133183 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498
.sym 133184 clk_16mhz$2$2
.sym 133185 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 133254 $auto$alumacc.cc:474:replace_alu$7625.C[8]
.sym 133291 $auto$alumacc.cc:474:replace_alu$7625.C[9]
.sym 133292 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 133293 $false
.sym 133294 pwmDF.count_temp[8]
.sym 133295 $auto$alumacc.cc:474:replace_alu$7625.C[8]
.sym 133298 $false
.sym 133299 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 133300 pwmDF.count_temp[9]
.sym 133301 $auto$alumacc.cc:474:replace_alu$7625.C[9]
.sym 133304 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 133305 $false
.sym 133306 pwmDF.count_temp[1]
.sym 133307 pwmDF.count_temp[0]
.sym 133310 $false
.sym 133311 $false
.sym 133312 pwmDF.count_temp[0]
.sym 133313 $abc$72829$auto$simplemap.cc:250:simplemap_eqne$45500[1]_new_
.sym 133338 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$45498
.sym 133339 clk_16mhz$2$2
.sym 133340 $abc$72829$auto$alumacc.cc:474:replace_alu$7589.AA[0]$2
.sym 133409 $true
.sym 133446 $auto$alumacc.cc:474:replace_alu$7547.C[1]
.sym 133448 pwmDF.count_temp[0]
.sym 133449 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[0]
.sym 133452 $auto$alumacc.cc:474:replace_alu$7547.C[2]
.sym 133454 pwmDF.count_temp[1]
.sym 133455 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[1]
.sym 133458 $auto$alumacc.cc:474:replace_alu$7547.C[3]
.sym 133460 pwmDF.count_temp[2]
.sym 133461 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[2]
.sym 133464 $auto$alumacc.cc:474:replace_alu$7547.C[4]
.sym 133466 pwmDF.count_temp[3]
.sym 133467 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[3]
.sym 133470 $auto$alumacc.cc:474:replace_alu$7547.C[5]
.sym 133472 pwmDF.count_temp[4]
.sym 133473 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[4]
.sym 133476 $auto$alumacc.cc:474:replace_alu$7547.C[6]
.sym 133478 pwmDF.count_temp[5]
.sym 133479 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[5]
.sym 133482 $auto$alumacc.cc:474:replace_alu$7547.C[7]
.sym 133484 pwmDF.count_temp[6]
.sym 133485 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[6]
.sym 133488 $auto$alumacc.cc:474:replace_alu$7547.C[8]
.sym 133490 pwmDF.count_temp[7]
.sym 133491 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[7]
.sym 133564 $auto$alumacc.cc:474:replace_alu$7547.C[8]
.sym 133601 $auto$alumacc.cc:474:replace_alu$7547.C[9]
.sym 133603 pwmDF.count_temp[8]
.sym 133604 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[8]
.sym 133607 $auto$alumacc.cc:474:replace_alu$7547.C[10]
.sym 133609 pwmDF.count_temp[9]
.sym 133610 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[9]
.sym 133613 $auto$alumacc.cc:474:replace_alu$7547.C[11]
.sym 133615 $false
.sym 133616 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[10]
.sym 133619 $auto$alumacc.cc:474:replace_alu$7547.C[12]
.sym 133621 $false
.sym 133622 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[11]
.sym 133625 $auto$alumacc.cc:474:replace_alu$7547.C[13]
.sym 133627 $false
.sym 133628 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[12]
.sym 133631 $auto$alumacc.cc:474:replace_alu$7547.C[14]
.sym 133633 $false
.sym 133634 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[13]
.sym 133637 $auto$alumacc.cc:474:replace_alu$7547.C[15]
.sym 133639 $false
.sym 133640 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[14]
.sym 133643 $auto$alumacc.cc:474:replace_alu$7547.C[16]
.sym 133645 $false
.sym 133646 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[15]
.sym 133719 $auto$alumacc.cc:474:replace_alu$7547.C[16]
.sym 133756 $auto$alumacc.cc:474:replace_alu$7547.C[17]
.sym 133758 $false
.sym 133759 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[16]
.sym 133762 $auto$alumacc.cc:474:replace_alu$7547.C[18]
.sym 133764 $false
.sym 133765 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[17]
.sym 133768 $auto$alumacc.cc:474:replace_alu$7547.C[19]
.sym 133770 $false
.sym 133771 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[18]
.sym 133774 $auto$alumacc.cc:474:replace_alu$7547.C[20]
.sym 133776 $false
.sym 133777 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[19]
.sym 133780 $auto$alumacc.cc:474:replace_alu$7547.C[21]
.sym 133782 $false
.sym 133783 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[20]
.sym 133786 $auto$alumacc.cc:474:replace_alu$7547.C[22]
.sym 133788 $false
.sym 133789 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[21]
.sym 133792 $auto$alumacc.cc:474:replace_alu$7547.C[23]
.sym 133794 $false
.sym 133795 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[22]
.sym 133798 $auto$alumacc.cc:474:replace_alu$7547.C[24]
.sym 133800 $false
.sym 133801 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[23]
.sym 133874 $auto$alumacc.cc:474:replace_alu$7547.C[24]
.sym 133911 $auto$alumacc.cc:474:replace_alu$7547.C[25]
.sym 133913 $false
.sym 133914 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[24]
.sym 133917 $auto$alumacc.cc:474:replace_alu$7547.C[26]
.sym 133919 $false
.sym 133920 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[25]
.sym 133923 $auto$alumacc.cc:474:replace_alu$7547.C[27]
.sym 133925 $false
.sym 133926 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[26]
.sym 133929 $auto$alumacc.cc:474:replace_alu$7547.C[28]
.sym 133931 $false
.sym 133932 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[27]
.sym 133935 $auto$alumacc.cc:474:replace_alu$7547.C[29]
.sym 133937 $false
.sym 133938 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[28]
.sym 133941 $auto$alumacc.cc:474:replace_alu$7547.C[30]
.sym 133943 $false
.sym 133944 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[29]
.sym 133947 $auto$alumacc.cc:474:replace_alu$7547.C[31]
.sym 133949 $false
.sym 133950 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[30]
.sym 133953 $abc$72829$auto$alumacc.cc:491:replace_alu$7549[31]$2
.sym 133955 $false
.sym 133956 $abc$72829$auto$alumacc.cc:474:replace_alu$7531.BB[31]
.sym 134070 $abc$72829$auto$alumacc.cc:491:replace_alu$7549[31]$2
.sym 134231 flash_io3_do
.sym 134233 flash_io3_oe
.sym 134382 uart_out$2
.sym 134681 $abc$72829$auto$dff2dffe.cc:158:make_patterns_logic$48869
.sym 134711 soc.cpu.pcpi_div.start
.sym 134834 pwmIB.pwm_counter
