---
course_id: 6-012-microelectronic-devices-and-circuits-fall-2009
layout: course_section
menu:
  leftnav:
    identifier: b6b7b23af9d7cf75a62e8db60e9369a7
    name: Calendar
    weight: 20
title: Calendar
type: course
uid: b6b7b23af9d7cf75a62e8db60e9369a7

---

Abbreviations
-------------

TE = thermal equilibrium  
MOS = metal-on-silicon  
MOSFET = metal-oxide-semiconductor field-effect transistor  
BJT = bipolar junction transistor  
CMOS = complementary metal-oxide-semiconductor  
CS = common source  
OCTC = open circuit time constant

| LEC # | TOPICS | KEY DATES |
| --- | --- | --- |
| 1 | Introduction to semiconductors, doping, generation/recombination, TE carrier concentrations. Carrier dynamics and transport: drift. | Problem set 1 out |
| 2 | Excess populations and minimum carrier lifetime, photoconductivity. Non-uniform concentrations and diffusion. Fick's first and second laws. | &nbsp; |
| 3 | The five basic equations. Device structures in TE: carriers and electrostatic potential; the 60 mV rule. Poisson's equation (PE). |  {{< br >}}{{< br >}} Problem set 1 due {{< br >}}{{< br >}} Problem set 2 out {{< br >}}{{< br >}}  |
| 4 | P-n junctions in thermal equilibrium and under reverse bias, the depletion approximation (DA), comparison to PE solution. | &nbsp; |
| 5 | Review reverse biased junctions. Consider forward bias and the special case of minority carrier injection into quasineutral regions. |  {{< br >}}{{< br >}} Problem set 2 due {{< br >}}{{< br >}} Problem set 3 out {{< br >}}{{< br >}}  |
| 6 | Forward biased p-n junctions: carrier injection, i-v characteristics (ideal and real; forward and reverse). Engineering carrier injection. | &nbsp; |
| 7 | Bipolar junction transistors: two coupled diodes, terminal characteristics, regions of operation |  {{< br >}}{{< br >}} Problem set 3 due {{< br >}}{{< br >}} Problem set 4 out {{< br >}}{{< br >}}  |
| 8 | Solar cells and LEDs (light emitting diodes). | Problem set 4 due |
| &nbsp; | Exam 1 (Lec #1-7) | Problem set 5 out |
| 9 | MOS capacitors: the DA applied to two-terminal MOS capacitor accumulation, depletion, and inversion; VFB, VT, QA, and QN | &nbsp; |
| 10 | The three-terminal MOS capacitor. MOSFETs: begin gradual channel approximation (GCA) using DA and ignoring subthreshold carriers. |  {{< br >}}{{< br >}} Problem set 5 due {{< br >}}{{< br >}} Problem set 6 out {{< br >}}{{< br >}}  |
| 11 | Complete GC/DA model for iDS: saturation, channel length modulation. Output characteristics; regions of operation. | &nbsp; |
| 12 | Subthreshold operation of MOSFETs. Development of model; compare to full numerical solution. Compare to/contrast with BJTs. |  {{< br >}}{{< br >}} Problem set 6 due {{< br >}}{{< br >}} Problem set 7 out {{< br >}}{{< br >}}  |
| 13 | Linear equivalent circuits for MOSFETs and BJTs at low and high frequency; transconductance of subthreshold MOSFETs. | &nbsp; |
| 14 | Logic inverter basics. Introduction to CMOS: transfer characteristics, noise margins, optimal device sizing. |  {{< br >}}{{< br >}} Problem set 7 due {{< br >}}{{< br >}} Problem set 8 out {{< br >}}{{< br >}}  |
| 15 | CMOS analysis, continued: switching delays, power dissipation, speed/power trade-offs. | Problem set 8 due |
| 16 | CMOS analysis, continued: subthreshold leakage, scaling rules, and where it is all going. | &nbsp; |
| &nbsp; | Exam 2 (Lec #9-15) | Problem set 9 out |
| 17 | Linear amplifier basics: performance metrics, current source biasing, current mirrors, mid-band range, two-port representation. | &nbsp; |
| 18 | Single-transistor building block stages: common-source, common-gate, and common-drain (follower) stages; characteristics and features. |  {{< br >}}{{< br >}} Problem set 9 due {{< br >}}{{< br >}} Problem set 10 out {{< br >}}{{< br >}}  |
| 19 | Differential amplifiers: large signal transfer characteristics; small signal analysis using common- and difference-mode inputs. | &nbsp; |
| 20 | Multi-stage amplifiers I: cascading diff stages; current source biasing; output stages. |  {{< br >}}{{< br >}} Problem set 10 due {{< br >}}{{< br >}} Design problem out {{< br >}}{{< br >}}  |
| 21 | Multi-stage amplifiers II: active loads, biasing for maximum gain, input and output swings. | &nbsp; |
| 22 | Multi-stage amplifiers III: examples, stage selection, speciality stages, looking at a commercial op-amp schematic. Begin frequency response. | &nbsp; |
| 23 | Frequency response of CS amplifiers, the Miller effect. Intrinsic frequency limitations of MOSFETs. Biasing to maximize speed, power trade-off. | Design problem due |
| 24 | OCTC method for estimating frequency response. Subthreshold amplifiers for ultra-lower power electronics, frequency performance. | &nbsp; |
| 25 | MOS imagers. Semester wrap-up; life after 6.012. |