

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Tue Jun 29 10:40:12 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.268 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    43201|    43201| 0.216 ms | 0.216 ms |  43202|  43202| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |                                    |                                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |              Instance              |              Module             |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |myproject_U0                        |myproject                        |    14467|    14468| 72.335 us | 72.340 us |  14405|  14405| dataflow |
        |Loop_2_proc_U0                      |Loop_2_proc                      |       25|       25|  0.125 us |  0.125 us |     25|     25|   none   |
        |Loop_1_proc326_U0                   |Loop_1_proc326                   |    43201|    43201|  0.216 ms |  0.216 ms |  43201|  43201|   none   |
        |Block_myproject_axi_exit31_proc_U0  |Block_myproject_axi_exit31_proc  |        0|        0|    0 ns   |    0 ns   |      0|      0|   none   |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       28|     -|
|FIFO                 |       15|      -|      290|     1079|     -|
|Instance             |      335|   1005|    76004|   104635|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|        6|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      350|   1005|    76300|   105796|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       26|     32|        8|       24|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        6|      8|        2|        6|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+
    |Block_myproject_axi_exit31_proc_U0  |Block_myproject_axi_exit31_proc  |        0|      0|     98|     121|    0|
    |Loop_1_proc326_U0                   |Loop_1_proc326                   |        0|      0|    238|     702|    0|
    |Loop_2_proc_U0                      |Loop_2_proc                      |        0|      0|    145|    1005|    0|
    |myproject_U0                        |myproject                        |      335|   1005|  75523|  102807|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+
    |Total                               |                                 |      335|   1005|  76004|  104635|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |            Name           | BRAM_18K|  FF | LUT| URAM| Depth | Bits| Size:D*B|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |in_local_V_data_0_V_U      |       15|  225|   0|    -|  14400|   16|   230400|
    |is_last_0_i_loc_channel_U  |        0|    5|   0|    -|      2|    1|        2|
    |out_local_V_data_0_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |out_local_V_data_1_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |out_local_V_data_2_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |out_local_V_data_3_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |out_local_V_data_4_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |out_local_V_data_5_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |tmp_data_V_0_U             |        0|    5|   0|    -|      2|   16|       32|
    |tmp_data_V_1_U             |        0|    5|   0|    -|      2|   16|       32|
    |tmp_data_V_2_U             |        0|    5|   0|    -|      2|   16|       32|
    |tmp_data_V_3_U             |        0|    5|   0|    -|      2|   16|       32|
    |tmp_data_V_4_U             |        0|    5|   0|    -|      2|   16|       32|
    |tmp_data_V_5_U             |        0|    5|   0|    -|      2|   16|       32|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |Total                      |       15|  290|   0|    0|  14420|  209|   230690|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_myproject_axi_exit31_proc_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |Loop_2_proc_U0_ap_start                         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_0                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_1                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_2                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_3                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_4                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_5                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_0              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_1              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_2              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_3              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_4              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_5              |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|  28|          14|          14|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_5  |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  54|         12|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_5  |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  6|   0|    6|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

