Classic Timing Analyzer report for ALU4b8f
Sat Dec 05 18:09:23 2020
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.830 ns   ; S[0] ; Y[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.830 ns       ; S[0] ; Y[3] ;
; N/A   ; None              ; 11.703 ns       ; S[0] ; Y[2] ;
; N/A   ; None              ; 11.619 ns       ; S[0] ; Y[1] ;
; N/A   ; None              ; 11.228 ns       ; B[2] ; Y[3] ;
; N/A   ; None              ; 11.132 ns       ; A[1] ; Y[3] ;
; N/A   ; None              ; 11.073 ns       ; B[2] ; Y[2] ;
; N/A   ; None              ; 11.005 ns       ; A[1] ; Y[2] ;
; N/A   ; None              ; 10.886 ns       ; A[1] ; Y[1] ;
; N/A   ; None              ; 10.760 ns       ; A[0] ; Y[3] ;
; N/A   ; None              ; 10.756 ns       ; A[3] ; Y[3] ;
; N/A   ; None              ; 10.699 ns       ; A[2] ; Y[3] ;
; N/A   ; None              ; 10.633 ns       ; A[0] ; Y[2] ;
; N/A   ; None              ; 10.549 ns       ; A[0] ; Y[1] ;
; N/A   ; None              ; 10.537 ns       ; A[2] ; Y[2] ;
; N/A   ; None              ; 10.524 ns       ; B[1] ; Y[3] ;
; N/A   ; None              ; 10.512 ns       ; B[0] ; Y[3] ;
; N/A   ; None              ; 10.438 ns       ; B[3] ; Y[3] ;
; N/A   ; None              ; 10.397 ns       ; B[1] ; Y[2] ;
; N/A   ; None              ; 10.385 ns       ; B[0] ; Y[2] ;
; N/A   ; None              ; 10.301 ns       ; B[0] ; Y[1] ;
; N/A   ; None              ; 10.291 ns       ; B[1] ; Y[1] ;
; N/A   ; None              ; 9.953 ns        ; S[2] ; Y[2] ;
; N/A   ; None              ; 9.916 ns        ; S[2] ; Y[3] ;
; N/A   ; None              ; 9.814 ns        ; S[2] ; Y[1] ;
; N/A   ; None              ; 9.528 ns        ; S[1] ; Y[1] ;
; N/A   ; None              ; 9.518 ns        ; S[1] ; Y[2] ;
; N/A   ; None              ; 9.481 ns        ; S[1] ; Y[3] ;
; N/A   ; None              ; 9.303 ns        ; S[0] ; Y[0] ;
; N/A   ; None              ; 8.211 ns        ; A[0] ; Y[0] ;
; N/A   ; None              ; 7.957 ns        ; B[0] ; Y[0] ;
; N/A   ; None              ; 7.618 ns        ; S[2] ; Y[0] ;
; N/A   ; None              ; 7.333 ns        ; S[1] ; Y[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 05 18:09:23 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU4b8f -c ALU4b8f --timing_analysis_only
Info: Longest tpd from source pin "S[0]" to destination pin "Y[3]" is 11.830 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; PIN Node = 'S[0]'
    Info: 2: + IC(4.722 ns) + CELL(0.516 ns) = 6.092 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 2; COMB Node = 'Add0~3'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.127 ns; Loc. = LCCOMB_X25_Y1_N2; Fanout = 2; COMB Node = 'Add0~7'
    Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.162 ns; Loc. = LCCOMB_X25_Y1_N4; Fanout = 2; COMB Node = 'Add0~11'
    Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.197 ns; Loc. = LCCOMB_X25_Y1_N6; Fanout = 1; COMB Node = 'Add0~15'
    Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 6.322 ns; Loc. = LCCOMB_X25_Y1_N8; Fanout = 1; COMB Node = 'Add0~18'
    Info: 7: + IC(0.316 ns) + CELL(0.378 ns) = 7.016 ns; Loc. = LCCOMB_X25_Y1_N26; Fanout = 1; COMB Node = 'Mux0~0'
    Info: 8: + IC(2.826 ns) + CELL(1.988 ns) = 11.830 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'Y[3]'
    Info: Total cell delay = 3.966 ns ( 33.52 % )
    Info: Total interconnect delay = 7.864 ns ( 66.48 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Sat Dec 05 18:09:24 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


