#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 17 03:39:26 2022
# Process ID: 25516
# Current directory: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen
# Command line: vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen/vivado.log
# Journal file: E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen\vivado.jou
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen/ip_catalog'
IP Repository Located at : C:/Xilinx/Vivado/2021.1/data/ip
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen/ip_catalog'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen/ip_catalog/fourto4genip.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Coretcl 2-176] No IPs found
Adding File E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen/sysgen/fourto4genip.xdc
Adding File E:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen/sysgen/xpm_d4b9e8_vivado.mem
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'e:/FPGAProject/01102022/FPGAResearch/5_Final_Submission/Simulink/BRAM_LT_Based/SumofTwoNeuron_64bit/64bit4to4genIP/gen/ip_catalog'.)
0
Wrote  : <E:\FPGAProject\01102022\FPGAResearch\5_Final_Submission\Simulink\BRAM_LT_Based\SumofTwoNeuron_64bit\64bit4to4genIP\gen\ip_catalog\fourto4genip.srcs\sources_1\bd\fourto4genip_bd\fourto4genip_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /fourto4genip_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /fourto4genip_1/*'
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /fourto4genip_1/*'
Wrote  : <E:\FPGAProject\01102022\FPGAResearch\5_Final_Submission\Simulink\BRAM_LT_Based\SumofTwoNeuron_64bit\64bit4to4genIP\gen\ip_catalog\fourto4genip.srcs\sources_1\bd\fourto4genip_bd\fourto4genip_bd.bd> 
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 03:39:44 2022...
