--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 31 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.113ns.
--------------------------------------------------------------------------------
Slack:                  5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CMUX    Tshcko                0.650   df/count<4>
                                                       df/count_8
    SLICE_X67Y77.A2      net (fanout=2)        0.816   df/count<8>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.772ns logic, 2.280ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CMUX    Tshcko                0.650   df/count<4>
                                                       df/count_8
    SLICE_X67Y77.A2      net (fanout=2)        0.816   df/count<8>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.772ns logic, 2.280ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CMUX    Tshcko                0.650   df/count<4>
                                                       df/count_8
    SLICE_X67Y77.A2      net (fanout=2)        0.816   df/count<8>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.772ns logic, 2.280ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CMUX    Tshcko                0.650   df/count<4>
                                                       df/count_8
    SLICE_X67Y77.A2      net (fanout=2)        0.816   df/count<8>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (1.772ns logic, 2.280ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  6.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.156 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CMUX    Tshcko                0.650   df/count<4>
                                                       df/count_8
    SLICE_X67Y77.A2      net (fanout=2)        0.816   df/count<8>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y77.SR      net (fanout=2)        0.368   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y77.CLK     Tsrck                 0.524   df/count<6>
                                                       df/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (1.772ns logic, 2.139ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  6.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.156 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CMUX    Tshcko                0.650   df/count<4>
                                                       df/count_8
    SLICE_X67Y77.A2      net (fanout=2)        0.816   df/count<8>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y77.SR      net (fanout=2)        0.368   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y77.CLK     Tsrck                 0.524   df/count<6>
                                                       df/count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (1.772ns logic, 2.139ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  6.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CQ      Tcko                  0.518   df/count<4>
                                                       df/count_7
    SLICE_X67Y77.A5      net (fanout=2)        0.562   df/count<7>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.640ns logic, 2.026ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  6.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CQ      Tcko                  0.518   df/count<4>
                                                       df/count_7
    SLICE_X67Y77.A5      net (fanout=2)        0.562   df/count<7>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.640ns logic, 2.026ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  6.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CQ      Tcko                  0.518   df/count<4>
                                                       df/count_7
    SLICE_X67Y77.A5      net (fanout=2)        0.562   df/count<7>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.640ns logic, 2.026ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  6.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CQ      Tcko                  0.518   df/count<4>
                                                       df/count_7
    SLICE_X67Y77.A5      net (fanout=2)        0.562   df/count<7>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.640ns logic, 2.026ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  6.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y77.BQ      Tcko                  0.518   df/count<6>
                                                       df/count_5
    SLICE_X67Y77.A4      net (fanout=2)        0.444   df/count<5>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.640ns logic, 1.908ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  6.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y77.BQ      Tcko                  0.518   df/count<6>
                                                       df/count_5
    SLICE_X67Y77.A4      net (fanout=2)        0.444   df/count<5>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.640ns logic, 1.908ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  6.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y77.BQ      Tcko                  0.518   df/count<6>
                                                       df/count_5
    SLICE_X67Y77.A4      net (fanout=2)        0.444   df/count<5>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.640ns logic, 1.908ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  6.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.548ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y77.BQ      Tcko                  0.518   df/count<6>
                                                       df/count_5
    SLICE_X67Y77.A4      net (fanout=2)        0.444   df/count<5>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.548ns (1.640ns logic, 1.908ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  6.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.156 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CQ      Tcko                  0.518   df/count<4>
                                                       df/count_7
    SLICE_X67Y77.A5      net (fanout=2)        0.562   df/count<7>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y77.SR      net (fanout=2)        0.368   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y77.CLK     Tsrck                 0.524   df/count<6>
                                                       df/count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (1.640ns logic, 1.885ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  6.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.156 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.CQ      Tcko                  0.518   df/count<4>
                                                       df/count_7
    SLICE_X67Y77.A5      net (fanout=2)        0.562   df/count<7>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y77.SR      net (fanout=2)        0.368   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y77.CLK     Tsrck                 0.524   df/count<6>
                                                       df/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (1.640ns logic, 1.885ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  6.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y77.BQ      Tcko                  0.518   df/count<6>
                                                       df/count_5
    SLICE_X67Y77.A4      net (fanout=2)        0.444   df/count<5>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y77.SR      net (fanout=2)        0.368   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y77.CLK     Tsrck                 0.524   df/count<6>
                                                       df/count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.640ns logic, 1.767ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  6.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y77.BQ      Tcko                  0.518   df/count<6>
                                                       df/count_5
    SLICE_X67Y77.A4      net (fanout=2)        0.444   df/count<5>
    SLICE_X67Y77.A       Tilo                  0.124   N9
                                                       df/count[31]_GND_2_o_equal_2_o<31>_SW0
    SLICE_X66Y78.B5      net (fanout=1)        0.427   N9
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y77.SR      net (fanout=2)        0.368   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y77.CLK     Tsrck                 0.524   df/count<6>
                                                       df/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (1.640ns logic, 1.767ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  6.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.360ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.DQ      Tcko                  0.518   df/count<4>
                                                       df/count_4
    SLICE_X66Y78.B2      net (fanout=2)        0.807   df/count<4>
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.516ns logic, 1.844ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  6.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.360ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.DQ      Tcko                  0.518   df/count<4>
                                                       df/count_4
    SLICE_X66Y78.B2      net (fanout=2)        0.807   df/count<4>
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.516ns logic, 1.844ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  6.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.360ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.DQ      Tcko                  0.518   df/count<4>
                                                       df/count_4
    SLICE_X66Y78.B2      net (fanout=2)        0.807   df/count<4>
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.516ns logic, 1.844ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  6.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.360ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.155 - 0.181)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y78.DQ      Tcko                  0.518   df/count<4>
                                                       df/count_4
    SLICE_X66Y78.B2      net (fanout=2)        0.807   df/count<4>
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.516ns logic, 1.844ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  6.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.378ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y76.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X66Y78.B1      net (fanout=2)        0.825   df/count<3>
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (1.516ns logic, 1.862ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  6.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.378ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y76.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X66Y78.B1      net (fanout=2)        0.825   df/count<3>
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (1.516ns logic, 1.862ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  6.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.378ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y76.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X66Y78.B1      net (fanout=2)        0.825   df/count<3>
    SLICE_X66Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X66Y78.D5      net (fanout=3)        0.528   df/count[31]_GND_2_o_equal_2_o
    SLICE_X66Y78.DMUX    Tilo                  0.350   df/count<4>
                                                       df/count[31]_GND_2_o_equal_2_o_01
    SLICE_X66Y76.SR      net (fanout=2)        0.509   df/count[31]_GND_2_o_equal_2_o_0
    SLICE_X66Y76.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (1.516ns logic, 1.862ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X66Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X66Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X66Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X66Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X66Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X66Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X66Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X66Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X66Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X66Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: df/count<4>/SR
  Logical resource: df/count_8/SR
  Location pin: SLICE_X66Y78.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X66Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X66Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.113|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 136 paths, 0 nets, and 35 connections

Design statistics:
   Minimum period:   4.113ns{1}   (Maximum frequency: 243.132MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 27 11:55:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



