from armulator.armv6.opcodes.abstract_opcode import AbstractOpcode
from armulator.armv6.bits_ops import signed_sat_q


class Qsub(AbstractOpcode):
    def __init__(self, m, d, n):
        super(Qsub, self).__init__()
        self.m = m
        self.d = d
        self.n = n

    def execute(self, processor):
        if processor.condition_passed():
            result, sat = signed_sat_q(
                    processor.registers.get(self.m).int - processor.registers.get(self.n).int, 32)
            processor.registers.set(self.d, result)
            if sat:
                processor.registers.cpsr.set_q(True)
