[{"commit":{"message":"refine code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"08dce191e7c197f69043dc5f04ef3cc7f34cd316"},{"commit":{"message":"refine code according to review comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"d56f9e257b4ce108210cff5f27e7cc530e6a04c3"},{"commit":{"message":"move code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"80961f22778c5c878c5ddcf87255fde0d7dc1e7d"}]