Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 15:18:23 2024
| Host         : kittipat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_system_timing_summary_routed.rpt -pb Display_system_timing_summary_routed.pb -rpx Display_system_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       216         
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     15          
TIMING-20  Warning           Non-clocked latch                 8           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (364)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (533)
5. checking no_input_delay (12)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (364)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg_rep/DOADO[0] (HIGH)

 There are 194 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (533)
--------------------------------------------------
 There are 533 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.080        0.000                      0                 3312        0.055        0.000                      0                 3312        4.500        0.000                       0                  1716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.080        0.000                      0                 3312        0.055        0.000                      0                 3312        4.500        0.000                       0                  1716  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 1.556ns (17.645%)  route 7.262ns (82.355%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  vga/v_count_reg_reg[4]/Q
                         net (fo=133, routed)         0.915     6.449    vga/w_y[4]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.153     6.602 r  vga/v_count_next[6]_i_2/O
                         net (fo=105, routed)         1.652     8.254    vga/v_count_next[6]_i_2_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I3_O)        0.327     8.581 f  vga/addr_reg[26]_i_40/O
                         net (fo=2, routed)           0.418     8.999    vga/addr_reg[26]_i_40_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.123 f  vga/rgb_reg[11]_i_28/O
                         net (fo=1, routed)           1.125    10.248    vga/rgb_reg[11]_i_28_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.372 f  vga/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.986    11.358    vga/rgb_reg[11]_i_17_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.482 r  vga/rgb_reg[11]_i_8/O
                         net (fo=4, routed)           1.011    12.493    vga/rgb_reg[11]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  vga/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.650    13.267    vga/rgb_reg[11]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.391 r  vga/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.506    13.897    rgb_next[11]
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.450    14.791    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)       -0.039    14.977    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom1/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 1.393ns (17.081%)  route 6.762ns (82.919%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga/v_count_reg_reg[4]/Q
                         net (fo=133, routed)         1.389     6.923    vga/w_y[4]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.153     7.076 f  vga/addr_reg_reg_i_111/O
                         net (fo=144, routed)         2.275     9.351    vga/addr_reg_reg_i_111_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.327     9.678 r  vga/addr_reg_reg_i_130/O
                         net (fo=1, routed)           1.277    10.955    vga/addr_reg_reg_i_130_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.079 r  vga/addr_reg_reg_i_41/O
                         net (fo=1, routed)           0.931    12.009    vga/addr_reg_reg_i_41_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.133 r  vga/addr_reg_reg_i_11/O
                         net (fo=1, routed)           0.000    12.133    vga/addr_reg_reg_i_11_n_0
    SLICE_X12Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    12.342 r  vga/addr_reg_reg_i_2/O
                         net (fo=3, routed)           0.891    13.234    cdisplay/rom1/ADDRARDADDR[9]
    RAMB18_X0Y4          RAMB18E1                                     r  cdisplay/rom1/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.488    14.829    cdisplay/rom1/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  cdisplay/rom1/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.739    14.314    cdisplay/rom1/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/addr_reg_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 1.393ns (17.083%)  route 6.761ns (82.917%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga/v_count_reg_reg[4]/Q
                         net (fo=133, routed)         1.389     6.923    vga/w_y[4]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.153     7.076 f  vga/addr_reg_reg_i_111/O
                         net (fo=144, routed)         2.275     9.351    vga/addr_reg_reg_i_111_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.327     9.678 r  vga/addr_reg_reg_i_130/O
                         net (fo=1, routed)           1.277    10.955    vga/addr_reg_reg_i_130_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.079 r  vga/addr_reg_reg_i_41/O
                         net (fo=1, routed)           0.931    12.009    vga/addr_reg_reg_i_41_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    12.133 r  vga/addr_reg_reg_i_11/O
                         net (fo=1, routed)           0.000    12.133    vga/addr_reg_reg_i_11_n_0
    SLICE_X12Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    12.342 r  vga/addr_reg_reg_i_2/O
                         net (fo=3, routed)           0.890    13.233    cdisplay/rom2/D[9]
    RAMB18_X0Y5          RAMB18E1                                     r  cdisplay/rom2/addr_reg_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.488    14.829    cdisplay/rom2/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  cdisplay/rom2/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.739    14.314    cdisplay/rom2/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 1.556ns (17.645%)  route 7.262ns (82.355%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  vga/v_count_reg_reg[4]/Q
                         net (fo=133, routed)         0.915     6.449    vga/w_y[4]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.153     6.602 r  vga/v_count_next[6]_i_2/O
                         net (fo=105, routed)         1.652     8.254    vga/v_count_next[6]_i_2_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I3_O)        0.327     8.581 f  vga/addr_reg[26]_i_40/O
                         net (fo=2, routed)           0.418     8.999    vga/addr_reg[26]_i_40_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.123 f  vga/rgb_reg[11]_i_28/O
                         net (fo=1, routed)           1.125    10.248    vga/rgb_reg[11]_i_28_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.372 f  vga/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.986    11.358    vga/rgb_reg[11]_i_17_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.482 r  vga/rgb_reg[11]_i_8/O
                         net (fo=4, routed)           1.011    12.493    vga/rgb_reg[11]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  vga/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.650    13.267    vga/rgb_reg[11]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.391 r  vga/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.506    13.897    rgb_next[11]
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.450    14.791    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)       -0.016    15.000    rgb_reg_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom1/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 1.700ns (20.621%)  route 6.544ns (79.379%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga/v_count_reg_reg[4]/Q
                         net (fo=133, routed)         1.389     6.923    vga/w_y[4]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.153     7.076 f  vga/addr_reg_reg_i_111/O
                         net (fo=144, routed)         2.156     9.233    vga/addr_reg_reg_i_111_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.327     9.560 r  vga/addr_reg_reg_i_267/O
                         net (fo=1, routed)           0.403     9.963    vga/addr_reg_reg_i_267_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124    10.087 r  vga/addr_reg_reg_i_171/O
                         net (fo=1, routed)           0.000    10.087    vga/addr_reg_reg_i_171_n_0
    SLICE_X5Y28          MUXF7 (Prop_muxf7_I1_O)      0.217    10.304 r  vga/addr_reg_reg_i_64/O
                         net (fo=1, routed)           0.853    11.156    vga/addr_reg_reg_i_64_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.299    11.455 r  vga/addr_reg_reg_i_17/O
                         net (fo=1, routed)           0.903    12.358    vga/addr_reg_reg_i_17_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I4_O)        0.124    12.482 r  vga/addr_reg_reg_i_4/O
                         net (fo=3, routed)           0.840    13.322    cdisplay/rom1/ADDRARDADDR[7]
    RAMB18_X0Y4          RAMB18E1                                     r  cdisplay/rom1/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.488    14.829    cdisplay/rom1/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  cdisplay/rom1/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.487    cdisplay/rom1/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 1.556ns (17.828%)  route 7.172ns (82.172%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  vga/v_count_reg_reg[4]/Q
                         net (fo=133, routed)         0.915     6.449    vga/w_y[4]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.153     6.602 r  vga/v_count_next[6]_i_2/O
                         net (fo=105, routed)         1.652     8.254    vga/v_count_next[6]_i_2_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I3_O)        0.327     8.581 f  vga/addr_reg[26]_i_40/O
                         net (fo=2, routed)           0.418     8.999    vga/addr_reg[26]_i_40_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.123 f  vga/rgb_reg[11]_i_28/O
                         net (fo=1, routed)           1.125    10.248    vga/rgb_reg[11]_i_28_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.372 f  vga/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.986    11.358    vga/rgb_reg[11]_i_17_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.482 r  vga/rgb_reg[11]_i_8/O
                         net (fo=4, routed)           1.011    12.493    vga/rgb_reg[11]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  vga/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.650    13.267    vga/rgb_reg[11]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.391 r  vga/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.415    13.806    rgb_next[11]
    SLICE_X10Y9          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.449    14.790    clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)       -0.016    14.999    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/addr_reg_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 1.700ns (20.722%)  route 6.504ns (79.278%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  vga/v_count_reg_reg[4]/Q
                         net (fo=133, routed)         1.389     6.923    vga/w_y[4]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.153     7.076 f  vga/addr_reg_reg_i_111/O
                         net (fo=144, routed)         2.156     9.233    vga/addr_reg_reg_i_111_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.327     9.560 r  vga/addr_reg_reg_i_267/O
                         net (fo=1, routed)           0.403     9.963    vga/addr_reg_reg_i_267_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124    10.087 r  vga/addr_reg_reg_i_171/O
                         net (fo=1, routed)           0.000    10.087    vga/addr_reg_reg_i_171_n_0
    SLICE_X5Y28          MUXF7 (Prop_muxf7_I1_O)      0.217    10.304 r  vga/addr_reg_reg_i_64/O
                         net (fo=1, routed)           0.853    11.156    vga/addr_reg_reg_i_64_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.299    11.455 r  vga/addr_reg_reg_i_17/O
                         net (fo=1, routed)           0.903    12.358    vga/addr_reg_reg_i_17_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I4_O)        0.124    12.482 r  vga/addr_reg_reg_i_4/O
                         net (fo=3, routed)           0.800    13.282    cdisplay/rom2/D[7]
    RAMB18_X0Y5          RAMB18E1                                     r  cdisplay/rom2/addr_reg_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.488    14.829    cdisplay/rom2/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  cdisplay/rom2/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.487    cdisplay/rom2/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -13.282    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.556ns (17.893%)  route 7.140ns (82.107%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  vga/v_count_reg_reg[4]/Q
                         net (fo=133, routed)         0.915     6.449    vga/w_y[4]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.153     6.602 r  vga/v_count_next[6]_i_2/O
                         net (fo=105, routed)         1.652     8.254    vga/v_count_next[6]_i_2_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I3_O)        0.327     8.581 f  vga/addr_reg[26]_i_40/O
                         net (fo=2, routed)           0.418     8.999    vga/addr_reg[26]_i_40_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.123 f  vga/rgb_reg[11]_i_28/O
                         net (fo=1, routed)           1.125    10.248    vga/rgb_reg[11]_i_28_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.372 f  vga/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.986    11.358    vga/rgb_reg[11]_i_17_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.482 r  vga/rgb_reg[11]_i_8/O
                         net (fo=4, routed)           1.011    12.493    vga/rgb_reg[11]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  vga/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.650    13.267    vga/rgb_reg[11]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.391 r  vga/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.383    13.774    rgb_next[11]
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.450    14.791    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)       -0.036    14.980    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 1.556ns (17.930%)  route 7.122ns (82.070%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  vga/v_count_reg_reg[4]/Q
                         net (fo=133, routed)         0.915     6.449    vga/w_y[4]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.153     6.602 r  vga/v_count_next[6]_i_2/O
                         net (fo=105, routed)         1.652     8.254    vga/v_count_next[6]_i_2_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I3_O)        0.327     8.581 f  vga/addr_reg[26]_i_40/O
                         net (fo=2, routed)           0.418     8.999    vga/addr_reg[26]_i_40_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.123 f  vga/rgb_reg[11]_i_28/O
                         net (fo=1, routed)           1.125    10.248    vga/rgb_reg[11]_i_28_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.372 f  vga/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.986    11.358    vga/rgb_reg[11]_i_17_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.482 r  vga/rgb_reg[11]_i_8/O
                         net (fo=4, routed)           1.011    12.493    vga/rgb_reg[11]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  vga/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.650    13.267    vga/rgb_reg[11]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.391 r  vga/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.366    13.757    rgb_next[11]
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.450    14.791    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)       -0.053    14.963    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.556ns (17.893%)  route 7.140ns (82.107%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.557     5.078    vga/clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  vga/v_count_reg_reg[4]/Q
                         net (fo=133, routed)         0.915     6.449    vga/w_y[4]
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.153     6.602 r  vga/v_count_next[6]_i_2/O
                         net (fo=105, routed)         1.652     8.254    vga/v_count_next[6]_i_2_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I3_O)        0.327     8.581 f  vga/addr_reg[26]_i_40/O
                         net (fo=2, routed)           0.418     8.999    vga/addr_reg[26]_i_40_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.123 f  vga/rgb_reg[11]_i_28/O
                         net (fo=1, routed)           1.125    10.248    vga/rgb_reg[11]_i_28_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124    10.372 f  vga/rgb_reg[11]_i_17/O
                         net (fo=1, routed)           0.986    11.358    vga/rgb_reg[11]_i_17_n_0
    SLICE_X14Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.482 r  vga/rgb_reg[11]_i_8/O
                         net (fo=4, routed)           1.011    12.493    vga/rgb_reg[11]_i_8_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.124    12.617 r  vga/rgb_reg[11]_i_6/O
                         net (fo=2, routed)           0.650    13.267    vga/rgb_reg[11]_i_6_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.391 r  vga/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.383    13.774    rgb_next[11]
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.450    14.791    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)       -0.028    14.988    rgb_reg_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                  1.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][9][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][9][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.226ns (55.545%)  route 0.181ns (44.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.556     1.439    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  cdisplay/memory/memory_array_reg[3][9][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  cdisplay/memory/memory_array_reg[3][9][8]/Q
                         net (fo=3, routed)           0.181     1.748    cdisplay/memory/memory_array_reg[3][9][23]_0[8]
    SLICE_X35Y18         LUT5 (Prop_lut5_I4_O)        0.098     1.846 r  cdisplay/memory/memory_array[2][9][8]_i_1/O
                         net (fo=1, routed)           0.000     1.846    cdisplay/memory/memory_array[2][9][8]_i_1_n_0
    SLICE_X35Y18         FDCE                                         r  cdisplay/memory/memory_array_reg[2][9][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.822     1.949    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  cdisplay/memory/memory_array_reg[2][9][8]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y18         FDCE (Hold_fdce_C_D)         0.091     1.791    cdisplay/memory/memory_array_reg[2][9][8]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][3][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][3][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.258%)  route 0.254ns (57.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.559     1.442    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  cdisplay/memory/memory_array_reg[1][3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  cdisplay/memory/memory_array_reg[1][3][23]/Q
                         net (fo=4, routed)           0.254     1.837    cdisplay/memory/memory_array_reg[1][3][23]_0[23]
    SLICE_X35Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.882 r  cdisplay/memory/memory_array[0][3][23]_i_2/O
                         net (fo=1, routed)           0.000     1.882    cdisplay/memory/memory_array[0][3][23]_i_2_n_0
    SLICE_X35Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[0][3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.827     1.954    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[0][3][23]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X35Y37         FDCE (Hold_fdce_C_D)         0.092     1.797    cdisplay/memory/memory_array_reg[0][3][23]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][9][19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][9][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.310%)  route 0.233ns (52.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.556     1.439    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y17         FDCE                                         r  cdisplay/memory/memory_array_reg[1][9][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  cdisplay/memory/memory_array_reg[1][9][19]/Q
                         net (fo=3, routed)           0.233     1.836    cdisplay/memory/memory_array_reg[1][9][23]_0[19]
    SLICE_X36Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.881 r  cdisplay/memory/memory_array[0][9][19]_i_1/O
                         net (fo=1, routed)           0.000     1.881    cdisplay/memory/memory_array[0][9][19]_i_1_n_0
    SLICE_X36Y17         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.824     1.951    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X36Y17         FDCE                                         r  cdisplay/memory/memory_array_reg[0][9][19]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.091     1.793    cdisplay/memory/memory_array_reg[0][9][19]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][2][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][2][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.358%)  route 0.242ns (53.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.558     1.441    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  cdisplay/memory/memory_array_reg[1][2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  cdisplay/memory/memory_array_reg[1][2][16]/Q
                         net (fo=3, routed)           0.242     1.847    cdisplay/memory/memory_array_reg[1][2][23]_0[16]
    SLICE_X36Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.892 r  cdisplay/memory/memory_array[0][2][16]_i_1/O
                         net (fo=1, routed)           0.000     1.892    cdisplay/memory/memory_array[0][2][16]_i_1_n_0
    SLICE_X36Y35         FDCE                                         r  cdisplay/memory/memory_array_reg[0][2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.827     1.954    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X36Y35         FDCE                                         r  cdisplay/memory/memory_array_reg[0][2][16]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.092     1.797    cdisplay/memory/memory_array_reg[0][2][16]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][10][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][10][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.298%)  route 0.264ns (58.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.561     1.444    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X39Y11         FDCE                                         r  cdisplay/memory/memory_array_reg[1][10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  cdisplay/memory/memory_array_reg[1][10][1]/Q
                         net (fo=3, routed)           0.264     1.850    cdisplay/memory/memory_array_reg[1][10][23]_0[1]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  cdisplay/memory/memory_array[0][10][1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    cdisplay/memory/memory_array[0][10][1]_i_1_n_0
    SLICE_X35Y11         FDCE                                         r  cdisplay/memory/memory_array_reg[0][10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.829     1.956    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y11         FDCE                                         r  cdisplay/memory/memory_array_reg[0][10][1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y11         FDCE (Hold_fdce_C_D)         0.091     1.798    cdisplay/memory/memory_array_reg[0][10][1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][2][13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][2][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.991%)  route 0.279ns (60.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.556     1.439    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X33Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[3][2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cdisplay/memory/memory_array_reg[3][2][13]/Q
                         net (fo=3, routed)           0.279     1.859    cdisplay/memory/memory_array_reg[3][2][23]_0[13]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  cdisplay/memory/memory_array[2][2][13]_i_1/O
                         net (fo=1, routed)           0.000     1.904    cdisplay/memory/memory_array[2][2][13]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  cdisplay/memory/memory_array_reg[2][2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.824     1.951    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  cdisplay/memory/memory_array_reg[2][2][13]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.091     1.793    cdisplay/memory/memory_array_reg[2][2][13]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][3][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][3][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.302%)  route 0.274ns (56.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.557     1.440    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  cdisplay/memory/memory_array_reg[1][3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  cdisplay/memory/memory_array_reg[1][3][5]/Q
                         net (fo=3, routed)           0.274     1.878    cdisplay/memory/memory_array_reg[1][3][23]_0[5]
    SLICE_X35Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.923 r  cdisplay/memory/memory_array[0][3][5]_i_1/O
                         net (fo=1, routed)           0.000     1.923    cdisplay/memory/memory_array[0][3][5]_i_1_n_0
    SLICE_X35Y33         FDCE                                         r  cdisplay/memory/memory_array_reg[0][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.824     1.951    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y33         FDCE                                         r  cdisplay/memory/memory_array_reg[0][3][5]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.092     1.794    cdisplay/memory/memory_array_reg[0][3][5]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][4][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][4][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.563     1.446    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X15Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[1][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  cdisplay/memory/memory_array_reg[1][4][3]/Q
                         net (fo=3, routed)           0.077     1.664    cdisplay/memory/memory_array_reg[1][4][23]_0[3]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.709 r  cdisplay/memory/memory_array[0][4][3]_i_1/O
                         net (fo=1, routed)           0.000     1.709    cdisplay/memory/memory_array[0][4][3]_i_1_n_0
    SLICE_X14Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[0][4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.832     1.959    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  cdisplay/memory/memory_array_reg[0][4][3]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X14Y37         FDCE (Hold_fdce_C_D)         0.121     1.580    cdisplay/memory/memory_array_reg[0][4][3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[2][9][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[1][9][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.556     1.439    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X39Y18         FDCE                                         r  cdisplay/memory/memory_array_reg[2][9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cdisplay/memory/memory_array_reg[2][9][6]/Q
                         net (fo=3, routed)           0.078     1.659    cdisplay/memory/memory_array_reg[2][9][23]_0[6]
    SLICE_X38Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.704 r  cdisplay/memory/memory_array[1][9][6]_i_1/O
                         net (fo=1, routed)           0.000     1.704    cdisplay/memory/memory_array[1][9][6]_i_1_n_0
    SLICE_X38Y18         FDCE                                         r  cdisplay/memory/memory_array_reg[1][9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.823     1.950    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X38Y18         FDCE                                         r  cdisplay/memory/memory_array_reg[1][9][6]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y18         FDCE (Hold_fdce_C_D)         0.121     1.573    cdisplay/memory/memory_array_reg[1][9][6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][12][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][12][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.311%)  route 0.079ns (29.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.556     1.439    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X11Y21         FDCE                                         r  cdisplay/memory/memory_array_reg[1][12][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  cdisplay/memory/memory_array_reg[1][12][23]/Q
                         net (fo=3, routed)           0.079     1.659    cdisplay/memory/memory_array_reg[1][12][23]_0[23]
    SLICE_X10Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.704 r  cdisplay/memory/memory_array[0][12][23]_i_2/O
                         net (fo=1, routed)           0.000     1.704    cdisplay/memory/memory_array[0][12][23]_i_2_n_0
    SLICE_X10Y21         FDCE                                         r  cdisplay/memory/memory_array_reg[0][12][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.824     1.951    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X10Y21         FDCE                                         r  cdisplay/memory/memory_array_reg[0][12][23]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.121     1.573    cdisplay/memory/memory_array_reg[0][12][23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    cdisplay/rom1/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    cdisplay/rom2/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y9    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y9    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y9    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y8    rgb_reg_reg[11]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           507 Endpoints
Min Delay           507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.104ns  (logic 4.456ns (29.504%)  route 10.648ns (70.496%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  tx_utf8_data_reg[7]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[7]/Q
                         net (fo=59, routed)          6.378     6.834    display/tx_utf8_data[7]
    SLICE_X44Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.958 r  display/seg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.500     7.458    display/seg_OBUF[5]_inst_i_6_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.582 r  display/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.473     8.055    display/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.179 r  display/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.319     8.498    display/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.622 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.978    11.600    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.104 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.104    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.033ns  (logic 4.240ns (28.202%)  route 10.793ns (71.798%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  tx_utf8_data_reg[2]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[2]/Q
                         net (fo=74, routed)          6.586     7.042    display/tx_utf8_data[2]
    SLICE_X31Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.166 r  display/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.881     8.047    display/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X30Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.171 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.326    11.497    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.033 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.033    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.414ns  (logic 4.224ns (29.305%)  route 10.190ns (70.695%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  tx_utf8_data_reg[2]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[2]/Q
                         net (fo=74, routed)          6.732     7.188    display/tx_utf8_data[2]
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.312 r  display/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.433     7.745    display/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.869 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.024    10.894    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.414 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.414    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.167ns  (logic 4.235ns (29.896%)  route 9.932ns (70.104%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  tx_utf8_data_reg[2]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[2]/Q
                         net (fo=74, routed)          6.268     6.724    display/tx_utf8_data[2]
    SLICE_X43Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.848 r  display/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.433     7.281    display/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.405 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.230    10.636    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.167 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.167    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.060ns  (logic 4.239ns (30.151%)  route 9.820ns (69.849%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  tx_utf8_data_reg[2]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[2]/Q
                         net (fo=74, routed)          6.224     6.680    display/tx_utf8_data[2]
    SLICE_X32Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.804 r  display/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.475    display/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X32Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.599 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.926    10.524    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.060 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.060    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.974ns  (logic 4.215ns (30.162%)  route 9.759ns (69.838%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE                         0.000     0.000 r  tx_utf8_data_reg[2]/C
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[2]/Q
                         net (fo=74, routed)          5.932     6.388    display/tx_utf8_data[2]
    SLICE_X34Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.512 r  display/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.689     7.202    display/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.326 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.137    10.463    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.974 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.974    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.323ns  (logic 4.371ns (32.808%)  route 8.952ns (67.192%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE                         0.000     0.000 r  tx_utf8_data_reg[11]/C
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[11]/Q
                         net (fo=59, routed)          5.145     5.564    display/tx_utf8_data[11]
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.299     5.863 r  display/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.810     6.673    display/seg_OBUF[1]_inst_i_5_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.797 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.997     9.794    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.323 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.323    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.901ns  (logic 4.152ns (52.553%)  route 3.749ns (47.447%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display/ps_reg[1]/Q
                         net (fo=33, routed)          1.019     1.537    display/ps[1]
    SLICE_X46Y34         LUT2 (Prop_lut2_I0_O)        0.124     1.661 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.730     4.391    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     7.901 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.901    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 4.103ns (54.059%)  route 3.487ns (45.941%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[0]/Q
                         net (fo=34, routed)          0.916     1.372    display/ps[0]
    SLICE_X46Y34         LUT2 (Prop_lut2_I0_O)        0.124     1.496 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.571     4.067    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.590 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.590    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.574ns  (logic 4.145ns (54.724%)  route 3.429ns (45.276%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/ps_reg[1]/Q
                         net (fo=33, routed)          1.017     1.535    display/ps[1]
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.659 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.412     4.071    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.574 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.574    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[17]/C
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[17]/Q
                         net (fo=1, routed)           0.054     0.195    rx_inst/utf8_buffer__0[17]
    SLICE_X2Y10          FDRE                                         r  rx_inst/rx_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.021%)  route 0.069ns (32.979%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[10]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[10]/Q
                         net (fo=2, routed)           0.069     0.210    rx_inst2/utf8_buffer__0[10]
    SLICE_X4Y12          FDRE                                         r  rx_inst2/rx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  genblk1[2].dFF/state_reg/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk1[2].dFF/state_reg/Q
                         net (fo=1, routed)           0.053     0.194    genblk1[2].dFF/state_reg_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.045     0.239 r  genblk1[2].dFF/tx_utf8_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.239    p_1_in[2]
    SLICE_X1Y11          FDRE                                         r  tx_utf8_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[23]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rx_inst/utf8_buffer_reg[23]/Q
                         net (fo=1, routed)           0.114     0.242    rx_inst/utf8_buffer__0[23]
    SLICE_X2Y14          FDRE                                         r  rx_inst/rx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[21]/C
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[21]/Q
                         net (fo=1, routed)           0.101     0.242    rx_inst2/utf8_buffer__0[21]
    SLICE_X5Y11          FDRE                                         r  rx_inst2/rx_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[19]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[19]/Q
                         net (fo=1, routed)           0.110     0.251    rx_inst2/utf8_buffer__0[19]
    SLICE_X5Y13          FDRE                                         r  rx_inst2/rx_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[8]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[8]/Q
                         net (fo=2, routed)           0.111     0.252    rx_inst/utf8_buffer__0[8]
    SLICE_X2Y13          FDRE                                         r  rx_inst/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx_inst/tx_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDPE                         0.000     0.000 r  tx_inst/tx_shift_reg_reg[0]/C
    SLICE_X3Y38          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  tx_inst/tx_shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    tx_inst/tx_shift_reg_reg_n_0_[0]
    SLICE_X2Y39          FDPE                                         r  tx_inst/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.559%)  route 0.113ns (44.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[14]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[14]/Q
                         net (fo=2, routed)           0.113     0.254    rx_inst/utf8_buffer__0[14]
    SLICE_X2Y13          FDRE                                         r  rx_inst/rx_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[20]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[20]/Q
                         net (fo=1, routed)           0.116     0.257    rx_inst/utf8_buffer__0[20]
    SLICE_X2Y11          FDRE                                         r  rx_inst/rx_data_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.154ns (56.932%)  route 3.143ns (43.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.478     5.567 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           3.143     8.710    rgb_reg_reg[11]_lopt_replica_5_1
    H17                  OBUF (Prop_obuf_I_O)         3.676    12.387 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.387    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 4.048ns (55.637%)  route 3.228ns (44.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           3.228     8.835    rgb_reg_reg[11]_lopt_replica_3_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.366 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.366    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.123ns  (logic 4.173ns (58.587%)  route 2.950ns (41.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.478     5.566 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.950     8.516    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.695    12.211 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.211    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.042ns (57.311%)  route 3.010ns (42.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           3.010     8.618    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.141 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.141    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 4.176ns (59.572%)  route 2.834ns (40.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.478     5.567 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           2.834     8.401    rgb_reg_reg[11]_lopt_replica_6_1
    J17                  OBUF (Prop_obuf_I_O)         3.698    12.099 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.099    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.929ns  (logic 4.021ns (58.038%)  route 2.907ns (41.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.907     8.514    rgb_reg_reg[3]_lopt_replica_2_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.017 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.017    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 4.037ns (58.287%)  route 2.889ns (41.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.889     8.497    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.016 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.016    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.917ns  (logic 4.152ns (60.031%)  route 2.765ns (39.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.478     5.567 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.765     8.332    rgb_reg_reg[11]_lopt_replica_7_1
    N19                  OBUF (Prop_obuf_I_O)         3.674    12.007 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.007    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.810ns  (logic 4.037ns (59.278%)  route 2.773ns (40.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.567     5.088    clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.773     8.379    rgb_reg_reg[3]_lopt_replica_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.898 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.898    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.763ns  (logic 4.047ns (59.846%)  route 2.715ns (40.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.568     5.089    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           2.715     8.323    rgb_reg_reg[11]_lopt_replica_4_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.852 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.852    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cdisplay/rom2/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.860%)  route 0.101ns (35.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.566     1.449    cdisplay/rom2/clk_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  cdisplay/rom2/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  cdisplay/rom2/addr_reg_reg[2]/Q
                         net (fo=8, routed)           0.101     1.691    cdisplay/rom2/addr_reg[2]
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.045     1.736 r  cdisplay/rom2/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.736    cdisplay/rom2/data_reg[7]_i_1_n_0
    SLICE_X10Y6          LDCE                                         r  cdisplay/rom2/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.209ns (70.726%)  route 0.087ns (29.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X14Y8          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  vga/v_count_reg_reg[1]/Q
                         net (fo=13, routed)          0.087     1.699    vga/v_count_reg_reg[3]_0[1]
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.744 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.744    vga/v_count_next[9]_i_2_n_0
    SLICE_X15Y8          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.512%)  route 0.112ns (37.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/h_count_reg_reg[8]/Q
                         net (fo=8, routed)           0.112     1.701    vga/w_x[8]
    SLICE_X12Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.746    vga/h_count_next[9]
    SLICE_X12Y8          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[2]/Q
                         net (fo=12, routed)          0.124     1.713    vga/v_count_reg_reg[3]_0[2]
    SLICE_X14Y7          LUT5 (Prop_lut5_I1_O)        0.045     1.758 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    vga/v_count_next[2]_i_1_n_0
    SLICE_X14Y7          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.023%)  route 0.124ns (39.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/h_count_reg_reg[7]/Q
                         net (fo=11, routed)          0.124     1.713    vga/w_x[7]
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.758    vga/h_count_next[5]
    SLICE_X12Y8          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.189ns (60.478%)  route 0.124ns (39.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[2]/Q
                         net (fo=12, routed)          0.124     1.713    vga/v_count_reg_reg[3]_0[2]
    SLICE_X14Y7          LUT5 (Prop_lut5_I0_O)        0.048     1.761 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.761    vga/v_count_next[3]_i_1_n_0
    SLICE_X14Y7          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.051%)  route 0.146ns (43.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/h_count_reg_reg[5]/Q
                         net (fo=56, routed)          0.146     1.735    vga/w_x[5]
    SLICE_X12Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.780    vga/h_count_next[8]
    SLICE_X12Y8          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.826%)  route 0.160ns (46.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          0.160     1.749    vga/v_count_reg_reg[3]_0[3]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.794    vga/v_count_next[6]_i_1_n_0
    SLICE_X13Y7          FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.166%)  route 0.192ns (50.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.192     1.781    vga/Q[1]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.045     1.826 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga/h_count_next[1]
    SLICE_X9Y7           FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.192ns (49.959%)  route 0.192ns (50.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.192     1.781    vga/Q[1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.051     1.832 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga/h_count_next[2]
    SLICE_X9Y7           FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4921 Endpoints
Min Delay          4921 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][8][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.190ns  (logic 1.568ns (12.863%)  route 10.622ns (87.137%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          3.052     3.471    cdisplay/memory/tx_utf8_data[9]
    SLICE_X8Y24          LUT4 (Prop_lut4_I1_O)        0.299     3.770 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     3.935    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     4.059 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.303     5.362    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.152     5.514 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           1.244     6.758    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I2_O)        0.332     7.090 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=15, routed)          1.008     8.098    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=118, routed)         1.525     9.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.118     9.865 r  cdisplay/memory/memory_array[3][15][3]_i_1/O
                         net (fo=16, routed)          2.325    12.190    cdisplay/memory/memory_array[3][15][3]_i_1_n_0
    SLICE_X40Y20         FDCE                                         r  cdisplay/memory/memory_array_reg[3][8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.436     4.777    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X40Y20         FDCE                                         r  cdisplay/memory/memory_array_reg[3][8][3]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][9][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.135ns  (logic 1.568ns (12.921%)  route 10.567ns (87.079%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE                         0.000     0.000 r  tx_utf8_data_reg[9]/C
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_utf8_data_reg[9]/Q
                         net (fo=59, routed)          3.052     3.471    cdisplay/memory/tx_utf8_data[9]
    SLICE_X8Y24          LUT4 (Prop_lut4_I1_O)        0.299     3.770 r  cdisplay/memory/row[31]_i_24/O
                         net (fo=1, routed)           0.165     3.935    cdisplay/memory/row[31]_i_24_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     4.059 r  cdisplay/memory/row[31]_i_17/O
                         net (fo=20, routed)          1.303     5.362    cdisplay/memory/row[31]_i_17_n_0
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.152     5.514 r  cdisplay/memory/memory_array[3][14][23]_i_9/O
                         net (fo=4, routed)           1.244     6.758    cdisplay/memory/memory_array[3][14][23]_i_9_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I2_O)        0.332     7.090 f  cdisplay/memory/memory_array[3][14][23]_i_6/O
                         net (fo=15, routed)          1.008     8.098    cdisplay/memory/memory_array[3][14][23]_i_6_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  cdisplay/memory/row[31]_i_5/O
                         net (fo=118, routed)         1.525     9.747    cdisplay/memory/row[31]_i_5_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.118     9.865 r  cdisplay/memory/memory_array[3][15][3]_i_1/O
                         net (fo=16, routed)          2.270    12.135    cdisplay/memory/memory_array[3][15][3]_i_1_n_0
    SLICE_X37Y18         FDCE                                         r  cdisplay/memory/memory_array_reg[3][9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.435     4.776    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y18         FDCE                                         r  cdisplay/memory/memory_array_reg[3][9][3]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][13][16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.118ns  (logic 1.768ns (14.590%)  route 10.350ns (85.410%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[5]/Q
                         net (fo=76, routed)          4.962     5.418    cdisplay/memory/tx_utf8_data[5]
    SLICE_X28Y23         LUT3 (Prop_lut3_I1_O)        0.150     5.568 r  cdisplay/memory/memory_array[0][14][23]_i_5/O
                         net (fo=4, routed)           0.846     6.414    cdisplay/memory/memory_array[0][14][23]_i_5_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.326     6.740 r  cdisplay/memory/memory_array[1][15][14]_i_2/O
                         net (fo=32, routed)          1.532     8.272    cdisplay/memory/memory_array[1][15][14]_i_2_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.150     8.422 r  cdisplay/memory/memory_array[2][13][23]_i_4/O
                         net (fo=51, routed)          1.446     9.868    cdisplay/memory/memory_array[2][13][23]_i_4_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.358    10.226 r  cdisplay/memory/memory_array[0][13][23]_i_3/O
                         net (fo=1, routed)           0.452    10.678    cdisplay/memory/memory_array[0][13][23]_i_3_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I1_O)        0.328    11.006 r  cdisplay/memory/memory_array[0][13][23]_i_1/O
                         net (fo=24, routed)          1.112    12.118    cdisplay/memory/memory_array[0][13][23]_i_1_n_0
    SLICE_X0Y20          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.508     4.849    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][16]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][13][18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.118ns  (logic 1.768ns (14.590%)  route 10.350ns (85.410%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[5]/Q
                         net (fo=76, routed)          4.962     5.418    cdisplay/memory/tx_utf8_data[5]
    SLICE_X28Y23         LUT3 (Prop_lut3_I1_O)        0.150     5.568 r  cdisplay/memory/memory_array[0][14][23]_i_5/O
                         net (fo=4, routed)           0.846     6.414    cdisplay/memory/memory_array[0][14][23]_i_5_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.326     6.740 r  cdisplay/memory/memory_array[1][15][14]_i_2/O
                         net (fo=32, routed)          1.532     8.272    cdisplay/memory/memory_array[1][15][14]_i_2_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.150     8.422 r  cdisplay/memory/memory_array[2][13][23]_i_4/O
                         net (fo=51, routed)          1.446     9.868    cdisplay/memory/memory_array[2][13][23]_i_4_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.358    10.226 r  cdisplay/memory/memory_array[0][13][23]_i_3/O
                         net (fo=1, routed)           0.452    10.678    cdisplay/memory/memory_array[0][13][23]_i_3_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I1_O)        0.328    11.006 r  cdisplay/memory/memory_array[0][13][23]_i_1/O
                         net (fo=24, routed)          1.112    12.118    cdisplay/memory/memory_array[0][13][23]_i_1_n_0
    SLICE_X0Y20          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.508     4.849    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][18]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][13][8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.118ns  (logic 1.768ns (14.590%)  route 10.350ns (85.410%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[5]/Q
                         net (fo=76, routed)          4.962     5.418    cdisplay/memory/tx_utf8_data[5]
    SLICE_X28Y23         LUT3 (Prop_lut3_I1_O)        0.150     5.568 r  cdisplay/memory/memory_array[0][14][23]_i_5/O
                         net (fo=4, routed)           0.846     6.414    cdisplay/memory/memory_array[0][14][23]_i_5_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.326     6.740 r  cdisplay/memory/memory_array[1][15][14]_i_2/O
                         net (fo=32, routed)          1.532     8.272    cdisplay/memory/memory_array[1][15][14]_i_2_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.150     8.422 r  cdisplay/memory/memory_array[2][13][23]_i_4/O
                         net (fo=51, routed)          1.446     9.868    cdisplay/memory/memory_array[2][13][23]_i_4_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.358    10.226 r  cdisplay/memory/memory_array[0][13][23]_i_3/O
                         net (fo=1, routed)           0.452    10.678    cdisplay/memory/memory_array[0][13][23]_i_3_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I1_O)        0.328    11.006 r  cdisplay/memory/memory_array[0][13][23]_i_1/O
                         net (fo=24, routed)          1.112    12.118    cdisplay/memory/memory_array[0][13][23]_i_1_n_0
    SLICE_X0Y20          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.508     4.849    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][8]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][13][15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.077ns  (logic 1.768ns (14.639%)  route 10.309ns (85.361%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[5]/Q
                         net (fo=76, routed)          4.962     5.418    cdisplay/memory/tx_utf8_data[5]
    SLICE_X28Y23         LUT3 (Prop_lut3_I1_O)        0.150     5.568 r  cdisplay/memory/memory_array[0][14][23]_i_5/O
                         net (fo=4, routed)           0.846     6.414    cdisplay/memory/memory_array[0][14][23]_i_5_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.326     6.740 r  cdisplay/memory/memory_array[1][15][14]_i_2/O
                         net (fo=32, routed)          1.532     8.272    cdisplay/memory/memory_array[1][15][14]_i_2_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.150     8.422 r  cdisplay/memory/memory_array[2][13][23]_i_4/O
                         net (fo=51, routed)          1.446     9.868    cdisplay/memory/memory_array[2][13][23]_i_4_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.358    10.226 r  cdisplay/memory/memory_array[0][13][23]_i_3/O
                         net (fo=1, routed)           0.452    10.678    cdisplay/memory/memory_array[0][13][23]_i_3_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I1_O)        0.328    11.006 r  cdisplay/memory/memory_array[0][13][23]_i_1/O
                         net (fo=24, routed)          1.071    12.077    cdisplay/memory/memory_array[0][13][23]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.512     4.853    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][15]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][13][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.077ns  (logic 1.768ns (14.639%)  route 10.309ns (85.361%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[5]/Q
                         net (fo=76, routed)          4.962     5.418    cdisplay/memory/tx_utf8_data[5]
    SLICE_X28Y23         LUT3 (Prop_lut3_I1_O)        0.150     5.568 r  cdisplay/memory/memory_array[0][14][23]_i_5/O
                         net (fo=4, routed)           0.846     6.414    cdisplay/memory/memory_array[0][14][23]_i_5_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.326     6.740 r  cdisplay/memory/memory_array[1][15][14]_i_2/O
                         net (fo=32, routed)          1.532     8.272    cdisplay/memory/memory_array[1][15][14]_i_2_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.150     8.422 r  cdisplay/memory/memory_array[2][13][23]_i_4/O
                         net (fo=51, routed)          1.446     9.868    cdisplay/memory/memory_array[2][13][23]_i_4_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.358    10.226 r  cdisplay/memory/memory_array[0][13][23]_i_3/O
                         net (fo=1, routed)           0.452    10.678    cdisplay/memory/memory_array[0][13][23]_i_3_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I1_O)        0.328    11.006 r  cdisplay/memory/memory_array[0][13][23]_i_1/O
                         net (fo=24, routed)          1.071    12.077    cdisplay/memory/memory_array[0][13][23]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.512     4.853    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][5]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][13][10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.066ns  (logic 1.768ns (14.652%)  route 10.298ns (85.348%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[5]/Q
                         net (fo=76, routed)          4.962     5.418    cdisplay/memory/tx_utf8_data[5]
    SLICE_X28Y23         LUT3 (Prop_lut3_I1_O)        0.150     5.568 r  cdisplay/memory/memory_array[0][14][23]_i_5/O
                         net (fo=4, routed)           0.846     6.414    cdisplay/memory/memory_array[0][14][23]_i_5_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.326     6.740 r  cdisplay/memory/memory_array[1][15][14]_i_2/O
                         net (fo=32, routed)          1.532     8.272    cdisplay/memory/memory_array[1][15][14]_i_2_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.150     8.422 r  cdisplay/memory/memory_array[2][13][23]_i_4/O
                         net (fo=51, routed)          1.446     9.868    cdisplay/memory/memory_array[2][13][23]_i_4_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.358    10.226 r  cdisplay/memory/memory_array[0][13][23]_i_3/O
                         net (fo=1, routed)           0.452    10.678    cdisplay/memory/memory_array[0][13][23]_i_3_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I1_O)        0.328    11.006 r  cdisplay/memory/memory_array[0][13][23]_i_1/O
                         net (fo=24, routed)          1.060    12.066    cdisplay/memory/memory_array[0][13][23]_i_1_n_0
    SLICE_X5Y15          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.511     4.852    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y15          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][10]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][13][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.041ns  (logic 1.768ns (14.683%)  route 10.273ns (85.317%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[5]/Q
                         net (fo=76, routed)          4.962     5.418    cdisplay/memory/tx_utf8_data[5]
    SLICE_X28Y23         LUT3 (Prop_lut3_I1_O)        0.150     5.568 r  cdisplay/memory/memory_array[0][14][23]_i_5/O
                         net (fo=4, routed)           0.846     6.414    cdisplay/memory/memory_array[0][14][23]_i_5_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.326     6.740 r  cdisplay/memory/memory_array[1][15][14]_i_2/O
                         net (fo=32, routed)          1.532     8.272    cdisplay/memory/memory_array[1][15][14]_i_2_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.150     8.422 r  cdisplay/memory/memory_array[2][13][23]_i_4/O
                         net (fo=51, routed)          1.446     9.868    cdisplay/memory/memory_array[2][13][23]_i_4_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.358    10.226 r  cdisplay/memory/memory_array[0][13][23]_i_3/O
                         net (fo=1, routed)           0.452    10.678    cdisplay/memory/memory_array[0][13][23]_i_3_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I1_O)        0.328    11.006 r  cdisplay/memory/memory_array[0][13][23]_i_1/O
                         net (fo=24, routed)          1.035    12.041    cdisplay/memory/memory_array[0][13][23]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.511     4.852    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][1]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][13][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.041ns  (logic 1.768ns (14.683%)  route 10.273ns (85.317%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  tx_utf8_data_reg[5]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[5]/Q
                         net (fo=76, routed)          4.962     5.418    cdisplay/memory/tx_utf8_data[5]
    SLICE_X28Y23         LUT3 (Prop_lut3_I1_O)        0.150     5.568 r  cdisplay/memory/memory_array[0][14][23]_i_5/O
                         net (fo=4, routed)           0.846     6.414    cdisplay/memory/memory_array[0][14][23]_i_5_n_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I0_O)        0.326     6.740 r  cdisplay/memory/memory_array[1][15][14]_i_2/O
                         net (fo=32, routed)          1.532     8.272    cdisplay/memory/memory_array[1][15][14]_i_2_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I0_O)        0.150     8.422 r  cdisplay/memory/memory_array[2][13][23]_i_4/O
                         net (fo=51, routed)          1.446     9.868    cdisplay/memory/memory_array[2][13][23]_i_4_n_0
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.358    10.226 r  cdisplay/memory/memory_array[0][13][23]_i_3/O
                         net (fo=1, routed)           0.452    10.678    cdisplay/memory/memory_array[0][13][23]_i_3_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I1_O)        0.328    11.006 r  cdisplay/memory/memory_array[0][13][23]_i_1/O
                         net (fo=24, routed)          1.035    12.041    cdisplay/memory/memory_array[0][13][23]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        1.511     4.852    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  cdisplay/memory/memory_array_reg[0][13][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.059     0.187    vga/v_count_next_reg_n_0_[1]
    SLICE_X14Y8          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X14Y8          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.059     0.187    vga/v_count_next_reg_n_0_[8]
    SLICE_X12Y7          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.099     0.240    vga/h_count_next_reg_n_0_[6]
    SLICE_X14Y8          FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X14Y8          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next_reg_n_0_[9]
    SLICE_X14Y8          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X14Y8          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.274    vga/h_count_next_reg_n_0_[9]
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.415%)  route 0.148ns (53.585%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.148     0.276    vga/h_count_next_reg_n_0_[7]
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.113     0.277    vga/h_count_next_reg_n_0_[5]
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.280    vga/h_count_next_reg_n_0_[8]
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X13Y8          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.042%)  route 0.152ns (51.958%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X15Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=9, routed)           0.152     0.293    vga/v_count_next_reg_n_0_[4]
    SLICE_X15Y11         FDCE                                         r  vga/v_count_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  vga/v_count_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.152%)  route 0.176ns (57.848%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.176     0.304    vga/h_count_next_reg_n_0_[2]
    SLICE_X9Y8           FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1715, routed)        0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  vga/h_count_reg_reg[2]/C





