AXI_UART_IP.vhd,vhdl,xil_defaultlib,../../../../fpga.gen/sources_1/ip/AXI_UART_IP/sim/AXI_UART_IP.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
