[Inputs]
clk
=in_data[43:0]=
[Outputs]
out_data
=workload[5:0]=
[BiDir]
[ATTRIBUTES]
VeriModel shift_regiser44bits

