$date
	Thu Dec 04 23:59:53 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module sync_sram_tb $end
$var parameter 32 ! CLK_PERIOD $end
$var parameter 32 " TEST_DEPTH $end
$var reg 1 # clk $end
$var reg 1 $ chip_enable $end
$var reg 1 % write_enable $end
$var reg 5 & addr [4:0] $end
$var reg 32 ' data_in [31:0] $end
$var reg 32 ( data_out [31:0] $end
$var reg 1 ) init_en $end
$var reg 5 * init_addr [4:0] $end
$var reg 32 + init_data [31:0] $end
$var reg 1 , init_we $end
$var integer 32 - test_count $end
$var integer 32 . error_count $end

$scope task init_signals $end
$upscope $end

$scope task wait_cycles $end
$upscope $end

$scope task init_memory $end
$upscope $end

$scope task write_memory $end
$upscope $end

$scope task read_and_verify $end
$upscope $end

$scope task test_initialization $end
$upscope $end

$scope task test_read_write $end
$upscope $end

$scope task test_priority $end
$upscope $end

$scope task test_immediate_read $end
$upscope $end

$scope task test_full_memory $end
$upscope $end

$scope task test_concurrent $end
$upscope $end

$scope module dut $end
$var wire 1 / clk $end
$var wire 1 0 chip_enable $end
$var wire 1 1 write_enable $end
$var wire 1 2 addr [4] $end
$var wire 1 3 addr [3] $end
$var wire 1 4 addr [2] $end
$var wire 1 5 addr [1] $end
$var wire 1 6 addr [0] $end
$var wire 1 7 data_in [31] $end
$var wire 1 8 data_in [30] $end
$var wire 1 9 data_in [29] $end
$var wire 1 : data_in [28] $end
$var wire 1 ; data_in [27] $end
$var wire 1 < data_in [26] $end
$var wire 1 = data_in [25] $end
$var wire 1 > data_in [24] $end
$var wire 1 ? data_in [23] $end
$var wire 1 @ data_in [22] $end
$var wire 1 A data_in [21] $end
$var wire 1 B data_in [20] $end
$var wire 1 C data_in [19] $end
$var wire 1 D data_in [18] $end
$var wire 1 E data_in [17] $end
$var wire 1 F data_in [16] $end
$var wire 1 G data_in [15] $end
$var wire 1 H data_in [14] $end
$var wire 1 I data_in [13] $end
$var wire 1 J data_in [12] $end
$var wire 1 K data_in [11] $end
$var wire 1 L data_in [10] $end
$var wire 1 M data_in [9] $end
$var wire 1 N data_in [8] $end
$var wire 1 O data_in [7] $end
$var wire 1 P data_in [6] $end
$var wire 1 Q data_in [5] $end
$var wire 1 R data_in [4] $end
$var wire 1 S data_in [3] $end
$var wire 1 T data_in [2] $end
$var wire 1 U data_in [1] $end
$var wire 1 V data_in [0] $end
$var reg 32 W data_out [31:0] $end
$var wire 1 X init_en $end
$var wire 1 Y init_addr [4] $end
$var wire 1 Z init_addr [3] $end
$var wire 1 [ init_addr [2] $end
$var wire 1 \ init_addr [1] $end
$var wire 1 ] init_addr [0] $end
$var wire 1 ^ init_data [31] $end
$var wire 1 _ init_data [30] $end
$var wire 1 ` init_data [29] $end
$var wire 1 a init_data [28] $end
$var wire 1 b init_data [27] $end
$var wire 1 c init_data [26] $end
$var wire 1 d init_data [25] $end
$var wire 1 e init_data [24] $end
$var wire 1 f init_data [23] $end
$var wire 1 g init_data [22] $end
$var wire 1 h init_data [21] $end
$var wire 1 i init_data [20] $end
$var wire 1 j init_data [19] $end
$var wire 1 k init_data [18] $end
$var wire 1 l init_data [17] $end
$var wire 1 m init_data [16] $end
$var wire 1 n init_data [15] $end
$var wire 1 o init_data [14] $end
$var wire 1 p init_data [13] $end
$var wire 1 q init_data [12] $end
$var wire 1 r init_data [11] $end
$var wire 1 s init_data [10] $end
$var wire 1 t init_data [9] $end
$var wire 1 u init_data [8] $end
$var wire 1 v init_data [7] $end
$var wire 1 w init_data [6] $end
$var wire 1 x init_data [5] $end
$var wire 1 y init_data [4] $end
$var wire 1 z init_data [3] $end
$var wire 1 { init_data [2] $end
$var wire 1 | init_data [1] $end
$var wire 1 } init_data [0] $end
$var wire 1 ~ init_we $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
0%
b0 &
b0 '
bx (
0)
b0 *
b0 +
0,
bx W
b1010 !
b100000 "
b0 -
b0 .
0/
00
01
06
05
04
03
02
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
0X
0]
0\
0[
0Z
0Y
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0~
$end
#5000
1#
1/
#10000
0#
0/
#150