{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698038425061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698038425061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 02:20:24 2023 " "Processing started: Mon Oct 23 02:20:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698038425061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698038425061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fibonacci_project -c fibonacci_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fibonacci_project -c fibonacci_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698038425061 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698038425246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_testbench3.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci_testbench3.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "fibonacci_testbench3.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_testbench3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698038425273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698038425273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_top " "Found entity 1: fibonacci_top" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698038425274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698038425274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_reg_wire_tb fibonacci_testbench3.v(15) " "Verilog HDL Implicit Net warning at fibonacci_testbench3.v(15): created implicit net for \"enable_reg_wire_tb\"" {  } { { "fibonacci_testbench3.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_testbench3.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698038425275 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fibonacci_top fibonacci_top.v(10) " "Verilog HDL Parameter Declaration warning at fibonacci_top.v(10): Parameter Declaration in module \"fibonacci_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1698038425275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fibonacci_top " "Elaborating entity \"fibonacci_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698038425292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 fibonacci_top.v(47) " "Verilog HDL assignment warning at fibonacci_top.v(47): truncated value with size 8 to match size of target (1)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698038425293 "|fibonacci_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1 fibonacci_top.v(50) " "Verilog HDL Always Construct warning at fibonacci_top.v(50): inferring latch(es) for variable \"reg1\", which holds its previous value in one or more paths through the always construct" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1698038425294 "|fibonacci_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[0\] fibonacci_top.v(50) " "Inferred latch for \"reg1\[0\]\" at fibonacci_top.v(50)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425295 "|fibonacci_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[1\] fibonacci_top.v(50) " "Inferred latch for \"reg1\[1\]\" at fibonacci_top.v(50)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425295 "|fibonacci_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[2\] fibonacci_top.v(50) " "Inferred latch for \"reg1\[2\]\" at fibonacci_top.v(50)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425295 "|fibonacci_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[3\] fibonacci_top.v(50) " "Inferred latch for \"reg1\[3\]\" at fibonacci_top.v(50)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425295 "|fibonacci_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[4\] fibonacci_top.v(50) " "Inferred latch for \"reg1\[4\]\" at fibonacci_top.v(50)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425295 "|fibonacci_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[5\] fibonacci_top.v(50) " "Inferred latch for \"reg1\[5\]\" at fibonacci_top.v(50)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425295 "|fibonacci_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[6\] fibonacci_top.v(50) " "Inferred latch for \"reg1\[6\]\" at fibonacci_top.v(50)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425295 "|fibonacci_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1\[7\] fibonacci_top.v(50) " "Inferred latch for \"reg1\[7\]\" at fibonacci_top.v(50)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425295 "|fibonacci_top"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg1\[7\] fibonacci_top.v(20) " "Can't resolve multiple constant drivers for net \"reg1\[7\]\" at fibonacci_top.v(20)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425296 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "fibonacci_top.v(50) " "Constant driver at fibonacci_top.v(50)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 50 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1698038425296 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg1\[6\] fibonacci_top.v(20) " "Can't resolve multiple constant drivers for net \"reg1\[6\]\" at fibonacci_top.v(20)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425296 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg1\[5\] fibonacci_top.v(20) " "Can't resolve multiple constant drivers for net \"reg1\[5\]\" at fibonacci_top.v(20)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425296 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg1\[4\] fibonacci_top.v(20) " "Can't resolve multiple constant drivers for net \"reg1\[4\]\" at fibonacci_top.v(20)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425296 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg1\[3\] fibonacci_top.v(20) " "Can't resolve multiple constant drivers for net \"reg1\[3\]\" at fibonacci_top.v(20)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425296 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg1\[2\] fibonacci_top.v(20) " "Can't resolve multiple constant drivers for net \"reg1\[2\]\" at fibonacci_top.v(20)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425296 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg1\[1\] fibonacci_top.v(20) " "Can't resolve multiple constant drivers for net \"reg1\[1\]\" at fibonacci_top.v(20)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425296 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "reg1\[0\] fibonacci_top.v(20) " "Can't resolve multiple constant drivers for net \"reg1\[0\]\" at fibonacci_top.v(20)" {  } { { "fibonacci_top.v" "" { Text "D:/Dropbox/GraduacaoEC/Cadeiras/2023.2/VLSI/ProjetosQuartus/fibonacci/fibonacci_top.v" 20 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698038425296 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1698038425297 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698038425371 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 23 02:20:25 2023 " "Processing ended: Mon Oct 23 02:20:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698038425371 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698038425371 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698038425371 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698038425371 ""}
