import "primitives/core.futil";
import "primitives/memories/comb.futil";
import "primitives/pipelined.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = std_reg(2);
    b = std_reg(2);
    c = std_reg(2);
    d = std_reg(2);
    @generated fsm = std_reg(4);
    @generated adder = std_add(4);
    @generated ud = undef(1);
    @generated signal_reg = std_reg(1);
  }
  wires {
    group early_reset_static_seq<"one_hot"=1> {
      a.in = fsm.out < 4'd2 ? 2'd0;
      a.write_en = fsm.out < 4'd2 ? 1'd1;
      b.in = fsm.out == 4'd1 ? 2'd1;
      b.write_en = fsm.out == 4'd1 ? 1'd1;
      b.write_en = fsm.out >= 4'd7 & fsm.out < 4'd10 ? 1'd1;
      b.in = fsm.out >= 4'd7 & fsm.out < 4'd10 ? 2'd1;
      c.write_en = fsm.out >= 4'd6 & fsm.out < 4'd8 ? 1'd1;
      c.in = fsm.out >= 4'd6 & fsm.out < 4'd8 ? 2'd1;
      d.write_en = fsm.out >= 4'd3 & fsm.out < 4'd7 ? 1'd1;
      d.in = fsm.out >= 4'd3 & fsm.out < 4'd7 ? 2'd1;
      d.write_en = fsm.out == 4'd0 ? 1'd1;
      d.in = fsm.out == 4'd0 ? 2'd1;
      early_reset_static_seq[done] = ud.out;
      adder.left = fsm.out;
      adder.right = 4'd1;
      fsm.in = fsm.out != 4'd9 ? adder.out;
      fsm.write_en = fsm.out != 4'd9 ? 1'd1;
      fsm.in = fsm.out == 4'd9 ? 4'd0;
      fsm.write_en = fsm.out == 4'd9 ? 1'd1;
    }
    group wrapper_early_reset_static_seq<"one_hot"=1> {
      early_reset_static_seq[go] = 1'd1;
      signal_reg.write_en = fsm.out == 4'd9 & 1'b1 & !signal_reg.out ? 1'd1;
      signal_reg.in = fsm.out == 4'd9 & 1'b1 & !signal_reg.out ? 1'd1;
      wrapper_early_reset_static_seq[done] = signal_reg.out ? 1'd1;
    }
    signal_reg.write_en = signal_reg.out ? 1'd1;
    signal_reg.in = signal_reg.out ? 1'd0;
  }
  control {
    wrapper_early_reset_static_seq;
  }
}
