{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683265409507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683265409508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 22:43:29 2023 " "Processing started: Thu May  4 22:43:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683265409508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683265409508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683265409508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683265412892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683265412893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 3 3 " "Found 3 design units, including 3 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683265486321 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683265486321 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683265486321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683265486321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Or0 proc.v(21) " "Verilog HDL Implicit Net warning at proc.v(21): created implicit net for \"Or0\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Or1 proc.v(22) " "Verilog HDL Implicit Net warning at proc.v(22): created implicit net for \"Or1\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Or2 proc.v(23) " "Verilog HDL Implicit Net warning at proc.v(23): created implicit net for \"Or2\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Or3 proc.v(24) " "Verilog HDL Implicit Net warning at proc.v(24): created implicit net for \"Or3\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Or4 proc.v(25) " "Verilog HDL Implicit Net warning at proc.v(25): created implicit net for \"Or4\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Or5 proc.v(26) " "Verilog HDL Implicit Net warning at proc.v(26): created implicit net for \"Or5\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Or6 proc.v(27) " "Verilog HDL Implicit Net warning at proc.v(27): created implicit net for \"Or6\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Or7 proc.v(28) " "Verilog HDL Implicit Net warning at proc.v(28): created implicit net for \"Or7\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test_output proc.v(53) " "Verilog HDL Implicit Net warning at proc.v(53): created implicit net for \"test_output\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683265486545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Or0 proc.v(21) " "Verilog HDL or VHDL warning at proc.v(21): object \"Or0\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683265486643 "|part1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Or1 proc.v(22) " "Verilog HDL or VHDL warning at proc.v(22): object \"Or1\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683265486643 "|part1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Or2 proc.v(23) " "Verilog HDL or VHDL warning at proc.v(23): object \"Or2\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683265486643 "|part1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Or3 proc.v(24) " "Verilog HDL or VHDL warning at proc.v(24): object \"Or3\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Or4 proc.v(25) " "Verilog HDL or VHDL warning at proc.v(25): object \"Or4\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Or5 proc.v(26) " "Verilog HDL or VHDL warning at proc.v(26): object \"Or5\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Or6 proc.v(27) " "Verilog HDL or VHDL warning at proc.v(27): object \"Or6\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Or7 proc.v(28) " "Verilog HDL or VHDL warning at proc.v(28): object \"Or7\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_output proc.v(53) " "Verilog HDL or VHDL warning at proc.v(53): object \"test_output\" assigned a value but never read" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 proc.v(21) " "Verilog HDL assignment warning at proc.v(21): truncated value with size 16 to match size of target (1)" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 proc.v(22) " "Verilog HDL assignment warning at proc.v(22): truncated value with size 16 to match size of target (1)" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 proc.v(23) " "Verilog HDL assignment warning at proc.v(23): truncated value with size 16 to match size of target (1)" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 proc.v(24) " "Verilog HDL assignment warning at proc.v(24): truncated value with size 16 to match size of target (1)" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 proc.v(25) " "Verilog HDL assignment warning at proc.v(25): truncated value with size 16 to match size of target (1)" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 proc.v(26) " "Verilog HDL assignment warning at proc.v(26): truncated value with size 16 to match size of target (1)" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683265486644 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 proc.v(27) " "Verilog HDL assignment warning at proc.v(27): truncated value with size 16 to match size of target (1)" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683265486645 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 proc.v(28) " "Verilog HDL assignment warning at proc.v(28): truncated value with size 16 to match size of target (1)" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683265486645 "|part1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 proc.v(53) " "Verilog HDL assignment warning at proc.v(53): truncated value with size 16 to match size of target (1)" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683265486645 "|part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OR0 proc.v(7) " "Output port \"OR0\" at proc.v(7) has no driver" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683265486645 "|part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OR1 proc.v(7) " "Output port \"OR1\" at proc.v(7) has no driver" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683265486645 "|part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OR2 proc.v(7) " "Output port \"OR2\" at proc.v(7) has no driver" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683265486646 "|part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OR3 proc.v(7) " "Output port \"OR3\" at proc.v(7) has no driver" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683265486646 "|part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OR4 proc.v(7) " "Output port \"OR4\" at proc.v(7) has no driver" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683265486646 "|part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OR5 proc.v(7) " "Output port \"OR5\" at proc.v(7) has no driver" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683265486646 "|part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OR6 proc.v(7) " "Output port \"OR6\" at proc.v(7) has no driver" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683265486646 "|part1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OR7 proc.v(7) " "Output port \"OR7\" at proc.v(7) has no driver" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683265486646 "|part1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265486718 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[0\] GND " "Pin \"OR0\[0\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[1\] GND " "Pin \"OR0\[1\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[2\] GND " "Pin \"OR0\[2\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[3\] GND " "Pin \"OR0\[3\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[4\] GND " "Pin \"OR0\[4\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[5\] GND " "Pin \"OR0\[5\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[6\] GND " "Pin \"OR0\[6\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[7\] GND " "Pin \"OR0\[7\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[8\] GND " "Pin \"OR0\[8\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[9\] GND " "Pin \"OR0\[9\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[10\] GND " "Pin \"OR0\[10\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[11\] GND " "Pin \"OR0\[11\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[12\] GND " "Pin \"OR0\[12\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[13\] GND " "Pin \"OR0\[13\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[14\] GND " "Pin \"OR0\[14\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR0\[15\] GND " "Pin \"OR0\[15\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[0\] GND " "Pin \"OR1\[0\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[1\] GND " "Pin \"OR1\[1\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[2\] GND " "Pin \"OR1\[2\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[3\] GND " "Pin \"OR1\[3\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[4\] GND " "Pin \"OR1\[4\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[5\] GND " "Pin \"OR1\[5\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[6\] GND " "Pin \"OR1\[6\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[7\] GND " "Pin \"OR1\[7\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[8\] GND " "Pin \"OR1\[8\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[9\] GND " "Pin \"OR1\[9\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[10\] GND " "Pin \"OR1\[10\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[11\] GND " "Pin \"OR1\[11\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[12\] GND " "Pin \"OR1\[12\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[13\] GND " "Pin \"OR1\[13\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[14\] GND " "Pin \"OR1\[14\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR1\[15\] GND " "Pin \"OR1\[15\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[0\] GND " "Pin \"OR2\[0\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[1\] GND " "Pin \"OR2\[1\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[2\] GND " "Pin \"OR2\[2\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[3\] GND " "Pin \"OR2\[3\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[4\] GND " "Pin \"OR2\[4\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[5\] GND " "Pin \"OR2\[5\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[6\] GND " "Pin \"OR2\[6\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[7\] GND " "Pin \"OR2\[7\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[8\] GND " "Pin \"OR2\[8\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[9\] GND " "Pin \"OR2\[9\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[10\] GND " "Pin \"OR2\[10\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[11\] GND " "Pin \"OR2\[11\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[12\] GND " "Pin \"OR2\[12\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[13\] GND " "Pin \"OR2\[13\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[14\] GND " "Pin \"OR2\[14\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR2\[15\] GND " "Pin \"OR2\[15\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[0\] GND " "Pin \"OR3\[0\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[1\] GND " "Pin \"OR3\[1\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[2\] GND " "Pin \"OR3\[2\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[3\] GND " "Pin \"OR3\[3\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[4\] GND " "Pin \"OR3\[4\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[5\] GND " "Pin \"OR3\[5\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[6\] GND " "Pin \"OR3\[6\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[7\] GND " "Pin \"OR3\[7\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[8\] GND " "Pin \"OR3\[8\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[9\] GND " "Pin \"OR3\[9\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[10\] GND " "Pin \"OR3\[10\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[11\] GND " "Pin \"OR3\[11\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[12\] GND " "Pin \"OR3\[12\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[13\] GND " "Pin \"OR3\[13\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[14\] GND " "Pin \"OR3\[14\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR3\[15\] GND " "Pin \"OR3\[15\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[0\] GND " "Pin \"OR4\[0\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[1\] GND " "Pin \"OR4\[1\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[2\] GND " "Pin \"OR4\[2\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[3\] GND " "Pin \"OR4\[3\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[4\] GND " "Pin \"OR4\[4\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[5\] GND " "Pin \"OR4\[5\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[6\] GND " "Pin \"OR4\[6\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[7\] GND " "Pin \"OR4\[7\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[8\] GND " "Pin \"OR4\[8\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[9\] GND " "Pin \"OR4\[9\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[10\] GND " "Pin \"OR4\[10\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[11\] GND " "Pin \"OR4\[11\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[12\] GND " "Pin \"OR4\[12\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[13\] GND " "Pin \"OR4\[13\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[14\] GND " "Pin \"OR4\[14\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR4\[15\] GND " "Pin \"OR4\[15\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR4[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[0\] GND " "Pin \"OR5\[0\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[1\] GND " "Pin \"OR5\[1\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[2\] GND " "Pin \"OR5\[2\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[3\] GND " "Pin \"OR5\[3\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[4\] GND " "Pin \"OR5\[4\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[5\] GND " "Pin \"OR5\[5\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[6\] GND " "Pin \"OR5\[6\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[7\] GND " "Pin \"OR5\[7\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[8\] GND " "Pin \"OR5\[8\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[9\] GND " "Pin \"OR5\[9\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[10\] GND " "Pin \"OR5\[10\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[11\] GND " "Pin \"OR5\[11\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[12\] GND " "Pin \"OR5\[12\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[13\] GND " "Pin \"OR5\[13\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[14\] GND " "Pin \"OR5\[14\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR5\[15\] GND " "Pin \"OR5\[15\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR5[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[0\] GND " "Pin \"OR6\[0\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[1\] GND " "Pin \"OR6\[1\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[2\] GND " "Pin \"OR6\[2\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[3\] GND " "Pin \"OR6\[3\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[4\] GND " "Pin \"OR6\[4\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[5\] GND " "Pin \"OR6\[5\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[6\] GND " "Pin \"OR6\[6\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[7\] GND " "Pin \"OR6\[7\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[8\] GND " "Pin \"OR6\[8\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[9\] GND " "Pin \"OR6\[9\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[10\] GND " "Pin \"OR6\[10\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[11\] GND " "Pin \"OR6\[11\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[12\] GND " "Pin \"OR6\[12\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[13\] GND " "Pin \"OR6\[13\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[14\] GND " "Pin \"OR6\[14\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR6\[15\] GND " "Pin \"OR6\[15\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR6[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[0\] GND " "Pin \"OR7\[0\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[1\] GND " "Pin \"OR7\[1\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[2\] GND " "Pin \"OR7\[2\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[3\] GND " "Pin \"OR7\[3\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[4\] GND " "Pin \"OR7\[4\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[5\] GND " "Pin \"OR7\[5\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[6\] GND " "Pin \"OR7\[6\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[7\] GND " "Pin \"OR7\[7\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[8\] GND " "Pin \"OR7\[8\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[9\] GND " "Pin \"OR7\[9\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[10\] GND " "Pin \"OR7\[10\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[11\] GND " "Pin \"OR7\[11\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[12\] GND " "Pin \"OR7\[12\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[13\] GND " "Pin \"OR7\[13\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[14\] GND " "Pin \"OR7\[14\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OR7\[15\] GND " "Pin \"OR7\[15\]\" is stuck at GND" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683265491880 "|part1|OR7[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683265491880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683265492289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683265493853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683265495654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683265495654 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "No output dependent on input pin \"DIN\[0\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "No output dependent on input pin \"DIN\[1\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "No output dependent on input pin \"DIN\[2\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "No output dependent on input pin \"DIN\[3\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "No output dependent on input pin \"DIN\[4\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[5\] " "No output dependent on input pin \"DIN\[5\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[6\] " "No output dependent on input pin \"DIN\[6\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[7\] " "No output dependent on input pin \"DIN\[7\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[8\] " "No output dependent on input pin \"DIN\[8\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[9\] " "No output dependent on input pin \"DIN\[9\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[10\] " "No output dependent on input pin \"DIN\[10\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[11\] " "No output dependent on input pin \"DIN\[11\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[12\] " "No output dependent on input pin \"DIN\[12\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[13\] " "No output dependent on input pin \"DIN\[13\]\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683265497438 "|part1|DIN[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683265497438 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683265497476 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683265497476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683265497476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683265497476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 180 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683265497767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 22:44:57 2023 " "Processing ended: Thu May  4 22:44:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683265497767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683265497767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683265497767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683265497767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683265509964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683265509971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 22:45:08 2023 " "Processing started: Thu May  4 22:45:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683265509971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683265509971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part1 -c part1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683265509972 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683265511152 ""}
{ "Info" "0" "" "Project  = part1" {  } {  } 0 0 "Project  = part1" 0 0 "Fitter" 0 0 1683265511153 ""}
{ "Info" "0" "" "Revision = part1" {  } {  } 0 0 "Revision = part1" 0 0 "Fitter" 0 0 1683265511153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683265511635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683265511636 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"part1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683265511659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683265511894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683265511894 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683265513150 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683265513336 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683265515136 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683265515136 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/amina/part1/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683265515273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/amina/part1/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683265515273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/amina/part1/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683265515273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/amina/part1/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683265515273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/amina/part1/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683265515273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/amina/part1/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683265515273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/amina/part1/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683265515273 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/amina/part1/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683265515273 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683265515273 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683265515275 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683265515275 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683265515275 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683265515275 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683265515324 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "148 148 " "No exact pin location assignment(s) for 148 pins of 148 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683265517231 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part1.sdc " "Synopsys Design Constraints File file not found: 'part1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683265521842 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683265521900 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683265521907 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1683265521926 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683265521926 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683265522102 ""}  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/part1/proc.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/amina/part1/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683265522102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683265525376 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683265525377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683265525412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683265525414 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683265525422 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683265525424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683265525424 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683265525424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683265525425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683265525426 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683265525426 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "147 unused 2.5V 18 129 0 " "Number of I/O pins in group: 147 (unused VREF, 2.5V VCCIO, 18 input, 129 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683265525547 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683265525547 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683265525547 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683265525557 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683265525557 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683265525557 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683265525557 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683265525557 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683265525557 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683265525557 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683265525557 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683265525557 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683265525557 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683265525557 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683265527489 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683265528747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683265541424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683265544541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683265546021 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683265575056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683265575056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683265578079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/amina/part1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683265582534 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683265582534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683265584439 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683265584439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683265584446 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.76 " "Total time spent on timing analysis during the Fitter is 0.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683265585234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683265585380 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683265588177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683265588178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683265592143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683265594862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/amina/part1/output_files/part1.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/amina/part1/output_files/part1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683265600714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5280 " "Peak virtual memory: 5280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683265605699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 22:46:45 2023 " "Processing ended: Thu May  4 22:46:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683265605699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683265605699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683265605699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683265605699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683265622145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683265622159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 22:47:01 2023 " "Processing started: Thu May  4 22:47:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683265622159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683265622159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off part1 -c part1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683265622159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683265623496 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683265628891 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683265629315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683265633036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 22:47:13 2023 " "Processing ended: Thu May  4 22:47:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683265633036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683265633036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683265633036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683265633036 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683265634547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683265639733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683265639738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 22:47:18 2023 " "Processing started: Thu May  4 22:47:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683265639738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683265639738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta part1 -c part1 " "Command: quartus_sta part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683265639738 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683265640270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683265641041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683265641041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265641153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265641153 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part1.sdc " "Synopsys Design Constraints File file not found: 'part1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683265642390 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265642391 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683265642392 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683265642392 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683265642393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683265642394 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683265642395 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683265642643 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683265642760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683265642834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.633 " "Worst-case setup slack is -0.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265642844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265642844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.633              -2.875 Clock  " "   -0.633              -2.875 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265642844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265642844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.631 " "Worst-case hold slack is 0.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265642986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265642986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.631               0.000 Clock  " "    0.631               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265642986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265642986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683265643038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683265643103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265643144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265643144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.418 Clock  " "   -3.000             -11.418 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265643144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265643144 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683265643170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683265643215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683265647408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683265647813 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683265647886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.499 " "Worst-case setup slack is -0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265647903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265647903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499              -2.136 Clock  " "   -0.499              -2.136 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265647903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265647903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.580 " "Worst-case hold slack is 0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265648082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265648082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 Clock  " "    0.580               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265648082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265648082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683265648180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683265648198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265648205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265648205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.418 Clock  " "   -3.000             -11.418 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265648205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265648205 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683265648226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683265649009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.294 " "Worst-case setup slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265649064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265649064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 Clock  " "    0.294               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265649064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265649064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265649083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265649083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 Clock  " "    0.241               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265649083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265649083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683265649104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683265649186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683265649187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265649207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265649207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.162 Clock  " "   -3.000              -9.162 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683265649207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683265649207 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683265654209 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683265654210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683265655148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 22:47:35 2023 " "Processing ended: Thu May  4 22:47:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683265655148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683265655148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683265655148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683265655148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683265660101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683265660104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 22:47:39 2023 " "Processing started: Thu May  4 22:47:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683265660104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683265660104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off part1 -c part1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683265660104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683265662029 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part1.vo C:/Users/user/Desktop/amina/part1/simulation/modelsim/ simulation " "Generated file part1.vo in folder \"C:/Users/user/Desktop/amina/part1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683265662130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683265664297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 22:47:44 2023 " "Processing ended: Thu May  4 22:47:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683265664297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683265664297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683265664297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683265664297 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 192 s " "Quartus Prime Full Compilation was successful. 0 errors, 192 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683265665118 ""}
