var __xr_tmp = [
{"id":"P", "file":"kernel/sched_debug.c", "line":232, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":243, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":261, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":280, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":284, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":301, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":327, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":338, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":391, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":466, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":64, "type":"d", }
,{"id":"P", "file":"kernel/sched_debug.c", "line":86, "type":"d", }
,{"id":"P", "file":"kernel/time/timer_list.c", "line":142, "type":"d", }
,{"id":"P", "file":"kernel/time/timer_list.c", "line":157, "type":"d", }
,{"id":"P", "file":"kernel/time/timer_list.c", "line":161, "type":"d", }
,{"id":"P", "file":"kernel/time/timer_list.c", "line":188, "type":"d", }
,{"id":"P0", "file":"drivers/ata/ata_piix.c", "line":120, "type":"e", "scope_line":101, }
,{"id":"P1", "file":"drivers/ata/ata_piix.c", "line":121, "type":"e", "scope_line":101, }
,{"id":"P2", "file":"drivers/ata/ata_piix.c", "line":122, "type":"e", "scope_line":101, }
,{"id":"P2M_ENTRIES_PER_PAGE", "file":"arch/x86/xen/mmu.c", "line":173, "type":"d", }
,{"id":"P3", "file":"drivers/ata/ata_piix.c", "line":123, "type":"e", "scope_line":101, }
,{"id":"P4_CCCR_CASCADE", "file":"arch/x86/include/asm/perf_event_p4.h", "line":53, "type":"d", }
,{"id":"P4_CCCR_COMPARE", "file":"arch/x86/include/asm/perf_event_p4.h", "line":61, "type":"d", }
,{"id":"P4_CCCR_COMPARE", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":433, "type":"d", }
,{"id":"P4_CCCR_COMPLEMENT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":60, "type":"d", }
,{"id":"P4_CCCR_COMPLEMENT", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":432, "type":"d", }
,{"id":"P4_CCCR_EDGE", "file":"arch/x86/include/asm/perf_event_p4.h", "line":57, "type":"d", }
,{"id":"P4_CCCR_ENABLE", "file":"arch/x86/include/asm/perf_event_p4.h", "line":64, "type":"d", }
,{"id":"P4_CCCR_ENABLE", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":436, "type":"d", }
,{"id":"P4_CCCR_ESCR_SELECT", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":435, "type":"d", }
,{"id":"P4_CCCR_ESCR_SELECT_MASK", "file":"arch/x86/include/asm/perf_event_p4.h", "line":62, "type":"d", }
,{"id":"P4_CCCR_ESCR_SELECT_SHIFT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":63, "type":"d", }
,{"id":"P4_CCCR_ESEL", "file":"arch/x86/include/asm/perf_event_p4.h", "line":71, "type":"d", }
,{"id":"P4_CCCR_FORCE_OVF", "file":"arch/x86/include/asm/perf_event_p4.h", "line":56, "type":"d", }
,{"id":"P4_CCCR_MASK", "file":"arch/x86/include/asm/perf_event_p4.h", "line":74, "type":"d", }
,{"id":"P4_CCCR_MASK_HT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":87, "type":"d", }
,{"id":"P4_CCCR_OVF", "file":"arch/x86/include/asm/perf_event_p4.h", "line":52, "type":"d", }
,{"id":"P4_CCCR_OVF", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":437, "type":"d", }
,{"id":"P4_CCCR_OVF_PMI0", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":429, "type":"d", }
,{"id":"P4_CCCR_OVF_PMI1", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":430, "type":"d", }
,{"id":"P4_CCCR_OVF_PMI_T0", "file":"arch/x86/include/asm/perf_event_p4.h", "line":54, "type":"d", }
,{"id":"P4_CCCR_OVF_PMI_T1", "file":"arch/x86/include/asm/perf_event_p4.h", "line":55, "type":"d", }
,{"id":"P4_CCCR_REQUIRED", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":434, "type":"d", }
,{"id":"P4_CCCR_RESERVED", "file":"arch/x86/include/asm/perf_event_p4.h", "line":68, "type":"d", }
,{"id":"P4_CCCR_THREAD_ANY", "file":"arch/x86/include/asm/perf_event_p4.h", "line":67, "type":"d", }
,{"id":"P4_CCCR_THREAD_BOTH", "file":"arch/x86/include/asm/perf_event_p4.h", "line":66, "type":"d", }
,{"id":"P4_CCCR_THREAD_SINGLE", "file":"arch/x86/include/asm/perf_event_p4.h", "line":65, "type":"d", }
,{"id":"P4_CCCR_THRESHOLD", "file":"arch/x86/include/asm/perf_event_p4.h", "line":70, "type":"d", }
,{"id":"P4_CCCR_THRESHOLD", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":431, "type":"d", }
,{"id":"P4_CCCR_THRESHOLD_MASK", "file":"arch/x86/include/asm/perf_event_p4.h", "line":58, "type":"d", }
,{"id":"P4_CCCR_THRESHOLD_SHIFT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":59, "type":"d", }
,{"id":"P4_CNTR_LIMIT", "file":"arch/x86/kernel/cpu/perf_event_p4.c", "line":14, "type":"d", }
,{"id":"P4_CONFIG_HT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":128, "type":"d", }
,{"id":"P4_CONFIG_HT_SHIFT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":127, "type":"d", }
,{"id":"P4_CONTROLS", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":439, "type":"d", }
,{"id":"P4_ESCR_EMASK", "file":"arch/x86/include/asm/perf_event_p4.h", "line":36, "type":"d", }
,{"id":"P4_ESCR_EMASKS", "file":"arch/x86/include/asm/perf_event_p4.h", "line":564, "type":"t", }
,{"id":"P4_ESCR_EMASK_BIT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":92, "type":"d", }
,{"id":"P4_ESCR_EVENT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":35, "type":"d", }
,{"id":"P4_ESCR_EVENTMASK_MASK", "file":"arch/x86/include/asm/perf_event_p4.h", "line":25, "type":"d", }
,{"id":"P4_ESCR_EVENTMASK_SHIFT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":26, "type":"d", }
,{"id":"P4_ESCR_EVENT_MASK", "file":"arch/x86/include/asm/perf_event_p4.h", "line":23, "type":"d", }
,{"id":"P4_ESCR_EVENT_SELECT", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":426, "type":"d", }
,{"id":"P4_ESCR_EVENT_SHIFT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":24, "type":"d", }
,{"id":"P4_ESCR_MASK", "file":"arch/x86/include/asm/perf_event_p4.h", "line":40, "type":"d", }
,{"id":"P4_ESCR_MASK_HT", "file":"arch/x86/include/asm/perf_event_p4.h", "line":49, "type":"d", }
,{"id":"P4_ESCR_MSR_BASE", "file":"arch/x86/kernel/cpu/perf_event_p4.c", "line":763, "type":"d", }
,{"id":"P4_ESCR_MSR_IDX", "file":"arch/x86/kernel/cpu/perf_event_p4.c", "line":766, "type":"d", }
,{"id":"P4_ESCR_MSR_MAX", "file":"arch/x86/kernel/cpu/perf_event_p4.c", "line":764, "type":"d", }
,{"id":"P4_ESCR_MSR_TABLE_ENTRY", "file":"arch/x86/kernel/cpu/perf_event_p4.c", "line":767, "type":"d", }
,{"id":"P4_ESCR_MSR_TABLE_SIZE", "file":"arch/x86/kernel/cpu/perf_event_p4.c", "line":765, "type":"d", }
,{"id":"P4_ESCR_OS", "file":"arch/x86/kernel/cpu/perfctr-watchdog.c", "line":427, "type":"d", }
,{"id":"P4_ESCR_T0_OS", "file":"arch/x86/include/asm/perf_event_p4.h", "line":30, "type":"d", }
,{"id":"P4_ESCR_T0_USR", "file":"arch/x86/include/asm/perf_event_p4.h", "line":31, "type":"d", }
,{"id":"P4_ESCR_T1_OS", "file":"arch/x86/include/asm/perf_event_p4.h", "line":32, "type":"d", }
,];
xr_frag_insert('t/8d/306f915516ec31d81629fe008e7febc370c2a8.xr', __xr_tmp);
