{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 10:27:08 2023 " "Info: Processing started: Mon Jun 12 10:27:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_7 -c Lab_7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_7 -c Lab_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lab_7.v(19) " "Warning (10273): Verilog HDL warning at Lab_7.v(19): extended using \"x\" or \"z\"" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lab_7.v(20) " "Warning (10273): Verilog HDL warning at Lab_7.v(20): extended using \"x\" or \"z\"" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Lab_7 Lab_7.v(2) " "Warning (10238): Verilog Module Declaration warning at Lab_7.v(2): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Lab_7\"" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 2 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lab_7.v(45) " "Warning (10273): Verilog HDL warning at Lab_7.v(45): extended using \"x\" or \"z\"" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Lab_7.v(66) " "Warning (10273): Verilog HDL warning at Lab_7.v(66): extended using \"x\" or \"z\"" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_7.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file Lab_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_7 " "Info: Found entity 1: Lab_7" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Accumulator " "Info: Found entity 2: Accumulator" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Reg8bit " "Info: Found entity 3: Reg8bit" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_7 " "Info: Elaborating entity \"Lab_7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg8bit Reg8bit:R1 " "Info: Elaborating entity \"Reg8bit\" for hierarchy \"Reg8bit:R1\"" {  } { { "Lab_7.v" "R1" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:Acc " "Info: Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:Acc\"" {  } { { "Lab_7.v" "Acc" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[0\] Accumulator:Acc\|FFstore\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[0\]\" to the node \"Accumulator:Acc\|FFstore\[0\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[1\] Accumulator:Acc\|FFstore\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[1\]\" to the node \"Accumulator:Acc\|FFstore\[1\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[2\] Accumulator:Acc\|FFstore\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[2\]\" to the node \"Accumulator:Acc\|FFstore\[2\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[3\] Accumulator:Acc\|FFstore\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[3\]\" to the node \"Accumulator:Acc\|FFstore\[3\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[4\] Accumulator:Acc\|FFstore\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[4\]\" to the node \"Accumulator:Acc\|FFstore\[4\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[5\] Accumulator:Acc\|FFstore\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[5\]\" to the node \"Accumulator:Acc\|FFstore\[5\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[6\] Accumulator:Acc\|FFstore\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[6\]\" to the node \"Accumulator:Acc\|FFstore\[6\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "Dbus\[7\] Accumulator:Acc\|FFstore\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"Dbus\[7\]\" to the node \"Accumulator:Acc\|FFstore\[7\]\" into an OR gate" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/verilog/Labs/Lab_7/Lab_7.map.smsg " "Info: Generated suppressed messages file D:/Desktop/verilog/Labs/Lab_7/Lab_7.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Info: Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Info: Implemented 75 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 10:27:09 2023 " "Info: Processing ended: Mon Jun 12 10:27:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 10:27:09 2023 " "Info: Processing started: Mon Jun 12 10:27:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab_7 -c Lab_7 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab_7 -c Lab_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab_7 EP1C6T144C8 " "Info: Selected device EP1C6T144C8 for design \"Lab_7\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144C8 " "Info: Device EP1C3T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DioExt\[0\] " "Info: Pin DioExt\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[0] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DioExt\[1\] " "Info: Pin DioExt\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[1] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DioExt\[2\] " "Info: Pin DioExt\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[2] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DioExt\[3\] " "Info: Pin DioExt\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[3] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DioExt\[4\] " "Info: Pin DioExt\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[4] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DioExt\[5\] " "Info: Pin DioExt\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[5] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DioExt\[6\] " "Info: Pin DioExt\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[6] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DioExt\[7\] " "Info: Pin DioExt\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[7] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RnW3 " "Info: Pin RnW3 not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RnW3 } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 6 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RnW2 " "Info: Pin RnW2 not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RnW2 } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 6 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RnW1 " "Info: Pin RnW1 not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RnW1 } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 6 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel3 " "Info: Pin Sel3 not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { Sel3 } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 5 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel2 " "Info: Pin Sel2 not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { Sel2 } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 5 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel1 " "Info: Pin Sel1 not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { Sel1 } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 5 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sel4 " "Info: Pin Sel4 not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { Sel4 } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 5 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RnW4 " "Info: Pin RnW4 not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RnW4 } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 6 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { Clock } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clock Global clock in PIN 17 " "Info: Automatically promoted signal \"Clock\" to use Global clock in PIN 17" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 0 8 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 19 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 26 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 24 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 26 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register Reg8bit:R1\|FFstore\[4\] register Accumulator:Acc\|FFstore\[5\] -5.419 ns " "Info: Slack time is -5.419 ns between source register \"Reg8bit:R1\|FFstore\[4\]\" and destination register \"Accumulator:Acc\|FFstore\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.931 ns   Shortest register " "Info:   Shortest clock path from clock \"Clock\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK Unassigned 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns Accumulator:Acc\|FFstore\[5\] 2 REG Unassigned 4 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.931 ns   Longest register " "Info:   Longest clock path from clock \"Clock\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK Unassigned 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns Accumulator:Acc\|FFstore\[5\] 2 REG Unassigned 4 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.931 ns   Shortest register " "Info:   Shortest clock path from clock \"Clock\" to source register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK Unassigned 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns Reg8bit:R1\|FFstore\[4\] 2 REG Unassigned 1 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { Clock Reg8bit:R1|FFstore[4] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.931 ns   Longest register " "Info:   Longest clock path from clock \"Clock\" to source register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK Unassigned 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns Reg8bit:R1\|FFstore\[4\] 2 REG Unassigned 1 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { Clock Reg8bit:R1|FFstore[4] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.158 ns - Longest register register " "Info: - Longest register to register delay is 6.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8bit:R1\|FFstore\[4\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg8bit:R1|FFstore[4] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.442 ns) 1.397 ns Dbus\[4\]~29 2 COMB Unassigned 1 " "Info: 2: + IC(0.955 ns) + CELL(0.442 ns) = 1.397 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Dbus\[4\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { Reg8bit:R1|FFstore[4] Dbus[4]~29 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 2.050 ns Dbus\[4\]~30 3 COMB Unassigned 3 " "Info: 3: + IC(0.211 ns) + CELL(0.442 ns) = 2.050 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Dbus\[4\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Dbus[4]~29 Dbus[4]~30 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.590 ns) 3.357 ns Dbus\[4\]~44 4 COMB Unassigned 4 " "Info: 4: + IC(0.717 ns) + CELL(0.590 ns) = 3.357 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'Dbus\[4\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { Dbus[4]~30 Dbus[4]~44 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.838 ns) 5.260 ns Accumulator:Acc\|FFstore\[4\]~25 5 COMB Unassigned 3 " "Info: 5: + IC(1.065 ns) + CELL(0.838 ns) = 5.260 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Accumulator:Acc\|FFstore\[4\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 6.158 ns Accumulator:Acc\|FFstore\[5\] 6 REG Unassigned 4 " "Info: 6: + IC(0.000 ns) + CELL(0.898 ns) = 6.158 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.210 ns ( 52.13 % ) " "Info: Total cell delay = 3.210 ns ( 52.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.948 ns ( 47.87 % ) " "Info: Total interconnect delay = 2.948 ns ( 47.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.158 ns" { Reg8bit:R1|FFstore[4] Dbus[4]~29 Dbus[4]~30 Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.158 ns" { Reg8bit:R1|FFstore[4] Dbus[4]~29 Dbus[4]~30 Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.158 ns register register " "Info: Estimated most critical path is register to register delay of 6.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8bit:R1\|FFstore\[4\] 1 REG LAB_X13_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y4; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg8bit:R1|FFstore[4] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.442 ns) 1.397 ns Dbus\[4\]~29 2 COMB LAB_X16_Y4 1 " "Info: 2: + IC(0.955 ns) + CELL(0.442 ns) = 1.397 ns; Loc. = LAB_X16_Y4; Fanout = 1; COMB Node = 'Dbus\[4\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { Reg8bit:R1|FFstore[4] Dbus[4]~29 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 2.050 ns Dbus\[4\]~30 3 COMB LAB_X16_Y4 3 " "Info: 3: + IC(0.211 ns) + CELL(0.442 ns) = 2.050 ns; Loc. = LAB_X16_Y4; Fanout = 3; COMB Node = 'Dbus\[4\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Dbus[4]~29 Dbus[4]~30 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.590 ns) 3.357 ns Dbus\[4\]~44 4 COMB LAB_X13_Y4 4 " "Info: 4: + IC(0.717 ns) + CELL(0.590 ns) = 3.357 ns; Loc. = LAB_X13_Y4; Fanout = 4; COMB Node = 'Dbus\[4\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { Dbus[4]~30 Dbus[4]~44 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.838 ns) 5.260 ns Accumulator:Acc\|FFstore\[4\]~25 5 COMB LAB_X14_Y5 3 " "Info: 5: + IC(1.065 ns) + CELL(0.838 ns) = 5.260 ns; Loc. = LAB_X14_Y5; Fanout = 3; COMB Node = 'Accumulator:Acc\|FFstore\[4\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 6.158 ns Accumulator:Acc\|FFstore\[5\] 6 REG LAB_X14_Y5 4 " "Info: 6: + IC(0.000 ns) + CELL(0.898 ns) = 6.158 ns; Loc. = LAB_X14_Y5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.210 ns ( 52.13 % ) " "Info: Total cell delay = 3.210 ns ( 52.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.948 ns ( 47.87 % ) " "Info: Total interconnect delay = 2.948 ns ( 47.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.158 ns" { Reg8bit:R1|FFstore[4] Dbus[4]~29 Dbus[4]~30 Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y0 X23_Y10 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X23_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "Dbus\[0\]~18 " "Info: Following pins have the same output enable: Dbus\[0\]~18" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DioExt\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DioExt\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[0] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DioExt\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DioExt\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[1] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DioExt\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DioExt\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[2] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DioExt\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DioExt\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[3] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DioExt\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DioExt\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[4] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DioExt\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DioExt\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[5] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DioExt\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DioExt\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[6] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DioExt\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DioExt\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { DioExt[7] } } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DioExt[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 10:27:10 2023 " "Info: Processing ended: Mon Jun 12 10:27:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 10:27:11 2023 " "Info: Processing started: Mon Jun 12 10:27:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab_7 -c Lab_7 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab_7 -c Lab_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 10:27:12 2023 " "Info: Processing ended: Mon Jun 12 10:27:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 10:27:13 2023 " "Info: Processing started: Mon Jun 12 10:27:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_7 -c Lab_7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_7 -c Lab_7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Accumulator:Acc\|FFstore\[4\] register Accumulator:Acc\|FFstore\[5\] 163.91 MHz 6.101 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 163.91 MHz between source register \"Accumulator:Acc\|FFstore\[4\]\" and destination register \"Accumulator:Acc\|FFstore\[5\]\" (period= 6.101 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.840 ns + Longest register register " "Info: + Longest register to register delay is 5.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Accumulator:Acc\|FFstore\[4\] 1 REG LC_X14_Y5_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y5_N4; Fanout = 3; REG Node = 'Accumulator:Acc\|FFstore\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Accumulator:Acc|FFstore[4] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.292 ns) 1.975 ns Dbus\[4\]~30 2 COMB LC_X16_Y4_N8 3 " "Info: 2: + IC(1.683 ns) + CELL(0.292 ns) = 1.975 ns; Loc. = LC_X16_Y4_N8; Fanout = 3; COMB Node = 'Dbus\[4\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { Accumulator:Acc|FFstore[4] Dbus[4]~30 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.114 ns) 3.216 ns Dbus\[4\]~44 3 COMB LC_X13_Y4_N7 4 " "Info: 3: + IC(1.127 ns) + CELL(0.114 ns) = 3.216 ns; Loc. = LC_X13_Y4_N7; Fanout = 4; COMB Node = 'Dbus\[4\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { Dbus[4]~30 Dbus[4]~44 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.583 ns) 5.001 ns Accumulator:Acc\|FFstore\[4\]~25 4 COMB LC_X14_Y5_N4 3 " "Info: 4: + IC(1.202 ns) + CELL(0.583 ns) = 5.001 ns; Loc. = LC_X14_Y5_N4; Fanout = 3; COMB Node = 'Accumulator:Acc\|FFstore\[4\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 5.840 ns Accumulator:Acc\|FFstore\[5\] 5 REG LC_X14_Y5_N5 4 " "Info: 5: + IC(0.000 ns) + CELL(0.839 ns) = 5.840 ns; Loc. = LC_X14_Y5_N5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.828 ns ( 31.30 % ) " "Info: Total cell delay = 1.828 ns ( 31.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.012 ns ( 68.70 % ) " "Info: Total interconnect delay = 4.012 ns ( 68.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { Accumulator:Acc|FFstore[4] Dbus[4]~30 Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { Accumulator:Acc|FFstore[4] {} Dbus[4]~30 {} Dbus[4]~44 {} Accumulator:Acc|FFstore[4]~25 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 1.683ns 1.127ns 1.202ns 0.000ns } { 0.000ns 0.292ns 0.114ns 0.583ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Accumulator:Acc\|FFstore\[5\] 2 REG LC_X14_Y5_N5 4 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X14_Y5_N5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.902 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Accumulator:Acc\|FFstore\[4\] 2 REG LC_X14_Y5_N4 3 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X14_Y5_N4; Fanout = 3; REG Node = 'Accumulator:Acc\|FFstore\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Clock Accumulator:Acc|FFstore[4] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[4] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[4] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { Accumulator:Acc|FFstore[4] Dbus[4]~30 Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { Accumulator:Acc|FFstore[4] {} Dbus[4]~30 {} Dbus[4]~44 {} Accumulator:Acc|FFstore[4]~25 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 1.683ns 1.127ns 1.202ns 0.000ns } { 0.000ns 0.292ns 0.114ns 0.583ns 0.839ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[4] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Accumulator:Acc\|FFstore\[5\] RnW4 Clock 14.105 ns register " "Info: tsu for register \"Accumulator:Acc\|FFstore\[5\]\" (data pin = \"RnW4\", clock pin = \"Clock\") is 14.105 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.970 ns + Longest pin register " "Info: + Longest pin to register delay is 16.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RnW4 1 PIN PIN_11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 2; PIN Node = 'RnW4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW4 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.229 ns) + CELL(0.590 ns) 9.288 ns Accumulator:Acc\|Dio~16 2 COMB LC_X16_Y4_N1 9 " "Info: 2: + IC(7.229 ns) + CELL(0.590 ns) = 9.288 ns; Loc. = LC_X16_Y4_N1; Fanout = 9; COMB Node = 'Accumulator:Acc\|Dio~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.819 ns" { RnW4 Accumulator:Acc|Dio~16 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.114 ns) 11.391 ns Dbus\[0\]~48 3 COMB LC_X9_Y7_N1 17 " "Info: 3: + IC(1.989 ns) + CELL(0.114 ns) = 11.391 ns; Loc. = LC_X9_Y7_N1; Fanout = 17; COMB Node = 'Dbus\[0\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { Accumulator:Acc|Dio~16 Dbus[0]~48 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.442 ns) 13.860 ns Dbus\[1\]~41 4 COMB LC_X15_Y4_N9 5 " "Info: 4: + IC(2.027 ns) + CELL(0.442 ns) = 13.860 ns; Loc. = LC_X15_Y4_N9; Fanout = 5; COMB Node = 'Dbus\[1\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { Dbus[0]~48 Dbus[1]~41 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.423 ns) 15.797 ns Accumulator:Acc\|FFstore\[1\]~19 5 COMB LC_X14_Y5_N1 2 " "Info: 5: + IC(1.514 ns) + CELL(0.423 ns) = 15.797 ns; Loc. = LC_X14_Y5_N1; Fanout = 2; COMB Node = 'Accumulator:Acc\|FFstore\[1\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { Dbus[1]~41 Accumulator:Acc|FFstore[1]~19 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.875 ns Accumulator:Acc\|FFstore\[2\]~21 6 COMB LC_X14_Y5_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 15.875 ns; Loc. = LC_X14_Y5_N2; Fanout = 2; COMB Node = 'Accumulator:Acc\|FFstore\[2\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Accumulator:Acc|FFstore[1]~19 Accumulator:Acc|FFstore[2]~21 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.953 ns Accumulator:Acc\|FFstore\[3\]~23 7 COMB LC_X14_Y5_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.078 ns) = 15.953 ns; Loc. = LC_X14_Y5_N3; Fanout = 2; COMB Node = 'Accumulator:Acc\|FFstore\[3\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Accumulator:Acc|FFstore[2]~21 Accumulator:Acc|FFstore[3]~23 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 16.131 ns Accumulator:Acc\|FFstore\[4\]~25 8 COMB LC_X14_Y5_N4 3 " "Info: 8: + IC(0.000 ns) + CELL(0.178 ns) = 16.131 ns; Loc. = LC_X14_Y5_N4; Fanout = 3; COMB Node = 'Accumulator:Acc\|FFstore\[4\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Accumulator:Acc|FFstore[3]~23 Accumulator:Acc|FFstore[4]~25 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 16.970 ns Accumulator:Acc\|FFstore\[5\] 9 REG LC_X14_Y5_N5 4 " "Info: 9: + IC(0.000 ns) + CELL(0.839 ns) = 16.970 ns; Loc. = LC_X14_Y5_N5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.211 ns ( 24.81 % ) " "Info: Total cell delay = 4.211 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.759 ns ( 75.19 % ) " "Info: Total interconnect delay = 12.759 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.970 ns" { RnW4 Accumulator:Acc|Dio~16 Dbus[0]~48 Dbus[1]~41 Accumulator:Acc|FFstore[1]~19 Accumulator:Acc|FFstore[2]~21 Accumulator:Acc|FFstore[3]~23 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.970 ns" { RnW4 {} RnW4~out0 {} Accumulator:Acc|Dio~16 {} Dbus[0]~48 {} Dbus[1]~41 {} Accumulator:Acc|FFstore[1]~19 {} Accumulator:Acc|FFstore[2]~21 {} Accumulator:Acc|FFstore[3]~23 {} Accumulator:Acc|FFstore[4]~25 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 7.229ns 1.989ns 2.027ns 1.514ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.442ns 0.423ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Accumulator:Acc\|FFstore\[5\] 2 REG LC_X14_Y5_N5 4 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X14_Y5_N5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.970 ns" { RnW4 Accumulator:Acc|Dio~16 Dbus[0]~48 Dbus[1]~41 Accumulator:Acc|FFstore[1]~19 Accumulator:Acc|FFstore[2]~21 Accumulator:Acc|FFstore[3]~23 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.970 ns" { RnW4 {} RnW4~out0 {} Accumulator:Acc|Dio~16 {} Dbus[0]~48 {} Dbus[1]~41 {} Accumulator:Acc|FFstore[1]~19 {} Accumulator:Acc|FFstore[2]~21 {} Accumulator:Acc|FFstore[3]~23 {} Accumulator:Acc|FFstore[4]~25 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 7.229ns 1.989ns 2.027ns 1.514ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.442ns 0.423ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock DioExt\[2\] Reg8bit:R1\|FFstore\[2\] 11.554 ns register " "Info: tco from clock \"Clock\" to destination pin \"DioExt\[2\]\" through register \"Reg8bit:R1\|FFstore\[2\]\" is 11.554 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.902 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Reg8bit:R1\|FFstore\[2\] 2 REG LC_X15_Y4_N7 1 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X15_Y4_N7; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Clock Reg8bit:R1|FFstore[2] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Reg8bit:R1|FFstore[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Reg8bit:R1|FFstore[2] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.428 ns + Longest register pin " "Info: + Longest register to pin delay is 8.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8bit:R1\|FFstore\[2\] 1 REG LC_X15_Y4_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y4_N7; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg8bit:R1|FFstore[2] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.114 ns) 1.334 ns Dbus\[2\]~23 2 COMB LC_X16_Y4_N9 1 " "Info: 2: + IC(1.220 ns) + CELL(0.114 ns) = 1.334 ns; Loc. = LC_X16_Y4_N9; Fanout = 1; COMB Node = 'Dbus\[2\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { Reg8bit:R1|FFstore[2] Dbus[2]~23 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.114 ns) 2.199 ns Dbus\[2\]~24 3 COMB LC_X15_Y4_N6 3 " "Info: 3: + IC(0.751 ns) + CELL(0.114 ns) = 2.199 ns; Loc. = LC_X15_Y4_N6; Fanout = 3; COMB Node = 'Dbus\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { Dbus[2]~23 Dbus[2]~24 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.105 ns) + CELL(2.124 ns) 8.428 ns DioExt\[2\] 4 PIN PIN_7 0 " "Info: 4: + IC(4.105 ns) + CELL(2.124 ns) = 8.428 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'DioExt\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.229 ns" { Dbus[2]~24 DioExt[2] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.352 ns ( 27.91 % ) " "Info: Total cell delay = 2.352 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.076 ns ( 72.09 % ) " "Info: Total interconnect delay = 6.076 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.428 ns" { Reg8bit:R1|FFstore[2] Dbus[2]~23 Dbus[2]~24 DioExt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.428 ns" { Reg8bit:R1|FFstore[2] {} Dbus[2]~23 {} Dbus[2]~24 {} DioExt[2] {} } { 0.000ns 1.220ns 0.751ns 4.105ns } { 0.000ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Reg8bit:R1|FFstore[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Reg8bit:R1|FFstore[2] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.428 ns" { Reg8bit:R1|FFstore[2] Dbus[2]~23 Dbus[2]~24 DioExt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.428 ns" { Reg8bit:R1|FFstore[2] {} Dbus[2]~23 {} Dbus[2]~24 {} DioExt[2] {} } { 0.000ns 1.220ns 0.751ns 4.105ns } { 0.000ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RnW4 DioExt\[2\] 20.121 ns Longest " "Info: Longest tpd from source pin \"RnW4\" to destination pin \"DioExt\[2\]\" is 20.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RnW4 1 PIN PIN_11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 2; PIN Node = 'RnW4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW4 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.229 ns) + CELL(0.590 ns) 9.288 ns Accumulator:Acc\|Dio~16 2 COMB LC_X16_Y4_N1 9 " "Info: 2: + IC(7.229 ns) + CELL(0.590 ns) = 9.288 ns; Loc. = LC_X16_Y4_N1; Fanout = 9; COMB Node = 'Accumulator:Acc\|Dio~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.819 ns" { RnW4 Accumulator:Acc|Dio~16 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.114 ns) 11.391 ns Dbus\[0\]~48 3 COMB LC_X9_Y7_N1 17 " "Info: 3: + IC(1.989 ns) + CELL(0.114 ns) = 11.391 ns; Loc. = LC_X9_Y7_N1; Fanout = 17; COMB Node = 'Dbus\[0\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { Accumulator:Acc|Dio~16 Dbus[0]~48 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.292 ns) 13.754 ns Dbus\[0\]~18 4 COMB LC_X15_Y4_N2 8 " "Info: 4: + IC(2.071 ns) + CELL(0.292 ns) = 13.754 ns; Loc. = LC_X15_Y4_N2; Fanout = 8; COMB Node = 'Dbus\[0\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { Dbus[0]~48 Dbus[0]~18 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.293 ns) + CELL(2.074 ns) 20.121 ns DioExt\[2\] 5 PIN PIN_7 0 " "Info: 5: + IC(4.293 ns) + CELL(2.074 ns) = 20.121 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'DioExt\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { Dbus[0]~18 DioExt[2] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.539 ns ( 22.56 % ) " "Info: Total cell delay = 4.539 ns ( 22.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.582 ns ( 77.44 % ) " "Info: Total interconnect delay = 15.582 ns ( 77.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.121 ns" { RnW4 Accumulator:Acc|Dio~16 Dbus[0]~48 Dbus[0]~18 DioExt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.121 ns" { RnW4 {} RnW4~out0 {} Accumulator:Acc|Dio~16 {} Dbus[0]~48 {} Dbus[0]~18 {} DioExt[2] {} } { 0.000ns 0.000ns 7.229ns 1.989ns 2.071ns 4.293ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 2.074ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Reg8bit:R2\|FFstore\[0\] Sel2 Clock -2.277 ns register " "Info: th for register \"Reg8bit:R2\|FFstore\[0\]\" (data pin = \"Sel2\", clock pin = \"Clock\") is -2.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.902 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Reg8bit:R2\|FFstore\[0\] 2 REG LC_X14_Y5_N9 1 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X14_Y5_N9; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Clock Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.194 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Sel2 1 PIN PIN_16 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 3; PIN Node = 'Sel2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel2 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.292 ns) 3.147 ns Dbus\[0\]~48 2 COMB LC_X9_Y7_N1 17 " "Info: 2: + IC(1.386 ns) + CELL(0.292 ns) = 3.147 ns; Loc. = LC_X9_Y7_N1; Fanout = 17; COMB Node = 'Dbus\[0\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { Sel2 Dbus[0]~48 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.478 ns) 5.194 ns Reg8bit:R2\|FFstore\[0\] 3 REG LC_X14_Y5_N9 1 " "Info: 3: + IC(1.569 ns) + CELL(0.478 ns) = 5.194 ns; Loc. = LC_X14_Y5_N9; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { Dbus[0]~48 Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.239 ns ( 43.11 % ) " "Info: Total cell delay = 2.239 ns ( 43.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.955 ns ( 56.89 % ) " "Info: Total interconnect delay = 2.955 ns ( 56.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { Sel2 Dbus[0]~48 Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { Sel2 {} Sel2~out0 {} Dbus[0]~48 {} Reg8bit:R2|FFstore[0] {} } { 0.000ns 0.000ns 1.386ns 1.569ns } { 0.000ns 1.469ns 0.292ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { Sel2 Dbus[0]~48 Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { Sel2 {} Sel2~out0 {} Dbus[0]~48 {} Reg8bit:R2|FFstore[0] {} } { 0.000ns 0.000ns 1.386ns 1.569ns } { 0.000ns 1.469ns 0.292ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 10:27:13 2023 " "Info: Processing ended: Mon Jun 12 10:27:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Info: Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
