## Introduction   
This repo is for practicing verilog programs (as a part of my Digital System Design Course)
### Question
<img width="843" alt="image" src="https://user-images.githubusercontent.com/97865565/194007426-c729e293-c52f-490b-a759-e4f83125e285.png">

### Output
<img width="359" alt="image" src="https://user-images.githubusercontent.com/97865565/194007338-7fd7209d-adb3-4e6e-8a23-348421060bf0.png">

### Timing Diagram
<img width="790" alt="image" src="https://user-images.githubusercontent.com/97865565/194007272-9337be3b-bb38-4ef8-bbe6-4787004cc914.png">
