

================================================================
== Vivado HLS Report for 'merge'
================================================================
* Date:           Wed Feb 28 22:51:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_mergesort.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|   59|    9|   59|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- MERGE_WHILE  |    2|   18|         2|          -|          -|  1 ~ 9 |    no    |
        |- MERGE_FOR1   |    0|   18|         2|          -|          -|  0 ~ 9 |    no    |
        |- MERGE_FOR2   |    0|   10|         2|          -|          -|  0 ~ 5 |    no    |
        |- MERGE_FOR3   |    4|   20|         2|          -|          -| 2 ~ 10 |    no    |
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     290|    322|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|     128|     10|
|Multiplexer      |        -|      -|       -|    215|
|Register         |        -|      -|     201|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     619|    547|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------+---------+-----+----+------+-----+------+-------------+
    | Memory|  Module | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+-----+----+------+-----+------+-------------+
    |x_U    |merge_x  |        0|  128|  10|    10|   64|     1|          640|
    +-------+---------+---------+-----+----+------+-----+------+-------------+
    |Total  |         |        0|  128|  10|    10|   64|     1|          640|
    +-------+---------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |i1_assign_fu_303_p2  |     +    |      0|  29|  13|           8|           1|
    |i2_2_fu_318_p2       |     +    |      0|  29|  13|           8|           1|
    |i2_fu_249_p2         |     +    |      0|  29|  13|           1|           8|
    |i_1_fu_281_p2        |     +    |      0|  29|  13|           8|           1|
    |i_5_fu_376_p2        |     +    |      0|  29|  13|           8|           1|
    |i_6_fu_365_p2        |     +    |      0|  29|  13|           8|           1|
    |i_7_fu_396_p2        |     +    |      0|  29|  13|           8|           1|
    |tmp_16_fu_343_p2     |     +    |      0|  29|  13|           8|           1|
    |tmp_21_fu_407_p2     |     +    |      0|  29|  13|           8|           1|
    |tmp_9_fu_359_p2      |     +    |      0|  29|  13|           8|           1|
    |tmp_12_fu_338_p2     |   icmp   |      0|   0|  32|          64|          64|
    |tmp_19_fu_391_p2     |   icmp   |      0|   0|  32|          64|          64|
    |tmp_1_fu_276_p2      |   icmp   |      0|   0|  32|          64|          64|
    |tmp_3_fu_292_p2      |   icmp   |      0|   0|  32|          64|          64|
    |tmp_6_fu_354_p2      |   icmp   |      0|   0|  32|          64|          64|
    |tmp_7_fu_297_p2      |   icmp   |      0|   0|  32|          64|          64|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 290| 322|         457|         401|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  50|          9|    1|          9|
    |arr_address0    |  21|          4|    4|         16|
    |arr_address1    |  15|          3|    4|         12|
    |i2_1_fu_58      |   9|          2|    8|         16|
    |i_2_reg_194     |   9|          2|    8|         16|
    |i_3_reg_214     |   9|          2|    8|         16|
    |i_4_reg_234     |   9|          2|    8|         16|
    |i_reg_173       |   9|          2|    8|         16|
    |p_0_fu_54       |   9|          2|    8|         16|
    |tmp_10_reg_185  |   9|          2|    8|         16|
    |tmp_17_reg_225  |   9|          2|    8|         16|
    |tmp_4_reg_205   |   9|          2|    8|         16|
    |x_address0      |  33|          6|    4|         24|
    |x_d0            |  15|          3|   64|        192|
    +----------------+----+-----------+-----+-----------+
    |Total           | 215|         43|  149|        397|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   8|   0|    8|          0|
    |i2_1_fu_58         |   8|   0|    8|          0|
    |i2_1_load_reg_457  |   8|   0|    8|          0|
    |i_1_reg_467        |   8|   0|    8|          0|
    |i_2_reg_194        |   8|   0|    8|          0|
    |i_3_reg_214        |   8|   0|    8|          0|
    |i_4_reg_234        |   8|   0|    8|          0|
    |i_7_reg_532        |   8|   0|    8|          0|
    |i_reg_173          |   8|   0|    8|          0|
    |p_0_fu_54          |   8|   0|    8|          0|
    |p_0_load_reg_451   |   8|   0|    8|          0|
    |tmp_10_reg_185     |   8|   0|    8|          0|
    |tmp_16_reg_496     |   8|   0|    8|          0|
    |tmp_17_reg_225     |   8|   0|    8|          0|
    |tmp_18_reg_524     |  64|   0|   64|          0|
    |tmp_1_reg_463      |   1|   0|    1|          0|
    |tmp_21_reg_542     |   8|   0|    8|          0|
    |tmp_4_reg_205      |   8|   0|    8|          0|
    |tmp_9_reg_509      |   8|   0|    8|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 201|   0|  201|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     merge    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     merge    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     merge    | return value |
|ap_done       | out |    1| ap_ctrl_hs |     merge    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     merge    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     merge    | return value |
|i1            |  in |    8|   ap_none  |      i1      |    scalar    |
|f1            |  in |   64|   ap_none  |      f1      |    scalar    |
|f2            |  in |   64|   ap_none  |      f2      |    scalar    |
|arr_address0  | out |    4|  ap_memory |      arr     |     array    |
|arr_ce0       | out |    1|  ap_memory |      arr     |     array    |
|arr_q0        |  in |   64|  ap_memory |      arr     |     array    |
|arr_address1  | out |    4|  ap_memory |      arr     |     array    |
|arr_ce1       | out |    1|  ap_memory |      arr     |     array    |
|arr_we1       | out |    1|  ap_memory |      arr     |     array    |
|arr_d1        | out |   64|  ap_memory |      arr     |     array    |
|arr_q1        |  in |   64|  ap_memory |      arr     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

