
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readlink_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004011c8 <.init>:
  4011c8:	stp	x29, x30, [sp, #-16]!
  4011cc:	mov	x29, sp
  4011d0:	bl	401570 <__fxstatat@plt+0x60>
  4011d4:	ldp	x29, x30, [sp], #16
  4011d8:	ret

Disassembly of section .plt:

00000000004011e0 <mbrtowc@plt-0x20>:
  4011e0:	stp	x16, x30, [sp, #-16]!
  4011e4:	adrp	x16, 41b000 <__fxstatat@plt+0x19af0>
  4011e8:	ldr	x17, [x16, #4088]
  4011ec:	add	x16, x16, #0xff8
  4011f0:	br	x17
  4011f4:	nop
  4011f8:	nop
  4011fc:	nop

0000000000401200 <mbrtowc@plt>:
  401200:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401204:	ldr	x17, [x16]
  401208:	add	x16, x16, #0x0
  40120c:	br	x17

0000000000401210 <memcpy@plt>:
  401210:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401214:	ldr	x17, [x16, #8]
  401218:	add	x16, x16, #0x8
  40121c:	br	x17

0000000000401220 <memmove@plt>:
  401220:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401224:	ldr	x17, [x16, #16]
  401228:	add	x16, x16, #0x10
  40122c:	br	x17

0000000000401230 <_exit@plt>:
  401230:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401234:	ldr	x17, [x16, #24]
  401238:	add	x16, x16, #0x18
  40123c:	br	x17

0000000000401240 <getcwd@plt>:
  401240:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401244:	ldr	x17, [x16, #32]
  401248:	add	x16, x16, #0x20
  40124c:	br	x17

0000000000401250 <strlen@plt>:
  401250:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401254:	ldr	x17, [x16, #40]
  401258:	add	x16, x16, #0x28
  40125c:	br	x17

0000000000401260 <exit@plt>:
  401260:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401264:	ldr	x17, [x16, #48]
  401268:	add	x16, x16, #0x30
  40126c:	br	x17

0000000000401270 <error@plt>:
  401270:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401274:	ldr	x17, [x16, #56]
  401278:	add	x16, x16, #0x38
  40127c:	br	x17

0000000000401280 <readlink@plt>:
  401280:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401284:	ldr	x17, [x16, #64]
  401288:	add	x16, x16, #0x40
  40128c:	br	x17

0000000000401290 <ferror_unlocked@plt>:
  401290:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401294:	ldr	x17, [x16, #72]
  401298:	add	x16, x16, #0x48
  40129c:	br	x17

00000000004012a0 <__cxa_atexit@plt>:
  4012a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4012a4:	ldr	x17, [x16, #80]
  4012a8:	add	x16, x16, #0x50
  4012ac:	br	x17

00000000004012b0 <lseek@plt>:
  4012b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4012b4:	ldr	x17, [x16, #88]
  4012b8:	add	x16, x16, #0x58
  4012bc:	br	x17

00000000004012c0 <__fpending@plt>:
  4012c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4012c4:	ldr	x17, [x16, #96]
  4012c8:	add	x16, x16, #0x60
  4012cc:	br	x17

00000000004012d0 <fileno@plt>:
  4012d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4012d4:	ldr	x17, [x16, #104]
  4012d8:	add	x16, x16, #0x68
  4012dc:	br	x17

00000000004012e0 <fclose@plt>:
  4012e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4012e4:	ldr	x17, [x16, #112]
  4012e8:	add	x16, x16, #0x70
  4012ec:	br	x17

00000000004012f0 <nl_langinfo@plt>:
  4012f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4012f4:	ldr	x17, [x16, #120]
  4012f8:	add	x16, x16, #0x78
  4012fc:	br	x17

0000000000401300 <malloc@plt>:
  401300:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401304:	ldr	x17, [x16, #128]
  401308:	add	x16, x16, #0x80
  40130c:	br	x17

0000000000401310 <strncmp@plt>:
  401310:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401314:	ldr	x17, [x16, #136]
  401318:	add	x16, x16, #0x88
  40131c:	br	x17

0000000000401320 <bindtextdomain@plt>:
  401320:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401324:	ldr	x17, [x16, #144]
  401328:	add	x16, x16, #0x90
  40132c:	br	x17

0000000000401330 <__libc_start_main@plt>:
  401330:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401334:	ldr	x17, [x16, #152]
  401338:	add	x16, x16, #0x98
  40133c:	br	x17

0000000000401340 <memset@plt>:
  401340:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401344:	ldr	x17, [x16, #160]
  401348:	add	x16, x16, #0xa0
  40134c:	br	x17

0000000000401350 <putchar_unlocked@plt>:
  401350:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401354:	ldr	x17, [x16, #168]
  401358:	add	x16, x16, #0xa8
  40135c:	br	x17

0000000000401360 <calloc@plt>:
  401360:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401364:	ldr	x17, [x16, #176]
  401368:	add	x16, x16, #0xb0
  40136c:	br	x17

0000000000401370 <realloc@plt>:
  401370:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401374:	ldr	x17, [x16, #184]
  401378:	add	x16, x16, #0xb8
  40137c:	br	x17

0000000000401380 <strrchr@plt>:
  401380:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401384:	ldr	x17, [x16, #192]
  401388:	add	x16, x16, #0xc0
  40138c:	br	x17

0000000000401390 <__gmon_start__@plt>:
  401390:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401394:	ldr	x17, [x16, #200]
  401398:	add	x16, x16, #0xc8
  40139c:	br	x17

00000000004013a0 <abort@plt>:
  4013a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4013a4:	ldr	x17, [x16, #208]
  4013a8:	add	x16, x16, #0xd0
  4013ac:	br	x17

00000000004013b0 <mbsinit@plt>:
  4013b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4013b4:	ldr	x17, [x16, #216]
  4013b8:	add	x16, x16, #0xd8
  4013bc:	br	x17

00000000004013c0 <memcmp@plt>:
  4013c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4013c4:	ldr	x17, [x16, #224]
  4013c8:	add	x16, x16, #0xe0
  4013cc:	br	x17

00000000004013d0 <textdomain@plt>:
  4013d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4013d4:	ldr	x17, [x16, #232]
  4013d8:	add	x16, x16, #0xe8
  4013dc:	br	x17

00000000004013e0 <getopt_long@plt>:
  4013e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4013e4:	ldr	x17, [x16, #240]
  4013e8:	add	x16, x16, #0xf0
  4013ec:	br	x17

00000000004013f0 <strcmp@plt>:
  4013f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4013f4:	ldr	x17, [x16, #248]
  4013f8:	add	x16, x16, #0xf8
  4013fc:	br	x17

0000000000401400 <__ctype_b_loc@plt>:
  401400:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401404:	ldr	x17, [x16, #256]
  401408:	add	x16, x16, #0x100
  40140c:	br	x17

0000000000401410 <fseeko@plt>:
  401410:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401414:	ldr	x17, [x16, #264]
  401418:	add	x16, x16, #0x108
  40141c:	br	x17

0000000000401420 <free@plt>:
  401420:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401424:	ldr	x17, [x16, #272]
  401428:	add	x16, x16, #0x110
  40142c:	br	x17

0000000000401430 <__ctype_get_mb_cur_max@plt>:
  401430:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401434:	ldr	x17, [x16, #280]
  401438:	add	x16, x16, #0x118
  40143c:	br	x17

0000000000401440 <strspn@plt>:
  401440:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401444:	ldr	x17, [x16, #288]
  401448:	add	x16, x16, #0x120
  40144c:	br	x17

0000000000401450 <fwrite@plt>:
  401450:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401454:	ldr	x17, [x16, #296]
  401458:	add	x16, x16, #0x128
  40145c:	br	x17

0000000000401460 <fflush@plt>:
  401460:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401464:	ldr	x17, [x16, #304]
  401468:	add	x16, x16, #0x130
  40146c:	br	x17

0000000000401470 <__lxstat@plt>:
  401470:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401474:	ldr	x17, [x16, #312]
  401478:	add	x16, x16, #0x138
  40147c:	br	x17

0000000000401480 <fputs_unlocked@plt>:
  401480:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401484:	ldr	x17, [x16, #320]
  401488:	add	x16, x16, #0x140
  40148c:	br	x17

0000000000401490 <__freading@plt>:
  401490:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401494:	ldr	x17, [x16, #328]
  401498:	add	x16, x16, #0x148
  40149c:	br	x17

00000000004014a0 <iswprint@plt>:
  4014a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4014a4:	ldr	x17, [x16, #336]
  4014a8:	add	x16, x16, #0x150
  4014ac:	br	x17

00000000004014b0 <printf@plt>:
  4014b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4014b4:	ldr	x17, [x16, #344]
  4014b8:	add	x16, x16, #0x158
  4014bc:	br	x17

00000000004014c0 <__errno_location@plt>:
  4014c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4014c4:	ldr	x17, [x16, #352]
  4014c8:	add	x16, x16, #0x160
  4014cc:	br	x17

00000000004014d0 <__xstat@plt>:
  4014d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4014d4:	ldr	x17, [x16, #360]
  4014d8:	add	x16, x16, #0x168
  4014dc:	br	x17

00000000004014e0 <gettext@plt>:
  4014e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4014e4:	ldr	x17, [x16, #368]
  4014e8:	add	x16, x16, #0x170
  4014ec:	br	x17

00000000004014f0 <fprintf@plt>:
  4014f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  4014f4:	ldr	x17, [x16, #376]
  4014f8:	add	x16, x16, #0x178
  4014fc:	br	x17

0000000000401500 <setlocale@plt>:
  401500:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401504:	ldr	x17, [x16, #384]
  401508:	add	x16, x16, #0x180
  40150c:	br	x17

0000000000401510 <__fxstatat@plt>:
  401510:	adrp	x16, 41c000 <__fxstatat@plt+0x1aaf0>
  401514:	ldr	x17, [x16, #392]
  401518:	add	x16, x16, #0x188
  40151c:	br	x17

Disassembly of section .text:

0000000000401520 <.text>:
  401520:	mov	x29, #0x0                   	// #0
  401524:	mov	x30, #0x0                   	// #0
  401528:	mov	x5, x0
  40152c:	ldr	x1, [sp]
  401530:	add	x2, sp, #0x8
  401534:	mov	x6, sp
  401538:	movz	x0, #0x0, lsl #48
  40153c:	movk	x0, #0x0, lsl #32
  401540:	movk	x0, #0x40, lsl #16
  401544:	movk	x0, #0x19f4
  401548:	movz	x3, #0x0, lsl #48
  40154c:	movk	x3, #0x0, lsl #32
  401550:	movk	x3, #0x40, lsl #16
  401554:	movk	x3, #0x8550
  401558:	movz	x4, #0x0, lsl #48
  40155c:	movk	x4, #0x0, lsl #32
  401560:	movk	x4, #0x40, lsl #16
  401564:	movk	x4, #0x85d0
  401568:	bl	401330 <__libc_start_main@plt>
  40156c:	bl	4013a0 <abort@plt>
  401570:	adrp	x0, 41b000 <__fxstatat@plt+0x19af0>
  401574:	ldr	x0, [x0, #4064]
  401578:	cbz	x0, 401580 <__fxstatat@plt+0x70>
  40157c:	b	401390 <__gmon_start__@plt>
  401580:	ret
  401584:	stp	x29, x30, [sp, #-32]!
  401588:	mov	x29, sp
  40158c:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401590:	add	x0, x0, #0x208
  401594:	str	x0, [sp, #24]
  401598:	ldr	x0, [sp, #24]
  40159c:	str	x0, [sp, #24]
  4015a0:	ldr	x1, [sp, #24]
  4015a4:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4015a8:	add	x0, x0, #0x208
  4015ac:	cmp	x1, x0
  4015b0:	b.eq	4015ec <__fxstatat@plt+0xdc>  // b.none
  4015b4:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4015b8:	add	x0, x0, #0x640
  4015bc:	ldr	x0, [x0]
  4015c0:	str	x0, [sp, #16]
  4015c4:	ldr	x0, [sp, #16]
  4015c8:	str	x0, [sp, #16]
  4015cc:	ldr	x0, [sp, #16]
  4015d0:	cmp	x0, #0x0
  4015d4:	b.eq	4015f0 <__fxstatat@plt+0xe0>  // b.none
  4015d8:	ldr	x1, [sp, #16]
  4015dc:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4015e0:	add	x0, x0, #0x208
  4015e4:	blr	x1
  4015e8:	b	4015f0 <__fxstatat@plt+0xe0>
  4015ec:	nop
  4015f0:	ldp	x29, x30, [sp], #32
  4015f4:	ret
  4015f8:	stp	x29, x30, [sp, #-48]!
  4015fc:	mov	x29, sp
  401600:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401604:	add	x0, x0, #0x208
  401608:	str	x0, [sp, #40]
  40160c:	ldr	x0, [sp, #40]
  401610:	str	x0, [sp, #40]
  401614:	ldr	x1, [sp, #40]
  401618:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  40161c:	add	x0, x0, #0x208
  401620:	sub	x0, x1, x0
  401624:	asr	x0, x0, #3
  401628:	lsr	x1, x0, #63
  40162c:	add	x0, x1, x0
  401630:	asr	x0, x0, #1
  401634:	str	x0, [sp, #32]
  401638:	ldr	x0, [sp, #32]
  40163c:	cmp	x0, #0x0
  401640:	b.eq	401680 <__fxstatat@plt+0x170>  // b.none
  401644:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401648:	add	x0, x0, #0x648
  40164c:	ldr	x0, [x0]
  401650:	str	x0, [sp, #24]
  401654:	ldr	x0, [sp, #24]
  401658:	str	x0, [sp, #24]
  40165c:	ldr	x0, [sp, #24]
  401660:	cmp	x0, #0x0
  401664:	b.eq	401684 <__fxstatat@plt+0x174>  // b.none
  401668:	ldr	x2, [sp, #24]
  40166c:	ldr	x1, [sp, #32]
  401670:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401674:	add	x0, x0, #0x208
  401678:	blr	x2
  40167c:	b	401684 <__fxstatat@plt+0x174>
  401680:	nop
  401684:	ldp	x29, x30, [sp], #48
  401688:	ret
  40168c:	stp	x29, x30, [sp, #-16]!
  401690:	mov	x29, sp
  401694:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401698:	add	x0, x0, #0x230
  40169c:	ldrb	w0, [x0]
  4016a0:	and	x0, x0, #0xff
  4016a4:	cmp	x0, #0x0
  4016a8:	b.ne	4016c4 <__fxstatat@plt+0x1b4>  // b.any
  4016ac:	bl	401584 <__fxstatat@plt+0x74>
  4016b0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4016b4:	add	x0, x0, #0x230
  4016b8:	mov	w1, #0x1                   	// #1
  4016bc:	strb	w1, [x0]
  4016c0:	b	4016c8 <__fxstatat@plt+0x1b8>
  4016c4:	nop
  4016c8:	ldp	x29, x30, [sp], #16
  4016cc:	ret
  4016d0:	stp	x29, x30, [sp, #-16]!
  4016d4:	mov	x29, sp
  4016d8:	bl	4015f8 <__fxstatat@plt+0xe8>
  4016dc:	nop
  4016e0:	ldp	x29, x30, [sp], #16
  4016e4:	ret
  4016e8:	stp	x29, x30, [sp, #-176]!
  4016ec:	mov	x29, sp
  4016f0:	str	x0, [sp, #24]
  4016f4:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4016f8:	add	x1, x0, #0x7f0
  4016fc:	add	x0, sp, #0x28
  401700:	ldp	x2, x3, [x1]
  401704:	stp	x2, x3, [x0]
  401708:	ldp	x2, x3, [x1, #16]
  40170c:	stp	x2, x3, [x0, #16]
  401710:	ldp	x2, x3, [x1, #32]
  401714:	stp	x2, x3, [x0, #32]
  401718:	ldp	x2, x3, [x1, #48]
  40171c:	stp	x2, x3, [x0, #48]
  401720:	ldp	x2, x3, [x1, #64]
  401724:	stp	x2, x3, [x0, #64]
  401728:	ldp	x2, x3, [x1, #80]
  40172c:	stp	x2, x3, [x0, #80]
  401730:	ldp	x2, x3, [x1, #96]
  401734:	stp	x2, x3, [x0, #96]
  401738:	ldr	x0, [sp, #24]
  40173c:	str	x0, [sp, #168]
  401740:	add	x0, sp, #0x28
  401744:	str	x0, [sp, #160]
  401748:	b	401758 <__fxstatat@plt+0x248>
  40174c:	ldr	x0, [sp, #160]
  401750:	add	x0, x0, #0x10
  401754:	str	x0, [sp, #160]
  401758:	ldr	x0, [sp, #160]
  40175c:	ldr	x0, [x0]
  401760:	cmp	x0, #0x0
  401764:	b.eq	401784 <__fxstatat@plt+0x274>  // b.none
  401768:	ldr	x0, [sp, #160]
  40176c:	ldr	x0, [x0]
  401770:	mov	x1, x0
  401774:	ldr	x0, [sp, #24]
  401778:	bl	4013f0 <strcmp@plt>
  40177c:	cmp	w0, #0x0
  401780:	b.ne	40174c <__fxstatat@plt+0x23c>  // b.any
  401784:	ldr	x0, [sp, #160]
  401788:	ldr	x0, [x0, #8]
  40178c:	cmp	x0, #0x0
  401790:	b.eq	4017a0 <__fxstatat@plt+0x290>  // b.none
  401794:	ldr	x0, [sp, #160]
  401798:	ldr	x0, [x0, #8]
  40179c:	str	x0, [sp, #168]
  4017a0:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4017a4:	add	x0, x0, #0x6e0
  4017a8:	bl	4014e0 <gettext@plt>
  4017ac:	mov	x3, x0
  4017b0:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4017b4:	add	x2, x0, #0x6f8
  4017b8:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4017bc:	add	x1, x0, #0x720
  4017c0:	mov	x0, x3
  4017c4:	bl	4014b0 <printf@plt>
  4017c8:	mov	x1, #0x0                   	// #0
  4017cc:	mov	w0, #0x5                   	// #5
  4017d0:	bl	401500 <setlocale@plt>
  4017d4:	str	x0, [sp, #152]
  4017d8:	ldr	x0, [sp, #152]
  4017dc:	cmp	x0, #0x0
  4017e0:	b.eq	401828 <__fxstatat@plt+0x318>  // b.none
  4017e4:	mov	x2, #0x3                   	// #3
  4017e8:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4017ec:	add	x1, x0, #0x730
  4017f0:	ldr	x0, [sp, #152]
  4017f4:	bl	401310 <strncmp@plt>
  4017f8:	cmp	w0, #0x0
  4017fc:	b.eq	401828 <__fxstatat@plt+0x318>  // b.none
  401800:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401804:	add	x0, x0, #0x738
  401808:	bl	4014e0 <gettext@plt>
  40180c:	mov	x2, x0
  401810:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401814:	add	x0, x0, #0x220
  401818:	ldr	x0, [x0]
  40181c:	mov	x1, x0
  401820:	mov	x0, x2
  401824:	bl	401480 <fputs_unlocked@plt>
  401828:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  40182c:	add	x0, x0, #0x780
  401830:	bl	4014e0 <gettext@plt>
  401834:	mov	x3, x0
  401838:	ldr	x2, [sp, #24]
  40183c:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401840:	add	x1, x0, #0x6f8
  401844:	mov	x0, x3
  401848:	bl	4014b0 <printf@plt>
  40184c:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401850:	add	x0, x0, #0x7a0
  401854:	bl	4014e0 <gettext@plt>
  401858:	mov	x3, x0
  40185c:	ldr	x1, [sp, #168]
  401860:	ldr	x0, [sp, #24]
  401864:	cmp	x1, x0
  401868:	b.ne	401878 <__fxstatat@plt+0x368>  // b.any
  40186c:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401870:	add	x0, x0, #0x7d8
  401874:	b	401880 <__fxstatat@plt+0x370>
  401878:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  40187c:	add	x0, x0, #0x7e8
  401880:	mov	x2, x0
  401884:	ldr	x1, [sp, #168]
  401888:	mov	x0, x3
  40188c:	bl	4014b0 <printf@plt>
  401890:	nop
  401894:	ldp	x29, x30, [sp], #176
  401898:	ret
  40189c:	stp	x29, x30, [sp, #-48]!
  4018a0:	mov	x29, sp
  4018a4:	str	x19, [sp, #16]
  4018a8:	str	w0, [sp, #44]
  4018ac:	ldr	w0, [sp, #44]
  4018b0:	cmp	w0, #0x0
  4018b4:	b.eq	4018f0 <__fxstatat@plt+0x3e0>  // b.none
  4018b8:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4018bc:	add	x0, x0, #0x210
  4018c0:	ldr	x19, [x0]
  4018c4:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4018c8:	add	x0, x0, #0xa40
  4018cc:	bl	4014e0 <gettext@plt>
  4018d0:	mov	x1, x0
  4018d4:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4018d8:	add	x0, x0, #0x248
  4018dc:	ldr	x0, [x0]
  4018e0:	mov	x2, x0
  4018e4:	mov	x0, x19
  4018e8:	bl	4014f0 <fprintf@plt>
  4018ec:	b	4019ec <__fxstatat@plt+0x4dc>
  4018f0:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4018f4:	add	x0, x0, #0xa68
  4018f8:	bl	4014e0 <gettext@plt>
  4018fc:	mov	x2, x0
  401900:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401904:	add	x0, x0, #0x248
  401908:	ldr	x0, [x0]
  40190c:	mov	x1, x0
  401910:	mov	x0, x2
  401914:	bl	4014b0 <printf@plt>
  401918:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  40191c:	add	x0, x0, #0xa88
  401920:	bl	4014e0 <gettext@plt>
  401924:	mov	x2, x0
  401928:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  40192c:	add	x0, x0, #0x220
  401930:	ldr	x0, [x0]
  401934:	mov	x1, x0
  401938:	mov	x0, x2
  40193c:	bl	401480 <fputs_unlocked@plt>
  401940:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401944:	add	x0, x0, #0xac0
  401948:	bl	4014e0 <gettext@plt>
  40194c:	mov	x2, x0
  401950:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401954:	add	x0, x0, #0x220
  401958:	ldr	x0, [x0]
  40195c:	mov	x1, x0
  401960:	mov	x0, x2
  401964:	bl	401480 <fputs_unlocked@plt>
  401968:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  40196c:	add	x0, x0, #0xc78
  401970:	bl	4014e0 <gettext@plt>
  401974:	mov	x2, x0
  401978:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  40197c:	add	x0, x0, #0x220
  401980:	ldr	x0, [x0]
  401984:	mov	x1, x0
  401988:	mov	x0, x2
  40198c:	bl	401480 <fputs_unlocked@plt>
  401990:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401994:	add	x0, x0, #0xe88
  401998:	bl	4014e0 <gettext@plt>
  40199c:	mov	x2, x0
  4019a0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4019a4:	add	x0, x0, #0x220
  4019a8:	ldr	x0, [x0]
  4019ac:	mov	x1, x0
  4019b0:	mov	x0, x2
  4019b4:	bl	401480 <fputs_unlocked@plt>
  4019b8:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4019bc:	add	x0, x0, #0xeb8
  4019c0:	bl	4014e0 <gettext@plt>
  4019c4:	mov	x2, x0
  4019c8:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4019cc:	add	x0, x0, #0x220
  4019d0:	ldr	x0, [x0]
  4019d4:	mov	x1, x0
  4019d8:	mov	x0, x2
  4019dc:	bl	401480 <fputs_unlocked@plt>
  4019e0:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4019e4:	add	x0, x0, #0xef0
  4019e8:	bl	4016e8 <__fxstatat@plt+0x1d8>
  4019ec:	ldr	w0, [sp, #44]
  4019f0:	bl	401260 <exit@plt>
  4019f4:	stp	x29, x30, [sp, #-80]!
  4019f8:	mov	x29, sp
  4019fc:	str	x19, [sp, #16]
  401a00:	str	w0, [sp, #44]
  401a04:	str	x1, [sp, #32]
  401a08:	mov	w0, #0xffffffff            	// #-1
  401a0c:	str	w0, [sp, #76]
  401a10:	str	wzr, [sp, #72]
  401a14:	strb	wzr, [sp, #71]
  401a18:	ldr	x0, [sp, #32]
  401a1c:	ldr	x0, [x0]
  401a20:	bl	404608 <__fxstatat@plt+0x30f8>
  401a24:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401a28:	add	x1, x0, #0x7e8
  401a2c:	mov	w0, #0x6                   	// #6
  401a30:	bl	401500 <setlocale@plt>
  401a34:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401a38:	add	x1, x0, #0xf00
  401a3c:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401a40:	add	x0, x0, #0x668
  401a44:	bl	401320 <bindtextdomain@plt>
  401a48:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401a4c:	add	x0, x0, #0x668
  401a50:	bl	4013d0 <textdomain@plt>
  401a54:	adrp	x0, 402000 <__fxstatat@plt+0xaf0>
  401a58:	add	x0, x0, #0x914
  401a5c:	bl	4085d8 <__fxstatat@plt+0x70c8>
  401a60:	b	401bfc <__fxstatat@plt+0x6ec>
  401a64:	ldr	w0, [sp, #64]
  401a68:	cmp	w0, #0x7a
  401a6c:	b.eq	401b98 <__fxstatat@plt+0x688>  // b.none
  401a70:	ldr	w0, [sp, #64]
  401a74:	cmp	w0, #0x7a
  401a78:	b.gt	401bf4 <__fxstatat@plt+0x6e4>
  401a7c:	ldr	w0, [sp, #64]
  401a80:	cmp	w0, #0x76
  401a84:	b.eq	401b84 <__fxstatat@plt+0x674>  // b.none
  401a88:	ldr	w0, [sp, #64]
  401a8c:	cmp	w0, #0x76
  401a90:	b.gt	401bf4 <__fxstatat@plt+0x6e4>
  401a94:	ldr	w0, [sp, #64]
  401a98:	cmp	w0, #0x73
  401a9c:	b.eq	401b74 <__fxstatat@plt+0x664>  // b.none
  401aa0:	ldr	w0, [sp, #64]
  401aa4:	cmp	w0, #0x73
  401aa8:	b.gt	401bf4 <__fxstatat@plt+0x6e4>
  401aac:	ldr	w0, [sp, #64]
  401ab0:	cmp	w0, #0x71
  401ab4:	b.eq	401b74 <__fxstatat@plt+0x664>  // b.none
  401ab8:	ldr	w0, [sp, #64]
  401abc:	cmp	w0, #0x71
  401ac0:	b.gt	401bf4 <__fxstatat@plt+0x6e4>
  401ac4:	ldr	w0, [sp, #64]
  401ac8:	cmp	w0, #0x6e
  401acc:	b.eq	401b60 <__fxstatat@plt+0x650>  // b.none
  401ad0:	ldr	w0, [sp, #64]
  401ad4:	cmp	w0, #0x6e
  401ad8:	b.gt	401bf4 <__fxstatat@plt+0x6e4>
  401adc:	ldr	w0, [sp, #64]
  401ae0:	cmp	w0, #0x6d
  401ae4:	b.eq	401b54 <__fxstatat@plt+0x644>  // b.none
  401ae8:	ldr	w0, [sp, #64]
  401aec:	cmp	w0, #0x6d
  401af0:	b.gt	401bf4 <__fxstatat@plt+0x6e4>
  401af4:	ldr	w0, [sp, #64]
  401af8:	cmp	w0, #0x66
  401afc:	b.eq	401b48 <__fxstatat@plt+0x638>  // b.none
  401b00:	ldr	w0, [sp, #64]
  401b04:	cmp	w0, #0x66
  401b08:	b.gt	401bf4 <__fxstatat@plt+0x6e4>
  401b0c:	ldr	w0, [sp, #64]
  401b10:	cmp	w0, #0x65
  401b14:	b.eq	401b40 <__fxstatat@plt+0x630>  // b.none
  401b18:	ldr	w0, [sp, #64]
  401b1c:	cmp	w0, #0x65
  401b20:	b.gt	401bf4 <__fxstatat@plt+0x6e4>
  401b24:	ldr	w0, [sp, #64]
  401b28:	cmn	w0, #0x3
  401b2c:	b.eq	401bac <__fxstatat@plt+0x69c>  // b.none
  401b30:	ldr	w0, [sp, #64]
  401b34:	cmn	w0, #0x2
  401b38:	b.eq	401ba4 <__fxstatat@plt+0x694>  // b.none
  401b3c:	b	401bf4 <__fxstatat@plt+0x6e4>
  401b40:	str	wzr, [sp, #76]
  401b44:	b	401bfc <__fxstatat@plt+0x6ec>
  401b48:	mov	w0, #0x1                   	// #1
  401b4c:	str	w0, [sp, #76]
  401b50:	b	401bfc <__fxstatat@plt+0x6ec>
  401b54:	mov	w0, #0x2                   	// #2
  401b58:	str	w0, [sp, #76]
  401b5c:	b	401bfc <__fxstatat@plt+0x6ec>
  401b60:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401b64:	add	x0, x0, #0x231
  401b68:	mov	w1, #0x1                   	// #1
  401b6c:	strb	w1, [x0]
  401b70:	b	401bfc <__fxstatat@plt+0x6ec>
  401b74:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401b78:	add	x0, x0, #0x232
  401b7c:	strb	wzr, [x0]
  401b80:	b	401bfc <__fxstatat@plt+0x6ec>
  401b84:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401b88:	add	x0, x0, #0x232
  401b8c:	mov	w1, #0x1                   	// #1
  401b90:	strb	w1, [x0]
  401b94:	b	401bfc <__fxstatat@plt+0x6ec>
  401b98:	mov	w0, #0x1                   	// #1
  401b9c:	strb	w0, [sp, #71]
  401ba0:	b	401bfc <__fxstatat@plt+0x6ec>
  401ba4:	mov	w0, #0x0                   	// #0
  401ba8:	bl	40189c <__fxstatat@plt+0x38c>
  401bac:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401bb0:	add	x0, x0, #0x220
  401bb4:	ldr	x6, [x0]
  401bb8:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401bbc:	add	x0, x0, #0x1a0
  401bc0:	ldr	x1, [x0]
  401bc4:	mov	x5, #0x0                   	// #0
  401bc8:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401bcc:	add	x4, x0, #0xf18
  401bd0:	mov	x3, x1
  401bd4:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401bd8:	add	x2, x0, #0x720
  401bdc:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401be0:	add	x1, x0, #0xef0
  401be4:	mov	x0, x6
  401be8:	bl	407224 <__fxstatat@plt+0x5d14>
  401bec:	mov	w0, #0x0                   	// #0
  401bf0:	bl	401260 <exit@plt>
  401bf4:	mov	w0, #0x1                   	// #1
  401bf8:	bl	40189c <__fxstatat@plt+0x38c>
  401bfc:	mov	x4, #0x0                   	// #0
  401c00:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401c04:	add	x3, x0, #0x8e0
  401c08:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401c0c:	add	x2, x0, #0xf28
  401c10:	ldr	x1, [sp, #32]
  401c14:	ldr	w0, [sp, #44]
  401c18:	bl	4013e0 <getopt_long@plt>
  401c1c:	str	w0, [sp, #64]
  401c20:	ldr	w0, [sp, #64]
  401c24:	cmn	w0, #0x1
  401c28:	b.ne	401a64 <__fxstatat@plt+0x554>  // b.any
  401c2c:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401c30:	add	x0, x0, #0x218
  401c34:	ldr	w0, [x0]
  401c38:	ldr	w1, [sp, #44]
  401c3c:	cmp	w1, w0
  401c40:	b.gt	401c68 <__fxstatat@plt+0x758>
  401c44:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401c48:	add	x0, x0, #0xf38
  401c4c:	bl	4014e0 <gettext@plt>
  401c50:	mov	x2, x0
  401c54:	mov	w1, #0x0                   	// #0
  401c58:	mov	w0, #0x0                   	// #0
  401c5c:	bl	401270 <error@plt>
  401c60:	mov	w0, #0x1                   	// #1
  401c64:	bl	40189c <__fxstatat@plt+0x38c>
  401c68:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401c6c:	add	x0, x0, #0x218
  401c70:	ldr	w0, [x0]
  401c74:	ldr	w1, [sp, #44]
  401c78:	sub	w0, w1, w0
  401c7c:	cmp	w0, #0x1
  401c80:	b.le	401de8 <__fxstatat@plt+0x8d8>
  401c84:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401c88:	add	x0, x0, #0x231
  401c8c:	ldrb	w0, [x0]
  401c90:	cmp	w0, #0x0
  401c94:	b.eq	401cb4 <__fxstatat@plt+0x7a4>  // b.none
  401c98:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401c9c:	add	x0, x0, #0xf48
  401ca0:	bl	4014e0 <gettext@plt>
  401ca4:	mov	x2, x0
  401ca8:	mov	w1, #0x0                   	// #0
  401cac:	mov	w0, #0x0                   	// #0
  401cb0:	bl	401270 <error@plt>
  401cb4:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401cb8:	add	x0, x0, #0x231
  401cbc:	strb	wzr, [x0]
  401cc0:	b	401de8 <__fxstatat@plt+0x8d8>
  401cc4:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401cc8:	add	x0, x0, #0x218
  401ccc:	ldr	w0, [x0]
  401cd0:	sxtw	x0, w0
  401cd4:	lsl	x0, x0, #3
  401cd8:	ldr	x1, [sp, #32]
  401cdc:	add	x0, x1, x0
  401ce0:	ldr	x0, [x0]
  401ce4:	str	x0, [sp, #56]
  401ce8:	ldr	w0, [sp, #76]
  401cec:	cmn	w0, #0x1
  401cf0:	b.eq	401d08 <__fxstatat@plt+0x7f8>  // b.none
  401cf4:	ldr	w0, [sp, #76]
  401cf8:	mov	w1, w0
  401cfc:	ldr	x0, [sp, #56]
  401d00:	bl	40203c <__fxstatat@plt+0xb2c>
  401d04:	b	401d14 <__fxstatat@plt+0x804>
  401d08:	mov	x1, #0x3f                  	// #63
  401d0c:	ldr	x0, [sp, #56]
  401d10:	bl	401e10 <__fxstatat@plt+0x900>
  401d14:	str	x0, [sp, #48]
  401d18:	ldr	x0, [sp, #48]
  401d1c:	cmp	x0, #0x0
  401d20:	b.eq	401d80 <__fxstatat@plt+0x870>  // b.none
  401d24:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401d28:	add	x0, x0, #0x220
  401d2c:	ldr	x0, [x0]
  401d30:	mov	x1, x0
  401d34:	ldr	x0, [sp, #48]
  401d38:	bl	401480 <fputs_unlocked@plt>
  401d3c:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401d40:	add	x0, x0, #0x231
  401d44:	ldrb	w0, [x0]
  401d48:	eor	w0, w0, #0x1
  401d4c:	and	w0, w0, #0xff
  401d50:	cmp	w0, #0x0
  401d54:	b.eq	401d74 <__fxstatat@plt+0x864>  // b.none
  401d58:	ldrb	w0, [sp, #71]
  401d5c:	cmp	w0, #0x0
  401d60:	b.eq	401d6c <__fxstatat@plt+0x85c>  // b.none
  401d64:	mov	w0, #0x0                   	// #0
  401d68:	b	401d70 <__fxstatat@plt+0x860>
  401d6c:	mov	w0, #0xa                   	// #10
  401d70:	bl	401350 <putchar_unlocked@plt>
  401d74:	ldr	x0, [sp, #48]
  401d78:	bl	401420 <free@plt>
  401d7c:	b	401dcc <__fxstatat@plt+0x8bc>
  401d80:	mov	w0, #0x1                   	// #1
  401d84:	str	w0, [sp, #72]
  401d88:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401d8c:	add	x0, x0, #0x232
  401d90:	ldrb	w0, [x0]
  401d94:	cmp	w0, #0x0
  401d98:	b.eq	401dcc <__fxstatat@plt+0x8bc>  // b.none
  401d9c:	bl	4014c0 <__errno_location@plt>
  401da0:	ldr	w19, [x0]
  401da4:	ldr	x2, [sp, #56]
  401da8:	mov	w1, #0x3                   	// #3
  401dac:	mov	w0, #0x0                   	// #0
  401db0:	bl	406708 <__fxstatat@plt+0x51f8>
  401db4:	mov	x3, x0
  401db8:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  401dbc:	add	x2, x0, #0xf78
  401dc0:	mov	w1, w19
  401dc4:	mov	w0, #0x0                   	// #0
  401dc8:	bl	401270 <error@plt>
  401dcc:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401dd0:	add	x0, x0, #0x218
  401dd4:	ldr	w0, [x0]
  401dd8:	add	w1, w0, #0x1
  401ddc:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401de0:	add	x0, x0, #0x218
  401de4:	str	w1, [x0]
  401de8:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  401dec:	add	x0, x0, #0x218
  401df0:	ldr	w0, [x0]
  401df4:	ldr	w1, [sp, #44]
  401df8:	cmp	w1, w0
  401dfc:	b.gt	401cc4 <__fxstatat@plt+0x7b4>
  401e00:	ldr	w0, [sp, #72]
  401e04:	ldr	x19, [sp, #16]
  401e08:	ldp	x29, x30, [sp], #80
  401e0c:	ret
  401e10:	stp	x29, x30, [sp, #-96]!
  401e14:	mov	x29, sp
  401e18:	str	x0, [sp, #24]
  401e1c:	str	x1, [sp, #16]
  401e20:	mov	x0, #0x400                 	// #1024
  401e24:	str	x0, [sp, #80]
  401e28:	mov	x0, #0x2000                	// #8192
  401e2c:	str	x0, [sp, #72]
  401e30:	ldr	x1, [sp, #80]
  401e34:	ldr	x0, [sp, #72]
  401e38:	cmp	x1, x0
  401e3c:	b.cs	401e4c <__fxstatat@plt+0x93c>  // b.hs, b.nlast
  401e40:	ldr	x0, [sp, #80]
  401e44:	add	x0, x0, #0x1
  401e48:	b	401e50 <__fxstatat@plt+0x940>
  401e4c:	ldr	x0, [sp, #72]
  401e50:	str	x0, [sp, #64]
  401e54:	ldr	x1, [sp, #16]
  401e58:	ldr	x0, [sp, #64]
  401e5c:	cmp	x1, x0
  401e60:	b.cs	401e70 <__fxstatat@plt+0x960>  // b.hs, b.nlast
  401e64:	ldr	x0, [sp, #16]
  401e68:	add	x0, x0, #0x1
  401e6c:	b	401e74 <__fxstatat@plt+0x964>
  401e70:	ldr	x0, [sp, #64]
  401e74:	str	x0, [sp, #88]
  401e78:	ldr	x0, [sp, #88]
  401e7c:	bl	401300 <malloc@plt>
  401e80:	str	x0, [sp, #56]
  401e84:	ldr	x0, [sp, #56]
  401e88:	cmp	x0, #0x0
  401e8c:	b.ne	401e98 <__fxstatat@plt+0x988>  // b.any
  401e90:	mov	x0, #0x0                   	// #0
  401e94:	b	401f7c <__fxstatat@plt+0xa6c>
  401e98:	ldr	x2, [sp, #88]
  401e9c:	ldr	x1, [sp, #56]
  401ea0:	ldr	x0, [sp, #24]
  401ea4:	bl	401280 <readlink@plt>
  401ea8:	str	x0, [sp, #48]
  401eac:	ldr	x0, [sp, #48]
  401eb0:	str	x0, [sp, #40]
  401eb4:	ldr	x0, [sp, #48]
  401eb8:	cmp	x0, #0x0
  401ebc:	b.ge	401efc <__fxstatat@plt+0x9ec>  // b.tcont
  401ec0:	bl	4014c0 <__errno_location@plt>
  401ec4:	ldr	w0, [x0]
  401ec8:	cmp	w0, #0x22
  401ecc:	b.eq	401efc <__fxstatat@plt+0x9ec>  // b.none
  401ed0:	bl	4014c0 <__errno_location@plt>
  401ed4:	ldr	w0, [x0]
  401ed8:	str	w0, [sp, #36]
  401edc:	ldr	x0, [sp, #56]
  401ee0:	bl	401420 <free@plt>
  401ee4:	bl	4014c0 <__errno_location@plt>
  401ee8:	mov	x1, x0
  401eec:	ldr	w0, [sp, #36]
  401ef0:	str	w0, [x1]
  401ef4:	mov	x0, #0x0                   	// #0
  401ef8:	b	401f7c <__fxstatat@plt+0xa6c>
  401efc:	ldr	x1, [sp, #40]
  401f00:	ldr	x0, [sp, #88]
  401f04:	cmp	x1, x0
  401f08:	b.cs	401f24 <__fxstatat@plt+0xa14>  // b.hs, b.nlast
  401f0c:	ldr	x1, [sp, #56]
  401f10:	ldr	x0, [sp, #40]
  401f14:	add	x0, x1, x0
  401f18:	strb	wzr, [x0]
  401f1c:	ldr	x0, [sp, #56]
  401f20:	b	401f7c <__fxstatat@plt+0xa6c>
  401f24:	ldr	x0, [sp, #56]
  401f28:	bl	401420 <free@plt>
  401f2c:	ldr	x1, [sp, #88]
  401f30:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  401f34:	cmp	x1, x0
  401f38:	b.hi	401f4c <__fxstatat@plt+0xa3c>  // b.pmore
  401f3c:	ldr	x0, [sp, #88]
  401f40:	lsl	x0, x0, #1
  401f44:	str	x0, [sp, #88]
  401f48:	b	401e78 <__fxstatat@plt+0x968>
  401f4c:	ldr	x1, [sp, #88]
  401f50:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
  401f54:	cmp	x1, x0
  401f58:	b.hi	401f68 <__fxstatat@plt+0xa58>  // b.pmore
  401f5c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  401f60:	str	x0, [sp, #88]
  401f64:	b	401e78 <__fxstatat@plt+0x968>
  401f68:	bl	4014c0 <__errno_location@plt>
  401f6c:	mov	x1, x0
  401f70:	mov	w0, #0xc                   	// #12
  401f74:	str	w0, [x1]
  401f78:	mov	x0, #0x0                   	// #0
  401f7c:	ldp	x29, x30, [sp], #96
  401f80:	ret
  401f84:	stp	x29, x30, [sp, #-64]!
  401f88:	mov	x29, sp
  401f8c:	str	x0, [sp, #40]
  401f90:	str	x1, [sp, #32]
  401f94:	str	x2, [sp, #24]
  401f98:	ldr	x0, [sp, #40]
  401f9c:	ldr	x0, [x0]
  401fa0:	cmp	x0, #0x0
  401fa4:	b.ne	401ff4 <__fxstatat@plt+0xae4>  // b.any
  401fa8:	mov	x0, #0x7                   	// #7
  401fac:	str	x0, [sp, #56]
  401fb0:	adrp	x0, 404000 <__fxstatat@plt+0x2af0>
  401fb4:	add	x4, x0, #0x5d4
  401fb8:	adrp	x0, 404000 <__fxstatat@plt+0x2af0>
  401fbc:	add	x3, x0, #0x544
  401fc0:	adrp	x0, 404000 <__fxstatat@plt+0x2af0>
  401fc4:	add	x2, x0, #0x420
  401fc8:	mov	x1, #0x0                   	// #0
  401fcc:	ldr	x0, [sp, #56]
  401fd0:	bl	403590 <__fxstatat@plt+0x2080>
  401fd4:	mov	x1, x0
  401fd8:	ldr	x0, [sp, #40]
  401fdc:	str	x1, [x0]
  401fe0:	ldr	x0, [sp, #40]
  401fe4:	ldr	x0, [x0]
  401fe8:	cmp	x0, #0x0
  401fec:	b.ne	401ff4 <__fxstatat@plt+0xae4>  // b.any
  401ff0:	bl	40776c <__fxstatat@plt+0x625c>
  401ff4:	ldr	x0, [sp, #40]
  401ff8:	ldr	x0, [x0]
  401ffc:	ldr	x2, [sp, #24]
  402000:	ldr	x1, [sp, #32]
  402004:	bl	402acc <__fxstatat@plt+0x15bc>
  402008:	and	w0, w0, #0xff
  40200c:	cmp	w0, #0x0
  402010:	b.eq	40201c <__fxstatat@plt+0xb0c>  // b.none
  402014:	mov	w0, #0x1                   	// #1
  402018:	b	402034 <__fxstatat@plt+0xb24>
  40201c:	ldr	x0, [sp, #40]
  402020:	ldr	x0, [x0]
  402024:	ldr	x2, [sp, #24]
  402028:	ldr	x1, [sp, #32]
  40202c:	bl	402a24 <__fxstatat@plt+0x1514>
  402030:	mov	w0, #0x0                   	// #0
  402034:	ldp	x29, x30, [sp], #64
  402038:	ret
  40203c:	stp	x29, x30, [sp, #-304]!
  402040:	mov	x29, sp
  402044:	str	x0, [sp, #24]
  402048:	str	w1, [sp, #20]
  40204c:	str	xzr, [sp, #280]
  402050:	str	xzr, [sp, #248]
  402054:	str	xzr, [sp, #160]
  402058:	ldr	w0, [sp, #20]
  40205c:	and	w0, w0, #0xfffffffc
  402060:	str	w0, [sp, #220]
  402064:	ldr	w0, [sp, #220]
  402068:	and	w0, w0, #0x4
  40206c:	cmp	w0, #0x0
  402070:	cset	w0, ne  // ne = any
  402074:	strb	w0, [sp, #219]
  402078:	ldr	w0, [sp, #20]
  40207c:	and	w0, w0, #0x3
  402080:	str	w0, [sp, #20]
  402084:	ldr	w0, [sp, #20]
  402088:	sub	w1, w0, #0x1
  40208c:	ldr	w0, [sp, #20]
  402090:	and	w0, w1, w0
  402094:	cmp	w0, #0x0
  402098:	b.eq	4020b4 <__fxstatat@plt+0xba4>  // b.none
  40209c:	bl	4014c0 <__errno_location@plt>
  4020a0:	mov	x1, x0
  4020a4:	mov	w0, #0x16                  	// #22
  4020a8:	str	w0, [x1]
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	b	4028c4 <__fxstatat@plt+0x13b4>
  4020b4:	ldr	x0, [sp, #24]
  4020b8:	cmp	x0, #0x0
  4020bc:	b.ne	4020d8 <__fxstatat@plt+0xbc8>  // b.any
  4020c0:	bl	4014c0 <__errno_location@plt>
  4020c4:	mov	x1, x0
  4020c8:	mov	w0, #0x16                  	// #22
  4020cc:	str	w0, [x1]
  4020d0:	mov	x0, #0x0                   	// #0
  4020d4:	b	4028c4 <__fxstatat@plt+0x13b4>
  4020d8:	ldr	x0, [sp, #24]
  4020dc:	ldrb	w0, [x0]
  4020e0:	cmp	w0, #0x0
  4020e4:	b.ne	402100 <__fxstatat@plt+0xbf0>  // b.any
  4020e8:	bl	4014c0 <__errno_location@plt>
  4020ec:	mov	x1, x0
  4020f0:	mov	w0, #0x2                   	// #2
  4020f4:	str	w0, [x1]
  4020f8:	mov	x0, #0x0                   	// #0
  4020fc:	b	4028c4 <__fxstatat@plt+0x13b4>
  402100:	str	xzr, [sp, #232]
  402104:	ldr	x0, [sp, #24]
  402108:	ldrb	w0, [x0]
  40210c:	cmp	w0, #0x2f
  402110:	b.eq	4021b8 <__fxstatat@plt+0xca8>  // b.none
  402114:	bl	4077ac <__fxstatat@plt+0x629c>
  402118:	str	x0, [sp, #296]
  40211c:	ldr	x0, [sp, #296]
  402120:	cmp	x0, #0x0
  402124:	b.ne	402130 <__fxstatat@plt+0xc20>  // b.any
  402128:	mov	x0, #0x0                   	// #0
  40212c:	b	4028c4 <__fxstatat@plt+0x13b4>
  402130:	ldr	x0, [sp, #296]
  402134:	bl	401250 <strlen@plt>
  402138:	mov	x1, x0
  40213c:	ldr	x0, [sp, #296]
  402140:	add	x0, x0, x1
  402144:	str	x0, [sp, #288]
  402148:	ldr	x1, [sp, #288]
  40214c:	ldr	x0, [sp, #296]
  402150:	sub	x0, x1, x0
  402154:	cmp	x0, #0xfff
  402158:	b.gt	4021a0 <__fxstatat@plt+0xc90>
  40215c:	mov	x1, #0x1000                	// #4096
  402160:	ldr	x0, [sp, #296]
  402164:	bl	4075cc <__fxstatat@plt+0x60bc>
  402168:	str	x0, [sp, #208]
  40216c:	ldr	x1, [sp, #288]
  402170:	ldr	x0, [sp, #296]
  402174:	sub	x0, x1, x0
  402178:	mov	x1, x0
  40217c:	ldr	x0, [sp, #208]
  402180:	add	x0, x0, x1
  402184:	str	x0, [sp, #288]
  402188:	ldr	x0, [sp, #208]
  40218c:	str	x0, [sp, #296]
  402190:	ldr	x0, [sp, #296]
  402194:	add	x0, x0, #0x1, lsl #12
  402198:	str	x0, [sp, #256]
  40219c:	b	4021a8 <__fxstatat@plt+0xc98>
  4021a0:	ldr	x0, [sp, #288]
  4021a4:	str	x0, [sp, #256]
  4021a8:	ldr	x0, [sp, #24]
  4021ac:	str	x0, [sp, #272]
  4021b0:	str	xzr, [sp, #232]
  4021b4:	b	4027cc <__fxstatat@plt+0x12bc>
  4021b8:	mov	x0, #0x1000                	// #4096
  4021bc:	bl	40758c <__fxstatat@plt+0x607c>
  4021c0:	str	x0, [sp, #296]
  4021c4:	ldr	x0, [sp, #296]
  4021c8:	add	x0, x0, #0x1, lsl #12
  4021cc:	str	x0, [sp, #256]
  4021d0:	ldr	x0, [sp, #296]
  4021d4:	str	x0, [sp, #288]
  4021d8:	ldr	x0, [sp, #232]
  4021dc:	cmp	x0, #0x0
  4021e0:	b.eq	402204 <__fxstatat@plt+0xcf4>  // b.none
  4021e4:	ldr	x2, [sp, #232]
  4021e8:	ldr	x1, [sp, #24]
  4021ec:	ldr	x0, [sp, #296]
  4021f0:	bl	401210 <memcpy@plt>
  4021f4:	ldr	x1, [sp, #288]
  4021f8:	ldr	x0, [sp, #232]
  4021fc:	add	x0, x1, x0
  402200:	str	x0, [sp, #288]
  402204:	ldr	x0, [sp, #288]
  402208:	add	x1, x0, #0x1
  40220c:	str	x1, [sp, #288]
  402210:	mov	w1, #0x2f                  	// #47
  402214:	strb	w1, [x0]
  402218:	ldr	x1, [sp, #24]
  40221c:	ldr	x0, [sp, #232]
  402220:	add	x0, x1, x0
  402224:	str	x0, [sp, #272]
  402228:	b	4027cc <__fxstatat@plt+0x12bc>
  40222c:	ldr	x0, [sp, #272]
  402230:	add	x0, x0, #0x1
  402234:	str	x0, [sp, #272]
  402238:	ldr	x0, [sp, #272]
  40223c:	ldrb	w0, [x0]
  402240:	cmp	w0, #0x2f
  402244:	b.eq	40222c <__fxstatat@plt+0xd1c>  // b.none
  402248:	ldr	x0, [sp, #272]
  40224c:	str	x0, [sp, #264]
  402250:	b	402260 <__fxstatat@plt+0xd50>
  402254:	ldr	x0, [sp, #264]
  402258:	add	x0, x0, #0x1
  40225c:	str	x0, [sp, #264]
  402260:	ldr	x0, [sp, #264]
  402264:	ldrb	w0, [x0]
  402268:	cmp	w0, #0x0
  40226c:	b.eq	402280 <__fxstatat@plt+0xd70>  // b.none
  402270:	ldr	x0, [sp, #264]
  402274:	ldrb	w0, [x0]
  402278:	cmp	w0, #0x2f
  40227c:	b.ne	402254 <__fxstatat@plt+0xd44>  // b.any
  402280:	ldr	x1, [sp, #264]
  402284:	ldr	x0, [sp, #272]
  402288:	cmp	x1, x0
  40228c:	b.eq	4027e0 <__fxstatat@plt+0x12d0>  // b.none
  402290:	ldr	x1, [sp, #264]
  402294:	ldr	x0, [sp, #272]
  402298:	sub	x0, x1, x0
  40229c:	cmp	x0, #0x1
  4022a0:	b.ne	4022b4 <__fxstatat@plt+0xda4>  // b.any
  4022a4:	ldr	x0, [sp, #272]
  4022a8:	ldrb	w0, [x0]
  4022ac:	cmp	w0, #0x2e
  4022b0:	b.eq	4027c4 <__fxstatat@plt+0x12b4>  // b.none
  4022b4:	ldr	x1, [sp, #264]
  4022b8:	ldr	x0, [sp, #272]
  4022bc:	sub	x0, x1, x0
  4022c0:	cmp	x0, #0x2
  4022c4:	b.ne	40234c <__fxstatat@plt+0xe3c>  // b.any
  4022c8:	ldr	x0, [sp, #272]
  4022cc:	ldrb	w0, [x0]
  4022d0:	cmp	w0, #0x2e
  4022d4:	b.ne	40234c <__fxstatat@plt+0xe3c>  // b.any
  4022d8:	ldr	x0, [sp, #272]
  4022dc:	add	x0, x0, #0x1
  4022e0:	ldrb	w0, [x0]
  4022e4:	cmp	w0, #0x2e
  4022e8:	b.ne	40234c <__fxstatat@plt+0xe3c>  // b.any
  4022ec:	ldr	x0, [sp, #232]
  4022f0:	add	x0, x0, #0x1
  4022f4:	ldr	x1, [sp, #296]
  4022f8:	add	x0, x1, x0
  4022fc:	ldr	x1, [sp, #288]
  402300:	cmp	x1, x0
  402304:	b.ls	4027a8 <__fxstatat@plt+0x1298>  // b.plast
  402308:	ldr	x0, [sp, #288]
  40230c:	sub	x0, x0, #0x1
  402310:	str	x0, [sp, #288]
  402314:	b	402324 <__fxstatat@plt+0xe14>
  402318:	ldr	x0, [sp, #288]
  40231c:	sub	x0, x0, #0x1
  402320:	str	x0, [sp, #288]
  402324:	ldr	x1, [sp, #288]
  402328:	ldr	x0, [sp, #296]
  40232c:	cmp	x1, x0
  402330:	b.ls	4027a8 <__fxstatat@plt+0x1298>  // b.plast
  402334:	ldr	x0, [sp, #288]
  402338:	sub	x0, x0, #0x1
  40233c:	ldrb	w0, [x0]
  402340:	cmp	w0, #0x2f
  402344:	b.ne	402318 <__fxstatat@plt+0xe08>  // b.any
  402348:	b	4027a8 <__fxstatat@plt+0x1298>
  40234c:	ldr	x0, [sp, #288]
  402350:	sub	x0, x0, #0x1
  402354:	ldrb	w0, [x0]
  402358:	cmp	w0, #0x2f
  40235c:	b.eq	402374 <__fxstatat@plt+0xe64>  // b.none
  402360:	ldr	x0, [sp, #288]
  402364:	add	x1, x0, #0x1
  402368:	str	x1, [sp, #288]
  40236c:	mov	w1, #0x2f                  	// #47
  402370:	strb	w1, [x0]
  402374:	ldr	x1, [sp, #264]
  402378:	ldr	x0, [sp, #272]
  40237c:	sub	x0, x1, x0
  402380:	mov	x1, x0
  402384:	ldr	x0, [sp, #288]
  402388:	add	x0, x0, x1
  40238c:	ldr	x1, [sp, #256]
  402390:	cmp	x1, x0
  402394:	b.hi	40242c <__fxstatat@plt+0xf1c>  // b.pmore
  402398:	ldr	x1, [sp, #288]
  40239c:	ldr	x0, [sp, #296]
  4023a0:	sub	x0, x1, x0
  4023a4:	str	x0, [sp, #200]
  4023a8:	ldr	x1, [sp, #256]
  4023ac:	ldr	x0, [sp, #296]
  4023b0:	sub	x0, x1, x0
  4023b4:	str	x0, [sp, #224]
  4023b8:	ldr	x1, [sp, #264]
  4023bc:	ldr	x0, [sp, #272]
  4023c0:	sub	x0, x1, x0
  4023c4:	cmp	x0, #0xfff
  4023c8:	b.le	4023f0 <__fxstatat@plt+0xee0>
  4023cc:	ldr	x1, [sp, #264]
  4023d0:	ldr	x0, [sp, #272]
  4023d4:	sub	x0, x1, x0
  4023d8:	mov	x1, x0
  4023dc:	ldr	x0, [sp, #224]
  4023e0:	add	x0, x1, x0
  4023e4:	add	x0, x0, #0x1
  4023e8:	str	x0, [sp, #224]
  4023ec:	b	4023fc <__fxstatat@plt+0xeec>
  4023f0:	ldr	x0, [sp, #224]
  4023f4:	add	x0, x0, #0x1, lsl #12
  4023f8:	str	x0, [sp, #224]
  4023fc:	ldr	x1, [sp, #224]
  402400:	ldr	x0, [sp, #296]
  402404:	bl	4075cc <__fxstatat@plt+0x60bc>
  402408:	str	x0, [sp, #296]
  40240c:	ldr	x1, [sp, #296]
  402410:	ldr	x0, [sp, #224]
  402414:	add	x0, x1, x0
  402418:	str	x0, [sp, #256]
  40241c:	ldr	x0, [sp, #200]
  402420:	ldr	x1, [sp, #296]
  402424:	add	x0, x1, x0
  402428:	str	x0, [sp, #288]
  40242c:	ldr	x1, [sp, #264]
  402430:	ldr	x0, [sp, #272]
  402434:	sub	x0, x1, x0
  402438:	mov	x2, x0
  40243c:	ldr	x1, [sp, #272]
  402440:	ldr	x0, [sp, #288]
  402444:	bl	401210 <memcpy@plt>
  402448:	str	x0, [sp, #288]
  40244c:	ldr	x1, [sp, #264]
  402450:	ldr	x0, [sp, #272]
  402454:	sub	x0, x1, x0
  402458:	mov	x1, x0
  40245c:	ldr	x0, [sp, #288]
  402460:	add	x0, x0, x1
  402464:	str	x0, [sp, #288]
  402468:	ldr	x0, [sp, #288]
  40246c:	strb	wzr, [x0]
  402470:	ldrb	w0, [sp, #219]
  402474:	cmp	w0, #0x0
  402478:	b.eq	402490 <__fxstatat@plt+0xf80>  // b.none
  40247c:	ldr	w0, [sp, #20]
  402480:	cmp	w0, #0x2
  402484:	b.ne	402490 <__fxstatat@plt+0xf80>  // b.any
  402488:	str	wzr, [sp, #48]
  40248c:	b	402540 <__fxstatat@plt+0x1030>
  402490:	ldrb	w0, [sp, #219]
  402494:	cmp	w0, #0x0
  402498:	b.eq	4024bc <__fxstatat@plt+0xfac>  // b.none
  40249c:	add	x0, sp, #0x20
  4024a0:	mov	x1, x0
  4024a4:	ldr	x0, [sp, #296]
  4024a8:	bl	4085e8 <__fxstatat@plt+0x70d8>
  4024ac:	cmp	w0, #0x0
  4024b0:	cset	w0, ne  // ne = any
  4024b4:	and	w0, w0, #0xff
  4024b8:	b	4024d8 <__fxstatat@plt+0xfc8>
  4024bc:	add	x0, sp, #0x20
  4024c0:	mov	x1, x0
  4024c4:	ldr	x0, [sp, #296]
  4024c8:	bl	4085f8 <__fxstatat@plt+0x70e8>
  4024cc:	cmp	w0, #0x0
  4024d0:	cset	w0, ne  // ne = any
  4024d4:	and	w0, w0, #0xff
  4024d8:	cmp	w0, #0x0
  4024dc:	b.eq	402540 <__fxstatat@plt+0x1030>  // b.none
  4024e0:	bl	4014c0 <__errno_location@plt>
  4024e4:	ldr	w0, [x0]
  4024e8:	str	w0, [sp, #244]
  4024ec:	ldr	w0, [sp, #20]
  4024f0:	cmp	w0, #0x0
  4024f4:	b.eq	402880 <__fxstatat@plt+0x1370>  // b.none
  4024f8:	ldr	w0, [sp, #20]
  4024fc:	cmp	w0, #0x1
  402500:	b.ne	40253c <__fxstatat@plt+0x102c>  // b.any
  402504:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  402508:	add	x1, x0, #0xf88
  40250c:	ldr	x0, [sp, #264]
  402510:	bl	401440 <strspn@plt>
  402514:	mov	x1, x0
  402518:	ldr	x0, [sp, #264]
  40251c:	add	x0, x0, x1
  402520:	ldrb	w0, [x0]
  402524:	cmp	w0, #0x0
  402528:	b.ne	402888 <__fxstatat@plt+0x1378>  // b.any
  40252c:	ldr	w0, [sp, #244]
  402530:	cmp	w0, #0x2
  402534:	b.eq	4027b0 <__fxstatat@plt+0x12a0>  // b.none
  402538:	b	402888 <__fxstatat@plt+0x1378>
  40253c:	str	wzr, [sp, #48]
  402540:	ldr	w0, [sp, #48]
  402544:	and	w0, w0, #0xf000
  402548:	cmp	w0, #0xa, lsl #12
  40254c:	b.ne	402770 <__fxstatat@plt+0x1260>  // b.any
  402550:	add	x1, sp, #0x20
  402554:	add	x0, sp, #0xa0
  402558:	mov	x2, x1
  40255c:	ldr	x1, [sp, #24]
  402560:	bl	401f84 <__fxstatat@plt+0xa74>
  402564:	and	w0, w0, #0xff
  402568:	cmp	w0, #0x0
  40256c:	b.eq	402588 <__fxstatat@plt+0x1078>  // b.none
  402570:	ldr	w0, [sp, #20]
  402574:	cmp	w0, #0x2
  402578:	b.eq	4027b8 <__fxstatat@plt+0x12a8>  // b.none
  40257c:	mov	w0, #0x28                  	// #40
  402580:	str	w0, [sp, #244]
  402584:	b	40288c <__fxstatat@plt+0x137c>
  402588:	ldr	x0, [sp, #80]
  40258c:	mov	x1, x0
  402590:	ldr	x0, [sp, #296]
  402594:	bl	401e10 <__fxstatat@plt+0x900>
  402598:	str	x0, [sp, #192]
  40259c:	ldr	x0, [sp, #192]
  4025a0:	cmp	x0, #0x0
  4025a4:	b.ne	4025d4 <__fxstatat@plt+0x10c4>  // b.any
  4025a8:	ldr	w0, [sp, #20]
  4025ac:	cmp	w0, #0x2
  4025b0:	b.ne	4025c4 <__fxstatat@plt+0x10b4>  // b.any
  4025b4:	bl	4014c0 <__errno_location@plt>
  4025b8:	ldr	w0, [x0]
  4025bc:	cmp	w0, #0xc
  4025c0:	b.ne	4027c0 <__fxstatat@plt+0x12b0>  // b.any
  4025c4:	bl	4014c0 <__errno_location@plt>
  4025c8:	ldr	w0, [x0]
  4025cc:	str	w0, [sp, #244]
  4025d0:	b	40288c <__fxstatat@plt+0x137c>
  4025d4:	ldr	x0, [sp, #192]
  4025d8:	bl	401250 <strlen@plt>
  4025dc:	str	x0, [sp, #184]
  4025e0:	ldr	x0, [sp, #264]
  4025e4:	bl	401250 <strlen@plt>
  4025e8:	str	x0, [sp, #176]
  4025ec:	ldr	x0, [sp, #248]
  4025f0:	cmp	x0, #0x0
  4025f4:	b.ne	402628 <__fxstatat@plt+0x1118>  // b.any
  4025f8:	ldr	x1, [sp, #184]
  4025fc:	ldr	x0, [sp, #176]
  402600:	add	x0, x1, x0
  402604:	add	x0, x0, #0x1
  402608:	mov	x1, #0x1000                	// #4096
  40260c:	cmp	x0, #0x1, lsl #12
  402610:	csel	x0, x0, x1, cs  // cs = hs, nlast
  402614:	str	x0, [sp, #248]
  402618:	ldr	x0, [sp, #248]
  40261c:	bl	40758c <__fxstatat@plt+0x607c>
  402620:	str	x0, [sp, #280]
  402624:	b	402668 <__fxstatat@plt+0x1158>
  402628:	ldr	x1, [sp, #184]
  40262c:	ldr	x0, [sp, #176]
  402630:	add	x0, x1, x0
  402634:	add	x0, x0, #0x1
  402638:	ldr	x1, [sp, #248]
  40263c:	cmp	x1, x0
  402640:	b.cs	402668 <__fxstatat@plt+0x1158>  // b.hs, b.nlast
  402644:	ldr	x1, [sp, #184]
  402648:	ldr	x0, [sp, #176]
  40264c:	add	x0, x1, x0
  402650:	add	x0, x0, #0x1
  402654:	str	x0, [sp, #248]
  402658:	ldr	x1, [sp, #248]
  40265c:	ldr	x0, [sp, #280]
  402660:	bl	4075cc <__fxstatat@plt+0x60bc>
  402664:	str	x0, [sp, #280]
  402668:	ldr	x1, [sp, #280]
  40266c:	ldr	x0, [sp, #184]
  402670:	add	x3, x1, x0
  402674:	ldr	x0, [sp, #176]
  402678:	add	x0, x0, #0x1
  40267c:	mov	x2, x0
  402680:	ldr	x1, [sp, #264]
  402684:	mov	x0, x3
  402688:	bl	401220 <memmove@plt>
  40268c:	ldr	x2, [sp, #184]
  402690:	ldr	x1, [sp, #192]
  402694:	ldr	x0, [sp, #280]
  402698:	bl	401210 <memcpy@plt>
  40269c:	str	x0, [sp, #264]
  4026a0:	ldr	x0, [sp, #264]
  4026a4:	str	x0, [sp, #24]
  4026a8:	ldr	x0, [sp, #192]
  4026ac:	ldrb	w0, [x0]
  4026b0:	cmp	w0, #0x2f
  4026b4:	b.ne	402708 <__fxstatat@plt+0x11f8>  // b.any
  4026b8:	str	xzr, [sp, #168]
  4026bc:	ldr	x0, [sp, #168]
  4026c0:	cmp	x0, #0x0
  4026c4:	b.eq	4026d8 <__fxstatat@plt+0x11c8>  // b.none
  4026c8:	ldr	x2, [sp, #168]
  4026cc:	ldr	x1, [sp, #192]
  4026d0:	ldr	x0, [sp, #296]
  4026d4:	bl	401210 <memcpy@plt>
  4026d8:	ldr	x1, [sp, #296]
  4026dc:	ldr	x0, [sp, #168]
  4026e0:	add	x0, x1, x0
  4026e4:	str	x0, [sp, #288]
  4026e8:	ldr	x0, [sp, #288]
  4026ec:	add	x1, x0, #0x1
  4026f0:	str	x1, [sp, #288]
  4026f4:	mov	w1, #0x2f                  	// #47
  4026f8:	strb	w1, [x0]
  4026fc:	ldr	x0, [sp, #168]
  402700:	str	x0, [sp, #232]
  402704:	b	402764 <__fxstatat@plt+0x1254>
  402708:	ldr	x0, [sp, #232]
  40270c:	add	x0, x0, #0x1
  402710:	ldr	x1, [sp, #296]
  402714:	add	x0, x1, x0
  402718:	ldr	x1, [sp, #288]
  40271c:	cmp	x1, x0
  402720:	b.ls	402764 <__fxstatat@plt+0x1254>  // b.plast
  402724:	ldr	x0, [sp, #288]
  402728:	sub	x0, x0, #0x1
  40272c:	str	x0, [sp, #288]
  402730:	b	402740 <__fxstatat@plt+0x1230>
  402734:	ldr	x0, [sp, #288]
  402738:	sub	x0, x0, #0x1
  40273c:	str	x0, [sp, #288]
  402740:	ldr	x1, [sp, #288]
  402744:	ldr	x0, [sp, #296]
  402748:	cmp	x1, x0
  40274c:	b.ls	402764 <__fxstatat@plt+0x1254>  // b.plast
  402750:	ldr	x0, [sp, #288]
  402754:	sub	x0, x0, #0x1
  402758:	ldrb	w0, [x0]
  40275c:	cmp	w0, #0x2f
  402760:	b.ne	402734 <__fxstatat@plt+0x1224>  // b.any
  402764:	ldr	x0, [sp, #192]
  402768:	bl	401420 <free@plt>
  40276c:	b	4027c4 <__fxstatat@plt+0x12b4>
  402770:	ldr	w0, [sp, #48]
  402774:	and	w0, w0, #0xf000
  402778:	cmp	w0, #0x4, lsl #12
  40277c:	b.eq	4027c4 <__fxstatat@plt+0x12b4>  // b.none
  402780:	ldr	x0, [sp, #264]
  402784:	ldrb	w0, [x0]
  402788:	cmp	w0, #0x0
  40278c:	b.eq	4027c4 <__fxstatat@plt+0x12b4>  // b.none
  402790:	ldr	w0, [sp, #20]
  402794:	cmp	w0, #0x2
  402798:	b.eq	4027c4 <__fxstatat@plt+0x12b4>  // b.none
  40279c:	mov	w0, #0x14                  	// #20
  4027a0:	str	w0, [sp, #244]
  4027a4:	b	40288c <__fxstatat@plt+0x137c>
  4027a8:	nop
  4027ac:	b	4027c4 <__fxstatat@plt+0x12b4>
  4027b0:	nop
  4027b4:	b	4027c4 <__fxstatat@plt+0x12b4>
  4027b8:	nop
  4027bc:	b	4027c4 <__fxstatat@plt+0x12b4>
  4027c0:	nop
  4027c4:	ldr	x0, [sp, #264]
  4027c8:	str	x0, [sp, #272]
  4027cc:	ldr	x0, [sp, #272]
  4027d0:	ldrb	w0, [x0]
  4027d4:	cmp	w0, #0x0
  4027d8:	b.ne	402238 <__fxstatat@plt+0xd28>  // b.any
  4027dc:	b	4027e4 <__fxstatat@plt+0x12d4>
  4027e0:	nop
  4027e4:	ldr	x0, [sp, #232]
  4027e8:	add	x0, x0, #0x1
  4027ec:	ldr	x1, [sp, #296]
  4027f0:	add	x0, x1, x0
  4027f4:	ldr	x1, [sp, #288]
  4027f8:	cmp	x1, x0
  4027fc:	b.ls	402820 <__fxstatat@plt+0x1310>  // b.plast
  402800:	ldr	x0, [sp, #288]
  402804:	sub	x0, x0, #0x1
  402808:	ldrb	w0, [x0]
  40280c:	cmp	w0, #0x2f
  402810:	b.ne	402820 <__fxstatat@plt+0x1310>  // b.any
  402814:	ldr	x0, [sp, #288]
  402818:	sub	x0, x0, #0x1
  40281c:	str	x0, [sp, #288]
  402820:	ldr	x0, [sp, #288]
  402824:	strb	wzr, [x0]
  402828:	ldr	x0, [sp, #288]
  40282c:	add	x0, x0, #0x1
  402830:	ldr	x1, [sp, #256]
  402834:	cmp	x1, x0
  402838:	b.eq	40285c <__fxstatat@plt+0x134c>  // b.none
  40283c:	ldr	x1, [sp, #288]
  402840:	ldr	x0, [sp, #296]
  402844:	sub	x0, x1, x0
  402848:	add	x0, x0, #0x1
  40284c:	mov	x1, x0
  402850:	ldr	x0, [sp, #296]
  402854:	bl	4075cc <__fxstatat@plt+0x60bc>
  402858:	str	x0, [sp, #296]
  40285c:	ldr	x0, [sp, #280]
  402860:	bl	401420 <free@plt>
  402864:	ldr	x0, [sp, #160]
  402868:	cmp	x0, #0x0
  40286c:	b.eq	402878 <__fxstatat@plt+0x1368>  // b.none
  402870:	ldr	x0, [sp, #160]
  402874:	bl	403830 <__fxstatat@plt+0x2320>
  402878:	ldr	x0, [sp, #296]
  40287c:	b	4028c4 <__fxstatat@plt+0x13b4>
  402880:	nop
  402884:	b	40288c <__fxstatat@plt+0x137c>
  402888:	nop
  40288c:	ldr	x0, [sp, #280]
  402890:	bl	401420 <free@plt>
  402894:	ldr	x0, [sp, #296]
  402898:	bl	401420 <free@plt>
  40289c:	ldr	x0, [sp, #160]
  4028a0:	cmp	x0, #0x0
  4028a4:	b.eq	4028b0 <__fxstatat@plt+0x13a0>  // b.none
  4028a8:	ldr	x0, [sp, #160]
  4028ac:	bl	403830 <__fxstatat@plt+0x2320>
  4028b0:	bl	4014c0 <__errno_location@plt>
  4028b4:	mov	x1, x0
  4028b8:	ldr	w0, [sp, #244]
  4028bc:	str	w0, [x1]
  4028c0:	mov	x0, #0x0                   	// #0
  4028c4:	ldp	x29, x30, [sp], #304
  4028c8:	ret
  4028cc:	sub	sp, sp, #0x10
  4028d0:	str	x0, [sp, #8]
  4028d4:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4028d8:	add	x0, x0, #0x238
  4028dc:	ldr	x1, [sp, #8]
  4028e0:	str	x1, [x0]
  4028e4:	nop
  4028e8:	add	sp, sp, #0x10
  4028ec:	ret
  4028f0:	sub	sp, sp, #0x10
  4028f4:	strb	w0, [sp, #15]
  4028f8:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4028fc:	add	x0, x0, #0x240
  402900:	ldrb	w1, [sp, #15]
  402904:	strb	w1, [x0]
  402908:	nop
  40290c:	add	sp, sp, #0x10
  402910:	ret
  402914:	stp	x29, x30, [sp, #-48]!
  402918:	mov	x29, sp
  40291c:	str	x19, [sp, #16]
  402920:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  402924:	add	x0, x0, #0x220
  402928:	ldr	x0, [x0]
  40292c:	bl	407b34 <__fxstatat@plt+0x6624>
  402930:	cmp	w0, #0x0
  402934:	b.eq	4029ec <__fxstatat@plt+0x14dc>  // b.none
  402938:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  40293c:	add	x0, x0, #0x240
  402940:	ldrb	w0, [x0]
  402944:	eor	w0, w0, #0x1
  402948:	and	w0, w0, #0xff
  40294c:	cmp	w0, #0x0
  402950:	b.ne	402964 <__fxstatat@plt+0x1454>  // b.any
  402954:	bl	4014c0 <__errno_location@plt>
  402958:	ldr	w0, [x0]
  40295c:	cmp	w0, #0x20
  402960:	b.eq	4029ec <__fxstatat@plt+0x14dc>  // b.none
  402964:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  402968:	add	x0, x0, #0xf90
  40296c:	bl	4014e0 <gettext@plt>
  402970:	str	x0, [sp, #40]
  402974:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  402978:	add	x0, x0, #0x238
  40297c:	ldr	x0, [x0]
  402980:	cmp	x0, #0x0
  402984:	b.eq	4029c0 <__fxstatat@plt+0x14b0>  // b.none
  402988:	bl	4014c0 <__errno_location@plt>
  40298c:	ldr	w19, [x0]
  402990:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  402994:	add	x0, x0, #0x238
  402998:	ldr	x0, [x0]
  40299c:	bl	4066c0 <__fxstatat@plt+0x51b0>
  4029a0:	ldr	x4, [sp, #40]
  4029a4:	mov	x3, x0
  4029a8:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4029ac:	add	x2, x0, #0xfa0
  4029b0:	mov	w1, w19
  4029b4:	mov	w0, #0x0                   	// #0
  4029b8:	bl	401270 <error@plt>
  4029bc:	b	4029dc <__fxstatat@plt+0x14cc>
  4029c0:	bl	4014c0 <__errno_location@plt>
  4029c4:	ldr	w1, [x0]
  4029c8:	ldr	x3, [sp, #40]
  4029cc:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4029d0:	add	x2, x0, #0xfa8
  4029d4:	mov	w0, #0x0                   	// #0
  4029d8:	bl	401270 <error@plt>
  4029dc:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4029e0:	add	x0, x0, #0x1a8
  4029e4:	ldr	w0, [x0]
  4029e8:	bl	401230 <_exit@plt>
  4029ec:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4029f0:	add	x0, x0, #0x210
  4029f4:	ldr	x0, [x0]
  4029f8:	bl	407b34 <__fxstatat@plt+0x6624>
  4029fc:	cmp	w0, #0x0
  402a00:	b.eq	402a14 <__fxstatat@plt+0x1504>  // b.none
  402a04:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  402a08:	add	x0, x0, #0x1a8
  402a0c:	ldr	w0, [x0]
  402a10:	bl	401230 <_exit@plt>
  402a14:	nop
  402a18:	ldr	x19, [sp, #16]
  402a1c:	ldp	x29, x30, [sp], #48
  402a20:	ret
  402a24:	stp	x29, x30, [sp, #-64]!
  402a28:	mov	x29, sp
  402a2c:	str	x0, [sp, #40]
  402a30:	str	x1, [sp, #32]
  402a34:	str	x2, [sp, #24]
  402a38:	ldr	x0, [sp, #40]
  402a3c:	cmp	x0, #0x0
  402a40:	b.eq	402ac0 <__fxstatat@plt+0x15b0>  // b.none
  402a44:	mov	x0, #0x18                  	// #24
  402a48:	bl	40758c <__fxstatat@plt+0x607c>
  402a4c:	str	x0, [sp, #56]
  402a50:	ldr	x0, [sp, #32]
  402a54:	bl	407740 <__fxstatat@plt+0x6230>
  402a58:	mov	x1, x0
  402a5c:	ldr	x0, [sp, #56]
  402a60:	str	x1, [x0]
  402a64:	ldr	x0, [sp, #24]
  402a68:	ldr	x1, [x0, #8]
  402a6c:	ldr	x0, [sp, #56]
  402a70:	str	x1, [x0, #8]
  402a74:	ldr	x0, [sp, #24]
  402a78:	ldr	x1, [x0]
  402a7c:	ldr	x0, [sp, #56]
  402a80:	str	x1, [x0, #16]
  402a84:	ldr	x1, [sp, #56]
  402a88:	ldr	x0, [sp, #40]
  402a8c:	bl	404210 <__fxstatat@plt+0x2d00>
  402a90:	str	x0, [sp, #48]
  402a94:	ldr	x0, [sp, #48]
  402a98:	cmp	x0, #0x0
  402a9c:	b.ne	402aa4 <__fxstatat@plt+0x1594>  // b.any
  402aa0:	bl	40776c <__fxstatat@plt+0x625c>
  402aa4:	ldr	x1, [sp, #48]
  402aa8:	ldr	x0, [sp, #56]
  402aac:	cmp	x1, x0
  402ab0:	b.eq	402ac4 <__fxstatat@plt+0x15b4>  // b.none
  402ab4:	ldr	x0, [sp, #56]
  402ab8:	bl	4045d4 <__fxstatat@plt+0x30c4>
  402abc:	b	402ac4 <__fxstatat@plt+0x15b4>
  402ac0:	nop
  402ac4:	ldp	x29, x30, [sp], #64
  402ac8:	ret
  402acc:	stp	x29, x30, [sp, #-80]!
  402ad0:	mov	x29, sp
  402ad4:	str	x0, [sp, #40]
  402ad8:	str	x1, [sp, #32]
  402adc:	str	x2, [sp, #24]
  402ae0:	ldr	x0, [sp, #40]
  402ae4:	cmp	x0, #0x0
  402ae8:	b.ne	402af4 <__fxstatat@plt+0x15e4>  // b.any
  402aec:	mov	w0, #0x0                   	// #0
  402af0:	b	402b30 <__fxstatat@plt+0x1620>
  402af4:	ldr	x0, [sp, #32]
  402af8:	str	x0, [sp, #56]
  402afc:	ldr	x0, [sp, #24]
  402b00:	ldr	x0, [x0, #8]
  402b04:	str	x0, [sp, #64]
  402b08:	ldr	x0, [sp, #24]
  402b0c:	ldr	x0, [x0]
  402b10:	str	x0, [sp, #72]
  402b14:	add	x0, sp, #0x38
  402b18:	mov	x1, x0
  402b1c:	ldr	x0, [sp, #40]
  402b20:	bl	402e1c <__fxstatat@plt+0x190c>
  402b24:	cmp	x0, #0x0
  402b28:	cset	w0, ne  // ne = any
  402b2c:	and	w0, w0, #0xff
  402b30:	ldp	x29, x30, [sp], #80
  402b34:	ret
  402b38:	sub	sp, sp, #0x10
  402b3c:	str	x0, [sp, #8]
  402b40:	ldr	x0, [sp, #8]
  402b44:	ldr	x0, [x0, #16]
  402b48:	add	sp, sp, #0x10
  402b4c:	ret
  402b50:	sub	sp, sp, #0x10
  402b54:	str	x0, [sp, #8]
  402b58:	ldr	x0, [sp, #8]
  402b5c:	ldr	x0, [x0, #24]
  402b60:	add	sp, sp, #0x10
  402b64:	ret
  402b68:	sub	sp, sp, #0x10
  402b6c:	str	x0, [sp, #8]
  402b70:	ldr	x0, [sp, #8]
  402b74:	ldr	x0, [x0, #32]
  402b78:	add	sp, sp, #0x10
  402b7c:	ret
  402b80:	sub	sp, sp, #0x30
  402b84:	str	x0, [sp, #8]
  402b88:	str	xzr, [sp, #32]
  402b8c:	ldr	x0, [sp, #8]
  402b90:	ldr	x0, [x0]
  402b94:	str	x0, [sp, #40]
  402b98:	b	402c08 <__fxstatat@plt+0x16f8>
  402b9c:	ldr	x0, [sp, #40]
  402ba0:	ldr	x0, [x0]
  402ba4:	cmp	x0, #0x0
  402ba8:	b.eq	402bfc <__fxstatat@plt+0x16ec>  // b.none
  402bac:	ldr	x0, [sp, #40]
  402bb0:	str	x0, [sp, #24]
  402bb4:	mov	x0, #0x1                   	// #1
  402bb8:	str	x0, [sp, #16]
  402bbc:	b	402bcc <__fxstatat@plt+0x16bc>
  402bc0:	ldr	x0, [sp, #16]
  402bc4:	add	x0, x0, #0x1
  402bc8:	str	x0, [sp, #16]
  402bcc:	ldr	x0, [sp, #24]
  402bd0:	ldr	x0, [x0, #8]
  402bd4:	str	x0, [sp, #24]
  402bd8:	ldr	x0, [sp, #24]
  402bdc:	cmp	x0, #0x0
  402be0:	b.ne	402bc0 <__fxstatat@plt+0x16b0>  // b.any
  402be4:	ldr	x1, [sp, #16]
  402be8:	ldr	x0, [sp, #32]
  402bec:	cmp	x1, x0
  402bf0:	b.ls	402bfc <__fxstatat@plt+0x16ec>  // b.plast
  402bf4:	ldr	x0, [sp, #16]
  402bf8:	str	x0, [sp, #32]
  402bfc:	ldr	x0, [sp, #40]
  402c00:	add	x0, x0, #0x10
  402c04:	str	x0, [sp, #40]
  402c08:	ldr	x0, [sp, #8]
  402c0c:	ldr	x0, [x0, #8]
  402c10:	ldr	x1, [sp, #40]
  402c14:	cmp	x1, x0
  402c18:	b.cc	402b9c <__fxstatat@plt+0x168c>  // b.lo, b.ul, b.last
  402c1c:	ldr	x0, [sp, #32]
  402c20:	add	sp, sp, #0x30
  402c24:	ret
  402c28:	sub	sp, sp, #0x30
  402c2c:	str	x0, [sp, #8]
  402c30:	str	xzr, [sp, #32]
  402c34:	str	xzr, [sp, #24]
  402c38:	ldr	x0, [sp, #8]
  402c3c:	ldr	x0, [x0]
  402c40:	str	x0, [sp, #40]
  402c44:	b	402cac <__fxstatat@plt+0x179c>
  402c48:	ldr	x0, [sp, #40]
  402c4c:	ldr	x0, [x0]
  402c50:	cmp	x0, #0x0
  402c54:	b.eq	402ca0 <__fxstatat@plt+0x1790>  // b.none
  402c58:	ldr	x0, [sp, #40]
  402c5c:	str	x0, [sp, #16]
  402c60:	ldr	x0, [sp, #32]
  402c64:	add	x0, x0, #0x1
  402c68:	str	x0, [sp, #32]
  402c6c:	ldr	x0, [sp, #24]
  402c70:	add	x0, x0, #0x1
  402c74:	str	x0, [sp, #24]
  402c78:	b	402c88 <__fxstatat@plt+0x1778>
  402c7c:	ldr	x0, [sp, #24]
  402c80:	add	x0, x0, #0x1
  402c84:	str	x0, [sp, #24]
  402c88:	ldr	x0, [sp, #16]
  402c8c:	ldr	x0, [x0, #8]
  402c90:	str	x0, [sp, #16]
  402c94:	ldr	x0, [sp, #16]
  402c98:	cmp	x0, #0x0
  402c9c:	b.ne	402c7c <__fxstatat@plt+0x176c>  // b.any
  402ca0:	ldr	x0, [sp, #40]
  402ca4:	add	x0, x0, #0x10
  402ca8:	str	x0, [sp, #40]
  402cac:	ldr	x0, [sp, #8]
  402cb0:	ldr	x0, [x0, #8]
  402cb4:	ldr	x1, [sp, #40]
  402cb8:	cmp	x1, x0
  402cbc:	b.cc	402c48 <__fxstatat@plt+0x1738>  // b.lo, b.ul, b.last
  402cc0:	ldr	x0, [sp, #8]
  402cc4:	ldr	x0, [x0, #24]
  402cc8:	ldr	x1, [sp, #32]
  402ccc:	cmp	x1, x0
  402cd0:	b.ne	402cf0 <__fxstatat@plt+0x17e0>  // b.any
  402cd4:	ldr	x0, [sp, #8]
  402cd8:	ldr	x0, [x0, #32]
  402cdc:	ldr	x1, [sp, #24]
  402ce0:	cmp	x1, x0
  402ce4:	b.ne	402cf0 <__fxstatat@plt+0x17e0>  // b.any
  402ce8:	mov	w0, #0x1                   	// #1
  402cec:	b	402cf4 <__fxstatat@plt+0x17e4>
  402cf0:	mov	w0, #0x0                   	// #0
  402cf4:	add	sp, sp, #0x30
  402cf8:	ret
  402cfc:	stp	x29, x30, [sp, #-64]!
  402d00:	mov	x29, sp
  402d04:	str	x0, [sp, #24]
  402d08:	str	x1, [sp, #16]
  402d0c:	ldr	x0, [sp, #24]
  402d10:	bl	402b68 <__fxstatat@plt+0x1658>
  402d14:	str	x0, [sp, #56]
  402d18:	ldr	x0, [sp, #24]
  402d1c:	bl	402b38 <__fxstatat@plt+0x1628>
  402d20:	str	x0, [sp, #48]
  402d24:	ldr	x0, [sp, #24]
  402d28:	bl	402b50 <__fxstatat@plt+0x1640>
  402d2c:	str	x0, [sp, #40]
  402d30:	ldr	x0, [sp, #24]
  402d34:	bl	402b80 <__fxstatat@plt+0x1670>
  402d38:	str	x0, [sp, #32]
  402d3c:	ldr	x2, [sp, #56]
  402d40:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  402d44:	add	x1, x0, #0xfc8
  402d48:	ldr	x0, [sp, #16]
  402d4c:	bl	4014f0 <fprintf@plt>
  402d50:	ldr	x2, [sp, #48]
  402d54:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  402d58:	add	x1, x0, #0xfe0
  402d5c:	ldr	x0, [sp, #16]
  402d60:	bl	4014f0 <fprintf@plt>
  402d64:	ldr	d0, [sp, #40]
  402d68:	ucvtf	d0, d0
  402d6c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  402d70:	fmov	d1, x0
  402d74:	fmul	d1, d0, d1
  402d78:	ldr	d0, [sp, #48]
  402d7c:	ucvtf	d0, d0
  402d80:	fdiv	d0, d1, d0
  402d84:	ldr	x2, [sp, #40]
  402d88:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  402d8c:	add	x1, x0, #0xff8
  402d90:	ldr	x0, [sp, #16]
  402d94:	bl	4014f0 <fprintf@plt>
  402d98:	ldr	x2, [sp, #32]
  402d9c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  402da0:	add	x1, x0, #0x20
  402da4:	ldr	x0, [sp, #16]
  402da8:	bl	4014f0 <fprintf@plt>
  402dac:	nop
  402db0:	ldp	x29, x30, [sp], #64
  402db4:	ret
  402db8:	stp	x29, x30, [sp, #-48]!
  402dbc:	mov	x29, sp
  402dc0:	str	x0, [sp, #24]
  402dc4:	str	x1, [sp, #16]
  402dc8:	ldr	x0, [sp, #24]
  402dcc:	ldr	x2, [x0, #48]
  402dd0:	ldr	x0, [sp, #24]
  402dd4:	ldr	x0, [x0, #16]
  402dd8:	mov	x1, x0
  402ddc:	ldr	x0, [sp, #16]
  402de0:	blr	x2
  402de4:	str	x0, [sp, #40]
  402de8:	ldr	x0, [sp, #24]
  402dec:	ldr	x0, [x0, #16]
  402df0:	ldr	x1, [sp, #40]
  402df4:	cmp	x1, x0
  402df8:	b.cc	402e00 <__fxstatat@plt+0x18f0>  // b.lo, b.ul, b.last
  402dfc:	bl	4013a0 <abort@plt>
  402e00:	ldr	x0, [sp, #24]
  402e04:	ldr	x1, [x0]
  402e08:	ldr	x0, [sp, #40]
  402e0c:	lsl	x0, x0, #4
  402e10:	add	x0, x1, x0
  402e14:	ldp	x29, x30, [sp], #48
  402e18:	ret
  402e1c:	stp	x29, x30, [sp, #-48]!
  402e20:	mov	x29, sp
  402e24:	str	x0, [sp, #24]
  402e28:	str	x1, [sp, #16]
  402e2c:	ldr	x1, [sp, #16]
  402e30:	ldr	x0, [sp, #24]
  402e34:	bl	402db8 <__fxstatat@plt+0x18a8>
  402e38:	str	x0, [sp, #32]
  402e3c:	ldr	x0, [sp, #32]
  402e40:	ldr	x0, [x0]
  402e44:	cmp	x0, #0x0
  402e48:	b.ne	402e54 <__fxstatat@plt+0x1944>  // b.any
  402e4c:	mov	x0, #0x0                   	// #0
  402e50:	b	402ec4 <__fxstatat@plt+0x19b4>
  402e54:	ldr	x0, [sp, #32]
  402e58:	str	x0, [sp, #40]
  402e5c:	b	402eb4 <__fxstatat@plt+0x19a4>
  402e60:	ldr	x0, [sp, #40]
  402e64:	ldr	x0, [x0]
  402e68:	ldr	x1, [sp, #16]
  402e6c:	cmp	x1, x0
  402e70:	b.eq	402e9c <__fxstatat@plt+0x198c>  // b.none
  402e74:	ldr	x0, [sp, #24]
  402e78:	ldr	x2, [x0, #56]
  402e7c:	ldr	x0, [sp, #40]
  402e80:	ldr	x0, [x0]
  402e84:	mov	x1, x0
  402e88:	ldr	x0, [sp, #16]
  402e8c:	blr	x2
  402e90:	and	w0, w0, #0xff
  402e94:	cmp	w0, #0x0
  402e98:	b.eq	402ea8 <__fxstatat@plt+0x1998>  // b.none
  402e9c:	ldr	x0, [sp, #40]
  402ea0:	ldr	x0, [x0]
  402ea4:	b	402ec4 <__fxstatat@plt+0x19b4>
  402ea8:	ldr	x0, [sp, #40]
  402eac:	ldr	x0, [x0, #8]
  402eb0:	str	x0, [sp, #40]
  402eb4:	ldr	x0, [sp, #40]
  402eb8:	cmp	x0, #0x0
  402ebc:	b.ne	402e60 <__fxstatat@plt+0x1950>  // b.any
  402ec0:	mov	x0, #0x0                   	// #0
  402ec4:	ldp	x29, x30, [sp], #48
  402ec8:	ret
  402ecc:	stp	x29, x30, [sp, #-48]!
  402ed0:	mov	x29, sp
  402ed4:	str	x0, [sp, #24]
  402ed8:	ldr	x0, [sp, #24]
  402edc:	ldr	x0, [x0, #32]
  402ee0:	cmp	x0, #0x0
  402ee4:	b.ne	402ef0 <__fxstatat@plt+0x19e0>  // b.any
  402ee8:	mov	x0, #0x0                   	// #0
  402eec:	b	402f40 <__fxstatat@plt+0x1a30>
  402ef0:	ldr	x0, [sp, #24]
  402ef4:	ldr	x0, [x0]
  402ef8:	str	x0, [sp, #40]
  402efc:	ldr	x0, [sp, #24]
  402f00:	ldr	x0, [x0, #8]
  402f04:	ldr	x1, [sp, #40]
  402f08:	cmp	x1, x0
  402f0c:	b.cc	402f14 <__fxstatat@plt+0x1a04>  // b.lo, b.ul, b.last
  402f10:	bl	4013a0 <abort@plt>
  402f14:	ldr	x0, [sp, #40]
  402f18:	ldr	x0, [x0]
  402f1c:	cmp	x0, #0x0
  402f20:	b.eq	402f30 <__fxstatat@plt+0x1a20>  // b.none
  402f24:	ldr	x0, [sp, #40]
  402f28:	ldr	x0, [x0]
  402f2c:	b	402f40 <__fxstatat@plt+0x1a30>
  402f30:	ldr	x0, [sp, #40]
  402f34:	add	x0, x0, #0x10
  402f38:	str	x0, [sp, #40]
  402f3c:	b	402efc <__fxstatat@plt+0x19ec>
  402f40:	ldp	x29, x30, [sp], #48
  402f44:	ret
  402f48:	stp	x29, x30, [sp, #-48]!
  402f4c:	mov	x29, sp
  402f50:	str	x0, [sp, #24]
  402f54:	str	x1, [sp, #16]
  402f58:	ldr	x1, [sp, #16]
  402f5c:	ldr	x0, [sp, #24]
  402f60:	bl	402db8 <__fxstatat@plt+0x18a8>
  402f64:	str	x0, [sp, #40]
  402f68:	ldr	x0, [sp, #40]
  402f6c:	str	x0, [sp, #32]
  402f70:	ldr	x0, [sp, #32]
  402f74:	ldr	x0, [x0]
  402f78:	ldr	x1, [sp, #16]
  402f7c:	cmp	x1, x0
  402f80:	b.ne	402fa4 <__fxstatat@plt+0x1a94>  // b.any
  402f84:	ldr	x0, [sp, #32]
  402f88:	ldr	x0, [x0, #8]
  402f8c:	cmp	x0, #0x0
  402f90:	b.eq	402fa4 <__fxstatat@plt+0x1a94>  // b.none
  402f94:	ldr	x0, [sp, #32]
  402f98:	ldr	x0, [x0, #8]
  402f9c:	ldr	x0, [x0]
  402fa0:	b	403000 <__fxstatat@plt+0x1af0>
  402fa4:	ldr	x0, [sp, #32]
  402fa8:	ldr	x0, [x0, #8]
  402fac:	str	x0, [sp, #32]
  402fb0:	ldr	x0, [sp, #32]
  402fb4:	cmp	x0, #0x0
  402fb8:	b.ne	402f70 <__fxstatat@plt+0x1a60>  // b.any
  402fbc:	b	402fdc <__fxstatat@plt+0x1acc>
  402fc0:	ldr	x0, [sp, #40]
  402fc4:	ldr	x0, [x0]
  402fc8:	cmp	x0, #0x0
  402fcc:	b.eq	402fdc <__fxstatat@plt+0x1acc>  // b.none
  402fd0:	ldr	x0, [sp, #40]
  402fd4:	ldr	x0, [x0]
  402fd8:	b	403000 <__fxstatat@plt+0x1af0>
  402fdc:	ldr	x0, [sp, #40]
  402fe0:	add	x0, x0, #0x10
  402fe4:	str	x0, [sp, #40]
  402fe8:	ldr	x0, [sp, #24]
  402fec:	ldr	x0, [x0, #8]
  402ff0:	ldr	x1, [sp, #40]
  402ff4:	cmp	x1, x0
  402ff8:	b.cc	402fc0 <__fxstatat@plt+0x1ab0>  // b.lo, b.ul, b.last
  402ffc:	mov	x0, #0x0                   	// #0
  403000:	ldp	x29, x30, [sp], #48
  403004:	ret
  403008:	sub	sp, sp, #0x40
  40300c:	str	x0, [sp, #24]
  403010:	str	x1, [sp, #16]
  403014:	str	x2, [sp, #8]
  403018:	str	xzr, [sp, #56]
  40301c:	ldr	x0, [sp, #24]
  403020:	ldr	x0, [x0]
  403024:	str	x0, [sp, #48]
  403028:	b	4030a8 <__fxstatat@plt+0x1b98>
  40302c:	ldr	x0, [sp, #48]
  403030:	ldr	x0, [x0]
  403034:	cmp	x0, #0x0
  403038:	b.eq	40309c <__fxstatat@plt+0x1b8c>  // b.none
  40303c:	ldr	x0, [sp, #48]
  403040:	str	x0, [sp, #40]
  403044:	b	403090 <__fxstatat@plt+0x1b80>
  403048:	ldr	x1, [sp, #56]
  40304c:	ldr	x0, [sp, #8]
  403050:	cmp	x1, x0
  403054:	b.cc	403060 <__fxstatat@plt+0x1b50>  // b.lo, b.ul, b.last
  403058:	ldr	x0, [sp, #56]
  40305c:	b	4030c0 <__fxstatat@plt+0x1bb0>
  403060:	ldr	x0, [sp, #56]
  403064:	add	x1, x0, #0x1
  403068:	str	x1, [sp, #56]
  40306c:	lsl	x0, x0, #3
  403070:	ldr	x1, [sp, #16]
  403074:	add	x0, x1, x0
  403078:	ldr	x1, [sp, #40]
  40307c:	ldr	x1, [x1]
  403080:	str	x1, [x0]
  403084:	ldr	x0, [sp, #40]
  403088:	ldr	x0, [x0, #8]
  40308c:	str	x0, [sp, #40]
  403090:	ldr	x0, [sp, #40]
  403094:	cmp	x0, #0x0
  403098:	b.ne	403048 <__fxstatat@plt+0x1b38>  // b.any
  40309c:	ldr	x0, [sp, #48]
  4030a0:	add	x0, x0, #0x10
  4030a4:	str	x0, [sp, #48]
  4030a8:	ldr	x0, [sp, #24]
  4030ac:	ldr	x0, [x0, #8]
  4030b0:	ldr	x1, [sp, #48]
  4030b4:	cmp	x1, x0
  4030b8:	b.cc	40302c <__fxstatat@plt+0x1b1c>  // b.lo, b.ul, b.last
  4030bc:	ldr	x0, [sp, #56]
  4030c0:	add	sp, sp, #0x40
  4030c4:	ret
  4030c8:	stp	x29, x30, [sp, #-80]!
  4030cc:	mov	x29, sp
  4030d0:	str	x0, [sp, #40]
  4030d4:	str	x1, [sp, #32]
  4030d8:	str	x2, [sp, #24]
  4030dc:	str	xzr, [sp, #72]
  4030e0:	ldr	x0, [sp, #40]
  4030e4:	ldr	x0, [x0]
  4030e8:	str	x0, [sp, #64]
  4030ec:	b	40316c <__fxstatat@plt+0x1c5c>
  4030f0:	ldr	x0, [sp, #64]
  4030f4:	ldr	x0, [x0]
  4030f8:	cmp	x0, #0x0
  4030fc:	b.eq	403160 <__fxstatat@plt+0x1c50>  // b.none
  403100:	ldr	x0, [sp, #64]
  403104:	str	x0, [sp, #56]
  403108:	b	403154 <__fxstatat@plt+0x1c44>
  40310c:	ldr	x0, [sp, #56]
  403110:	ldr	x0, [x0]
  403114:	ldr	x2, [sp, #32]
  403118:	ldr	x1, [sp, #24]
  40311c:	blr	x2
  403120:	and	w0, w0, #0xff
  403124:	eor	w0, w0, #0x1
  403128:	and	w0, w0, #0xff
  40312c:	cmp	w0, #0x0
  403130:	b.eq	40313c <__fxstatat@plt+0x1c2c>  // b.none
  403134:	ldr	x0, [sp, #72]
  403138:	b	403184 <__fxstatat@plt+0x1c74>
  40313c:	ldr	x0, [sp, #72]
  403140:	add	x0, x0, #0x1
  403144:	str	x0, [sp, #72]
  403148:	ldr	x0, [sp, #56]
  40314c:	ldr	x0, [x0, #8]
  403150:	str	x0, [sp, #56]
  403154:	ldr	x0, [sp, #56]
  403158:	cmp	x0, #0x0
  40315c:	b.ne	40310c <__fxstatat@plt+0x1bfc>  // b.any
  403160:	ldr	x0, [sp, #64]
  403164:	add	x0, x0, #0x10
  403168:	str	x0, [sp, #64]
  40316c:	ldr	x0, [sp, #40]
  403170:	ldr	x0, [x0, #8]
  403174:	ldr	x1, [sp, #64]
  403178:	cmp	x1, x0
  40317c:	b.cc	4030f0 <__fxstatat@plt+0x1be0>  // b.lo, b.ul, b.last
  403180:	ldr	x0, [sp, #72]
  403184:	ldp	x29, x30, [sp], #80
  403188:	ret
  40318c:	sub	sp, sp, #0x20
  403190:	str	x0, [sp, #8]
  403194:	str	x1, [sp]
  403198:	str	xzr, [sp, #24]
  40319c:	b	4031dc <__fxstatat@plt+0x1ccc>
  4031a0:	ldr	x1, [sp, #24]
  4031a4:	mov	x0, x1
  4031a8:	lsl	x0, x0, #5
  4031ac:	sub	x1, x0, x1
  4031b0:	ldrb	w0, [sp, #23]
  4031b4:	add	x0, x1, x0
  4031b8:	ldr	x1, [sp]
  4031bc:	udiv	x2, x0, x1
  4031c0:	ldr	x1, [sp]
  4031c4:	mul	x1, x2, x1
  4031c8:	sub	x0, x0, x1
  4031cc:	str	x0, [sp, #24]
  4031d0:	ldr	x0, [sp, #8]
  4031d4:	add	x0, x0, #0x1
  4031d8:	str	x0, [sp, #8]
  4031dc:	ldr	x0, [sp, #8]
  4031e0:	ldrb	w0, [x0]
  4031e4:	strb	w0, [sp, #23]
  4031e8:	ldrb	w0, [sp, #23]
  4031ec:	cmp	w0, #0x0
  4031f0:	b.ne	4031a0 <__fxstatat@plt+0x1c90>  // b.any
  4031f4:	ldr	x0, [sp, #24]
  4031f8:	add	sp, sp, #0x20
  4031fc:	ret
  403200:	sub	sp, sp, #0x20
  403204:	str	x0, [sp, #8]
  403208:	mov	x0, #0x3                   	// #3
  40320c:	str	x0, [sp, #24]
  403210:	ldr	x0, [sp, #24]
  403214:	mul	x0, x0, x0
  403218:	str	x0, [sp, #16]
  40321c:	b	40324c <__fxstatat@plt+0x1d3c>
  403220:	ldr	x0, [sp, #24]
  403224:	add	x0, x0, #0x1
  403228:	str	x0, [sp, #24]
  40322c:	ldr	x0, [sp, #24]
  403230:	lsl	x0, x0, #2
  403234:	ldr	x1, [sp, #16]
  403238:	add	x0, x1, x0
  40323c:	str	x0, [sp, #16]
  403240:	ldr	x0, [sp, #24]
  403244:	add	x0, x0, #0x1
  403248:	str	x0, [sp, #24]
  40324c:	ldr	x1, [sp, #16]
  403250:	ldr	x0, [sp, #8]
  403254:	cmp	x1, x0
  403258:	b.cs	40327c <__fxstatat@plt+0x1d6c>  // b.hs, b.nlast
  40325c:	ldr	x0, [sp, #8]
  403260:	ldr	x1, [sp, #24]
  403264:	udiv	x2, x0, x1
  403268:	ldr	x1, [sp, #24]
  40326c:	mul	x1, x2, x1
  403270:	sub	x0, x0, x1
  403274:	cmp	x0, #0x0
  403278:	b.ne	403220 <__fxstatat@plt+0x1d10>  // b.any
  40327c:	ldr	x0, [sp, #8]
  403280:	ldr	x1, [sp, #24]
  403284:	udiv	x2, x0, x1
  403288:	ldr	x1, [sp, #24]
  40328c:	mul	x1, x2, x1
  403290:	sub	x0, x0, x1
  403294:	cmp	x0, #0x0
  403298:	cset	w0, ne  // ne = any
  40329c:	and	w0, w0, #0xff
  4032a0:	add	sp, sp, #0x20
  4032a4:	ret
  4032a8:	stp	x29, x30, [sp, #-32]!
  4032ac:	mov	x29, sp
  4032b0:	str	x0, [sp, #24]
  4032b4:	ldr	x0, [sp, #24]
  4032b8:	cmp	x0, #0x9
  4032bc:	b.hi	4032c8 <__fxstatat@plt+0x1db8>  // b.pmore
  4032c0:	mov	x0, #0xa                   	// #10
  4032c4:	str	x0, [sp, #24]
  4032c8:	ldr	x0, [sp, #24]
  4032cc:	orr	x0, x0, #0x1
  4032d0:	str	x0, [sp, #24]
  4032d4:	b	4032e4 <__fxstatat@plt+0x1dd4>
  4032d8:	ldr	x0, [sp, #24]
  4032dc:	add	x0, x0, #0x2
  4032e0:	str	x0, [sp, #24]
  4032e4:	ldr	x0, [sp, #24]
  4032e8:	cmn	x0, #0x1
  4032ec:	b.eq	40330c <__fxstatat@plt+0x1dfc>  // b.none
  4032f0:	ldr	x0, [sp, #24]
  4032f4:	bl	403200 <__fxstatat@plt+0x1cf0>
  4032f8:	and	w0, w0, #0xff
  4032fc:	eor	w0, w0, #0x1
  403300:	and	w0, w0, #0xff
  403304:	cmp	w0, #0x0
  403308:	b.ne	4032d8 <__fxstatat@plt+0x1dc8>  // b.any
  40330c:	ldr	x0, [sp, #24]
  403310:	ldp	x29, x30, [sp], #32
  403314:	ret
  403318:	sub	sp, sp, #0x10
  40331c:	str	x0, [sp, #8]
  403320:	ldr	x1, [sp, #8]
  403324:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  403328:	add	x0, x0, #0xfb0
  40332c:	mov	x2, x1
  403330:	mov	x3, x0
  403334:	ldp	x0, x1, [x3]
  403338:	stp	x0, x1, [x2]
  40333c:	ldr	w0, [x3, #16]
  403340:	str	w0, [x2, #16]
  403344:	nop
  403348:	add	sp, sp, #0x10
  40334c:	ret
  403350:	stp	x29, x30, [sp, #-48]!
  403354:	mov	x29, sp
  403358:	str	x0, [sp, #24]
  40335c:	str	x1, [sp, #16]
  403360:	ldr	x0, [sp, #24]
  403364:	mov	w1, #0x3                   	// #3
  403368:	bl	407954 <__fxstatat@plt+0x6444>
  40336c:	str	x0, [sp, #40]
  403370:	ldr	x0, [sp, #40]
  403374:	ldr	x1, [sp, #16]
  403378:	udiv	x2, x0, x1
  40337c:	ldr	x1, [sp, #16]
  403380:	mul	x1, x2, x1
  403384:	sub	x0, x0, x1
  403388:	ldp	x29, x30, [sp], #48
  40338c:	ret
  403390:	sub	sp, sp, #0x10
  403394:	str	x0, [sp, #8]
  403398:	str	x1, [sp]
  40339c:	ldr	x1, [sp, #8]
  4033a0:	ldr	x0, [sp]
  4033a4:	cmp	x1, x0
  4033a8:	cset	w0, eq  // eq = none
  4033ac:	and	w0, w0, #0xff
  4033b0:	add	sp, sp, #0x10
  4033b4:	ret
  4033b8:	sub	sp, sp, #0x20
  4033bc:	str	x0, [sp, #8]
  4033c0:	ldr	x0, [sp, #8]
  4033c4:	ldr	x0, [x0, #40]
  4033c8:	str	x0, [sp, #24]
  4033cc:	ldr	x1, [sp, #24]
  4033d0:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  4033d4:	add	x0, x0, #0xfb0
  4033d8:	cmp	x1, x0
  4033dc:	b.ne	4033e8 <__fxstatat@plt+0x1ed8>  // b.any
  4033e0:	mov	w0, #0x1                   	// #1
  4033e4:	b	4034c4 <__fxstatat@plt+0x1fb4>
  4033e8:	mov	w0, #0xcccd                	// #52429
  4033ec:	movk	w0, #0x3dcc, lsl #16
  4033f0:	fmov	s0, w0
  4033f4:	str	s0, [sp, #20]
  4033f8:	ldr	x0, [sp, #24]
  4033fc:	ldr	s0, [x0, #8]
  403400:	ldr	s1, [sp, #20]
  403404:	fcmpe	s1, s0
  403408:	b.pl	4034b0 <__fxstatat@plt+0x1fa0>  // b.nfrst
  40340c:	ldr	x0, [sp, #24]
  403410:	ldr	s1, [x0, #8]
  403414:	fmov	s2, #1.000000000000000000e+00
  403418:	ldr	s0, [sp, #20]
  40341c:	fsub	s0, s2, s0
  403420:	fcmpe	s1, s0
  403424:	b.pl	4034b0 <__fxstatat@plt+0x1fa0>  // b.nfrst
  403428:	ldr	s1, [sp, #20]
  40342c:	fmov	s0, #1.000000000000000000e+00
  403430:	fadd	s1, s1, s0
  403434:	ldr	x0, [sp, #24]
  403438:	ldr	s0, [x0, #12]
  40343c:	fcmpe	s1, s0
  403440:	b.pl	4034b0 <__fxstatat@plt+0x1fa0>  // b.nfrst
  403444:	ldr	x0, [sp, #24]
  403448:	ldr	s0, [x0]
  40344c:	fcmpe	s0, #0.0
  403450:	b.lt	4034b0 <__fxstatat@plt+0x1fa0>  // b.tstop
  403454:	ldr	x0, [sp, #24]
  403458:	ldr	s1, [x0]
  40345c:	ldr	s0, [sp, #20]
  403460:	fadd	s1, s1, s0
  403464:	ldr	x0, [sp, #24]
  403468:	ldr	s0, [x0, #4]
  40346c:	fcmpe	s1, s0
  403470:	b.pl	4034b0 <__fxstatat@plt+0x1fa0>  // b.nfrst
  403474:	ldr	x0, [sp, #24]
  403478:	ldr	s1, [x0, #4]
  40347c:	fmov	s0, #1.000000000000000000e+00
  403480:	fcmpe	s1, s0
  403484:	b.hi	4034b0 <__fxstatat@plt+0x1fa0>  // b.pmore
  403488:	ldr	x0, [sp, #24]
  40348c:	ldr	s1, [x0]
  403490:	ldr	s0, [sp, #20]
  403494:	fadd	s1, s1, s0
  403498:	ldr	x0, [sp, #24]
  40349c:	ldr	s0, [x0, #8]
  4034a0:	fcmpe	s1, s0
  4034a4:	b.pl	4034b0 <__fxstatat@plt+0x1fa0>  // b.nfrst
  4034a8:	mov	w0, #0x1                   	// #1
  4034ac:	b	4034c4 <__fxstatat@plt+0x1fb4>
  4034b0:	ldr	x0, [sp, #8]
  4034b4:	adrp	x1, 408000 <__fxstatat@plt+0x6af0>
  4034b8:	add	x1, x1, #0xfb0
  4034bc:	str	x1, [x0, #40]
  4034c0:	mov	w0, #0x0                   	// #0
  4034c4:	add	sp, sp, #0x20
  4034c8:	ret
  4034cc:	stp	x29, x30, [sp, #-48]!
  4034d0:	mov	x29, sp
  4034d4:	str	x0, [sp, #24]
  4034d8:	str	x1, [sp, #16]
  4034dc:	ldr	x0, [sp, #16]
  4034e0:	ldrb	w0, [x0, #16]
  4034e4:	eor	w0, w0, #0x1
  4034e8:	and	w0, w0, #0xff
  4034ec:	cmp	w0, #0x0
  4034f0:	b.eq	403534 <__fxstatat@plt+0x2024>  // b.none
  4034f4:	ldr	x0, [sp, #24]
  4034f8:	ucvtf	s1, x0
  4034fc:	ldr	x0, [sp, #16]
  403500:	ldr	s0, [x0, #8]
  403504:	fdiv	s0, s1, s0
  403508:	str	s0, [sp, #44]
  40350c:	ldr	s0, [sp, #44]
  403510:	mov	w0, #0x5f800000            	// #1602224128
  403514:	fmov	s1, w0
  403518:	fcmpe	s0, s1
  40351c:	b.lt	403528 <__fxstatat@plt+0x2018>  // b.tstop
  403520:	mov	x0, #0x0                   	// #0
  403524:	b	403588 <__fxstatat@plt+0x2078>
  403528:	ldr	s0, [sp, #44]
  40352c:	fcvtzu	x0, s0
  403530:	str	x0, [sp, #24]
  403534:	ldr	x0, [sp, #24]
  403538:	bl	4032a8 <__fxstatat@plt+0x1d98>
  40353c:	str	x0, [sp, #24]
  403540:	mov	x0, #0x0                   	// #0
  403544:	ldr	x1, [sp, #24]
  403548:	lsl	x1, x1, #3
  40354c:	ldr	x2, [sp, #24]
  403550:	lsr	x2, x2, #61
  403554:	cmp	x2, #0x0
  403558:	b.eq	403560 <__fxstatat@plt+0x2050>  // b.none
  40355c:	mov	x0, #0x1                   	// #1
  403560:	cmp	x1, #0x0
  403564:	b.ge	40356c <__fxstatat@plt+0x205c>  // b.tcont
  403568:	mov	x0, #0x1                   	// #1
  40356c:	and	w0, w0, #0x1
  403570:	and	w0, w0, #0xff
  403574:	cmp	w0, #0x0
  403578:	b.eq	403584 <__fxstatat@plt+0x2074>  // b.none
  40357c:	mov	x0, #0x0                   	// #0
  403580:	b	403588 <__fxstatat@plt+0x2078>
  403584:	ldr	x0, [sp, #24]
  403588:	ldp	x29, x30, [sp], #48
  40358c:	ret
  403590:	stp	x29, x30, [sp, #-80]!
  403594:	mov	x29, sp
  403598:	str	x0, [sp, #56]
  40359c:	str	x1, [sp, #48]
  4035a0:	str	x2, [sp, #40]
  4035a4:	str	x3, [sp, #32]
  4035a8:	str	x4, [sp, #24]
  4035ac:	ldr	x0, [sp, #40]
  4035b0:	cmp	x0, #0x0
  4035b4:	b.ne	4035c4 <__fxstatat@plt+0x20b4>  // b.any
  4035b8:	adrp	x0, 403000 <__fxstatat@plt+0x1af0>
  4035bc:	add	x0, x0, #0x350
  4035c0:	str	x0, [sp, #40]
  4035c4:	ldr	x0, [sp, #32]
  4035c8:	cmp	x0, #0x0
  4035cc:	b.ne	4035dc <__fxstatat@plt+0x20cc>  // b.any
  4035d0:	adrp	x0, 403000 <__fxstatat@plt+0x1af0>
  4035d4:	add	x0, x0, #0x390
  4035d8:	str	x0, [sp, #32]
  4035dc:	mov	x0, #0x50                  	// #80
  4035e0:	bl	401300 <malloc@plt>
  4035e4:	str	x0, [sp, #72]
  4035e8:	ldr	x0, [sp, #72]
  4035ec:	cmp	x0, #0x0
  4035f0:	b.ne	4035fc <__fxstatat@plt+0x20ec>  // b.any
  4035f4:	mov	x0, #0x0                   	// #0
  4035f8:	b	403714 <__fxstatat@plt+0x2204>
  4035fc:	ldr	x0, [sp, #48]
  403600:	cmp	x0, #0x0
  403604:	b.ne	403614 <__fxstatat@plt+0x2104>  // b.any
  403608:	adrp	x0, 408000 <__fxstatat@plt+0x6af0>
  40360c:	add	x0, x0, #0xfb0
  403610:	str	x0, [sp, #48]
  403614:	ldr	x0, [sp, #72]
  403618:	ldr	x1, [sp, #48]
  40361c:	str	x1, [x0, #40]
  403620:	ldr	x0, [sp, #72]
  403624:	bl	4033b8 <__fxstatat@plt+0x1ea8>
  403628:	and	w0, w0, #0xff
  40362c:	eor	w0, w0, #0x1
  403630:	and	w0, w0, #0xff
  403634:	cmp	w0, #0x0
  403638:	b.ne	4036f4 <__fxstatat@plt+0x21e4>  // b.any
  40363c:	ldr	x1, [sp, #48]
  403640:	ldr	x0, [sp, #56]
  403644:	bl	4034cc <__fxstatat@plt+0x1fbc>
  403648:	mov	x1, x0
  40364c:	ldr	x0, [sp, #72]
  403650:	str	x1, [x0, #16]
  403654:	ldr	x0, [sp, #72]
  403658:	ldr	x0, [x0, #16]
  40365c:	cmp	x0, #0x0
  403660:	b.eq	4036fc <__fxstatat@plt+0x21ec>  // b.none
  403664:	ldr	x0, [sp, #72]
  403668:	ldr	x0, [x0, #16]
  40366c:	mov	x1, #0x10                  	// #16
  403670:	bl	401360 <calloc@plt>
  403674:	mov	x1, x0
  403678:	ldr	x0, [sp, #72]
  40367c:	str	x1, [x0]
  403680:	ldr	x0, [sp, #72]
  403684:	ldr	x0, [x0]
  403688:	cmp	x0, #0x0
  40368c:	b.eq	403704 <__fxstatat@plt+0x21f4>  // b.none
  403690:	ldr	x0, [sp, #72]
  403694:	ldr	x1, [x0]
  403698:	ldr	x0, [sp, #72]
  40369c:	ldr	x0, [x0, #16]
  4036a0:	lsl	x0, x0, #4
  4036a4:	add	x1, x1, x0
  4036a8:	ldr	x0, [sp, #72]
  4036ac:	str	x1, [x0, #8]
  4036b0:	ldr	x0, [sp, #72]
  4036b4:	str	xzr, [x0, #24]
  4036b8:	ldr	x0, [sp, #72]
  4036bc:	str	xzr, [x0, #32]
  4036c0:	ldr	x0, [sp, #72]
  4036c4:	ldr	x1, [sp, #40]
  4036c8:	str	x1, [x0, #48]
  4036cc:	ldr	x0, [sp, #72]
  4036d0:	ldr	x1, [sp, #32]
  4036d4:	str	x1, [x0, #56]
  4036d8:	ldr	x0, [sp, #72]
  4036dc:	ldr	x1, [sp, #24]
  4036e0:	str	x1, [x0, #64]
  4036e4:	ldr	x0, [sp, #72]
  4036e8:	str	xzr, [x0, #72]
  4036ec:	ldr	x0, [sp, #72]
  4036f0:	b	403714 <__fxstatat@plt+0x2204>
  4036f4:	nop
  4036f8:	b	403708 <__fxstatat@plt+0x21f8>
  4036fc:	nop
  403700:	b	403708 <__fxstatat@plt+0x21f8>
  403704:	nop
  403708:	ldr	x0, [sp, #72]
  40370c:	bl	401420 <free@plt>
  403710:	mov	x0, #0x0                   	// #0
  403714:	ldp	x29, x30, [sp], #80
  403718:	ret
  40371c:	stp	x29, x30, [sp, #-64]!
  403720:	mov	x29, sp
  403724:	str	x0, [sp, #24]
  403728:	ldr	x0, [sp, #24]
  40372c:	ldr	x0, [x0]
  403730:	str	x0, [sp, #56]
  403734:	b	403800 <__fxstatat@plt+0x22f0>
  403738:	ldr	x0, [sp, #56]
  40373c:	ldr	x0, [x0]
  403740:	cmp	x0, #0x0
  403744:	b.eq	4037f4 <__fxstatat@plt+0x22e4>  // b.none
  403748:	ldr	x0, [sp, #56]
  40374c:	ldr	x0, [x0, #8]
  403750:	str	x0, [sp, #48]
  403754:	b	4037b4 <__fxstatat@plt+0x22a4>
  403758:	ldr	x0, [sp, #24]
  40375c:	ldr	x0, [x0, #64]
  403760:	cmp	x0, #0x0
  403764:	b.eq	40377c <__fxstatat@plt+0x226c>  // b.none
  403768:	ldr	x0, [sp, #24]
  40376c:	ldr	x1, [x0, #64]
  403770:	ldr	x0, [sp, #48]
  403774:	ldr	x0, [x0]
  403778:	blr	x1
  40377c:	ldr	x0, [sp, #48]
  403780:	str	xzr, [x0]
  403784:	ldr	x0, [sp, #48]
  403788:	ldr	x0, [x0, #8]
  40378c:	str	x0, [sp, #40]
  403790:	ldr	x0, [sp, #24]
  403794:	ldr	x1, [x0, #72]
  403798:	ldr	x0, [sp, #48]
  40379c:	str	x1, [x0, #8]
  4037a0:	ldr	x0, [sp, #24]
  4037a4:	ldr	x1, [sp, #48]
  4037a8:	str	x1, [x0, #72]
  4037ac:	ldr	x0, [sp, #40]
  4037b0:	str	x0, [sp, #48]
  4037b4:	ldr	x0, [sp, #48]
  4037b8:	cmp	x0, #0x0
  4037bc:	b.ne	403758 <__fxstatat@plt+0x2248>  // b.any
  4037c0:	ldr	x0, [sp, #24]
  4037c4:	ldr	x0, [x0, #64]
  4037c8:	cmp	x0, #0x0
  4037cc:	b.eq	4037e4 <__fxstatat@plt+0x22d4>  // b.none
  4037d0:	ldr	x0, [sp, #24]
  4037d4:	ldr	x1, [x0, #64]
  4037d8:	ldr	x0, [sp, #56]
  4037dc:	ldr	x0, [x0]
  4037e0:	blr	x1
  4037e4:	ldr	x0, [sp, #56]
  4037e8:	str	xzr, [x0]
  4037ec:	ldr	x0, [sp, #56]
  4037f0:	str	xzr, [x0, #8]
  4037f4:	ldr	x0, [sp, #56]
  4037f8:	add	x0, x0, #0x10
  4037fc:	str	x0, [sp, #56]
  403800:	ldr	x0, [sp, #24]
  403804:	ldr	x0, [x0, #8]
  403808:	ldr	x1, [sp, #56]
  40380c:	cmp	x1, x0
  403810:	b.cc	403738 <__fxstatat@plt+0x2228>  // b.lo, b.ul, b.last
  403814:	ldr	x0, [sp, #24]
  403818:	str	xzr, [x0, #24]
  40381c:	ldr	x0, [sp, #24]
  403820:	str	xzr, [x0, #32]
  403824:	nop
  403828:	ldp	x29, x30, [sp], #64
  40382c:	ret
  403830:	stp	x29, x30, [sp, #-64]!
  403834:	mov	x29, sp
  403838:	str	x0, [sp, #24]
  40383c:	ldr	x0, [sp, #24]
  403840:	ldr	x0, [x0, #64]
  403844:	cmp	x0, #0x0
  403848:	b.eq	4038d4 <__fxstatat@plt+0x23c4>  // b.none
  40384c:	ldr	x0, [sp, #24]
  403850:	ldr	x0, [x0, #32]
  403854:	cmp	x0, #0x0
  403858:	b.eq	4038d4 <__fxstatat@plt+0x23c4>  // b.none
  40385c:	ldr	x0, [sp, #24]
  403860:	ldr	x0, [x0]
  403864:	str	x0, [sp, #56]
  403868:	b	4038c0 <__fxstatat@plt+0x23b0>
  40386c:	ldr	x0, [sp, #56]
  403870:	ldr	x0, [x0]
  403874:	cmp	x0, #0x0
  403878:	b.eq	4038b4 <__fxstatat@plt+0x23a4>  // b.none
  40387c:	ldr	x0, [sp, #56]
  403880:	str	x0, [sp, #48]
  403884:	b	4038a8 <__fxstatat@plt+0x2398>
  403888:	ldr	x0, [sp, #24]
  40388c:	ldr	x1, [x0, #64]
  403890:	ldr	x0, [sp, #48]
  403894:	ldr	x0, [x0]
  403898:	blr	x1
  40389c:	ldr	x0, [sp, #48]
  4038a0:	ldr	x0, [x0, #8]
  4038a4:	str	x0, [sp, #48]
  4038a8:	ldr	x0, [sp, #48]
  4038ac:	cmp	x0, #0x0
  4038b0:	b.ne	403888 <__fxstatat@plt+0x2378>  // b.any
  4038b4:	ldr	x0, [sp, #56]
  4038b8:	add	x0, x0, #0x10
  4038bc:	str	x0, [sp, #56]
  4038c0:	ldr	x0, [sp, #24]
  4038c4:	ldr	x0, [x0, #8]
  4038c8:	ldr	x1, [sp, #56]
  4038cc:	cmp	x1, x0
  4038d0:	b.cc	40386c <__fxstatat@plt+0x235c>  // b.lo, b.ul, b.last
  4038d4:	ldr	x0, [sp, #24]
  4038d8:	ldr	x0, [x0]
  4038dc:	str	x0, [sp, #56]
  4038e0:	b	403928 <__fxstatat@plt+0x2418>
  4038e4:	ldr	x0, [sp, #56]
  4038e8:	ldr	x0, [x0, #8]
  4038ec:	str	x0, [sp, #48]
  4038f0:	b	403910 <__fxstatat@plt+0x2400>
  4038f4:	ldr	x0, [sp, #48]
  4038f8:	ldr	x0, [x0, #8]
  4038fc:	str	x0, [sp, #40]
  403900:	ldr	x0, [sp, #48]
  403904:	bl	401420 <free@plt>
  403908:	ldr	x0, [sp, #40]
  40390c:	str	x0, [sp, #48]
  403910:	ldr	x0, [sp, #48]
  403914:	cmp	x0, #0x0
  403918:	b.ne	4038f4 <__fxstatat@plt+0x23e4>  // b.any
  40391c:	ldr	x0, [sp, #56]
  403920:	add	x0, x0, #0x10
  403924:	str	x0, [sp, #56]
  403928:	ldr	x0, [sp, #24]
  40392c:	ldr	x0, [x0, #8]
  403930:	ldr	x1, [sp, #56]
  403934:	cmp	x1, x0
  403938:	b.cc	4038e4 <__fxstatat@plt+0x23d4>  // b.lo, b.ul, b.last
  40393c:	ldr	x0, [sp, #24]
  403940:	ldr	x0, [x0, #72]
  403944:	str	x0, [sp, #48]
  403948:	b	403968 <__fxstatat@plt+0x2458>
  40394c:	ldr	x0, [sp, #48]
  403950:	ldr	x0, [x0, #8]
  403954:	str	x0, [sp, #40]
  403958:	ldr	x0, [sp, #48]
  40395c:	bl	401420 <free@plt>
  403960:	ldr	x0, [sp, #40]
  403964:	str	x0, [sp, #48]
  403968:	ldr	x0, [sp, #48]
  40396c:	cmp	x0, #0x0
  403970:	b.ne	40394c <__fxstatat@plt+0x243c>  // b.any
  403974:	ldr	x0, [sp, #24]
  403978:	ldr	x0, [x0]
  40397c:	bl	401420 <free@plt>
  403980:	ldr	x0, [sp, #24]
  403984:	bl	401420 <free@plt>
  403988:	nop
  40398c:	ldp	x29, x30, [sp], #64
  403990:	ret
  403994:	stp	x29, x30, [sp, #-48]!
  403998:	mov	x29, sp
  40399c:	str	x0, [sp, #24]
  4039a0:	ldr	x0, [sp, #24]
  4039a4:	ldr	x0, [x0, #72]
  4039a8:	cmp	x0, #0x0
  4039ac:	b.eq	4039d0 <__fxstatat@plt+0x24c0>  // b.none
  4039b0:	ldr	x0, [sp, #24]
  4039b4:	ldr	x0, [x0, #72]
  4039b8:	str	x0, [sp, #40]
  4039bc:	ldr	x0, [sp, #40]
  4039c0:	ldr	x1, [x0, #8]
  4039c4:	ldr	x0, [sp, #24]
  4039c8:	str	x1, [x0, #72]
  4039cc:	b	4039dc <__fxstatat@plt+0x24cc>
  4039d0:	mov	x0, #0x10                  	// #16
  4039d4:	bl	401300 <malloc@plt>
  4039d8:	str	x0, [sp, #40]
  4039dc:	ldr	x0, [sp, #40]
  4039e0:	ldp	x29, x30, [sp], #48
  4039e4:	ret
  4039e8:	sub	sp, sp, #0x10
  4039ec:	str	x0, [sp, #8]
  4039f0:	str	x1, [sp]
  4039f4:	ldr	x0, [sp]
  4039f8:	str	xzr, [x0]
  4039fc:	ldr	x0, [sp, #8]
  403a00:	ldr	x1, [x0, #72]
  403a04:	ldr	x0, [sp]
  403a08:	str	x1, [x0, #8]
  403a0c:	ldr	x0, [sp, #8]
  403a10:	ldr	x1, [sp]
  403a14:	str	x1, [x0, #72]
  403a18:	nop
  403a1c:	add	sp, sp, #0x10
  403a20:	ret
  403a24:	stp	x29, x30, [sp, #-96]!
  403a28:	mov	x29, sp
  403a2c:	str	x0, [sp, #40]
  403a30:	str	x1, [sp, #32]
  403a34:	str	x2, [sp, #24]
  403a38:	strb	w3, [sp, #23]
  403a3c:	ldr	x1, [sp, #32]
  403a40:	ldr	x0, [sp, #40]
  403a44:	bl	402db8 <__fxstatat@plt+0x18a8>
  403a48:	str	x0, [sp, #80]
  403a4c:	ldr	x0, [sp, #24]
  403a50:	ldr	x1, [sp, #80]
  403a54:	str	x1, [x0]
  403a58:	ldr	x0, [sp, #80]
  403a5c:	ldr	x0, [x0]
  403a60:	cmp	x0, #0x0
  403a64:	b.ne	403a70 <__fxstatat@plt+0x2560>  // b.any
  403a68:	mov	x0, #0x0                   	// #0
  403a6c:	b	403bcc <__fxstatat@plt+0x26bc>
  403a70:	ldr	x0, [sp, #80]
  403a74:	ldr	x0, [x0]
  403a78:	ldr	x1, [sp, #32]
  403a7c:	cmp	x1, x0
  403a80:	b.eq	403aac <__fxstatat@plt+0x259c>  // b.none
  403a84:	ldr	x0, [sp, #40]
  403a88:	ldr	x2, [x0, #56]
  403a8c:	ldr	x0, [sp, #80]
  403a90:	ldr	x0, [x0]
  403a94:	mov	x1, x0
  403a98:	ldr	x0, [sp, #32]
  403a9c:	blr	x2
  403aa0:	and	w0, w0, #0xff
  403aa4:	cmp	w0, #0x0
  403aa8:	b.eq	403b10 <__fxstatat@plt+0x2600>  // b.none
  403aac:	ldr	x0, [sp, #80]
  403ab0:	ldr	x0, [x0]
  403ab4:	str	x0, [sp, #56]
  403ab8:	ldrb	w0, [sp, #23]
  403abc:	cmp	w0, #0x0
  403ac0:	b.eq	403b08 <__fxstatat@plt+0x25f8>  // b.none
  403ac4:	ldr	x0, [sp, #80]
  403ac8:	ldr	x0, [x0, #8]
  403acc:	cmp	x0, #0x0
  403ad0:	b.eq	403b00 <__fxstatat@plt+0x25f0>  // b.none
  403ad4:	ldr	x0, [sp, #80]
  403ad8:	ldr	x0, [x0, #8]
  403adc:	str	x0, [sp, #48]
  403ae0:	ldr	x2, [sp, #80]
  403ae4:	ldr	x0, [sp, #48]
  403ae8:	ldp	x0, x1, [x0]
  403aec:	stp	x0, x1, [x2]
  403af0:	ldr	x1, [sp, #48]
  403af4:	ldr	x0, [sp, #40]
  403af8:	bl	4039e8 <__fxstatat@plt+0x24d8>
  403afc:	b	403b08 <__fxstatat@plt+0x25f8>
  403b00:	ldr	x0, [sp, #80]
  403b04:	str	xzr, [x0]
  403b08:	ldr	x0, [sp, #56]
  403b0c:	b	403bcc <__fxstatat@plt+0x26bc>
  403b10:	ldr	x0, [sp, #80]
  403b14:	str	x0, [sp, #88]
  403b18:	b	403bb8 <__fxstatat@plt+0x26a8>
  403b1c:	ldr	x0, [sp, #88]
  403b20:	ldr	x0, [x0, #8]
  403b24:	ldr	x0, [x0]
  403b28:	ldr	x1, [sp, #32]
  403b2c:	cmp	x1, x0
  403b30:	b.eq	403b60 <__fxstatat@plt+0x2650>  // b.none
  403b34:	ldr	x0, [sp, #40]
  403b38:	ldr	x2, [x0, #56]
  403b3c:	ldr	x0, [sp, #88]
  403b40:	ldr	x0, [x0, #8]
  403b44:	ldr	x0, [x0]
  403b48:	mov	x1, x0
  403b4c:	ldr	x0, [sp, #32]
  403b50:	blr	x2
  403b54:	and	w0, w0, #0xff
  403b58:	cmp	w0, #0x0
  403b5c:	b.eq	403bac <__fxstatat@plt+0x269c>  // b.none
  403b60:	ldr	x0, [sp, #88]
  403b64:	ldr	x0, [x0, #8]
  403b68:	ldr	x0, [x0]
  403b6c:	str	x0, [sp, #72]
  403b70:	ldrb	w0, [sp, #23]
  403b74:	cmp	w0, #0x0
  403b78:	b.eq	403ba4 <__fxstatat@plt+0x2694>  // b.none
  403b7c:	ldr	x0, [sp, #88]
  403b80:	ldr	x0, [x0, #8]
  403b84:	str	x0, [sp, #64]
  403b88:	ldr	x0, [sp, #64]
  403b8c:	ldr	x1, [x0, #8]
  403b90:	ldr	x0, [sp, #88]
  403b94:	str	x1, [x0, #8]
  403b98:	ldr	x1, [sp, #64]
  403b9c:	ldr	x0, [sp, #40]
  403ba0:	bl	4039e8 <__fxstatat@plt+0x24d8>
  403ba4:	ldr	x0, [sp, #72]
  403ba8:	b	403bcc <__fxstatat@plt+0x26bc>
  403bac:	ldr	x0, [sp, #88]
  403bb0:	ldr	x0, [x0, #8]
  403bb4:	str	x0, [sp, #88]
  403bb8:	ldr	x0, [sp, #88]
  403bbc:	ldr	x0, [x0, #8]
  403bc0:	cmp	x0, #0x0
  403bc4:	b.ne	403b1c <__fxstatat@plt+0x260c>  // b.any
  403bc8:	mov	x0, #0x0                   	// #0
  403bcc:	ldp	x29, x30, [sp], #96
  403bd0:	ret
  403bd4:	stp	x29, x30, [sp, #-96]!
  403bd8:	mov	x29, sp
  403bdc:	str	x0, [sp, #40]
  403be0:	str	x1, [sp, #32]
  403be4:	strb	w2, [sp, #31]
  403be8:	ldr	x0, [sp, #32]
  403bec:	ldr	x0, [x0]
  403bf0:	str	x0, [sp, #88]
  403bf4:	b	403d8c <__fxstatat@plt+0x287c>
  403bf8:	ldr	x0, [sp, #88]
  403bfc:	ldr	x0, [x0]
  403c00:	cmp	x0, #0x0
  403c04:	b.eq	403d80 <__fxstatat@plt+0x2870>  // b.none
  403c08:	ldr	x0, [sp, #88]
  403c0c:	ldr	x0, [x0, #8]
  403c10:	str	x0, [sp, #80]
  403c14:	b	403ca4 <__fxstatat@plt+0x2794>
  403c18:	ldr	x0, [sp, #80]
  403c1c:	ldr	x0, [x0]
  403c20:	str	x0, [sp, #72]
  403c24:	ldr	x1, [sp, #72]
  403c28:	ldr	x0, [sp, #40]
  403c2c:	bl	402db8 <__fxstatat@plt+0x18a8>
  403c30:	str	x0, [sp, #64]
  403c34:	ldr	x0, [sp, #80]
  403c38:	ldr	x0, [x0, #8]
  403c3c:	str	x0, [sp, #48]
  403c40:	ldr	x0, [sp, #64]
  403c44:	ldr	x0, [x0]
  403c48:	cmp	x0, #0x0
  403c4c:	b.eq	403c70 <__fxstatat@plt+0x2760>  // b.none
  403c50:	ldr	x0, [sp, #64]
  403c54:	ldr	x1, [x0, #8]
  403c58:	ldr	x0, [sp, #80]
  403c5c:	str	x1, [x0, #8]
  403c60:	ldr	x0, [sp, #64]
  403c64:	ldr	x1, [sp, #80]
  403c68:	str	x1, [x0, #8]
  403c6c:	b	403c9c <__fxstatat@plt+0x278c>
  403c70:	ldr	x0, [sp, #64]
  403c74:	ldr	x1, [sp, #72]
  403c78:	str	x1, [x0]
  403c7c:	ldr	x0, [sp, #40]
  403c80:	ldr	x0, [x0, #24]
  403c84:	add	x1, x0, #0x1
  403c88:	ldr	x0, [sp, #40]
  403c8c:	str	x1, [x0, #24]
  403c90:	ldr	x1, [sp, #80]
  403c94:	ldr	x0, [sp, #40]
  403c98:	bl	4039e8 <__fxstatat@plt+0x24d8>
  403c9c:	ldr	x0, [sp, #48]
  403ca0:	str	x0, [sp, #80]
  403ca4:	ldr	x0, [sp, #80]
  403ca8:	cmp	x0, #0x0
  403cac:	b.ne	403c18 <__fxstatat@plt+0x2708>  // b.any
  403cb0:	ldr	x0, [sp, #88]
  403cb4:	ldr	x0, [x0]
  403cb8:	str	x0, [sp, #72]
  403cbc:	ldr	x0, [sp, #88]
  403cc0:	str	xzr, [x0, #8]
  403cc4:	ldrb	w0, [sp, #31]
  403cc8:	cmp	w0, #0x0
  403ccc:	b.ne	403d7c <__fxstatat@plt+0x286c>  // b.any
  403cd0:	ldr	x1, [sp, #72]
  403cd4:	ldr	x0, [sp, #40]
  403cd8:	bl	402db8 <__fxstatat@plt+0x18a8>
  403cdc:	str	x0, [sp, #64]
  403ce0:	ldr	x0, [sp, #64]
  403ce4:	ldr	x0, [x0]
  403ce8:	cmp	x0, #0x0
  403cec:	b.eq	403d3c <__fxstatat@plt+0x282c>  // b.none
  403cf0:	ldr	x0, [sp, #40]
  403cf4:	bl	403994 <__fxstatat@plt+0x2484>
  403cf8:	str	x0, [sp, #56]
  403cfc:	ldr	x0, [sp, #56]
  403d00:	cmp	x0, #0x0
  403d04:	b.ne	403d10 <__fxstatat@plt+0x2800>  // b.any
  403d08:	mov	w0, #0x0                   	// #0
  403d0c:	b	403da4 <__fxstatat@plt+0x2894>
  403d10:	ldr	x0, [sp, #56]
  403d14:	ldr	x1, [sp, #72]
  403d18:	str	x1, [x0]
  403d1c:	ldr	x0, [sp, #64]
  403d20:	ldr	x1, [x0, #8]
  403d24:	ldr	x0, [sp, #56]
  403d28:	str	x1, [x0, #8]
  403d2c:	ldr	x0, [sp, #64]
  403d30:	ldr	x1, [sp, #56]
  403d34:	str	x1, [x0, #8]
  403d38:	b	403d5c <__fxstatat@plt+0x284c>
  403d3c:	ldr	x0, [sp, #64]
  403d40:	ldr	x1, [sp, #72]
  403d44:	str	x1, [x0]
  403d48:	ldr	x0, [sp, #40]
  403d4c:	ldr	x0, [x0, #24]
  403d50:	add	x1, x0, #0x1
  403d54:	ldr	x0, [sp, #40]
  403d58:	str	x1, [x0, #24]
  403d5c:	ldr	x0, [sp, #88]
  403d60:	str	xzr, [x0]
  403d64:	ldr	x0, [sp, #32]
  403d68:	ldr	x0, [x0, #24]
  403d6c:	sub	x1, x0, #0x1
  403d70:	ldr	x0, [sp, #32]
  403d74:	str	x1, [x0, #24]
  403d78:	b	403d80 <__fxstatat@plt+0x2870>
  403d7c:	nop
  403d80:	ldr	x0, [sp, #88]
  403d84:	add	x0, x0, #0x10
  403d88:	str	x0, [sp, #88]
  403d8c:	ldr	x0, [sp, #32]
  403d90:	ldr	x0, [x0, #8]
  403d94:	ldr	x1, [sp, #88]
  403d98:	cmp	x1, x0
  403d9c:	b.cc	403bf8 <__fxstatat@plt+0x26e8>  // b.lo, b.ul, b.last
  403da0:	mov	w0, #0x1                   	// #1
  403da4:	ldp	x29, x30, [sp], #96
  403da8:	ret
  403dac:	stp	x29, x30, [sp, #-128]!
  403db0:	mov	x29, sp
  403db4:	str	x0, [sp, #24]
  403db8:	str	x1, [sp, #16]
  403dbc:	ldr	x0, [sp, #24]
  403dc0:	ldr	x0, [x0, #40]
  403dc4:	mov	x1, x0
  403dc8:	ldr	x0, [sp, #16]
  403dcc:	bl	4034cc <__fxstatat@plt+0x1fbc>
  403dd0:	str	x0, [sp, #120]
  403dd4:	ldr	x0, [sp, #120]
  403dd8:	cmp	x0, #0x0
  403ddc:	b.ne	403de8 <__fxstatat@plt+0x28d8>  // b.any
  403de0:	mov	w0, #0x0                   	// #0
  403de4:	b	403fb0 <__fxstatat@plt+0x2aa0>
  403de8:	ldr	x0, [sp, #24]
  403dec:	ldr	x0, [x0, #16]
  403df0:	ldr	x1, [sp, #120]
  403df4:	cmp	x1, x0
  403df8:	b.ne	403e04 <__fxstatat@plt+0x28f4>  // b.any
  403dfc:	mov	w0, #0x1                   	// #1
  403e00:	b	403fb0 <__fxstatat@plt+0x2aa0>
  403e04:	add	x0, sp, #0x20
  403e08:	str	x0, [sp, #112]
  403e0c:	mov	x1, #0x10                  	// #16
  403e10:	ldr	x0, [sp, #120]
  403e14:	bl	401360 <calloc@plt>
  403e18:	mov	x1, x0
  403e1c:	ldr	x0, [sp, #112]
  403e20:	str	x1, [x0]
  403e24:	ldr	x0, [sp, #112]
  403e28:	ldr	x0, [x0]
  403e2c:	cmp	x0, #0x0
  403e30:	b.ne	403e3c <__fxstatat@plt+0x292c>  // b.any
  403e34:	mov	w0, #0x0                   	// #0
  403e38:	b	403fb0 <__fxstatat@plt+0x2aa0>
  403e3c:	ldr	x0, [sp, #112]
  403e40:	ldr	x1, [sp, #120]
  403e44:	str	x1, [x0, #16]
  403e48:	ldr	x0, [sp, #112]
  403e4c:	ldr	x1, [x0]
  403e50:	ldr	x0, [sp, #120]
  403e54:	lsl	x0, x0, #4
  403e58:	add	x1, x1, x0
  403e5c:	ldr	x0, [sp, #112]
  403e60:	str	x1, [x0, #8]
  403e64:	ldr	x0, [sp, #112]
  403e68:	str	xzr, [x0, #24]
  403e6c:	ldr	x0, [sp, #112]
  403e70:	str	xzr, [x0, #32]
  403e74:	ldr	x0, [sp, #24]
  403e78:	ldr	x1, [x0, #40]
  403e7c:	ldr	x0, [sp, #112]
  403e80:	str	x1, [x0, #40]
  403e84:	ldr	x0, [sp, #24]
  403e88:	ldr	x1, [x0, #48]
  403e8c:	ldr	x0, [sp, #112]
  403e90:	str	x1, [x0, #48]
  403e94:	ldr	x0, [sp, #24]
  403e98:	ldr	x1, [x0, #56]
  403e9c:	ldr	x0, [sp, #112]
  403ea0:	str	x1, [x0, #56]
  403ea4:	ldr	x0, [sp, #24]
  403ea8:	ldr	x1, [x0, #64]
  403eac:	ldr	x0, [sp, #112]
  403eb0:	str	x1, [x0, #64]
  403eb4:	ldr	x0, [sp, #24]
  403eb8:	ldr	x1, [x0, #72]
  403ebc:	ldr	x0, [sp, #112]
  403ec0:	str	x1, [x0, #72]
  403ec4:	mov	w2, #0x0                   	// #0
  403ec8:	ldr	x1, [sp, #24]
  403ecc:	ldr	x0, [sp, #112]
  403ed0:	bl	403bd4 <__fxstatat@plt+0x26c4>
  403ed4:	and	w0, w0, #0xff
  403ed8:	cmp	w0, #0x0
  403edc:	b.eq	403f44 <__fxstatat@plt+0x2a34>  // b.none
  403ee0:	ldr	x0, [sp, #24]
  403ee4:	ldr	x0, [x0]
  403ee8:	bl	401420 <free@plt>
  403eec:	ldr	x0, [sp, #112]
  403ef0:	ldr	x1, [x0]
  403ef4:	ldr	x0, [sp, #24]
  403ef8:	str	x1, [x0]
  403efc:	ldr	x0, [sp, #112]
  403f00:	ldr	x1, [x0, #8]
  403f04:	ldr	x0, [sp, #24]
  403f08:	str	x1, [x0, #8]
  403f0c:	ldr	x0, [sp, #112]
  403f10:	ldr	x1, [x0, #16]
  403f14:	ldr	x0, [sp, #24]
  403f18:	str	x1, [x0, #16]
  403f1c:	ldr	x0, [sp, #112]
  403f20:	ldr	x1, [x0, #24]
  403f24:	ldr	x0, [sp, #24]
  403f28:	str	x1, [x0, #24]
  403f2c:	ldr	x0, [sp, #112]
  403f30:	ldr	x1, [x0, #72]
  403f34:	ldr	x0, [sp, #24]
  403f38:	str	x1, [x0, #72]
  403f3c:	mov	w0, #0x1                   	// #1
  403f40:	b	403fb0 <__fxstatat@plt+0x2aa0>
  403f44:	ldr	x0, [sp, #112]
  403f48:	ldr	x1, [x0, #72]
  403f4c:	ldr	x0, [sp, #24]
  403f50:	str	x1, [x0, #72]
  403f54:	mov	w2, #0x1                   	// #1
  403f58:	ldr	x1, [sp, #112]
  403f5c:	ldr	x0, [sp, #24]
  403f60:	bl	403bd4 <__fxstatat@plt+0x26c4>
  403f64:	and	w0, w0, #0xff
  403f68:	eor	w0, w0, #0x1
  403f6c:	and	w0, w0, #0xff
  403f70:	cmp	w0, #0x0
  403f74:	b.ne	403f9c <__fxstatat@plt+0x2a8c>  // b.any
  403f78:	mov	w2, #0x0                   	// #0
  403f7c:	ldr	x1, [sp, #112]
  403f80:	ldr	x0, [sp, #24]
  403f84:	bl	403bd4 <__fxstatat@plt+0x26c4>
  403f88:	and	w0, w0, #0xff
  403f8c:	eor	w0, w0, #0x1
  403f90:	and	w0, w0, #0xff
  403f94:	cmp	w0, #0x0
  403f98:	b.eq	403fa0 <__fxstatat@plt+0x2a90>  // b.none
  403f9c:	bl	4013a0 <abort@plt>
  403fa0:	ldr	x0, [sp, #112]
  403fa4:	ldr	x0, [x0]
  403fa8:	bl	401420 <free@plt>
  403fac:	mov	w0, #0x0                   	// #0
  403fb0:	ldp	x29, x30, [sp], #128
  403fb4:	ret
  403fb8:	stp	x29, x30, [sp, #-96]!
  403fbc:	mov	x29, sp
  403fc0:	str	x0, [sp, #40]
  403fc4:	str	x1, [sp, #32]
  403fc8:	str	x2, [sp, #24]
  403fcc:	ldr	x0, [sp, #32]
  403fd0:	cmp	x0, #0x0
  403fd4:	b.ne	403fdc <__fxstatat@plt+0x2acc>  // b.any
  403fd8:	bl	4013a0 <abort@plt>
  403fdc:	add	x0, sp, #0x38
  403fe0:	mov	w3, #0x0                   	// #0
  403fe4:	mov	x2, x0
  403fe8:	ldr	x1, [sp, #32]
  403fec:	ldr	x0, [sp, #40]
  403ff0:	bl	403a24 <__fxstatat@plt+0x2514>
  403ff4:	str	x0, [sp, #88]
  403ff8:	ldr	x0, [sp, #88]
  403ffc:	cmp	x0, #0x0
  404000:	b.eq	404024 <__fxstatat@plt+0x2b14>  // b.none
  404004:	ldr	x0, [sp, #24]
  404008:	cmp	x0, #0x0
  40400c:	b.eq	40401c <__fxstatat@plt+0x2b0c>  // b.none
  404010:	ldr	x0, [sp, #24]
  404014:	ldr	x1, [sp, #88]
  404018:	str	x1, [x0]
  40401c:	mov	w0, #0x0                   	// #0
  404020:	b	404208 <__fxstatat@plt+0x2cf8>
  404024:	ldr	x0, [sp, #40]
  404028:	ldr	x0, [x0, #24]
  40402c:	ucvtf	s1, x0
  404030:	ldr	x0, [sp, #40]
  404034:	ldr	x0, [x0, #40]
  404038:	ldr	s2, [x0, #8]
  40403c:	ldr	x0, [sp, #40]
  404040:	ldr	x0, [x0, #16]
  404044:	ucvtf	s0, x0
  404048:	fmul	s0, s2, s0
  40404c:	fcmpe	s1, s0
  404050:	b.le	40415c <__fxstatat@plt+0x2c4c>
  404054:	ldr	x0, [sp, #40]
  404058:	bl	4033b8 <__fxstatat@plt+0x1ea8>
  40405c:	ldr	x0, [sp, #40]
  404060:	ldr	x0, [x0, #24]
  404064:	ucvtf	s1, x0
  404068:	ldr	x0, [sp, #40]
  40406c:	ldr	x0, [x0, #40]
  404070:	ldr	s2, [x0, #8]
  404074:	ldr	x0, [sp, #40]
  404078:	ldr	x0, [x0, #16]
  40407c:	ucvtf	s0, x0
  404080:	fmul	s0, s2, s0
  404084:	fcmpe	s1, s0
  404088:	b.le	40415c <__fxstatat@plt+0x2c4c>
  40408c:	ldr	x0, [sp, #40]
  404090:	ldr	x0, [x0, #40]
  404094:	str	x0, [sp, #80]
  404098:	ldr	x0, [sp, #80]
  40409c:	ldrb	w0, [x0, #16]
  4040a0:	cmp	w0, #0x0
  4040a4:	b.eq	4040c4 <__fxstatat@plt+0x2bb4>  // b.none
  4040a8:	ldr	x0, [sp, #40]
  4040ac:	ldr	x0, [x0, #16]
  4040b0:	ucvtf	s1, x0
  4040b4:	ldr	x0, [sp, #80]
  4040b8:	ldr	s0, [x0, #12]
  4040bc:	fmul	s0, s1, s0
  4040c0:	b	4040e8 <__fxstatat@plt+0x2bd8>
  4040c4:	ldr	x0, [sp, #40]
  4040c8:	ldr	x0, [x0, #16]
  4040cc:	ucvtf	s1, x0
  4040d0:	ldr	x0, [sp, #80]
  4040d4:	ldr	s0, [x0, #12]
  4040d8:	fmul	s1, s1, s0
  4040dc:	ldr	x0, [sp, #80]
  4040e0:	ldr	s0, [x0, #8]
  4040e4:	fmul	s0, s1, s0
  4040e8:	str	s0, [sp, #76]
  4040ec:	ldr	s0, [sp, #76]
  4040f0:	mov	w0, #0x5f800000            	// #1602224128
  4040f4:	fmov	s1, w0
  4040f8:	fcmpe	s0, s1
  4040fc:	b.lt	404108 <__fxstatat@plt+0x2bf8>  // b.tstop
  404100:	mov	w0, #0xffffffff            	// #-1
  404104:	b	404208 <__fxstatat@plt+0x2cf8>
  404108:	ldr	s0, [sp, #76]
  40410c:	fcvtzu	x0, s0
  404110:	mov	x1, x0
  404114:	ldr	x0, [sp, #40]
  404118:	bl	403dac <__fxstatat@plt+0x289c>
  40411c:	and	w0, w0, #0xff
  404120:	eor	w0, w0, #0x1
  404124:	and	w0, w0, #0xff
  404128:	cmp	w0, #0x0
  40412c:	b.eq	404138 <__fxstatat@plt+0x2c28>  // b.none
  404130:	mov	w0, #0xffffffff            	// #-1
  404134:	b	404208 <__fxstatat@plt+0x2cf8>
  404138:	add	x0, sp, #0x38
  40413c:	mov	w3, #0x0                   	// #0
  404140:	mov	x2, x0
  404144:	ldr	x1, [sp, #32]
  404148:	ldr	x0, [sp, #40]
  40414c:	bl	403a24 <__fxstatat@plt+0x2514>
  404150:	cmp	x0, #0x0
  404154:	b.eq	40415c <__fxstatat@plt+0x2c4c>  // b.none
  404158:	bl	4013a0 <abort@plt>
  40415c:	ldr	x0, [sp, #56]
  404160:	ldr	x0, [x0]
  404164:	cmp	x0, #0x0
  404168:	b.eq	4041d0 <__fxstatat@plt+0x2cc0>  // b.none
  40416c:	ldr	x0, [sp, #40]
  404170:	bl	403994 <__fxstatat@plt+0x2484>
  404174:	str	x0, [sp, #64]
  404178:	ldr	x0, [sp, #64]
  40417c:	cmp	x0, #0x0
  404180:	b.ne	40418c <__fxstatat@plt+0x2c7c>  // b.any
  404184:	mov	w0, #0xffffffff            	// #-1
  404188:	b	404208 <__fxstatat@plt+0x2cf8>
  40418c:	ldr	x0, [sp, #64]
  404190:	ldr	x1, [sp, #32]
  404194:	str	x1, [x0]
  404198:	ldr	x0, [sp, #56]
  40419c:	ldr	x1, [x0, #8]
  4041a0:	ldr	x0, [sp, #64]
  4041a4:	str	x1, [x0, #8]
  4041a8:	ldr	x0, [sp, #56]
  4041ac:	ldr	x1, [sp, #64]
  4041b0:	str	x1, [x0, #8]
  4041b4:	ldr	x0, [sp, #40]
  4041b8:	ldr	x0, [x0, #32]
  4041bc:	add	x1, x0, #0x1
  4041c0:	ldr	x0, [sp, #40]
  4041c4:	str	x1, [x0, #32]
  4041c8:	mov	w0, #0x1                   	// #1
  4041cc:	b	404208 <__fxstatat@plt+0x2cf8>
  4041d0:	ldr	x0, [sp, #56]
  4041d4:	ldr	x1, [sp, #32]
  4041d8:	str	x1, [x0]
  4041dc:	ldr	x0, [sp, #40]
  4041e0:	ldr	x0, [x0, #32]
  4041e4:	add	x1, x0, #0x1
  4041e8:	ldr	x0, [sp, #40]
  4041ec:	str	x1, [x0, #32]
  4041f0:	ldr	x0, [sp, #40]
  4041f4:	ldr	x0, [x0, #24]
  4041f8:	add	x1, x0, #0x1
  4041fc:	ldr	x0, [sp, #40]
  404200:	str	x1, [x0, #24]
  404204:	mov	w0, #0x1                   	// #1
  404208:	ldp	x29, x30, [sp], #96
  40420c:	ret
  404210:	stp	x29, x30, [sp, #-48]!
  404214:	mov	x29, sp
  404218:	str	x0, [sp, #24]
  40421c:	str	x1, [sp, #16]
  404220:	add	x0, sp, #0x20
  404224:	mov	x2, x0
  404228:	ldr	x1, [sp, #16]
  40422c:	ldr	x0, [sp, #24]
  404230:	bl	403fb8 <__fxstatat@plt+0x2aa8>
  404234:	str	w0, [sp, #44]
  404238:	ldr	w0, [sp, #44]
  40423c:	cmn	w0, #0x1
  404240:	b.eq	404260 <__fxstatat@plt+0x2d50>  // b.none
  404244:	ldr	w0, [sp, #44]
  404248:	cmp	w0, #0x0
  40424c:	b.ne	404258 <__fxstatat@plt+0x2d48>  // b.any
  404250:	ldr	x0, [sp, #32]
  404254:	b	404264 <__fxstatat@plt+0x2d54>
  404258:	ldr	x0, [sp, #16]
  40425c:	b	404264 <__fxstatat@plt+0x2d54>
  404260:	mov	x0, #0x0                   	// #0
  404264:	ldp	x29, x30, [sp], #48
  404268:	ret
  40426c:	stp	x29, x30, [sp, #-80]!
  404270:	mov	x29, sp
  404274:	str	x0, [sp, #24]
  404278:	str	x1, [sp, #16]
  40427c:	add	x0, sp, #0x20
  404280:	mov	w3, #0x1                   	// #1
  404284:	mov	x2, x0
  404288:	ldr	x1, [sp, #16]
  40428c:	ldr	x0, [sp, #24]
  404290:	bl	403a24 <__fxstatat@plt+0x2514>
  404294:	str	x0, [sp, #64]
  404298:	ldr	x0, [sp, #64]
  40429c:	cmp	x0, #0x0
  4042a0:	b.ne	4042ac <__fxstatat@plt+0x2d9c>  // b.any
  4042a4:	mov	x0, #0x0                   	// #0
  4042a8:	b	404418 <__fxstatat@plt+0x2f08>
  4042ac:	ldr	x0, [sp, #24]
  4042b0:	ldr	x0, [x0, #32]
  4042b4:	sub	x1, x0, #0x1
  4042b8:	ldr	x0, [sp, #24]
  4042bc:	str	x1, [x0, #32]
  4042c0:	ldr	x0, [sp, #32]
  4042c4:	ldr	x0, [x0]
  4042c8:	cmp	x0, #0x0
  4042cc:	b.ne	404414 <__fxstatat@plt+0x2f04>  // b.any
  4042d0:	ldr	x0, [sp, #24]
  4042d4:	ldr	x0, [x0, #24]
  4042d8:	sub	x1, x0, #0x1
  4042dc:	ldr	x0, [sp, #24]
  4042e0:	str	x1, [x0, #24]
  4042e4:	ldr	x0, [sp, #24]
  4042e8:	ldr	x0, [x0, #24]
  4042ec:	ucvtf	s1, x0
  4042f0:	ldr	x0, [sp, #24]
  4042f4:	ldr	x0, [x0, #40]
  4042f8:	ldr	s2, [x0]
  4042fc:	ldr	x0, [sp, #24]
  404300:	ldr	x0, [x0, #16]
  404304:	ucvtf	s0, x0
  404308:	fmul	s0, s2, s0
  40430c:	fcmpe	s1, s0
  404310:	b.pl	404414 <__fxstatat@plt+0x2f04>  // b.nfrst
  404314:	ldr	x0, [sp, #24]
  404318:	bl	4033b8 <__fxstatat@plt+0x1ea8>
  40431c:	ldr	x0, [sp, #24]
  404320:	ldr	x0, [x0, #24]
  404324:	ucvtf	s1, x0
  404328:	ldr	x0, [sp, #24]
  40432c:	ldr	x0, [x0, #40]
  404330:	ldr	s2, [x0]
  404334:	ldr	x0, [sp, #24]
  404338:	ldr	x0, [x0, #16]
  40433c:	ucvtf	s0, x0
  404340:	fmul	s0, s2, s0
  404344:	fcmpe	s1, s0
  404348:	b.pl	404414 <__fxstatat@plt+0x2f04>  // b.nfrst
  40434c:	ldr	x0, [sp, #24]
  404350:	ldr	x0, [x0, #40]
  404354:	str	x0, [sp, #56]
  404358:	ldr	x0, [sp, #56]
  40435c:	ldrb	w0, [x0, #16]
  404360:	cmp	w0, #0x0
  404364:	b.eq	404388 <__fxstatat@plt+0x2e78>  // b.none
  404368:	ldr	x0, [sp, #24]
  40436c:	ldr	x0, [x0, #16]
  404370:	ucvtf	s1, x0
  404374:	ldr	x0, [sp, #56]
  404378:	ldr	s0, [x0, #4]
  40437c:	fmul	s0, s1, s0
  404380:	fcvtzu	x0, s0
  404384:	b	4043b0 <__fxstatat@plt+0x2ea0>
  404388:	ldr	x0, [sp, #24]
  40438c:	ldr	x0, [x0, #16]
  404390:	ucvtf	s1, x0
  404394:	ldr	x0, [sp, #56]
  404398:	ldr	s0, [x0, #4]
  40439c:	fmul	s1, s1, s0
  4043a0:	ldr	x0, [sp, #56]
  4043a4:	ldr	s0, [x0, #8]
  4043a8:	fmul	s0, s1, s0
  4043ac:	fcvtzu	x0, s0
  4043b0:	str	x0, [sp, #48]
  4043b4:	ldr	x1, [sp, #48]
  4043b8:	ldr	x0, [sp, #24]
  4043bc:	bl	403dac <__fxstatat@plt+0x289c>
  4043c0:	and	w0, w0, #0xff
  4043c4:	eor	w0, w0, #0x1
  4043c8:	and	w0, w0, #0xff
  4043cc:	cmp	w0, #0x0
  4043d0:	b.eq	404414 <__fxstatat@plt+0x2f04>  // b.none
  4043d4:	ldr	x0, [sp, #24]
  4043d8:	ldr	x0, [x0, #72]
  4043dc:	str	x0, [sp, #72]
  4043e0:	b	404400 <__fxstatat@plt+0x2ef0>
  4043e4:	ldr	x0, [sp, #72]
  4043e8:	ldr	x0, [x0, #8]
  4043ec:	str	x0, [sp, #40]
  4043f0:	ldr	x0, [sp, #72]
  4043f4:	bl	401420 <free@plt>
  4043f8:	ldr	x0, [sp, #40]
  4043fc:	str	x0, [sp, #72]
  404400:	ldr	x0, [sp, #72]
  404404:	cmp	x0, #0x0
  404408:	b.ne	4043e4 <__fxstatat@plt+0x2ed4>  // b.any
  40440c:	ldr	x0, [sp, #24]
  404410:	str	xzr, [x0, #72]
  404414:	ldr	x0, [sp, #64]
  404418:	ldp	x29, x30, [sp], #80
  40441c:	ret
  404420:	stp	x29, x30, [sp, #-48]!
  404424:	mov	x29, sp
  404428:	str	x0, [sp, #24]
  40442c:	str	x1, [sp, #16]
  404430:	ldr	x0, [sp, #24]
  404434:	str	x0, [sp, #40]
  404438:	ldr	x0, [sp, #40]
  40443c:	ldr	x0, [x0]
  404440:	ldr	x1, [sp, #16]
  404444:	bl	407edc <__fxstatat@plt+0x69cc>
  404448:	str	x0, [sp, #32]
  40444c:	ldr	x0, [sp, #40]
  404450:	ldr	x1, [x0, #8]
  404454:	ldr	x0, [sp, #32]
  404458:	eor	x0, x1, x0
  40445c:	ldr	x1, [sp, #16]
  404460:	udiv	x2, x0, x1
  404464:	ldr	x1, [sp, #16]
  404468:	mul	x1, x2, x1
  40446c:	sub	x0, x0, x1
  404470:	ldp	x29, x30, [sp], #48
  404474:	ret
  404478:	sub	sp, sp, #0x20
  40447c:	str	x0, [sp, #8]
  404480:	str	x1, [sp]
  404484:	ldr	x0, [sp, #8]
  404488:	str	x0, [sp, #24]
  40448c:	ldr	x0, [sp, #24]
  404490:	ldr	x0, [x0, #8]
  404494:	ldr	x1, [sp]
  404498:	udiv	x2, x0, x1
  40449c:	ldr	x1, [sp]
  4044a0:	mul	x1, x2, x1
  4044a4:	sub	x0, x0, x1
  4044a8:	add	sp, sp, #0x20
  4044ac:	ret
  4044b0:	stp	x29, x30, [sp, #-48]!
  4044b4:	mov	x29, sp
  4044b8:	str	x0, [sp, #24]
  4044bc:	str	x1, [sp, #16]
  4044c0:	ldr	x0, [sp, #24]
  4044c4:	str	x0, [sp, #40]
  4044c8:	ldr	x0, [sp, #16]
  4044cc:	str	x0, [sp, #32]
  4044d0:	ldr	x0, [sp, #40]
  4044d4:	ldr	x1, [x0, #8]
  4044d8:	ldr	x0, [sp, #32]
  4044dc:	ldr	x0, [x0, #8]
  4044e0:	cmp	x1, x0
  4044e4:	b.ne	404530 <__fxstatat@plt+0x3020>  // b.any
  4044e8:	ldr	x0, [sp, #40]
  4044ec:	ldr	x1, [x0, #16]
  4044f0:	ldr	x0, [sp, #32]
  4044f4:	ldr	x0, [x0, #16]
  4044f8:	cmp	x1, x0
  4044fc:	b.ne	404530 <__fxstatat@plt+0x3020>  // b.any
  404500:	ldr	x0, [sp, #40]
  404504:	ldr	x2, [x0]
  404508:	ldr	x0, [sp, #32]
  40450c:	ldr	x0, [x0]
  404510:	mov	x1, x0
  404514:	mov	x0, x2
  404518:	bl	406940 <__fxstatat@plt+0x5430>
  40451c:	and	w0, w0, #0xff
  404520:	cmp	w0, #0x0
  404524:	b.eq	404530 <__fxstatat@plt+0x3020>  // b.none
  404528:	mov	w0, #0x1                   	// #1
  40452c:	b	404534 <__fxstatat@plt+0x3024>
  404530:	mov	w0, #0x0                   	// #0
  404534:	and	w0, w0, #0x1
  404538:	and	w0, w0, #0xff
  40453c:	ldp	x29, x30, [sp], #48
  404540:	ret
  404544:	stp	x29, x30, [sp, #-48]!
  404548:	mov	x29, sp
  40454c:	str	x0, [sp, #24]
  404550:	str	x1, [sp, #16]
  404554:	ldr	x0, [sp, #24]
  404558:	str	x0, [sp, #40]
  40455c:	ldr	x0, [sp, #16]
  404560:	str	x0, [sp, #32]
  404564:	ldr	x0, [sp, #40]
  404568:	ldr	x1, [x0, #8]
  40456c:	ldr	x0, [sp, #32]
  404570:	ldr	x0, [x0, #8]
  404574:	cmp	x1, x0
  404578:	b.ne	4045c0 <__fxstatat@plt+0x30b0>  // b.any
  40457c:	ldr	x0, [sp, #40]
  404580:	ldr	x1, [x0, #16]
  404584:	ldr	x0, [sp, #32]
  404588:	ldr	x0, [x0, #16]
  40458c:	cmp	x1, x0
  404590:	b.ne	4045c0 <__fxstatat@plt+0x30b0>  // b.any
  404594:	ldr	x0, [sp, #40]
  404598:	ldr	x2, [x0]
  40459c:	ldr	x0, [sp, #32]
  4045a0:	ldr	x0, [x0]
  4045a4:	mov	x1, x0
  4045a8:	mov	x0, x2
  4045ac:	bl	4013f0 <strcmp@plt>
  4045b0:	cmp	w0, #0x0
  4045b4:	b.ne	4045c0 <__fxstatat@plt+0x30b0>  // b.any
  4045b8:	mov	w0, #0x1                   	// #1
  4045bc:	b	4045c4 <__fxstatat@plt+0x30b4>
  4045c0:	mov	w0, #0x0                   	// #0
  4045c4:	and	w0, w0, #0x1
  4045c8:	and	w0, w0, #0xff
  4045cc:	ldp	x29, x30, [sp], #48
  4045d0:	ret
  4045d4:	stp	x29, x30, [sp, #-48]!
  4045d8:	mov	x29, sp
  4045dc:	str	x0, [sp, #24]
  4045e0:	ldr	x0, [sp, #24]
  4045e4:	str	x0, [sp, #40]
  4045e8:	ldr	x0, [sp, #40]
  4045ec:	ldr	x0, [x0]
  4045f0:	bl	401420 <free@plt>
  4045f4:	ldr	x0, [sp, #40]
  4045f8:	bl	401420 <free@plt>
  4045fc:	nop
  404600:	ldp	x29, x30, [sp], #48
  404604:	ret
  404608:	stp	x29, x30, [sp, #-48]!
  40460c:	mov	x29, sp
  404610:	str	x0, [sp, #24]
  404614:	ldr	x0, [sp, #24]
  404618:	cmp	x0, #0x0
  40461c:	b.ne	404648 <__fxstatat@plt+0x3138>  // b.any
  404620:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  404624:	add	x0, x0, #0x210
  404628:	ldr	x0, [x0]
  40462c:	mov	x3, x0
  404630:	mov	x2, #0x37                  	// #55
  404634:	mov	x1, #0x1                   	// #1
  404638:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  40463c:	add	x0, x0, #0x38
  404640:	bl	401450 <fwrite@plt>
  404644:	bl	4013a0 <abort@plt>
  404648:	mov	w1, #0x2f                  	// #47
  40464c:	ldr	x0, [sp, #24]
  404650:	bl	401380 <strrchr@plt>
  404654:	str	x0, [sp, #40]
  404658:	ldr	x0, [sp, #40]
  40465c:	cmp	x0, #0x0
  404660:	b.eq	404670 <__fxstatat@plt+0x3160>  // b.none
  404664:	ldr	x0, [sp, #40]
  404668:	add	x0, x0, #0x1
  40466c:	b	404674 <__fxstatat@plt+0x3164>
  404670:	ldr	x0, [sp, #24]
  404674:	str	x0, [sp, #32]
  404678:	ldr	x1, [sp, #32]
  40467c:	ldr	x0, [sp, #24]
  404680:	sub	x0, x1, x0
  404684:	cmp	x0, #0x6
  404688:	b.le	4046f0 <__fxstatat@plt+0x31e0>
  40468c:	ldr	x0, [sp, #32]
  404690:	sub	x3, x0, #0x7
  404694:	mov	x2, #0x7                   	// #7
  404698:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  40469c:	add	x1, x0, #0x70
  4046a0:	mov	x0, x3
  4046a4:	bl	401310 <strncmp@plt>
  4046a8:	cmp	w0, #0x0
  4046ac:	b.ne	4046f0 <__fxstatat@plt+0x31e0>  // b.any
  4046b0:	ldr	x0, [sp, #32]
  4046b4:	str	x0, [sp, #24]
  4046b8:	mov	x2, #0x3                   	// #3
  4046bc:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  4046c0:	add	x1, x0, #0x78
  4046c4:	ldr	x0, [sp, #32]
  4046c8:	bl	401310 <strncmp@plt>
  4046cc:	cmp	w0, #0x0
  4046d0:	b.ne	4046f0 <__fxstatat@plt+0x31e0>  // b.any
  4046d4:	ldr	x0, [sp, #32]
  4046d8:	add	x0, x0, #0x3
  4046dc:	str	x0, [sp, #24]
  4046e0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4046e4:	add	x0, x0, #0x228
  4046e8:	ldr	x1, [sp, #24]
  4046ec:	str	x1, [x0]
  4046f0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4046f4:	add	x0, x0, #0x248
  4046f8:	ldr	x1, [sp, #24]
  4046fc:	str	x1, [x0]
  404700:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  404704:	add	x0, x0, #0x208
  404708:	ldr	x1, [sp, #24]
  40470c:	str	x1, [x0]
  404710:	nop
  404714:	ldp	x29, x30, [sp], #48
  404718:	ret
  40471c:	stp	x29, x30, [sp, #-48]!
  404720:	mov	x29, sp
  404724:	str	x0, [sp, #24]
  404728:	bl	4014c0 <__errno_location@plt>
  40472c:	ldr	w0, [x0]
  404730:	str	w0, [sp, #44]
  404734:	ldr	x0, [sp, #24]
  404738:	cmp	x0, #0x0
  40473c:	b.eq	404748 <__fxstatat@plt+0x3238>  // b.none
  404740:	ldr	x0, [sp, #24]
  404744:	b	404750 <__fxstatat@plt+0x3240>
  404748:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  40474c:	add	x0, x0, #0x250
  404750:	mov	x1, #0x38                  	// #56
  404754:	bl	407714 <__fxstatat@plt+0x6204>
  404758:	str	x0, [sp, #32]
  40475c:	bl	4014c0 <__errno_location@plt>
  404760:	mov	x1, x0
  404764:	ldr	w0, [sp, #44]
  404768:	str	w0, [x1]
  40476c:	ldr	x0, [sp, #32]
  404770:	ldp	x29, x30, [sp], #48
  404774:	ret
  404778:	sub	sp, sp, #0x10
  40477c:	str	x0, [sp, #8]
  404780:	ldr	x0, [sp, #8]
  404784:	cmp	x0, #0x0
  404788:	b.eq	404794 <__fxstatat@plt+0x3284>  // b.none
  40478c:	ldr	x0, [sp, #8]
  404790:	b	40479c <__fxstatat@plt+0x328c>
  404794:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  404798:	add	x0, x0, #0x250
  40479c:	ldr	w0, [x0]
  4047a0:	add	sp, sp, #0x10
  4047a4:	ret
  4047a8:	sub	sp, sp, #0x10
  4047ac:	str	x0, [sp, #8]
  4047b0:	str	w1, [sp, #4]
  4047b4:	ldr	x0, [sp, #8]
  4047b8:	cmp	x0, #0x0
  4047bc:	b.eq	4047c8 <__fxstatat@plt+0x32b8>  // b.none
  4047c0:	ldr	x0, [sp, #8]
  4047c4:	b	4047d0 <__fxstatat@plt+0x32c0>
  4047c8:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4047cc:	add	x0, x0, #0x250
  4047d0:	ldr	w1, [sp, #4]
  4047d4:	str	w1, [x0]
  4047d8:	nop
  4047dc:	add	sp, sp, #0x10
  4047e0:	ret
  4047e4:	sub	sp, sp, #0x30
  4047e8:	str	x0, [sp, #8]
  4047ec:	strb	w1, [sp, #7]
  4047f0:	str	w2, [sp]
  4047f4:	ldrb	w0, [sp, #7]
  4047f8:	strb	w0, [sp, #47]
  4047fc:	ldr	x0, [sp, #8]
  404800:	cmp	x0, #0x0
  404804:	b.eq	404810 <__fxstatat@plt+0x3300>  // b.none
  404808:	ldr	x0, [sp, #8]
  40480c:	b	404818 <__fxstatat@plt+0x3308>
  404810:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  404814:	add	x0, x0, #0x250
  404818:	add	x1, x0, #0x8
  40481c:	ldrb	w0, [sp, #47]
  404820:	lsr	w0, w0, #5
  404824:	and	w0, w0, #0xff
  404828:	and	x0, x0, #0xff
  40482c:	lsl	x0, x0, #2
  404830:	add	x0, x1, x0
  404834:	str	x0, [sp, #32]
  404838:	ldrb	w0, [sp, #47]
  40483c:	and	w0, w0, #0x1f
  404840:	str	w0, [sp, #28]
  404844:	ldr	x0, [sp, #32]
  404848:	ldr	w1, [x0]
  40484c:	ldr	w0, [sp, #28]
  404850:	lsr	w0, w1, w0
  404854:	and	w0, w0, #0x1
  404858:	str	w0, [sp, #24]
  40485c:	ldr	x0, [sp, #32]
  404860:	ldr	w0, [x0]
  404864:	ldr	w1, [sp]
  404868:	and	w2, w1, #0x1
  40486c:	ldr	w1, [sp, #24]
  404870:	eor	w2, w2, w1
  404874:	ldr	w1, [sp, #28]
  404878:	lsl	w1, w2, w1
  40487c:	eor	w1, w0, w1
  404880:	ldr	x0, [sp, #32]
  404884:	str	w1, [x0]
  404888:	ldr	w0, [sp, #24]
  40488c:	add	sp, sp, #0x30
  404890:	ret
  404894:	sub	sp, sp, #0x20
  404898:	str	x0, [sp, #8]
  40489c:	str	w1, [sp, #4]
  4048a0:	ldr	x0, [sp, #8]
  4048a4:	cmp	x0, #0x0
  4048a8:	b.ne	4048b8 <__fxstatat@plt+0x33a8>  // b.any
  4048ac:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4048b0:	add	x0, x0, #0x250
  4048b4:	str	x0, [sp, #8]
  4048b8:	ldr	x0, [sp, #8]
  4048bc:	ldr	w0, [x0, #4]
  4048c0:	str	w0, [sp, #28]
  4048c4:	ldr	x0, [sp, #8]
  4048c8:	ldr	w1, [sp, #4]
  4048cc:	str	w1, [x0, #4]
  4048d0:	ldr	w0, [sp, #28]
  4048d4:	add	sp, sp, #0x20
  4048d8:	ret
  4048dc:	stp	x29, x30, [sp, #-48]!
  4048e0:	mov	x29, sp
  4048e4:	str	x0, [sp, #40]
  4048e8:	str	x1, [sp, #32]
  4048ec:	str	x2, [sp, #24]
  4048f0:	ldr	x0, [sp, #40]
  4048f4:	cmp	x0, #0x0
  4048f8:	b.ne	404908 <__fxstatat@plt+0x33f8>  // b.any
  4048fc:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  404900:	add	x0, x0, #0x250
  404904:	str	x0, [sp, #40]
  404908:	ldr	x0, [sp, #40]
  40490c:	mov	w1, #0xa                   	// #10
  404910:	str	w1, [x0]
  404914:	ldr	x0, [sp, #32]
  404918:	cmp	x0, #0x0
  40491c:	b.eq	40492c <__fxstatat@plt+0x341c>  // b.none
  404920:	ldr	x0, [sp, #24]
  404924:	cmp	x0, #0x0
  404928:	b.ne	404930 <__fxstatat@plt+0x3420>  // b.any
  40492c:	bl	4013a0 <abort@plt>
  404930:	ldr	x0, [sp, #40]
  404934:	ldr	x1, [sp, #32]
  404938:	str	x1, [x0, #40]
  40493c:	ldr	x0, [sp, #40]
  404940:	ldr	x1, [sp, #24]
  404944:	str	x1, [x0, #48]
  404948:	nop
  40494c:	ldp	x29, x30, [sp], #48
  404950:	ret
  404954:	stp	x29, x30, [sp, #-96]!
  404958:	mov	x29, sp
  40495c:	mov	x1, x8
  404960:	str	w0, [sp, #28]
  404964:	stp	xzr, xzr, [sp, #40]
  404968:	stp	xzr, xzr, [sp, #56]
  40496c:	stp	xzr, xzr, [sp, #72]
  404970:	str	xzr, [sp, #88]
  404974:	ldr	w0, [sp, #28]
  404978:	cmp	w0, #0xa
  40497c:	b.ne	404984 <__fxstatat@plt+0x3474>  // b.any
  404980:	bl	4013a0 <abort@plt>
  404984:	ldr	w0, [sp, #28]
  404988:	str	w0, [sp, #40]
  40498c:	add	x0, sp, #0x28
  404990:	ldp	x2, x3, [x0]
  404994:	stp	x2, x3, [x1]
  404998:	ldp	x2, x3, [x0, #16]
  40499c:	stp	x2, x3, [x1, #16]
  4049a0:	ldp	x2, x3, [x0, #32]
  4049a4:	stp	x2, x3, [x1, #32]
  4049a8:	ldr	x0, [x0, #48]
  4049ac:	str	x0, [x1, #48]
  4049b0:	ldp	x29, x30, [sp], #96
  4049b4:	ret
  4049b8:	stp	x29, x30, [sp, #-48]!
  4049bc:	mov	x29, sp
  4049c0:	str	x0, [sp, #24]
  4049c4:	str	w1, [sp, #20]
  4049c8:	ldr	x0, [sp, #24]
  4049cc:	bl	4014e0 <gettext@plt>
  4049d0:	str	x0, [sp, #40]
  4049d4:	ldr	x1, [sp, #40]
  4049d8:	ldr	x0, [sp, #24]
  4049dc:	cmp	x1, x0
  4049e0:	b.eq	4049ec <__fxstatat@plt+0x34dc>  // b.none
  4049e4:	ldr	x0, [sp, #40]
  4049e8:	b	404a94 <__fxstatat@plt+0x3584>
  4049ec:	bl	407f50 <__fxstatat@plt+0x6a40>
  4049f0:	str	x0, [sp, #32]
  4049f4:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  4049f8:	add	x1, x0, #0x170
  4049fc:	ldr	x0, [sp, #32]
  404a00:	bl	407aac <__fxstatat@plt+0x659c>
  404a04:	cmp	w0, #0x0
  404a08:	b.ne	404a34 <__fxstatat@plt+0x3524>  // b.any
  404a0c:	ldr	x0, [sp, #24]
  404a10:	ldrb	w0, [x0]
  404a14:	cmp	w0, #0x60
  404a18:	b.ne	404a28 <__fxstatat@plt+0x3518>  // b.any
  404a1c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404a20:	add	x0, x0, #0x178
  404a24:	b	404a94 <__fxstatat@plt+0x3584>
  404a28:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404a2c:	add	x0, x0, #0x180
  404a30:	b	404a94 <__fxstatat@plt+0x3584>
  404a34:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404a38:	add	x1, x0, #0x188
  404a3c:	ldr	x0, [sp, #32]
  404a40:	bl	407aac <__fxstatat@plt+0x659c>
  404a44:	cmp	w0, #0x0
  404a48:	b.ne	404a74 <__fxstatat@plt+0x3564>  // b.any
  404a4c:	ldr	x0, [sp, #24]
  404a50:	ldrb	w0, [x0]
  404a54:	cmp	w0, #0x60
  404a58:	b.ne	404a68 <__fxstatat@plt+0x3558>  // b.any
  404a5c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404a60:	add	x0, x0, #0x190
  404a64:	b	404a94 <__fxstatat@plt+0x3584>
  404a68:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404a6c:	add	x0, x0, #0x198
  404a70:	b	404a94 <__fxstatat@plt+0x3584>
  404a74:	ldr	w0, [sp, #20]
  404a78:	cmp	w0, #0x9
  404a7c:	b.ne	404a8c <__fxstatat@plt+0x357c>  // b.any
  404a80:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404a84:	add	x0, x0, #0x1a0
  404a88:	b	404a94 <__fxstatat@plt+0x3584>
  404a8c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404a90:	add	x0, x0, #0x1a8
  404a94:	ldp	x29, x30, [sp], #48
  404a98:	ret
  404a9c:	sub	sp, sp, #0xf0
  404aa0:	stp	x29, x30, [sp, #16]
  404aa4:	add	x29, sp, #0x10
  404aa8:	str	x19, [sp, #32]
  404aac:	str	x0, [sp, #104]
  404ab0:	str	x1, [sp, #96]
  404ab4:	str	x2, [sp, #88]
  404ab8:	str	x3, [sp, #80]
  404abc:	str	w4, [sp, #76]
  404ac0:	str	w5, [sp, #72]
  404ac4:	str	x6, [sp, #64]
  404ac8:	str	x7, [sp, #56]
  404acc:	str	xzr, [sp, #224]
  404ad0:	str	xzr, [sp, #216]
  404ad4:	str	xzr, [sp, #208]
  404ad8:	str	xzr, [sp, #200]
  404adc:	strb	wzr, [sp, #199]
  404ae0:	bl	401430 <__ctype_get_mb_cur_max@plt>
  404ae4:	cmp	x0, #0x1
  404ae8:	cset	w0, eq  // eq = none
  404aec:	strb	w0, [sp, #159]
  404af0:	ldr	w0, [sp, #72]
  404af4:	and	w0, w0, #0x2
  404af8:	cmp	w0, #0x0
  404afc:	cset	w0, ne  // ne = any
  404b00:	strb	w0, [sp, #198]
  404b04:	strb	wzr, [sp, #197]
  404b08:	strb	wzr, [sp, #196]
  404b0c:	mov	w0, #0x1                   	// #1
  404b10:	strb	w0, [sp, #195]
  404b14:	ldr	w0, [sp, #76]
  404b18:	cmp	w0, #0xa
  404b1c:	b.hi	404db8 <__fxstatat@plt+0x38a8>  // b.pmore
  404b20:	ldr	w0, [sp, #76]
  404b24:	cmp	w0, #0x8
  404b28:	b.cs	404c5c <__fxstatat@plt+0x374c>  // b.hs, b.nlast
  404b2c:	ldr	w0, [sp, #76]
  404b30:	cmp	w0, #0x7
  404b34:	b.eq	404c4c <__fxstatat@plt+0x373c>  // b.none
  404b38:	ldr	w0, [sp, #76]
  404b3c:	cmp	w0, #0x7
  404b40:	b.hi	404db8 <__fxstatat@plt+0x38a8>  // b.pmore
  404b44:	ldr	w0, [sp, #76]
  404b48:	cmp	w0, #0x6
  404b4c:	b.eq	404bd8 <__fxstatat@plt+0x36c8>  // b.none
  404b50:	ldr	w0, [sp, #76]
  404b54:	cmp	w0, #0x6
  404b58:	b.hi	404db8 <__fxstatat@plt+0x38a8>  // b.pmore
  404b5c:	ldr	w0, [sp, #76]
  404b60:	cmp	w0, #0x5
  404b64:	b.eq	404be8 <__fxstatat@plt+0x36d8>  // b.none
  404b68:	ldr	w0, [sp, #76]
  404b6c:	cmp	w0, #0x5
  404b70:	b.hi	404db8 <__fxstatat@plt+0x38a8>  // b.pmore
  404b74:	ldr	w0, [sp, #76]
  404b78:	cmp	w0, #0x4
  404b7c:	b.eq	404d30 <__fxstatat@plt+0x3820>  // b.none
  404b80:	ldr	w0, [sp, #76]
  404b84:	cmp	w0, #0x4
  404b88:	b.hi	404db8 <__fxstatat@plt+0x38a8>  // b.pmore
  404b8c:	ldr	w0, [sp, #76]
  404b90:	cmp	w0, #0x3
  404b94:	b.eq	404d20 <__fxstatat@plt+0x3810>  // b.none
  404b98:	ldr	w0, [sp, #76]
  404b9c:	cmp	w0, #0x3
  404ba0:	b.hi	404db8 <__fxstatat@plt+0x38a8>  // b.pmore
  404ba4:	ldr	w0, [sp, #76]
  404ba8:	cmp	w0, #0x2
  404bac:	b.eq	404d4c <__fxstatat@plt+0x383c>  // b.none
  404bb0:	ldr	w0, [sp, #76]
  404bb4:	cmp	w0, #0x2
  404bb8:	b.hi	404db8 <__fxstatat@plt+0x38a8>  // b.pmore
  404bbc:	ldr	w0, [sp, #76]
  404bc0:	cmp	w0, #0x0
  404bc4:	b.eq	404db0 <__fxstatat@plt+0x38a0>  // b.none
  404bc8:	ldr	w0, [sp, #76]
  404bcc:	cmp	w0, #0x1
  404bd0:	b.eq	404d28 <__fxstatat@plt+0x3818>  // b.none
  404bd4:	b	404db8 <__fxstatat@plt+0x38a8>
  404bd8:	mov	w0, #0x5                   	// #5
  404bdc:	str	w0, [sp, #76]
  404be0:	mov	w0, #0x1                   	// #1
  404be4:	strb	w0, [sp, #198]
  404be8:	ldrb	w0, [sp, #198]
  404bec:	eor	w0, w0, #0x1
  404bf0:	and	w0, w0, #0xff
  404bf4:	cmp	w0, #0x0
  404bf8:	b.eq	404c2c <__fxstatat@plt+0x371c>  // b.none
  404bfc:	ldr	x1, [sp, #224]
  404c00:	ldr	x0, [sp, #96]
  404c04:	cmp	x1, x0
  404c08:	b.cs	404c20 <__fxstatat@plt+0x3710>  // b.hs, b.nlast
  404c0c:	ldr	x1, [sp, #104]
  404c10:	ldr	x0, [sp, #224]
  404c14:	add	x0, x1, x0
  404c18:	mov	w1, #0x22                  	// #34
  404c1c:	strb	w1, [x0]
  404c20:	ldr	x0, [sp, #224]
  404c24:	add	x0, x0, #0x1
  404c28:	str	x0, [sp, #224]
  404c2c:	mov	w0, #0x1                   	// #1
  404c30:	strb	w0, [sp, #199]
  404c34:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404c38:	add	x0, x0, #0x1a0
  404c3c:	str	x0, [sp, #208]
  404c40:	mov	x0, #0x1                   	// #1
  404c44:	str	x0, [sp, #200]
  404c48:	b	404dbc <__fxstatat@plt+0x38ac>
  404c4c:	mov	w0, #0x1                   	// #1
  404c50:	strb	w0, [sp, #199]
  404c54:	strb	wzr, [sp, #198]
  404c58:	b	404dbc <__fxstatat@plt+0x38ac>
  404c5c:	ldr	w0, [sp, #76]
  404c60:	cmp	w0, #0xa
  404c64:	b.eq	404c90 <__fxstatat@plt+0x3780>  // b.none
  404c68:	ldr	w1, [sp, #76]
  404c6c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404c70:	add	x0, x0, #0x1b0
  404c74:	bl	4049b8 <__fxstatat@plt+0x34a8>
  404c78:	str	x0, [sp, #56]
  404c7c:	ldr	w1, [sp, #76]
  404c80:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404c84:	add	x0, x0, #0x1a8
  404c88:	bl	4049b8 <__fxstatat@plt+0x34a8>
  404c8c:	str	x0, [sp, #240]
  404c90:	ldrb	w0, [sp, #198]
  404c94:	eor	w0, w0, #0x1
  404c98:	and	w0, w0, #0xff
  404c9c:	cmp	w0, #0x0
  404ca0:	b.eq	404d00 <__fxstatat@plt+0x37f0>  // b.none
  404ca4:	ldr	x0, [sp, #56]
  404ca8:	str	x0, [sp, #208]
  404cac:	b	404cf0 <__fxstatat@plt+0x37e0>
  404cb0:	ldr	x1, [sp, #224]
  404cb4:	ldr	x0, [sp, #96]
  404cb8:	cmp	x1, x0
  404cbc:	b.cs	404cd8 <__fxstatat@plt+0x37c8>  // b.hs, b.nlast
  404cc0:	ldr	x1, [sp, #104]
  404cc4:	ldr	x0, [sp, #224]
  404cc8:	add	x0, x1, x0
  404ccc:	ldr	x1, [sp, #208]
  404cd0:	ldrb	w1, [x1]
  404cd4:	strb	w1, [x0]
  404cd8:	ldr	x0, [sp, #224]
  404cdc:	add	x0, x0, #0x1
  404ce0:	str	x0, [sp, #224]
  404ce4:	ldr	x0, [sp, #208]
  404ce8:	add	x0, x0, #0x1
  404cec:	str	x0, [sp, #208]
  404cf0:	ldr	x0, [sp, #208]
  404cf4:	ldrb	w0, [x0]
  404cf8:	cmp	w0, #0x0
  404cfc:	b.ne	404cb0 <__fxstatat@plt+0x37a0>  // b.any
  404d00:	mov	w0, #0x1                   	// #1
  404d04:	strb	w0, [sp, #199]
  404d08:	ldr	x0, [sp, #240]
  404d0c:	str	x0, [sp, #208]
  404d10:	ldr	x0, [sp, #208]
  404d14:	bl	401250 <strlen@plt>
  404d18:	str	x0, [sp, #200]
  404d1c:	b	404dbc <__fxstatat@plt+0x38ac>
  404d20:	mov	w0, #0x1                   	// #1
  404d24:	strb	w0, [sp, #199]
  404d28:	mov	w0, #0x1                   	// #1
  404d2c:	strb	w0, [sp, #198]
  404d30:	ldrb	w0, [sp, #198]
  404d34:	eor	w0, w0, #0x1
  404d38:	and	w0, w0, #0xff
  404d3c:	cmp	w0, #0x0
  404d40:	b.eq	404d4c <__fxstatat@plt+0x383c>  // b.none
  404d44:	mov	w0, #0x1                   	// #1
  404d48:	strb	w0, [sp, #199]
  404d4c:	mov	w0, #0x2                   	// #2
  404d50:	str	w0, [sp, #76]
  404d54:	ldrb	w0, [sp, #198]
  404d58:	eor	w0, w0, #0x1
  404d5c:	and	w0, w0, #0xff
  404d60:	cmp	w0, #0x0
  404d64:	b.eq	404d98 <__fxstatat@plt+0x3888>  // b.none
  404d68:	ldr	x1, [sp, #224]
  404d6c:	ldr	x0, [sp, #96]
  404d70:	cmp	x1, x0
  404d74:	b.cs	404d8c <__fxstatat@plt+0x387c>  // b.hs, b.nlast
  404d78:	ldr	x1, [sp, #104]
  404d7c:	ldr	x0, [sp, #224]
  404d80:	add	x0, x1, x0
  404d84:	mov	w1, #0x27                  	// #39
  404d88:	strb	w1, [x0]
  404d8c:	ldr	x0, [sp, #224]
  404d90:	add	x0, x0, #0x1
  404d94:	str	x0, [sp, #224]
  404d98:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  404d9c:	add	x0, x0, #0x1a8
  404da0:	str	x0, [sp, #208]
  404da4:	mov	x0, #0x1                   	// #1
  404da8:	str	x0, [sp, #200]
  404dac:	b	404dbc <__fxstatat@plt+0x38ac>
  404db0:	strb	wzr, [sp, #198]
  404db4:	b	404dbc <__fxstatat@plt+0x38ac>
  404db8:	bl	4013a0 <abort@plt>
  404dbc:	str	xzr, [sp, #232]
  404dc0:	b	405c78 <__fxstatat@plt+0x4768>
  404dc4:	strb	wzr, [sp, #192]
  404dc8:	strb	wzr, [sp, #191]
  404dcc:	strb	wzr, [sp, #190]
  404dd0:	ldrb	w0, [sp, #199]
  404dd4:	cmp	w0, #0x0
  404dd8:	b.eq	404e6c <__fxstatat@plt+0x395c>  // b.none
  404ddc:	ldr	w0, [sp, #76]
  404de0:	cmp	w0, #0x2
  404de4:	b.eq	404e6c <__fxstatat@plt+0x395c>  // b.none
  404de8:	ldr	x0, [sp, #200]
  404dec:	cmp	x0, #0x0
  404df0:	b.eq	404e6c <__fxstatat@plt+0x395c>  // b.none
  404df4:	ldr	x1, [sp, #232]
  404df8:	ldr	x0, [sp, #200]
  404dfc:	add	x19, x1, x0
  404e00:	ldr	x0, [sp, #80]
  404e04:	cmn	x0, #0x1
  404e08:	b.ne	404e2c <__fxstatat@plt+0x391c>  // b.any
  404e0c:	ldr	x0, [sp, #200]
  404e10:	cmp	x0, #0x1
  404e14:	b.ls	404e2c <__fxstatat@plt+0x391c>  // b.plast
  404e18:	ldr	x0, [sp, #88]
  404e1c:	bl	401250 <strlen@plt>
  404e20:	str	x0, [sp, #80]
  404e24:	ldr	x0, [sp, #80]
  404e28:	b	404e30 <__fxstatat@plt+0x3920>
  404e2c:	ldr	x0, [sp, #80]
  404e30:	cmp	x0, x19
  404e34:	b.cc	404e6c <__fxstatat@plt+0x395c>  // b.lo, b.ul, b.last
  404e38:	ldr	x1, [sp, #88]
  404e3c:	ldr	x0, [sp, #232]
  404e40:	add	x0, x1, x0
  404e44:	ldr	x2, [sp, #200]
  404e48:	ldr	x1, [sp, #208]
  404e4c:	bl	4013c0 <memcmp@plt>
  404e50:	cmp	w0, #0x0
  404e54:	b.ne	404e6c <__fxstatat@plt+0x395c>  // b.any
  404e58:	ldrb	w0, [sp, #198]
  404e5c:	cmp	w0, #0x0
  404e60:	b.ne	405e10 <__fxstatat@plt+0x4900>  // b.any
  404e64:	mov	w0, #0x1                   	// #1
  404e68:	strb	w0, [sp, #192]
  404e6c:	ldr	x1, [sp, #88]
  404e70:	ldr	x0, [sp, #232]
  404e74:	add	x0, x1, x0
  404e78:	ldrb	w0, [x0]
  404e7c:	strb	w0, [sp, #194]
  404e80:	ldrb	w0, [sp, #194]
  404e84:	cmp	w0, #0x7e
  404e88:	b.hi	405480 <__fxstatat@plt+0x3f70>  // b.pmore
  404e8c:	adrp	x1, 409000 <__fxstatat@plt+0x7af0>
  404e90:	add	x1, x1, #0x1b4
  404e94:	ldr	w0, [x1, w0, uxtw #2]
  404e98:	adr	x1, 404ea4 <__fxstatat@plt+0x3994>
  404e9c:	add	x0, x1, w0, sxtw #2
  404ea0:	br	x0
  404ea4:	ldrb	w0, [sp, #199]
  404ea8:	cmp	w0, #0x0
  404eac:	b.eq	405070 <__fxstatat@plt+0x3b60>  // b.none
  404eb0:	ldrb	w0, [sp, #198]
  404eb4:	cmp	w0, #0x0
  404eb8:	b.ne	405e18 <__fxstatat@plt+0x4908>  // b.any
  404ebc:	mov	w0, #0x1                   	// #1
  404ec0:	strb	w0, [sp, #191]
  404ec4:	ldr	w0, [sp, #76]
  404ec8:	cmp	w0, #0x2
  404ecc:	b.ne	404f7c <__fxstatat@plt+0x3a6c>  // b.any
  404ed0:	ldrb	w0, [sp, #197]
  404ed4:	eor	w0, w0, #0x1
  404ed8:	and	w0, w0, #0xff
  404edc:	cmp	w0, #0x0
  404ee0:	b.eq	404f7c <__fxstatat@plt+0x3a6c>  // b.none
  404ee4:	ldr	x1, [sp, #224]
  404ee8:	ldr	x0, [sp, #96]
  404eec:	cmp	x1, x0
  404ef0:	b.cs	404f08 <__fxstatat@plt+0x39f8>  // b.hs, b.nlast
  404ef4:	ldr	x1, [sp, #104]
  404ef8:	ldr	x0, [sp, #224]
  404efc:	add	x0, x1, x0
  404f00:	mov	w1, #0x27                  	// #39
  404f04:	strb	w1, [x0]
  404f08:	ldr	x0, [sp, #224]
  404f0c:	add	x0, x0, #0x1
  404f10:	str	x0, [sp, #224]
  404f14:	ldr	x1, [sp, #224]
  404f18:	ldr	x0, [sp, #96]
  404f1c:	cmp	x1, x0
  404f20:	b.cs	404f38 <__fxstatat@plt+0x3a28>  // b.hs, b.nlast
  404f24:	ldr	x1, [sp, #104]
  404f28:	ldr	x0, [sp, #224]
  404f2c:	add	x0, x1, x0
  404f30:	mov	w1, #0x24                  	// #36
  404f34:	strb	w1, [x0]
  404f38:	ldr	x0, [sp, #224]
  404f3c:	add	x0, x0, #0x1
  404f40:	str	x0, [sp, #224]
  404f44:	ldr	x1, [sp, #224]
  404f48:	ldr	x0, [sp, #96]
  404f4c:	cmp	x1, x0
  404f50:	b.cs	404f68 <__fxstatat@plt+0x3a58>  // b.hs, b.nlast
  404f54:	ldr	x1, [sp, #104]
  404f58:	ldr	x0, [sp, #224]
  404f5c:	add	x0, x1, x0
  404f60:	mov	w1, #0x27                  	// #39
  404f64:	strb	w1, [x0]
  404f68:	ldr	x0, [sp, #224]
  404f6c:	add	x0, x0, #0x1
  404f70:	str	x0, [sp, #224]
  404f74:	mov	w0, #0x1                   	// #1
  404f78:	strb	w0, [sp, #197]
  404f7c:	ldr	x1, [sp, #224]
  404f80:	ldr	x0, [sp, #96]
  404f84:	cmp	x1, x0
  404f88:	b.cs	404fa0 <__fxstatat@plt+0x3a90>  // b.hs, b.nlast
  404f8c:	ldr	x1, [sp, #104]
  404f90:	ldr	x0, [sp, #224]
  404f94:	add	x0, x1, x0
  404f98:	mov	w1, #0x5c                  	// #92
  404f9c:	strb	w1, [x0]
  404fa0:	ldr	x0, [sp, #224]
  404fa4:	add	x0, x0, #0x1
  404fa8:	str	x0, [sp, #224]
  404fac:	ldr	w0, [sp, #76]
  404fb0:	cmp	w0, #0x2
  404fb4:	b.eq	405064 <__fxstatat@plt+0x3b54>  // b.none
  404fb8:	ldr	x0, [sp, #232]
  404fbc:	add	x0, x0, #0x1
  404fc0:	ldr	x1, [sp, #80]
  404fc4:	cmp	x1, x0
  404fc8:	b.ls	405064 <__fxstatat@plt+0x3b54>  // b.plast
  404fcc:	ldr	x0, [sp, #232]
  404fd0:	add	x0, x0, #0x1
  404fd4:	ldr	x1, [sp, #88]
  404fd8:	add	x0, x1, x0
  404fdc:	ldrb	w0, [x0]
  404fe0:	cmp	w0, #0x2f
  404fe4:	b.ls	405064 <__fxstatat@plt+0x3b54>  // b.plast
  404fe8:	ldr	x0, [sp, #232]
  404fec:	add	x0, x0, #0x1
  404ff0:	ldr	x1, [sp, #88]
  404ff4:	add	x0, x1, x0
  404ff8:	ldrb	w0, [x0]
  404ffc:	cmp	w0, #0x39
  405000:	b.hi	405064 <__fxstatat@plt+0x3b54>  // b.pmore
  405004:	ldr	x1, [sp, #224]
  405008:	ldr	x0, [sp, #96]
  40500c:	cmp	x1, x0
  405010:	b.cs	405028 <__fxstatat@plt+0x3b18>  // b.hs, b.nlast
  405014:	ldr	x1, [sp, #104]
  405018:	ldr	x0, [sp, #224]
  40501c:	add	x0, x1, x0
  405020:	mov	w1, #0x30                  	// #48
  405024:	strb	w1, [x0]
  405028:	ldr	x0, [sp, #224]
  40502c:	add	x0, x0, #0x1
  405030:	str	x0, [sp, #224]
  405034:	ldr	x1, [sp, #224]
  405038:	ldr	x0, [sp, #96]
  40503c:	cmp	x1, x0
  405040:	b.cs	405058 <__fxstatat@plt+0x3b48>  // b.hs, b.nlast
  405044:	ldr	x1, [sp, #104]
  405048:	ldr	x0, [sp, #224]
  40504c:	add	x0, x1, x0
  405050:	mov	w1, #0x30                  	// #48
  405054:	strb	w1, [x0]
  405058:	ldr	x0, [sp, #224]
  40505c:	add	x0, x0, #0x1
  405060:	str	x0, [sp, #224]
  405064:	mov	w0, #0x30                  	// #48
  405068:	strb	w0, [sp, #194]
  40506c:	b	4059d0 <__fxstatat@plt+0x44c0>
  405070:	ldr	w0, [sp, #72]
  405074:	and	w0, w0, #0x1
  405078:	cmp	w0, #0x0
  40507c:	b.eq	4059d0 <__fxstatat@plt+0x44c0>  // b.none
  405080:	b	405c6c <__fxstatat@plt+0x475c>
  405084:	ldr	w0, [sp, #76]
  405088:	cmp	w0, #0x2
  40508c:	b.eq	4050a0 <__fxstatat@plt+0x3b90>  // b.none
  405090:	ldr	w0, [sp, #76]
  405094:	cmp	w0, #0x5
  405098:	b.eq	4050b0 <__fxstatat@plt+0x3ba0>  // b.none
  40509c:	b	405248 <__fxstatat@plt+0x3d38>
  4050a0:	ldrb	w0, [sp, #198]
  4050a4:	cmp	w0, #0x0
  4050a8:	b.eq	40523c <__fxstatat@plt+0x3d2c>  // b.none
  4050ac:	b	405e4c <__fxstatat@plt+0x493c>
  4050b0:	ldr	w0, [sp, #72]
  4050b4:	and	w0, w0, #0x4
  4050b8:	cmp	w0, #0x0
  4050bc:	b.eq	405244 <__fxstatat@plt+0x3d34>  // b.none
  4050c0:	ldr	x0, [sp, #232]
  4050c4:	add	x0, x0, #0x2
  4050c8:	ldr	x1, [sp, #80]
  4050cc:	cmp	x1, x0
  4050d0:	b.ls	405244 <__fxstatat@plt+0x3d34>  // b.plast
  4050d4:	ldr	x0, [sp, #232]
  4050d8:	add	x0, x0, #0x1
  4050dc:	ldr	x1, [sp, #88]
  4050e0:	add	x0, x1, x0
  4050e4:	ldrb	w0, [x0]
  4050e8:	cmp	w0, #0x3f
  4050ec:	b.ne	405244 <__fxstatat@plt+0x3d34>  // b.any
  4050f0:	ldr	x0, [sp, #232]
  4050f4:	add	x0, x0, #0x2
  4050f8:	ldr	x1, [sp, #88]
  4050fc:	add	x0, x1, x0
  405100:	ldrb	w0, [x0]
  405104:	cmp	w0, #0x3e
  405108:	cset	w1, hi  // hi = pmore
  40510c:	and	w1, w1, #0xff
  405110:	cmp	w1, #0x0
  405114:	b.ne	405234 <__fxstatat@plt+0x3d24>  // b.any
  405118:	mov	x1, #0x1                   	// #1
  40511c:	lsl	x1, x1, x0
  405120:	mov	x0, #0xa38200000000        	// #179778741075968
  405124:	movk	x0, #0x7000, lsl #48
  405128:	and	x0, x1, x0
  40512c:	cmp	x0, #0x0
  405130:	cset	w0, ne  // ne = any
  405134:	and	w0, w0, #0xff
  405138:	cmp	w0, #0x0
  40513c:	b.eq	405234 <__fxstatat@plt+0x3d24>  // b.none
  405140:	ldrb	w0, [sp, #198]
  405144:	cmp	w0, #0x0
  405148:	b.ne	405e20 <__fxstatat@plt+0x4910>  // b.any
  40514c:	ldr	x0, [sp, #232]
  405150:	add	x0, x0, #0x2
  405154:	ldr	x1, [sp, #88]
  405158:	add	x0, x1, x0
  40515c:	ldrb	w0, [x0]
  405160:	strb	w0, [sp, #194]
  405164:	ldr	x0, [sp, #232]
  405168:	add	x0, x0, #0x2
  40516c:	str	x0, [sp, #232]
  405170:	ldr	x1, [sp, #224]
  405174:	ldr	x0, [sp, #96]
  405178:	cmp	x1, x0
  40517c:	b.cs	405194 <__fxstatat@plt+0x3c84>  // b.hs, b.nlast
  405180:	ldr	x1, [sp, #104]
  405184:	ldr	x0, [sp, #224]
  405188:	add	x0, x1, x0
  40518c:	mov	w1, #0x3f                  	// #63
  405190:	strb	w1, [x0]
  405194:	ldr	x0, [sp, #224]
  405198:	add	x0, x0, #0x1
  40519c:	str	x0, [sp, #224]
  4051a0:	ldr	x1, [sp, #224]
  4051a4:	ldr	x0, [sp, #96]
  4051a8:	cmp	x1, x0
  4051ac:	b.cs	4051c4 <__fxstatat@plt+0x3cb4>  // b.hs, b.nlast
  4051b0:	ldr	x1, [sp, #104]
  4051b4:	ldr	x0, [sp, #224]
  4051b8:	add	x0, x1, x0
  4051bc:	mov	w1, #0x22                  	// #34
  4051c0:	strb	w1, [x0]
  4051c4:	ldr	x0, [sp, #224]
  4051c8:	add	x0, x0, #0x1
  4051cc:	str	x0, [sp, #224]
  4051d0:	ldr	x1, [sp, #224]
  4051d4:	ldr	x0, [sp, #96]
  4051d8:	cmp	x1, x0
  4051dc:	b.cs	4051f4 <__fxstatat@plt+0x3ce4>  // b.hs, b.nlast
  4051e0:	ldr	x1, [sp, #104]
  4051e4:	ldr	x0, [sp, #224]
  4051e8:	add	x0, x1, x0
  4051ec:	mov	w1, #0x22                  	// #34
  4051f0:	strb	w1, [x0]
  4051f4:	ldr	x0, [sp, #224]
  4051f8:	add	x0, x0, #0x1
  4051fc:	str	x0, [sp, #224]
  405200:	ldr	x1, [sp, #224]
  405204:	ldr	x0, [sp, #96]
  405208:	cmp	x1, x0
  40520c:	b.cs	405224 <__fxstatat@plt+0x3d14>  // b.hs, b.nlast
  405210:	ldr	x1, [sp, #104]
  405214:	ldr	x0, [sp, #224]
  405218:	add	x0, x1, x0
  40521c:	mov	w1, #0x3f                  	// #63
  405220:	strb	w1, [x0]
  405224:	ldr	x0, [sp, #224]
  405228:	add	x0, x0, #0x1
  40522c:	str	x0, [sp, #224]
  405230:	b	405238 <__fxstatat@plt+0x3d28>
  405234:	nop
  405238:	b	405244 <__fxstatat@plt+0x3d34>
  40523c:	nop
  405240:	b	4059fc <__fxstatat@plt+0x44ec>
  405244:	nop
  405248:	b	4059fc <__fxstatat@plt+0x44ec>
  40524c:	mov	w0, #0x61                  	// #97
  405250:	strb	w0, [sp, #193]
  405254:	b	405308 <__fxstatat@plt+0x3df8>
  405258:	mov	w0, #0x62                  	// #98
  40525c:	strb	w0, [sp, #193]
  405260:	b	405308 <__fxstatat@plt+0x3df8>
  405264:	mov	w0, #0x66                  	// #102
  405268:	strb	w0, [sp, #193]
  40526c:	b	405308 <__fxstatat@plt+0x3df8>
  405270:	mov	w0, #0x6e                  	// #110
  405274:	strb	w0, [sp, #193]
  405278:	b	4052ec <__fxstatat@plt+0x3ddc>
  40527c:	mov	w0, #0x72                  	// #114
  405280:	strb	w0, [sp, #193]
  405284:	b	4052ec <__fxstatat@plt+0x3ddc>
  405288:	mov	w0, #0x74                  	// #116
  40528c:	strb	w0, [sp, #193]
  405290:	b	4052ec <__fxstatat@plt+0x3ddc>
  405294:	mov	w0, #0x76                  	// #118
  405298:	strb	w0, [sp, #193]
  40529c:	b	405308 <__fxstatat@plt+0x3df8>
  4052a0:	ldrb	w0, [sp, #194]
  4052a4:	strb	w0, [sp, #193]
  4052a8:	ldr	w0, [sp, #76]
  4052ac:	cmp	w0, #0x2
  4052b0:	b.ne	4052c4 <__fxstatat@plt+0x3db4>  // b.any
  4052b4:	ldrb	w0, [sp, #198]
  4052b8:	cmp	w0, #0x0
  4052bc:	b.eq	405b8c <__fxstatat@plt+0x467c>  // b.none
  4052c0:	b	405e4c <__fxstatat@plt+0x493c>
  4052c4:	ldrb	w0, [sp, #199]
  4052c8:	cmp	w0, #0x0
  4052cc:	b.eq	4052e8 <__fxstatat@plt+0x3dd8>  // b.none
  4052d0:	ldrb	w0, [sp, #198]
  4052d4:	cmp	w0, #0x0
  4052d8:	b.eq	4052e8 <__fxstatat@plt+0x3dd8>  // b.none
  4052dc:	ldr	x0, [sp, #200]
  4052e0:	cmp	x0, #0x0
  4052e4:	b.ne	405b94 <__fxstatat@plt+0x4684>  // b.any
  4052e8:	nop
  4052ec:	ldr	w0, [sp, #76]
  4052f0:	cmp	w0, #0x2
  4052f4:	b.ne	405304 <__fxstatat@plt+0x3df4>  // b.any
  4052f8:	ldrb	w0, [sp, #198]
  4052fc:	cmp	w0, #0x0
  405300:	b.ne	405e28 <__fxstatat@plt+0x4918>  // b.any
  405304:	nop
  405308:	ldrb	w0, [sp, #199]
  40530c:	cmp	w0, #0x0
  405310:	b.eq	4059d8 <__fxstatat@plt+0x44c8>  // b.none
  405314:	ldrb	w0, [sp, #193]
  405318:	strb	w0, [sp, #194]
  40531c:	b	405a8c <__fxstatat@plt+0x457c>
  405320:	ldr	x0, [sp, #80]
  405324:	cmn	x0, #0x1
  405328:	b.ne	405348 <__fxstatat@plt+0x3e38>  // b.any
  40532c:	ldr	x0, [sp, #88]
  405330:	add	x0, x0, #0x1
  405334:	ldrb	w0, [x0]
  405338:	cmp	w0, #0x0
  40533c:	cset	w0, ne  // ne = any
  405340:	and	w0, w0, #0xff
  405344:	b	405358 <__fxstatat@plt+0x3e48>
  405348:	ldr	x0, [sp, #80]
  40534c:	cmp	x0, #0x1
  405350:	cset	w0, ne  // ne = any
  405354:	and	w0, w0, #0xff
  405358:	cmp	w0, #0x0
  40535c:	b.ne	4059e0 <__fxstatat@plt+0x44d0>  // b.any
  405360:	ldr	x0, [sp, #232]
  405364:	cmp	x0, #0x0
  405368:	b.ne	4059e8 <__fxstatat@plt+0x44d8>  // b.any
  40536c:	mov	w0, #0x1                   	// #1
  405370:	strb	w0, [sp, #190]
  405374:	ldr	w0, [sp, #76]
  405378:	cmp	w0, #0x2
  40537c:	b.ne	4059f0 <__fxstatat@plt+0x44e0>  // b.any
  405380:	ldrb	w0, [sp, #198]
  405384:	cmp	w0, #0x0
  405388:	b.eq	4059f0 <__fxstatat@plt+0x44e0>  // b.none
  40538c:	b	405e4c <__fxstatat@plt+0x493c>
  405390:	mov	w0, #0x1                   	// #1
  405394:	strb	w0, [sp, #196]
  405398:	mov	w0, #0x1                   	// #1
  40539c:	strb	w0, [sp, #190]
  4053a0:	ldr	w0, [sp, #76]
  4053a4:	cmp	w0, #0x2
  4053a8:	b.ne	4059f8 <__fxstatat@plt+0x44e8>  // b.any
  4053ac:	ldrb	w0, [sp, #198]
  4053b0:	cmp	w0, #0x0
  4053b4:	b.ne	405e30 <__fxstatat@plt+0x4920>  // b.any
  4053b8:	ldr	x0, [sp, #96]
  4053bc:	cmp	x0, #0x0
  4053c0:	b.eq	4053dc <__fxstatat@plt+0x3ecc>  // b.none
  4053c4:	ldr	x0, [sp, #216]
  4053c8:	cmp	x0, #0x0
  4053cc:	b.ne	4053dc <__fxstatat@plt+0x3ecc>  // b.any
  4053d0:	ldr	x0, [sp, #96]
  4053d4:	str	x0, [sp, #216]
  4053d8:	str	xzr, [sp, #96]
  4053dc:	ldr	x1, [sp, #224]
  4053e0:	ldr	x0, [sp, #96]
  4053e4:	cmp	x1, x0
  4053e8:	b.cs	405400 <__fxstatat@plt+0x3ef0>  // b.hs, b.nlast
  4053ec:	ldr	x1, [sp, #104]
  4053f0:	ldr	x0, [sp, #224]
  4053f4:	add	x0, x1, x0
  4053f8:	mov	w1, #0x27                  	// #39
  4053fc:	strb	w1, [x0]
  405400:	ldr	x0, [sp, #224]
  405404:	add	x0, x0, #0x1
  405408:	str	x0, [sp, #224]
  40540c:	ldr	x1, [sp, #224]
  405410:	ldr	x0, [sp, #96]
  405414:	cmp	x1, x0
  405418:	b.cs	405430 <__fxstatat@plt+0x3f20>  // b.hs, b.nlast
  40541c:	ldr	x1, [sp, #104]
  405420:	ldr	x0, [sp, #224]
  405424:	add	x0, x1, x0
  405428:	mov	w1, #0x5c                  	// #92
  40542c:	strb	w1, [x0]
  405430:	ldr	x0, [sp, #224]
  405434:	add	x0, x0, #0x1
  405438:	str	x0, [sp, #224]
  40543c:	ldr	x1, [sp, #224]
  405440:	ldr	x0, [sp, #96]
  405444:	cmp	x1, x0
  405448:	b.cs	405460 <__fxstatat@plt+0x3f50>  // b.hs, b.nlast
  40544c:	ldr	x1, [sp, #104]
  405450:	ldr	x0, [sp, #224]
  405454:	add	x0, x1, x0
  405458:	mov	w1, #0x27                  	// #39
  40545c:	strb	w1, [x0]
  405460:	ldr	x0, [sp, #224]
  405464:	add	x0, x0, #0x1
  405468:	str	x0, [sp, #224]
  40546c:	strb	wzr, [sp, #197]
  405470:	b	4059f8 <__fxstatat@plt+0x44e8>
  405474:	mov	w0, #0x1                   	// #1
  405478:	strb	w0, [sp, #190]
  40547c:	b	4059fc <__fxstatat@plt+0x44ec>
  405480:	ldrb	w0, [sp, #159]
  405484:	cmp	w0, #0x0
  405488:	b.eq	4054c0 <__fxstatat@plt+0x3fb0>  // b.none
  40548c:	mov	x0, #0x1                   	// #1
  405490:	str	x0, [sp, #176]
  405494:	bl	401400 <__ctype_b_loc@plt>
  405498:	ldr	x1, [x0]
  40549c:	ldrb	w0, [sp, #194]
  4054a0:	lsl	x0, x0, #1
  4054a4:	add	x0, x1, x0
  4054a8:	ldrh	w0, [x0]
  4054ac:	and	w0, w0, #0x4000
  4054b0:	cmp	w0, #0x0
  4054b4:	cset	w0, ne  // ne = any
  4054b8:	strb	w0, [sp, #175]
  4054bc:	b	40569c <__fxstatat@plt+0x418c>
  4054c0:	add	x0, sp, #0x80
  4054c4:	mov	x2, #0x8                   	// #8
  4054c8:	mov	w1, #0x0                   	// #0
  4054cc:	bl	401340 <memset@plt>
  4054d0:	str	xzr, [sp, #176]
  4054d4:	mov	w0, #0x1                   	// #1
  4054d8:	strb	w0, [sp, #175]
  4054dc:	ldr	x0, [sp, #80]
  4054e0:	cmn	x0, #0x1
  4054e4:	b.ne	4054f4 <__fxstatat@plt+0x3fe4>  // b.any
  4054e8:	ldr	x0, [sp, #88]
  4054ec:	bl	401250 <strlen@plt>
  4054f0:	str	x0, [sp, #80]
  4054f4:	ldr	x1, [sp, #232]
  4054f8:	ldr	x0, [sp, #176]
  4054fc:	add	x0, x1, x0
  405500:	ldr	x1, [sp, #88]
  405504:	add	x4, x1, x0
  405508:	ldr	x1, [sp, #232]
  40550c:	ldr	x0, [sp, #176]
  405510:	add	x0, x1, x0
  405514:	ldr	x1, [sp, #80]
  405518:	sub	x1, x1, x0
  40551c:	add	x2, sp, #0x80
  405520:	add	x0, sp, #0x7c
  405524:	mov	x3, x2
  405528:	mov	x2, x1
  40552c:	mov	x1, x4
  405530:	bl	4077f0 <__fxstatat@plt+0x62e0>
  405534:	str	x0, [sp, #144]
  405538:	ldr	x0, [sp, #144]
  40553c:	cmp	x0, #0x0
  405540:	b.eq	405690 <__fxstatat@plt+0x4180>  // b.none
  405544:	ldr	x0, [sp, #144]
  405548:	cmn	x0, #0x1
  40554c:	b.ne	405558 <__fxstatat@plt+0x4048>  // b.any
  405550:	strb	wzr, [sp, #175]
  405554:	b	40569c <__fxstatat@plt+0x418c>
  405558:	ldr	x0, [sp, #144]
  40555c:	cmn	x0, #0x2
  405560:	b.ne	4055b4 <__fxstatat@plt+0x40a4>  // b.any
  405564:	strb	wzr, [sp, #175]
  405568:	b	405578 <__fxstatat@plt+0x4068>
  40556c:	ldr	x0, [sp, #176]
  405570:	add	x0, x0, #0x1
  405574:	str	x0, [sp, #176]
  405578:	ldr	x1, [sp, #232]
  40557c:	ldr	x0, [sp, #176]
  405580:	add	x0, x1, x0
  405584:	ldr	x1, [sp, #80]
  405588:	cmp	x1, x0
  40558c:	b.ls	405698 <__fxstatat@plt+0x4188>  // b.plast
  405590:	ldr	x1, [sp, #232]
  405594:	ldr	x0, [sp, #176]
  405598:	add	x0, x1, x0
  40559c:	ldr	x1, [sp, #88]
  4055a0:	add	x0, x1, x0
  4055a4:	ldrb	w0, [x0]
  4055a8:	cmp	w0, #0x0
  4055ac:	b.ne	40556c <__fxstatat@plt+0x405c>  // b.any
  4055b0:	b	405698 <__fxstatat@plt+0x4188>
  4055b4:	ldrb	w0, [sp, #198]
  4055b8:	cmp	w0, #0x0
  4055bc:	b.eq	405658 <__fxstatat@plt+0x4148>  // b.none
  4055c0:	ldr	w0, [sp, #76]
  4055c4:	cmp	w0, #0x2
  4055c8:	b.ne	405658 <__fxstatat@plt+0x4148>  // b.any
  4055cc:	mov	x0, #0x1                   	// #1
  4055d0:	str	x0, [sp, #160]
  4055d4:	b	405648 <__fxstatat@plt+0x4138>
  4055d8:	ldr	x1, [sp, #232]
  4055dc:	ldr	x0, [sp, #176]
  4055e0:	add	x1, x1, x0
  4055e4:	ldr	x0, [sp, #160]
  4055e8:	add	x0, x1, x0
  4055ec:	ldr	x1, [sp, #88]
  4055f0:	add	x0, x1, x0
  4055f4:	ldrb	w0, [x0]
  4055f8:	sub	w0, w0, #0x5b
  4055fc:	cmp	w0, #0x21
  405600:	cset	w1, hi  // hi = pmore
  405604:	and	w1, w1, #0xff
  405608:	cmp	w1, #0x0
  40560c:	b.ne	405638 <__fxstatat@plt+0x4128>  // b.any
  405610:	mov	x1, #0x1                   	// #1
  405614:	lsl	x1, x1, x0
  405618:	mov	x0, #0x2b                  	// #43
  40561c:	movk	x0, #0x2, lsl #32
  405620:	and	x0, x1, x0
  405624:	cmp	x0, #0x0
  405628:	cset	w0, ne  // ne = any
  40562c:	and	w0, w0, #0xff
  405630:	cmp	w0, #0x0
  405634:	b.ne	405e4c <__fxstatat@plt+0x493c>  // b.any
  405638:	nop
  40563c:	ldr	x0, [sp, #160]
  405640:	add	x0, x0, #0x1
  405644:	str	x0, [sp, #160]
  405648:	ldr	x1, [sp, #160]
  40564c:	ldr	x0, [sp, #144]
  405650:	cmp	x1, x0
  405654:	b.cc	4055d8 <__fxstatat@plt+0x40c8>  // b.lo, b.ul, b.last
  405658:	ldr	w0, [sp, #124]
  40565c:	bl	4014a0 <iswprint@plt>
  405660:	cmp	w0, #0x0
  405664:	b.ne	40566c <__fxstatat@plt+0x415c>  // b.any
  405668:	strb	wzr, [sp, #175]
  40566c:	ldr	x1, [sp, #176]
  405670:	ldr	x0, [sp, #144]
  405674:	add	x0, x1, x0
  405678:	str	x0, [sp, #176]
  40567c:	add	x0, sp, #0x80
  405680:	bl	4013b0 <mbsinit@plt>
  405684:	cmp	w0, #0x0
  405688:	b.eq	4054f4 <__fxstatat@plt+0x3fe4>  // b.none
  40568c:	b	40569c <__fxstatat@plt+0x418c>
  405690:	nop
  405694:	b	40569c <__fxstatat@plt+0x418c>
  405698:	nop
  40569c:	ldrb	w0, [sp, #175]
  4056a0:	strb	w0, [sp, #190]
  4056a4:	ldr	x0, [sp, #176]
  4056a8:	cmp	x0, #0x1
  4056ac:	b.hi	4056d0 <__fxstatat@plt+0x41c0>  // b.pmore
  4056b0:	ldrb	w0, [sp, #199]
  4056b4:	cmp	w0, #0x0
  4056b8:	b.eq	4059fc <__fxstatat@plt+0x44ec>  // b.none
  4056bc:	ldrb	w0, [sp, #175]
  4056c0:	eor	w0, w0, #0x1
  4056c4:	and	w0, w0, #0xff
  4056c8:	cmp	w0, #0x0
  4056cc:	b.eq	4059fc <__fxstatat@plt+0x44ec>  // b.none
  4056d0:	ldr	x1, [sp, #232]
  4056d4:	ldr	x0, [sp, #176]
  4056d8:	add	x0, x1, x0
  4056dc:	str	x0, [sp, #136]
  4056e0:	ldrb	w0, [sp, #199]
  4056e4:	cmp	w0, #0x0
  4056e8:	b.eq	40589c <__fxstatat@plt+0x438c>  // b.none
  4056ec:	ldrb	w0, [sp, #175]
  4056f0:	eor	w0, w0, #0x1
  4056f4:	and	w0, w0, #0xff
  4056f8:	cmp	w0, #0x0
  4056fc:	b.eq	40589c <__fxstatat@plt+0x438c>  // b.none
  405700:	ldrb	w0, [sp, #198]
  405704:	cmp	w0, #0x0
  405708:	b.ne	405e38 <__fxstatat@plt+0x4928>  // b.any
  40570c:	mov	w0, #0x1                   	// #1
  405710:	strb	w0, [sp, #191]
  405714:	ldr	w0, [sp, #76]
  405718:	cmp	w0, #0x2
  40571c:	b.ne	4057cc <__fxstatat@plt+0x42bc>  // b.any
  405720:	ldrb	w0, [sp, #197]
  405724:	eor	w0, w0, #0x1
  405728:	and	w0, w0, #0xff
  40572c:	cmp	w0, #0x0
  405730:	b.eq	4057cc <__fxstatat@plt+0x42bc>  // b.none
  405734:	ldr	x1, [sp, #224]
  405738:	ldr	x0, [sp, #96]
  40573c:	cmp	x1, x0
  405740:	b.cs	405758 <__fxstatat@plt+0x4248>  // b.hs, b.nlast
  405744:	ldr	x1, [sp, #104]
  405748:	ldr	x0, [sp, #224]
  40574c:	add	x0, x1, x0
  405750:	mov	w1, #0x27                  	// #39
  405754:	strb	w1, [x0]
  405758:	ldr	x0, [sp, #224]
  40575c:	add	x0, x0, #0x1
  405760:	str	x0, [sp, #224]
  405764:	ldr	x1, [sp, #224]
  405768:	ldr	x0, [sp, #96]
  40576c:	cmp	x1, x0
  405770:	b.cs	405788 <__fxstatat@plt+0x4278>  // b.hs, b.nlast
  405774:	ldr	x1, [sp, #104]
  405778:	ldr	x0, [sp, #224]
  40577c:	add	x0, x1, x0
  405780:	mov	w1, #0x24                  	// #36
  405784:	strb	w1, [x0]
  405788:	ldr	x0, [sp, #224]
  40578c:	add	x0, x0, #0x1
  405790:	str	x0, [sp, #224]
  405794:	ldr	x1, [sp, #224]
  405798:	ldr	x0, [sp, #96]
  40579c:	cmp	x1, x0
  4057a0:	b.cs	4057b8 <__fxstatat@plt+0x42a8>  // b.hs, b.nlast
  4057a4:	ldr	x1, [sp, #104]
  4057a8:	ldr	x0, [sp, #224]
  4057ac:	add	x0, x1, x0
  4057b0:	mov	w1, #0x27                  	// #39
  4057b4:	strb	w1, [x0]
  4057b8:	ldr	x0, [sp, #224]
  4057bc:	add	x0, x0, #0x1
  4057c0:	str	x0, [sp, #224]
  4057c4:	mov	w0, #0x1                   	// #1
  4057c8:	strb	w0, [sp, #197]
  4057cc:	ldr	x1, [sp, #224]
  4057d0:	ldr	x0, [sp, #96]
  4057d4:	cmp	x1, x0
  4057d8:	b.cs	4057f0 <__fxstatat@plt+0x42e0>  // b.hs, b.nlast
  4057dc:	ldr	x1, [sp, #104]
  4057e0:	ldr	x0, [sp, #224]
  4057e4:	add	x0, x1, x0
  4057e8:	mov	w1, #0x5c                  	// #92
  4057ec:	strb	w1, [x0]
  4057f0:	ldr	x0, [sp, #224]
  4057f4:	add	x0, x0, #0x1
  4057f8:	str	x0, [sp, #224]
  4057fc:	ldr	x1, [sp, #224]
  405800:	ldr	x0, [sp, #96]
  405804:	cmp	x1, x0
  405808:	b.cs	405830 <__fxstatat@plt+0x4320>  // b.hs, b.nlast
  40580c:	ldrb	w0, [sp, #194]
  405810:	lsr	w0, w0, #6
  405814:	and	w1, w0, #0xff
  405818:	ldr	x2, [sp, #104]
  40581c:	ldr	x0, [sp, #224]
  405820:	add	x0, x2, x0
  405824:	add	w1, w1, #0x30
  405828:	and	w1, w1, #0xff
  40582c:	strb	w1, [x0]
  405830:	ldr	x0, [sp, #224]
  405834:	add	x0, x0, #0x1
  405838:	str	x0, [sp, #224]
  40583c:	ldr	x1, [sp, #224]
  405840:	ldr	x0, [sp, #96]
  405844:	cmp	x1, x0
  405848:	b.cs	405878 <__fxstatat@plt+0x4368>  // b.hs, b.nlast
  40584c:	ldrb	w0, [sp, #194]
  405850:	lsr	w0, w0, #3
  405854:	and	w0, w0, #0xff
  405858:	and	w0, w0, #0x7
  40585c:	and	w1, w0, #0xff
  405860:	ldr	x2, [sp, #104]
  405864:	ldr	x0, [sp, #224]
  405868:	add	x0, x2, x0
  40586c:	add	w1, w1, #0x30
  405870:	and	w1, w1, #0xff
  405874:	strb	w1, [x0]
  405878:	ldr	x0, [sp, #224]
  40587c:	add	x0, x0, #0x1
  405880:	str	x0, [sp, #224]
  405884:	ldrb	w0, [sp, #194]
  405888:	and	w0, w0, #0x7
  40588c:	and	w0, w0, #0xff
  405890:	add	w0, w0, #0x30
  405894:	strb	w0, [sp, #194]
  405898:	b	4058dc <__fxstatat@plt+0x43cc>
  40589c:	ldrb	w0, [sp, #192]
  4058a0:	cmp	w0, #0x0
  4058a4:	b.eq	4058dc <__fxstatat@plt+0x43cc>  // b.none
  4058a8:	ldr	x1, [sp, #224]
  4058ac:	ldr	x0, [sp, #96]
  4058b0:	cmp	x1, x0
  4058b4:	b.cs	4058cc <__fxstatat@plt+0x43bc>  // b.hs, b.nlast
  4058b8:	ldr	x1, [sp, #104]
  4058bc:	ldr	x0, [sp, #224]
  4058c0:	add	x0, x1, x0
  4058c4:	mov	w1, #0x5c                  	// #92
  4058c8:	strb	w1, [x0]
  4058cc:	ldr	x0, [sp, #224]
  4058d0:	add	x0, x0, #0x1
  4058d4:	str	x0, [sp, #224]
  4058d8:	strb	wzr, [sp, #192]
  4058dc:	ldr	x0, [sp, #232]
  4058e0:	add	x0, x0, #0x1
  4058e4:	ldr	x1, [sp, #136]
  4058e8:	cmp	x1, x0
  4058ec:	b.ls	4059c8 <__fxstatat@plt+0x44b8>  // b.plast
  4058f0:	ldrb	w0, [sp, #197]
  4058f4:	cmp	w0, #0x0
  4058f8:	b.eq	405974 <__fxstatat@plt+0x4464>  // b.none
  4058fc:	ldrb	w0, [sp, #191]
  405900:	eor	w0, w0, #0x1
  405904:	and	w0, w0, #0xff
  405908:	cmp	w0, #0x0
  40590c:	b.eq	405974 <__fxstatat@plt+0x4464>  // b.none
  405910:	ldr	x1, [sp, #224]
  405914:	ldr	x0, [sp, #96]
  405918:	cmp	x1, x0
  40591c:	b.cs	405934 <__fxstatat@plt+0x4424>  // b.hs, b.nlast
  405920:	ldr	x1, [sp, #104]
  405924:	ldr	x0, [sp, #224]
  405928:	add	x0, x1, x0
  40592c:	mov	w1, #0x27                  	// #39
  405930:	strb	w1, [x0]
  405934:	ldr	x0, [sp, #224]
  405938:	add	x0, x0, #0x1
  40593c:	str	x0, [sp, #224]
  405940:	ldr	x1, [sp, #224]
  405944:	ldr	x0, [sp, #96]
  405948:	cmp	x1, x0
  40594c:	b.cs	405964 <__fxstatat@plt+0x4454>  // b.hs, b.nlast
  405950:	ldr	x1, [sp, #104]
  405954:	ldr	x0, [sp, #224]
  405958:	add	x0, x1, x0
  40595c:	mov	w1, #0x27                  	// #39
  405960:	strb	w1, [x0]
  405964:	ldr	x0, [sp, #224]
  405968:	add	x0, x0, #0x1
  40596c:	str	x0, [sp, #224]
  405970:	strb	wzr, [sp, #197]
  405974:	ldr	x1, [sp, #224]
  405978:	ldr	x0, [sp, #96]
  40597c:	cmp	x1, x0
  405980:	b.cs	405998 <__fxstatat@plt+0x4488>  // b.hs, b.nlast
  405984:	ldr	x1, [sp, #104]
  405988:	ldr	x0, [sp, #224]
  40598c:	add	x0, x1, x0
  405990:	ldrb	w1, [sp, #194]
  405994:	strb	w1, [x0]
  405998:	ldr	x0, [sp, #224]
  40599c:	add	x0, x0, #0x1
  4059a0:	str	x0, [sp, #224]
  4059a4:	ldr	x0, [sp, #232]
  4059a8:	add	x0, x0, #0x1
  4059ac:	str	x0, [sp, #232]
  4059b0:	ldr	x1, [sp, #88]
  4059b4:	ldr	x0, [sp, #232]
  4059b8:	add	x0, x1, x0
  4059bc:	ldrb	w0, [x0]
  4059c0:	strb	w0, [sp, #194]
  4059c4:	b	4056e0 <__fxstatat@plt+0x41d0>
  4059c8:	nop
  4059cc:	b	405ba0 <__fxstatat@plt+0x4690>
  4059d0:	nop
  4059d4:	b	4059fc <__fxstatat@plt+0x44ec>
  4059d8:	nop
  4059dc:	b	4059fc <__fxstatat@plt+0x44ec>
  4059e0:	nop
  4059e4:	b	4059fc <__fxstatat@plt+0x44ec>
  4059e8:	nop
  4059ec:	b	4059fc <__fxstatat@plt+0x44ec>
  4059f0:	nop
  4059f4:	b	4059fc <__fxstatat@plt+0x44ec>
  4059f8:	nop
  4059fc:	ldrb	w0, [sp, #199]
  405a00:	eor	w0, w0, #0x1
  405a04:	and	w0, w0, #0xff
  405a08:	cmp	w0, #0x0
  405a0c:	b.ne	405a1c <__fxstatat@plt+0x450c>  // b.any
  405a10:	ldr	w0, [sp, #76]
  405a14:	cmp	w0, #0x2
  405a18:	b.ne	405a30 <__fxstatat@plt+0x4520>  // b.any
  405a1c:	ldrb	w0, [sp, #198]
  405a20:	eor	w0, w0, #0x1
  405a24:	and	w0, w0, #0xff
  405a28:	cmp	w0, #0x0
  405a2c:	b.ne	405a74 <__fxstatat@plt+0x4564>  // b.any
  405a30:	ldr	x0, [sp, #64]
  405a34:	cmp	x0, #0x0
  405a38:	b.eq	405a74 <__fxstatat@plt+0x4564>  // b.none
  405a3c:	ldrb	w0, [sp, #194]
  405a40:	lsr	w0, w0, #5
  405a44:	and	w0, w0, #0xff
  405a48:	and	x0, x0, #0xff
  405a4c:	lsl	x0, x0, #2
  405a50:	ldr	x1, [sp, #64]
  405a54:	add	x0, x1, x0
  405a58:	ldr	w1, [x0]
  405a5c:	ldrb	w0, [sp, #194]
  405a60:	and	w0, w0, #0x1f
  405a64:	lsr	w0, w1, w0
  405a68:	and	w0, w0, #0x1
  405a6c:	cmp	w0, #0x0
  405a70:	b.ne	405a88 <__fxstatat@plt+0x4578>  // b.any
  405a74:	ldrb	w0, [sp, #192]
  405a78:	eor	w0, w0, #0x1
  405a7c:	and	w0, w0, #0xff
  405a80:	cmp	w0, #0x0
  405a84:	b.ne	405b9c <__fxstatat@plt+0x468c>  // b.any
  405a88:	nop
  405a8c:	ldrb	w0, [sp, #198]
  405a90:	cmp	w0, #0x0
  405a94:	b.ne	405e40 <__fxstatat@plt+0x4930>  // b.any
  405a98:	mov	w0, #0x1                   	// #1
  405a9c:	strb	w0, [sp, #191]
  405aa0:	ldr	w0, [sp, #76]
  405aa4:	cmp	w0, #0x2
  405aa8:	b.ne	405b58 <__fxstatat@plt+0x4648>  // b.any
  405aac:	ldrb	w0, [sp, #197]
  405ab0:	eor	w0, w0, #0x1
  405ab4:	and	w0, w0, #0xff
  405ab8:	cmp	w0, #0x0
  405abc:	b.eq	405b58 <__fxstatat@plt+0x4648>  // b.none
  405ac0:	ldr	x1, [sp, #224]
  405ac4:	ldr	x0, [sp, #96]
  405ac8:	cmp	x1, x0
  405acc:	b.cs	405ae4 <__fxstatat@plt+0x45d4>  // b.hs, b.nlast
  405ad0:	ldr	x1, [sp, #104]
  405ad4:	ldr	x0, [sp, #224]
  405ad8:	add	x0, x1, x0
  405adc:	mov	w1, #0x27                  	// #39
  405ae0:	strb	w1, [x0]
  405ae4:	ldr	x0, [sp, #224]
  405ae8:	add	x0, x0, #0x1
  405aec:	str	x0, [sp, #224]
  405af0:	ldr	x1, [sp, #224]
  405af4:	ldr	x0, [sp, #96]
  405af8:	cmp	x1, x0
  405afc:	b.cs	405b14 <__fxstatat@plt+0x4604>  // b.hs, b.nlast
  405b00:	ldr	x1, [sp, #104]
  405b04:	ldr	x0, [sp, #224]
  405b08:	add	x0, x1, x0
  405b0c:	mov	w1, #0x24                  	// #36
  405b10:	strb	w1, [x0]
  405b14:	ldr	x0, [sp, #224]
  405b18:	add	x0, x0, #0x1
  405b1c:	str	x0, [sp, #224]
  405b20:	ldr	x1, [sp, #224]
  405b24:	ldr	x0, [sp, #96]
  405b28:	cmp	x1, x0
  405b2c:	b.cs	405b44 <__fxstatat@plt+0x4634>  // b.hs, b.nlast
  405b30:	ldr	x1, [sp, #104]
  405b34:	ldr	x0, [sp, #224]
  405b38:	add	x0, x1, x0
  405b3c:	mov	w1, #0x27                  	// #39
  405b40:	strb	w1, [x0]
  405b44:	ldr	x0, [sp, #224]
  405b48:	add	x0, x0, #0x1
  405b4c:	str	x0, [sp, #224]
  405b50:	mov	w0, #0x1                   	// #1
  405b54:	strb	w0, [sp, #197]
  405b58:	ldr	x1, [sp, #224]
  405b5c:	ldr	x0, [sp, #96]
  405b60:	cmp	x1, x0
  405b64:	b.cs	405b7c <__fxstatat@plt+0x466c>  // b.hs, b.nlast
  405b68:	ldr	x1, [sp, #104]
  405b6c:	ldr	x0, [sp, #224]
  405b70:	add	x0, x1, x0
  405b74:	mov	w1, #0x5c                  	// #92
  405b78:	strb	w1, [x0]
  405b7c:	ldr	x0, [sp, #224]
  405b80:	add	x0, x0, #0x1
  405b84:	str	x0, [sp, #224]
  405b88:	b	405ba0 <__fxstatat@plt+0x4690>
  405b8c:	nop
  405b90:	b	405ba0 <__fxstatat@plt+0x4690>
  405b94:	nop
  405b98:	b	405ba0 <__fxstatat@plt+0x4690>
  405b9c:	nop
  405ba0:	ldrb	w0, [sp, #197]
  405ba4:	cmp	w0, #0x0
  405ba8:	b.eq	405c24 <__fxstatat@plt+0x4714>  // b.none
  405bac:	ldrb	w0, [sp, #191]
  405bb0:	eor	w0, w0, #0x1
  405bb4:	and	w0, w0, #0xff
  405bb8:	cmp	w0, #0x0
  405bbc:	b.eq	405c24 <__fxstatat@plt+0x4714>  // b.none
  405bc0:	ldr	x1, [sp, #224]
  405bc4:	ldr	x0, [sp, #96]
  405bc8:	cmp	x1, x0
  405bcc:	b.cs	405be4 <__fxstatat@plt+0x46d4>  // b.hs, b.nlast
  405bd0:	ldr	x1, [sp, #104]
  405bd4:	ldr	x0, [sp, #224]
  405bd8:	add	x0, x1, x0
  405bdc:	mov	w1, #0x27                  	// #39
  405be0:	strb	w1, [x0]
  405be4:	ldr	x0, [sp, #224]
  405be8:	add	x0, x0, #0x1
  405bec:	str	x0, [sp, #224]
  405bf0:	ldr	x1, [sp, #224]
  405bf4:	ldr	x0, [sp, #96]
  405bf8:	cmp	x1, x0
  405bfc:	b.cs	405c14 <__fxstatat@plt+0x4704>  // b.hs, b.nlast
  405c00:	ldr	x1, [sp, #104]
  405c04:	ldr	x0, [sp, #224]
  405c08:	add	x0, x1, x0
  405c0c:	mov	w1, #0x27                  	// #39
  405c10:	strb	w1, [x0]
  405c14:	ldr	x0, [sp, #224]
  405c18:	add	x0, x0, #0x1
  405c1c:	str	x0, [sp, #224]
  405c20:	strb	wzr, [sp, #197]
  405c24:	ldr	x1, [sp, #224]
  405c28:	ldr	x0, [sp, #96]
  405c2c:	cmp	x1, x0
  405c30:	b.cs	405c48 <__fxstatat@plt+0x4738>  // b.hs, b.nlast
  405c34:	ldr	x1, [sp, #104]
  405c38:	ldr	x0, [sp, #224]
  405c3c:	add	x0, x1, x0
  405c40:	ldrb	w1, [sp, #194]
  405c44:	strb	w1, [x0]
  405c48:	ldr	x0, [sp, #224]
  405c4c:	add	x0, x0, #0x1
  405c50:	str	x0, [sp, #224]
  405c54:	ldrb	w0, [sp, #190]
  405c58:	eor	w0, w0, #0x1
  405c5c:	and	w0, w0, #0xff
  405c60:	cmp	w0, #0x0
  405c64:	b.eq	405c6c <__fxstatat@plt+0x475c>  // b.none
  405c68:	strb	wzr, [sp, #195]
  405c6c:	ldr	x0, [sp, #232]
  405c70:	add	x0, x0, #0x1
  405c74:	str	x0, [sp, #232]
  405c78:	ldr	x0, [sp, #80]
  405c7c:	cmn	x0, #0x1
  405c80:	b.ne	405ca4 <__fxstatat@plt+0x4794>  // b.any
  405c84:	ldr	x1, [sp, #88]
  405c88:	ldr	x0, [sp, #232]
  405c8c:	add	x0, x1, x0
  405c90:	ldrb	w0, [x0]
  405c94:	cmp	w0, #0x0
  405c98:	cset	w0, ne  // ne = any
  405c9c:	and	w0, w0, #0xff
  405ca0:	b	405cb8 <__fxstatat@plt+0x47a8>
  405ca4:	ldr	x1, [sp, #232]
  405ca8:	ldr	x0, [sp, #80]
  405cac:	cmp	x1, x0
  405cb0:	cset	w0, ne  // ne = any
  405cb4:	and	w0, w0, #0xff
  405cb8:	cmp	w0, #0x0
  405cbc:	b.ne	404dc4 <__fxstatat@plt+0x38b4>  // b.any
  405cc0:	ldr	x0, [sp, #224]
  405cc4:	cmp	x0, #0x0
  405cc8:	b.ne	405ce4 <__fxstatat@plt+0x47d4>  // b.any
  405ccc:	ldr	w0, [sp, #76]
  405cd0:	cmp	w0, #0x2
  405cd4:	b.ne	405ce4 <__fxstatat@plt+0x47d4>  // b.any
  405cd8:	ldrb	w0, [sp, #198]
  405cdc:	cmp	w0, #0x0
  405ce0:	b.ne	405e48 <__fxstatat@plt+0x4938>  // b.any
  405ce4:	ldr	w0, [sp, #76]
  405ce8:	cmp	w0, #0x2
  405cec:	b.ne	405d74 <__fxstatat@plt+0x4864>  // b.any
  405cf0:	ldrb	w0, [sp, #198]
  405cf4:	eor	w0, w0, #0x1
  405cf8:	and	w0, w0, #0xff
  405cfc:	cmp	w0, #0x0
  405d00:	b.eq	405d74 <__fxstatat@plt+0x4864>  // b.none
  405d04:	ldrb	w0, [sp, #196]
  405d08:	cmp	w0, #0x0
  405d0c:	b.eq	405d74 <__fxstatat@plt+0x4864>  // b.none
  405d10:	ldrb	w0, [sp, #195]
  405d14:	cmp	w0, #0x0
  405d18:	b.eq	405d4c <__fxstatat@plt+0x483c>  // b.none
  405d1c:	ldr	x0, [sp, #240]
  405d20:	str	x0, [sp]
  405d24:	ldr	x7, [sp, #56]
  405d28:	ldr	x6, [sp, #64]
  405d2c:	ldr	w5, [sp, #72]
  405d30:	mov	w4, #0x5                   	// #5
  405d34:	ldr	x3, [sp, #80]
  405d38:	ldr	x2, [sp, #88]
  405d3c:	ldr	x1, [sp, #216]
  405d40:	ldr	x0, [sp, #104]
  405d44:	bl	404a9c <__fxstatat@plt+0x358c>
  405d48:	b	405ea0 <__fxstatat@plt+0x4990>
  405d4c:	ldr	x0, [sp, #96]
  405d50:	cmp	x0, #0x0
  405d54:	b.ne	405d74 <__fxstatat@plt+0x4864>  // b.any
  405d58:	ldr	x0, [sp, #216]
  405d5c:	cmp	x0, #0x0
  405d60:	b.eq	405d74 <__fxstatat@plt+0x4864>  // b.none
  405d64:	ldr	x0, [sp, #216]
  405d68:	str	x0, [sp, #96]
  405d6c:	str	xzr, [sp, #224]
  405d70:	b	404b14 <__fxstatat@plt+0x3604>
  405d74:	ldr	x0, [sp, #208]
  405d78:	cmp	x0, #0x0
  405d7c:	b.eq	405de8 <__fxstatat@plt+0x48d8>  // b.none
  405d80:	ldrb	w0, [sp, #198]
  405d84:	eor	w0, w0, #0x1
  405d88:	and	w0, w0, #0xff
  405d8c:	cmp	w0, #0x0
  405d90:	b.eq	405de8 <__fxstatat@plt+0x48d8>  // b.none
  405d94:	b	405dd8 <__fxstatat@plt+0x48c8>
  405d98:	ldr	x1, [sp, #224]
  405d9c:	ldr	x0, [sp, #96]
  405da0:	cmp	x1, x0
  405da4:	b.cs	405dc0 <__fxstatat@plt+0x48b0>  // b.hs, b.nlast
  405da8:	ldr	x1, [sp, #104]
  405dac:	ldr	x0, [sp, #224]
  405db0:	add	x0, x1, x0
  405db4:	ldr	x1, [sp, #208]
  405db8:	ldrb	w1, [x1]
  405dbc:	strb	w1, [x0]
  405dc0:	ldr	x0, [sp, #224]
  405dc4:	add	x0, x0, #0x1
  405dc8:	str	x0, [sp, #224]
  405dcc:	ldr	x0, [sp, #208]
  405dd0:	add	x0, x0, #0x1
  405dd4:	str	x0, [sp, #208]
  405dd8:	ldr	x0, [sp, #208]
  405ddc:	ldrb	w0, [x0]
  405de0:	cmp	w0, #0x0
  405de4:	b.ne	405d98 <__fxstatat@plt+0x4888>  // b.any
  405de8:	ldr	x1, [sp, #224]
  405dec:	ldr	x0, [sp, #96]
  405df0:	cmp	x1, x0
  405df4:	b.cs	405e08 <__fxstatat@plt+0x48f8>  // b.hs, b.nlast
  405df8:	ldr	x1, [sp, #104]
  405dfc:	ldr	x0, [sp, #224]
  405e00:	add	x0, x1, x0
  405e04:	strb	wzr, [x0]
  405e08:	ldr	x0, [sp, #224]
  405e0c:	b	405ea0 <__fxstatat@plt+0x4990>
  405e10:	nop
  405e14:	b	405e4c <__fxstatat@plt+0x493c>
  405e18:	nop
  405e1c:	b	405e4c <__fxstatat@plt+0x493c>
  405e20:	nop
  405e24:	b	405e4c <__fxstatat@plt+0x493c>
  405e28:	nop
  405e2c:	b	405e4c <__fxstatat@plt+0x493c>
  405e30:	nop
  405e34:	b	405e4c <__fxstatat@plt+0x493c>
  405e38:	nop
  405e3c:	b	405e4c <__fxstatat@plt+0x493c>
  405e40:	nop
  405e44:	b	405e4c <__fxstatat@plt+0x493c>
  405e48:	nop
  405e4c:	ldr	w0, [sp, #76]
  405e50:	cmp	w0, #0x2
  405e54:	b.ne	405e6c <__fxstatat@plt+0x495c>  // b.any
  405e58:	ldrb	w0, [sp, #199]
  405e5c:	cmp	w0, #0x0
  405e60:	b.eq	405e6c <__fxstatat@plt+0x495c>  // b.none
  405e64:	mov	w0, #0x4                   	// #4
  405e68:	str	w0, [sp, #76]
  405e6c:	ldr	w0, [sp, #72]
  405e70:	and	w1, w0, #0xfffffffd
  405e74:	ldr	x0, [sp, #240]
  405e78:	str	x0, [sp]
  405e7c:	ldr	x7, [sp, #56]
  405e80:	mov	x6, #0x0                   	// #0
  405e84:	mov	w5, w1
  405e88:	ldr	w4, [sp, #76]
  405e8c:	ldr	x3, [sp, #80]
  405e90:	ldr	x2, [sp, #88]
  405e94:	ldr	x1, [sp, #96]
  405e98:	ldr	x0, [sp, #104]
  405e9c:	bl	404a9c <__fxstatat@plt+0x358c>
  405ea0:	ldr	x19, [sp, #32]
  405ea4:	ldp	x29, x30, [sp, #16]
  405ea8:	add	sp, sp, #0xf0
  405eac:	ret
  405eb0:	sub	sp, sp, #0x70
  405eb4:	stp	x29, x30, [sp, #16]
  405eb8:	add	x29, sp, #0x10
  405ebc:	str	x0, [sp, #72]
  405ec0:	str	x1, [sp, #64]
  405ec4:	str	x2, [sp, #56]
  405ec8:	str	x3, [sp, #48]
  405ecc:	str	x4, [sp, #40]
  405ed0:	ldr	x0, [sp, #40]
  405ed4:	cmp	x0, #0x0
  405ed8:	b.eq	405ee4 <__fxstatat@plt+0x49d4>  // b.none
  405edc:	ldr	x0, [sp, #40]
  405ee0:	b	405eec <__fxstatat@plt+0x49dc>
  405ee4:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  405ee8:	add	x0, x0, #0x250
  405eec:	str	x0, [sp, #104]
  405ef0:	bl	4014c0 <__errno_location@plt>
  405ef4:	ldr	w0, [x0]
  405ef8:	str	w0, [sp, #100]
  405efc:	ldr	x0, [sp, #104]
  405f00:	ldr	w1, [x0]
  405f04:	ldr	x0, [sp, #104]
  405f08:	ldr	w2, [x0, #4]
  405f0c:	ldr	x0, [sp, #104]
  405f10:	add	x3, x0, #0x8
  405f14:	ldr	x0, [sp, #104]
  405f18:	ldr	x4, [x0, #40]
  405f1c:	ldr	x0, [sp, #104]
  405f20:	ldr	x0, [x0, #48]
  405f24:	str	x0, [sp]
  405f28:	mov	x7, x4
  405f2c:	mov	x6, x3
  405f30:	mov	w5, w2
  405f34:	mov	w4, w1
  405f38:	ldr	x3, [sp, #48]
  405f3c:	ldr	x2, [sp, #56]
  405f40:	ldr	x1, [sp, #64]
  405f44:	ldr	x0, [sp, #72]
  405f48:	bl	404a9c <__fxstatat@plt+0x358c>
  405f4c:	str	x0, [sp, #88]
  405f50:	bl	4014c0 <__errno_location@plt>
  405f54:	mov	x1, x0
  405f58:	ldr	w0, [sp, #100]
  405f5c:	str	w0, [x1]
  405f60:	ldr	x0, [sp, #88]
  405f64:	ldp	x29, x30, [sp, #16]
  405f68:	add	sp, sp, #0x70
  405f6c:	ret
  405f70:	stp	x29, x30, [sp, #-48]!
  405f74:	mov	x29, sp
  405f78:	str	x0, [sp, #40]
  405f7c:	str	x1, [sp, #32]
  405f80:	str	x2, [sp, #24]
  405f84:	ldr	x3, [sp, #24]
  405f88:	mov	x2, #0x0                   	// #0
  405f8c:	ldr	x1, [sp, #32]
  405f90:	ldr	x0, [sp, #40]
  405f94:	bl	405fa0 <__fxstatat@plt+0x4a90>
  405f98:	ldp	x29, x30, [sp], #48
  405f9c:	ret
  405fa0:	sub	sp, sp, #0x60
  405fa4:	stp	x29, x30, [sp, #16]
  405fa8:	add	x29, sp, #0x10
  405fac:	str	x0, [sp, #56]
  405fb0:	str	x1, [sp, #48]
  405fb4:	str	x2, [sp, #40]
  405fb8:	str	x3, [sp, #32]
  405fbc:	ldr	x0, [sp, #32]
  405fc0:	cmp	x0, #0x0
  405fc4:	b.eq	405fd0 <__fxstatat@plt+0x4ac0>  // b.none
  405fc8:	ldr	x0, [sp, #32]
  405fcc:	b	405fd8 <__fxstatat@plt+0x4ac8>
  405fd0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  405fd4:	add	x0, x0, #0x250
  405fd8:	str	x0, [sp, #88]
  405fdc:	bl	4014c0 <__errno_location@plt>
  405fe0:	ldr	w0, [x0]
  405fe4:	str	w0, [sp, #84]
  405fe8:	ldr	x0, [sp, #88]
  405fec:	ldr	w0, [x0, #4]
  405ff0:	ldr	x1, [sp, #40]
  405ff4:	cmp	x1, #0x0
  405ff8:	cset	w1, eq  // eq = none
  405ffc:	and	w1, w1, #0xff
  406000:	orr	w0, w0, w1
  406004:	str	w0, [sp, #80]
  406008:	ldr	x0, [sp, #88]
  40600c:	ldr	w1, [x0]
  406010:	ldr	x0, [sp, #88]
  406014:	add	x2, x0, #0x8
  406018:	ldr	x0, [sp, #88]
  40601c:	ldr	x3, [x0, #40]
  406020:	ldr	x0, [sp, #88]
  406024:	ldr	x0, [x0, #48]
  406028:	str	x0, [sp]
  40602c:	mov	x7, x3
  406030:	mov	x6, x2
  406034:	ldr	w5, [sp, #80]
  406038:	mov	w4, w1
  40603c:	ldr	x3, [sp, #48]
  406040:	ldr	x2, [sp, #56]
  406044:	mov	x1, #0x0                   	// #0
  406048:	mov	x0, #0x0                   	// #0
  40604c:	bl	404a9c <__fxstatat@plt+0x358c>
  406050:	add	x0, x0, #0x1
  406054:	str	x0, [sp, #72]
  406058:	ldr	x0, [sp, #72]
  40605c:	bl	407570 <__fxstatat@plt+0x6060>
  406060:	str	x0, [sp, #64]
  406064:	ldr	x0, [sp, #88]
  406068:	ldr	w1, [x0]
  40606c:	ldr	x0, [sp, #88]
  406070:	add	x2, x0, #0x8
  406074:	ldr	x0, [sp, #88]
  406078:	ldr	x3, [x0, #40]
  40607c:	ldr	x0, [sp, #88]
  406080:	ldr	x0, [x0, #48]
  406084:	str	x0, [sp]
  406088:	mov	x7, x3
  40608c:	mov	x6, x2
  406090:	ldr	w5, [sp, #80]
  406094:	mov	w4, w1
  406098:	ldr	x3, [sp, #48]
  40609c:	ldr	x2, [sp, #56]
  4060a0:	ldr	x1, [sp, #72]
  4060a4:	ldr	x0, [sp, #64]
  4060a8:	bl	404a9c <__fxstatat@plt+0x358c>
  4060ac:	bl	4014c0 <__errno_location@plt>
  4060b0:	mov	x1, x0
  4060b4:	ldr	w0, [sp, #84]
  4060b8:	str	w0, [x1]
  4060bc:	ldr	x0, [sp, #40]
  4060c0:	cmp	x0, #0x0
  4060c4:	b.eq	4060d8 <__fxstatat@plt+0x4bc8>  // b.none
  4060c8:	ldr	x0, [sp, #72]
  4060cc:	sub	x1, x0, #0x1
  4060d0:	ldr	x0, [sp, #40]
  4060d4:	str	x1, [x0]
  4060d8:	ldr	x0, [sp, #64]
  4060dc:	ldp	x29, x30, [sp, #16]
  4060e0:	add	sp, sp, #0x60
  4060e4:	ret
  4060e8:	stp	x29, x30, [sp, #-32]!
  4060ec:	mov	x29, sp
  4060f0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4060f4:	add	x0, x0, #0x1c8
  4060f8:	ldr	x0, [x0]
  4060fc:	str	x0, [sp, #16]
  406100:	mov	w0, #0x1                   	// #1
  406104:	str	w0, [sp, #28]
  406108:	b	406130 <__fxstatat@plt+0x4c20>
  40610c:	ldrsw	x0, [sp, #28]
  406110:	lsl	x0, x0, #4
  406114:	ldr	x1, [sp, #16]
  406118:	add	x0, x1, x0
  40611c:	ldr	x0, [x0, #8]
  406120:	bl	401420 <free@plt>
  406124:	ldr	w0, [sp, #28]
  406128:	add	w0, w0, #0x1
  40612c:	str	w0, [sp, #28]
  406130:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  406134:	add	x0, x0, #0x1b0
  406138:	ldr	w0, [x0]
  40613c:	ldr	w1, [sp, #28]
  406140:	cmp	w1, w0
  406144:	b.lt	40610c <__fxstatat@plt+0x4bfc>  // b.tstop
  406148:	ldr	x0, [sp, #16]
  40614c:	ldr	x1, [x0, #8]
  406150:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  406154:	add	x0, x0, #0x288
  406158:	cmp	x1, x0
  40615c:	b.eq	406190 <__fxstatat@plt+0x4c80>  // b.none
  406160:	ldr	x0, [sp, #16]
  406164:	ldr	x0, [x0, #8]
  406168:	bl	401420 <free@plt>
  40616c:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  406170:	add	x0, x0, #0x1b8
  406174:	mov	x1, #0x100                 	// #256
  406178:	str	x1, [x0]
  40617c:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  406180:	add	x0, x0, #0x1b8
  406184:	adrp	x1, 41c000 <__fxstatat@plt+0x1aaf0>
  406188:	add	x1, x1, #0x288
  40618c:	str	x1, [x0, #8]
  406190:	ldr	x1, [sp, #16]
  406194:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  406198:	add	x0, x0, #0x1b8
  40619c:	cmp	x1, x0
  4061a0:	b.eq	4061c0 <__fxstatat@plt+0x4cb0>  // b.none
  4061a4:	ldr	x0, [sp, #16]
  4061a8:	bl	401420 <free@plt>
  4061ac:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4061b0:	add	x0, x0, #0x1c8
  4061b4:	adrp	x1, 41c000 <__fxstatat@plt+0x1aaf0>
  4061b8:	add	x1, x1, #0x1b8
  4061bc:	str	x1, [x0]
  4061c0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4061c4:	add	x0, x0, #0x1b0
  4061c8:	mov	w1, #0x1                   	// #1
  4061cc:	str	w1, [x0]
  4061d0:	nop
  4061d4:	ldp	x29, x30, [sp], #32
  4061d8:	ret
  4061dc:	sub	sp, sp, #0x80
  4061e0:	stp	x29, x30, [sp, #16]
  4061e4:	add	x29, sp, #0x10
  4061e8:	str	w0, [sp, #60]
  4061ec:	str	x1, [sp, #48]
  4061f0:	str	x2, [sp, #40]
  4061f4:	str	x3, [sp, #32]
  4061f8:	bl	4014c0 <__errno_location@plt>
  4061fc:	ldr	w0, [x0]
  406200:	str	w0, [sp, #108]
  406204:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  406208:	add	x0, x0, #0x1c8
  40620c:	ldr	x0, [x0]
  406210:	str	x0, [sp, #120]
  406214:	ldr	w0, [sp, #60]
  406218:	cmp	w0, #0x0
  40621c:	b.ge	406224 <__fxstatat@plt+0x4d14>  // b.tcont
  406220:	bl	4013a0 <abort@plt>
  406224:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  406228:	add	x0, x0, #0x1b0
  40622c:	ldr	w0, [x0]
  406230:	ldr	w1, [sp, #60]
  406234:	cmp	w1, w0
  406238:	b.lt	406330 <__fxstatat@plt+0x4e20>  // b.tstop
  40623c:	ldr	x1, [sp, #120]
  406240:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  406244:	add	x0, x0, #0x1b8
  406248:	cmp	x1, x0
  40624c:	cset	w0, eq  // eq = none
  406250:	strb	w0, [sp, #107]
  406254:	mov	w0, #0x7ffffffe            	// #2147483646
  406258:	str	w0, [sp, #100]
  40625c:	ldr	w1, [sp, #100]
  406260:	ldr	w0, [sp, #60]
  406264:	cmp	w1, w0
  406268:	b.ge	406270 <__fxstatat@plt+0x4d60>  // b.tcont
  40626c:	bl	40776c <__fxstatat@plt+0x625c>
  406270:	ldrb	w0, [sp, #107]
  406274:	cmp	w0, #0x0
  406278:	b.eq	406284 <__fxstatat@plt+0x4d74>  // b.none
  40627c:	mov	x0, #0x0                   	// #0
  406280:	b	406288 <__fxstatat@plt+0x4d78>
  406284:	ldr	x0, [sp, #120]
  406288:	ldr	w1, [sp, #60]
  40628c:	add	w1, w1, #0x1
  406290:	sxtw	x1, w1
  406294:	lsl	x1, x1, #4
  406298:	bl	4075cc <__fxstatat@plt+0x60bc>
  40629c:	str	x0, [sp, #120]
  4062a0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4062a4:	add	x0, x0, #0x1c8
  4062a8:	ldr	x1, [sp, #120]
  4062ac:	str	x1, [x0]
  4062b0:	ldrb	w0, [sp, #107]
  4062b4:	cmp	w0, #0x0
  4062b8:	b.eq	4062d0 <__fxstatat@plt+0x4dc0>  // b.none
  4062bc:	ldr	x2, [sp, #120]
  4062c0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4062c4:	add	x0, x0, #0x1b8
  4062c8:	ldp	x0, x1, [x0]
  4062cc:	stp	x0, x1, [x2]
  4062d0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4062d4:	add	x0, x0, #0x1b0
  4062d8:	ldr	w0, [x0]
  4062dc:	sxtw	x0, w0
  4062e0:	lsl	x0, x0, #4
  4062e4:	ldr	x1, [sp, #120]
  4062e8:	add	x3, x1, x0
  4062ec:	ldr	w0, [sp, #60]
  4062f0:	add	w1, w0, #0x1
  4062f4:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4062f8:	add	x0, x0, #0x1b0
  4062fc:	ldr	w0, [x0]
  406300:	sub	w0, w1, w0
  406304:	sxtw	x0, w0
  406308:	lsl	x0, x0, #4
  40630c:	mov	x2, x0
  406310:	mov	w1, #0x0                   	// #0
  406314:	mov	x0, x3
  406318:	bl	401340 <memset@plt>
  40631c:	ldr	w0, [sp, #60]
  406320:	add	w1, w0, #0x1
  406324:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  406328:	add	x0, x0, #0x1b0
  40632c:	str	w1, [x0]
  406330:	ldrsw	x0, [sp, #60]
  406334:	lsl	x0, x0, #4
  406338:	ldr	x1, [sp, #120]
  40633c:	add	x0, x1, x0
  406340:	ldr	x0, [x0]
  406344:	str	x0, [sp, #88]
  406348:	ldrsw	x0, [sp, #60]
  40634c:	lsl	x0, x0, #4
  406350:	ldr	x1, [sp, #120]
  406354:	add	x0, x1, x0
  406358:	ldr	x0, [x0, #8]
  40635c:	str	x0, [sp, #112]
  406360:	ldr	x0, [sp, #32]
  406364:	ldr	w0, [x0, #4]
  406368:	orr	w0, w0, #0x1
  40636c:	str	w0, [sp, #84]
  406370:	ldr	x0, [sp, #32]
  406374:	ldr	w1, [x0]
  406378:	ldr	x0, [sp, #32]
  40637c:	add	x2, x0, #0x8
  406380:	ldr	x0, [sp, #32]
  406384:	ldr	x3, [x0, #40]
  406388:	ldr	x0, [sp, #32]
  40638c:	ldr	x0, [x0, #48]
  406390:	str	x0, [sp]
  406394:	mov	x7, x3
  406398:	mov	x6, x2
  40639c:	ldr	w5, [sp, #84]
  4063a0:	mov	w4, w1
  4063a4:	ldr	x3, [sp, #40]
  4063a8:	ldr	x2, [sp, #48]
  4063ac:	ldr	x1, [sp, #88]
  4063b0:	ldr	x0, [sp, #112]
  4063b4:	bl	404a9c <__fxstatat@plt+0x358c>
  4063b8:	str	x0, [sp, #72]
  4063bc:	ldr	x1, [sp, #88]
  4063c0:	ldr	x0, [sp, #72]
  4063c4:	cmp	x1, x0
  4063c8:	b.hi	406478 <__fxstatat@plt+0x4f68>  // b.pmore
  4063cc:	ldr	x0, [sp, #72]
  4063d0:	add	x0, x0, #0x1
  4063d4:	str	x0, [sp, #88]
  4063d8:	ldrsw	x0, [sp, #60]
  4063dc:	lsl	x0, x0, #4
  4063e0:	ldr	x1, [sp, #120]
  4063e4:	add	x0, x1, x0
  4063e8:	ldr	x1, [sp, #88]
  4063ec:	str	x1, [x0]
  4063f0:	ldr	x1, [sp, #112]
  4063f4:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4063f8:	add	x0, x0, #0x288
  4063fc:	cmp	x1, x0
  406400:	b.eq	40640c <__fxstatat@plt+0x4efc>  // b.none
  406404:	ldr	x0, [sp, #112]
  406408:	bl	401420 <free@plt>
  40640c:	ldr	x0, [sp, #88]
  406410:	bl	407570 <__fxstatat@plt+0x6060>
  406414:	str	x0, [sp, #112]
  406418:	ldrsw	x0, [sp, #60]
  40641c:	lsl	x0, x0, #4
  406420:	ldr	x1, [sp, #120]
  406424:	add	x0, x1, x0
  406428:	ldr	x1, [sp, #112]
  40642c:	str	x1, [x0, #8]
  406430:	ldr	x0, [sp, #32]
  406434:	ldr	w1, [x0]
  406438:	ldr	x0, [sp, #32]
  40643c:	add	x2, x0, #0x8
  406440:	ldr	x0, [sp, #32]
  406444:	ldr	x3, [x0, #40]
  406448:	ldr	x0, [sp, #32]
  40644c:	ldr	x0, [x0, #48]
  406450:	str	x0, [sp]
  406454:	mov	x7, x3
  406458:	mov	x6, x2
  40645c:	ldr	w5, [sp, #84]
  406460:	mov	w4, w1
  406464:	ldr	x3, [sp, #40]
  406468:	ldr	x2, [sp, #48]
  40646c:	ldr	x1, [sp, #88]
  406470:	ldr	x0, [sp, #112]
  406474:	bl	404a9c <__fxstatat@plt+0x358c>
  406478:	bl	4014c0 <__errno_location@plt>
  40647c:	mov	x1, x0
  406480:	ldr	w0, [sp, #108]
  406484:	str	w0, [x1]
  406488:	ldr	x0, [sp, #112]
  40648c:	ldp	x29, x30, [sp, #16]
  406490:	add	sp, sp, #0x80
  406494:	ret
  406498:	stp	x29, x30, [sp, #-32]!
  40649c:	mov	x29, sp
  4064a0:	str	w0, [sp, #28]
  4064a4:	str	x1, [sp, #16]
  4064a8:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4064ac:	add	x3, x0, #0x250
  4064b0:	mov	x2, #0xffffffffffffffff    	// #-1
  4064b4:	ldr	x1, [sp, #16]
  4064b8:	ldr	w0, [sp, #28]
  4064bc:	bl	4061dc <__fxstatat@plt+0x4ccc>
  4064c0:	ldp	x29, x30, [sp], #32
  4064c4:	ret
  4064c8:	stp	x29, x30, [sp, #-48]!
  4064cc:	mov	x29, sp
  4064d0:	str	w0, [sp, #44]
  4064d4:	str	x1, [sp, #32]
  4064d8:	str	x2, [sp, #24]
  4064dc:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4064e0:	add	x3, x0, #0x250
  4064e4:	ldr	x2, [sp, #24]
  4064e8:	ldr	x1, [sp, #32]
  4064ec:	ldr	w0, [sp, #44]
  4064f0:	bl	4061dc <__fxstatat@plt+0x4ccc>
  4064f4:	ldp	x29, x30, [sp], #48
  4064f8:	ret
  4064fc:	stp	x29, x30, [sp, #-32]!
  406500:	mov	x29, sp
  406504:	str	x0, [sp, #24]
  406508:	ldr	x1, [sp, #24]
  40650c:	mov	w0, #0x0                   	// #0
  406510:	bl	406498 <__fxstatat@plt+0x4f88>
  406514:	ldp	x29, x30, [sp], #32
  406518:	ret
  40651c:	stp	x29, x30, [sp, #-32]!
  406520:	mov	x29, sp
  406524:	str	x0, [sp, #24]
  406528:	str	x1, [sp, #16]
  40652c:	ldr	x2, [sp, #16]
  406530:	ldr	x1, [sp, #24]
  406534:	mov	w0, #0x0                   	// #0
  406538:	bl	4064c8 <__fxstatat@plt+0x4fb8>
  40653c:	ldp	x29, x30, [sp], #32
  406540:	ret
  406544:	stp	x29, x30, [sp, #-96]!
  406548:	mov	x29, sp
  40654c:	str	w0, [sp, #28]
  406550:	str	w1, [sp, #24]
  406554:	str	x2, [sp, #16]
  406558:	add	x0, sp, #0x28
  40655c:	mov	x8, x0
  406560:	ldr	w0, [sp, #24]
  406564:	bl	404954 <__fxstatat@plt+0x3444>
  406568:	add	x0, sp, #0x28
  40656c:	mov	x3, x0
  406570:	mov	x2, #0xffffffffffffffff    	// #-1
  406574:	ldr	x1, [sp, #16]
  406578:	ldr	w0, [sp, #28]
  40657c:	bl	4061dc <__fxstatat@plt+0x4ccc>
  406580:	ldp	x29, x30, [sp], #96
  406584:	ret
  406588:	stp	x29, x30, [sp, #-112]!
  40658c:	mov	x29, sp
  406590:	str	w0, [sp, #44]
  406594:	str	w1, [sp, #40]
  406598:	str	x2, [sp, #32]
  40659c:	str	x3, [sp, #24]
  4065a0:	add	x0, sp, #0x38
  4065a4:	mov	x8, x0
  4065a8:	ldr	w0, [sp, #40]
  4065ac:	bl	404954 <__fxstatat@plt+0x3444>
  4065b0:	add	x0, sp, #0x38
  4065b4:	mov	x3, x0
  4065b8:	ldr	x2, [sp, #24]
  4065bc:	ldr	x1, [sp, #32]
  4065c0:	ldr	w0, [sp, #44]
  4065c4:	bl	4061dc <__fxstatat@plt+0x4ccc>
  4065c8:	ldp	x29, x30, [sp], #112
  4065cc:	ret
  4065d0:	stp	x29, x30, [sp, #-32]!
  4065d4:	mov	x29, sp
  4065d8:	str	w0, [sp, #28]
  4065dc:	str	x1, [sp, #16]
  4065e0:	ldr	x2, [sp, #16]
  4065e4:	ldr	w1, [sp, #28]
  4065e8:	mov	w0, #0x0                   	// #0
  4065ec:	bl	406544 <__fxstatat@plt+0x5034>
  4065f0:	ldp	x29, x30, [sp], #32
  4065f4:	ret
  4065f8:	stp	x29, x30, [sp, #-48]!
  4065fc:	mov	x29, sp
  406600:	str	w0, [sp, #44]
  406604:	str	x1, [sp, #32]
  406608:	str	x2, [sp, #24]
  40660c:	ldr	x3, [sp, #24]
  406610:	ldr	x2, [sp, #32]
  406614:	ldr	w1, [sp, #44]
  406618:	mov	w0, #0x0                   	// #0
  40661c:	bl	406588 <__fxstatat@plt+0x5078>
  406620:	ldp	x29, x30, [sp], #48
  406624:	ret
  406628:	stp	x29, x30, [sp, #-112]!
  40662c:	mov	x29, sp
  406630:	str	x0, [sp, #40]
  406634:	str	x1, [sp, #32]
  406638:	strb	w2, [sp, #31]
  40663c:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  406640:	add	x1, x0, #0x250
  406644:	add	x0, sp, #0x38
  406648:	ldp	x2, x3, [x1]
  40664c:	stp	x2, x3, [x0]
  406650:	ldp	x2, x3, [x1, #16]
  406654:	stp	x2, x3, [x0, #16]
  406658:	ldp	x2, x3, [x1, #32]
  40665c:	stp	x2, x3, [x0, #32]
  406660:	ldr	x1, [x1, #48]
  406664:	str	x1, [x0, #48]
  406668:	add	x0, sp, #0x38
  40666c:	mov	w2, #0x1                   	// #1
  406670:	ldrb	w1, [sp, #31]
  406674:	bl	4047e4 <__fxstatat@plt+0x32d4>
  406678:	add	x0, sp, #0x38
  40667c:	mov	x3, x0
  406680:	ldr	x2, [sp, #32]
  406684:	ldr	x1, [sp, #40]
  406688:	mov	w0, #0x0                   	// #0
  40668c:	bl	4061dc <__fxstatat@plt+0x4ccc>
  406690:	ldp	x29, x30, [sp], #112
  406694:	ret
  406698:	stp	x29, x30, [sp, #-32]!
  40669c:	mov	x29, sp
  4066a0:	str	x0, [sp, #24]
  4066a4:	strb	w1, [sp, #23]
  4066a8:	ldrb	w2, [sp, #23]
  4066ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4066b0:	ldr	x0, [sp, #24]
  4066b4:	bl	406628 <__fxstatat@plt+0x5118>
  4066b8:	ldp	x29, x30, [sp], #32
  4066bc:	ret
  4066c0:	stp	x29, x30, [sp, #-32]!
  4066c4:	mov	x29, sp
  4066c8:	str	x0, [sp, #24]
  4066cc:	mov	w1, #0x3a                  	// #58
  4066d0:	ldr	x0, [sp, #24]
  4066d4:	bl	406698 <__fxstatat@plt+0x5188>
  4066d8:	ldp	x29, x30, [sp], #32
  4066dc:	ret
  4066e0:	stp	x29, x30, [sp, #-32]!
  4066e4:	mov	x29, sp
  4066e8:	str	x0, [sp, #24]
  4066ec:	str	x1, [sp, #16]
  4066f0:	mov	w2, #0x3a                  	// #58
  4066f4:	ldr	x1, [sp, #16]
  4066f8:	ldr	x0, [sp, #24]
  4066fc:	bl	406628 <__fxstatat@plt+0x5118>
  406700:	ldp	x29, x30, [sp], #32
  406704:	ret
  406708:	stp	x29, x30, [sp, #-160]!
  40670c:	mov	x29, sp
  406710:	str	w0, [sp, #92]
  406714:	str	w1, [sp, #88]
  406718:	str	x2, [sp, #80]
  40671c:	add	x0, sp, #0x10
  406720:	mov	x8, x0
  406724:	ldr	w0, [sp, #88]
  406728:	bl	404954 <__fxstatat@plt+0x3444>
  40672c:	add	x0, sp, #0x68
  406730:	add	x1, sp, #0x10
  406734:	ldp	x2, x3, [x1]
  406738:	stp	x2, x3, [x0]
  40673c:	ldp	x2, x3, [x1, #16]
  406740:	stp	x2, x3, [x0, #16]
  406744:	ldp	x2, x3, [x1, #32]
  406748:	stp	x2, x3, [x0, #32]
  40674c:	ldr	x1, [x1, #48]
  406750:	str	x1, [x0, #48]
  406754:	add	x0, sp, #0x68
  406758:	mov	w2, #0x1                   	// #1
  40675c:	mov	w1, #0x3a                  	// #58
  406760:	bl	4047e4 <__fxstatat@plt+0x32d4>
  406764:	add	x0, sp, #0x68
  406768:	mov	x3, x0
  40676c:	mov	x2, #0xffffffffffffffff    	// #-1
  406770:	ldr	x1, [sp, #80]
  406774:	ldr	w0, [sp, #92]
  406778:	bl	4061dc <__fxstatat@plt+0x4ccc>
  40677c:	ldp	x29, x30, [sp], #160
  406780:	ret
  406784:	stp	x29, x30, [sp, #-48]!
  406788:	mov	x29, sp
  40678c:	str	w0, [sp, #44]
  406790:	str	x1, [sp, #32]
  406794:	str	x2, [sp, #24]
  406798:	str	x3, [sp, #16]
  40679c:	mov	x4, #0xffffffffffffffff    	// #-1
  4067a0:	ldr	x3, [sp, #16]
  4067a4:	ldr	x2, [sp, #24]
  4067a8:	ldr	x1, [sp, #32]
  4067ac:	ldr	w0, [sp, #44]
  4067b0:	bl	4067bc <__fxstatat@plt+0x52ac>
  4067b4:	ldp	x29, x30, [sp], #48
  4067b8:	ret
  4067bc:	stp	x29, x30, [sp, #-128]!
  4067c0:	mov	x29, sp
  4067c4:	str	w0, [sp, #60]
  4067c8:	str	x1, [sp, #48]
  4067cc:	str	x2, [sp, #40]
  4067d0:	str	x3, [sp, #32]
  4067d4:	str	x4, [sp, #24]
  4067d8:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4067dc:	add	x1, x0, #0x250
  4067e0:	add	x0, sp, #0x48
  4067e4:	ldp	x2, x3, [x1]
  4067e8:	stp	x2, x3, [x0]
  4067ec:	ldp	x2, x3, [x1, #16]
  4067f0:	stp	x2, x3, [x0, #16]
  4067f4:	ldp	x2, x3, [x1, #32]
  4067f8:	stp	x2, x3, [x0, #32]
  4067fc:	ldr	x1, [x1, #48]
  406800:	str	x1, [x0, #48]
  406804:	add	x0, sp, #0x48
  406808:	ldr	x2, [sp, #40]
  40680c:	ldr	x1, [sp, #48]
  406810:	bl	4048dc <__fxstatat@plt+0x33cc>
  406814:	add	x0, sp, #0x48
  406818:	mov	x3, x0
  40681c:	ldr	x2, [sp, #24]
  406820:	ldr	x1, [sp, #32]
  406824:	ldr	w0, [sp, #60]
  406828:	bl	4061dc <__fxstatat@plt+0x4ccc>
  40682c:	ldp	x29, x30, [sp], #128
  406830:	ret
  406834:	stp	x29, x30, [sp, #-48]!
  406838:	mov	x29, sp
  40683c:	str	x0, [sp, #40]
  406840:	str	x1, [sp, #32]
  406844:	str	x2, [sp, #24]
  406848:	ldr	x3, [sp, #24]
  40684c:	ldr	x2, [sp, #32]
  406850:	ldr	x1, [sp, #40]
  406854:	mov	w0, #0x0                   	// #0
  406858:	bl	406784 <__fxstatat@plt+0x5274>
  40685c:	ldp	x29, x30, [sp], #48
  406860:	ret
  406864:	stp	x29, x30, [sp, #-48]!
  406868:	mov	x29, sp
  40686c:	str	x0, [sp, #40]
  406870:	str	x1, [sp, #32]
  406874:	str	x2, [sp, #24]
  406878:	str	x3, [sp, #16]
  40687c:	ldr	x4, [sp, #16]
  406880:	ldr	x3, [sp, #24]
  406884:	ldr	x2, [sp, #32]
  406888:	ldr	x1, [sp, #40]
  40688c:	mov	w0, #0x0                   	// #0
  406890:	bl	4067bc <__fxstatat@plt+0x52ac>
  406894:	ldp	x29, x30, [sp], #48
  406898:	ret
  40689c:	stp	x29, x30, [sp, #-48]!
  4068a0:	mov	x29, sp
  4068a4:	str	w0, [sp, #44]
  4068a8:	str	x1, [sp, #32]
  4068ac:	str	x2, [sp, #24]
  4068b0:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  4068b4:	add	x3, x0, #0x1d0
  4068b8:	ldr	x2, [sp, #24]
  4068bc:	ldr	x1, [sp, #32]
  4068c0:	ldr	w0, [sp, #44]
  4068c4:	bl	4061dc <__fxstatat@plt+0x4ccc>
  4068c8:	ldp	x29, x30, [sp], #48
  4068cc:	ret
  4068d0:	stp	x29, x30, [sp, #-32]!
  4068d4:	mov	x29, sp
  4068d8:	str	x0, [sp, #24]
  4068dc:	str	x1, [sp, #16]
  4068e0:	ldr	x2, [sp, #16]
  4068e4:	ldr	x1, [sp, #24]
  4068e8:	mov	w0, #0x0                   	// #0
  4068ec:	bl	40689c <__fxstatat@plt+0x538c>
  4068f0:	ldp	x29, x30, [sp], #32
  4068f4:	ret
  4068f8:	stp	x29, x30, [sp, #-32]!
  4068fc:	mov	x29, sp
  406900:	str	w0, [sp, #28]
  406904:	str	x1, [sp, #16]
  406908:	mov	x2, #0xffffffffffffffff    	// #-1
  40690c:	ldr	x1, [sp, #16]
  406910:	ldr	w0, [sp, #28]
  406914:	bl	40689c <__fxstatat@plt+0x538c>
  406918:	ldp	x29, x30, [sp], #32
  40691c:	ret
  406920:	stp	x29, x30, [sp, #-32]!
  406924:	mov	x29, sp
  406928:	str	x0, [sp, #24]
  40692c:	ldr	x1, [sp, #24]
  406930:	mov	w0, #0x0                   	// #0
  406934:	bl	4068f8 <__fxstatat@plt+0x53e8>
  406938:	ldp	x29, x30, [sp], #32
  40693c:	ret
  406940:	stp	x29, x30, [sp, #-32]!
  406944:	mov	x29, sp
  406948:	str	x0, [sp, #24]
  40694c:	str	x1, [sp, #16]
  406950:	ldr	x3, [sp, #16]
  406954:	mov	w2, #0xffffff9c            	// #-100
  406958:	ldr	x1, [sp, #24]
  40695c:	mov	w0, #0xffffff9c            	// #-100
  406960:	bl	406970 <__fxstatat@plt+0x5460>
  406964:	and	w0, w0, #0xff
  406968:	ldp	x29, x30, [sp], #32
  40696c:	ret
  406970:	stp	x29, x30, [sp, #-384]!
  406974:	mov	x29, sp
  406978:	str	w0, [sp, #44]
  40697c:	str	x1, [sp, #32]
  406980:	str	w2, [sp, #40]
  406984:	str	x3, [sp, #24]
  406988:	ldr	x0, [sp, #32]
  40698c:	bl	407d70 <__fxstatat@plt+0x6860>
  406990:	str	x0, [sp, #368]
  406994:	ldr	x0, [sp, #24]
  406998:	bl	407d70 <__fxstatat@plt+0x6860>
  40699c:	str	x0, [sp, #360]
  4069a0:	ldr	x0, [sp, #368]
  4069a4:	bl	407e0c <__fxstatat@plt+0x68fc>
  4069a8:	str	x0, [sp, #352]
  4069ac:	ldr	x0, [sp, #360]
  4069b0:	bl	407e0c <__fxstatat@plt+0x68fc>
  4069b4:	str	x0, [sp, #344]
  4069b8:	ldr	x1, [sp, #352]
  4069bc:	ldr	x0, [sp, #344]
  4069c0:	cmp	x1, x0
  4069c4:	b.ne	4069e8 <__fxstatat@plt+0x54d8>  // b.any
  4069c8:	ldr	x2, [sp, #344]
  4069cc:	ldr	x1, [sp, #360]
  4069d0:	ldr	x0, [sp, #368]
  4069d4:	bl	4013c0 <memcmp@plt>
  4069d8:	cmp	w0, #0x0
  4069dc:	b.ne	4069e8 <__fxstatat@plt+0x54d8>  // b.any
  4069e0:	mov	w0, #0x1                   	// #1
  4069e4:	b	4069ec <__fxstatat@plt+0x54dc>
  4069e8:	mov	w0, #0x0                   	// #0
  4069ec:	strb	w0, [sp, #343]
  4069f0:	ldrb	w0, [sp, #343]
  4069f4:	and	w0, w0, #0x1
  4069f8:	strb	w0, [sp, #343]
  4069fc:	ldrb	w0, [sp, #343]
  406a00:	strb	w0, [sp, #342]
  406a04:	strb	wzr, [sp, #383]
  406a08:	ldrb	w0, [sp, #342]
  406a0c:	cmp	w0, #0x0
  406a10:	b.eq	406af8 <__fxstatat@plt+0x55e8>  // b.none
  406a14:	ldr	x0, [sp, #32]
  406a18:	bl	407be0 <__fxstatat@plt+0x66d0>
  406a1c:	str	x0, [sp, #328]
  406a20:	mov	w0, #0x100                 	// #256
  406a24:	str	w0, [sp, #324]
  406a28:	add	x0, sp, #0x38
  406a2c:	ldr	w3, [sp, #324]
  406a30:	mov	x2, x0
  406a34:	ldr	x1, [sp, #328]
  406a38:	ldr	w0, [sp, #44]
  406a3c:	bl	408608 <__fxstatat@plt+0x70f8>
  406a40:	cmp	w0, #0x0
  406a44:	b.eq	406a64 <__fxstatat@plt+0x5554>  // b.none
  406a48:	bl	4014c0 <__errno_location@plt>
  406a4c:	ldr	w1, [x0]
  406a50:	ldr	x3, [sp, #328]
  406a54:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406a58:	add	x2, x0, #0x3b0
  406a5c:	mov	w0, #0x1                   	// #1
  406a60:	bl	401270 <error@plt>
  406a64:	ldr	x0, [sp, #328]
  406a68:	bl	401420 <free@plt>
  406a6c:	ldr	x0, [sp, #24]
  406a70:	bl	407be0 <__fxstatat@plt+0x66d0>
  406a74:	str	x0, [sp, #312]
  406a78:	add	x0, sp, #0xb8
  406a7c:	ldr	w3, [sp, #324]
  406a80:	mov	x2, x0
  406a84:	ldr	x1, [sp, #312]
  406a88:	ldr	w0, [sp, #40]
  406a8c:	bl	408608 <__fxstatat@plt+0x70f8>
  406a90:	cmp	w0, #0x0
  406a94:	b.eq	406ab4 <__fxstatat@plt+0x55a4>  // b.none
  406a98:	bl	4014c0 <__errno_location@plt>
  406a9c:	ldr	w1, [x0]
  406aa0:	ldr	x3, [sp, #312]
  406aa4:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406aa8:	add	x2, x0, #0x3b0
  406aac:	mov	w0, #0x1                   	// #1
  406ab0:	bl	401270 <error@plt>
  406ab4:	ldr	x1, [sp, #64]
  406ab8:	ldr	x0, [sp, #192]
  406abc:	cmp	x1, x0
  406ac0:	b.ne	406adc <__fxstatat@plt+0x55cc>  // b.any
  406ac4:	ldr	x1, [sp, #56]
  406ac8:	ldr	x0, [sp, #184]
  406acc:	cmp	x1, x0
  406ad0:	b.ne	406adc <__fxstatat@plt+0x55cc>  // b.any
  406ad4:	mov	w0, #0x1                   	// #1
  406ad8:	b	406ae0 <__fxstatat@plt+0x55d0>
  406adc:	mov	w0, #0x0                   	// #0
  406ae0:	strb	w0, [sp, #383]
  406ae4:	ldrb	w0, [sp, #383]
  406ae8:	and	w0, w0, #0x1
  406aec:	strb	w0, [sp, #383]
  406af0:	ldr	x0, [sp, #312]
  406af4:	bl	401420 <free@plt>
  406af8:	ldrb	w0, [sp, #383]
  406afc:	ldp	x29, x30, [sp], #384
  406b00:	ret
  406b04:	sub	sp, sp, #0x60
  406b08:	stp	x29, x30, [sp, #32]
  406b0c:	add	x29, sp, #0x20
  406b10:	str	x0, [sp, #88]
  406b14:	str	x1, [sp, #80]
  406b18:	str	x2, [sp, #72]
  406b1c:	str	x3, [sp, #64]
  406b20:	str	x4, [sp, #56]
  406b24:	str	x5, [sp, #48]
  406b28:	ldr	x0, [sp, #80]
  406b2c:	cmp	x0, #0x0
  406b30:	b.eq	406b54 <__fxstatat@plt+0x5644>  // b.none
  406b34:	ldr	x4, [sp, #64]
  406b38:	ldr	x3, [sp, #72]
  406b3c:	ldr	x2, [sp, #80]
  406b40:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406b44:	add	x1, x0, #0x3b8
  406b48:	ldr	x0, [sp, #88]
  406b4c:	bl	4014f0 <fprintf@plt>
  406b50:	b	406b6c <__fxstatat@plt+0x565c>
  406b54:	ldr	x3, [sp, #64]
  406b58:	ldr	x2, [sp, #72]
  406b5c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406b60:	add	x1, x0, #0x3c8
  406b64:	ldr	x0, [sp, #88]
  406b68:	bl	4014f0 <fprintf@plt>
  406b6c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406b70:	add	x0, x0, #0x3d0
  406b74:	bl	4014e0 <gettext@plt>
  406b78:	mov	w3, #0x7e3                 	// #2019
  406b7c:	mov	x2, x0
  406b80:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406b84:	add	x1, x0, #0x700
  406b88:	ldr	x0, [sp, #88]
  406b8c:	bl	4014f0 <fprintf@plt>
  406b90:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406b94:	add	x0, x0, #0x3d8
  406b98:	bl	4014e0 <gettext@plt>
  406b9c:	ldr	x1, [sp, #88]
  406ba0:	bl	401480 <fputs_unlocked@plt>
  406ba4:	ldr	x0, [sp, #48]
  406ba8:	cmp	x0, #0x9
  406bac:	b.eq	406f80 <__fxstatat@plt+0x5a70>  // b.none
  406bb0:	ldr	x0, [sp, #48]
  406bb4:	cmp	x0, #0x9
  406bb8:	b.hi	407018 <__fxstatat@plt+0x5b08>  // b.pmore
  406bbc:	ldr	x0, [sp, #48]
  406bc0:	cmp	x0, #0x8
  406bc4:	b.eq	406efc <__fxstatat@plt+0x59ec>  // b.none
  406bc8:	ldr	x0, [sp, #48]
  406bcc:	cmp	x0, #0x8
  406bd0:	b.hi	407018 <__fxstatat@plt+0x5b08>  // b.pmore
  406bd4:	ldr	x0, [sp, #48]
  406bd8:	cmp	x0, #0x7
  406bdc:	b.eq	406e70 <__fxstatat@plt+0x5960>  // b.none
  406be0:	ldr	x0, [sp, #48]
  406be4:	cmp	x0, #0x7
  406be8:	b.hi	407018 <__fxstatat@plt+0x5b08>  // b.pmore
  406bec:	ldr	x0, [sp, #48]
  406bf0:	cmp	x0, #0x6
  406bf4:	b.eq	406df4 <__fxstatat@plt+0x58e4>  // b.none
  406bf8:	ldr	x0, [sp, #48]
  406bfc:	cmp	x0, #0x6
  406c00:	b.hi	407018 <__fxstatat@plt+0x5b08>  // b.pmore
  406c04:	ldr	x0, [sp, #48]
  406c08:	cmp	x0, #0x5
  406c0c:	b.eq	406d88 <__fxstatat@plt+0x5878>  // b.none
  406c10:	ldr	x0, [sp, #48]
  406c14:	cmp	x0, #0x5
  406c18:	b.hi	407018 <__fxstatat@plt+0x5b08>  // b.pmore
  406c1c:	ldr	x0, [sp, #48]
  406c20:	cmp	x0, #0x4
  406c24:	b.eq	406d2c <__fxstatat@plt+0x581c>  // b.none
  406c28:	ldr	x0, [sp, #48]
  406c2c:	cmp	x0, #0x4
  406c30:	b.hi	407018 <__fxstatat@plt+0x5b08>  // b.pmore
  406c34:	ldr	x0, [sp, #48]
  406c38:	cmp	x0, #0x3
  406c3c:	b.eq	406ce0 <__fxstatat@plt+0x57d0>  // b.none
  406c40:	ldr	x0, [sp, #48]
  406c44:	cmp	x0, #0x3
  406c48:	b.hi	407018 <__fxstatat@plt+0x5b08>  // b.pmore
  406c4c:	ldr	x0, [sp, #48]
  406c50:	cmp	x0, #0x2
  406c54:	b.eq	406ca4 <__fxstatat@plt+0x5794>  // b.none
  406c58:	ldr	x0, [sp, #48]
  406c5c:	cmp	x0, #0x2
  406c60:	b.hi	407018 <__fxstatat@plt+0x5b08>  // b.pmore
  406c64:	ldr	x0, [sp, #48]
  406c68:	cmp	x0, #0x0
  406c6c:	b.eq	4070b0 <__fxstatat@plt+0x5ba0>  // b.none
  406c70:	ldr	x0, [sp, #48]
  406c74:	cmp	x0, #0x1
  406c78:	b.ne	407018 <__fxstatat@plt+0x5b08>  // b.any
  406c7c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406c80:	add	x0, x0, #0x4a8
  406c84:	bl	4014e0 <gettext@plt>
  406c88:	mov	x1, x0
  406c8c:	ldr	x0, [sp, #56]
  406c90:	ldr	x0, [x0]
  406c94:	mov	x2, x0
  406c98:	ldr	x0, [sp, #88]
  406c9c:	bl	4014f0 <fprintf@plt>
  406ca0:	b	4070b4 <__fxstatat@plt+0x5ba4>
  406ca4:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406ca8:	add	x0, x0, #0x4b8
  406cac:	bl	4014e0 <gettext@plt>
  406cb0:	mov	x4, x0
  406cb4:	ldr	x0, [sp, #56]
  406cb8:	ldr	x1, [x0]
  406cbc:	ldr	x0, [sp, #56]
  406cc0:	add	x0, x0, #0x8
  406cc4:	ldr	x0, [x0]
  406cc8:	mov	x3, x0
  406ccc:	mov	x2, x1
  406cd0:	mov	x1, x4
  406cd4:	ldr	x0, [sp, #88]
  406cd8:	bl	4014f0 <fprintf@plt>
  406cdc:	b	4070b4 <__fxstatat@plt+0x5ba4>
  406ce0:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406ce4:	add	x0, x0, #0x4d0
  406ce8:	bl	4014e0 <gettext@plt>
  406cec:	mov	x5, x0
  406cf0:	ldr	x0, [sp, #56]
  406cf4:	ldr	x1, [x0]
  406cf8:	ldr	x0, [sp, #56]
  406cfc:	add	x0, x0, #0x8
  406d00:	ldr	x2, [x0]
  406d04:	ldr	x0, [sp, #56]
  406d08:	add	x0, x0, #0x10
  406d0c:	ldr	x0, [x0]
  406d10:	mov	x4, x0
  406d14:	mov	x3, x2
  406d18:	mov	x2, x1
  406d1c:	mov	x1, x5
  406d20:	ldr	x0, [sp, #88]
  406d24:	bl	4014f0 <fprintf@plt>
  406d28:	b	4070b4 <__fxstatat@plt+0x5ba4>
  406d2c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406d30:	add	x0, x0, #0x4f0
  406d34:	bl	4014e0 <gettext@plt>
  406d38:	mov	x6, x0
  406d3c:	ldr	x0, [sp, #56]
  406d40:	ldr	x1, [x0]
  406d44:	ldr	x0, [sp, #56]
  406d48:	add	x0, x0, #0x8
  406d4c:	ldr	x2, [x0]
  406d50:	ldr	x0, [sp, #56]
  406d54:	add	x0, x0, #0x10
  406d58:	ldr	x3, [x0]
  406d5c:	ldr	x0, [sp, #56]
  406d60:	add	x0, x0, #0x18
  406d64:	ldr	x0, [x0]
  406d68:	mov	x5, x0
  406d6c:	mov	x4, x3
  406d70:	mov	x3, x2
  406d74:	mov	x2, x1
  406d78:	mov	x1, x6
  406d7c:	ldr	x0, [sp, #88]
  406d80:	bl	4014f0 <fprintf@plt>
  406d84:	b	4070b4 <__fxstatat@plt+0x5ba4>
  406d88:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406d8c:	add	x0, x0, #0x510
  406d90:	bl	4014e0 <gettext@plt>
  406d94:	mov	x7, x0
  406d98:	ldr	x0, [sp, #56]
  406d9c:	ldr	x1, [x0]
  406da0:	ldr	x0, [sp, #56]
  406da4:	add	x0, x0, #0x8
  406da8:	ldr	x2, [x0]
  406dac:	ldr	x0, [sp, #56]
  406db0:	add	x0, x0, #0x10
  406db4:	ldr	x3, [x0]
  406db8:	ldr	x0, [sp, #56]
  406dbc:	add	x0, x0, #0x18
  406dc0:	ldr	x4, [x0]
  406dc4:	ldr	x0, [sp, #56]
  406dc8:	add	x0, x0, #0x20
  406dcc:	ldr	x0, [x0]
  406dd0:	mov	x6, x0
  406dd4:	mov	x5, x4
  406dd8:	mov	x4, x3
  406ddc:	mov	x3, x2
  406de0:	mov	x2, x1
  406de4:	mov	x1, x7
  406de8:	ldr	x0, [sp, #88]
  406dec:	bl	4014f0 <fprintf@plt>
  406df0:	b	4070b4 <__fxstatat@plt+0x5ba4>
  406df4:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406df8:	add	x0, x0, #0x538
  406dfc:	bl	4014e0 <gettext@plt>
  406e00:	mov	x8, x0
  406e04:	ldr	x0, [sp, #56]
  406e08:	ldr	x1, [x0]
  406e0c:	ldr	x0, [sp, #56]
  406e10:	add	x0, x0, #0x8
  406e14:	ldr	x2, [x0]
  406e18:	ldr	x0, [sp, #56]
  406e1c:	add	x0, x0, #0x10
  406e20:	ldr	x3, [x0]
  406e24:	ldr	x0, [sp, #56]
  406e28:	add	x0, x0, #0x18
  406e2c:	ldr	x4, [x0]
  406e30:	ldr	x0, [sp, #56]
  406e34:	add	x0, x0, #0x20
  406e38:	ldr	x5, [x0]
  406e3c:	ldr	x0, [sp, #56]
  406e40:	add	x0, x0, #0x28
  406e44:	ldr	x0, [x0]
  406e48:	mov	x7, x0
  406e4c:	mov	x6, x5
  406e50:	mov	x5, x4
  406e54:	mov	x4, x3
  406e58:	mov	x3, x2
  406e5c:	mov	x2, x1
  406e60:	mov	x1, x8
  406e64:	ldr	x0, [sp, #88]
  406e68:	bl	4014f0 <fprintf@plt>
  406e6c:	b	4070b4 <__fxstatat@plt+0x5ba4>
  406e70:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406e74:	add	x0, x0, #0x560
  406e78:	bl	4014e0 <gettext@plt>
  406e7c:	mov	x8, x0
  406e80:	ldr	x0, [sp, #56]
  406e84:	ldr	x1, [x0]
  406e88:	ldr	x0, [sp, #56]
  406e8c:	add	x0, x0, #0x8
  406e90:	ldr	x2, [x0]
  406e94:	ldr	x0, [sp, #56]
  406e98:	add	x0, x0, #0x10
  406e9c:	ldr	x3, [x0]
  406ea0:	ldr	x0, [sp, #56]
  406ea4:	add	x0, x0, #0x18
  406ea8:	ldr	x4, [x0]
  406eac:	ldr	x0, [sp, #56]
  406eb0:	add	x0, x0, #0x20
  406eb4:	ldr	x5, [x0]
  406eb8:	ldr	x0, [sp, #56]
  406ebc:	add	x0, x0, #0x28
  406ec0:	ldr	x6, [x0]
  406ec4:	ldr	x0, [sp, #56]
  406ec8:	add	x0, x0, #0x30
  406ecc:	ldr	x0, [x0]
  406ed0:	str	x0, [sp]
  406ed4:	mov	x7, x6
  406ed8:	mov	x6, x5
  406edc:	mov	x5, x4
  406ee0:	mov	x4, x3
  406ee4:	mov	x3, x2
  406ee8:	mov	x2, x1
  406eec:	mov	x1, x8
  406ef0:	ldr	x0, [sp, #88]
  406ef4:	bl	4014f0 <fprintf@plt>
  406ef8:	b	4070b4 <__fxstatat@plt+0x5ba4>
  406efc:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406f00:	add	x0, x0, #0x590
  406f04:	bl	4014e0 <gettext@plt>
  406f08:	mov	x8, x0
  406f0c:	ldr	x0, [sp, #56]
  406f10:	ldr	x2, [x0]
  406f14:	ldr	x0, [sp, #56]
  406f18:	add	x0, x0, #0x8
  406f1c:	ldr	x3, [x0]
  406f20:	ldr	x0, [sp, #56]
  406f24:	add	x0, x0, #0x10
  406f28:	ldr	x4, [x0]
  406f2c:	ldr	x0, [sp, #56]
  406f30:	add	x0, x0, #0x18
  406f34:	ldr	x5, [x0]
  406f38:	ldr	x0, [sp, #56]
  406f3c:	add	x0, x0, #0x20
  406f40:	ldr	x6, [x0]
  406f44:	ldr	x0, [sp, #56]
  406f48:	add	x0, x0, #0x28
  406f4c:	ldr	x7, [x0]
  406f50:	ldr	x0, [sp, #56]
  406f54:	add	x0, x0, #0x30
  406f58:	ldr	x0, [x0]
  406f5c:	ldr	x1, [sp, #56]
  406f60:	add	x1, x1, #0x38
  406f64:	ldr	x1, [x1]
  406f68:	str	x1, [sp, #8]
  406f6c:	str	x0, [sp]
  406f70:	mov	x1, x8
  406f74:	ldr	x0, [sp, #88]
  406f78:	bl	4014f0 <fprintf@plt>
  406f7c:	b	4070b4 <__fxstatat@plt+0x5ba4>
  406f80:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  406f84:	add	x0, x0, #0x5c0
  406f88:	bl	4014e0 <gettext@plt>
  406f8c:	mov	x9, x0
  406f90:	ldr	x0, [sp, #56]
  406f94:	ldr	x8, [x0]
  406f98:	ldr	x0, [sp, #56]
  406f9c:	add	x0, x0, #0x8
  406fa0:	ldr	x3, [x0]
  406fa4:	ldr	x0, [sp, #56]
  406fa8:	add	x0, x0, #0x10
  406fac:	ldr	x4, [x0]
  406fb0:	ldr	x0, [sp, #56]
  406fb4:	add	x0, x0, #0x18
  406fb8:	ldr	x5, [x0]
  406fbc:	ldr	x0, [sp, #56]
  406fc0:	add	x0, x0, #0x20
  406fc4:	ldr	x6, [x0]
  406fc8:	ldr	x0, [sp, #56]
  406fcc:	add	x0, x0, #0x28
  406fd0:	ldr	x7, [x0]
  406fd4:	ldr	x0, [sp, #56]
  406fd8:	add	x0, x0, #0x30
  406fdc:	ldr	x0, [x0]
  406fe0:	ldr	x1, [sp, #56]
  406fe4:	add	x1, x1, #0x38
  406fe8:	ldr	x1, [x1]
  406fec:	ldr	x2, [sp, #56]
  406ff0:	add	x2, x2, #0x40
  406ff4:	ldr	x2, [x2]
  406ff8:	str	x2, [sp, #16]
  406ffc:	str	x1, [sp, #8]
  407000:	str	x0, [sp]
  407004:	mov	x2, x8
  407008:	mov	x1, x9
  40700c:	ldr	x0, [sp, #88]
  407010:	bl	4014f0 <fprintf@plt>
  407014:	b	4070b4 <__fxstatat@plt+0x5ba4>
  407018:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  40701c:	add	x0, x0, #0x5f8
  407020:	bl	4014e0 <gettext@plt>
  407024:	mov	x9, x0
  407028:	ldr	x0, [sp, #56]
  40702c:	ldr	x8, [x0]
  407030:	ldr	x0, [sp, #56]
  407034:	add	x0, x0, #0x8
  407038:	ldr	x3, [x0]
  40703c:	ldr	x0, [sp, #56]
  407040:	add	x0, x0, #0x10
  407044:	ldr	x4, [x0]
  407048:	ldr	x0, [sp, #56]
  40704c:	add	x0, x0, #0x18
  407050:	ldr	x5, [x0]
  407054:	ldr	x0, [sp, #56]
  407058:	add	x0, x0, #0x20
  40705c:	ldr	x6, [x0]
  407060:	ldr	x0, [sp, #56]
  407064:	add	x0, x0, #0x28
  407068:	ldr	x7, [x0]
  40706c:	ldr	x0, [sp, #56]
  407070:	add	x0, x0, #0x30
  407074:	ldr	x0, [x0]
  407078:	ldr	x1, [sp, #56]
  40707c:	add	x1, x1, #0x38
  407080:	ldr	x1, [x1]
  407084:	ldr	x2, [sp, #56]
  407088:	add	x2, x2, #0x40
  40708c:	ldr	x2, [x2]
  407090:	str	x2, [sp, #16]
  407094:	str	x1, [sp, #8]
  407098:	str	x0, [sp]
  40709c:	mov	x2, x8
  4070a0:	mov	x1, x9
  4070a4:	ldr	x0, [sp, #88]
  4070a8:	bl	4014f0 <fprintf@plt>
  4070ac:	b	4070b4 <__fxstatat@plt+0x5ba4>
  4070b0:	nop
  4070b4:	nop
  4070b8:	ldp	x29, x30, [sp, #32]
  4070bc:	add	sp, sp, #0x60
  4070c0:	ret
  4070c4:	stp	x29, x30, [sp, #-80]!
  4070c8:	mov	x29, sp
  4070cc:	str	x0, [sp, #56]
  4070d0:	str	x1, [sp, #48]
  4070d4:	str	x2, [sp, #40]
  4070d8:	str	x3, [sp, #32]
  4070dc:	str	x4, [sp, #24]
  4070e0:	str	xzr, [sp, #72]
  4070e4:	b	4070f4 <__fxstatat@plt+0x5be4>
  4070e8:	ldr	x0, [sp, #72]
  4070ec:	add	x0, x0, #0x1
  4070f0:	str	x0, [sp, #72]
  4070f4:	ldr	x0, [sp, #72]
  4070f8:	lsl	x0, x0, #3
  4070fc:	ldr	x1, [sp, #24]
  407100:	add	x0, x1, x0
  407104:	ldr	x0, [x0]
  407108:	cmp	x0, #0x0
  40710c:	b.ne	4070e8 <__fxstatat@plt+0x5bd8>  // b.any
  407110:	ldr	x5, [sp, #72]
  407114:	ldr	x4, [sp, #24]
  407118:	ldr	x3, [sp, #32]
  40711c:	ldr	x2, [sp, #40]
  407120:	ldr	x1, [sp, #48]
  407124:	ldr	x0, [sp, #56]
  407128:	bl	406b04 <__fxstatat@plt+0x55f4>
  40712c:	nop
  407130:	ldp	x29, x30, [sp], #80
  407134:	ret
  407138:	stp	x29, x30, [sp, #-160]!
  40713c:	mov	x29, sp
  407140:	str	x19, [sp, #16]
  407144:	str	x0, [sp, #56]
  407148:	str	x1, [sp, #48]
  40714c:	str	x2, [sp, #40]
  407150:	str	x3, [sp, #32]
  407154:	mov	x19, x4
  407158:	str	xzr, [sp, #152]
  40715c:	b	40716c <__fxstatat@plt+0x5c5c>
  407160:	ldr	x0, [sp, #152]
  407164:	add	x0, x0, #0x1
  407168:	str	x0, [sp, #152]
  40716c:	ldr	x0, [sp, #152]
  407170:	cmp	x0, #0x9
  407174:	b.hi	4071f4 <__fxstatat@plt+0x5ce4>  // b.pmore
  407178:	ldr	w1, [x19, #24]
  40717c:	ldr	x0, [x19]
  407180:	cmp	w1, #0x0
  407184:	b.lt	407198 <__fxstatat@plt+0x5c88>  // b.tstop
  407188:	add	x1, x0, #0xf
  40718c:	and	x1, x1, #0xfffffffffffffff8
  407190:	str	x1, [x19]
  407194:	b	4071c8 <__fxstatat@plt+0x5cb8>
  407198:	add	w2, w1, #0x8
  40719c:	str	w2, [x19, #24]
  4071a0:	ldr	w2, [x19, #24]
  4071a4:	cmp	w2, #0x0
  4071a8:	b.le	4071bc <__fxstatat@plt+0x5cac>
  4071ac:	add	x1, x0, #0xf
  4071b0:	and	x1, x1, #0xfffffffffffffff8
  4071b4:	str	x1, [x19]
  4071b8:	b	4071c8 <__fxstatat@plt+0x5cb8>
  4071bc:	ldr	x2, [x19, #8]
  4071c0:	sxtw	x0, w1
  4071c4:	add	x0, x2, x0
  4071c8:	ldr	x2, [x0]
  4071cc:	ldr	x0, [sp, #152]
  4071d0:	lsl	x0, x0, #3
  4071d4:	add	x1, sp, #0x48
  4071d8:	str	x2, [x1, x0]
  4071dc:	ldr	x0, [sp, #152]
  4071e0:	lsl	x0, x0, #3
  4071e4:	add	x1, sp, #0x48
  4071e8:	ldr	x0, [x1, x0]
  4071ec:	cmp	x0, #0x0
  4071f0:	b.ne	407160 <__fxstatat@plt+0x5c50>  // b.any
  4071f4:	add	x0, sp, #0x48
  4071f8:	ldr	x5, [sp, #152]
  4071fc:	mov	x4, x0
  407200:	ldr	x3, [sp, #32]
  407204:	ldr	x2, [sp, #40]
  407208:	ldr	x1, [sp, #48]
  40720c:	ldr	x0, [sp, #56]
  407210:	bl	406b04 <__fxstatat@plt+0x55f4>
  407214:	nop
  407218:	ldr	x19, [sp, #16]
  40721c:	ldp	x29, x30, [sp], #160
  407220:	ret
  407224:	stp	x29, x30, [sp, #-272]!
  407228:	mov	x29, sp
  40722c:	str	x0, [sp, #72]
  407230:	str	x1, [sp, #64]
  407234:	str	x2, [sp, #56]
  407238:	str	x3, [sp, #48]
  40723c:	str	x4, [sp, #240]
  407240:	str	x5, [sp, #248]
  407244:	str	x6, [sp, #256]
  407248:	str	x7, [sp, #264]
  40724c:	str	q0, [sp, #112]
  407250:	str	q1, [sp, #128]
  407254:	str	q2, [sp, #144]
  407258:	str	q3, [sp, #160]
  40725c:	str	q4, [sp, #176]
  407260:	str	q5, [sp, #192]
  407264:	str	q6, [sp, #208]
  407268:	str	q7, [sp, #224]
  40726c:	add	x0, sp, #0x110
  407270:	str	x0, [sp, #80]
  407274:	add	x0, sp, #0x110
  407278:	str	x0, [sp, #88]
  40727c:	add	x0, sp, #0xf0
  407280:	str	x0, [sp, #96]
  407284:	mov	w0, #0xffffffe0            	// #-32
  407288:	str	w0, [sp, #104]
  40728c:	mov	w0, #0xffffff80            	// #-128
  407290:	str	w0, [sp, #108]
  407294:	add	x2, sp, #0x10
  407298:	add	x3, sp, #0x50
  40729c:	ldp	x0, x1, [x3]
  4072a0:	stp	x0, x1, [x2]
  4072a4:	ldp	x0, x1, [x3, #16]
  4072a8:	stp	x0, x1, [x2, #16]
  4072ac:	add	x0, sp, #0x10
  4072b0:	mov	x4, x0
  4072b4:	ldr	x3, [sp, #48]
  4072b8:	ldr	x2, [sp, #56]
  4072bc:	ldr	x1, [sp, #64]
  4072c0:	ldr	x0, [sp, #72]
  4072c4:	bl	407138 <__fxstatat@plt+0x5c28>
  4072c8:	nop
  4072cc:	ldp	x29, x30, [sp], #272
  4072d0:	ret
  4072d4:	stp	x29, x30, [sp, #-16]!
  4072d8:	mov	x29, sp
  4072dc:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  4072e0:	add	x0, x0, #0x638
  4072e4:	bl	4014e0 <gettext@plt>
  4072e8:	mov	x2, x0
  4072ec:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  4072f0:	add	x1, x0, #0x650
  4072f4:	mov	x0, x2
  4072f8:	bl	4014b0 <printf@plt>
  4072fc:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  407300:	add	x0, x0, #0x668
  407304:	bl	4014e0 <gettext@plt>
  407308:	mov	x3, x0
  40730c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  407310:	add	x2, x0, #0x680
  407314:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  407318:	add	x1, x0, #0x6a8
  40731c:	mov	x0, x3
  407320:	bl	4014b0 <printf@plt>
  407324:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  407328:	add	x0, x0, #0x6b8
  40732c:	bl	4014e0 <gettext@plt>
  407330:	mov	x2, x0
  407334:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  407338:	add	x0, x0, #0x220
  40733c:	ldr	x0, [x0]
  407340:	mov	x1, x0
  407344:	mov	x0, x2
  407348:	bl	401480 <fputs_unlocked@plt>
  40734c:	nop
  407350:	ldp	x29, x30, [sp], #16
  407354:	ret
  407358:	stp	x29, x30, [sp, #-32]!
  40735c:	mov	x29, sp
  407360:	str	x0, [sp, #24]
  407364:	str	x1, [sp, #16]
  407368:	mov	x0, #0x0                   	// #0
  40736c:	ldr	x6, [sp, #24]
  407370:	ldr	x1, [sp, #16]
  407374:	mul	x7, x6, x1
  407378:	umulh	x1, x6, x1
  40737c:	mov	x2, x7
  407380:	mov	x3, x1
  407384:	mov	x4, x3
  407388:	mov	x5, #0x0                   	// #0
  40738c:	cmp	x4, #0x0
  407390:	b.eq	407398 <__fxstatat@plt+0x5e88>  // b.none
  407394:	mov	x0, #0x1                   	// #1
  407398:	cmp	x2, #0x0
  40739c:	b.ge	4073a4 <__fxstatat@plt+0x5e94>  // b.tcont
  4073a0:	mov	x0, #0x1                   	// #1
  4073a4:	and	w0, w0, #0x1
  4073a8:	and	w0, w0, #0xff
  4073ac:	cmp	w0, #0x0
  4073b0:	b.eq	4073b8 <__fxstatat@plt+0x5ea8>  // b.none
  4073b4:	bl	40776c <__fxstatat@plt+0x625c>
  4073b8:	ldr	x1, [sp, #24]
  4073bc:	ldr	x0, [sp, #16]
  4073c0:	mul	x0, x1, x0
  4073c4:	bl	40758c <__fxstatat@plt+0x607c>
  4073c8:	ldp	x29, x30, [sp], #32
  4073cc:	ret
  4073d0:	stp	x29, x30, [sp, #-48]!
  4073d4:	mov	x29, sp
  4073d8:	str	x0, [sp, #40]
  4073dc:	str	x1, [sp, #32]
  4073e0:	str	x2, [sp, #24]
  4073e4:	mov	x0, #0x0                   	// #0
  4073e8:	ldr	x2, [sp, #32]
  4073ec:	ldr	x1, [sp, #24]
  4073f0:	mul	x3, x2, x1
  4073f4:	umulh	x1, x2, x1
  4073f8:	mov	x4, x3
  4073fc:	mov	x5, x1
  407400:	mov	x6, x5
  407404:	mov	x7, #0x0                   	// #0
  407408:	cmp	x6, #0x0
  40740c:	b.eq	407414 <__fxstatat@plt+0x5f04>  // b.none
  407410:	mov	x0, #0x1                   	// #1
  407414:	cmp	x4, #0x0
  407418:	b.ge	407420 <__fxstatat@plt+0x5f10>  // b.tcont
  40741c:	mov	x0, #0x1                   	// #1
  407420:	and	w0, w0, #0x1
  407424:	and	w0, w0, #0xff
  407428:	cmp	w0, #0x0
  40742c:	b.eq	407434 <__fxstatat@plt+0x5f24>  // b.none
  407430:	bl	40776c <__fxstatat@plt+0x625c>
  407434:	ldr	x1, [sp, #32]
  407438:	ldr	x0, [sp, #24]
  40743c:	mul	x0, x1, x0
  407440:	mov	x1, x0
  407444:	ldr	x0, [sp, #40]
  407448:	bl	4075cc <__fxstatat@plt+0x60bc>
  40744c:	ldp	x29, x30, [sp], #48
  407450:	ret
  407454:	stp	x29, x30, [sp, #-64]!
  407458:	mov	x29, sp
  40745c:	str	x0, [sp, #40]
  407460:	str	x1, [sp, #32]
  407464:	str	x2, [sp, #24]
  407468:	ldr	x0, [sp, #32]
  40746c:	ldr	x0, [x0]
  407470:	str	x0, [sp, #56]
  407474:	ldr	x0, [sp, #40]
  407478:	cmp	x0, #0x0
  40747c:	b.ne	40750c <__fxstatat@plt+0x5ffc>  // b.any
  407480:	ldr	x0, [sp, #56]
  407484:	cmp	x0, #0x0
  407488:	b.ne	4074bc <__fxstatat@plt+0x5fac>  // b.any
  40748c:	mov	x1, #0x80                  	// #128
  407490:	ldr	x0, [sp, #24]
  407494:	udiv	x0, x1, x0
  407498:	str	x0, [sp, #56]
  40749c:	ldr	x0, [sp, #56]
  4074a0:	cmp	x0, #0x0
  4074a4:	cset	w0, eq  // eq = none
  4074a8:	and	w0, w0, #0xff
  4074ac:	and	x0, x0, #0xff
  4074b0:	ldr	x1, [sp, #56]
  4074b4:	add	x0, x1, x0
  4074b8:	str	x0, [sp, #56]
  4074bc:	mov	x0, #0x0                   	// #0
  4074c0:	ldr	x2, [sp, #56]
  4074c4:	ldr	x1, [sp, #24]
  4074c8:	mul	x3, x2, x1
  4074cc:	umulh	x1, x2, x1
  4074d0:	mov	x4, x3
  4074d4:	mov	x5, x1
  4074d8:	mov	x6, x5
  4074dc:	mov	x7, #0x0                   	// #0
  4074e0:	cmp	x6, #0x0
  4074e4:	b.eq	4074ec <__fxstatat@plt+0x5fdc>  // b.none
  4074e8:	mov	x0, #0x1                   	// #1
  4074ec:	cmp	x4, #0x0
  4074f0:	b.ge	4074f8 <__fxstatat@plt+0x5fe8>  // b.tcont
  4074f4:	mov	x0, #0x1                   	// #1
  4074f8:	and	w0, w0, #0x1
  4074fc:	and	w0, w0, #0xff
  407500:	cmp	w0, #0x0
  407504:	b.eq	407544 <__fxstatat@plt+0x6034>  // b.none
  407508:	bl	40776c <__fxstatat@plt+0x625c>
  40750c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  407510:	movk	x1, #0x5554
  407514:	ldr	x0, [sp, #24]
  407518:	udiv	x0, x1, x0
  40751c:	ldr	x1, [sp, #56]
  407520:	cmp	x1, x0
  407524:	b.cc	40752c <__fxstatat@plt+0x601c>  // b.lo, b.ul, b.last
  407528:	bl	40776c <__fxstatat@plt+0x625c>
  40752c:	ldr	x0, [sp, #56]
  407530:	lsr	x1, x0, #1
  407534:	ldr	x0, [sp, #56]
  407538:	add	x0, x1, x0
  40753c:	add	x0, x0, #0x1
  407540:	str	x0, [sp, #56]
  407544:	ldr	x0, [sp, #32]
  407548:	ldr	x1, [sp, #56]
  40754c:	str	x1, [x0]
  407550:	ldr	x1, [sp, #56]
  407554:	ldr	x0, [sp, #24]
  407558:	mul	x0, x1, x0
  40755c:	mov	x1, x0
  407560:	ldr	x0, [sp, #40]
  407564:	bl	4075cc <__fxstatat@plt+0x60bc>
  407568:	ldp	x29, x30, [sp], #64
  40756c:	ret
  407570:	stp	x29, x30, [sp, #-32]!
  407574:	mov	x29, sp
  407578:	str	x0, [sp, #24]
  40757c:	ldr	x0, [sp, #24]
  407580:	bl	40758c <__fxstatat@plt+0x607c>
  407584:	ldp	x29, x30, [sp], #32
  407588:	ret
  40758c:	stp	x29, x30, [sp, #-48]!
  407590:	mov	x29, sp
  407594:	str	x0, [sp, #24]
  407598:	ldr	x0, [sp, #24]
  40759c:	bl	401300 <malloc@plt>
  4075a0:	str	x0, [sp, #40]
  4075a4:	ldr	x0, [sp, #40]
  4075a8:	cmp	x0, #0x0
  4075ac:	b.ne	4075c0 <__fxstatat@plt+0x60b0>  // b.any
  4075b0:	ldr	x0, [sp, #24]
  4075b4:	cmp	x0, #0x0
  4075b8:	b.eq	4075c0 <__fxstatat@plt+0x60b0>  // b.none
  4075bc:	bl	40776c <__fxstatat@plt+0x625c>
  4075c0:	ldr	x0, [sp, #40]
  4075c4:	ldp	x29, x30, [sp], #48
  4075c8:	ret
  4075cc:	stp	x29, x30, [sp, #-32]!
  4075d0:	mov	x29, sp
  4075d4:	str	x0, [sp, #24]
  4075d8:	str	x1, [sp, #16]
  4075dc:	ldr	x0, [sp, #16]
  4075e0:	cmp	x0, #0x0
  4075e4:	b.ne	407604 <__fxstatat@plt+0x60f4>  // b.any
  4075e8:	ldr	x0, [sp, #24]
  4075ec:	cmp	x0, #0x0
  4075f0:	b.eq	407604 <__fxstatat@plt+0x60f4>  // b.none
  4075f4:	ldr	x0, [sp, #24]
  4075f8:	bl	401420 <free@plt>
  4075fc:	mov	x0, #0x0                   	// #0
  407600:	b	407634 <__fxstatat@plt+0x6124>
  407604:	ldr	x1, [sp, #16]
  407608:	ldr	x0, [sp, #24]
  40760c:	bl	401370 <realloc@plt>
  407610:	str	x0, [sp, #24]
  407614:	ldr	x0, [sp, #24]
  407618:	cmp	x0, #0x0
  40761c:	b.ne	407630 <__fxstatat@plt+0x6120>  // b.any
  407620:	ldr	x0, [sp, #16]
  407624:	cmp	x0, #0x0
  407628:	b.eq	407630 <__fxstatat@plt+0x6120>  // b.none
  40762c:	bl	40776c <__fxstatat@plt+0x625c>
  407630:	ldr	x0, [sp, #24]
  407634:	ldp	x29, x30, [sp], #32
  407638:	ret
  40763c:	stp	x29, x30, [sp, #-32]!
  407640:	mov	x29, sp
  407644:	str	x0, [sp, #24]
  407648:	str	x1, [sp, #16]
  40764c:	mov	x2, #0x1                   	// #1
  407650:	ldr	x1, [sp, #16]
  407654:	ldr	x0, [sp, #24]
  407658:	bl	407454 <__fxstatat@plt+0x5f44>
  40765c:	ldp	x29, x30, [sp], #32
  407660:	ret
  407664:	stp	x29, x30, [sp, #-32]!
  407668:	mov	x29, sp
  40766c:	str	x0, [sp, #24]
  407670:	ldr	x0, [sp, #24]
  407674:	bl	40758c <__fxstatat@plt+0x607c>
  407678:	ldr	x2, [sp, #24]
  40767c:	mov	w1, #0x0                   	// #0
  407680:	bl	401340 <memset@plt>
  407684:	ldp	x29, x30, [sp], #32
  407688:	ret
  40768c:	stp	x29, x30, [sp, #-48]!
  407690:	mov	x29, sp
  407694:	str	x0, [sp, #24]
  407698:	str	x1, [sp, #16]
  40769c:	mov	x0, #0x0                   	// #0
  4076a0:	ldr	x6, [sp, #24]
  4076a4:	ldr	x1, [sp, #16]
  4076a8:	mul	x7, x6, x1
  4076ac:	umulh	x1, x6, x1
  4076b0:	mov	x2, x7
  4076b4:	mov	x3, x1
  4076b8:	mov	x4, x3
  4076bc:	mov	x5, #0x0                   	// #0
  4076c0:	cmp	x4, #0x0
  4076c4:	b.eq	4076cc <__fxstatat@plt+0x61bc>  // b.none
  4076c8:	mov	x0, #0x1                   	// #1
  4076cc:	cmp	x2, #0x0
  4076d0:	b.ge	4076d8 <__fxstatat@plt+0x61c8>  // b.tcont
  4076d4:	mov	x0, #0x1                   	// #1
  4076d8:	and	w0, w0, #0x1
  4076dc:	and	w0, w0, #0xff
  4076e0:	cmp	w0, #0x0
  4076e4:	b.ne	407704 <__fxstatat@plt+0x61f4>  // b.any
  4076e8:	ldr	x1, [sp, #16]
  4076ec:	ldr	x0, [sp, #24]
  4076f0:	bl	401360 <calloc@plt>
  4076f4:	str	x0, [sp, #40]
  4076f8:	ldr	x0, [sp, #40]
  4076fc:	cmp	x0, #0x0
  407700:	b.ne	407708 <__fxstatat@plt+0x61f8>  // b.any
  407704:	bl	40776c <__fxstatat@plt+0x625c>
  407708:	ldr	x0, [sp, #40]
  40770c:	ldp	x29, x30, [sp], #48
  407710:	ret
  407714:	stp	x29, x30, [sp, #-32]!
  407718:	mov	x29, sp
  40771c:	str	x0, [sp, #24]
  407720:	str	x1, [sp, #16]
  407724:	ldr	x0, [sp, #16]
  407728:	bl	40758c <__fxstatat@plt+0x607c>
  40772c:	ldr	x2, [sp, #16]
  407730:	ldr	x1, [sp, #24]
  407734:	bl	401210 <memcpy@plt>
  407738:	ldp	x29, x30, [sp], #32
  40773c:	ret
  407740:	stp	x29, x30, [sp, #-32]!
  407744:	mov	x29, sp
  407748:	str	x0, [sp, #24]
  40774c:	ldr	x0, [sp, #24]
  407750:	bl	401250 <strlen@plt>
  407754:	add	x0, x0, #0x1
  407758:	mov	x1, x0
  40775c:	ldr	x0, [sp, #24]
  407760:	bl	407714 <__fxstatat@plt+0x6204>
  407764:	ldp	x29, x30, [sp], #32
  407768:	ret
  40776c:	stp	x29, x30, [sp, #-32]!
  407770:	mov	x29, sp
  407774:	str	x19, [sp, #16]
  407778:	adrp	x0, 41c000 <__fxstatat@plt+0x1aaf0>
  40777c:	add	x0, x0, #0x1a8
  407780:	ldr	w19, [x0]
  407784:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  407788:	add	x0, x0, #0x730
  40778c:	bl	4014e0 <gettext@plt>
  407790:	mov	x3, x0
  407794:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  407798:	add	x2, x0, #0x748
  40779c:	mov	w1, #0x0                   	// #0
  4077a0:	mov	w0, w19
  4077a4:	bl	401270 <error@plt>
  4077a8:	bl	4013a0 <abort@plt>
  4077ac:	stp	x29, x30, [sp, #-32]!
  4077b0:	mov	x29, sp
  4077b4:	mov	x1, #0x0                   	// #0
  4077b8:	mov	x0, #0x0                   	// #0
  4077bc:	bl	401240 <getcwd@plt>
  4077c0:	str	x0, [sp, #24]
  4077c4:	ldr	x0, [sp, #24]
  4077c8:	cmp	x0, #0x0
  4077cc:	b.ne	4077e4 <__fxstatat@plt+0x62d4>  // b.any
  4077d0:	bl	4014c0 <__errno_location@plt>
  4077d4:	ldr	w0, [x0]
  4077d8:	cmp	w0, #0xc
  4077dc:	b.ne	4077e4 <__fxstatat@plt+0x62d4>  // b.any
  4077e0:	bl	40776c <__fxstatat@plt+0x625c>
  4077e4:	ldr	x0, [sp, #24]
  4077e8:	ldp	x29, x30, [sp], #32
  4077ec:	ret
  4077f0:	stp	x29, x30, [sp, #-64]!
  4077f4:	mov	x29, sp
  4077f8:	str	x0, [sp, #40]
  4077fc:	str	x1, [sp, #32]
  407800:	str	x2, [sp, #24]
  407804:	str	x3, [sp, #16]
  407808:	ldr	x0, [sp, #40]
  40780c:	cmp	x0, #0x0
  407810:	b.ne	40781c <__fxstatat@plt+0x630c>  // b.any
  407814:	add	x0, sp, #0x30
  407818:	str	x0, [sp, #40]
  40781c:	ldr	x3, [sp, #16]
  407820:	ldr	x2, [sp, #24]
  407824:	ldr	x1, [sp, #32]
  407828:	ldr	x0, [sp, #40]
  40782c:	bl	401200 <mbrtowc@plt>
  407830:	str	x0, [sp, #56]
  407834:	ldr	x0, [sp, #56]
  407838:	cmn	x0, #0x3
  40783c:	b.ls	407888 <__fxstatat@plt+0x6378>  // b.plast
  407840:	ldr	x0, [sp, #24]
  407844:	cmp	x0, #0x0
  407848:	b.eq	407888 <__fxstatat@plt+0x6378>  // b.none
  40784c:	mov	w0, #0x0                   	// #0
  407850:	bl	407e6c <__fxstatat@plt+0x695c>
  407854:	and	w0, w0, #0xff
  407858:	eor	w0, w0, #0x1
  40785c:	and	w0, w0, #0xff
  407860:	cmp	w0, #0x0
  407864:	b.eq	407888 <__fxstatat@plt+0x6378>  // b.none
  407868:	ldr	x0, [sp, #32]
  40786c:	ldrb	w0, [x0]
  407870:	strb	w0, [sp, #55]
  407874:	ldrb	w1, [sp, #55]
  407878:	ldr	x0, [sp, #40]
  40787c:	str	w1, [x0]
  407880:	mov	x0, #0x1                   	// #1
  407884:	b	40788c <__fxstatat@plt+0x637c>
  407888:	ldr	x0, [sp, #56]
  40788c:	ldp	x29, x30, [sp], #64
  407890:	ret
  407894:	sub	sp, sp, #0x10
  407898:	str	x0, [sp, #8]
  40789c:	str	w1, [sp, #4]
  4078a0:	ldr	w0, [sp, #4]
  4078a4:	ldr	x1, [sp, #8]
  4078a8:	neg	w0, w0
  4078ac:	ror	x0, x1, x0
  4078b0:	add	sp, sp, #0x10
  4078b4:	ret
  4078b8:	sub	sp, sp, #0x10
  4078bc:	str	x0, [sp, #8]
  4078c0:	str	w1, [sp, #4]
  4078c4:	ldr	w0, [sp, #4]
  4078c8:	ldr	x1, [sp, #8]
  4078cc:	ror	x0, x1, x0
  4078d0:	add	sp, sp, #0x10
  4078d4:	ret
  4078d8:	sub	sp, sp, #0x10
  4078dc:	str	w0, [sp, #12]
  4078e0:	str	w1, [sp, #8]
  4078e4:	ldr	w0, [sp, #8]
  4078e8:	ldr	w1, [sp, #12]
  4078ec:	neg	w0, w0
  4078f0:	ror	w0, w1, w0
  4078f4:	add	sp, sp, #0x10
  4078f8:	ret
  4078fc:	sub	sp, sp, #0x10
  407900:	str	w0, [sp, #12]
  407904:	str	w1, [sp, #8]
  407908:	ldr	w0, [sp, #8]
  40790c:	ldr	w1, [sp, #12]
  407910:	ror	w0, w1, w0
  407914:	add	sp, sp, #0x10
  407918:	ret
  40791c:	sub	sp, sp, #0x10
  407920:	str	x0, [sp, #8]
  407924:	str	w1, [sp, #4]
  407928:	ldr	w0, [sp, #4]
  40792c:	ldr	x1, [sp, #8]
  407930:	lsl	x1, x1, x0
  407934:	ldr	w0, [sp, #4]
  407938:	mov	w2, #0x40                  	// #64
  40793c:	sub	w0, w2, w0
  407940:	ldr	x2, [sp, #8]
  407944:	lsr	x0, x2, x0
  407948:	orr	x0, x1, x0
  40794c:	add	sp, sp, #0x10
  407950:	ret
  407954:	sub	sp, sp, #0x10
  407958:	str	x0, [sp, #8]
  40795c:	str	w1, [sp, #4]
  407960:	ldr	w0, [sp, #4]
  407964:	ldr	x1, [sp, #8]
  407968:	lsr	x1, x1, x0
  40796c:	ldr	w0, [sp, #4]
  407970:	mov	w2, #0x40                  	// #64
  407974:	sub	w0, w2, w0
  407978:	ldr	x2, [sp, #8]
  40797c:	lsl	x0, x2, x0
  407980:	orr	x0, x1, x0
  407984:	add	sp, sp, #0x10
  407988:	ret
  40798c:	sub	sp, sp, #0x10
  407990:	strh	w0, [sp, #14]
  407994:	str	w1, [sp, #8]
  407998:	ldrh	w1, [sp, #14]
  40799c:	ldr	w0, [sp, #8]
  4079a0:	lsl	w0, w1, w0
  4079a4:	sxth	w1, w0
  4079a8:	ldrh	w2, [sp, #14]
  4079ac:	mov	w3, #0x10                  	// #16
  4079b0:	ldr	w0, [sp, #8]
  4079b4:	sub	w0, w3, w0
  4079b8:	asr	w0, w2, w0
  4079bc:	sxth	w0, w0
  4079c0:	orr	w0, w1, w0
  4079c4:	sxth	w0, w0
  4079c8:	and	w0, w0, #0xffff
  4079cc:	add	sp, sp, #0x10
  4079d0:	ret
  4079d4:	sub	sp, sp, #0x10
  4079d8:	strh	w0, [sp, #14]
  4079dc:	str	w1, [sp, #8]
  4079e0:	ldrh	w1, [sp, #14]
  4079e4:	ldr	w0, [sp, #8]
  4079e8:	asr	w0, w1, w0
  4079ec:	sxth	w1, w0
  4079f0:	ldrh	w2, [sp, #14]
  4079f4:	mov	w3, #0x10                  	// #16
  4079f8:	ldr	w0, [sp, #8]
  4079fc:	sub	w0, w3, w0
  407a00:	lsl	w0, w2, w0
  407a04:	sxth	w0, w0
  407a08:	orr	w0, w1, w0
  407a0c:	sxth	w0, w0
  407a10:	and	w0, w0, #0xffff
  407a14:	add	sp, sp, #0x10
  407a18:	ret
  407a1c:	sub	sp, sp, #0x10
  407a20:	strb	w0, [sp, #15]
  407a24:	str	w1, [sp, #8]
  407a28:	ldrb	w1, [sp, #15]
  407a2c:	ldr	w0, [sp, #8]
  407a30:	lsl	w0, w1, w0
  407a34:	sxtb	w1, w0
  407a38:	ldrb	w2, [sp, #15]
  407a3c:	mov	w3, #0x8                   	// #8
  407a40:	ldr	w0, [sp, #8]
  407a44:	sub	w0, w3, w0
  407a48:	asr	w0, w2, w0
  407a4c:	sxtb	w0, w0
  407a50:	orr	w0, w1, w0
  407a54:	sxtb	w0, w0
  407a58:	and	w0, w0, #0xff
  407a5c:	add	sp, sp, #0x10
  407a60:	ret
  407a64:	sub	sp, sp, #0x10
  407a68:	strb	w0, [sp, #15]
  407a6c:	str	w1, [sp, #8]
  407a70:	ldrb	w1, [sp, #15]
  407a74:	ldr	w0, [sp, #8]
  407a78:	asr	w0, w1, w0
  407a7c:	sxtb	w1, w0
  407a80:	ldrb	w2, [sp, #15]
  407a84:	mov	w3, #0x8                   	// #8
  407a88:	ldr	w0, [sp, #8]
  407a8c:	sub	w0, w3, w0
  407a90:	lsl	w0, w2, w0
  407a94:	sxtb	w0, w0
  407a98:	orr	w0, w1, w0
  407a9c:	sxtb	w0, w0
  407aa0:	and	w0, w0, #0xff
  407aa4:	add	sp, sp, #0x10
  407aa8:	ret
  407aac:	stp	x29, x30, [sp, #-64]!
  407ab0:	mov	x29, sp
  407ab4:	stp	x19, x20, [sp, #16]
  407ab8:	str	x0, [sp, #40]
  407abc:	str	x1, [sp, #32]
  407ac0:	ldr	x20, [sp, #40]
  407ac4:	ldr	x19, [sp, #32]
  407ac8:	cmp	x20, x19
  407acc:	b.ne	407ad8 <__fxstatat@plt+0x65c8>  // b.any
  407ad0:	mov	w0, #0x0                   	// #0
  407ad4:	b	407b28 <__fxstatat@plt+0x6618>
  407ad8:	ldrb	w0, [x20]
  407adc:	bl	4084f0 <__fxstatat@plt+0x6fe0>
  407ae0:	strb	w0, [sp, #63]
  407ae4:	ldrb	w0, [x19]
  407ae8:	bl	4084f0 <__fxstatat@plt+0x6fe0>
  407aec:	strb	w0, [sp, #62]
  407af0:	ldrb	w0, [sp, #63]
  407af4:	cmp	w0, #0x0
  407af8:	b.eq	407b18 <__fxstatat@plt+0x6608>  // b.none
  407afc:	add	x20, x20, #0x1
  407b00:	add	x19, x19, #0x1
  407b04:	ldrb	w1, [sp, #63]
  407b08:	ldrb	w0, [sp, #62]
  407b0c:	cmp	w1, w0
  407b10:	b.eq	407ad8 <__fxstatat@plt+0x65c8>  // b.none
  407b14:	b	407b1c <__fxstatat@plt+0x660c>
  407b18:	nop
  407b1c:	ldrb	w1, [sp, #63]
  407b20:	ldrb	w0, [sp, #62]
  407b24:	sub	w0, w1, w0
  407b28:	ldp	x19, x20, [sp, #16]
  407b2c:	ldp	x29, x30, [sp], #64
  407b30:	ret
  407b34:	stp	x29, x30, [sp, #-48]!
  407b38:	mov	x29, sp
  407b3c:	str	x0, [sp, #24]
  407b40:	ldr	x0, [sp, #24]
  407b44:	bl	4012c0 <__fpending@plt>
  407b48:	cmp	x0, #0x0
  407b4c:	cset	w0, ne  // ne = any
  407b50:	strb	w0, [sp, #47]
  407b54:	ldr	x0, [sp, #24]
  407b58:	bl	401290 <ferror_unlocked@plt>
  407b5c:	cmp	w0, #0x0
  407b60:	cset	w0, ne  // ne = any
  407b64:	strb	w0, [sp, #46]
  407b68:	ldr	x0, [sp, #24]
  407b6c:	bl	407fa4 <__fxstatat@plt+0x6a94>
  407b70:	cmp	w0, #0x0
  407b74:	cset	w0, ne  // ne = any
  407b78:	strb	w0, [sp, #45]
  407b7c:	ldrb	w0, [sp, #46]
  407b80:	cmp	w0, #0x0
  407b84:	b.ne	407bb0 <__fxstatat@plt+0x66a0>  // b.any
  407b88:	ldrb	w0, [sp, #45]
  407b8c:	cmp	w0, #0x0
  407b90:	b.eq	407bd4 <__fxstatat@plt+0x66c4>  // b.none
  407b94:	ldrb	w0, [sp, #47]
  407b98:	cmp	w0, #0x0
  407b9c:	b.ne	407bb0 <__fxstatat@plt+0x66a0>  // b.any
  407ba0:	bl	4014c0 <__errno_location@plt>
  407ba4:	ldr	w0, [x0]
  407ba8:	cmp	w0, #0x9
  407bac:	b.eq	407bd4 <__fxstatat@plt+0x66c4>  // b.none
  407bb0:	ldrb	w0, [sp, #45]
  407bb4:	eor	w0, w0, #0x1
  407bb8:	and	w0, w0, #0xff
  407bbc:	cmp	w0, #0x0
  407bc0:	b.eq	407bcc <__fxstatat@plt+0x66bc>  // b.none
  407bc4:	bl	4014c0 <__errno_location@plt>
  407bc8:	str	wzr, [x0]
  407bcc:	mov	w0, #0xffffffff            	// #-1
  407bd0:	b	407bd8 <__fxstatat@plt+0x66c8>
  407bd4:	mov	w0, #0x0                   	// #0
  407bd8:	ldp	x29, x30, [sp], #48
  407bdc:	ret
  407be0:	stp	x29, x30, [sp, #-48]!
  407be4:	mov	x29, sp
  407be8:	str	x0, [sp, #24]
  407bec:	ldr	x0, [sp, #24]
  407bf0:	bl	407cc8 <__fxstatat@plt+0x67b8>
  407bf4:	str	x0, [sp, #40]
  407bf8:	ldr	x0, [sp, #40]
  407bfc:	cmp	x0, #0x0
  407c00:	b.ne	407c08 <__fxstatat@plt+0x66f8>  // b.any
  407c04:	bl	40776c <__fxstatat@plt+0x625c>
  407c08:	ldr	x0, [sp, #40]
  407c0c:	ldp	x29, x30, [sp], #48
  407c10:	ret
  407c14:	stp	x29, x30, [sp, #-48]!
  407c18:	mov	x29, sp
  407c1c:	str	x0, [sp, #24]
  407c20:	str	xzr, [sp, #32]
  407c24:	ldr	x0, [sp, #32]
  407c28:	cmp	x0, #0x0
  407c2c:	b.ne	407c50 <__fxstatat@plt+0x6740>  // b.any
  407c30:	ldr	x0, [sp, #24]
  407c34:	ldrb	w0, [x0]
  407c38:	cmp	w0, #0x2f
  407c3c:	b.ne	407c48 <__fxstatat@plt+0x6738>  // b.any
  407c40:	mov	x0, #0x1                   	// #1
  407c44:	b	407c54 <__fxstatat@plt+0x6744>
  407c48:	mov	x0, #0x0                   	// #0
  407c4c:	b	407c54 <__fxstatat@plt+0x6744>
  407c50:	mov	x0, #0x0                   	// #0
  407c54:	ldr	x1, [sp, #32]
  407c58:	add	x0, x1, x0
  407c5c:	str	x0, [sp, #32]
  407c60:	ldr	x0, [sp, #24]
  407c64:	bl	407d70 <__fxstatat@plt+0x6860>
  407c68:	mov	x1, x0
  407c6c:	ldr	x0, [sp, #24]
  407c70:	sub	x0, x1, x0
  407c74:	str	x0, [sp, #40]
  407c78:	b	407ca4 <__fxstatat@plt+0x6794>
  407c7c:	ldr	x0, [sp, #40]
  407c80:	sub	x0, x0, #0x1
  407c84:	ldr	x1, [sp, #24]
  407c88:	add	x0, x1, x0
  407c8c:	ldrb	w0, [x0]
  407c90:	cmp	w0, #0x2f
  407c94:	b.ne	407cb8 <__fxstatat@plt+0x67a8>  // b.any
  407c98:	ldr	x0, [sp, #40]
  407c9c:	sub	x0, x0, #0x1
  407ca0:	str	x0, [sp, #40]
  407ca4:	ldr	x1, [sp, #32]
  407ca8:	ldr	x0, [sp, #40]
  407cac:	cmp	x1, x0
  407cb0:	b.cc	407c7c <__fxstatat@plt+0x676c>  // b.lo, b.ul, b.last
  407cb4:	b	407cbc <__fxstatat@plt+0x67ac>
  407cb8:	nop
  407cbc:	ldr	x0, [sp, #40]
  407cc0:	ldp	x29, x30, [sp], #48
  407cc4:	ret
  407cc8:	stp	x29, x30, [sp, #-64]!
  407ccc:	mov	x29, sp
  407cd0:	str	x0, [sp, #24]
  407cd4:	ldr	x0, [sp, #24]
  407cd8:	bl	407c14 <__fxstatat@plt+0x6704>
  407cdc:	str	x0, [sp, #56]
  407ce0:	ldr	x0, [sp, #56]
  407ce4:	cmp	x0, #0x0
  407ce8:	cset	w0, eq  // eq = none
  407cec:	strb	w0, [sp, #55]
  407cf0:	ldrb	w1, [sp, #55]
  407cf4:	ldr	x0, [sp, #56]
  407cf8:	add	x0, x1, x0
  407cfc:	add	x0, x0, #0x1
  407d00:	bl	401300 <malloc@plt>
  407d04:	str	x0, [sp, #40]
  407d08:	ldr	x0, [sp, #40]
  407d0c:	cmp	x0, #0x0
  407d10:	b.ne	407d1c <__fxstatat@plt+0x680c>  // b.any
  407d14:	mov	x0, #0x0                   	// #0
  407d18:	b	407d68 <__fxstatat@plt+0x6858>
  407d1c:	ldr	x2, [sp, #56]
  407d20:	ldr	x1, [sp, #24]
  407d24:	ldr	x0, [sp, #40]
  407d28:	bl	401210 <memcpy@plt>
  407d2c:	ldrb	w0, [sp, #55]
  407d30:	cmp	w0, #0x0
  407d34:	b.eq	407d54 <__fxstatat@plt+0x6844>  // b.none
  407d38:	ldr	x0, [sp, #56]
  407d3c:	add	x1, x0, #0x1
  407d40:	str	x1, [sp, #56]
  407d44:	ldr	x1, [sp, #40]
  407d48:	add	x0, x1, x0
  407d4c:	mov	w1, #0x2e                  	// #46
  407d50:	strb	w1, [x0]
  407d54:	ldr	x1, [sp, #40]
  407d58:	ldr	x0, [sp, #56]
  407d5c:	add	x0, x1, x0
  407d60:	strb	wzr, [x0]
  407d64:	ldr	x0, [sp, #40]
  407d68:	ldp	x29, x30, [sp], #64
  407d6c:	ret
  407d70:	sub	sp, sp, #0x30
  407d74:	str	x0, [sp, #8]
  407d78:	ldr	x0, [sp, #8]
  407d7c:	str	x0, [sp, #40]
  407d80:	strb	wzr, [sp, #31]
  407d84:	b	407d94 <__fxstatat@plt+0x6884>
  407d88:	ldr	x0, [sp, #40]
  407d8c:	add	x0, x0, #0x1
  407d90:	str	x0, [sp, #40]
  407d94:	ldr	x0, [sp, #40]
  407d98:	ldrb	w0, [x0]
  407d9c:	cmp	w0, #0x2f
  407da0:	b.eq	407d88 <__fxstatat@plt+0x6878>  // b.none
  407da4:	ldr	x0, [sp, #40]
  407da8:	str	x0, [sp, #32]
  407dac:	b	407df0 <__fxstatat@plt+0x68e0>
  407db0:	ldr	x0, [sp, #32]
  407db4:	ldrb	w0, [x0]
  407db8:	cmp	w0, #0x2f
  407dbc:	b.ne	407dcc <__fxstatat@plt+0x68bc>  // b.any
  407dc0:	mov	w0, #0x1                   	// #1
  407dc4:	strb	w0, [sp, #31]
  407dc8:	b	407de4 <__fxstatat@plt+0x68d4>
  407dcc:	ldrb	w0, [sp, #31]
  407dd0:	cmp	w0, #0x0
  407dd4:	b.eq	407de4 <__fxstatat@plt+0x68d4>  // b.none
  407dd8:	ldr	x0, [sp, #32]
  407ddc:	str	x0, [sp, #40]
  407de0:	strb	wzr, [sp, #31]
  407de4:	ldr	x0, [sp, #32]
  407de8:	add	x0, x0, #0x1
  407dec:	str	x0, [sp, #32]
  407df0:	ldr	x0, [sp, #32]
  407df4:	ldrb	w0, [x0]
  407df8:	cmp	w0, #0x0
  407dfc:	b.ne	407db0 <__fxstatat@plt+0x68a0>  // b.any
  407e00:	ldr	x0, [sp, #40]
  407e04:	add	sp, sp, #0x30
  407e08:	ret
  407e0c:	stp	x29, x30, [sp, #-48]!
  407e10:	mov	x29, sp
  407e14:	str	x0, [sp, #24]
  407e18:	str	xzr, [sp, #32]
  407e1c:	ldr	x0, [sp, #24]
  407e20:	bl	401250 <strlen@plt>
  407e24:	str	x0, [sp, #40]
  407e28:	b	407e38 <__fxstatat@plt+0x6928>
  407e2c:	ldr	x0, [sp, #40]
  407e30:	sub	x0, x0, #0x1
  407e34:	str	x0, [sp, #40]
  407e38:	ldr	x0, [sp, #40]
  407e3c:	cmp	x0, #0x1
  407e40:	b.ls	407e60 <__fxstatat@plt+0x6950>  // b.plast
  407e44:	ldr	x0, [sp, #40]
  407e48:	sub	x0, x0, #0x1
  407e4c:	ldr	x1, [sp, #24]
  407e50:	add	x0, x1, x0
  407e54:	ldrb	w0, [x0]
  407e58:	cmp	w0, #0x2f
  407e5c:	b.eq	407e2c <__fxstatat@plt+0x691c>  // b.none
  407e60:	ldr	x0, [sp, #40]
  407e64:	ldp	x29, x30, [sp], #48
  407e68:	ret
  407e6c:	stp	x29, x30, [sp, #-48]!
  407e70:	mov	x29, sp
  407e74:	str	w0, [sp, #28]
  407e78:	mov	w0, #0x1                   	// #1
  407e7c:	strb	w0, [sp, #47]
  407e80:	mov	x1, #0x0                   	// #0
  407e84:	ldr	w0, [sp, #28]
  407e88:	bl	401500 <setlocale@plt>
  407e8c:	str	x0, [sp, #32]
  407e90:	ldr	x0, [sp, #32]
  407e94:	cmp	x0, #0x0
  407e98:	b.eq	407ed0 <__fxstatat@plt+0x69c0>  // b.none
  407e9c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  407ea0:	add	x1, x0, #0x750
  407ea4:	ldr	x0, [sp, #32]
  407ea8:	bl	4013f0 <strcmp@plt>
  407eac:	cmp	w0, #0x0
  407eb0:	b.eq	407ecc <__fxstatat@plt+0x69bc>  // b.none
  407eb4:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  407eb8:	add	x1, x0, #0x758
  407ebc:	ldr	x0, [sp, #32]
  407ec0:	bl	4013f0 <strcmp@plt>
  407ec4:	cmp	w0, #0x0
  407ec8:	b.ne	407ed0 <__fxstatat@plt+0x69c0>  // b.any
  407ecc:	strb	wzr, [sp, #47]
  407ed0:	ldrb	w0, [sp, #47]
  407ed4:	ldp	x29, x30, [sp], #48
  407ed8:	ret
  407edc:	sub	sp, sp, #0x20
  407ee0:	str	x0, [sp, #8]
  407ee4:	str	x1, [sp]
  407ee8:	str	xzr, [sp, #16]
  407eec:	ldr	x0, [sp, #8]
  407ef0:	str	x0, [sp, #24]
  407ef4:	b	407f20 <__fxstatat@plt+0x6a10>
  407ef8:	ldr	x0, [sp, #24]
  407efc:	ldrb	w0, [x0]
  407f00:	and	x1, x0, #0xff
  407f04:	ldr	x0, [sp, #16]
  407f08:	ror	x0, x0, #55
  407f0c:	add	x0, x1, x0
  407f10:	str	x0, [sp, #16]
  407f14:	ldr	x0, [sp, #24]
  407f18:	add	x0, x0, #0x1
  407f1c:	str	x0, [sp, #24]
  407f20:	ldr	x0, [sp, #24]
  407f24:	ldrb	w0, [x0]
  407f28:	cmp	w0, #0x0
  407f2c:	b.ne	407ef8 <__fxstatat@plt+0x69e8>  // b.any
  407f30:	ldr	x0, [sp, #16]
  407f34:	ldr	x1, [sp]
  407f38:	udiv	x2, x0, x1
  407f3c:	ldr	x1, [sp]
  407f40:	mul	x1, x2, x1
  407f44:	sub	x0, x0, x1
  407f48:	add	sp, sp, #0x20
  407f4c:	ret
  407f50:	stp	x29, x30, [sp, #-32]!
  407f54:	mov	x29, sp
  407f58:	mov	w0, #0xe                   	// #14
  407f5c:	bl	4012f0 <nl_langinfo@plt>
  407f60:	str	x0, [sp, #24]
  407f64:	ldr	x0, [sp, #24]
  407f68:	cmp	x0, #0x0
  407f6c:	b.ne	407f7c <__fxstatat@plt+0x6a6c>  // b.any
  407f70:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  407f74:	add	x0, x0, #0x760
  407f78:	str	x0, [sp, #24]
  407f7c:	ldr	x0, [sp, #24]
  407f80:	ldrb	w0, [x0]
  407f84:	cmp	w0, #0x0
  407f88:	b.ne	407f98 <__fxstatat@plt+0x6a88>  // b.any
  407f8c:	adrp	x0, 409000 <__fxstatat@plt+0x7af0>
  407f90:	add	x0, x0, #0x768
  407f94:	str	x0, [sp, #24]
  407f98:	ldr	x0, [sp, #24]
  407f9c:	ldp	x29, x30, [sp], #32
  407fa0:	ret
  407fa4:	stp	x29, x30, [sp, #-48]!
  407fa8:	mov	x29, sp
  407fac:	str	x0, [sp, #24]
  407fb0:	str	wzr, [sp, #44]
  407fb4:	str	wzr, [sp, #40]
  407fb8:	ldr	x0, [sp, #24]
  407fbc:	bl	4012d0 <fileno@plt>
  407fc0:	str	w0, [sp, #36]
  407fc4:	ldr	w0, [sp, #36]
  407fc8:	cmp	w0, #0x0
  407fcc:	b.ge	407fdc <__fxstatat@plt+0x6acc>  // b.tcont
  407fd0:	ldr	x0, [sp, #24]
  407fd4:	bl	4012e0 <fclose@plt>
  407fd8:	b	408058 <__fxstatat@plt+0x6b48>
  407fdc:	ldr	x0, [sp, #24]
  407fe0:	bl	401490 <__freading@plt>
  407fe4:	cmp	w0, #0x0
  407fe8:	b.eq	408008 <__fxstatat@plt+0x6af8>  // b.none
  407fec:	ldr	x0, [sp, #24]
  407ff0:	bl	4012d0 <fileno@plt>
  407ff4:	mov	w2, #0x1                   	// #1
  407ff8:	mov	x1, #0x0                   	// #0
  407ffc:	bl	4012b0 <lseek@plt>
  408000:	cmn	x0, #0x1
  408004:	b.eq	408024 <__fxstatat@plt+0x6b14>  // b.none
  408008:	ldr	x0, [sp, #24]
  40800c:	bl	40809c <__fxstatat@plt+0x6b8c>
  408010:	cmp	w0, #0x0
  408014:	b.eq	408024 <__fxstatat@plt+0x6b14>  // b.none
  408018:	bl	4014c0 <__errno_location@plt>
  40801c:	ldr	w0, [x0]
  408020:	str	w0, [sp, #44]
  408024:	ldr	x0, [sp, #24]
  408028:	bl	4012e0 <fclose@plt>
  40802c:	str	w0, [sp, #40]
  408030:	ldr	w0, [sp, #44]
  408034:	cmp	w0, #0x0
  408038:	b.eq	408054 <__fxstatat@plt+0x6b44>  // b.none
  40803c:	bl	4014c0 <__errno_location@plt>
  408040:	mov	x1, x0
  408044:	ldr	w0, [sp, #44]
  408048:	str	w0, [x1]
  40804c:	mov	w0, #0xffffffff            	// #-1
  408050:	str	w0, [sp, #40]
  408054:	ldr	w0, [sp, #40]
  408058:	ldp	x29, x30, [sp], #48
  40805c:	ret
  408060:	stp	x29, x30, [sp, #-32]!
  408064:	mov	x29, sp
  408068:	str	x0, [sp, #24]
  40806c:	ldr	x0, [sp, #24]
  408070:	ldr	w0, [x0]
  408074:	and	w0, w0, #0x100
  408078:	cmp	w0, #0x0
  40807c:	b.eq	408090 <__fxstatat@plt+0x6b80>  // b.none
  408080:	mov	w2, #0x1                   	// #1
  408084:	mov	x1, #0x0                   	// #0
  408088:	ldr	x0, [sp, #24]
  40808c:	bl	4080e8 <__fxstatat@plt+0x6bd8>
  408090:	nop
  408094:	ldp	x29, x30, [sp], #32
  408098:	ret
  40809c:	stp	x29, x30, [sp, #-32]!
  4080a0:	mov	x29, sp
  4080a4:	str	x0, [sp, #24]
  4080a8:	ldr	x0, [sp, #24]
  4080ac:	cmp	x0, #0x0
  4080b0:	b.eq	4080c4 <__fxstatat@plt+0x6bb4>  // b.none
  4080b4:	ldr	x0, [sp, #24]
  4080b8:	bl	401490 <__freading@plt>
  4080bc:	cmp	w0, #0x0
  4080c0:	b.ne	4080d0 <__fxstatat@plt+0x6bc0>  // b.any
  4080c4:	ldr	x0, [sp, #24]
  4080c8:	bl	401460 <fflush@plt>
  4080cc:	b	4080e0 <__fxstatat@plt+0x6bd0>
  4080d0:	ldr	x0, [sp, #24]
  4080d4:	bl	408060 <__fxstatat@plt+0x6b50>
  4080d8:	ldr	x0, [sp, #24]
  4080dc:	bl	401460 <fflush@plt>
  4080e0:	ldp	x29, x30, [sp], #32
  4080e4:	ret
  4080e8:	stp	x29, x30, [sp, #-64]!
  4080ec:	mov	x29, sp
  4080f0:	str	x0, [sp, #40]
  4080f4:	str	x1, [sp, #32]
  4080f8:	str	w2, [sp, #28]
  4080fc:	ldr	x0, [sp, #40]
  408100:	ldr	x1, [x0, #16]
  408104:	ldr	x0, [sp, #40]
  408108:	ldr	x0, [x0, #8]
  40810c:	cmp	x1, x0
  408110:	b.ne	408190 <__fxstatat@plt+0x6c80>  // b.any
  408114:	ldr	x0, [sp, #40]
  408118:	ldr	x1, [x0, #40]
  40811c:	ldr	x0, [sp, #40]
  408120:	ldr	x0, [x0, #32]
  408124:	cmp	x1, x0
  408128:	b.ne	408190 <__fxstatat@plt+0x6c80>  // b.any
  40812c:	ldr	x0, [sp, #40]
  408130:	ldr	x0, [x0, #72]
  408134:	cmp	x0, #0x0
  408138:	b.ne	408190 <__fxstatat@plt+0x6c80>  // b.any
  40813c:	ldr	x0, [sp, #40]
  408140:	bl	4012d0 <fileno@plt>
  408144:	ldr	w2, [sp, #28]
  408148:	ldr	x1, [sp, #32]
  40814c:	bl	4012b0 <lseek@plt>
  408150:	str	x0, [sp, #56]
  408154:	ldr	x0, [sp, #56]
  408158:	cmn	x0, #0x1
  40815c:	b.ne	408168 <__fxstatat@plt+0x6c58>  // b.any
  408160:	mov	w0, #0xffffffff            	// #-1
  408164:	b	4081a0 <__fxstatat@plt+0x6c90>
  408168:	ldr	x0, [sp, #40]
  40816c:	ldr	w0, [x0]
  408170:	and	w1, w0, #0xffffffef
  408174:	ldr	x0, [sp, #40]
  408178:	str	w1, [x0]
  40817c:	ldr	x0, [sp, #40]
  408180:	ldr	x1, [sp, #56]
  408184:	str	x1, [x0, #144]
  408188:	mov	w0, #0x0                   	// #0
  40818c:	b	4081a0 <__fxstatat@plt+0x6c90>
  408190:	ldr	w2, [sp, #28]
  408194:	ldr	x1, [sp, #32]
  408198:	ldr	x0, [sp, #40]
  40819c:	bl	401410 <fseeko@plt>
  4081a0:	ldp	x29, x30, [sp], #64
  4081a4:	ret
  4081a8:	sub	sp, sp, #0x10
  4081ac:	str	w0, [sp, #12]
  4081b0:	ldr	w0, [sp, #12]
  4081b4:	cmp	w0, #0x7a
  4081b8:	b.gt	4081fc <__fxstatat@plt+0x6cec>
  4081bc:	ldr	w0, [sp, #12]
  4081c0:	cmp	w0, #0x61
  4081c4:	b.ge	4081f4 <__fxstatat@plt+0x6ce4>  // b.tcont
  4081c8:	ldr	w0, [sp, #12]
  4081cc:	cmp	w0, #0x39
  4081d0:	b.gt	4081e4 <__fxstatat@plt+0x6cd4>
  4081d4:	ldr	w0, [sp, #12]
  4081d8:	cmp	w0, #0x30
  4081dc:	b.ge	4081f4 <__fxstatat@plt+0x6ce4>  // b.tcont
  4081e0:	b	4081fc <__fxstatat@plt+0x6cec>
  4081e4:	ldr	w0, [sp, #12]
  4081e8:	sub	w0, w0, #0x41
  4081ec:	cmp	w0, #0x19
  4081f0:	b.hi	4081fc <__fxstatat@plt+0x6cec>  // b.pmore
  4081f4:	mov	w0, #0x1                   	// #1
  4081f8:	b	408200 <__fxstatat@plt+0x6cf0>
  4081fc:	mov	w0, #0x0                   	// #0
  408200:	add	sp, sp, #0x10
  408204:	ret
  408208:	sub	sp, sp, #0x10
  40820c:	str	w0, [sp, #12]
  408210:	ldr	w0, [sp, #12]
  408214:	cmp	w0, #0x5a
  408218:	b.gt	40822c <__fxstatat@plt+0x6d1c>
  40821c:	ldr	w0, [sp, #12]
  408220:	cmp	w0, #0x41
  408224:	b.ge	40823c <__fxstatat@plt+0x6d2c>  // b.tcont
  408228:	b	408244 <__fxstatat@plt+0x6d34>
  40822c:	ldr	w0, [sp, #12]
  408230:	sub	w0, w0, #0x61
  408234:	cmp	w0, #0x19
  408238:	b.hi	408244 <__fxstatat@plt+0x6d34>  // b.pmore
  40823c:	mov	w0, #0x1                   	// #1
  408240:	b	408248 <__fxstatat@plt+0x6d38>
  408244:	mov	w0, #0x0                   	// #0
  408248:	add	sp, sp, #0x10
  40824c:	ret
  408250:	sub	sp, sp, #0x10
  408254:	str	w0, [sp, #12]
  408258:	ldr	w0, [sp, #12]
  40825c:	cmp	w0, #0x7f
  408260:	b.hi	40826c <__fxstatat@plt+0x6d5c>  // b.pmore
  408264:	mov	w0, #0x1                   	// #1
  408268:	b	408270 <__fxstatat@plt+0x6d60>
  40826c:	mov	w0, #0x0                   	// #0
  408270:	add	sp, sp, #0x10
  408274:	ret
  408278:	sub	sp, sp, #0x10
  40827c:	str	w0, [sp, #12]
  408280:	ldr	w0, [sp, #12]
  408284:	cmp	w0, #0x20
  408288:	b.eq	408298 <__fxstatat@plt+0x6d88>  // b.none
  40828c:	ldr	w0, [sp, #12]
  408290:	cmp	w0, #0x9
  408294:	b.ne	4082a0 <__fxstatat@plt+0x6d90>  // b.any
  408298:	mov	w0, #0x1                   	// #1
  40829c:	b	4082a4 <__fxstatat@plt+0x6d94>
  4082a0:	mov	w0, #0x0                   	// #0
  4082a4:	and	w0, w0, #0x1
  4082a8:	and	w0, w0, #0xff
  4082ac:	add	sp, sp, #0x10
  4082b0:	ret
  4082b4:	sub	sp, sp, #0x10
  4082b8:	str	w0, [sp, #12]
  4082bc:	ldr	w0, [sp, #12]
  4082c0:	cmp	w0, #0x1f
  4082c4:	b.gt	4082d8 <__fxstatat@plt+0x6dc8>
  4082c8:	ldr	w0, [sp, #12]
  4082cc:	cmp	w0, #0x0
  4082d0:	b.ge	4082e4 <__fxstatat@plt+0x6dd4>  // b.tcont
  4082d4:	b	4082ec <__fxstatat@plt+0x6ddc>
  4082d8:	ldr	w0, [sp, #12]
  4082dc:	cmp	w0, #0x7f
  4082e0:	b.ne	4082ec <__fxstatat@plt+0x6ddc>  // b.any
  4082e4:	mov	w0, #0x1                   	// #1
  4082e8:	b	4082f0 <__fxstatat@plt+0x6de0>
  4082ec:	mov	w0, #0x0                   	// #0
  4082f0:	add	sp, sp, #0x10
  4082f4:	ret
  4082f8:	sub	sp, sp, #0x10
  4082fc:	str	w0, [sp, #12]
  408300:	ldr	w0, [sp, #12]
  408304:	sub	w0, w0, #0x30
  408308:	cmp	w0, #0x9
  40830c:	b.hi	408318 <__fxstatat@plt+0x6e08>  // b.pmore
  408310:	mov	w0, #0x1                   	// #1
  408314:	b	40831c <__fxstatat@plt+0x6e0c>
  408318:	mov	w0, #0x0                   	// #0
  40831c:	add	sp, sp, #0x10
  408320:	ret
  408324:	sub	sp, sp, #0x10
  408328:	str	w0, [sp, #12]
  40832c:	ldr	w0, [sp, #12]
  408330:	sub	w0, w0, #0x21
  408334:	cmp	w0, #0x5d
  408338:	b.hi	408344 <__fxstatat@plt+0x6e34>  // b.pmore
  40833c:	mov	w0, #0x1                   	// #1
  408340:	b	408348 <__fxstatat@plt+0x6e38>
  408344:	mov	w0, #0x0                   	// #0
  408348:	add	sp, sp, #0x10
  40834c:	ret
  408350:	sub	sp, sp, #0x10
  408354:	str	w0, [sp, #12]
  408358:	ldr	w0, [sp, #12]
  40835c:	sub	w0, w0, #0x61
  408360:	cmp	w0, #0x19
  408364:	b.hi	408370 <__fxstatat@plt+0x6e60>  // b.pmore
  408368:	mov	w0, #0x1                   	// #1
  40836c:	b	408374 <__fxstatat@plt+0x6e64>
  408370:	mov	w0, #0x0                   	// #0
  408374:	add	sp, sp, #0x10
  408378:	ret
  40837c:	sub	sp, sp, #0x10
  408380:	str	w0, [sp, #12]
  408384:	ldr	w0, [sp, #12]
  408388:	sub	w0, w0, #0x20
  40838c:	cmp	w0, #0x5e
  408390:	b.hi	40839c <__fxstatat@plt+0x6e8c>  // b.pmore
  408394:	mov	w0, #0x1                   	// #1
  408398:	b	4083a0 <__fxstatat@plt+0x6e90>
  40839c:	mov	w0, #0x0                   	// #0
  4083a0:	add	sp, sp, #0x10
  4083a4:	ret
  4083a8:	sub	sp, sp, #0x10
  4083ac:	str	w0, [sp, #12]
  4083b0:	ldr	w0, [sp, #12]
  4083b4:	cmp	w0, #0x7e
  4083b8:	b.gt	408414 <__fxstatat@plt+0x6f04>
  4083bc:	ldr	w0, [sp, #12]
  4083c0:	cmp	w0, #0x7b
  4083c4:	b.ge	40840c <__fxstatat@plt+0x6efc>  // b.tcont
  4083c8:	ldr	w0, [sp, #12]
  4083cc:	cmp	w0, #0x60
  4083d0:	b.gt	408414 <__fxstatat@plt+0x6f04>
  4083d4:	ldr	w0, [sp, #12]
  4083d8:	cmp	w0, #0x5b
  4083dc:	b.ge	40840c <__fxstatat@plt+0x6efc>  // b.tcont
  4083e0:	ldr	w0, [sp, #12]
  4083e4:	cmp	w0, #0x2f
  4083e8:	b.gt	4083fc <__fxstatat@plt+0x6eec>
  4083ec:	ldr	w0, [sp, #12]
  4083f0:	cmp	w0, #0x21
  4083f4:	b.ge	40840c <__fxstatat@plt+0x6efc>  // b.tcont
  4083f8:	b	408414 <__fxstatat@plt+0x6f04>
  4083fc:	ldr	w0, [sp, #12]
  408400:	sub	w0, w0, #0x3a
  408404:	cmp	w0, #0x6
  408408:	b.hi	408414 <__fxstatat@plt+0x6f04>  // b.pmore
  40840c:	mov	w0, #0x1                   	// #1
  408410:	b	408418 <__fxstatat@plt+0x6f08>
  408414:	mov	w0, #0x0                   	// #0
  408418:	add	sp, sp, #0x10
  40841c:	ret
  408420:	sub	sp, sp, #0x10
  408424:	str	w0, [sp, #12]
  408428:	ldr	w0, [sp, #12]
  40842c:	cmp	w0, #0xd
  408430:	b.gt	408444 <__fxstatat@plt+0x6f34>
  408434:	ldr	w0, [sp, #12]
  408438:	cmp	w0, #0x9
  40843c:	b.ge	408450 <__fxstatat@plt+0x6f40>  // b.tcont
  408440:	b	408458 <__fxstatat@plt+0x6f48>
  408444:	ldr	w0, [sp, #12]
  408448:	cmp	w0, #0x20
  40844c:	b.ne	408458 <__fxstatat@plt+0x6f48>  // b.any
  408450:	mov	w0, #0x1                   	// #1
  408454:	b	40845c <__fxstatat@plt+0x6f4c>
  408458:	mov	w0, #0x0                   	// #0
  40845c:	add	sp, sp, #0x10
  408460:	ret
  408464:	sub	sp, sp, #0x10
  408468:	str	w0, [sp, #12]
  40846c:	ldr	w0, [sp, #12]
  408470:	sub	w0, w0, #0x41
  408474:	cmp	w0, #0x19
  408478:	b.hi	408484 <__fxstatat@plt+0x6f74>  // b.pmore
  40847c:	mov	w0, #0x1                   	// #1
  408480:	b	408488 <__fxstatat@plt+0x6f78>
  408484:	mov	w0, #0x0                   	// #0
  408488:	add	sp, sp, #0x10
  40848c:	ret
  408490:	sub	sp, sp, #0x10
  408494:	str	w0, [sp, #12]
  408498:	ldr	w0, [sp, #12]
  40849c:	sub	w0, w0, #0x30
  4084a0:	cmp	w0, #0x36
  4084a4:	cset	w1, hi  // hi = pmore
  4084a8:	and	w1, w1, #0xff
  4084ac:	cmp	w1, #0x0
  4084b0:	b.ne	4084e4 <__fxstatat@plt+0x6fd4>  // b.any
  4084b4:	mov	x1, #0x1                   	// #1
  4084b8:	lsl	x1, x1, x0
  4084bc:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  4084c0:	movk	x0, #0x3ff
  4084c4:	and	x0, x1, x0
  4084c8:	cmp	x0, #0x0
  4084cc:	cset	w0, ne  // ne = any
  4084d0:	and	w0, w0, #0xff
  4084d4:	cmp	w0, #0x0
  4084d8:	b.eq	4084e4 <__fxstatat@plt+0x6fd4>  // b.none
  4084dc:	mov	w0, #0x1                   	// #1
  4084e0:	b	4084e8 <__fxstatat@plt+0x6fd8>
  4084e4:	mov	w0, #0x0                   	// #0
  4084e8:	add	sp, sp, #0x10
  4084ec:	ret
  4084f0:	sub	sp, sp, #0x10
  4084f4:	str	w0, [sp, #12]
  4084f8:	ldr	w0, [sp, #12]
  4084fc:	sub	w0, w0, #0x41
  408500:	cmp	w0, #0x19
  408504:	b.hi	408514 <__fxstatat@plt+0x7004>  // b.pmore
  408508:	ldr	w0, [sp, #12]
  40850c:	add	w0, w0, #0x20
  408510:	b	408518 <__fxstatat@plt+0x7008>
  408514:	ldr	w0, [sp, #12]
  408518:	add	sp, sp, #0x10
  40851c:	ret
  408520:	sub	sp, sp, #0x10
  408524:	str	w0, [sp, #12]
  408528:	ldr	w0, [sp, #12]
  40852c:	sub	w0, w0, #0x61
  408530:	cmp	w0, #0x19
  408534:	b.hi	408544 <__fxstatat@plt+0x7034>  // b.pmore
  408538:	ldr	w0, [sp, #12]
  40853c:	sub	w0, w0, #0x20
  408540:	b	408548 <__fxstatat@plt+0x7038>
  408544:	ldr	w0, [sp, #12]
  408548:	add	sp, sp, #0x10
  40854c:	ret
  408550:	stp	x29, x30, [sp, #-64]!
  408554:	mov	x29, sp
  408558:	stp	x19, x20, [sp, #16]
  40855c:	adrp	x20, 41b000 <__fxstatat@plt+0x19af0>
  408560:	add	x20, x20, #0xdf0
  408564:	stp	x21, x22, [sp, #32]
  408568:	adrp	x21, 41b000 <__fxstatat@plt+0x19af0>
  40856c:	add	x21, x21, #0xde8
  408570:	sub	x20, x20, x21
  408574:	mov	w22, w0
  408578:	stp	x23, x24, [sp, #48]
  40857c:	mov	x23, x1
  408580:	mov	x24, x2
  408584:	bl	4011c8 <mbrtowc@plt-0x38>
  408588:	cmp	xzr, x20, asr #3
  40858c:	b.eq	4085b8 <__fxstatat@plt+0x70a8>  // b.none
  408590:	asr	x20, x20, #3
  408594:	mov	x19, #0x0                   	// #0
  408598:	ldr	x3, [x21, x19, lsl #3]
  40859c:	mov	x2, x24
  4085a0:	add	x19, x19, #0x1
  4085a4:	mov	x1, x23
  4085a8:	mov	w0, w22
  4085ac:	blr	x3
  4085b0:	cmp	x20, x19
  4085b4:	b.ne	408598 <__fxstatat@plt+0x7088>  // b.any
  4085b8:	ldp	x19, x20, [sp, #16]
  4085bc:	ldp	x21, x22, [sp, #32]
  4085c0:	ldp	x23, x24, [sp, #48]
  4085c4:	ldp	x29, x30, [sp], #64
  4085c8:	ret
  4085cc:	nop
  4085d0:	ret
  4085d4:	nop
  4085d8:	adrp	x2, 41c000 <__fxstatat@plt+0x1aaf0>
  4085dc:	mov	x1, #0x0                   	// #0
  4085e0:	ldr	x2, [x2, #408]
  4085e4:	b	4012a0 <__cxa_atexit@plt>
  4085e8:	mov	x2, x1
  4085ec:	mov	x1, x0
  4085f0:	mov	w0, #0x0                   	// #0
  4085f4:	b	4014d0 <__xstat@plt>
  4085f8:	mov	x2, x1
  4085fc:	mov	x1, x0
  408600:	mov	w0, #0x0                   	// #0
  408604:	b	401470 <__lxstat@plt>
  408608:	mov	x4, x1
  40860c:	mov	x5, x2
  408610:	mov	w1, w0
  408614:	mov	x2, x4
  408618:	mov	w0, #0x0                   	// #0
  40861c:	mov	w4, w3
  408620:	mov	x3, x5
  408624:	b	401510 <__fxstatat@plt>

Disassembly of section .fini:

0000000000408628 <.fini>:
  408628:	stp	x29, x30, [sp, #-16]!
  40862c:	mov	x29, sp
  408630:	ldp	x29, x30, [sp], #16
  408634:	ret
