cycle 0
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000000
ctl_state 00000000

cycle 1
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000001
ctl_state 00000001

cycle 2
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000002
ctl_state 00000002

cycle 3
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 0088000f
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000003
ctl_state 00000003

cycle 4
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 0088000f
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000000f
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000004
ctl_state 00000004

cycle 5
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 0088000f
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000000f
alu0 0000000f
alu1 00000000
aluout 00000000
cycle_counter 00000005
ctl_state 00000005

cycle 6
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 0088000f
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000000f
alu0 0000000f
alu1 00000000
aluout 0000000f
cycle_counter 00000006
ctl_state 00000006

cycle 7
r2 0000000f
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 0088000f
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000000f
alu0 0000000f
alu1 00000000
aluout 0000000f
cycle_counter 00000007
ctl_state 00000001

cycle 8
r2 0000000f
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 0088000f
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000000f
alu0 0000000f
alu1 00000000
aluout 0000000f
cycle_counter 00000008
ctl_state 00000002

cycle 9
r2 0000000f
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c80001
opcode 00000000
dst 00000002
src0 00000001
src1 00000000
immediate 0000000f
alu0 0000000f
alu1 00000000
aluout 0000000f
cycle_counter 00000009
ctl_state 00000003

cycle 10
r2 0000000f
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c80001
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 0000000f
alu1 00000000
aluout 0000000f
cycle_counter 0000000a
ctl_state 00000004

cycle 11
r2 0000000f
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c80001
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 0000000f
cycle_counter 0000000b
ctl_state 00000005

cycle 12
r2 0000000f
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c80001
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000000c
ctl_state 00000006

cycle 13
r2 0000000f
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c80001
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000000d
ctl_state 00000001

cycle 14
r2 0000000f
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c80001
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000000e
ctl_state 00000002

cycle 15
r2 0000000f
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 01080008
opcode 00000000
dst 00000003
src0 00000001
src1 00000000
immediate 00000001
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 0000000f
ctl_state 00000003

cycle 16
r2 0000000f
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 01080008
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000010
ctl_state 00000004

cycle 17
r2 0000000f
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 01080008
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000008
alu1 00000000
aluout 00000001
cycle_counter 00000011
ctl_state 00000005

cycle 18
r2 0000000f
r3 00000001
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 01080008
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 00000012
ctl_state 00000006

cycle 19
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 01080008
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 00000013
ctl_state 00000001

cycle 20
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 01080008
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 00000014
ctl_state 00000002

cycle 21
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 241c000b
opcode 00000000
dst 00000004
src0 00000001
src1 00000000
immediate 00000008
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 00000015
ctl_state 00000003

cycle 22
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000008
alu1 00000000
aluout 00000008
cycle_counter 00000016
ctl_state 00000004

cycle 23
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000001
alu1 00000008
aluout 00000008
cycle_counter 00000017
ctl_state 00000005

cycle 24
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000001
alu1 00000008
aluout 00000000
cycle_counter 00000018
ctl_state 00000006

cycle 25
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000001
alu1 00000008
aluout 00000000
cycle_counter 00000019
ctl_state 00000001

cycle 26
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000001
alu1 00000008
aluout 00000000
cycle_counter 0000001a
ctl_state 00000002

cycle 27
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000001
alu1 00000008
aluout 00000000
cycle_counter 0000001b
ctl_state 00000003

cycle 28
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000001
alu1 00000008
aluout 00000000
cycle_counter 0000001c
ctl_state 00000004

cycle 29
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000000f
aluout 00000000
cycle_counter 0000001d
ctl_state 00000005

cycle 30
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000000f
aluout 00000000
cycle_counter 0000001e
ctl_state 00000006

cycle 31
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000000f
aluout 00000000
cycle_counter 0000001f
ctl_state 00000001

cycle 32
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000000f
aluout 00000000
cycle_counter 00000020
ctl_state 00000002

cycle 33
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 0000000f
aluout 00000000
cycle_counter 00000021
ctl_state 00000003

cycle 34
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000000f
aluout 00000000
cycle_counter 00000022
ctl_state 00000004

cycle 35
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000000
cycle_counter 00000023
ctl_state 00000005

cycle 36
r2 0000000f
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000010
cycle_counter 00000024
ctl_state 00000006

cycle 37
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000010
cycle_counter 00000025
ctl_state 00000001

cycle 38
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000010
cycle_counter 00000026
ctl_state 00000002

cycle 39
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000001
aluout 00000010
cycle_counter 00000027
ctl_state 00000003

cycle 40
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000001
aluout 00000010
cycle_counter 00000028
ctl_state 00000004

cycle 41
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000010
cycle_counter 00000029
ctl_state 00000005

cycle 42
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000010
cycle_counter 0000002a
ctl_state 00000006

cycle 43
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000010
cycle_counter 0000002b
ctl_state 00000001

cycle 44
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000010
cycle_counter 0000002c
ctl_state 00000002

cycle 45
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000007
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000010
cycle_counter 0000002d
ctl_state 00000003

cycle 46
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000010
cycle_counter 0000002e
ctl_state 00000004

cycle 47
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000010
cycle_counter 0000002f
ctl_state 00000005

cycle 48
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000030
ctl_state 00000006

cycle 49
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000031
ctl_state 00000001

cycle 50
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000032
ctl_state 00000002

cycle 51
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000008
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000033
ctl_state 00000003

cycle 52
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 00000034
ctl_state 00000004

cycle 53
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 00000010
aluout 00000001
cycle_counter 00000035
ctl_state 00000005

cycle 54
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 00000010
aluout 00000001
cycle_counter 00000036
ctl_state 00000006

cycle 55
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 00000010
aluout 00000001
cycle_counter 00000037
ctl_state 00000001

cycle 56
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 00000010
aluout 00000001
cycle_counter 00000038
ctl_state 00000002

cycle 57
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000009
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000001
alu1 00000010
aluout 00000001
cycle_counter 00000039
ctl_state 00000003

cycle 58
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000010
aluout 00000001
cycle_counter 0000003a
ctl_state 00000004

cycle 59
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000001
cycle_counter 0000003b
ctl_state 00000005

cycle 60
r2 00000010
r3 00000001
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 0000003c
ctl_state 00000006

cycle 61
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 0000003d
ctl_state 00000001

cycle 62
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 0000003e
ctl_state 00000002

cycle 63
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 24000003
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 0000003f
ctl_state 00000003

cycle 64
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000001
alu1 00000001
aluout 00000002
cycle_counter 00000040
ctl_state 00000004

cycle 65
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000002
cycle_counter 00000041
ctl_state 00000005

cycle 66
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 00000000
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000042
ctl_state 00000006

cycle 67
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000043
ctl_state 00000001

cycle 68
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000044
ctl_state 00000002

cycle 69
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000045
ctl_state 00000003

cycle 70
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000046
ctl_state 00000004

cycle 71
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000002
alu1 00000008
aluout 00000001
cycle_counter 00000047
ctl_state 00000005

cycle 72
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000002
alu1 00000008
aluout 00000000
cycle_counter 00000048
ctl_state 00000006

cycle 73
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000002
alu1 00000008
aluout 00000000
cycle_counter 00000049
ctl_state 00000001

cycle 74
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000002
alu1 00000008
aluout 00000000
cycle_counter 0000004a
ctl_state 00000002

cycle 75
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000004
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000002
alu1 00000008
aluout 00000000
cycle_counter 0000004b
ctl_state 00000003

cycle 76
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000002
alu1 00000008
aluout 00000000
cycle_counter 0000004c
ctl_state 00000004

cycle 77
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000000
cycle_counter 0000004d
ctl_state 00000005

cycle 78
r2 00000010
r3 00000002
r4 00000008
r5 00000000
r6 00000001
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000000
cycle_counter 0000004e
ctl_state 00000006

cycle 79
r2 00000010
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000000
cycle_counter 0000004f
ctl_state 00000001

cycle 80
r2 00000010
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000000
cycle_counter 00000050
ctl_state 00000002

cycle 81
r2 00000010
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000005
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000010
aluout 00000000
cycle_counter 00000051
ctl_state 00000003

cycle 82
r2 00000010
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000010
aluout 00000000
cycle_counter 00000052
ctl_state 00000004

cycle 83
r2 00000010
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000010
alu1 00000001
aluout 00000000
cycle_counter 00000053
ctl_state 00000005

cycle 84
r2 00000010
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000010
alu1 00000001
aluout 00000011
cycle_counter 00000054
ctl_state 00000006

cycle 85
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000010
alu1 00000001
aluout 00000011
cycle_counter 00000055
ctl_state 00000001

cycle 86
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000010
alu1 00000001
aluout 00000011
cycle_counter 00000056
ctl_state 00000002

cycle 87
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000006
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000010
alu1 00000001
aluout 00000011
cycle_counter 00000057
ctl_state 00000003

cycle 88
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000010
alu1 00000001
aluout 00000011
cycle_counter 00000058
ctl_state 00000004

cycle 89
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000011
cycle_counter 00000059
ctl_state 00000005

cycle 90
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000001
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000011
cycle_counter 0000005a
ctl_state 00000006

cycle 91
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000011
cycle_counter 0000005b
ctl_state 00000001

cycle 92
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000011
cycle_counter 0000005c
ctl_state 00000002

cycle 93
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000011
cycle_counter 0000005d
ctl_state 00000003

cycle 94
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000011
cycle_counter 0000005e
ctl_state 00000004

cycle 95
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000011
cycle_counter 0000005f
ctl_state 00000005

cycle 96
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000002
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000060
ctl_state 00000006

cycle 97
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000061
ctl_state 00000001

cycle 98
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000062
ctl_state 00000002

cycle 99
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000008
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000063
ctl_state 00000003

cycle 100
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000064
ctl_state 00000004

cycle 101
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000011
aluout 00000003
cycle_counter 00000065
ctl_state 00000005

cycle 102
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000011
aluout 00000003
cycle_counter 00000066
ctl_state 00000006

cycle 103
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000011
aluout 00000003
cycle_counter 00000067
ctl_state 00000001

cycle 104
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000011
aluout 00000003
cycle_counter 00000068
ctl_state 00000002

cycle 105
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000011
aluout 00000003
cycle_counter 00000069
ctl_state 00000003

cycle 106
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000011
aluout 00000003
cycle_counter 0000006a
ctl_state 00000004

cycle 107
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 0000006b
ctl_state 00000005

cycle 108
r2 00000011
r3 00000002
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 0000006c
ctl_state 00000006

cycle 109
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 0000006d
ctl_state 00000001

cycle 110
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 0000006e
ctl_state 00000002

cycle 111
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 0000006f
ctl_state 00000003

cycle 112
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000002
alu1 00000001
aluout 00000003
cycle_counter 00000070
ctl_state 00000004

cycle 113
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000003
cycle_counter 00000071
ctl_state 00000005

cycle 114
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000072
ctl_state 00000006

cycle 115
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000073
ctl_state 00000001

cycle 116
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000074
ctl_state 00000002

cycle 117
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000075
ctl_state 00000003

cycle 118
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000076
ctl_state 00000004

cycle 119
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000003
alu1 00000008
aluout 00000001
cycle_counter 00000077
ctl_state 00000005

cycle 120
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000003
alu1 00000008
aluout 00000000
cycle_counter 00000078
ctl_state 00000006

cycle 121
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000003
alu1 00000008
aluout 00000000
cycle_counter 00000079
ctl_state 00000001

cycle 122
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000003
alu1 00000008
aluout 00000000
cycle_counter 0000007a
ctl_state 00000002

cycle 123
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000004
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000003
alu1 00000008
aluout 00000000
cycle_counter 0000007b
ctl_state 00000003

cycle 124
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000008
aluout 00000000
cycle_counter 0000007c
ctl_state 00000004

cycle 125
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000000
cycle_counter 0000007d
ctl_state 00000005

cycle 126
r2 00000011
r3 00000003
r4 00000008
r5 00000001
r6 00000003
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000000
cycle_counter 0000007e
ctl_state 00000006

cycle 127
r2 00000011
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000000
cycle_counter 0000007f
ctl_state 00000001

cycle 128
r2 00000011
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000000
cycle_counter 00000080
ctl_state 00000002

cycle 129
r2 00000011
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000005
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000011
aluout 00000000
cycle_counter 00000081
ctl_state 00000003

cycle 130
r2 00000011
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000011
aluout 00000000
cycle_counter 00000082
ctl_state 00000004

cycle 131
r2 00000011
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000011
alu1 00000001
aluout 00000000
cycle_counter 00000083
ctl_state 00000005

cycle 132
r2 00000011
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000011
alu1 00000001
aluout 00000012
cycle_counter 00000084
ctl_state 00000006

cycle 133
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000011
alu1 00000001
aluout 00000012
cycle_counter 00000085
ctl_state 00000001

cycle 134
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000011
alu1 00000001
aluout 00000012
cycle_counter 00000086
ctl_state 00000002

cycle 135
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000006
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000011
alu1 00000001
aluout 00000012
cycle_counter 00000087
ctl_state 00000003

cycle 136
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000011
alu1 00000001
aluout 00000012
cycle_counter 00000088
ctl_state 00000004

cycle 137
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000012
cycle_counter 00000089
ctl_state 00000005

cycle 138
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000012
cycle_counter 0000008a
ctl_state 00000006

cycle 139
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000012
cycle_counter 0000008b
ctl_state 00000001

cycle 140
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000012
cycle_counter 0000008c
ctl_state 00000002

cycle 141
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000012
cycle_counter 0000008d
ctl_state 00000003

cycle 142
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000012
cycle_counter 0000008e
ctl_state 00000004

cycle 143
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000012
cycle_counter 0000008f
ctl_state 00000005

cycle 144
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000003
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000006
cycle_counter 00000090
ctl_state 00000006

cycle 145
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000006
cycle_counter 00000091
ctl_state 00000001

cycle 146
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000006
cycle_counter 00000092
ctl_state 00000002

cycle 147
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000008
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000006
cycle_counter 00000093
ctl_state 00000003

cycle 148
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000003
aluout 00000006
cycle_counter 00000094
ctl_state 00000004

cycle 149
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000012
aluout 00000006
cycle_counter 00000095
ctl_state 00000005

cycle 150
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000012
aluout 00000006
cycle_counter 00000096
ctl_state 00000006

cycle 151
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000012
aluout 00000006
cycle_counter 00000097
ctl_state 00000001

cycle 152
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000012
aluout 00000006
cycle_counter 00000098
ctl_state 00000002

cycle 153
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000012
aluout 00000006
cycle_counter 00000099
ctl_state 00000003

cycle 154
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000012
aluout 00000006
cycle_counter 0000009a
ctl_state 00000004

cycle 155
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000006
cycle_counter 0000009b
ctl_state 00000005

cycle 156
r2 00000012
r3 00000003
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000004
cycle_counter 0000009c
ctl_state 00000006

cycle 157
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000004
cycle_counter 0000009d
ctl_state 00000001

cycle 158
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000004
cycle_counter 0000009e
ctl_state 00000002

cycle 159
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000004
cycle_counter 0000009f
ctl_state 00000003

cycle 160
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000003
alu1 00000001
aluout 00000004
cycle_counter 000000a0
ctl_state 00000004

cycle 161
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000004
cycle_counter 000000a1
ctl_state 00000005

cycle 162
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a2
ctl_state 00000006

cycle 163
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a3
ctl_state 00000001

cycle 164
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a4
ctl_state 00000002

cycle 165
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a5
ctl_state 00000003

cycle 166
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000a6
ctl_state 00000004

cycle 167
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000004
alu1 00000008
aluout 00000001
cycle_counter 000000a7
ctl_state 00000005

cycle 168
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000004
alu1 00000008
aluout 00000000
cycle_counter 000000a8
ctl_state 00000006

cycle 169
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000004
alu1 00000008
aluout 00000000
cycle_counter 000000a9
ctl_state 00000001

cycle 170
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000004
alu1 00000008
aluout 00000000
cycle_counter 000000aa
ctl_state 00000002

cycle 171
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000004
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000004
alu1 00000008
aluout 00000000
cycle_counter 000000ab
ctl_state 00000003

cycle 172
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000004
alu1 00000008
aluout 00000000
cycle_counter 000000ac
ctl_state 00000004

cycle 173
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000000
cycle_counter 000000ad
ctl_state 00000005

cycle 174
r2 00000012
r3 00000004
r4 00000008
r5 00000003
r6 00000006
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000000
cycle_counter 000000ae
ctl_state 00000006

cycle 175
r2 00000012
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000000
cycle_counter 000000af
ctl_state 00000001

cycle 176
r2 00000012
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000000
cycle_counter 000000b0
ctl_state 00000002

cycle 177
r2 00000012
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000005
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000012
aluout 00000000
cycle_counter 000000b1
ctl_state 00000003

cycle 178
r2 00000012
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000012
aluout 00000000
cycle_counter 000000b2
ctl_state 00000004

cycle 179
r2 00000012
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000012
alu1 00000001
aluout 00000000
cycle_counter 000000b3
ctl_state 00000005

cycle 180
r2 00000012
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000012
alu1 00000001
aluout 00000013
cycle_counter 000000b4
ctl_state 00000006

cycle 181
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000012
alu1 00000001
aluout 00000013
cycle_counter 000000b5
ctl_state 00000001

cycle 182
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000012
alu1 00000001
aluout 00000013
cycle_counter 000000b6
ctl_state 00000002

cycle 183
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000006
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000012
alu1 00000001
aluout 00000013
cycle_counter 000000b7
ctl_state 00000003

cycle 184
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000012
alu1 00000001
aluout 00000013
cycle_counter 000000b8
ctl_state 00000004

cycle 185
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000013
cycle_counter 000000b9
ctl_state 00000005

cycle 186
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000006
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000013
cycle_counter 000000ba
ctl_state 00000006

cycle 187
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000013
cycle_counter 000000bb
ctl_state 00000001

cycle 188
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000013
cycle_counter 000000bc
ctl_state 00000002

cycle 189
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000013
cycle_counter 000000bd
ctl_state 00000003

cycle 190
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000013
cycle_counter 000000be
ctl_state 00000004

cycle 191
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000004
alu1 00000006
aluout 00000013
cycle_counter 000000bf
ctl_state 00000005

cycle 192
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 00000004
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000004
alu1 00000006
aluout 0000000a
cycle_counter 000000c0
ctl_state 00000006

cycle 193
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000004
alu1 00000006
aluout 0000000a
cycle_counter 000000c1
ctl_state 00000001

cycle 194
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000004
alu1 00000006
aluout 0000000a
cycle_counter 000000c2
ctl_state 00000002

cycle 195
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000008
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000004
alu1 00000006
aluout 0000000a
cycle_counter 000000c3
ctl_state 00000003

cycle 196
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000004
alu1 00000006
aluout 0000000a
cycle_counter 000000c4
ctl_state 00000004

cycle 197
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000013
aluout 0000000a
cycle_counter 000000c5
ctl_state 00000005

cycle 198
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000013
aluout 0000000a
cycle_counter 000000c6
ctl_state 00000006

cycle 199
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000013
aluout 0000000a
cycle_counter 000000c7
ctl_state 00000001

cycle 200
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000013
aluout 0000000a
cycle_counter 000000c8
ctl_state 00000002

cycle 201
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000013
aluout 0000000a
cycle_counter 000000c9
ctl_state 00000003

cycle 202
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000000a
alu1 00000013
aluout 0000000a
cycle_counter 000000ca
ctl_state 00000004

cycle 203
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 0000000a
cycle_counter 000000cb
ctl_state 00000005

cycle 204
r2 00000013
r3 00000004
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000005
cycle_counter 000000cc
ctl_state 00000006

cycle 205
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000005
cycle_counter 000000cd
ctl_state 00000001

cycle 206
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000005
cycle_counter 000000ce
ctl_state 00000002

cycle 207
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000005
cycle_counter 000000cf
ctl_state 00000003

cycle 208
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000004
alu1 00000001
aluout 00000005
cycle_counter 000000d0
ctl_state 00000004

cycle 209
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000005
cycle_counter 000000d1
ctl_state 00000005

cycle 210
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d2
ctl_state 00000006

cycle 211
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d3
ctl_state 00000001

cycle 212
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d4
ctl_state 00000002

cycle 213
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d5
ctl_state 00000003

cycle 214
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 000000d6
ctl_state 00000004

cycle 215
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000005
alu1 00000008
aluout 00000001
cycle_counter 000000d7
ctl_state 00000005

cycle 216
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000d8
ctl_state 00000006

cycle 217
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000d9
ctl_state 00000001

cycle 218
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000da
ctl_state 00000002

cycle 219
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000004
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000db
ctl_state 00000003

cycle 220
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000005
alu1 00000008
aluout 00000000
cycle_counter 000000dc
ctl_state 00000004

cycle 221
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000000
cycle_counter 000000dd
ctl_state 00000005

cycle 222
r2 00000013
r3 00000005
r4 00000008
r5 00000006
r6 0000000a
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000000
cycle_counter 000000de
ctl_state 00000006

cycle 223
r2 00000013
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000000
cycle_counter 000000df
ctl_state 00000001

cycle 224
r2 00000013
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000000
cycle_counter 000000e0
ctl_state 00000002

cycle 225
r2 00000013
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000005
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000013
aluout 00000000
cycle_counter 000000e1
ctl_state 00000003

cycle 226
r2 00000013
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000013
aluout 00000000
cycle_counter 000000e2
ctl_state 00000004

cycle 227
r2 00000013
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000013
alu1 00000001
aluout 00000000
cycle_counter 000000e3
ctl_state 00000005

cycle 228
r2 00000013
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000013
alu1 00000001
aluout 00000014
cycle_counter 000000e4
ctl_state 00000006

cycle 229
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000013
alu1 00000001
aluout 00000014
cycle_counter 000000e5
ctl_state 00000001

cycle 230
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000013
alu1 00000001
aluout 00000014
cycle_counter 000000e6
ctl_state 00000002

cycle 231
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000006
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000013
alu1 00000001
aluout 00000014
cycle_counter 000000e7
ctl_state 00000003

cycle 232
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000013
alu1 00000001
aluout 00000014
cycle_counter 000000e8
ctl_state 00000004

cycle 233
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000014
cycle_counter 000000e9
ctl_state 00000005

cycle 234
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000a
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000014
cycle_counter 000000ea
ctl_state 00000006

cycle 235
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000014
cycle_counter 000000eb
ctl_state 00000001

cycle 236
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000014
cycle_counter 000000ec
ctl_state 00000002

cycle 237
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000014
cycle_counter 000000ed
ctl_state 00000003

cycle 238
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000014
cycle_counter 000000ee
ctl_state 00000004

cycle 239
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 00000014
cycle_counter 000000ef
ctl_state 00000005

cycle 240
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 00000005
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 0000000f
cycle_counter 000000f0
ctl_state 00000006

cycle 241
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 0000000f
cycle_counter 000000f1
ctl_state 00000001

cycle 242
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 0000000f
cycle_counter 000000f2
ctl_state 00000002

cycle 243
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000008
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 0000000f
cycle_counter 000000f3
ctl_state 00000003

cycle 244
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000005
alu1 0000000a
aluout 0000000f
cycle_counter 000000f4
ctl_state 00000004

cycle 245
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000014
aluout 0000000f
cycle_counter 000000f5
ctl_state 00000005

cycle 246
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000014
aluout 0000000f
cycle_counter 000000f6
ctl_state 00000006

cycle 247
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000014
aluout 0000000f
cycle_counter 000000f7
ctl_state 00000001

cycle 248
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000014
aluout 0000000f
cycle_counter 000000f8
ctl_state 00000002

cycle 249
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000000f
alu1 00000014
aluout 0000000f
cycle_counter 000000f9
ctl_state 00000003

cycle 250
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000000f
alu1 00000014
aluout 0000000f
cycle_counter 000000fa
ctl_state 00000004

cycle 251
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 0000000f
cycle_counter 000000fb
ctl_state 00000005

cycle 252
r2 00000014
r3 00000005
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000006
cycle_counter 000000fc
ctl_state 00000006

cycle 253
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000006
cycle_counter 000000fd
ctl_state 00000001

cycle 254
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000006
cycle_counter 000000fe
ctl_state 00000002

cycle 255
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000006
cycle_counter 000000ff
ctl_state 00000003

cycle 256
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000005
alu1 00000001
aluout 00000006
cycle_counter 00000100
ctl_state 00000004

cycle 257
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000006
cycle_counter 00000101
ctl_state 00000005

cycle 258
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000102
ctl_state 00000006

cycle 259
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000103
ctl_state 00000001

cycle 260
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000104
ctl_state 00000002

cycle 261
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000105
ctl_state 00000003

cycle 262
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000106
ctl_state 00000004

cycle 263
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000006
alu1 00000008
aluout 00000001
cycle_counter 00000107
ctl_state 00000005

cycle 264
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000006
alu1 00000008
aluout 00000000
cycle_counter 00000108
ctl_state 00000006

cycle 265
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000006
alu1 00000008
aluout 00000000
cycle_counter 00000109
ctl_state 00000001

cycle 266
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000006
alu1 00000008
aluout 00000000
cycle_counter 0000010a
ctl_state 00000002

cycle 267
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000004
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000006
alu1 00000008
aluout 00000000
cycle_counter 0000010b
ctl_state 00000003

cycle 268
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000008
aluout 00000000
cycle_counter 0000010c
ctl_state 00000004

cycle 269
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000000
cycle_counter 0000010d
ctl_state 00000005

cycle 270
r2 00000014
r3 00000006
r4 00000008
r5 0000000a
r6 0000000f
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000000
cycle_counter 0000010e
ctl_state 00000006

cycle 271
r2 00000014
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000000
cycle_counter 0000010f
ctl_state 00000001

cycle 272
r2 00000014
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000000
cycle_counter 00000110
ctl_state 00000002

cycle 273
r2 00000014
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000005
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000014
aluout 00000000
cycle_counter 00000111
ctl_state 00000003

cycle 274
r2 00000014
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000014
aluout 00000000
cycle_counter 00000112
ctl_state 00000004

cycle 275
r2 00000014
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000014
alu1 00000001
aluout 00000000
cycle_counter 00000113
ctl_state 00000005

cycle 276
r2 00000014
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000014
alu1 00000001
aluout 00000015
cycle_counter 00000114
ctl_state 00000006

cycle 277
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000014
alu1 00000001
aluout 00000015
cycle_counter 00000115
ctl_state 00000001

cycle 278
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000014
alu1 00000001
aluout 00000015
cycle_counter 00000116
ctl_state 00000002

cycle 279
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000006
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000014
alu1 00000001
aluout 00000015
cycle_counter 00000117
ctl_state 00000003

cycle 280
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000014
alu1 00000001
aluout 00000015
cycle_counter 00000118
ctl_state 00000004

cycle 281
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000015
cycle_counter 00000119
ctl_state 00000005

cycle 282
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 0000000f
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000015
cycle_counter 0000011a
ctl_state 00000006

cycle 283
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000015
cycle_counter 0000011b
ctl_state 00000001

cycle 284
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000015
cycle_counter 0000011c
ctl_state 00000002

cycle 285
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000015
cycle_counter 0000011d
ctl_state 00000003

cycle 286
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000015
cycle_counter 0000011e
ctl_state 00000004

cycle 287
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 0000011f
ctl_state 00000005

cycle 288
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000006
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 00000120
ctl_state 00000006

cycle 289
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 00000121
ctl_state 00000001

cycle 290
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 00000122
ctl_state 00000002

cycle 291
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000008
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 00000123
ctl_state 00000003

cycle 292
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000006
alu1 0000000f
aluout 00000015
cycle_counter 00000124
ctl_state 00000004

cycle 293
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000015
aluout 00000015
cycle_counter 00000125
ctl_state 00000005

cycle 294
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000015
aluout 00000015
cycle_counter 00000126
ctl_state 00000006

cycle 295
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000015
aluout 00000015
cycle_counter 00000127
ctl_state 00000001

cycle 296
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000015
aluout 00000015
cycle_counter 00000128
ctl_state 00000002

cycle 297
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000015
aluout 00000015
cycle_counter 00000129
ctl_state 00000003

cycle 298
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000015
alu1 00000015
aluout 00000015
cycle_counter 0000012a
ctl_state 00000004

cycle 299
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000015
cycle_counter 0000012b
ctl_state 00000005

cycle 300
r2 00000015
r3 00000006
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000007
cycle_counter 0000012c
ctl_state 00000006

cycle 301
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000007
cycle_counter 0000012d
ctl_state 00000001

cycle 302
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000007
cycle_counter 0000012e
ctl_state 00000002

cycle 303
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000007
cycle_counter 0000012f
ctl_state 00000003

cycle 304
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000006
alu1 00000001
aluout 00000007
cycle_counter 00000130
ctl_state 00000004

cycle 305
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000007
cycle_counter 00000131
ctl_state 00000005

cycle 306
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000132
ctl_state 00000006

cycle 307
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000133
ctl_state 00000001

cycle 308
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000134
ctl_state 00000002

cycle 309
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000135
ctl_state 00000003

cycle 310
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000136
ctl_state 00000004

cycle 311
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000007
alu1 00000008
aluout 00000001
cycle_counter 00000137
ctl_state 00000005

cycle 312
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000007
alu1 00000008
aluout 00000000
cycle_counter 00000138
ctl_state 00000006

cycle 313
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000007
alu1 00000008
aluout 00000000
cycle_counter 00000139
ctl_state 00000001

cycle 314
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000004
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000007
alu1 00000008
aluout 00000000
cycle_counter 0000013a
ctl_state 00000002

cycle 315
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000004
inst 11420000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000007
alu1 00000008
aluout 00000000
cycle_counter 0000013b
ctl_state 00000003

cycle 316
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000007
alu1 00000008
aluout 00000000
cycle_counter 0000013c
ctl_state 00000004

cycle 317
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000000
cycle_counter 0000013d
ctl_state 00000005

cycle 318
r2 00000015
r3 00000007
r4 00000008
r5 0000000f
r6 00000015
r7 0000000a
pc 00000004
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000000
cycle_counter 0000013e
ctl_state 00000006

cycle 319
r2 00000015
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000000
cycle_counter 0000013f
ctl_state 00000001

cycle 320
r2 00000015
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000005
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000000
cycle_counter 00000140
ctl_state 00000002

cycle 321
r2 00000015
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000005
inst 00910001
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000015
aluout 00000000
cycle_counter 00000141
ctl_state 00000003

cycle 322
r2 00000015
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000015
aluout 00000000
cycle_counter 00000142
ctl_state 00000004

cycle 323
r2 00000015
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000015
alu1 00000001
aluout 00000000
cycle_counter 00000143
ctl_state 00000005

cycle 324
r2 00000015
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000005
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000015
alu1 00000001
aluout 00000016
cycle_counter 00000144
ctl_state 00000006

cycle 325
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000015
alu1 00000001
aluout 00000016
cycle_counter 00000145
ctl_state 00000001

cycle 326
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000006
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000015
alu1 00000001
aluout 00000016
cycle_counter 00000146
ctl_state 00000002

cycle 327
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000006
inst 11820000
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000015
alu1 00000001
aluout 00000016
cycle_counter 00000147
ctl_state 00000003

cycle 328
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000015
alu1 00000001
aluout 00000016
cycle_counter 00000148
ctl_state 00000004

cycle 329
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000016
aluout 00000016
cycle_counter 00000149
ctl_state 00000005

cycle 330
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000015
r7 0000000a
pc 00000006
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000016
aluout 00000016
cycle_counter 0000014a
ctl_state 00000006

cycle 331
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000016
aluout 00000016
cycle_counter 0000014b
ctl_state 00000001

cycle 332
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000a
pc 00000007
inst 11820000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000016
aluout 00000016
cycle_counter 0000014c
ctl_state 00000002

cycle 333
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000008
dst 00000006
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 00000016
aluout 00000016
cycle_counter 0000014d
ctl_state 00000003

cycle 334
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000000
alu1 00000016
aluout 00000016
cycle_counter 0000014e
ctl_state 00000004

cycle 335
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000007
alu1 00000015
aluout 00000016
cycle_counter 0000014f
ctl_state 00000005

cycle 336
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 00000007
r7 0000000a
pc 00000007
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000007
alu1 00000015
aluout 0000001c
cycle_counter 00000150
ctl_state 00000006

cycle 337
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000007
alu1 00000015
aluout 0000001c
cycle_counter 00000151
ctl_state 00000001

cycle 338
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000008
inst 01b50000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000007
alu1 00000015
aluout 0000001c
cycle_counter 00000152
ctl_state 00000002

cycle 339
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000008
inst 12320000
opcode 00000000
dst 00000006
src0 00000006
src1 00000005
immediate 00000000
alu0 00000007
alu1 00000015
aluout 0000001c
cycle_counter 00000153
ctl_state 00000003

cycle 340
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 00000007
alu1 00000015
aluout 0000001c
cycle_counter 00000154
ctl_state 00000004

cycle 341
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000001c
alu1 00000016
aluout 0000001c
cycle_counter 00000155
ctl_state 00000005

cycle 342
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000008
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000001c
alu1 00000016
aluout 0000001c
cycle_counter 00000156
ctl_state 00000006

cycle 343
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000001c
alu1 00000016
aluout 0000001c
cycle_counter 00000157
ctl_state 00000001

cycle 344
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000009
inst 12320000
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000001c
alu1 00000016
aluout 0000001c
cycle_counter 00000158
ctl_state 00000002

cycle 345
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000009
dst 00000000
src0 00000006
src1 00000002
immediate 00000000
alu0 0000001c
alu1 00000016
aluout 0000001c
cycle_counter 00000159
ctl_state 00000003

cycle 346
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000001c
alu1 00000016
aluout 0000001c
cycle_counter 0000015a
ctl_state 00000004

cycle 347
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 0000001c
cycle_counter 0000015b
ctl_state 00000005

cycle 348
r2 00000016
r3 00000007
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000009
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000008
cycle_counter 0000015c
ctl_state 00000006

cycle 349
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000008
cycle_counter 0000015d
ctl_state 00000001

cycle 350
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000008
cycle_counter 0000015e
ctl_state 00000002

cycle 351
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000008
cycle_counter 0000015f
ctl_state 00000003

cycle 352
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000007
alu1 00000001
aluout 00000008
cycle_counter 00000160
ctl_state 00000004

cycle 353
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000008
cycle_counter 00000161
ctl_state 00000005

cycle 354
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 0000000a
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000162
ctl_state 00000006

cycle 355
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000163
ctl_state 00000001

cycle 356
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000003
inst 24000003
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000164
ctl_state 00000002

cycle 357
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000000
src1 00000000
immediate 00000003
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000165
ctl_state 00000003

cycle 358
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000166
ctl_state 00000004

cycle 359
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 00000167
ctl_state 00000005

cycle 360
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 0000000a
pc 00000003
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 00000168
ctl_state 00000006

cycle 361
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000003
pc 0000000b
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 00000169
ctl_state 00000001

cycle 362
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000003
pc 0000000b
inst 241c000b
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 0000016a
ctl_state 00000002

cycle 363
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000003
pc 0000000b
inst 30000000
opcode 00000012
dst 00000000
src0 00000003
src1 00000004
immediate 0000000b
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 0000016b
ctl_state 00000003

cycle 364
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000003
pc 0000000b
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000008
alu1 00000008
aluout 00000001
cycle_counter 0000016c
ctl_state 00000004

cycle 365
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000003
pc 0000000b
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000016d
ctl_state 00000005

cycle 366
r2 00000016
r3 00000008
r4 00000008
r5 00000015
r6 0000001c
r7 00000003
pc 0000000b
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000016e
ctl_state 00000006

