/*
 * Generated by Bluespec Compiler, version 2025.01.1-9-g76db531e (build 76db531e)
 * 
 * On Mon Oct 27 11:48:42 UTC 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkBF16_SIMD_Pipeline.h"


/* String declarations */
static std::string const __str_literal_1("[Cycle %0d] All 4 SIMD lanes dispatched in PARALLEL",
					 51u);
static std::string const __str_literal_2("[Cycle %0d] All SIMD modules completed. Total computation cycles: %0d",
					 69u);
static std::string const __str_literal_3("[Cycle %0d] Pipeline auto-reset to Idle (ready for next computation)",
					 68u);
static std::string const __str_literal_4("[Cycle %0d] Starting computation on pipeline module",
					 51u);


/* Constructor */
MOD_mkBF16_SIMD_Pipeline::MOD_mkBF16_SIMD_Pipeline(tSimStateHdl simHdl,
						   char const *name,
						   Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_chunk0_a(simHdl, "chunk0_a", this, 1024u),
    INST_chunk0_b(simHdl, "chunk0_b", this, 1024u),
    INST_chunk0_c(simHdl, "chunk0_c", this, 1024u),
    INST_chunk0_d(simHdl, "chunk0_d", this, 1024u),
    INST_chunk1_a(simHdl, "chunk1_a", this, 1024u),
    INST_chunk1_b(simHdl, "chunk1_b", this, 1024u),
    INST_chunk1_c(simHdl, "chunk1_c", this, 1024u),
    INST_chunk1_d(simHdl, "chunk1_d", this, 1024u),
    INST_chunk2_a(simHdl, "chunk2_a", this, 1024u),
    INST_chunk2_b(simHdl, "chunk2_b", this, 1024u),
    INST_chunk2_c(simHdl, "chunk2_c", this, 1024u),
    INST_chunk2_d(simHdl, "chunk2_d", this, 1024u),
    INST_chunk3_a(simHdl, "chunk3_a", this, 1024u),
    INST_chunk3_b(simHdl, "chunk3_b", this, 1024u),
    INST_chunk3_c(simHdl, "chunk3_c", this, 1024u),
    INST_chunk3_d(simHdl, "chunk3_d", this, 1024u),
    INST_cycle_count(simHdl, "cycle_count", this, 32u, 0u, (tUInt8)0u),
    INST_result_vector(simHdl, "result_vector", this, 4096u),
    INST_simd0(simHdl, "simd0", this),
    INST_simd1(simHdl, "simd1", this),
    INST_simd2(simHdl, "simd2", this),
    INST_simd3(simHdl, "simd3", this),
    INST_start_cycle(simHdl, "start_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_state(simHdl, "state", this, 2u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_result_vector__h410472(4096u),
    DEF_chunk3_d__h135645(1024u),
    DEF_chunk3_c__h127229(1024u),
    DEF_chunk3_b__h118813(1024u),
    DEF_chunk3_a__h110397(1024u),
    DEF_chunk2_d__h101952(1024u),
    DEF_chunk2_c__h93536(1024u),
    DEF_chunk2_b__h85120(1024u),
    DEF_chunk2_a__h76704(1024u),
    DEF_chunk1_d__h68259(1024u),
    DEF_chunk1_c__h59843(1024u),
    DEF_chunk1_b__h51427(1024u),
    DEF_chunk1_a__h43011(1024u),
    DEF_chunk0_d__h34568(1024u),
    DEF_chunk0_c__h26152(1024u),
    DEF_chunk0_b__h17736(1024u),
    DEF_chunk0_a__h9320(1024u),
    DEF_simd3_get_result____d45(1024u),
    DEF_simd2_get_result____d46(1024u),
    DEF_simd1_get_result____d48(1024u),
    DEF_simd0_get_result____d49(1024u),
    DEF_start_computation_d_BITS_4095_TO_3072___d69(1024u),
    DEF_start_computation_d_BITS_3071_TO_2048___d65(1024u),
    DEF_start_computation_d_BITS_2047_TO_1024___d61(1024u),
    DEF_start_computation_d_BITS_1023_TO_0___d57(1024u),
    DEF_start_computation_c_BITS_4095_TO_3072___d68(1024u),
    DEF_start_computation_c_BITS_3071_TO_2048___d64(1024u),
    DEF_start_computation_c_BITS_2047_TO_1024___d60(1024u),
    DEF_start_computation_c_BITS_1023_TO_0___d56(1024u),
    DEF_start_computation_b_BITS_4095_TO_3072___d67(1024u),
    DEF_start_computation_b_BITS_3071_TO_2048___d63(1024u),
    DEF_start_computation_b_BITS_2047_TO_1024___d59(1024u),
    DEF_start_computation_b_BITS_1023_TO_0___d55(1024u),
    DEF_start_computation_a_BITS_4095_TO_3072___d66(1024u),
    DEF_start_computation_a_BITS_3071_TO_2048___d62(1024u),
    DEF_start_computation_a_BITS_2047_TO_1024___d58(1024u),
    DEF_start_computation_a_BITS_1023_TO_0___d54(1024u),
    DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50(4096u),
    DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47(2048u)
{
  PORT_start_computation_a.setSize(4096u);
  PORT_start_computation_a.clear();
  PORT_start_computation_b.setSize(4096u);
  PORT_start_computation_b.clear();
  PORT_start_computation_c.setSize(4096u);
  PORT_start_computation_c.clear();
  PORT_start_computation_d.setSize(4096u);
  PORT_start_computation_d.clear();
  PORT_get_result.setSize(4096u);
  PORT_get_result.clear();
  symbol_count = 34u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkBF16_SIMD_Pipeline::init_symbols_0()
{
  init_symbol(&symbols[0u], "chunk0_a", SYM_MODULE, &INST_chunk0_a);
  init_symbol(&symbols[1u], "chunk0_b", SYM_MODULE, &INST_chunk0_b);
  init_symbol(&symbols[2u], "chunk0_c", SYM_MODULE, &INST_chunk0_c);
  init_symbol(&symbols[3u], "chunk0_d", SYM_MODULE, &INST_chunk0_d);
  init_symbol(&symbols[4u], "chunk1_a", SYM_MODULE, &INST_chunk1_a);
  init_symbol(&symbols[5u], "chunk1_b", SYM_MODULE, &INST_chunk1_b);
  init_symbol(&symbols[6u], "chunk1_c", SYM_MODULE, &INST_chunk1_c);
  init_symbol(&symbols[7u], "chunk1_d", SYM_MODULE, &INST_chunk1_d);
  init_symbol(&symbols[8u], "chunk2_a", SYM_MODULE, &INST_chunk2_a);
  init_symbol(&symbols[9u], "chunk2_b", SYM_MODULE, &INST_chunk2_b);
  init_symbol(&symbols[10u], "chunk2_c", SYM_MODULE, &INST_chunk2_c);
  init_symbol(&symbols[11u], "chunk2_d", SYM_MODULE, &INST_chunk2_d);
  init_symbol(&symbols[12u], "chunk3_a", SYM_MODULE, &INST_chunk3_a);
  init_symbol(&symbols[13u], "chunk3_b", SYM_MODULE, &INST_chunk3_b);
  init_symbol(&symbols[14u], "chunk3_c", SYM_MODULE, &INST_chunk3_c);
  init_symbol(&symbols[15u], "chunk3_d", SYM_MODULE, &INST_chunk3_d);
  init_symbol(&symbols[16u], "cycle_count", SYM_MODULE, &INST_cycle_count);
  init_symbol(&symbols[17u], "get_result", SYM_PORT, &PORT_get_result, 4096u);
  init_symbol(&symbols[18u], "RL_auto_reset", SYM_RULE);
  init_symbol(&symbols[19u], "RL_check_completion", SYM_RULE);
  init_symbol(&symbols[20u], "RL_count_cycles", SYM_RULE);
  init_symbol(&symbols[21u], "RL_dispatch_parallel", SYM_RULE);
  init_symbol(&symbols[22u], "result_vector", SYM_MODULE, &INST_result_vector);
  init_symbol(&symbols[23u], "simd0", SYM_MODULE, &INST_simd0);
  init_symbol(&symbols[24u], "simd1", SYM_MODULE, &INST_simd1);
  init_symbol(&symbols[25u], "simd2", SYM_MODULE, &INST_simd2);
  init_symbol(&symbols[26u], "simd3", SYM_MODULE, &INST_simd3);
  init_symbol(&symbols[27u], "start_computation_a", SYM_PORT, &PORT_start_computation_a, 4096u);
  init_symbol(&symbols[28u], "start_computation_b", SYM_PORT, &PORT_start_computation_b, 4096u);
  init_symbol(&symbols[29u], "start_computation_c", SYM_PORT, &PORT_start_computation_c, 4096u);
  init_symbol(&symbols[30u], "start_computation_d", SYM_PORT, &PORT_start_computation_d, 4096u);
  init_symbol(&symbols[31u], "start_cycle", SYM_MODULE, &INST_start_cycle);
  init_symbol(&symbols[32u], "state", SYM_MODULE, &INST_state);
  init_symbol(&symbols[33u], "state__h852", SYM_DEF, &DEF_state__h852, 2u);
}


/* Rule actions */

void MOD_mkBF16_SIMD_Pipeline::RL_count_cycles()
{
  tUInt32 DEF_x__h819;
  DEF_x__h209189 = INST_cycle_count.METH_read();
  DEF_x__h819 = DEF_x__h209189 + 1u;
  INST_cycle_count.METH_write(DEF_x__h819);
}

void MOD_mkBF16_SIMD_Pipeline::RL_dispatch_parallel()
{
  DEF_chunk3_d__h135645 = INST_chunk3_d.METH_read();
  DEF_chunk3_c__h127229 = INST_chunk3_c.METH_read();
  DEF_chunk3_b__h118813 = INST_chunk3_b.METH_read();
  DEF_chunk3_a__h110397 = INST_chunk3_a.METH_read();
  DEF_chunk2_c__h93536 = INST_chunk2_c.METH_read();
  DEF_chunk2_d__h101952 = INST_chunk2_d.METH_read();
  DEF_chunk2_b__h85120 = INST_chunk2_b.METH_read();
  DEF_chunk2_a__h76704 = INST_chunk2_a.METH_read();
  DEF_chunk1_d__h68259 = INST_chunk1_d.METH_read();
  DEF_chunk1_c__h59843 = INST_chunk1_c.METH_read();
  DEF_chunk1_a__h43011 = INST_chunk1_a.METH_read();
  DEF_chunk1_b__h51427 = INST_chunk1_b.METH_read();
  DEF_chunk0_d__h34568 = INST_chunk0_d.METH_read();
  DEF_chunk0_b__h17736 = INST_chunk0_b.METH_read();
  DEF_chunk0_c__h26152 = INST_chunk0_c.METH_read();
  DEF_chunk0_a__h9320 = INST_chunk0_a.METH_read();
  DEF_x__h209189 = INST_cycle_count.METH_read();
  INST_simd0.METH_start_computation(DEF_chunk0_a__h9320,
				    DEF_chunk0_b__h17736,
				    DEF_chunk0_c__h26152,
				    DEF_chunk0_d__h34568);
  INST_simd1.METH_start_computation(DEF_chunk1_a__h43011,
				    DEF_chunk1_b__h51427,
				    DEF_chunk1_c__h59843,
				    DEF_chunk1_d__h68259);
  INST_simd2.METH_start_computation(DEF_chunk2_a__h76704,
				    DEF_chunk2_b__h85120,
				    DEF_chunk2_c__h93536,
				    DEF_chunk2_d__h101952);
  INST_simd3.METH_start_computation(DEF_chunk3_a__h110397,
				    DEF_chunk3_b__h118813,
				    DEF_chunk3_c__h127229,
				    DEF_chunk3_d__h135645);
  INST_state.METH_write((tUInt8)2u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_x__h209189);
}

void MOD_mkBF16_SIMD_Pipeline::RL_check_completion()
{
  tUInt32 DEF_cycle_count_MINUS_start_cycle_1___d52;
  tUInt8 DEF_simd0_computation_done__8_AND_simd1_computatio_ETC___d44;
  tUInt32 DEF_y__h209065;
  DEF_simd3_get_result____d45 = INST_simd3.METH_get_result();
  DEF_simd2_get_result____d46 = INST_simd2.METH_get_result();
  DEF_simd1_get_result____d48 = INST_simd1.METH_get_result();
  DEF_simd0_get_result____d49 = INST_simd0.METH_get_result();
  DEF_y__h209065 = INST_start_cycle.METH_read();
  DEF_simd0_computation_done__8_AND_simd1_computatio_ETC___d44 = ((INST_simd0.METH_computation_done() && INST_simd1.METH_computation_done()) && INST_simd2.METH_computation_done()) && INST_simd3.METH_computation_done();
  DEF_x__h209189 = INST_cycle_count.METH_read();
  DEF_cycle_count_MINUS_start_cycle_1___d52 = DEF_x__h209189 - DEF_y__h209065;
  DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.set_whole_word(DEF_simd3_get_result____d45.get_whole_word(31u),
									  63u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(30u),
											      62u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(29u),
														  61u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(28u),
																      60u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(27u),
																			  59u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(26u),
																					      58u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(25u),
																								  57u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(24u),
																										      56u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(23u),
																													  55u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(22u),
																															      54u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(21u),
																																		  53u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(20u),
																																				      52u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(19u),
																																							  51u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(18u),
																																									      50u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(17u),
																																												  49u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(16u),
																																														      48u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(15u),
																																																	  47u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(14u),
																																																			      46u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(13u),
																																																						  45u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(12u),
																																																								      44u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(11u),
																																																											  43u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(10u),
																																																													      42u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(9u),
																																																																  41u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(8u),
																																																																		      40u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(7u),
																																																																					  39u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(6u),
																																																																							      38u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(5u),
																																																																										  37u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(4u),
																																																																												      36u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(3u),
																																																																															  35u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(2u),
																																																																																	      34u).set_whole_word(DEF_simd3_get_result____d45.get_whole_word(1u),
																																																																																				  33u).build_concat((((tUInt64)(DEF_simd3_get_result____d45.get_whole_word(0u))) << 32u) | (tUInt64)(DEF_simd2_get_result____d46.get_whole_word(31u)),
																																																																																						    992u,
																																																																																						    64u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(30u),
																																																																																									30u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(29u),
																																																																																											    29u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(28u),
																																																																																														28u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(27u),
																																																																																																    27u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(26u),
																																																																																																			26u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(25u),
																																																																																																					    25u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(24u),
																																																																																																								24u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(23u),
																																																																																																										    23u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(22u),
																																																																																																													22u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(21u),
																																																																																																															    21u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(20u),
																																																																																																																		20u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(19u),
																																																																																																																				    19u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(18u),
																																																																																																																							18u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(17u),
																																																																																																																									    17u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(16u),
																																																																																																																												16u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(15u),
																																																																																																																														    15u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(14u),
																																																																																																																																	14u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(13u),
																																																																																																																																			    13u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(12u),
																																																																																																																																						12u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(11u),
																																																																																																																																								    11u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(10u),
																																																																																																																																											10u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(9u),
																																																																																																																																													    9u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(8u),
																																																																																																																																															       8u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(7u),
																																																																																																																																																		  7u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(6u),
																																																																																																																																																				     6u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(5u),
																																																																																																																																																							5u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(4u),
																																																																																																																																																									   4u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(3u),
																																																																																																																																																											      3u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(2u),
																																																																																																																																																														 2u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(1u),
																																																																																																																																																																    1u).set_whole_word(DEF_simd2_get_result____d46.get_whole_word(0u),
																																																																																																																																																																		       0u);
  DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50.set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(63u),
									      127u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(62u),
												   126u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(61u),
															125u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(60u),
																	     124u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(59u),
																				  123u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(58u),
																						       122u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(57u),
																									    121u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(56u),
																												 120u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(55u),
																														      119u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(54u),
																																	   118u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(53u),
																																				117u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(52u),
																																						     116u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(51u),
																																									  115u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(50u),
																																											       114u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(49u),
																																														    113u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(48u),
																																																	 112u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(47u),
																																																			      111u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(46u),
																																																						   110u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(45u),
																																																									109u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(44u),
																																																											     108u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(43u),
																																																														  107u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(42u),
																																																																       106u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(41u),
																																																																			    105u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(40u),
																																																																						 104u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(39u),
																																																																								      103u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(38u),
																																																																											   102u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(37u),
																																																																														101u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(36u),
																																																																																     100u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(35u),
																																																																																			  99u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(34u),
																																																																																					      98u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(33u),
																																																																																								  97u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(32u),
																																																																																										      96u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(31u),
																																																																																													  95u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(30u),
																																																																																															      94u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(29u),
																																																																																																		  93u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(28u),
																																																																																																				      92u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(27u),
																																																																																																							  91u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(26u),
																																																																																																									      90u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(25u),
																																																																																																												  89u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(24u),
																																																																																																														      88u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(23u),
																																																																																																																	  87u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(22u),
																																																																																																																			      86u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(21u),
																																																																																																																						  85u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(20u),
																																																																																																																								      84u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(19u),
																																																																																																																											  83u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(18u),
																																																																																																																													      82u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(17u),
																																																																																																																																  81u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(16u),
																																																																																																																																		      80u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(15u),
																																																																																																																																					  79u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(14u),
																																																																																																																																							      78u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(13u),
																																																																																																																																										  77u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(12u),
																																																																																																																																												      76u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(11u),
																																																																																																																																															  75u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(10u),
																																																																																																																																																	      74u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(9u),
																																																																																																																																																				  73u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(8u),
																																																																																																																																																						      72u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(7u),
																																																																																																																																																									  71u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(6u),
																																																																																																																																																											      70u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(5u),
																																																																																																																																																														  69u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(4u),
																																																																																																																																																																      68u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(3u),
																																																																																																																																																																			  67u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(2u),
																																																																																																																																																																					      66u).set_whole_word(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(1u),
																																																																																																																																																																								  65u).build_concat((((tUInt64)(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47.get_whole_word(0u))) << 32u) | (tUInt64)(DEF_simd1_get_result____d48.get_whole_word(31u)),
																																																																																																																																																																										    2016u,
																																																																																																																																																																										    64u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(30u),
																																																																																																																																																																													62u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(29u),
																																																																																																																																																																															    61u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(28u),
																																																																																																																																																																																		60u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(27u),
																																																																																																																																																																																				    59u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(26u),
																																																																																																																																																																																							58u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(25u),
																																																																																																																																																																																									    57u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(24u),
																																																																																																																																																																																												56u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(23u),
																																																																																																																																																																																														    55u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(22u),
																																																																																																																																																																																																	54u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(21u),
																																																																																																																																																																																																			    53u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(20u),
																																																																																																																																																																																																						52u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(19u),
																																																																																																																																																																																																								    51u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(18u),
																																																																																																																																																																																																											50u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(17u),
																																																																																																																																																																																																													    49u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(16u),
																																																																																																																																																																																																																48u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(15u),
																																																																																																																																																																																																																		    47u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(14u),
																																																																																																																																																																																																																					46u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(13u),
																																																																																																																																																																																																																							    45u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(12u),
																																																																																																																																																																																																																										44u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(11u),
																																																																																																																																																																																																																												    43u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(10u),
																																																																																																																																																																																																																															42u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(9u),
																																																																																																																																																																																																																																	    41u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(8u),
																																																																																																																																																																																																																																				40u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(7u),
																																																																																																																																																																																																																																						    39u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(6u),
																																																																																																																																																																																																																																									38u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(5u),
																																																																																																																																																																																																																																											    37u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(4u),
																																																																																																																																																																																																																																														36u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(3u),
																																																																																																																																																																																																																																																    35u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(2u),
																																																																																																																																																																																																																																																			34u).set_whole_word(DEF_simd1_get_result____d48.get_whole_word(1u),
																																																																																																																																																																																																																																																					    33u).build_concat((((tUInt64)(DEF_simd1_get_result____d48.get_whole_word(0u))) << 32u) | (tUInt64)(DEF_simd0_get_result____d49.get_whole_word(31u)),
																																																																																																																																																																																																																																																							      992u,
																																																																																																																																																																																																																																																							      64u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(30u),
																																																																																																																																																																																																																																																										  30u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(29u),
																																																																																																																																																																																																																																																												      29u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(28u),
																																																																																																																																																																																																																																																															  28u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(27u),
																																																																																																																																																																																																																																																																	      27u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(26u),
																																																																																																																																																																																																																																																																				  26u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(25u),
																																																																																																																																																																																																																																																																						      25u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(24u),
																																																																																																																																																																																																																																																																									  24u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(23u),
																																																																																																																																																																																																																																																																											      23u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(22u),
																																																																																																																																																																																																																																																																														  22u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(21u),
																																																																																																																																																																																																																																																																																      21u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(20u),
																																																																																																																																																																																																																																																																																			  20u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(19u),
																																																																																																																																																																																																																																																																																					      19u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(18u),
																																																																																																																																																																																																																																																																																								  18u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(17u),
																																																																																																																																																																																																																																																																																										      17u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(16u),
																																																																																																																																																																																																																																																																																													  16u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(15u),
																																																																																																																																																																																																																																																																																															      15u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(14u),
																																																																																																																																																																																																																																																																																																		  14u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(13u),
																																																																																																																																																																																																																																																																																																				      13u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(12u),
																																																																																																																																																																																																																																																																																																							  12u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(11u),
																																																																																																																																																																																																																																																																																																									      11u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(10u),
																																																																																																																																																																																																																																																																																																												  10u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(9u),
																																																																																																																																																																																																																																																																																																														      9u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(8u),
																																																																																																																																																																																																																																																																																																																	 8u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(7u),
																																																																																																																																																																																																																																																																																																																			    7u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(6u),
																																																																																																																																																																																																																																																																																																																					       6u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(5u),
																																																																																																																																																																																																																																																																																																																								  5u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(4u),
																																																																																																																																																																																																																																																																																																																										     4u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(3u),
																																																																																																																																																																																																																																																																																																																													3u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(2u),
																																																																																																																																																																																																																																																																																																																															   2u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(1u),
																																																																																																																																																																																																																																																																																																																																	      1u).set_whole_word(DEF_simd0_get_result____d49.get_whole_word(0u),
																																																																																																																																																																																																																																																																																																																																				 0u);
  if (DEF_simd0_computation_done__8_AND_simd1_computatio_ETC___d44)
    INST_result_vector.METH_write(DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50);
  if (DEF_simd0_computation_done__8_AND_simd1_computatio_ETC___d44)
    INST_state.METH_write((tUInt8)3u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_simd0_computation_done__8_AND_simd1_computatio_ETC___d44)
      dollar_display(sim_hdl,
		     this,
		     "s,32,32",
		     &__str_literal_2,
		     DEF_x__h209189,
		     DEF_cycle_count_MINUS_start_cycle_1___d52);
}

void MOD_mkBF16_SIMD_Pipeline::RL_auto_reset()
{
  DEF_x__h209189 = INST_cycle_count.METH_read();
  INST_state.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_3, DEF_x__h209189);
}


/* Methods */

void MOD_mkBF16_SIMD_Pipeline::METH_start_computation(tUWide ARG_start_computation_a,
						      tUWide ARG_start_computation_b,
						      tUWide ARG_start_computation_c,
						      tUWide ARG_start_computation_d)
{
  PORT_start_computation_a = ARG_start_computation_a;
  PORT_start_computation_b = ARG_start_computation_b;
  PORT_start_computation_c = ARG_start_computation_c;
  PORT_start_computation_d = ARG_start_computation_d;
  DEF_x__h209189 = INST_cycle_count.METH_read();
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_d,
		      32u,
		      4095u,
		      32u,
		      3072u,
		      DEF_start_computation_d_BITS_4095_TO_3072___d69);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_d,
		      32u,
		      3071u,
		      32u,
		      2048u,
		      DEF_start_computation_d_BITS_3071_TO_2048___d65);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_d,
		      32u,
		      2047u,
		      32u,
		      1024u,
		      DEF_start_computation_d_BITS_2047_TO_1024___d61);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_d,
		      32u,
		      1023u,
		      32u,
		      0u,
		      DEF_start_computation_d_BITS_1023_TO_0___d57);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_c,
		      32u,
		      4095u,
		      32u,
		      3072u,
		      DEF_start_computation_c_BITS_4095_TO_3072___d68);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_c,
		      32u,
		      3071u,
		      32u,
		      2048u,
		      DEF_start_computation_c_BITS_3071_TO_2048___d64);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_c,
		      32u,
		      2047u,
		      32u,
		      1024u,
		      DEF_start_computation_c_BITS_2047_TO_1024___d60);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_c,
		      32u,
		      1023u,
		      32u,
		      0u,
		      DEF_start_computation_c_BITS_1023_TO_0___d56);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_b,
		      32u,
		      4095u,
		      32u,
		      3072u,
		      DEF_start_computation_b_BITS_4095_TO_3072___d67);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_b,
		      32u,
		      2047u,
		      32u,
		      1024u,
		      DEF_start_computation_b_BITS_2047_TO_1024___d59);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_b,
		      32u,
		      3071u,
		      32u,
		      2048u,
		      DEF_start_computation_b_BITS_3071_TO_2048___d63);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_b,
		      32u,
		      1023u,
		      32u,
		      0u,
		      DEF_start_computation_b_BITS_1023_TO_0___d55);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_a,
		      32u,
		      4095u,
		      32u,
		      3072u,
		      DEF_start_computation_a_BITS_4095_TO_3072___d66);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_a,
		      32u,
		      3071u,
		      32u,
		      2048u,
		      DEF_start_computation_a_BITS_3071_TO_2048___d62);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_a,
		      32u,
		      2047u,
		      32u,
		      1024u,
		      DEF_start_computation_a_BITS_2047_TO_1024___d58);
  wop_primExtractWide(1024u,
		      4096u,
		      ARG_start_computation_a,
		      32u,
		      1023u,
		      32u,
		      0u,
		      DEF_start_computation_a_BITS_1023_TO_0___d54);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_4, DEF_x__h209189);
  INST_start_cycle.METH_write(DEF_x__h209189);
  INST_chunk0_a.METH_write(DEF_start_computation_a_BITS_1023_TO_0___d54);
  INST_chunk0_b.METH_write(DEF_start_computation_b_BITS_1023_TO_0___d55);
  INST_chunk0_c.METH_write(DEF_start_computation_c_BITS_1023_TO_0___d56);
  INST_chunk0_d.METH_write(DEF_start_computation_d_BITS_1023_TO_0___d57);
  INST_chunk1_a.METH_write(DEF_start_computation_a_BITS_2047_TO_1024___d58);
  INST_chunk1_b.METH_write(DEF_start_computation_b_BITS_2047_TO_1024___d59);
  INST_chunk1_c.METH_write(DEF_start_computation_c_BITS_2047_TO_1024___d60);
  INST_chunk1_d.METH_write(DEF_start_computation_d_BITS_2047_TO_1024___d61);
  INST_chunk2_a.METH_write(DEF_start_computation_a_BITS_3071_TO_2048___d62);
  INST_chunk2_c.METH_write(DEF_start_computation_c_BITS_3071_TO_2048___d64);
  INST_chunk2_b.METH_write(DEF_start_computation_b_BITS_3071_TO_2048___d63);
  INST_chunk2_d.METH_write(DEF_start_computation_d_BITS_3071_TO_2048___d65);
  INST_chunk3_a.METH_write(DEF_start_computation_a_BITS_4095_TO_3072___d66);
  INST_chunk3_b.METH_write(DEF_start_computation_b_BITS_4095_TO_3072___d67);
  INST_chunk3_c.METH_write(DEF_start_computation_c_BITS_4095_TO_3072___d68);
  INST_chunk3_d.METH_write(DEF_start_computation_d_BITS_4095_TO_3072___d69);
  INST_state.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkBF16_SIMD_Pipeline::METH_RDY_start_computation()
{
  tUInt8 DEF_CAN_FIRE_start_computation;
  tUInt8 PORT_RDY_start_computation;
  DEF_state__h852 = INST_state.METH_read();
  DEF_CAN_FIRE_start_computation = DEF_state__h852 == (tUInt8)0u;
  PORT_RDY_start_computation = DEF_CAN_FIRE_start_computation;
  return PORT_RDY_start_computation;
}

tUWide MOD_mkBF16_SIMD_Pipeline::METH_get_result()
{
  DEF_result_vector__h410472 = INST_result_vector.METH_read();
  PORT_get_result = DEF_result_vector__h410472;
  return PORT_get_result;
}

tUInt8 MOD_mkBF16_SIMD_Pipeline::METH_RDY_get_result()
{
  tUInt8 DEF_CAN_FIRE_get_result;
  tUInt8 PORT_RDY_get_result;
  DEF_state__h852 = INST_state.METH_read();
  DEF_state_0_EQ_3___d53 = DEF_state__h852 == (tUInt8)3u;
  DEF_CAN_FIRE_get_result = DEF_state_0_EQ_3___d53;
  PORT_RDY_get_result = DEF_CAN_FIRE_get_result;
  return PORT_RDY_get_result;
}

tUInt8 MOD_mkBF16_SIMD_Pipeline::METH_computation_done()
{
  tUInt8 PORT_computation_done;
  DEF_state__h852 = INST_state.METH_read();
  DEF_state_0_EQ_3___d53 = DEF_state__h852 == (tUInt8)3u;
  PORT_computation_done = DEF_state_0_EQ_3___d53;
  return PORT_computation_done;
}

tUInt8 MOD_mkBF16_SIMD_Pipeline::METH_RDY_computation_done()
{
  tUInt8 DEF_CAN_FIRE_computation_done;
  tUInt8 PORT_RDY_computation_done;
  DEF_CAN_FIRE_computation_done = (tUInt8)1u;
  PORT_RDY_computation_done = DEF_CAN_FIRE_computation_done;
  return PORT_RDY_computation_done;
}


/* Reset routines */

void MOD_mkBF16_SIMD_Pipeline::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_state.reset_RST(ARG_rst_in);
  INST_start_cycle.reset_RST(ARG_rst_in);
  INST_simd3.reset_RST_N(ARG_rst_in);
  INST_simd2.reset_RST_N(ARG_rst_in);
  INST_simd1.reset_RST_N(ARG_rst_in);
  INST_simd0.reset_RST_N(ARG_rst_in);
  INST_cycle_count.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkBF16_SIMD_Pipeline::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkBF16_SIMD_Pipeline::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_chunk0_a.dump_state(indent + 2u);
  INST_chunk0_b.dump_state(indent + 2u);
  INST_chunk0_c.dump_state(indent + 2u);
  INST_chunk0_d.dump_state(indent + 2u);
  INST_chunk1_a.dump_state(indent + 2u);
  INST_chunk1_b.dump_state(indent + 2u);
  INST_chunk1_c.dump_state(indent + 2u);
  INST_chunk1_d.dump_state(indent + 2u);
  INST_chunk2_a.dump_state(indent + 2u);
  INST_chunk2_b.dump_state(indent + 2u);
  INST_chunk2_c.dump_state(indent + 2u);
  INST_chunk2_d.dump_state(indent + 2u);
  INST_chunk3_a.dump_state(indent + 2u);
  INST_chunk3_b.dump_state(indent + 2u);
  INST_chunk3_c.dump_state(indent + 2u);
  INST_chunk3_d.dump_state(indent + 2u);
  INST_cycle_count.dump_state(indent + 2u);
  INST_result_vector.dump_state(indent + 2u);
  INST_simd0.dump_state(indent + 2u);
  INST_simd1.dump_state(indent + 2u);
  INST_simd2.dump_state(indent + 2u);
  INST_simd3.dump_state(indent + 2u);
  INST_start_cycle.dump_state(indent + 2u);
  INST_state.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkBF16_SIMD_Pipeline::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 68u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk0_a__h9320", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk0_b__h17736", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk0_c__h26152", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk0_d__h34568", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk1_a__h43011", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk1_b__h51427", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk1_c__h59843", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk1_d__h68259", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk2_a__h76704", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk2_b__h85120", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk2_c__h93536", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk2_d__h101952", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk3_a__h110397", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk3_b__h118813", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk3_c__h127229", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "chunk3_d__h135645", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "result_vector__h410472", 4096u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "simd0_get_result____d49", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "simd1_get_result____d48", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "simd2_get_result____d46", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50", 4096u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "simd3_get_result__5_CONCAT_simd2_get_result__6___d47", 2048u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "simd3_get_result____d45", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_a_BITS_1023_TO_0___d54", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_a_BITS_2047_TO_1024___d58", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_a_BITS_3071_TO_2048___d62", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_a_BITS_4095_TO_3072___d66", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_b_BITS_1023_TO_0___d55", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_b_BITS_2047_TO_1024___d59", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_b_BITS_3071_TO_2048___d63", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_b_BITS_4095_TO_3072___d67", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_c_BITS_1023_TO_0___d56", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_c_BITS_2047_TO_1024___d60", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_c_BITS_3071_TO_2048___d64", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_c_BITS_4095_TO_3072___d68", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_d_BITS_1023_TO_0___d57", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_d_BITS_2047_TO_1024___d61", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_d_BITS_3071_TO_2048___d65", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_d_BITS_4095_TO_3072___d69", 1024u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "state_0_EQ_3___d53", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "state__h852", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h209189", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "get_result", 4096u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_a", 4096u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_b", 4096u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_c", 4096u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "start_computation_d", 4096u);
  num = INST_chunk0_a.dump_VCD_defs(num);
  num = INST_chunk0_b.dump_VCD_defs(num);
  num = INST_chunk0_c.dump_VCD_defs(num);
  num = INST_chunk0_d.dump_VCD_defs(num);
  num = INST_chunk1_a.dump_VCD_defs(num);
  num = INST_chunk1_b.dump_VCD_defs(num);
  num = INST_chunk1_c.dump_VCD_defs(num);
  num = INST_chunk1_d.dump_VCD_defs(num);
  num = INST_chunk2_a.dump_VCD_defs(num);
  num = INST_chunk2_b.dump_VCD_defs(num);
  num = INST_chunk2_c.dump_VCD_defs(num);
  num = INST_chunk2_d.dump_VCD_defs(num);
  num = INST_chunk3_a.dump_VCD_defs(num);
  num = INST_chunk3_b.dump_VCD_defs(num);
  num = INST_chunk3_c.dump_VCD_defs(num);
  num = INST_chunk3_d.dump_VCD_defs(num);
  num = INST_cycle_count.dump_VCD_defs(num);
  num = INST_result_vector.dump_VCD_defs(num);
  num = INST_start_cycle.dump_VCD_defs(num);
  num = INST_state.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_simd0.dump_VCD_defs(l);
    num = INST_simd1.dump_VCD_defs(l);
    num = INST_simd2.dump_VCD_defs(l);
    num = INST_simd3.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkBF16_SIMD_Pipeline::dump_VCD(tVCDDumpType dt,
					unsigned int levels,
					MOD_mkBF16_SIMD_Pipeline &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkBF16_SIMD_Pipeline::vcd_defs(tVCDDumpType dt, MOD_mkBF16_SIMD_Pipeline &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 4096u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 4096u);
    vcd_write_x(sim_hdl, num++, 2048u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1024u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 4096u);
    vcd_write_x(sim_hdl, num++, 4096u);
    vcd_write_x(sim_hdl, num++, 4096u);
    vcd_write_x(sim_hdl, num++, 4096u);
    vcd_write_x(sim_hdl, num++, 4096u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_chunk0_a__h9320) != DEF_chunk0_a__h9320)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk0_a__h9320, 1024u);
	backing.DEF_chunk0_a__h9320 = DEF_chunk0_a__h9320;
      }
      ++num;
      if ((backing.DEF_chunk0_b__h17736) != DEF_chunk0_b__h17736)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk0_b__h17736, 1024u);
	backing.DEF_chunk0_b__h17736 = DEF_chunk0_b__h17736;
      }
      ++num;
      if ((backing.DEF_chunk0_c__h26152) != DEF_chunk0_c__h26152)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk0_c__h26152, 1024u);
	backing.DEF_chunk0_c__h26152 = DEF_chunk0_c__h26152;
      }
      ++num;
      if ((backing.DEF_chunk0_d__h34568) != DEF_chunk0_d__h34568)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk0_d__h34568, 1024u);
	backing.DEF_chunk0_d__h34568 = DEF_chunk0_d__h34568;
      }
      ++num;
      if ((backing.DEF_chunk1_a__h43011) != DEF_chunk1_a__h43011)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk1_a__h43011, 1024u);
	backing.DEF_chunk1_a__h43011 = DEF_chunk1_a__h43011;
      }
      ++num;
      if ((backing.DEF_chunk1_b__h51427) != DEF_chunk1_b__h51427)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk1_b__h51427, 1024u);
	backing.DEF_chunk1_b__h51427 = DEF_chunk1_b__h51427;
      }
      ++num;
      if ((backing.DEF_chunk1_c__h59843) != DEF_chunk1_c__h59843)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk1_c__h59843, 1024u);
	backing.DEF_chunk1_c__h59843 = DEF_chunk1_c__h59843;
      }
      ++num;
      if ((backing.DEF_chunk1_d__h68259) != DEF_chunk1_d__h68259)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk1_d__h68259, 1024u);
	backing.DEF_chunk1_d__h68259 = DEF_chunk1_d__h68259;
      }
      ++num;
      if ((backing.DEF_chunk2_a__h76704) != DEF_chunk2_a__h76704)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk2_a__h76704, 1024u);
	backing.DEF_chunk2_a__h76704 = DEF_chunk2_a__h76704;
      }
      ++num;
      if ((backing.DEF_chunk2_b__h85120) != DEF_chunk2_b__h85120)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk2_b__h85120, 1024u);
	backing.DEF_chunk2_b__h85120 = DEF_chunk2_b__h85120;
      }
      ++num;
      if ((backing.DEF_chunk2_c__h93536) != DEF_chunk2_c__h93536)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk2_c__h93536, 1024u);
	backing.DEF_chunk2_c__h93536 = DEF_chunk2_c__h93536;
      }
      ++num;
      if ((backing.DEF_chunk2_d__h101952) != DEF_chunk2_d__h101952)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk2_d__h101952, 1024u);
	backing.DEF_chunk2_d__h101952 = DEF_chunk2_d__h101952;
      }
      ++num;
      if ((backing.DEF_chunk3_a__h110397) != DEF_chunk3_a__h110397)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk3_a__h110397, 1024u);
	backing.DEF_chunk3_a__h110397 = DEF_chunk3_a__h110397;
      }
      ++num;
      if ((backing.DEF_chunk3_b__h118813) != DEF_chunk3_b__h118813)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk3_b__h118813, 1024u);
	backing.DEF_chunk3_b__h118813 = DEF_chunk3_b__h118813;
      }
      ++num;
      if ((backing.DEF_chunk3_c__h127229) != DEF_chunk3_c__h127229)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk3_c__h127229, 1024u);
	backing.DEF_chunk3_c__h127229 = DEF_chunk3_c__h127229;
      }
      ++num;
      if ((backing.DEF_chunk3_d__h135645) != DEF_chunk3_d__h135645)
      {
	vcd_write_val(sim_hdl, num, DEF_chunk3_d__h135645, 1024u);
	backing.DEF_chunk3_d__h135645 = DEF_chunk3_d__h135645;
      }
      ++num;
      if ((backing.DEF_result_vector__h410472) != DEF_result_vector__h410472)
      {
	vcd_write_val(sim_hdl, num, DEF_result_vector__h410472, 4096u);
	backing.DEF_result_vector__h410472 = DEF_result_vector__h410472;
      }
      ++num;
      if ((backing.DEF_simd0_get_result____d49) != DEF_simd0_get_result____d49)
      {
	vcd_write_val(sim_hdl, num, DEF_simd0_get_result____d49, 1024u);
	backing.DEF_simd0_get_result____d49 = DEF_simd0_get_result____d49;
      }
      ++num;
      if ((backing.DEF_simd1_get_result____d48) != DEF_simd1_get_result____d48)
      {
	vcd_write_val(sim_hdl, num, DEF_simd1_get_result____d48, 1024u);
	backing.DEF_simd1_get_result____d48 = DEF_simd1_get_result____d48;
      }
      ++num;
      if ((backing.DEF_simd2_get_result____d46) != DEF_simd2_get_result____d46)
      {
	vcd_write_val(sim_hdl, num, DEF_simd2_get_result____d46, 1024u);
	backing.DEF_simd2_get_result____d46 = DEF_simd2_get_result____d46;
      }
      ++num;
      if ((backing.DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50) != DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50, 4096u);
	backing.DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50 = DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50;
      }
      ++num;
      if ((backing.DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47) != DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47)
      {
	vcd_write_val(sim_hdl, num, DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47, 2048u);
	backing.DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47 = DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47;
      }
      ++num;
      if ((backing.DEF_simd3_get_result____d45) != DEF_simd3_get_result____d45)
      {
	vcd_write_val(sim_hdl, num, DEF_simd3_get_result____d45, 1024u);
	backing.DEF_simd3_get_result____d45 = DEF_simd3_get_result____d45;
      }
      ++num;
      if ((backing.DEF_start_computation_a_BITS_1023_TO_0___d54) != DEF_start_computation_a_BITS_1023_TO_0___d54)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_a_BITS_1023_TO_0___d54, 1024u);
	backing.DEF_start_computation_a_BITS_1023_TO_0___d54 = DEF_start_computation_a_BITS_1023_TO_0___d54;
      }
      ++num;
      if ((backing.DEF_start_computation_a_BITS_2047_TO_1024___d58) != DEF_start_computation_a_BITS_2047_TO_1024___d58)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_a_BITS_2047_TO_1024___d58, 1024u);
	backing.DEF_start_computation_a_BITS_2047_TO_1024___d58 = DEF_start_computation_a_BITS_2047_TO_1024___d58;
      }
      ++num;
      if ((backing.DEF_start_computation_a_BITS_3071_TO_2048___d62) != DEF_start_computation_a_BITS_3071_TO_2048___d62)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_a_BITS_3071_TO_2048___d62, 1024u);
	backing.DEF_start_computation_a_BITS_3071_TO_2048___d62 = DEF_start_computation_a_BITS_3071_TO_2048___d62;
      }
      ++num;
      if ((backing.DEF_start_computation_a_BITS_4095_TO_3072___d66) != DEF_start_computation_a_BITS_4095_TO_3072___d66)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_a_BITS_4095_TO_3072___d66, 1024u);
	backing.DEF_start_computation_a_BITS_4095_TO_3072___d66 = DEF_start_computation_a_BITS_4095_TO_3072___d66;
      }
      ++num;
      if ((backing.DEF_start_computation_b_BITS_1023_TO_0___d55) != DEF_start_computation_b_BITS_1023_TO_0___d55)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_b_BITS_1023_TO_0___d55, 1024u);
	backing.DEF_start_computation_b_BITS_1023_TO_0___d55 = DEF_start_computation_b_BITS_1023_TO_0___d55;
      }
      ++num;
      if ((backing.DEF_start_computation_b_BITS_2047_TO_1024___d59) != DEF_start_computation_b_BITS_2047_TO_1024___d59)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_b_BITS_2047_TO_1024___d59, 1024u);
	backing.DEF_start_computation_b_BITS_2047_TO_1024___d59 = DEF_start_computation_b_BITS_2047_TO_1024___d59;
      }
      ++num;
      if ((backing.DEF_start_computation_b_BITS_3071_TO_2048___d63) != DEF_start_computation_b_BITS_3071_TO_2048___d63)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_b_BITS_3071_TO_2048___d63, 1024u);
	backing.DEF_start_computation_b_BITS_3071_TO_2048___d63 = DEF_start_computation_b_BITS_3071_TO_2048___d63;
      }
      ++num;
      if ((backing.DEF_start_computation_b_BITS_4095_TO_3072___d67) != DEF_start_computation_b_BITS_4095_TO_3072___d67)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_b_BITS_4095_TO_3072___d67, 1024u);
	backing.DEF_start_computation_b_BITS_4095_TO_3072___d67 = DEF_start_computation_b_BITS_4095_TO_3072___d67;
      }
      ++num;
      if ((backing.DEF_start_computation_c_BITS_1023_TO_0___d56) != DEF_start_computation_c_BITS_1023_TO_0___d56)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_c_BITS_1023_TO_0___d56, 1024u);
	backing.DEF_start_computation_c_BITS_1023_TO_0___d56 = DEF_start_computation_c_BITS_1023_TO_0___d56;
      }
      ++num;
      if ((backing.DEF_start_computation_c_BITS_2047_TO_1024___d60) != DEF_start_computation_c_BITS_2047_TO_1024___d60)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_c_BITS_2047_TO_1024___d60, 1024u);
	backing.DEF_start_computation_c_BITS_2047_TO_1024___d60 = DEF_start_computation_c_BITS_2047_TO_1024___d60;
      }
      ++num;
      if ((backing.DEF_start_computation_c_BITS_3071_TO_2048___d64) != DEF_start_computation_c_BITS_3071_TO_2048___d64)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_c_BITS_3071_TO_2048___d64, 1024u);
	backing.DEF_start_computation_c_BITS_3071_TO_2048___d64 = DEF_start_computation_c_BITS_3071_TO_2048___d64;
      }
      ++num;
      if ((backing.DEF_start_computation_c_BITS_4095_TO_3072___d68) != DEF_start_computation_c_BITS_4095_TO_3072___d68)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_c_BITS_4095_TO_3072___d68, 1024u);
	backing.DEF_start_computation_c_BITS_4095_TO_3072___d68 = DEF_start_computation_c_BITS_4095_TO_3072___d68;
      }
      ++num;
      if ((backing.DEF_start_computation_d_BITS_1023_TO_0___d57) != DEF_start_computation_d_BITS_1023_TO_0___d57)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_d_BITS_1023_TO_0___d57, 1024u);
	backing.DEF_start_computation_d_BITS_1023_TO_0___d57 = DEF_start_computation_d_BITS_1023_TO_0___d57;
      }
      ++num;
      if ((backing.DEF_start_computation_d_BITS_2047_TO_1024___d61) != DEF_start_computation_d_BITS_2047_TO_1024___d61)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_d_BITS_2047_TO_1024___d61, 1024u);
	backing.DEF_start_computation_d_BITS_2047_TO_1024___d61 = DEF_start_computation_d_BITS_2047_TO_1024___d61;
      }
      ++num;
      if ((backing.DEF_start_computation_d_BITS_3071_TO_2048___d65) != DEF_start_computation_d_BITS_3071_TO_2048___d65)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_d_BITS_3071_TO_2048___d65, 1024u);
	backing.DEF_start_computation_d_BITS_3071_TO_2048___d65 = DEF_start_computation_d_BITS_3071_TO_2048___d65;
      }
      ++num;
      if ((backing.DEF_start_computation_d_BITS_4095_TO_3072___d69) != DEF_start_computation_d_BITS_4095_TO_3072___d69)
      {
	vcd_write_val(sim_hdl, num, DEF_start_computation_d_BITS_4095_TO_3072___d69, 1024u);
	backing.DEF_start_computation_d_BITS_4095_TO_3072___d69 = DEF_start_computation_d_BITS_4095_TO_3072___d69;
      }
      ++num;
      if ((backing.DEF_state_0_EQ_3___d53) != DEF_state_0_EQ_3___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_state_0_EQ_3___d53, 1u);
	backing.DEF_state_0_EQ_3___d53 = DEF_state_0_EQ_3___d53;
      }
      ++num;
      if ((backing.DEF_state__h852) != DEF_state__h852)
      {
	vcd_write_val(sim_hdl, num, DEF_state__h852, 2u);
	backing.DEF_state__h852 = DEF_state__h852;
      }
      ++num;
      if ((backing.DEF_x__h209189) != DEF_x__h209189)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h209189, 32u);
	backing.DEF_x__h209189 = DEF_x__h209189;
      }
      ++num;
      if ((backing.PORT_get_result) != PORT_get_result)
      {
	vcd_write_val(sim_hdl, num, PORT_get_result, 4096u);
	backing.PORT_get_result = PORT_get_result;
      }
      ++num;
      if ((backing.PORT_start_computation_a) != PORT_start_computation_a)
      {
	vcd_write_val(sim_hdl, num, PORT_start_computation_a, 4096u);
	backing.PORT_start_computation_a = PORT_start_computation_a;
      }
      ++num;
      if ((backing.PORT_start_computation_b) != PORT_start_computation_b)
      {
	vcd_write_val(sim_hdl, num, PORT_start_computation_b, 4096u);
	backing.PORT_start_computation_b = PORT_start_computation_b;
      }
      ++num;
      if ((backing.PORT_start_computation_c) != PORT_start_computation_c)
      {
	vcd_write_val(sim_hdl, num, PORT_start_computation_c, 4096u);
	backing.PORT_start_computation_c = PORT_start_computation_c;
      }
      ++num;
      if ((backing.PORT_start_computation_d) != PORT_start_computation_d)
      {
	vcd_write_val(sim_hdl, num, PORT_start_computation_d, 4096u);
	backing.PORT_start_computation_d = PORT_start_computation_d;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_chunk0_a__h9320, 1024u);
      backing.DEF_chunk0_a__h9320 = DEF_chunk0_a__h9320;
      vcd_write_val(sim_hdl, num++, DEF_chunk0_b__h17736, 1024u);
      backing.DEF_chunk0_b__h17736 = DEF_chunk0_b__h17736;
      vcd_write_val(sim_hdl, num++, DEF_chunk0_c__h26152, 1024u);
      backing.DEF_chunk0_c__h26152 = DEF_chunk0_c__h26152;
      vcd_write_val(sim_hdl, num++, DEF_chunk0_d__h34568, 1024u);
      backing.DEF_chunk0_d__h34568 = DEF_chunk0_d__h34568;
      vcd_write_val(sim_hdl, num++, DEF_chunk1_a__h43011, 1024u);
      backing.DEF_chunk1_a__h43011 = DEF_chunk1_a__h43011;
      vcd_write_val(sim_hdl, num++, DEF_chunk1_b__h51427, 1024u);
      backing.DEF_chunk1_b__h51427 = DEF_chunk1_b__h51427;
      vcd_write_val(sim_hdl, num++, DEF_chunk1_c__h59843, 1024u);
      backing.DEF_chunk1_c__h59843 = DEF_chunk1_c__h59843;
      vcd_write_val(sim_hdl, num++, DEF_chunk1_d__h68259, 1024u);
      backing.DEF_chunk1_d__h68259 = DEF_chunk1_d__h68259;
      vcd_write_val(sim_hdl, num++, DEF_chunk2_a__h76704, 1024u);
      backing.DEF_chunk2_a__h76704 = DEF_chunk2_a__h76704;
      vcd_write_val(sim_hdl, num++, DEF_chunk2_b__h85120, 1024u);
      backing.DEF_chunk2_b__h85120 = DEF_chunk2_b__h85120;
      vcd_write_val(sim_hdl, num++, DEF_chunk2_c__h93536, 1024u);
      backing.DEF_chunk2_c__h93536 = DEF_chunk2_c__h93536;
      vcd_write_val(sim_hdl, num++, DEF_chunk2_d__h101952, 1024u);
      backing.DEF_chunk2_d__h101952 = DEF_chunk2_d__h101952;
      vcd_write_val(sim_hdl, num++, DEF_chunk3_a__h110397, 1024u);
      backing.DEF_chunk3_a__h110397 = DEF_chunk3_a__h110397;
      vcd_write_val(sim_hdl, num++, DEF_chunk3_b__h118813, 1024u);
      backing.DEF_chunk3_b__h118813 = DEF_chunk3_b__h118813;
      vcd_write_val(sim_hdl, num++, DEF_chunk3_c__h127229, 1024u);
      backing.DEF_chunk3_c__h127229 = DEF_chunk3_c__h127229;
      vcd_write_val(sim_hdl, num++, DEF_chunk3_d__h135645, 1024u);
      backing.DEF_chunk3_d__h135645 = DEF_chunk3_d__h135645;
      vcd_write_val(sim_hdl, num++, DEF_result_vector__h410472, 4096u);
      backing.DEF_result_vector__h410472 = DEF_result_vector__h410472;
      vcd_write_val(sim_hdl, num++, DEF_simd0_get_result____d49, 1024u);
      backing.DEF_simd0_get_result____d49 = DEF_simd0_get_result____d49;
      vcd_write_val(sim_hdl, num++, DEF_simd1_get_result____d48, 1024u);
      backing.DEF_simd1_get_result____d48 = DEF_simd1_get_result____d48;
      vcd_write_val(sim_hdl, num++, DEF_simd2_get_result____d46, 1024u);
      backing.DEF_simd2_get_result____d46 = DEF_simd2_get_result____d46;
      vcd_write_val(sim_hdl, num++, DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50, 4096u);
      backing.DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50 = DEF_simd3_get_result__5_CONCAT_simd2_get_result__6_ETC___d50;
      vcd_write_val(sim_hdl, num++, DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47, 2048u);
      backing.DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47 = DEF_simd3_get_result__5_CONCAT_simd2_get_result__6___d47;
      vcd_write_val(sim_hdl, num++, DEF_simd3_get_result____d45, 1024u);
      backing.DEF_simd3_get_result____d45 = DEF_simd3_get_result____d45;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_a_BITS_1023_TO_0___d54, 1024u);
      backing.DEF_start_computation_a_BITS_1023_TO_0___d54 = DEF_start_computation_a_BITS_1023_TO_0___d54;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_a_BITS_2047_TO_1024___d58, 1024u);
      backing.DEF_start_computation_a_BITS_2047_TO_1024___d58 = DEF_start_computation_a_BITS_2047_TO_1024___d58;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_a_BITS_3071_TO_2048___d62, 1024u);
      backing.DEF_start_computation_a_BITS_3071_TO_2048___d62 = DEF_start_computation_a_BITS_3071_TO_2048___d62;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_a_BITS_4095_TO_3072___d66, 1024u);
      backing.DEF_start_computation_a_BITS_4095_TO_3072___d66 = DEF_start_computation_a_BITS_4095_TO_3072___d66;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_b_BITS_1023_TO_0___d55, 1024u);
      backing.DEF_start_computation_b_BITS_1023_TO_0___d55 = DEF_start_computation_b_BITS_1023_TO_0___d55;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_b_BITS_2047_TO_1024___d59, 1024u);
      backing.DEF_start_computation_b_BITS_2047_TO_1024___d59 = DEF_start_computation_b_BITS_2047_TO_1024___d59;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_b_BITS_3071_TO_2048___d63, 1024u);
      backing.DEF_start_computation_b_BITS_3071_TO_2048___d63 = DEF_start_computation_b_BITS_3071_TO_2048___d63;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_b_BITS_4095_TO_3072___d67, 1024u);
      backing.DEF_start_computation_b_BITS_4095_TO_3072___d67 = DEF_start_computation_b_BITS_4095_TO_3072___d67;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_c_BITS_1023_TO_0___d56, 1024u);
      backing.DEF_start_computation_c_BITS_1023_TO_0___d56 = DEF_start_computation_c_BITS_1023_TO_0___d56;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_c_BITS_2047_TO_1024___d60, 1024u);
      backing.DEF_start_computation_c_BITS_2047_TO_1024___d60 = DEF_start_computation_c_BITS_2047_TO_1024___d60;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_c_BITS_3071_TO_2048___d64, 1024u);
      backing.DEF_start_computation_c_BITS_3071_TO_2048___d64 = DEF_start_computation_c_BITS_3071_TO_2048___d64;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_c_BITS_4095_TO_3072___d68, 1024u);
      backing.DEF_start_computation_c_BITS_4095_TO_3072___d68 = DEF_start_computation_c_BITS_4095_TO_3072___d68;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_d_BITS_1023_TO_0___d57, 1024u);
      backing.DEF_start_computation_d_BITS_1023_TO_0___d57 = DEF_start_computation_d_BITS_1023_TO_0___d57;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_d_BITS_2047_TO_1024___d61, 1024u);
      backing.DEF_start_computation_d_BITS_2047_TO_1024___d61 = DEF_start_computation_d_BITS_2047_TO_1024___d61;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_d_BITS_3071_TO_2048___d65, 1024u);
      backing.DEF_start_computation_d_BITS_3071_TO_2048___d65 = DEF_start_computation_d_BITS_3071_TO_2048___d65;
      vcd_write_val(sim_hdl, num++, DEF_start_computation_d_BITS_4095_TO_3072___d69, 1024u);
      backing.DEF_start_computation_d_BITS_4095_TO_3072___d69 = DEF_start_computation_d_BITS_4095_TO_3072___d69;
      vcd_write_val(sim_hdl, num++, DEF_state_0_EQ_3___d53, 1u);
      backing.DEF_state_0_EQ_3___d53 = DEF_state_0_EQ_3___d53;
      vcd_write_val(sim_hdl, num++, DEF_state__h852, 2u);
      backing.DEF_state__h852 = DEF_state__h852;
      vcd_write_val(sim_hdl, num++, DEF_x__h209189, 32u);
      backing.DEF_x__h209189 = DEF_x__h209189;
      vcd_write_val(sim_hdl, num++, PORT_get_result, 4096u);
      backing.PORT_get_result = PORT_get_result;
      vcd_write_val(sim_hdl, num++, PORT_start_computation_a, 4096u);
      backing.PORT_start_computation_a = PORT_start_computation_a;
      vcd_write_val(sim_hdl, num++, PORT_start_computation_b, 4096u);
      backing.PORT_start_computation_b = PORT_start_computation_b;
      vcd_write_val(sim_hdl, num++, PORT_start_computation_c, 4096u);
      backing.PORT_start_computation_c = PORT_start_computation_c;
      vcd_write_val(sim_hdl, num++, PORT_start_computation_d, 4096u);
      backing.PORT_start_computation_d = PORT_start_computation_d;
    }
}

void MOD_mkBF16_SIMD_Pipeline::vcd_prims(tVCDDumpType dt, MOD_mkBF16_SIMD_Pipeline &backing)
{
  INST_chunk0_a.dump_VCD(dt, backing.INST_chunk0_a);
  INST_chunk0_b.dump_VCD(dt, backing.INST_chunk0_b);
  INST_chunk0_c.dump_VCD(dt, backing.INST_chunk0_c);
  INST_chunk0_d.dump_VCD(dt, backing.INST_chunk0_d);
  INST_chunk1_a.dump_VCD(dt, backing.INST_chunk1_a);
  INST_chunk1_b.dump_VCD(dt, backing.INST_chunk1_b);
  INST_chunk1_c.dump_VCD(dt, backing.INST_chunk1_c);
  INST_chunk1_d.dump_VCD(dt, backing.INST_chunk1_d);
  INST_chunk2_a.dump_VCD(dt, backing.INST_chunk2_a);
  INST_chunk2_b.dump_VCD(dt, backing.INST_chunk2_b);
  INST_chunk2_c.dump_VCD(dt, backing.INST_chunk2_c);
  INST_chunk2_d.dump_VCD(dt, backing.INST_chunk2_d);
  INST_chunk3_a.dump_VCD(dt, backing.INST_chunk3_a);
  INST_chunk3_b.dump_VCD(dt, backing.INST_chunk3_b);
  INST_chunk3_c.dump_VCD(dt, backing.INST_chunk3_c);
  INST_chunk3_d.dump_VCD(dt, backing.INST_chunk3_d);
  INST_cycle_count.dump_VCD(dt, backing.INST_cycle_count);
  INST_result_vector.dump_VCD(dt, backing.INST_result_vector);
  INST_start_cycle.dump_VCD(dt, backing.INST_start_cycle);
  INST_state.dump_VCD(dt, backing.INST_state);
}

void MOD_mkBF16_SIMD_Pipeline::vcd_submodules(tVCDDumpType dt,
					      unsigned int levels,
					      MOD_mkBF16_SIMD_Pipeline &backing)
{
  INST_simd0.dump_VCD(dt, levels, backing.INST_simd0);
  INST_simd1.dump_VCD(dt, levels, backing.INST_simd1);
  INST_simd2.dump_VCD(dt, levels, backing.INST_simd2);
  INST_simd3.dump_VCD(dt, levels, backing.INST_simd3);
}
