$date
	Tue Sep 16 06:58:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_siso_async $end
$var wire 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ serial_in $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ serial_in $end
$var wire 1 ! serial_out $end
$var reg 4 % shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
1#
0"
0!
$end
#5
1"
#7
0#
#10
1$
0"
#15
b1 %
1"
#20
0"
0$
#25
b10 %
1"
#30
0"
1$
#35
b101 %
1"
#40
0"
#45
1!
b1011 %
1"
#50
0!
b0 %
0"
1#
#54
0#
#55
b1 %
1"
#60
0"
0$
#65
b10 %
1"
#70
0"
1$
#75
b101 %
1"
#80
0"
#85
1!
b1011 %
1"
#90
0"
#95
0!
b111 %
1"
#100
0"
#105
1!
b1111 %
1"
#110
0"
