verilog xil_defaultlib --include "../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ipshared/ec67/hdl" --include "../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ipshared/7698" --include "../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/src/clk_wiz_0" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_lmb_bram_0/sim/Lab7_1_lmb_bram_0.v" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_xbar_0/sim/Lab7_1_xbar_0.v" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_clk_wiz_1_0/Lab7_1_clk_wiz_1_0_clk_wiz.v" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_clk_wiz_1_0/Lab7_1_clk_wiz_1_0.v" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/src/hdmi_tx_0_1/hdl/encode.v" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/src/hdmi_tx_0_1/hdl/serdes_10_to_1.v" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/src/hdmi_tx_0_1/hdl/srldelay.v" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/src/hdmi_tx_0_1/hdl/hdmi_tx_v1_0.v" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/src/hdmi_tx_0_1/sim/hdmi_tx_0.v" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib --include "../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ipshared/ec67/hdl" --include "../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ipshared/7698" --include "../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/src/clk_wiz_0" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ipshared/f347/src/VGA_controller.sv" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ipshared/f347/src/font_rom.sv" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ipshared/f347/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ipshared/f347/src/hdmi_text_controller_v1_0.sv" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/sim/Lab7_1_hdmi_text_controller_0_0.sv" \

verilog xil_defaultlib --include "../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ipshared/ec67/hdl" --include "../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ipshared/7698" --include "../../../../Lab7_1.gen/sources_1/bd/Lab7_1/ip/Lab7_1_hdmi_text_controller_0_0/src/clk_wiz_0" \
"../../../../Lab7_1.gen/sources_1/bd/Lab7_1/sim/Lab7_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
