{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710463576406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710463576407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 17:46:16 2024 " "Processing started: Thu Mar 14 17:46:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710463576407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463576407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HammingCodeGenerator -c HammingCodeGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off HammingCodeGenerator -c HammingCodeGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463576407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710463576931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710463576931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_PACK " "Found design unit 1: MY_PACK" {  } { { "MY_PACK.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/MY_PACK.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582762 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY_PACK-body " "Found design unit 2: MY_PACK-body" {  } { { "MY_PACK.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/MY_PACK.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463582762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "evenpar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file evenpar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EVENPAR-ARCH " "Found design unit 1: EVENPAR-ARCH" {  } { { "EVENPAR.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/EVENPAR.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582766 ""} { "Info" "ISGN_ENTITY_NAME" "1 EVENPAR " "Found entity 1: EVENPAR" {  } { { "EVENPAR.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/EVENPAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463582766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "evenpar3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file evenpar3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EVENPAR3BIT-ARCH " "Found design unit 1: EVENPAR3BIT-ARCH" {  } { { "EVENPAR3BIT.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/EVENPAR3BIT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582770 ""} { "Info" "ISGN_ENTITY_NAME" "1 EVENPAR3BIT " "Found entity 1: EVENPAR3BIT" {  } { { "EVENPAR3BIT.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/EVENPAR3BIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463582770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "evenpar3bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file evenpar3bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EVENPAR3BIT_tb-tb_arch " "Found design unit 1: EVENPAR3BIT_tb-tb_arch" {  } { { "EVENPAR3BIT_tb.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/EVENPAR3BIT_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582774 ""} { "Info" "ISGN_ENTITY_NAME" "1 EVENPAR3BIT_tb " "Found entity 1: EVENPAR3BIT_tb" {  } { { "EVENPAR3BIT_tb.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/EVENPAR3BIT_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463582774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "evenpar_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file evenpar_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EVENPAR_tb-tb_arch " "Found design unit 1: EVENPAR_tb-tb_arch" {  } { { "EVENPAR_tb.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/EVENPAR_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582778 ""} { "Info" "ISGN_ENTITY_NAME" "1 EVENPAR_tb " "Found entity 1: EVENPAR_tb" {  } { { "EVENPAR_tb.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/EVENPAR_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463582778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hammingcodegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hammingcodegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HammingCodeGenerator-ARCH " "Found design unit 1: HammingCodeGenerator-ARCH" {  } { { "HammingCodeGenerator.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/HammingCodeGenerator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582782 ""} { "Info" "ISGN_ENTITY_NAME" "1 HammingCodeGenerator " "Found entity 1: HammingCodeGenerator" {  } { { "HammingCodeGenerator.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/HammingCodeGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710463582782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463582782 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal HammingCodeGenerator_tb.vhd(11) " "VHDL syntax error at HammingCodeGenerator_tb.vhd(11) near text \"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal" {  } { { "HammingCodeGenerator_tb.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/HammingCodeGenerator_tb.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463582794 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" HammingCodeGenerator_tb.vhd(29) " "VHDL syntax error at HammingCodeGenerator_tb.vhd(29) near text \")\";  expecting \":\", or \",\"" {  } { { "HammingCodeGenerator_tb.vhd" "" { Text "U:/CPE166/Lab 3/Part 2/HammingCodeGenerator_tb.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463582794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hammingcodegenerator_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hammingcodegenerator_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463582794 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710463583050 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 14 17:46:23 2024 " "Processing ended: Thu Mar 14 17:46:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710463583050 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710463583050 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710463583050 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463583050 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710463583801 ""}
