///------------------------------------------------------------------------------
///                                                                              
///  INTEL CONFIDENTIAL                                                          
///                                                                              
///  Copyright 2019 Intel Corporation All Rights Reserved.                 
///                                                                              
///  The source code contained or described herein and all documents related     
///  to the source code ("Material") are owned by Intel Corporation or its    
///  suppliers or licensors. Title to the Material remains with Intel            
///  Corporation or its suppliers and licensors. The Material contains trade     
///  secrets and proprietary and confidential information of Intel or its        
///  suppliers and licensors. The Material is protected by worldwide copyright   
///  and trade secret laws and treaty provisions. No part of the Material may    
///  be used, copied, reproduced, modified, published, uploaded, posted,         
///  transmitted, distributed, or disclosed in any way without Intel's prior     
///  express written permission.                                                 
///                                                                              
///  No license under any patent, copyright, trade secret or other intellectual  
///  property right is granted to or conferred upon you by disclosure or         
///  delivery of the Materials, either expressly, by implication, inducement,    
///  estoppel or otherwise. Any license under such intellectual property rights  
///  must be express and approved by Intel in writing.                           
///                                                                              
///------------------------------------------------------------------------------
///  Auto-generated by ngen. please do not hand edit
///------------------------------------------------------------------------------
// -- Author       : Edward C. Ross <edward.c.ross.com> 
// -- Project Name : MBY 
// -- Description  : IGR memory wrapper netlist. 
// ------------------------------------------------------------------- 

module mby_igr_pbb_gen_mem (
input i_reset, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd0_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd0_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd0_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd0_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd0_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd0_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd0_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd0_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd1_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd1_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd1_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd1_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd1_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd1_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd1_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd1_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd2_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd2_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd2_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd2_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd2_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd2_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd2_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd2_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd3_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd3_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd3_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd3_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd3_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd3_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd3_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_pd3_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd0_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd0_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd0_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd0_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd0_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd0_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd0_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd0_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd1_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd1_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd1_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd1_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd1_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd1_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd1_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd1_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd2_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd2_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd2_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd2_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd2_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd2_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd2_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd2_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd3_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd3_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd3_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd3_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd3_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd3_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd3_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_pd3_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd0_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd0_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd0_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd0_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd0_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd0_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd0_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd0_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd1_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd1_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd1_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd1_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd1_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd1_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd1_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd1_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd2_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd2_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd2_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd2_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd2_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd2_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd2_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd2_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd3_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd3_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd3_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd3_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd3_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd3_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd3_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_pd3_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd0_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd0_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd0_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd0_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd0_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd0_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd0_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd0_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd1_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd1_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd1_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd1_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd1_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd1_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd1_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd1_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd2_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd2_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd2_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd2_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd2_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd2_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd2_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd2_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd3_0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd3_1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd3_2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd3_3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd3_4_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd3_5_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd3_6_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_pd3_7_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_md0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_md1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_md2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb0_md3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_md0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_md1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_md2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb1_md3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_md0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_md1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_md2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb2_md3_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_md0_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_md1_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_md2_if, 
mby_mem_1rw_if.mem  igr_pbb_pb3_md3_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_pd_0_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_pd_1_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_pd_2_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_pd_3_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_pd_4_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_pd_5_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_pd_6_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_pd_7_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_md_0_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_md_1_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_md_2_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_md_3_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_md_4_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_md_5_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_md_6_if, 
mby_mem_1r1w_if.mem igr_pbb_vp_md_7_if, 
//Input List
input                   cclk,                                     
input                   fary_enblfloat_sram,                      
input                   fary_ensleep_sram,                        
input            [5:0]  fary_ffuse_data_misc_rf,                  
input           [19:0]  fary_ffuse_data_misc_sram,                
input         [3743:0]  fary_ffuse_data_red_sram,                 
input            [1:0]  fary_fwen_sram,                           
input                   fary_pwren_b_rf,                          
input                   fary_pwren_b_sram,                        
input                   fary_stm_enable,                          
input                   fary_stm_hilo,                            
input                   fary_wakeup_sram,                         
input                   fdfx_lbist_test_mode,                     
input                   fscan_byprst_b,                           
input                   fscan_mode,                               
input          [143:0]  fscan_ram_awt_mode,                       
input          [143:0]  fscan_ram_awt_ren,                        
input          [143:0]  fscan_ram_awt_wen,                        
input          [143:0]  fscan_ram_bypsel,                         
input                   fscan_ram_init_en,                        
input                   fscan_ram_init_val,                       
input          [143:0]  fscan_ram_odis_b,                         
input                   fscan_ram_rddis_b,                        
input                   fscan_ram_wrdis_b,                        
input                   fscan_rstbypen,                           

//Output List
output                  aary_pwren_b_rf,                          
output                  aary_pwren_b_sram                         
);

logic        igr_pbb_pb0_md0_if;             
logic        igr_pbb_pb0_md1_if;             
logic        igr_pbb_pb0_md2_if;             
logic        igr_pbb_pb0_md3_if;             
logic [72:0] igr_pbb_pb0_md_ram_0_from_mem;  
logic [90:0] igr_pbb_pb0_md_ram_0_to_mem;    
logic [72:0] igr_pbb_pb0_md_ram_1_from_mem;  
logic [90:0] igr_pbb_pb0_md_ram_1_to_mem;    
logic [72:0] igr_pbb_pb0_md_ram_2_from_mem;  
logic [90:0] igr_pbb_pb0_md_ram_2_to_mem;    
logic [72:0] igr_pbb_pb0_md_ram_3_from_mem;  
logic [90:0] igr_pbb_pb0_md_ram_3_to_mem;    
logic        igr_pbb_pb0_pd0_0_if;           
logic        igr_pbb_pb0_pd0_1_if;           
logic        igr_pbb_pb0_pd0_2_if;           
logic        igr_pbb_pb0_pd0_3_if;           
logic        igr_pbb_pb0_pd0_4_if;           
logic        igr_pbb_pb0_pd0_5_if;           
logic        igr_pbb_pb0_pd0_6_if;           
logic        igr_pbb_pb0_pd0_7_if;           
logic [72:0] igr_pbb_pb0_pd0_ram_0_from_mem; 
logic [90:0] igr_pbb_pb0_pd0_ram_0_to_mem;   
logic [72:0] igr_pbb_pb0_pd0_ram_1_from_mem; 
logic [90:0] igr_pbb_pb0_pd0_ram_1_to_mem;   
logic [72:0] igr_pbb_pb0_pd0_ram_2_from_mem; 
logic [90:0] igr_pbb_pb0_pd0_ram_2_to_mem;   
logic [72:0] igr_pbb_pb0_pd0_ram_3_from_mem; 
logic [90:0] igr_pbb_pb0_pd0_ram_3_to_mem;   
logic [72:0] igr_pbb_pb0_pd0_ram_4_from_mem; 
logic [90:0] igr_pbb_pb0_pd0_ram_4_to_mem;   
logic [72:0] igr_pbb_pb0_pd0_ram_5_from_mem; 
logic [90:0] igr_pbb_pb0_pd0_ram_5_to_mem;   
logic [72:0] igr_pbb_pb0_pd0_ram_6_from_mem; 
logic [90:0] igr_pbb_pb0_pd0_ram_6_to_mem;   
logic [72:0] igr_pbb_pb0_pd0_ram_7_from_mem; 
logic [90:0] igr_pbb_pb0_pd0_ram_7_to_mem;   
logic        igr_pbb_pb0_pd1_0_if;           
logic        igr_pbb_pb0_pd1_1_if;           
logic        igr_pbb_pb0_pd1_2_if;           
logic        igr_pbb_pb0_pd1_3_if;           
logic        igr_pbb_pb0_pd1_4_if;           
logic        igr_pbb_pb0_pd1_5_if;           
logic        igr_pbb_pb0_pd1_6_if;           
logic        igr_pbb_pb0_pd1_7_if;           
logic [72:0] igr_pbb_pb0_pd1_ram_0_from_mem; 
logic [90:0] igr_pbb_pb0_pd1_ram_0_to_mem;   
logic [72:0] igr_pbb_pb0_pd1_ram_1_from_mem; 
logic [90:0] igr_pbb_pb0_pd1_ram_1_to_mem;   
logic [72:0] igr_pbb_pb0_pd1_ram_2_from_mem; 
logic [90:0] igr_pbb_pb0_pd1_ram_2_to_mem;   
logic [72:0] igr_pbb_pb0_pd1_ram_3_from_mem; 
logic [90:0] igr_pbb_pb0_pd1_ram_3_to_mem;   
logic [72:0] igr_pbb_pb0_pd1_ram_4_from_mem; 
logic [90:0] igr_pbb_pb0_pd1_ram_4_to_mem;   
logic [72:0] igr_pbb_pb0_pd1_ram_5_from_mem; 
logic [90:0] igr_pbb_pb0_pd1_ram_5_to_mem;   
logic [72:0] igr_pbb_pb0_pd1_ram_6_from_mem; 
logic [90:0] igr_pbb_pb0_pd1_ram_6_to_mem;   
logic [72:0] igr_pbb_pb0_pd1_ram_7_from_mem; 
logic [90:0] igr_pbb_pb0_pd1_ram_7_to_mem;   
logic        igr_pbb_pb0_pd2_0_if;           
logic        igr_pbb_pb0_pd2_1_if;           
logic        igr_pbb_pb0_pd2_2_if;           
logic        igr_pbb_pb0_pd2_3_if;           
logic        igr_pbb_pb0_pd2_4_if;           
logic        igr_pbb_pb0_pd2_5_if;           
logic        igr_pbb_pb0_pd2_6_if;           
logic        igr_pbb_pb0_pd2_7_if;           
logic [72:0] igr_pbb_pb0_pd2_ram_0_from_mem; 
logic [90:0] igr_pbb_pb0_pd2_ram_0_to_mem;   
logic [72:0] igr_pbb_pb0_pd2_ram_1_from_mem; 
logic [90:0] igr_pbb_pb0_pd2_ram_1_to_mem;   
logic [72:0] igr_pbb_pb0_pd2_ram_2_from_mem; 
logic [90:0] igr_pbb_pb0_pd2_ram_2_to_mem;   
logic [72:0] igr_pbb_pb0_pd2_ram_3_from_mem; 
logic [90:0] igr_pbb_pb0_pd2_ram_3_to_mem;   
logic [72:0] igr_pbb_pb0_pd2_ram_4_from_mem; 
logic [90:0] igr_pbb_pb0_pd2_ram_4_to_mem;   
logic [72:0] igr_pbb_pb0_pd2_ram_5_from_mem; 
logic [90:0] igr_pbb_pb0_pd2_ram_5_to_mem;   
logic [72:0] igr_pbb_pb0_pd2_ram_6_from_mem; 
logic [90:0] igr_pbb_pb0_pd2_ram_6_to_mem;   
logic [72:0] igr_pbb_pb0_pd2_ram_7_from_mem; 
logic [90:0] igr_pbb_pb0_pd2_ram_7_to_mem;   
logic        igr_pbb_pb0_pd3_0_if;           
logic        igr_pbb_pb0_pd3_1_if;           
logic        igr_pbb_pb0_pd3_2_if;           
logic        igr_pbb_pb0_pd3_3_if;           
logic        igr_pbb_pb0_pd3_4_if;           
logic        igr_pbb_pb0_pd3_5_if;           
logic        igr_pbb_pb0_pd3_6_if;           
logic        igr_pbb_pb0_pd3_7_if;           
logic [72:0] igr_pbb_pb0_pd3_ram_0_from_mem; 
logic [90:0] igr_pbb_pb0_pd3_ram_0_to_mem;   
logic [72:0] igr_pbb_pb0_pd3_ram_1_from_mem; 
logic [90:0] igr_pbb_pb0_pd3_ram_1_to_mem;   
logic [72:0] igr_pbb_pb0_pd3_ram_2_from_mem; 
logic [90:0] igr_pbb_pb0_pd3_ram_2_to_mem;   
logic [72:0] igr_pbb_pb0_pd3_ram_3_from_mem; 
logic [90:0] igr_pbb_pb0_pd3_ram_3_to_mem;   
logic [72:0] igr_pbb_pb0_pd3_ram_4_from_mem; 
logic [90:0] igr_pbb_pb0_pd3_ram_4_to_mem;   
logic [72:0] igr_pbb_pb0_pd3_ram_5_from_mem; 
logic [90:0] igr_pbb_pb0_pd3_ram_5_to_mem;   
logic [72:0] igr_pbb_pb0_pd3_ram_6_from_mem; 
logic [90:0] igr_pbb_pb0_pd3_ram_6_to_mem;   
logic [72:0] igr_pbb_pb0_pd3_ram_7_from_mem; 
logic [90:0] igr_pbb_pb0_pd3_ram_7_to_mem;   
logic        igr_pbb_pb1_md0_if;             
logic        igr_pbb_pb1_md1_if;             
logic        igr_pbb_pb1_md2_if;             
logic        igr_pbb_pb1_md3_if;             
logic [72:0] igr_pbb_pb1_md_ram_0_from_mem;  
logic [90:0] igr_pbb_pb1_md_ram_0_to_mem;    
logic [72:0] igr_pbb_pb1_md_ram_1_from_mem;  
logic [90:0] igr_pbb_pb1_md_ram_1_to_mem;    
logic [72:0] igr_pbb_pb1_md_ram_2_from_mem;  
logic [90:0] igr_pbb_pb1_md_ram_2_to_mem;    
logic [72:0] igr_pbb_pb1_md_ram_3_from_mem;  
logic [90:0] igr_pbb_pb1_md_ram_3_to_mem;    
logic        igr_pbb_pb1_pd0_0_if;           
logic        igr_pbb_pb1_pd0_1_if;           
logic        igr_pbb_pb1_pd0_2_if;           
logic        igr_pbb_pb1_pd0_3_if;           
logic        igr_pbb_pb1_pd0_4_if;           
logic        igr_pbb_pb1_pd0_5_if;           
logic        igr_pbb_pb1_pd0_6_if;           
logic        igr_pbb_pb1_pd0_7_if;           
logic [72:0] igr_pbb_pb1_pd0_ram_0_from_mem; 
logic [90:0] igr_pbb_pb1_pd0_ram_0_to_mem;   
logic [72:0] igr_pbb_pb1_pd0_ram_1_from_mem; 
logic [90:0] igr_pbb_pb1_pd0_ram_1_to_mem;   
logic [72:0] igr_pbb_pb1_pd0_ram_2_from_mem; 
logic [90:0] igr_pbb_pb1_pd0_ram_2_to_mem;   
logic [72:0] igr_pbb_pb1_pd0_ram_3_from_mem; 
logic [90:0] igr_pbb_pb1_pd0_ram_3_to_mem;   
logic [72:0] igr_pbb_pb1_pd0_ram_4_from_mem; 
logic [90:0] igr_pbb_pb1_pd0_ram_4_to_mem;   
logic [72:0] igr_pbb_pb1_pd0_ram_5_from_mem; 
logic [90:0] igr_pbb_pb1_pd0_ram_5_to_mem;   
logic [72:0] igr_pbb_pb1_pd0_ram_6_from_mem; 
logic [90:0] igr_pbb_pb1_pd0_ram_6_to_mem;   
logic [72:0] igr_pbb_pb1_pd0_ram_7_from_mem; 
logic [90:0] igr_pbb_pb1_pd0_ram_7_to_mem;   
logic        igr_pbb_pb1_pd1_0_if;           
logic        igr_pbb_pb1_pd1_1_if;           
logic        igr_pbb_pb1_pd1_2_if;           
logic        igr_pbb_pb1_pd1_3_if;           
logic        igr_pbb_pb1_pd1_4_if;           
logic        igr_pbb_pb1_pd1_5_if;           
logic        igr_pbb_pb1_pd1_6_if;           
logic        igr_pbb_pb1_pd1_7_if;           
logic [72:0] igr_pbb_pb1_pd1_ram_0_from_mem; 
logic [90:0] igr_pbb_pb1_pd1_ram_0_to_mem;   
logic [72:0] igr_pbb_pb1_pd1_ram_1_from_mem; 
logic [90:0] igr_pbb_pb1_pd1_ram_1_to_mem;   
logic [72:0] igr_pbb_pb1_pd1_ram_2_from_mem; 
logic [90:0] igr_pbb_pb1_pd1_ram_2_to_mem;   
logic [72:0] igr_pbb_pb1_pd1_ram_3_from_mem; 
logic [90:0] igr_pbb_pb1_pd1_ram_3_to_mem;   
logic [72:0] igr_pbb_pb1_pd1_ram_4_from_mem; 
logic [90:0] igr_pbb_pb1_pd1_ram_4_to_mem;   
logic [72:0] igr_pbb_pb1_pd1_ram_5_from_mem; 
logic [90:0] igr_pbb_pb1_pd1_ram_5_to_mem;   
logic [72:0] igr_pbb_pb1_pd1_ram_6_from_mem; 
logic [90:0] igr_pbb_pb1_pd1_ram_6_to_mem;   
logic [72:0] igr_pbb_pb1_pd1_ram_7_from_mem; 
logic [90:0] igr_pbb_pb1_pd1_ram_7_to_mem;   
logic        igr_pbb_pb1_pd2_0_if;           
logic        igr_pbb_pb1_pd2_1_if;           
logic        igr_pbb_pb1_pd2_2_if;           
logic        igr_pbb_pb1_pd2_3_if;           
logic        igr_pbb_pb1_pd2_4_if;           
logic        igr_pbb_pb1_pd2_5_if;           
logic        igr_pbb_pb1_pd2_6_if;           
logic        igr_pbb_pb1_pd2_7_if;           
logic [72:0] igr_pbb_pb1_pd2_ram_0_from_mem; 
logic [90:0] igr_pbb_pb1_pd2_ram_0_to_mem;   
logic [72:0] igr_pbb_pb1_pd2_ram_1_from_mem; 
logic [90:0] igr_pbb_pb1_pd2_ram_1_to_mem;   
logic [72:0] igr_pbb_pb1_pd2_ram_2_from_mem; 
logic [90:0] igr_pbb_pb1_pd2_ram_2_to_mem;   
logic [72:0] igr_pbb_pb1_pd2_ram_3_from_mem; 
logic [90:0] igr_pbb_pb1_pd2_ram_3_to_mem;   
logic [72:0] igr_pbb_pb1_pd2_ram_4_from_mem; 
logic [90:0] igr_pbb_pb1_pd2_ram_4_to_mem;   
logic [72:0] igr_pbb_pb1_pd2_ram_5_from_mem; 
logic [90:0] igr_pbb_pb1_pd2_ram_5_to_mem;   
logic [72:0] igr_pbb_pb1_pd2_ram_6_from_mem; 
logic [90:0] igr_pbb_pb1_pd2_ram_6_to_mem;   
logic [72:0] igr_pbb_pb1_pd2_ram_7_from_mem; 
logic [90:0] igr_pbb_pb1_pd2_ram_7_to_mem;   
logic        igr_pbb_pb1_pd3_0_if;           
logic        igr_pbb_pb1_pd3_1_if;           
logic        igr_pbb_pb1_pd3_2_if;           
logic        igr_pbb_pb1_pd3_3_if;           
logic        igr_pbb_pb1_pd3_4_if;           
logic        igr_pbb_pb1_pd3_5_if;           
logic        igr_pbb_pb1_pd3_6_if;           
logic        igr_pbb_pb1_pd3_7_if;           
logic [72:0] igr_pbb_pb1_pd3_ram_0_from_mem; 
logic [90:0] igr_pbb_pb1_pd3_ram_0_to_mem;   
logic [72:0] igr_pbb_pb1_pd3_ram_1_from_mem; 
logic [90:0] igr_pbb_pb1_pd3_ram_1_to_mem;   
logic [72:0] igr_pbb_pb1_pd3_ram_2_from_mem; 
logic [90:0] igr_pbb_pb1_pd3_ram_2_to_mem;   
logic [72:0] igr_pbb_pb1_pd3_ram_3_from_mem; 
logic [90:0] igr_pbb_pb1_pd3_ram_3_to_mem;   
logic [72:0] igr_pbb_pb1_pd3_ram_4_from_mem; 
logic [90:0] igr_pbb_pb1_pd3_ram_4_to_mem;   
logic [72:0] igr_pbb_pb1_pd3_ram_5_from_mem; 
logic [90:0] igr_pbb_pb1_pd3_ram_5_to_mem;   
logic [72:0] igr_pbb_pb1_pd3_ram_6_from_mem; 
logic [90:0] igr_pbb_pb1_pd3_ram_6_to_mem;   
logic [72:0] igr_pbb_pb1_pd3_ram_7_from_mem; 
logic [90:0] igr_pbb_pb1_pd3_ram_7_to_mem;   
logic        igr_pbb_pb2_md0_if;             
logic        igr_pbb_pb2_md1_if;             
logic        igr_pbb_pb2_md2_if;             
logic        igr_pbb_pb2_md3_if;             
logic [72:0] igr_pbb_pb2_md_ram_0_from_mem;  
logic [90:0] igr_pbb_pb2_md_ram_0_to_mem;    
logic [72:0] igr_pbb_pb2_md_ram_1_from_mem;  
logic [90:0] igr_pbb_pb2_md_ram_1_to_mem;    
logic [72:0] igr_pbb_pb2_md_ram_2_from_mem;  
logic [90:0] igr_pbb_pb2_md_ram_2_to_mem;    
logic [72:0] igr_pbb_pb2_md_ram_3_from_mem;  
logic [90:0] igr_pbb_pb2_md_ram_3_to_mem;    
logic        igr_pbb_pb2_pd0_0_if;           
logic        igr_pbb_pb2_pd0_1_if;           
logic        igr_pbb_pb2_pd0_2_if;           
logic        igr_pbb_pb2_pd0_3_if;           
logic        igr_pbb_pb2_pd0_4_if;           
logic        igr_pbb_pb2_pd0_5_if;           
logic        igr_pbb_pb2_pd0_6_if;           
logic        igr_pbb_pb2_pd0_7_if;           
logic [72:0] igr_pbb_pb2_pd0_ram_0_from_mem; 
logic [90:0] igr_pbb_pb2_pd0_ram_0_to_mem;   
logic [72:0] igr_pbb_pb2_pd0_ram_1_from_mem; 
logic [90:0] igr_pbb_pb2_pd0_ram_1_to_mem;   
logic [72:0] igr_pbb_pb2_pd0_ram_2_from_mem; 
logic [90:0] igr_pbb_pb2_pd0_ram_2_to_mem;   
logic [72:0] igr_pbb_pb2_pd0_ram_3_from_mem; 
logic [90:0] igr_pbb_pb2_pd0_ram_3_to_mem;   
logic [72:0] igr_pbb_pb2_pd0_ram_4_from_mem; 
logic [90:0] igr_pbb_pb2_pd0_ram_4_to_mem;   
logic [72:0] igr_pbb_pb2_pd0_ram_5_from_mem; 
logic [90:0] igr_pbb_pb2_pd0_ram_5_to_mem;   
logic [72:0] igr_pbb_pb2_pd0_ram_6_from_mem; 
logic [90:0] igr_pbb_pb2_pd0_ram_6_to_mem;   
logic [72:0] igr_pbb_pb2_pd0_ram_7_from_mem; 
logic [90:0] igr_pbb_pb2_pd0_ram_7_to_mem;   
logic        igr_pbb_pb2_pd1_0_if;           
logic        igr_pbb_pb2_pd1_1_if;           
logic        igr_pbb_pb2_pd1_2_if;           
logic        igr_pbb_pb2_pd1_3_if;           
logic        igr_pbb_pb2_pd1_4_if;           
logic        igr_pbb_pb2_pd1_5_if;           
logic        igr_pbb_pb2_pd1_6_if;           
logic        igr_pbb_pb2_pd1_7_if;           
logic [72:0] igr_pbb_pb2_pd1_ram_0_from_mem; 
logic [90:0] igr_pbb_pb2_pd1_ram_0_to_mem;   
logic [72:0] igr_pbb_pb2_pd1_ram_1_from_mem; 
logic [90:0] igr_pbb_pb2_pd1_ram_1_to_mem;   
logic [72:0] igr_pbb_pb2_pd1_ram_2_from_mem; 
logic [90:0] igr_pbb_pb2_pd1_ram_2_to_mem;   
logic [72:0] igr_pbb_pb2_pd1_ram_3_from_mem; 
logic [90:0] igr_pbb_pb2_pd1_ram_3_to_mem;   
logic [72:0] igr_pbb_pb2_pd1_ram_4_from_mem; 
logic [90:0] igr_pbb_pb2_pd1_ram_4_to_mem;   
logic [72:0] igr_pbb_pb2_pd1_ram_5_from_mem; 
logic [90:0] igr_pbb_pb2_pd1_ram_5_to_mem;   
logic [72:0] igr_pbb_pb2_pd1_ram_6_from_mem; 
logic [90:0] igr_pbb_pb2_pd1_ram_6_to_mem;   
logic [72:0] igr_pbb_pb2_pd1_ram_7_from_mem; 
logic [90:0] igr_pbb_pb2_pd1_ram_7_to_mem;   
logic        igr_pbb_pb2_pd2_0_if;           
logic        igr_pbb_pb2_pd2_1_if;           
logic        igr_pbb_pb2_pd2_2_if;           
logic        igr_pbb_pb2_pd2_3_if;           
logic        igr_pbb_pb2_pd2_4_if;           
logic        igr_pbb_pb2_pd2_5_if;           
logic        igr_pbb_pb2_pd2_6_if;           
logic        igr_pbb_pb2_pd2_7_if;           
logic [72:0] igr_pbb_pb2_pd2_ram_0_from_mem; 
logic [90:0] igr_pbb_pb2_pd2_ram_0_to_mem;   
logic [72:0] igr_pbb_pb2_pd2_ram_1_from_mem; 
logic [90:0] igr_pbb_pb2_pd2_ram_1_to_mem;   
logic [72:0] igr_pbb_pb2_pd2_ram_2_from_mem; 
logic [90:0] igr_pbb_pb2_pd2_ram_2_to_mem;   
logic [72:0] igr_pbb_pb2_pd2_ram_3_from_mem; 
logic [90:0] igr_pbb_pb2_pd2_ram_3_to_mem;   
logic [72:0] igr_pbb_pb2_pd2_ram_4_from_mem; 
logic [90:0] igr_pbb_pb2_pd2_ram_4_to_mem;   
logic [72:0] igr_pbb_pb2_pd2_ram_5_from_mem; 
logic [90:0] igr_pbb_pb2_pd2_ram_5_to_mem;   
logic [72:0] igr_pbb_pb2_pd2_ram_6_from_mem; 
logic [90:0] igr_pbb_pb2_pd2_ram_6_to_mem;   
logic [72:0] igr_pbb_pb2_pd2_ram_7_from_mem; 
logic [90:0] igr_pbb_pb2_pd2_ram_7_to_mem;   
logic        igr_pbb_pb2_pd3_0_if;           
logic        igr_pbb_pb2_pd3_1_if;           
logic        igr_pbb_pb2_pd3_2_if;           
logic        igr_pbb_pb2_pd3_3_if;           
logic        igr_pbb_pb2_pd3_4_if;           
logic        igr_pbb_pb2_pd3_5_if;           
logic        igr_pbb_pb2_pd3_6_if;           
logic        igr_pbb_pb2_pd3_7_if;           
logic [72:0] igr_pbb_pb2_pd3_ram_0_from_mem; 
logic [90:0] igr_pbb_pb2_pd3_ram_0_to_mem;   
logic [72:0] igr_pbb_pb2_pd3_ram_1_from_mem; 
logic [90:0] igr_pbb_pb2_pd3_ram_1_to_mem;   
logic [72:0] igr_pbb_pb2_pd3_ram_2_from_mem; 
logic [90:0] igr_pbb_pb2_pd3_ram_2_to_mem;   
logic [72:0] igr_pbb_pb2_pd3_ram_3_from_mem; 
logic [90:0] igr_pbb_pb2_pd3_ram_3_to_mem;   
logic [72:0] igr_pbb_pb2_pd3_ram_4_from_mem; 
logic [90:0] igr_pbb_pb2_pd3_ram_4_to_mem;   
logic [72:0] igr_pbb_pb2_pd3_ram_5_from_mem; 
logic [90:0] igr_pbb_pb2_pd3_ram_5_to_mem;   
logic [72:0] igr_pbb_pb2_pd3_ram_6_from_mem; 
logic [90:0] igr_pbb_pb2_pd3_ram_6_to_mem;   
logic [72:0] igr_pbb_pb2_pd3_ram_7_from_mem; 
logic [90:0] igr_pbb_pb2_pd3_ram_7_to_mem;   
logic        igr_pbb_pb3_md0_if;             
logic        igr_pbb_pb3_md1_if;             
logic        igr_pbb_pb3_md2_if;             
logic        igr_pbb_pb3_md3_if;             
logic [72:0] igr_pbb_pb3_md_ram_0_from_mem;  
logic [90:0] igr_pbb_pb3_md_ram_0_to_mem;    
logic [72:0] igr_pbb_pb3_md_ram_1_from_mem;  
logic [90:0] igr_pbb_pb3_md_ram_1_to_mem;    
logic [72:0] igr_pbb_pb3_md_ram_2_from_mem;  
logic [90:0] igr_pbb_pb3_md_ram_2_to_mem;    
logic [72:0] igr_pbb_pb3_md_ram_3_from_mem;  
logic [90:0] igr_pbb_pb3_md_ram_3_to_mem;    
logic        igr_pbb_pb3_pd0_0_if;           
logic        igr_pbb_pb3_pd0_1_if;           
logic        igr_pbb_pb3_pd0_2_if;           
logic        igr_pbb_pb3_pd0_3_if;           
logic        igr_pbb_pb3_pd0_4_if;           
logic        igr_pbb_pb3_pd0_5_if;           
logic        igr_pbb_pb3_pd0_6_if;           
logic        igr_pbb_pb3_pd0_7_if;           
logic [72:0] igr_pbb_pb3_pd0_ram_0_from_mem; 
logic [90:0] igr_pbb_pb3_pd0_ram_0_to_mem;   
logic [72:0] igr_pbb_pb3_pd0_ram_1_from_mem; 
logic [90:0] igr_pbb_pb3_pd0_ram_1_to_mem;   
logic [72:0] igr_pbb_pb3_pd0_ram_2_from_mem; 
logic [90:0] igr_pbb_pb3_pd0_ram_2_to_mem;   
logic [72:0] igr_pbb_pb3_pd0_ram_3_from_mem; 
logic [90:0] igr_pbb_pb3_pd0_ram_3_to_mem;   
logic [72:0] igr_pbb_pb3_pd0_ram_4_from_mem; 
logic [90:0] igr_pbb_pb3_pd0_ram_4_to_mem;   
logic [72:0] igr_pbb_pb3_pd0_ram_5_from_mem; 
logic [90:0] igr_pbb_pb3_pd0_ram_5_to_mem;   
logic [72:0] igr_pbb_pb3_pd0_ram_6_from_mem; 
logic [90:0] igr_pbb_pb3_pd0_ram_6_to_mem;   
logic [72:0] igr_pbb_pb3_pd0_ram_7_from_mem; 
logic [90:0] igr_pbb_pb3_pd0_ram_7_to_mem;   
logic        igr_pbb_pb3_pd1_0_if;           
logic        igr_pbb_pb3_pd1_1_if;           
logic        igr_pbb_pb3_pd1_2_if;           
logic        igr_pbb_pb3_pd1_3_if;           
logic        igr_pbb_pb3_pd1_4_if;           
logic        igr_pbb_pb3_pd1_5_if;           
logic        igr_pbb_pb3_pd1_6_if;           
logic        igr_pbb_pb3_pd1_7_if;           
logic [72:0] igr_pbb_pb3_pd1_ram_0_from_mem; 
logic [90:0] igr_pbb_pb3_pd1_ram_0_to_mem;   
logic [72:0] igr_pbb_pb3_pd1_ram_1_from_mem; 
logic [90:0] igr_pbb_pb3_pd1_ram_1_to_mem;   
logic [72:0] igr_pbb_pb3_pd1_ram_2_from_mem; 
logic [90:0] igr_pbb_pb3_pd1_ram_2_to_mem;   
logic [72:0] igr_pbb_pb3_pd1_ram_3_from_mem; 
logic [90:0] igr_pbb_pb3_pd1_ram_3_to_mem;   
logic [72:0] igr_pbb_pb3_pd1_ram_4_from_mem; 
logic [90:0] igr_pbb_pb3_pd1_ram_4_to_mem;   
logic [72:0] igr_pbb_pb3_pd1_ram_5_from_mem; 
logic [90:0] igr_pbb_pb3_pd1_ram_5_to_mem;   
logic [72:0] igr_pbb_pb3_pd1_ram_6_from_mem; 
logic [90:0] igr_pbb_pb3_pd1_ram_6_to_mem;   
logic [72:0] igr_pbb_pb3_pd1_ram_7_from_mem; 
logic [90:0] igr_pbb_pb3_pd1_ram_7_to_mem;   
logic        igr_pbb_pb3_pd2_0_if;           
logic        igr_pbb_pb3_pd2_1_if;           
logic        igr_pbb_pb3_pd2_2_if;           
logic        igr_pbb_pb3_pd2_3_if;           
logic        igr_pbb_pb3_pd2_4_if;           
logic        igr_pbb_pb3_pd2_5_if;           
logic        igr_pbb_pb3_pd2_6_if;           
logic        igr_pbb_pb3_pd2_7_if;           
logic [72:0] igr_pbb_pb3_pd2_ram_0_from_mem; 
logic [90:0] igr_pbb_pb3_pd2_ram_0_to_mem;   
logic [72:0] igr_pbb_pb3_pd2_ram_1_from_mem; 
logic [90:0] igr_pbb_pb3_pd2_ram_1_to_mem;   
logic [72:0] igr_pbb_pb3_pd2_ram_2_from_mem; 
logic [90:0] igr_pbb_pb3_pd2_ram_2_to_mem;   
logic [72:0] igr_pbb_pb3_pd2_ram_3_from_mem; 
logic [90:0] igr_pbb_pb3_pd2_ram_3_to_mem;   
logic [72:0] igr_pbb_pb3_pd2_ram_4_from_mem; 
logic [90:0] igr_pbb_pb3_pd2_ram_4_to_mem;   
logic [72:0] igr_pbb_pb3_pd2_ram_5_from_mem; 
logic [90:0] igr_pbb_pb3_pd2_ram_5_to_mem;   
logic [72:0] igr_pbb_pb3_pd2_ram_6_from_mem; 
logic [90:0] igr_pbb_pb3_pd2_ram_6_to_mem;   
logic [72:0] igr_pbb_pb3_pd2_ram_7_from_mem; 
logic [90:0] igr_pbb_pb3_pd2_ram_7_to_mem;   
logic        igr_pbb_pb3_pd3_0_if;           
logic        igr_pbb_pb3_pd3_1_if;           
logic        igr_pbb_pb3_pd3_2_if;           
logic        igr_pbb_pb3_pd3_3_if;           
logic        igr_pbb_pb3_pd3_4_if;           
logic        igr_pbb_pb3_pd3_5_if;           
logic        igr_pbb_pb3_pd3_6_if;           
logic        igr_pbb_pb3_pd3_7_if;           
logic [72:0] igr_pbb_pb3_pd3_ram_0_from_mem; 
logic [90:0] igr_pbb_pb3_pd3_ram_0_to_mem;   
logic [72:0] igr_pbb_pb3_pd3_ram_1_from_mem; 
logic [90:0] igr_pbb_pb3_pd3_ram_1_to_mem;   
logic [72:0] igr_pbb_pb3_pd3_ram_2_from_mem; 
logic [90:0] igr_pbb_pb3_pd3_ram_2_to_mem;   
logic [72:0] igr_pbb_pb3_pd3_ram_3_from_mem; 
logic [90:0] igr_pbb_pb3_pd3_ram_3_to_mem;   
logic [72:0] igr_pbb_pb3_pd3_ram_4_from_mem; 
logic [90:0] igr_pbb_pb3_pd3_ram_4_to_mem;   
logic [72:0] igr_pbb_pb3_pd3_ram_5_from_mem; 
logic [90:0] igr_pbb_pb3_pd3_ram_5_to_mem;   
logic [72:0] igr_pbb_pb3_pd3_ram_6_from_mem; 
logic [90:0] igr_pbb_pb3_pd3_ram_6_to_mem;   
logic [72:0] igr_pbb_pb3_pd3_ram_7_from_mem; 
logic [90:0] igr_pbb_pb3_pd3_ram_7_to_mem;   
logic [72:0] igr_pbb_vp_d_rf_0_from_mem;     
logic [97:0] igr_pbb_vp_d_rf_0_to_mem;       
logic [72:0] igr_pbb_vp_d_rf_1_from_mem;     
logic [97:0] igr_pbb_vp_d_rf_1_to_mem;       
logic [72:0] igr_pbb_vp_d_rf_2_from_mem;     
logic [97:0] igr_pbb_vp_d_rf_2_to_mem;       
logic [72:0] igr_pbb_vp_d_rf_3_from_mem;     
logic [97:0] igr_pbb_vp_d_rf_3_to_mem;       
logic [72:0] igr_pbb_vp_d_rf_4_from_mem;     
logic [97:0] igr_pbb_vp_d_rf_4_to_mem;       
logic [72:0] igr_pbb_vp_d_rf_5_from_mem;     
logic [97:0] igr_pbb_vp_d_rf_5_to_mem;       
logic [72:0] igr_pbb_vp_d_rf_6_from_mem;     
logic [97:0] igr_pbb_vp_d_rf_6_to_mem;       
logic [72:0] igr_pbb_vp_d_rf_7_from_mem;     
logic [97:0] igr_pbb_vp_d_rf_7_to_mem;       
logic        igr_pbb_vp_md_0_if;             
logic        igr_pbb_vp_md_1_if;             
logic        igr_pbb_vp_md_2_if;             
logic        igr_pbb_vp_md_3_if;             
logic        igr_pbb_vp_md_4_if;             
logic        igr_pbb_vp_md_5_if;             
logic        igr_pbb_vp_md_6_if;             
logic        igr_pbb_vp_md_7_if;             
logic [72:0] igr_pbb_vp_md_rf_0_from_mem;    
logic [85:0] igr_pbb_vp_md_rf_0_to_mem;      
logic [72:0] igr_pbb_vp_md_rf_1_from_mem;    
logic [85:0] igr_pbb_vp_md_rf_1_to_mem;      
logic [72:0] igr_pbb_vp_md_rf_2_from_mem;    
logic [85:0] igr_pbb_vp_md_rf_2_to_mem;      
logic [72:0] igr_pbb_vp_md_rf_3_from_mem;    
logic [85:0] igr_pbb_vp_md_rf_3_to_mem;      
logic [72:0] igr_pbb_vp_md_rf_4_from_mem;    
logic [85:0] igr_pbb_vp_md_rf_4_to_mem;      
logic [72:0] igr_pbb_vp_md_rf_5_from_mem;    
logic [85:0] igr_pbb_vp_md_rf_5_to_mem;      
logic [72:0] igr_pbb_vp_md_rf_6_from_mem;    
logic [85:0] igr_pbb_vp_md_rf_6_to_mem;      
logic [72:0] igr_pbb_vp_md_rf_7_from_mem;    
logic [85:0] igr_pbb_vp_md_rf_7_to_mem;      
logic        igr_pbb_vp_pd_0_if;             
logic        igr_pbb_vp_pd_1_if;             
logic        igr_pbb_vp_pd_2_if;             
logic        igr_pbb_vp_pd_3_if;             
logic        igr_pbb_vp_pd_4_if;             
logic        igr_pbb_vp_pd_5_if;             
logic        igr_pbb_vp_pd_6_if;             
logic        igr_pbb_vp_pd_7_if;             
logic reset_n; 
assign reset_n = ~i_reset;


// module igr_pbb_shells_wrapper    from igr_pbb_shells_wrapper using igr_shells_wrapper.map 
igr_pbb_shells_wrapper    igr_pbb_shells_wrapper(
/* input  logic  [72:0] */ .igr_pbb_pb2_pd2_ram_7_from_mem (igr_pbb_pb2_pd2_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd3_ram_0_from_mem (igr_pbb_pb2_pd3_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd3_ram_1_from_mem (igr_pbb_pb2_pd3_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd3_ram_2_from_mem (igr_pbb_pb2_pd3_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd3_ram_3_from_mem (igr_pbb_pb2_pd3_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd3_ram_4_from_mem (igr_pbb_pb2_pd3_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd3_ram_5_from_mem (igr_pbb_pb2_pd3_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd3_ram_6_from_mem (igr_pbb_pb2_pd3_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd3_ram_7_from_mem (igr_pbb_pb2_pd3_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_md_ram_0_from_mem  (igr_pbb_pb3_md_ram_0_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb3_md_ram_1_from_mem  (igr_pbb_pb3_md_ram_1_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb3_md_ram_2_from_mem  (igr_pbb_pb3_md_ram_2_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb3_md_ram_3_from_mem  (igr_pbb_pb3_md_ram_3_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb3_pd0_ram_0_from_mem (igr_pbb_pb3_pd0_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd0_ram_1_from_mem (igr_pbb_pb3_pd0_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd0_ram_2_from_mem (igr_pbb_pb3_pd0_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd0_ram_3_from_mem (igr_pbb_pb3_pd0_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd0_ram_4_from_mem (igr_pbb_pb3_pd0_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd0_ram_5_from_mem (igr_pbb_pb3_pd0_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd0_ram_6_from_mem (igr_pbb_pb3_pd0_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd0_ram_7_from_mem (igr_pbb_pb3_pd0_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd1_ram_0_from_mem (igr_pbb_pb3_pd1_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd1_ram_1_from_mem (igr_pbb_pb3_pd1_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd1_ram_2_from_mem (igr_pbb_pb3_pd1_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd1_ram_3_from_mem (igr_pbb_pb3_pd1_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd1_ram_4_from_mem (igr_pbb_pb3_pd1_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd1_ram_5_from_mem (igr_pbb_pb3_pd1_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd1_ram_6_from_mem (igr_pbb_pb3_pd1_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd1_ram_7_from_mem (igr_pbb_pb3_pd1_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd2_ram_0_from_mem (igr_pbb_pb3_pd2_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd2_ram_1_from_mem (igr_pbb_pb3_pd2_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd2_ram_2_from_mem (igr_pbb_pb3_pd2_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd2_ram_3_from_mem (igr_pbb_pb3_pd2_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd2_ram_4_from_mem (igr_pbb_pb3_pd2_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd2_ram_5_from_mem (igr_pbb_pb3_pd2_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd3_ram_1_from_mem (igr_pbb_pb3_pd3_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd3_ram_2_from_mem (igr_pbb_pb3_pd3_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd3_ram_3_from_mem (igr_pbb_pb3_pd3_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd3_ram_4_from_mem (igr_pbb_pb3_pd3_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd3_ram_5_from_mem (igr_pbb_pb3_pd3_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd3_ram_6_from_mem (igr_pbb_pb3_pd3_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd3_ram_7_from_mem (igr_pbb_pb3_pd3_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_vp_d_rf_0_from_mem     (igr_pbb_vp_d_rf_0_from_mem),               
/* input  logic  [72:0] */ .igr_pbb_vp_d_rf_1_from_mem     (igr_pbb_vp_d_rf_1_from_mem),               
/* input  logic  [72:0] */ .igr_pbb_vp_d_rf_2_from_mem     (igr_pbb_vp_d_rf_2_from_mem),               
/* input  logic  [72:0] */ .igr_pbb_vp_d_rf_3_from_mem     (igr_pbb_vp_d_rf_3_from_mem),               
/* input  logic  [72:0] */ .igr_pbb_vp_d_rf_4_from_mem     (igr_pbb_vp_d_rf_4_from_mem),               
/* input  logic  [72:0] */ .igr_pbb_vp_d_rf_5_from_mem     (igr_pbb_vp_d_rf_5_from_mem),               
/* input  logic  [72:0] */ .igr_pbb_vp_d_rf_6_from_mem     (igr_pbb_vp_d_rf_6_from_mem),               
/* input  logic  [72:0] */ .igr_pbb_vp_d_rf_7_from_mem     (igr_pbb_vp_d_rf_7_from_mem),               
/* input  logic  [72:0] */ .igr_pbb_vp_md_rf_0_from_mem    (igr_pbb_vp_md_rf_0_from_mem),              
/* input  logic  [72:0] */ .igr_pbb_vp_md_rf_1_from_mem    (igr_pbb_vp_md_rf_1_from_mem),              
/* input  logic  [72:0] */ .igr_pbb_vp_md_rf_2_from_mem    (igr_pbb_vp_md_rf_2_from_mem),              
/* input  logic  [72:0] */ .igr_pbb_vp_md_rf_3_from_mem    (igr_pbb_vp_md_rf_3_from_mem),              
/* input  logic  [72:0] */ .igr_pbb_vp_md_rf_4_from_mem    (igr_pbb_vp_md_rf_4_from_mem),              
/* input  logic  [72:0] */ .igr_pbb_vp_md_rf_5_from_mem    (igr_pbb_vp_md_rf_5_from_mem),              
/* input  logic  [72:0] */ .igr_pbb_vp_md_rf_6_from_mem    (igr_pbb_vp_md_rf_6_from_mem),              
/* input  logic  [72:0] */ .igr_pbb_vp_md_rf_7_from_mem    (igr_pbb_vp_md_rf_7_from_mem),              
/* Interface .adr       */ .pb0_md_ram_0_adr               (igr_pbb_pb0_md0_if.adr[0]),                
/* input  logic         */ .pb0_md_ram_0_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb0_md_ram_0_rd_en             (igr_pbb_pb0_md0_if.rd_en[0]),              
/* Interface .wr_data   */ .pb0_md_ram_0_wr_data           (igr_pbb_pb0_md0_if.wr_data[0]),            
/* Interface .wr_en     */ .pb0_md_ram_0_wr_en             (igr_pbb_pb0_md0_if.wr_en[0]),              
/* Interface .adr       */ .pb0_md_ram_1_adr               (igr_pbb_pb0_md1_if.adr[0]),                
/* input  logic         */ .pb0_md_ram_1_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb0_md_ram_1_rd_en             (igr_pbb_pb0_md1_if.rd_en[0]),              
/* Interface .wr_data   */ .pb0_md_ram_1_wr_data           (igr_pbb_pb0_md1_if.wr_data[0]),            
/* Interface .wr_en     */ .pb0_md_ram_1_wr_en             (igr_pbb_pb0_md1_if.wr_en[0]),              
/* Interface .adr       */ .pb0_md_ram_2_adr               (igr_pbb_pb0_md2_if.adr[0]),                
/* input  logic         */ .pb0_md_ram_2_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb0_md_ram_2_rd_en             (igr_pbb_pb0_md2_if.rd_en[0]),              
/* Interface .wr_data   */ .pb0_md_ram_2_wr_data           (igr_pbb_pb0_md2_if.wr_data[0]),            
/* Interface .wr_en     */ .pb0_md_ram_2_wr_en             (igr_pbb_pb0_md2_if.wr_en[0]),              
/* Interface .adr       */ .pb0_md_ram_3_adr               (igr_pbb_pb0_md3_if.adr[0]),                
/* input  logic         */ .pb0_md_ram_3_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb0_md_ram_3_rd_en             (igr_pbb_pb0_md3_if.rd_en[0]),              
/* Interface .wr_data   */ .pb0_md_ram_3_wr_data           (igr_pbb_pb0_md3_if.wr_data[0]),            
/* Interface .wr_en     */ .pb0_md_ram_3_wr_en             (igr_pbb_pb0_md3_if.wr_en[0]),              
/* Interface .adr       */ .pb0_pd0_ram_0_adr              (igr_pbb_pb0_pd0_0_if.adr[0]),              
/* input  logic         */ .pb0_pd0_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd0_ram_0_rd_en            (igr_pbb_pb0_pd0_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd0_ram_0_wr_data          (igr_pbb_pb0_pd0_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd0_ram_0_wr_en            (igr_pbb_pb0_pd0_0_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd0_ram_1_adr              (igr_pbb_pb0_pd0_1_if.adr[0]),              
/* input  logic         */ .pb0_pd0_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .wr_data   */ .pb2_pd3_ram_7_wr_data          (igr_pbb_pb2_pd3_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd3_ram_7_wr_en            (igr_pbb_pb2_pd3_7_if.wr_en[0]),            
/* Interface .adr       */ .pb3_md_ram_0_adr               (igr_pbb_pb3_md0_if.adr[0]),                
/* input  logic         */ .pb3_md_ram_0_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd0_ram_1_rd_en            (igr_pbb_pb0_pd0_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd0_ram_1_wr_data          (igr_pbb_pb0_pd0_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd0_ram_1_wr_en            (igr_pbb_pb0_pd0_1_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd0_ram_2_adr              (igr_pbb_pb0_pd0_2_if.adr[0]),              
/* Interface .rd_en     */ .pb3_md_ram_0_rd_en             (igr_pbb_pb3_md0_if.rd_en[0]),              
/* Interface .wr_data   */ .pb3_md_ram_0_wr_data           (igr_pbb_pb3_md0_if.wr_data[0]),            
/* Interface .wr_en     */ .pb3_md_ram_0_wr_en             (igr_pbb_pb3_md0_if.wr_en[0]),              
/* Interface .adr       */ .pb3_md_ram_1_adr               (igr_pbb_pb3_md1_if.adr[0]),                
/* Interface .adr       */ .pb0_pd0_ram_3_adr              (igr_pbb_pb0_pd0_3_if.adr[0]),              
/* input  logic         */ .pb0_pd0_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd0_ram_3_rd_en            (igr_pbb_pb0_pd0_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd0_ram_3_wr_data          (igr_pbb_pb0_pd0_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd0_ram_3_wr_en            (igr_pbb_pb0_pd0_3_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd0_ram_4_adr              (igr_pbb_pb0_pd0_4_if.adr[0]),              
/* input  logic         */ .pb0_pd0_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd0_ram_4_rd_en            (igr_pbb_pb0_pd0_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd0_ram_4_wr_data          (igr_pbb_pb0_pd0_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd0_ram_4_wr_en            (igr_pbb_pb0_pd0_4_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd0_ram_5_adr              (igr_pbb_pb0_pd0_5_if.adr[0]),              
/* input  logic         */ .pb0_pd0_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd0_ram_5_rd_en            (igr_pbb_pb0_pd0_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd0_ram_5_wr_data          (igr_pbb_pb0_pd0_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd0_ram_5_wr_en            (igr_pbb_pb0_pd0_5_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd0_ram_6_adr              (igr_pbb_pb0_pd0_6_if.adr[0]),              
/* input  logic         */ .pb0_pd0_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd0_ram_6_rd_en            (igr_pbb_pb0_pd0_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd0_ram_6_wr_data          (igr_pbb_pb0_pd0_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd0_ram_6_wr_en            (igr_pbb_pb0_pd0_6_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd0_ram_7_adr              (igr_pbb_pb0_pd0_7_if.adr[0]),              
/* input  logic         */ .pb0_pd0_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd0_ram_7_rd_en            (igr_pbb_pb0_pd0_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd0_ram_7_wr_data          (igr_pbb_pb0_pd0_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd0_ram_7_wr_en            (igr_pbb_pb0_pd0_7_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd1_ram_0_adr              (igr_pbb_pb0_pd1_0_if.adr[0]),              
/* input  logic         */ .pb0_pd1_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd1_ram_0_rd_en            (igr_pbb_pb0_pd1_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd1_ram_0_wr_data          (igr_pbb_pb0_pd1_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd1_ram_0_wr_en            (igr_pbb_pb0_pd1_0_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd1_ram_1_adr              (igr_pbb_pb0_pd1_1_if.adr[0]),              
/* input  logic         */ .pb0_pd1_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd1_ram_1_rd_en            (igr_pbb_pb0_pd1_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd1_ram_1_wr_data          (igr_pbb_pb0_pd1_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd1_ram_1_wr_en            (igr_pbb_pb0_pd1_1_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd1_ram_2_adr              (igr_pbb_pb0_pd1_2_if.adr[0]),              
/* input  logic         */ .pb0_pd1_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd1_ram_2_rd_en            (igr_pbb_pb0_pd1_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd1_ram_2_wr_data          (igr_pbb_pb0_pd1_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd1_ram_2_wr_en            (igr_pbb_pb0_pd1_2_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd1_ram_3_adr              (igr_pbb_pb0_pd1_3_if.adr[0]),              
/* input  logic         */ .pb0_pd1_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd1_ram_3_rd_en            (igr_pbb_pb0_pd1_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd1_ram_3_wr_data          (igr_pbb_pb0_pd1_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd1_ram_3_wr_en            (igr_pbb_pb0_pd1_3_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd1_ram_4_adr              (igr_pbb_pb0_pd1_4_if.adr[0]),              
/* input  logic         */ .pb0_pd1_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd1_ram_4_rd_en            (igr_pbb_pb0_pd1_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd1_ram_4_wr_data          (igr_pbb_pb0_pd1_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd1_ram_4_wr_en            (igr_pbb_pb0_pd1_4_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd1_ram_5_adr              (igr_pbb_pb0_pd1_5_if.adr[0]),              
/* input  logic         */ .pb0_pd1_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd1_ram_5_rd_en            (igr_pbb_pb0_pd1_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd1_ram_5_wr_data          (igr_pbb_pb0_pd1_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd1_ram_5_wr_en            (igr_pbb_pb0_pd1_5_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd1_ram_6_adr              (igr_pbb_pb0_pd1_6_if.adr[0]),              
/* input  logic         */ .pb0_pd1_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd1_ram_6_rd_en            (igr_pbb_pb0_pd1_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd1_ram_6_wr_data          (igr_pbb_pb0_pd1_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd1_ram_6_wr_en            (igr_pbb_pb0_pd1_6_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd1_ram_7_adr              (igr_pbb_pb0_pd1_7_if.adr[0]),              
/* input  logic         */ .pb0_pd1_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd1_ram_7_rd_en            (igr_pbb_pb0_pd1_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd1_ram_7_wr_data          (igr_pbb_pb0_pd1_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd1_ram_7_wr_en            (igr_pbb_pb0_pd1_7_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd2_ram_0_adr              (igr_pbb_pb0_pd2_0_if.adr[0]),              
/* input  logic         */ .pb0_pd2_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd2_ram_0_rd_en            (igr_pbb_pb0_pd2_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd2_ram_0_wr_data          (igr_pbb_pb0_pd2_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd2_ram_0_wr_en            (igr_pbb_pb0_pd2_0_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd2_ram_1_adr              (igr_pbb_pb0_pd2_1_if.adr[0]),              
/* input  logic         */ .pb0_pd2_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd2_ram_1_rd_en            (igr_pbb_pb0_pd2_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd2_ram_1_wr_data          (igr_pbb_pb0_pd2_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd2_ram_1_wr_en            (igr_pbb_pb0_pd2_1_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd2_ram_2_adr              (igr_pbb_pb0_pd2_2_if.adr[0]),              
/* input  logic         */ .pb0_pd2_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd2_ram_2_rd_en            (igr_pbb_pb0_pd2_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd2_ram_2_wr_data          (igr_pbb_pb0_pd2_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd2_ram_2_wr_en            (igr_pbb_pb0_pd2_2_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd2_ram_3_adr              (igr_pbb_pb0_pd2_3_if.adr[0]),              
/* input  logic         */ .pb0_pd2_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd2_ram_3_rd_en            (igr_pbb_pb0_pd2_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd2_ram_3_wr_data          (igr_pbb_pb0_pd2_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd2_ram_3_wr_en            (igr_pbb_pb0_pd2_3_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd2_ram_4_adr              (igr_pbb_pb0_pd2_4_if.adr[0]),              
/* input  logic         */ .pb0_pd2_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd2_ram_4_rd_en            (igr_pbb_pb0_pd2_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd2_ram_4_wr_data          (igr_pbb_pb0_pd2_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd2_ram_4_wr_en            (igr_pbb_pb0_pd2_4_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd2_ram_5_adr              (igr_pbb_pb0_pd2_5_if.adr[0]),              
/* input  logic         */ .pb0_pd2_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd2_ram_5_rd_en            (igr_pbb_pb0_pd2_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd2_ram_5_wr_data          (igr_pbb_pb0_pd2_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd2_ram_5_wr_en            (igr_pbb_pb0_pd2_5_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd2_ram_6_adr              (igr_pbb_pb0_pd2_6_if.adr[0]),              
/* input  logic         */ .pb0_pd2_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd2_ram_6_rd_en            (igr_pbb_pb0_pd2_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd2_ram_6_wr_data          (igr_pbb_pb0_pd2_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd2_ram_6_wr_en            (igr_pbb_pb0_pd2_6_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd2_ram_7_adr              (igr_pbb_pb0_pd2_7_if.adr[0]),              
/* input  logic         */ .pb0_pd2_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd2_ram_7_rd_en            (igr_pbb_pb0_pd2_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd2_ram_7_wr_data          (igr_pbb_pb0_pd2_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd2_ram_7_wr_en            (igr_pbb_pb0_pd2_7_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd3_ram_0_adr              (igr_pbb_pb0_pd3_0_if.adr[0]),              
/* input  logic         */ .pb0_pd3_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd3_ram_0_rd_en            (igr_pbb_pb0_pd3_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd3_ram_0_wr_data          (igr_pbb_pb0_pd3_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd3_ram_0_wr_en            (igr_pbb_pb0_pd3_0_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd3_ram_1_adr              (igr_pbb_pb0_pd3_1_if.adr[0]),              
/* input  logic         */ .pb0_pd3_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd3_ram_1_rd_en            (igr_pbb_pb0_pd3_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd3_ram_1_wr_data          (igr_pbb_pb0_pd3_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd3_ram_1_wr_en            (igr_pbb_pb0_pd3_1_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd3_ram_2_adr              (igr_pbb_pb0_pd3_2_if.adr[0]),              
/* input  logic         */ .pb0_pd3_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd3_ram_2_rd_en            (igr_pbb_pb0_pd3_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd3_ram_2_wr_data          (igr_pbb_pb0_pd3_2_if.wr_data[0]),          
/* Interface .wr_data   */ .pb0_pd3_ram_3_wr_data          (igr_pbb_pb0_pd3_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd3_ram_3_wr_en            (igr_pbb_pb0_pd3_3_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd3_ram_4_adr              (igr_pbb_pb0_pd3_4_if.adr[0]),              
/* input  logic         */ .pb0_pd3_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd3_ram_4_rd_en            (igr_pbb_pb0_pd3_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd3_ram_4_wr_data          (igr_pbb_pb0_pd3_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd3_ram_4_wr_en            (igr_pbb_pb0_pd3_4_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd3_ram_5_adr              (igr_pbb_pb0_pd3_5_if.adr[0]),              
/* input  logic         */ .pb0_pd3_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd3_ram_5_rd_en            (igr_pbb_pb0_pd3_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd3_ram_5_wr_data          (igr_pbb_pb0_pd3_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd3_ram_5_wr_en            (igr_pbb_pb0_pd3_5_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd3_ram_6_adr              (igr_pbb_pb0_pd3_6_if.adr[0]),              
/* input  logic         */ .pb0_pd3_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd3_ram_6_rd_en            (igr_pbb_pb0_pd3_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd3_ram_6_wr_data          (igr_pbb_pb0_pd3_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd3_ram_6_wr_en            (igr_pbb_pb0_pd3_6_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd3_ram_7_adr              (igr_pbb_pb0_pd3_7_if.adr[0]),              
/* input  logic         */ .pb0_pd3_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd3_ram_7_rd_en            (igr_pbb_pb0_pd3_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd3_ram_7_wr_data          (igr_pbb_pb0_pd3_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd3_ram_7_wr_en            (igr_pbb_pb0_pd3_7_if.wr_en[0]),            
/* Interface .adr       */ .pb1_md_ram_0_adr               (igr_pbb_pb1_md0_if.adr[0]),                
/* input  logic         */ .pb1_md_ram_0_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb1_md_ram_0_rd_en             (igr_pbb_pb1_md0_if.rd_en[0]),              
/* Interface .wr_data   */ .pb1_md_ram_0_wr_data           (igr_pbb_pb1_md0_if.wr_data[0]),            
/* Interface .wr_en     */ .pb1_md_ram_0_wr_en             (igr_pbb_pb1_md0_if.wr_en[0]),              
/* Interface .adr       */ .pb1_md_ram_1_adr               (igr_pbb_pb1_md1_if.adr[0]),                
/* input  logic         */ .pb1_md_ram_1_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb1_md_ram_1_rd_en             (igr_pbb_pb1_md1_if.rd_en[0]),              
/* Interface .wr_data   */ .pb1_md_ram_1_wr_data           (igr_pbb_pb1_md1_if.wr_data[0]),            
/* Interface .wr_en     */ .pb1_md_ram_1_wr_en             (igr_pbb_pb1_md1_if.wr_en[0]),              
/* Interface .adr       */ .pb1_md_ram_2_adr               (igr_pbb_pb1_md2_if.adr[0]),                
/* input  logic         */ .pb1_md_ram_2_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb1_md_ram_2_rd_en             (igr_pbb_pb1_md2_if.rd_en[0]),              
/* Interface .wr_data   */ .pb1_md_ram_2_wr_data           (igr_pbb_pb1_md2_if.wr_data[0]),            
/* Interface .wr_en     */ .pb1_md_ram_2_wr_en             (igr_pbb_pb1_md2_if.wr_en[0]),              
/* Interface .adr       */ .pb1_md_ram_3_adr               (igr_pbb_pb1_md3_if.adr[0]),                
/* input  logic         */ .pb1_md_ram_3_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb1_md_ram_3_rd_en             (igr_pbb_pb1_md3_if.rd_en[0]),              
/* Interface .wr_data   */ .pb1_md_ram_3_wr_data           (igr_pbb_pb1_md3_if.wr_data[0]),            
/* Interface .wr_en     */ .pb1_md_ram_3_wr_en             (igr_pbb_pb1_md3_if.wr_en[0]),              
/* Interface .adr       */ .pb1_pd0_ram_0_adr              (igr_pbb_pb1_pd0_0_if.adr[0]),              
/* input  logic         */ .pb1_pd0_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd0_ram_0_rd_en            (igr_pbb_pb1_pd0_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd0_ram_0_wr_data          (igr_pbb_pb1_pd0_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd0_ram_0_wr_en            (igr_pbb_pb1_pd0_0_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd0_ram_1_adr              (igr_pbb_pb1_pd0_1_if.adr[0]),              
/* input  logic         */ .pb1_pd0_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd0_ram_1_rd_en            (igr_pbb_pb1_pd0_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd0_ram_1_wr_data          (igr_pbb_pb1_pd0_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd0_ram_1_wr_en            (igr_pbb_pb1_pd0_1_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd0_ram_2_adr              (igr_pbb_pb1_pd0_2_if.adr[0]),              
/* input  logic         */ .pb1_pd0_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd0_ram_2_rd_en            (igr_pbb_pb1_pd0_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd0_ram_2_wr_data          (igr_pbb_pb1_pd0_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd0_ram_2_wr_en            (igr_pbb_pb1_pd0_2_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd0_ram_3_adr              (igr_pbb_pb1_pd0_3_if.adr[0]),              
/* input  logic         */ .pb1_pd0_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd0_ram_3_rd_en            (igr_pbb_pb1_pd0_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd0_ram_3_wr_data          (igr_pbb_pb1_pd0_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd0_ram_3_wr_en            (igr_pbb_pb1_pd0_3_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd0_ram_4_adr              (igr_pbb_pb1_pd0_4_if.adr[0]),              
/* input  logic         */ .pb1_pd0_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd0_ram_4_rd_en            (igr_pbb_pb1_pd0_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd0_ram_4_wr_data          (igr_pbb_pb1_pd0_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd0_ram_4_wr_en            (igr_pbb_pb1_pd0_4_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd0_ram_5_adr              (igr_pbb_pb1_pd0_5_if.adr[0]),              
/* input  logic         */ .pb1_pd0_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd0_ram_5_rd_en            (igr_pbb_pb1_pd0_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd0_ram_5_wr_data          (igr_pbb_pb1_pd0_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd0_ram_5_wr_en            (igr_pbb_pb1_pd0_5_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd0_ram_6_adr              (igr_pbb_pb1_pd0_6_if.adr[0]),              
/* input  logic         */ .pb1_pd0_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd0_ram_6_rd_en            (igr_pbb_pb1_pd0_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd0_ram_6_wr_data          (igr_pbb_pb1_pd0_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd0_ram_6_wr_en            (igr_pbb_pb1_pd0_6_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd0_ram_7_adr              (igr_pbb_pb1_pd0_7_if.adr[0]),              
/* input  logic         */ .pb1_pd0_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd0_ram_7_rd_en            (igr_pbb_pb1_pd0_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd0_ram_7_wr_data          (igr_pbb_pb1_pd0_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd0_ram_7_wr_en            (igr_pbb_pb1_pd0_7_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd1_ram_0_adr              (igr_pbb_pb1_pd1_0_if.adr[0]),              
/* input  logic         */ .pb1_pd1_ram_0_mem_ls_enter     (1'b0),                                     
/* input  logic         */ .pb1_pd1_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd1_ram_1_rd_en            (igr_pbb_pb1_pd1_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd1_ram_1_wr_data          (igr_pbb_pb1_pd1_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd1_ram_1_wr_en            (igr_pbb_pb1_pd1_1_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd1_ram_2_adr              (igr_pbb_pb1_pd1_2_if.adr[0]),              
/* input  logic         */ .pb1_pd1_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd1_ram_2_rd_en            (igr_pbb_pb1_pd1_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd1_ram_2_wr_data          (igr_pbb_pb1_pd1_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd1_ram_2_wr_en            (igr_pbb_pb1_pd1_2_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd1_ram_3_adr              (igr_pbb_pb1_pd1_3_if.adr[0]),              
/* input  logic         */ .pb1_pd1_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd1_ram_3_rd_en            (igr_pbb_pb1_pd1_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd1_ram_3_wr_data          (igr_pbb_pb1_pd1_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd1_ram_3_wr_en            (igr_pbb_pb1_pd1_3_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd1_ram_4_adr              (igr_pbb_pb1_pd1_4_if.adr[0]),              
/* input  logic         */ .pb1_pd1_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd1_ram_4_rd_en            (igr_pbb_pb1_pd1_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd1_ram_4_wr_data          (igr_pbb_pb1_pd1_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd1_ram_4_wr_en            (igr_pbb_pb1_pd1_4_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd1_ram_5_adr              (igr_pbb_pb1_pd1_5_if.adr[0]),              
/* input  logic         */ .pb1_pd1_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd1_ram_5_rd_en            (igr_pbb_pb1_pd1_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd1_ram_5_wr_data          (igr_pbb_pb1_pd1_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd1_ram_5_wr_en            (igr_pbb_pb1_pd1_5_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd1_ram_6_adr              (igr_pbb_pb1_pd1_6_if.adr[0]),              
/* input  logic         */ .pb1_pd1_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd1_ram_6_rd_en            (igr_pbb_pb1_pd1_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd1_ram_6_wr_data          (igr_pbb_pb1_pd1_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd1_ram_6_wr_en            (igr_pbb_pb1_pd1_6_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd1_ram_7_adr              (igr_pbb_pb1_pd1_7_if.adr[0]),              
/* input  logic         */ .pb1_pd1_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd1_ram_7_rd_en            (igr_pbb_pb1_pd1_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd1_ram_7_wr_data          (igr_pbb_pb1_pd1_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd1_ram_7_wr_en            (igr_pbb_pb1_pd1_7_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd2_ram_0_adr              (igr_pbb_pb1_pd2_0_if.adr[0]),              
/* input  logic         */ .pb1_pd2_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd2_ram_0_rd_en            (igr_pbb_pb1_pd2_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd2_ram_0_wr_data          (igr_pbb_pb1_pd2_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd2_ram_0_wr_en            (igr_pbb_pb1_pd2_0_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd2_ram_1_adr              (igr_pbb_pb1_pd2_1_if.adr[0]),              
/* input  logic         */ .pb1_pd2_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd2_ram_1_rd_en            (igr_pbb_pb1_pd2_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd2_ram_1_wr_data          (igr_pbb_pb1_pd2_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd2_ram_1_wr_en            (igr_pbb_pb1_pd2_1_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd2_ram_2_adr              (igr_pbb_pb1_pd2_2_if.adr[0]),              
/* input  logic         */ .pb1_pd2_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd2_ram_2_rd_en            (igr_pbb_pb1_pd2_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd2_ram_2_wr_data          (igr_pbb_pb1_pd2_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd2_ram_2_wr_en            (igr_pbb_pb1_pd2_2_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd2_ram_3_adr              (igr_pbb_pb1_pd2_3_if.adr[0]),              
/* input  logic         */ .pb1_pd2_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd2_ram_3_rd_en            (igr_pbb_pb1_pd2_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd2_ram_3_wr_data          (igr_pbb_pb1_pd2_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd2_ram_3_wr_en            (igr_pbb_pb1_pd2_3_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd2_ram_4_adr              (igr_pbb_pb1_pd2_4_if.adr[0]),              
/* input  logic         */ .pb1_pd2_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd2_ram_4_rd_en            (igr_pbb_pb1_pd2_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd2_ram_4_wr_data          (igr_pbb_pb1_pd2_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd2_ram_4_wr_en            (igr_pbb_pb1_pd2_4_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd2_ram_5_adr              (igr_pbb_pb1_pd2_5_if.adr[0]),              
/* input  logic         */ .pb1_pd2_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd2_ram_5_rd_en            (igr_pbb_pb1_pd2_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd2_ram_5_wr_data          (igr_pbb_pb1_pd2_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd2_ram_5_wr_en            (igr_pbb_pb1_pd2_5_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd2_ram_6_adr              (igr_pbb_pb1_pd2_6_if.adr[0]),              
/* input  logic         */ .pb1_pd2_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd2_ram_6_rd_en            (igr_pbb_pb1_pd2_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd2_ram_6_wr_data          (igr_pbb_pb1_pd2_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd2_ram_6_wr_en            (igr_pbb_pb1_pd2_6_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd2_ram_7_adr              (igr_pbb_pb1_pd2_7_if.adr[0]),              
/* input  logic         */ .pb1_pd2_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd2_ram_7_rd_en            (igr_pbb_pb1_pd2_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd2_ram_7_wr_data          (igr_pbb_pb1_pd2_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd2_ram_7_wr_en            (igr_pbb_pb1_pd2_7_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd3_ram_0_adr              (igr_pbb_pb1_pd3_0_if.adr[0]),              
/* input  logic         */ .pb1_pd3_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd3_ram_0_rd_en            (igr_pbb_pb1_pd3_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd3_ram_0_wr_data          (igr_pbb_pb1_pd3_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd3_ram_0_wr_en            (igr_pbb_pb1_pd3_0_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd3_ram_1_adr              (igr_pbb_pb1_pd3_1_if.adr[0]),              
/* input  logic         */ .pb1_pd3_ram_1_mem_ls_enter     (1'b0),                                     
/* input  logic         */ .pb1_pd3_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd3_ram_2_rd_en            (igr_pbb_pb1_pd3_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd3_ram_2_wr_data          (igr_pbb_pb1_pd3_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd3_ram_2_wr_en            (igr_pbb_pb1_pd3_2_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd3_ram_3_adr              (igr_pbb_pb1_pd3_3_if.adr[0]),              
/* input  logic         */ .pb1_pd3_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd3_ram_3_rd_en            (igr_pbb_pb1_pd3_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd3_ram_3_wr_data          (igr_pbb_pb1_pd3_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd3_ram_3_wr_en            (igr_pbb_pb1_pd3_3_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd3_ram_4_adr              (igr_pbb_pb1_pd3_4_if.adr[0]),              
/* input  logic         */ .pb1_pd3_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd3_ram_4_rd_en            (igr_pbb_pb1_pd3_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd3_ram_4_wr_data          (igr_pbb_pb1_pd3_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd3_ram_4_wr_en            (igr_pbb_pb1_pd3_4_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd3_ram_5_adr              (igr_pbb_pb1_pd3_5_if.adr[0]),              
/* input  logic         */ .pb1_pd3_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd3_ram_5_rd_en            (igr_pbb_pb1_pd3_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd3_ram_5_wr_data          (igr_pbb_pb1_pd3_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd3_ram_5_wr_en            (igr_pbb_pb1_pd3_5_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd3_ram_6_adr              (igr_pbb_pb1_pd3_6_if.adr[0]),              
/* input  logic         */ .pb1_pd3_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd3_ram_6_rd_en            (igr_pbb_pb1_pd3_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd3_ram_6_wr_data          (igr_pbb_pb1_pd3_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd3_ram_6_wr_en            (igr_pbb_pb1_pd3_6_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd3_ram_7_adr              (igr_pbb_pb1_pd3_7_if.adr[0]),              
/* input  logic         */ .pb1_pd3_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb1_pd3_ram_7_rd_en            (igr_pbb_pb1_pd3_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd3_ram_7_wr_data          (igr_pbb_pb1_pd3_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd3_ram_7_wr_en            (igr_pbb_pb1_pd3_7_if.wr_en[0]),            
/* Interface .adr       */ .pb2_md_ram_0_adr               (igr_pbb_pb2_md0_if.adr[0]),                
/* input  logic         */ .pb2_md_ram_0_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb2_md_ram_0_rd_en             (igr_pbb_pb2_md0_if.rd_en[0]),              
/* Interface .wr_data   */ .pb2_md_ram_0_wr_data           (igr_pbb_pb2_md0_if.wr_data[0]),            
/* Interface .wr_en     */ .pb2_md_ram_0_wr_en             (igr_pbb_pb2_md0_if.wr_en[0]),              
/* Interface .adr       */ .pb2_md_ram_1_adr               (igr_pbb_pb2_md1_if.adr[0]),                
/* input  logic         */ .pb2_md_ram_1_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb2_md_ram_1_rd_en             (igr_pbb_pb2_md1_if.rd_en[0]),              
/* Interface .wr_data   */ .pb2_md_ram_1_wr_data           (igr_pbb_pb2_md1_if.wr_data[0]),            
/* Interface .wr_en     */ .pb2_md_ram_1_wr_en             (igr_pbb_pb2_md1_if.wr_en[0]),              
/* Interface .adr       */ .pb2_md_ram_2_adr               (igr_pbb_pb2_md2_if.adr[0]),                
/* input  logic         */ .pb2_md_ram_2_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb2_md_ram_2_rd_en             (igr_pbb_pb2_md2_if.rd_en[0]),              
/* Interface .wr_data   */ .pb2_md_ram_2_wr_data           (igr_pbb_pb2_md2_if.wr_data[0]),            
/* Interface .wr_en     */ .pb2_md_ram_2_wr_en             (igr_pbb_pb2_md2_if.wr_en[0]),              
/* Interface .adr       */ .pb2_md_ram_3_adr               (igr_pbb_pb2_md3_if.adr[0]),                
/* input  logic         */ .pb2_md_ram_3_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb2_md_ram_3_rd_en             (igr_pbb_pb2_md3_if.rd_en[0]),              
/* Interface .wr_data   */ .pb2_md_ram_3_wr_data           (igr_pbb_pb2_md3_if.wr_data[0]),            
/* Interface .wr_en     */ .pb2_md_ram_3_wr_en             (igr_pbb_pb2_md3_if.wr_en[0]),              
/* Interface .adr       */ .pb2_pd0_ram_0_adr              (igr_pbb_pb2_pd0_0_if.adr[0]),              
/* input  logic         */ .pb2_pd0_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd0_ram_0_rd_en            (igr_pbb_pb2_pd0_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd0_ram_0_wr_data          (igr_pbb_pb2_pd0_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd0_ram_0_wr_en            (igr_pbb_pb2_pd0_0_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd0_ram_1_adr              (igr_pbb_pb2_pd0_1_if.adr[0]),              
/* input  logic         */ .pb2_pd0_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd0_ram_1_rd_en            (igr_pbb_pb2_pd0_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd0_ram_1_wr_data          (igr_pbb_pb2_pd0_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd0_ram_1_wr_en            (igr_pbb_pb2_pd0_1_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd0_ram_2_adr              (igr_pbb_pb2_pd0_2_if.adr[0]),              
/* input  logic         */ .pb2_pd0_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd0_ram_2_rd_en            (igr_pbb_pb2_pd0_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd0_ram_2_wr_data          (igr_pbb_pb2_pd0_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd0_ram_2_wr_en            (igr_pbb_pb2_pd0_2_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd0_ram_3_adr              (igr_pbb_pb2_pd0_3_if.adr[0]),              
/* input  logic         */ .pb2_pd0_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd0_ram_3_rd_en            (igr_pbb_pb2_pd0_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd0_ram_3_wr_data          (igr_pbb_pb2_pd0_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd0_ram_3_wr_en            (igr_pbb_pb2_pd0_3_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd0_ram_4_adr              (igr_pbb_pb2_pd0_4_if.adr[0]),              
/* input  logic         */ .pb2_pd0_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd0_ram_4_rd_en            (igr_pbb_pb2_pd0_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd0_ram_4_wr_data          (igr_pbb_pb2_pd0_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd0_ram_4_wr_en            (igr_pbb_pb2_pd0_4_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd0_ram_5_adr              (igr_pbb_pb2_pd0_5_if.adr[0]),              
/* input  logic         */ .pb2_pd0_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd0_ram_5_rd_en            (igr_pbb_pb2_pd0_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd0_ram_5_wr_data          (igr_pbb_pb2_pd0_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd0_ram_5_wr_en            (igr_pbb_pb2_pd0_5_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd0_ram_6_adr              (igr_pbb_pb2_pd0_6_if.adr[0]),              
/* input  logic         */ .pb2_pd0_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd0_ram_6_rd_en            (igr_pbb_pb2_pd0_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd0_ram_6_wr_data          (igr_pbb_pb2_pd0_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd0_ram_6_wr_en            (igr_pbb_pb2_pd0_6_if.wr_en[0]),            
/* Interface .wr_en     */ .pb2_pd0_ram_7_wr_en            (igr_pbb_pb2_pd0_7_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd1_ram_0_adr              (igr_pbb_pb2_pd1_0_if.adr[0]),              
/* input  logic         */ .pb2_pd1_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd1_ram_0_rd_en            (igr_pbb_pb2_pd1_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd1_ram_0_wr_data          (igr_pbb_pb2_pd1_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd1_ram_0_wr_en            (igr_pbb_pb2_pd1_0_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd1_ram_1_adr              (igr_pbb_pb2_pd1_1_if.adr[0]),              
/* input  logic         */ .pb2_pd1_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd1_ram_1_rd_en            (igr_pbb_pb2_pd1_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd1_ram_1_wr_data          (igr_pbb_pb2_pd1_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd1_ram_1_wr_en            (igr_pbb_pb2_pd1_1_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd1_ram_2_adr              (igr_pbb_pb2_pd1_2_if.adr[0]),              
/* input  logic         */ .pb2_pd1_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd1_ram_2_rd_en            (igr_pbb_pb2_pd1_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd1_ram_2_wr_data          (igr_pbb_pb2_pd1_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd1_ram_2_wr_en            (igr_pbb_pb2_pd1_2_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd1_ram_3_adr              (igr_pbb_pb2_pd1_3_if.adr[0]),              
/* input  logic         */ .pb2_pd1_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd1_ram_3_rd_en            (igr_pbb_pb2_pd1_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd1_ram_3_wr_data          (igr_pbb_pb2_pd1_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd1_ram_3_wr_en            (igr_pbb_pb2_pd1_3_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd1_ram_4_adr              (igr_pbb_pb2_pd1_4_if.adr[0]),              
/* input  logic         */ .pb2_pd1_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd1_ram_4_rd_en            (igr_pbb_pb2_pd1_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd1_ram_4_wr_data          (igr_pbb_pb2_pd1_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd1_ram_4_wr_en            (igr_pbb_pb2_pd1_4_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd1_ram_5_adr              (igr_pbb_pb2_pd1_5_if.adr[0]),              
/* input  logic         */ .pb2_pd1_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd1_ram_5_rd_en            (igr_pbb_pb2_pd1_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd1_ram_5_wr_data          (igr_pbb_pb2_pd1_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd1_ram_5_wr_en            (igr_pbb_pb2_pd1_5_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd1_ram_6_adr              (igr_pbb_pb2_pd1_6_if.adr[0]),              
/* input  logic         */ .pb2_pd1_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd1_ram_6_rd_en            (igr_pbb_pb2_pd1_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd1_ram_6_wr_data          (igr_pbb_pb2_pd1_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd1_ram_6_wr_en            (igr_pbb_pb2_pd1_6_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd1_ram_7_adr              (igr_pbb_pb2_pd1_7_if.adr[0]),              
/* input  logic         */ .pb2_pd1_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd1_ram_7_rd_en            (igr_pbb_pb2_pd1_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd1_ram_7_wr_data          (igr_pbb_pb2_pd1_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd1_ram_7_wr_en            (igr_pbb_pb2_pd1_7_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd2_ram_0_adr              (igr_pbb_pb2_pd2_0_if.adr[0]),              
/* input  logic         */ .pb2_pd2_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd2_ram_0_rd_en            (igr_pbb_pb2_pd2_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd2_ram_0_wr_data          (igr_pbb_pb2_pd2_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd2_ram_0_wr_en            (igr_pbb_pb2_pd2_0_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd2_ram_1_adr              (igr_pbb_pb2_pd2_1_if.adr[0]),              
/* input  logic         */ .pb2_pd2_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd2_ram_1_rd_en            (igr_pbb_pb2_pd2_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd2_ram_1_wr_data          (igr_pbb_pb2_pd2_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd2_ram_1_wr_en            (igr_pbb_pb2_pd2_1_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd2_ram_2_adr              (igr_pbb_pb2_pd2_2_if.adr[0]),              
/* input  logic         */ .pb2_pd2_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd2_ram_2_rd_en            (igr_pbb_pb2_pd2_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd2_ram_2_wr_data          (igr_pbb_pb2_pd2_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd2_ram_2_wr_en            (igr_pbb_pb2_pd2_2_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd2_ram_3_adr              (igr_pbb_pb2_pd2_3_if.adr[0]),              
/* input  logic         */ .pb2_pd2_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd2_ram_3_rd_en            (igr_pbb_pb2_pd2_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd2_ram_3_wr_data          (igr_pbb_pb2_pd2_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd2_ram_3_wr_en            (igr_pbb_pb2_pd2_3_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd2_ram_4_adr              (igr_pbb_pb2_pd2_4_if.adr[0]),              
/* input  logic         */ .pb2_pd2_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd2_ram_4_rd_en            (igr_pbb_pb2_pd2_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd2_ram_4_wr_data          (igr_pbb_pb2_pd2_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd2_ram_4_wr_en            (igr_pbb_pb2_pd2_4_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd2_ram_5_adr              (igr_pbb_pb2_pd2_5_if.adr[0]),              
/* input  logic         */ .pb2_pd2_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd2_ram_5_rd_en            (igr_pbb_pb2_pd2_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd2_ram_5_wr_data          (igr_pbb_pb2_pd2_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd2_ram_5_wr_en            (igr_pbb_pb2_pd2_5_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd2_ram_6_adr              (igr_pbb_pb2_pd2_6_if.adr[0]),              
/* input  logic         */ .pb2_pd2_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd2_ram_6_rd_en            (igr_pbb_pb2_pd2_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd2_ram_6_wr_data          (igr_pbb_pb2_pd2_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd2_ram_6_wr_en            (igr_pbb_pb2_pd2_6_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd2_ram_7_adr              (igr_pbb_pb2_pd2_7_if.adr[0]),              
/* input  logic         */ .pb2_pd2_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd2_ram_7_rd_en            (igr_pbb_pb2_pd2_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd2_ram_7_wr_data          (igr_pbb_pb2_pd2_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd2_ram_7_wr_en            (igr_pbb_pb2_pd2_7_if.wr_en[0]),            
/* Interface .wr_en     */ .pb2_pd3_ram_0_wr_en            (igr_pbb_pb2_pd3_0_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd3_ram_1_adr              (igr_pbb_pb2_pd3_1_if.adr[0]),              
/* input  logic         */ .pb2_pd3_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd3_ram_1_rd_en            (igr_pbb_pb2_pd3_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd3_ram_1_wr_data          (igr_pbb_pb2_pd3_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd3_ram_1_wr_en            (igr_pbb_pb2_pd3_1_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd3_ram_2_adr              (igr_pbb_pb2_pd3_2_if.adr[0]),              
/* input  logic         */ .pb2_pd3_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd3_ram_2_rd_en            (igr_pbb_pb2_pd3_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd3_ram_2_wr_data          (igr_pbb_pb2_pd3_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd3_ram_2_wr_en            (igr_pbb_pb2_pd3_2_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd3_ram_3_adr              (igr_pbb_pb2_pd3_3_if.adr[0]),              
/* input  logic         */ .pb2_pd3_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd3_ram_3_rd_en            (igr_pbb_pb2_pd3_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd3_ram_3_wr_data          (igr_pbb_pb2_pd3_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd3_ram_3_wr_en            (igr_pbb_pb2_pd3_3_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd3_ram_4_adr              (igr_pbb_pb2_pd3_4_if.adr[0]),              
/* input  logic         */ .pb2_pd3_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd3_ram_4_rd_en            (igr_pbb_pb2_pd3_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd3_ram_4_wr_data          (igr_pbb_pb2_pd3_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd3_ram_4_wr_en            (igr_pbb_pb2_pd3_4_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd3_ram_5_adr              (igr_pbb_pb2_pd3_5_if.adr[0]),              
/* input  logic         */ .pb2_pd3_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd3_ram_5_rd_en            (igr_pbb_pb2_pd3_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd3_ram_5_wr_data          (igr_pbb_pb2_pd3_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd3_ram_5_wr_en            (igr_pbb_pb2_pd3_5_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd3_ram_6_adr              (igr_pbb_pb2_pd3_6_if.adr[0]),              
/* input  logic         */ .pb2_pd3_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd3_ram_6_rd_en            (igr_pbb_pb2_pd3_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd3_ram_6_wr_data          (igr_pbb_pb2_pd3_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb2_pd3_ram_6_wr_en            (igr_pbb_pb2_pd3_6_if.wr_en[0]),            
/* Interface .adr       */ .pb2_pd3_ram_7_adr              (igr_pbb_pb2_pd3_7_if.adr[0]),              
/* input  logic         */ .pb2_pd3_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd3_ram_7_rd_en            (igr_pbb_pb2_pd3_7_if.rd_en[0]),            
/* input  logic         */ .pb3_md_ram_1_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb3_md_ram_1_rd_en             (igr_pbb_pb3_md1_if.rd_en[0]),              
/* Interface .wr_data   */ .pb3_md_ram_1_wr_data           (igr_pbb_pb3_md1_if.wr_data[0]),            
/* Interface .wr_en     */ .pb3_md_ram_1_wr_en             (igr_pbb_pb3_md1_if.wr_en[0]),              
/* Interface .adr       */ .pb3_md_ram_2_adr               (igr_pbb_pb3_md2_if.adr[0]),                
/* input  logic         */ .pb3_md_ram_2_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb3_md_ram_2_rd_en             (igr_pbb_pb3_md2_if.rd_en[0]),              
/* Interface .wr_data   */ .pb3_md_ram_2_wr_data           (igr_pbb_pb3_md2_if.wr_data[0]),            
/* Interface .wr_en     */ .pb3_md_ram_2_wr_en             (igr_pbb_pb3_md2_if.wr_en[0]),              
/* Interface .adr       */ .pb3_md_ram_3_adr               (igr_pbb_pb3_md3_if.adr[0]),                
/* input  logic         */ .pb3_md_ram_3_mem_ls_enter      (1'b0),                                     
/* Interface .rd_en     */ .pb3_md_ram_3_rd_en             (igr_pbb_pb3_md3_if.rd_en[0]),              
/* Interface .wr_data   */ .pb3_md_ram_3_wr_data           (igr_pbb_pb3_md3_if.wr_data[0]),            
/* Interface .wr_en     */ .pb3_md_ram_3_wr_en             (igr_pbb_pb3_md3_if.wr_en[0]),              
/* Interface .adr       */ .pb3_pd0_ram_0_adr              (igr_pbb_pb3_pd0_0_if.adr[0]),              
/* input  logic         */ .pb3_pd0_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd0_ram_0_rd_en            (igr_pbb_pb3_pd0_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd0_ram_0_wr_data          (igr_pbb_pb3_pd0_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd0_ram_0_wr_en            (igr_pbb_pb3_pd0_0_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd0_ram_1_adr              (igr_pbb_pb3_pd0_1_if.adr[0]),              
/* input  logic         */ .pb3_pd0_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd0_ram_1_rd_en            (igr_pbb_pb3_pd0_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd0_ram_1_wr_data          (igr_pbb_pb3_pd0_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd0_ram_1_wr_en            (igr_pbb_pb3_pd0_1_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd0_ram_2_adr              (igr_pbb_pb3_pd0_2_if.adr[0]),              
/* input  logic         */ .pb3_pd0_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd0_ram_2_rd_en            (igr_pbb_pb3_pd0_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd0_ram_2_wr_data          (igr_pbb_pb3_pd0_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd0_ram_2_wr_en            (igr_pbb_pb3_pd0_2_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd0_ram_3_adr              (igr_pbb_pb3_pd0_3_if.adr[0]),              
/* input  logic         */ .pb3_pd0_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd0_ram_3_rd_en            (igr_pbb_pb3_pd0_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd0_ram_3_wr_data          (igr_pbb_pb3_pd0_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd0_ram_3_wr_en            (igr_pbb_pb3_pd0_3_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd0_ram_4_adr              (igr_pbb_pb3_pd0_4_if.adr[0]),              
/* input  logic         */ .pb3_pd0_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd0_ram_4_rd_en            (igr_pbb_pb3_pd0_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd0_ram_4_wr_data          (igr_pbb_pb3_pd0_4_if.wr_data[0]),          
/* Interface .wr_data   */ .pb3_pd0_ram_5_wr_data          (igr_pbb_pb3_pd0_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd0_ram_5_wr_en            (igr_pbb_pb3_pd0_5_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd0_ram_6_adr              (igr_pbb_pb3_pd0_6_if.adr[0]),              
/* input  logic         */ .pb3_pd0_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd0_ram_6_rd_en            (igr_pbb_pb3_pd0_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd0_ram_6_wr_data          (igr_pbb_pb3_pd0_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd0_ram_6_wr_en            (igr_pbb_pb3_pd0_6_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd0_ram_7_adr              (igr_pbb_pb3_pd0_7_if.adr[0]),              
/* input  logic         */ .pb3_pd0_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd0_ram_7_rd_en            (igr_pbb_pb3_pd0_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd0_ram_7_wr_data          (igr_pbb_pb3_pd0_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd0_ram_7_wr_en            (igr_pbb_pb3_pd0_7_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd1_ram_0_adr              (igr_pbb_pb3_pd1_0_if.adr[0]),              
/* input  logic         */ .pb3_pd1_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd1_ram_0_rd_en            (igr_pbb_pb3_pd1_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd1_ram_0_wr_data          (igr_pbb_pb3_pd1_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd1_ram_0_wr_en            (igr_pbb_pb3_pd1_0_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd1_ram_1_adr              (igr_pbb_pb3_pd1_1_if.adr[0]),              
/* input  logic         */ .pb3_pd1_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd1_ram_1_rd_en            (igr_pbb_pb3_pd1_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd1_ram_1_wr_data          (igr_pbb_pb3_pd1_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd1_ram_1_wr_en            (igr_pbb_pb3_pd1_1_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd1_ram_2_adr              (igr_pbb_pb3_pd1_2_if.adr[0]),              
/* input  logic         */ .pb3_pd1_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd1_ram_2_rd_en            (igr_pbb_pb3_pd1_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd1_ram_2_wr_data          (igr_pbb_pb3_pd1_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd1_ram_2_wr_en            (igr_pbb_pb3_pd1_2_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd1_ram_3_adr              (igr_pbb_pb3_pd1_3_if.adr[0]),              
/* input  logic         */ .pb3_pd1_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd1_ram_3_rd_en            (igr_pbb_pb3_pd1_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd1_ram_3_wr_data          (igr_pbb_pb3_pd1_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd1_ram_3_wr_en            (igr_pbb_pb3_pd1_3_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd1_ram_4_adr              (igr_pbb_pb3_pd1_4_if.adr[0]),              
/* input  logic         */ .pb3_pd1_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd1_ram_4_rd_en            (igr_pbb_pb3_pd1_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd1_ram_4_wr_data          (igr_pbb_pb3_pd1_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd1_ram_4_wr_en            (igr_pbb_pb3_pd1_4_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd1_ram_5_adr              (igr_pbb_pb3_pd1_5_if.adr[0]),              
/* input  logic         */ .pb3_pd1_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd1_ram_5_rd_en            (igr_pbb_pb3_pd1_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd1_ram_5_wr_data          (igr_pbb_pb3_pd1_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd1_ram_5_wr_en            (igr_pbb_pb3_pd1_5_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd1_ram_6_adr              (igr_pbb_pb3_pd1_6_if.adr[0]),              
/* input  logic         */ .pb3_pd1_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd1_ram_6_rd_en            (igr_pbb_pb3_pd1_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd1_ram_6_wr_data          (igr_pbb_pb3_pd1_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd1_ram_6_wr_en            (igr_pbb_pb3_pd1_6_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd1_ram_7_adr              (igr_pbb_pb3_pd1_7_if.adr[0]),              
/* input  logic         */ .pb3_pd1_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd1_ram_7_rd_en            (igr_pbb_pb3_pd1_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd1_ram_7_wr_data          (igr_pbb_pb3_pd1_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd1_ram_7_wr_en            (igr_pbb_pb3_pd1_7_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd2_ram_0_adr              (igr_pbb_pb3_pd2_0_if.adr[0]),              
/* input  logic         */ .pb3_pd2_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd2_ram_0_rd_en            (igr_pbb_pb3_pd2_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd2_ram_0_wr_data          (igr_pbb_pb3_pd2_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd2_ram_0_wr_en            (igr_pbb_pb3_pd2_0_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd2_ram_1_adr              (igr_pbb_pb3_pd2_1_if.adr[0]),              
/* input  logic         */ .pb3_pd2_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd2_ram_1_rd_en            (igr_pbb_pb3_pd2_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd2_ram_1_wr_data          (igr_pbb_pb3_pd2_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd2_ram_1_wr_en            (igr_pbb_pb3_pd2_1_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd2_ram_2_adr              (igr_pbb_pb3_pd2_2_if.adr[0]),              
/* input  logic         */ .pb3_pd2_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd2_ram_2_rd_en            (igr_pbb_pb3_pd2_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd2_ram_2_wr_data          (igr_pbb_pb3_pd2_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd2_ram_2_wr_en            (igr_pbb_pb3_pd2_2_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd2_ram_3_adr              (igr_pbb_pb3_pd2_3_if.adr[0]),              
/* input  logic         */ .pb3_pd2_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd2_ram_3_rd_en            (igr_pbb_pb3_pd2_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd2_ram_3_wr_data          (igr_pbb_pb3_pd2_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd2_ram_3_wr_en            (igr_pbb_pb3_pd2_3_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd2_ram_4_adr              (igr_pbb_pb3_pd2_4_if.adr[0]),              
/* input  logic         */ .pb3_pd2_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd2_ram_4_rd_en            (igr_pbb_pb3_pd2_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd2_ram_4_wr_data          (igr_pbb_pb3_pd2_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd2_ram_4_wr_en            (igr_pbb_pb3_pd2_4_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd2_ram_5_adr              (igr_pbb_pb3_pd2_5_if.adr[0]),              
/* input  logic         */ .pb3_pd2_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd2_ram_5_rd_en            (igr_pbb_pb3_pd2_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd2_ram_5_wr_data          (igr_pbb_pb3_pd2_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd2_ram_5_wr_en            (igr_pbb_pb3_pd2_5_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd2_ram_6_adr              (igr_pbb_pb3_pd2_6_if.adr[0]),              
/* input  logic         */ .pb3_pd2_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd2_ram_6_rd_en            (igr_pbb_pb3_pd2_6_if.rd_en[0]),            
/* Interface .rd_en     */ .pb3_pd2_ram_7_rd_en            (igr_pbb_pb3_pd2_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd2_ram_7_wr_data          (igr_pbb_pb3_pd2_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd2_ram_7_wr_en            (igr_pbb_pb3_pd2_7_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd3_ram_0_adr              (igr_pbb_pb3_pd3_0_if.adr[0]),              
/* input  logic         */ .pb3_pd3_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd3_ram_0_rd_en            (igr_pbb_pb3_pd3_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd3_ram_0_wr_data          (igr_pbb_pb3_pd3_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd3_ram_0_wr_en            (igr_pbb_pb3_pd3_0_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd3_ram_1_adr              (igr_pbb_pb3_pd3_1_if.adr[0]),              
/* input  logic         */ .pb3_pd3_ram_1_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd3_ram_1_rd_en            (igr_pbb_pb3_pd3_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd3_ram_1_wr_data          (igr_pbb_pb3_pd3_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd3_ram_1_wr_en            (igr_pbb_pb3_pd3_1_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd3_ram_2_adr              (igr_pbb_pb3_pd3_2_if.adr[0]),              
/* input  logic         */ .pb3_pd3_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd3_ram_2_rd_en            (igr_pbb_pb3_pd3_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd3_ram_2_wr_data          (igr_pbb_pb3_pd3_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd3_ram_2_wr_en            (igr_pbb_pb3_pd3_2_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd3_ram_3_adr              (igr_pbb_pb3_pd3_3_if.adr[0]),              
/* input  logic         */ .pb3_pd3_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd3_ram_3_rd_en            (igr_pbb_pb3_pd3_3_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd3_ram_3_wr_data          (igr_pbb_pb3_pd3_3_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd3_ram_3_wr_en            (igr_pbb_pb3_pd3_3_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd3_ram_4_adr              (igr_pbb_pb3_pd3_4_if.adr[0]),              
/* input  logic         */ .pb3_pd3_ram_4_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd3_ram_4_rd_en            (igr_pbb_pb3_pd3_4_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd3_ram_4_wr_data          (igr_pbb_pb3_pd3_4_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd3_ram_4_wr_en            (igr_pbb_pb3_pd3_4_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd3_ram_5_adr              (igr_pbb_pb3_pd3_5_if.adr[0]),              
/* input  logic         */ .pb3_pd3_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd3_ram_5_rd_en            (igr_pbb_pb3_pd3_5_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd3_ram_5_wr_data          (igr_pbb_pb3_pd3_5_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd3_ram_5_wr_en            (igr_pbb_pb3_pd3_5_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd3_ram_6_adr              (igr_pbb_pb3_pd3_6_if.adr[0]),              
/* input  logic         */ .pb3_pd3_ram_6_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd3_ram_6_rd_en            (igr_pbb_pb3_pd3_6_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd3_ram_6_wr_data          (igr_pbb_pb3_pd3_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd3_ram_6_wr_en            (igr_pbb_pb3_pd3_6_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd3_ram_7_adr              (igr_pbb_pb3_pd3_7_if.adr[0]),              
/* input  logic         */ .pb3_pd3_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd3_ram_7_rd_en            (igr_pbb_pb3_pd3_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb3_pd3_ram_7_wr_data          (igr_pbb_pb3_pd3_7_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd3_ram_7_wr_en            (igr_pbb_pb3_pd3_7_if.wr_en[0]),            
/* input  logic         */ .reset_n                        (reset_n),                                  
/* input  logic         */ .unified_regs_rd                (1'b1),                                     
/* input  logic  [31:0] */ .unified_regs_wr_data           ('0),                                       
/* input  logic         */ .vp_d_rf_0_mem_ls_enter         (1'b0),                                     
/* Interface .rd_adr    */ .vp_d_rf_0_rd_adr               (igr_pbb_vp_pd_0_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_d_rf_0_rd_en                (igr_pbb_vp_pd_0_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_d_rf_0_wr_adr               (igr_pbb_vp_pd_0_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_d_rf_0_wr_data              (igr_pbb_vp_pd_0_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_d_rf_0_wr_en                (igr_pbb_vp_pd_0_if.wr_en[0]),              
/* input  logic         */ .vp_d_rf_1_mem_ls_enter         (1'b0),                                     
/* Interface .rd_adr    */ .vp_d_rf_1_rd_adr               (igr_pbb_vp_pd_1_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_d_rf_1_rd_en                (igr_pbb_vp_pd_1_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_d_rf_1_wr_adr               (igr_pbb_vp_pd_1_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_d_rf_1_wr_data              (igr_pbb_vp_pd_1_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_d_rf_1_wr_en                (igr_pbb_vp_pd_1_if.wr_en[0]),              
/* input  logic         */ .vp_d_rf_2_mem_ls_enter         (1'b0),                                     
/* Interface .rd_adr    */ .vp_d_rf_2_rd_adr               (igr_pbb_vp_pd_2_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_d_rf_2_rd_en                (igr_pbb_vp_pd_2_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_d_rf_2_wr_adr               (igr_pbb_vp_pd_2_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_d_rf_2_wr_data              (igr_pbb_vp_pd_2_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_d_rf_2_wr_en                (igr_pbb_vp_pd_2_if.wr_en[0]),              
/* input  logic         */ .vp_d_rf_3_mem_ls_enter         (1'b0),                                     
/* Interface .rd_adr    */ .vp_d_rf_3_rd_adr               (igr_pbb_vp_pd_3_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_d_rf_3_rd_en                (igr_pbb_vp_pd_3_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_d_rf_3_wr_adr               (igr_pbb_vp_pd_3_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_d_rf_3_wr_data              (igr_pbb_vp_pd_3_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_d_rf_3_wr_en                (igr_pbb_vp_pd_3_if.wr_en[0]),              
/* input  logic         */ .vp_d_rf_4_mem_ls_enter         (1'b0),                                     
/* Interface .rd_adr    */ .vp_d_rf_4_rd_adr               (igr_pbb_vp_pd_4_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_d_rf_4_rd_en                (igr_pbb_vp_pd_4_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_d_rf_4_wr_adr               (igr_pbb_vp_pd_4_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_d_rf_4_wr_data              (igr_pbb_vp_pd_4_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_d_rf_4_wr_en                (igr_pbb_vp_pd_4_if.wr_en[0]),              
/* input  logic         */ .vp_d_rf_5_mem_ls_enter         (1'b0),                                     
/* Interface .rd_adr    */ .vp_d_rf_5_rd_adr               (igr_pbb_vp_pd_5_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_d_rf_5_rd_en                (igr_pbb_vp_pd_5_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_d_rf_5_wr_adr               (igr_pbb_vp_pd_5_if.wr_adr[0]),             
/* Interface .rd_en     */ .vp_d_rf_6_rd_en                (igr_pbb_vp_pd_6_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_d_rf_6_wr_adr               (igr_pbb_vp_pd_6_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_d_rf_6_wr_data              (igr_pbb_vp_pd_6_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_d_rf_6_wr_en                (igr_pbb_vp_pd_6_if.wr_en[0]),              
/* input  logic         */ .vp_d_rf_7_mem_ls_enter         (1'b0),                                     
/* Interface .rd_adr    */ .vp_d_rf_7_rd_adr               (igr_pbb_vp_pd_7_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_d_rf_7_rd_en                (igr_pbb_vp_pd_7_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_d_rf_7_wr_adr               (igr_pbb_vp_pd_7_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_d_rf_7_wr_data              (igr_pbb_vp_pd_7_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_d_rf_7_wr_en                (igr_pbb_vp_pd_7_if.wr_en[0]),              
/* input  logic         */ .vp_md_rf_0_mem_ls_enter        (1'b0),                                     
/* Interface .rd_adr    */ .vp_md_rf_0_rd_adr              (igr_pbb_vp_md_0_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_md_rf_0_rd_en               (igr_pbb_vp_md_0_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_md_rf_0_wr_adr              (igr_pbb_vp_md_0_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_md_rf_0_wr_data             (igr_pbb_vp_md_0_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_md_rf_0_wr_en               (igr_pbb_vp_md_0_if.wr_en[0]),              
/* input  logic         */ .vp_md_rf_1_mem_ls_enter        (1'b0),                                     
/* Interface .rd_adr    */ .vp_md_rf_1_rd_adr              (igr_pbb_vp_md_1_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_md_rf_1_rd_en               (igr_pbb_vp_md_1_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_md_rf_1_wr_adr              (igr_pbb_vp_md_1_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_md_rf_1_wr_data             (igr_pbb_vp_md_1_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_md_rf_1_wr_en               (igr_pbb_vp_md_1_if.wr_en[0]),              
/* input  logic         */ .vp_md_rf_2_mem_ls_enter        (1'b0),                                     
/* Interface .rd_adr    */ .vp_md_rf_2_rd_adr              (igr_pbb_vp_md_2_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_md_rf_2_rd_en               (igr_pbb_vp_md_2_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_md_rf_2_wr_adr              (igr_pbb_vp_md_2_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_md_rf_2_wr_data             (igr_pbb_vp_md_2_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_md_rf_2_wr_en               (igr_pbb_vp_md_2_if.wr_en[0]),              
/* input  logic         */ .vp_md_rf_3_mem_ls_enter        (1'b0),                                     
/* Interface .rd_adr    */ .vp_md_rf_3_rd_adr              (igr_pbb_vp_md_3_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_md_rf_3_rd_en               (igr_pbb_vp_md_3_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_md_rf_3_wr_adr              (igr_pbb_vp_md_3_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_md_rf_3_wr_data             (igr_pbb_vp_md_3_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_md_rf_3_wr_en               (igr_pbb_vp_md_3_if.wr_en[0]),              
/* input  logic         */ .vp_md_rf_4_mem_ls_enter        (1'b0),                                     
/* Interface .rd_adr    */ .vp_md_rf_4_rd_adr              (igr_pbb_vp_md_4_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_md_rf_4_rd_en               (igr_pbb_vp_md_4_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_md_rf_4_wr_adr              (igr_pbb_vp_md_4_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_md_rf_4_wr_data             (igr_pbb_vp_md_4_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_md_rf_4_wr_en               (igr_pbb_vp_md_4_if.wr_en[0]),              
/* input  logic         */ .vp_md_rf_5_mem_ls_enter        (1'b0),                                     
/* Interface .rd_adr    */ .vp_md_rf_5_rd_adr              (igr_pbb_vp_md_5_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_md_rf_5_rd_en               (igr_pbb_vp_md_5_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_md_rf_5_wr_adr              (igr_pbb_vp_md_5_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_md_rf_5_wr_data             (igr_pbb_vp_md_5_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_md_rf_5_wr_en               (igr_pbb_vp_md_5_if.wr_en[0]),              
/* input  logic         */ .vp_md_rf_6_mem_ls_enter        (1'b0),                                     
/* Interface .rd_adr    */ .vp_md_rf_6_rd_adr              (igr_pbb_vp_md_6_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_md_rf_6_rd_en               (igr_pbb_vp_md_6_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_md_rf_6_wr_adr              (igr_pbb_vp_md_6_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_md_rf_6_wr_data             (igr_pbb_vp_md_6_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_md_rf_6_wr_en               (igr_pbb_vp_md_6_if.wr_en[0]),              
/* input  logic         */ .vp_md_rf_7_mem_ls_enter        (1'b0),                                     
/* Interface .rd_adr    */ .vp_md_rf_7_rd_adr              (igr_pbb_vp_md_7_if.rd_adr[0]),             
/* Interface .rd_en     */ .vp_md_rf_7_rd_en               (igr_pbb_vp_md_7_if.rd_en[0]),              
/* Interface .wr_adr    */ .vp_md_rf_7_wr_adr              (igr_pbb_vp_md_7_if.wr_adr[0]),             
/* Interface .wr_data   */ .vp_md_rf_7_wr_data             (igr_pbb_vp_md_7_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_md_rf_7_wr_en               (igr_pbb_vp_md_7_if.wr_en[0]),              
/* input  logic         */ .IGR_PBB_ECC_COR_ERR_reg_sel    (1'b0),                                     
/* input  logic         */ .IGR_PBB_ECC_UNCOR_ERR_reg_sel  (1'b0),                                     
/* input  logic         */ .PB0_MD_RAM_0_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB0_MD_RAM_0_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB0_MD_RAM_1_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB0_MD_RAM_1_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB0_MD_RAM_2_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic  [72:0] */ .igr_pbb_pb0_md_ram_3_from_mem  (igr_pbb_pb0_md_ram_3_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb0_pd0_ram_0_from_mem (igr_pbb_pb0_pd0_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd0_ram_1_from_mem (igr_pbb_pb0_pd0_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd0_ram_2_from_mem (igr_pbb_pb0_pd0_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd2_ram_6_from_mem (igr_pbb_pb3_pd2_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd2_ram_7_from_mem (igr_pbb_pb3_pd2_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb3_pd3_ram_0_from_mem (igr_pbb_pb3_pd3_ram_0_from_mem),           
/* input  logic         */ .PB0_MD_RAM_2_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB0_MD_RAM_3_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB0_MD_RAM_3_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_2_CFG_reg_sel      (1'b0),                                     
/* Interface .adr       */ .pb2_pd3_ram_0_adr              (igr_pbb_pb2_pd3_0_if.adr[0]),              
/* input  logic         */ .pb2_pd3_ram_0_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd3_ram_0_rd_en            (igr_pbb_pb2_pd3_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd3_ram_0_wr_data          (igr_pbb_pb2_pd3_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd0_ram_4_wr_en            (igr_pbb_pb3_pd0_4_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd0_ram_5_adr              (igr_pbb_pb3_pd0_5_if.adr[0]),              
/* input  logic         */ .pb3_pd0_ram_5_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb3_pd0_ram_5_rd_en            (igr_pbb_pb3_pd0_5_if.rd_en[0]),            
/* Interface .rd_en     */ .pb1_pd1_ram_0_rd_en            (igr_pbb_pb1_pd1_0_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd1_ram_0_wr_data          (igr_pbb_pb1_pd1_0_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd1_ram_0_wr_en            (igr_pbb_pb1_pd1_0_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd1_ram_1_adr              (igr_pbb_pb1_pd1_1_if.adr[0]),              
/* Interface .rd_en     */ .pb1_pd3_ram_1_rd_en            (igr_pbb_pb1_pd3_1_if.rd_en[0]),            
/* Interface .wr_data   */ .pb1_pd3_ram_1_wr_data          (igr_pbb_pb1_pd3_1_if.wr_data[0]),          
/* Interface .wr_en     */ .pb1_pd3_ram_1_wr_en            (igr_pbb_pb1_pd3_1_if.wr_en[0]),            
/* Interface .adr       */ .pb1_pd3_ram_2_adr              (igr_pbb_pb1_pd3_2_if.adr[0]),              
/* Interface .wr_en     */ .pb0_pd3_ram_2_wr_en            (igr_pbb_pb0_pd3_2_if.wr_en[0]),            
/* Interface .adr       */ .pb0_pd3_ram_3_adr              (igr_pbb_pb0_pd3_3_if.adr[0]),              
/* input  logic         */ .pb0_pd3_ram_3_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd3_ram_3_rd_en            (igr_pbb_pb0_pd3_3_if.rd_en[0]),            
/* input  logic         */ .PB3_PD0_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_MD_RAM_3_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_1_CFG_reg_sel      (1'b0),                                     
/* Interface .adr       */ .pb2_pd0_ram_7_adr              (igr_pbb_pb2_pd0_7_if.adr[0]),              
/* input  logic         */ .pb2_pd0_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb2_pd0_ram_7_rd_en            (igr_pbb_pb2_pd0_7_if.rd_en[0]),            
/* Interface .wr_data   */ .pb2_pd0_ram_7_wr_data          (igr_pbb_pb2_pd0_7_if.wr_data[0]),          
/* Interface .wr_data   */ .pb3_pd2_ram_6_wr_data          (igr_pbb_pb3_pd2_6_if.wr_data[0]),          
/* Interface .wr_en     */ .pb3_pd2_ram_6_wr_en            (igr_pbb_pb3_pd2_6_if.wr_en[0]),            
/* Interface .adr       */ .pb3_pd2_ram_7_adr              (igr_pbb_pb3_pd2_7_if.adr[0]),              
/* input  logic         */ .pb3_pd2_ram_7_mem_ls_enter     (1'b0),                                     
/* Interface .wr_data   */ .vp_d_rf_5_wr_data              (igr_pbb_vp_pd_5_if.wr_data[0]),            
/* Interface .wr_en     */ .vp_d_rf_5_wr_en                (igr_pbb_vp_pd_5_if.wr_en[0]),              
/* input  logic         */ .vp_d_rf_6_mem_ls_enter         (1'b0),                                     
/* Interface .rd_adr    */ .vp_d_rf_6_rd_adr               (igr_pbb_vp_pd_6_if.rd_adr[0]),             
/* input  logic         */ .PB0_PD0_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD0_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD1_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD2_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB0_PD3_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_MD_RAM_0_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB1_MD_RAM_0_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB1_MD_RAM_1_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB1_MD_RAM_1_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB1_MD_RAM_2_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB1_MD_RAM_2_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB1_MD_RAM_3_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB1_MD_RAM_3_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD0_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD1_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD2_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB1_PD3_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_MD_RAM_0_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB2_MD_RAM_0_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB2_MD_RAM_1_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB2_MD_RAM_1_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB2_MD_RAM_2_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB2_MD_RAM_2_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB2_MD_RAM_3_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD0_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD1_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD2_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB2_PD3_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_MD_RAM_0_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB3_MD_RAM_0_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB3_MD_RAM_1_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB3_MD_RAM_1_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB3_MD_RAM_2_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB3_MD_RAM_2_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB3_MD_RAM_3_CFG_reg_sel       (1'b0),                                     
/* input  logic         */ .PB3_MD_RAM_3_STATUS_reg_sel    (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD0_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD1_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .pb0_pd0_ram_2_mem_ls_enter     (1'b0),                                     
/* Interface .rd_en     */ .pb0_pd0_ram_2_rd_en            (igr_pbb_pb0_pd0_2_if.rd_en[0]),            
/* Interface .wr_data   */ .pb0_pd0_ram_2_wr_data          (igr_pbb_pb0_pd0_2_if.wr_data[0]),          
/* Interface .wr_en     */ .pb0_pd0_ram_2_wr_en            (igr_pbb_pb0_pd0_2_if.wr_en[0]),            
/* input  logic         */ .PB3_PD2_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD2_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_0_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_0_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_1_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_1_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_2_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_2_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_3_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_3_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_4_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_4_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_5_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_5_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_6_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_6_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_7_CFG_reg_sel      (1'b0),                                     
/* input  logic         */ .PB3_PD3_RAM_7_STATUS_reg_sel   (1'b0),                                     
/* input  logic         */ .VP_D_RF_0_CFG_reg_sel          (1'b0),                                     
/* input  logic         */ .VP_D_RF_0_STATUS_reg_sel       (1'b0),                                     
/* input  logic         */ .VP_D_RF_1_CFG_reg_sel          (1'b0),                                     
/* input  logic         */ .VP_D_RF_1_STATUS_reg_sel       (1'b0),                                     
/* input  logic         */ .VP_D_RF_2_CFG_reg_sel          (1'b0),                                     
/* input  logic         */ .VP_D_RF_2_STATUS_reg_sel       (1'b0),                                     
/* input  logic         */ .VP_D_RF_3_CFG_reg_sel          (1'b0),                                     
/* input  logic         */ .VP_D_RF_3_STATUS_reg_sel       (1'b0),                                     
/* input  logic         */ .VP_D_RF_4_CFG_reg_sel          (1'b0),                                     
/* input  logic         */ .VP_D_RF_4_STATUS_reg_sel       (1'b0),                                     
/* input  logic         */ .VP_D_RF_5_CFG_reg_sel          (1'b0),                                     
/* input  logic         */ .VP_D_RF_5_STATUS_reg_sel       (1'b0),                                     
/* input  logic         */ .VP_D_RF_6_CFG_reg_sel          (1'b0),                                     
/* input  logic         */ .VP_D_RF_6_STATUS_reg_sel       (1'b0),                                     
/* input  logic         */ .VP_D_RF_7_CFG_reg_sel          (1'b0),                                     
/* input  logic         */ .VP_D_RF_7_STATUS_reg_sel       (1'b0),                                     
/* input  logic         */ .VP_MD_RF_0_CFG_reg_sel         (1'b0),                                     
/* input  logic         */ .VP_MD_RF_0_STATUS_reg_sel      (1'b0),                                     
/* input  logic         */ .VP_MD_RF_1_CFG_reg_sel         (1'b0),                                     
/* input  logic         */ .VP_MD_RF_1_STATUS_reg_sel      (1'b0),                                     
/* input  logic         */ .VP_MD_RF_2_CFG_reg_sel         (1'b0),                                     
/* input  logic         */ .VP_MD_RF_2_STATUS_reg_sel      (1'b0),                                     
/* input  logic         */ .VP_MD_RF_3_CFG_reg_sel         (1'b0),                                     
/* input  logic         */ .VP_MD_RF_3_STATUS_reg_sel      (1'b0),                                     
/* input  logic         */ .VP_MD_RF_4_CFG_reg_sel         (1'b0),                                     
/* input  logic         */ .VP_MD_RF_4_STATUS_reg_sel      (1'b0),                                     
/* input  logic         */ .VP_MD_RF_5_CFG_reg_sel         (1'b0),                                     
/* input  logic         */ .VP_MD_RF_5_STATUS_reg_sel      (1'b0),                                     
/* input  logic         */ .VP_MD_RF_6_CFG_reg_sel         (1'b0),                                     
/* input  logic         */ .VP_MD_RF_6_STATUS_reg_sel      (1'b0),                                     
/* input  logic         */ .VP_MD_RF_7_CFG_reg_sel         (1'b0),                                     
/* input  logic         */ .VP_MD_RF_7_STATUS_reg_sel      (1'b0),                                     
/* input  logic         */ .clk                            (cclk),                                     
/* input  logic  [72:0] */ .igr_pbb_pb0_md_ram_0_from_mem  (igr_pbb_pb0_md_ram_0_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb0_md_ram_1_from_mem  (igr_pbb_pb0_md_ram_1_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb0_md_ram_2_from_mem  (igr_pbb_pb0_md_ram_2_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb0_pd0_ram_3_from_mem (igr_pbb_pb0_pd0_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd0_ram_4_from_mem (igr_pbb_pb0_pd0_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd0_ram_5_from_mem (igr_pbb_pb0_pd0_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd0_ram_6_from_mem (igr_pbb_pb0_pd0_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd0_ram_7_from_mem (igr_pbb_pb0_pd0_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd1_ram_0_from_mem (igr_pbb_pb0_pd1_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd1_ram_1_from_mem (igr_pbb_pb0_pd1_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd1_ram_2_from_mem (igr_pbb_pb0_pd1_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd1_ram_3_from_mem (igr_pbb_pb0_pd1_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd1_ram_4_from_mem (igr_pbb_pb0_pd1_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd1_ram_5_from_mem (igr_pbb_pb0_pd1_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd1_ram_6_from_mem (igr_pbb_pb0_pd1_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd1_ram_7_from_mem (igr_pbb_pb0_pd1_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd2_ram_0_from_mem (igr_pbb_pb0_pd2_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd2_ram_1_from_mem (igr_pbb_pb0_pd2_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd2_ram_2_from_mem (igr_pbb_pb0_pd2_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd2_ram_3_from_mem (igr_pbb_pb0_pd2_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd2_ram_4_from_mem (igr_pbb_pb0_pd2_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd2_ram_5_from_mem (igr_pbb_pb0_pd2_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd2_ram_6_from_mem (igr_pbb_pb0_pd2_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd2_ram_7_from_mem (igr_pbb_pb0_pd2_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd3_ram_0_from_mem (igr_pbb_pb0_pd3_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd3_ram_1_from_mem (igr_pbb_pb0_pd3_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd3_ram_2_from_mem (igr_pbb_pb0_pd3_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd3_ram_3_from_mem (igr_pbb_pb0_pd3_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd3_ram_4_from_mem (igr_pbb_pb0_pd3_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd3_ram_5_from_mem (igr_pbb_pb0_pd3_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd3_ram_6_from_mem (igr_pbb_pb0_pd3_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb0_pd3_ram_7_from_mem (igr_pbb_pb0_pd3_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_md_ram_0_from_mem  (igr_pbb_pb1_md_ram_0_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb1_md_ram_1_from_mem  (igr_pbb_pb1_md_ram_1_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb1_md_ram_2_from_mem  (igr_pbb_pb1_md_ram_2_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb1_md_ram_3_from_mem  (igr_pbb_pb1_md_ram_3_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb1_pd0_ram_0_from_mem (igr_pbb_pb1_pd0_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd0_ram_1_from_mem (igr_pbb_pb1_pd0_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd0_ram_2_from_mem (igr_pbb_pb1_pd0_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd0_ram_3_from_mem (igr_pbb_pb1_pd0_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd0_ram_4_from_mem (igr_pbb_pb1_pd0_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd0_ram_5_from_mem (igr_pbb_pb1_pd0_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd0_ram_6_from_mem (igr_pbb_pb1_pd0_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd0_ram_7_from_mem (igr_pbb_pb1_pd0_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd1_ram_0_from_mem (igr_pbb_pb1_pd1_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd1_ram_1_from_mem (igr_pbb_pb1_pd1_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd1_ram_2_from_mem (igr_pbb_pb1_pd1_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd1_ram_3_from_mem (igr_pbb_pb1_pd1_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd1_ram_4_from_mem (igr_pbb_pb1_pd1_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd1_ram_5_from_mem (igr_pbb_pb1_pd1_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd1_ram_6_from_mem (igr_pbb_pb1_pd1_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd1_ram_7_from_mem (igr_pbb_pb1_pd1_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd2_ram_0_from_mem (igr_pbb_pb1_pd2_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd2_ram_1_from_mem (igr_pbb_pb1_pd2_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd2_ram_2_from_mem (igr_pbb_pb1_pd2_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd2_ram_3_from_mem (igr_pbb_pb1_pd2_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd2_ram_4_from_mem (igr_pbb_pb1_pd2_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd2_ram_5_from_mem (igr_pbb_pb1_pd2_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd2_ram_6_from_mem (igr_pbb_pb1_pd2_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd2_ram_7_from_mem (igr_pbb_pb1_pd2_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd3_ram_0_from_mem (igr_pbb_pb1_pd3_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd3_ram_1_from_mem (igr_pbb_pb1_pd3_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd3_ram_2_from_mem (igr_pbb_pb1_pd3_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd3_ram_3_from_mem (igr_pbb_pb1_pd3_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd3_ram_4_from_mem (igr_pbb_pb1_pd3_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd3_ram_5_from_mem (igr_pbb_pb1_pd3_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd3_ram_6_from_mem (igr_pbb_pb1_pd3_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb1_pd3_ram_7_from_mem (igr_pbb_pb1_pd3_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_md_ram_0_from_mem  (igr_pbb_pb2_md_ram_0_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb2_md_ram_1_from_mem  (igr_pbb_pb2_md_ram_1_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb2_md_ram_2_from_mem  (igr_pbb_pb2_md_ram_2_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb2_md_ram_3_from_mem  (igr_pbb_pb2_md_ram_3_from_mem),            
/* input  logic  [72:0] */ .igr_pbb_pb2_pd0_ram_0_from_mem (igr_pbb_pb2_pd0_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd0_ram_1_from_mem (igr_pbb_pb2_pd0_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd0_ram_2_from_mem (igr_pbb_pb2_pd0_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd0_ram_3_from_mem (igr_pbb_pb2_pd0_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd0_ram_4_from_mem (igr_pbb_pb2_pd0_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd0_ram_5_from_mem (igr_pbb_pb2_pd0_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd0_ram_6_from_mem (igr_pbb_pb2_pd0_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd0_ram_7_from_mem (igr_pbb_pb2_pd0_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd1_ram_0_from_mem (igr_pbb_pb2_pd1_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd1_ram_1_from_mem (igr_pbb_pb2_pd1_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd1_ram_2_from_mem (igr_pbb_pb2_pd1_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd1_ram_3_from_mem (igr_pbb_pb2_pd1_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd1_ram_4_from_mem (igr_pbb_pb2_pd1_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd1_ram_5_from_mem (igr_pbb_pb2_pd1_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd1_ram_6_from_mem (igr_pbb_pb2_pd1_ram_6_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd1_ram_7_from_mem (igr_pbb_pb2_pd1_ram_7_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd2_ram_0_from_mem (igr_pbb_pb2_pd2_ram_0_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd2_ram_1_from_mem (igr_pbb_pb2_pd2_ram_1_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd2_ram_2_from_mem (igr_pbb_pb2_pd2_ram_2_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd2_ram_3_from_mem (igr_pbb_pb2_pd2_ram_3_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd2_ram_4_from_mem (igr_pbb_pb2_pd2_ram_4_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd2_ram_5_from_mem (igr_pbb_pb2_pd2_ram_5_from_mem),           
/* input  logic  [72:0] */ .igr_pbb_pb2_pd2_ram_6_from_mem (igr_pbb_pb2_pd2_ram_6_from_mem),           
/* output logic         */ .vp_d_rf_0_init_done            (),                                         
/* Interface .rd_data   */ .vp_d_rf_0_rd_data              (igr_pbb_vp_pd_0_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_d_rf_0_rd_valid             (igr_pbb_vp_pd_0_if.rd_valid[0]),           
/* output logic         */ .vp_d_rf_1_ecc_uncor_err        (),                                         
/* output logic         */ .vp_d_rf_2_init_done            (),                                         
/* Interface .rd_data   */ .vp_d_rf_2_rd_data              (igr_pbb_vp_pd_2_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_d_rf_2_rd_valid             (igr_pbb_vp_pd_2_if.rd_valid[0]),           
/* output logic         */ .vp_d_rf_3_ecc_uncor_err        (),                                         
/* output logic         */ .vp_d_rf_3_init_done            (),                                         
/* Interface .rd_data   */ .vp_d_rf_3_rd_data              (igr_pbb_vp_pd_3_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_d_rf_3_rd_valid             (igr_pbb_vp_pd_3_if.rd_valid[0]),           
/* output logic         */ .vp_d_rf_4_ecc_uncor_err        (),                                         
/* output logic         */ .vp_d_rf_4_init_done            (),                                         
/* Interface .rd_data   */ .vp_d_rf_4_rd_data              (igr_pbb_vp_pd_4_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_d_rf_4_rd_valid             (igr_pbb_vp_pd_4_if.rd_valid[0]),           
/* output logic         */ .vp_d_rf_5_ecc_uncor_err        (),                                         
/* output logic         */ .vp_d_rf_5_init_done            (),                                         
/* Interface .rd_data   */ .vp_d_rf_5_rd_data              (igr_pbb_vp_pd_5_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_d_rf_5_rd_valid             (igr_pbb_vp_pd_5_if.rd_valid[0]),           
/* output logic         */ .igr_pbb_ecc_int                (),                                         
/* output logic         */ .igr_pbb_init_done              (),                                         
/* output logic  [90:0] */ .igr_pbb_pb0_md_ram_0_to_mem    (igr_pbb_pb0_md_ram_0_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb0_md_ram_1_to_mem    (igr_pbb_pb0_md_ram_1_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb0_md_ram_2_to_mem    (igr_pbb_pb0_md_ram_2_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb0_md_ram_3_to_mem    (igr_pbb_pb0_md_ram_3_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb0_pd0_ram_0_to_mem   (igr_pbb_pb0_pd0_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd0_ram_1_to_mem   (igr_pbb_pb0_pd0_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd0_ram_2_to_mem   (igr_pbb_pb0_pd0_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd0_ram_3_to_mem   (igr_pbb_pb0_pd0_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd0_ram_4_to_mem   (igr_pbb_pb0_pd0_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd0_ram_5_to_mem   (igr_pbb_pb0_pd0_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd0_ram_6_to_mem   (igr_pbb_pb0_pd0_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd0_ram_7_to_mem   (igr_pbb_pb0_pd0_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd1_ram_0_to_mem   (igr_pbb_pb0_pd1_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd1_ram_1_to_mem   (igr_pbb_pb0_pd1_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd1_ram_2_to_mem   (igr_pbb_pb0_pd1_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd1_ram_3_to_mem   (igr_pbb_pb0_pd1_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd1_ram_4_to_mem   (igr_pbb_pb0_pd1_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd1_ram_5_to_mem   (igr_pbb_pb0_pd1_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd1_ram_6_to_mem   (igr_pbb_pb0_pd1_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd1_ram_7_to_mem   (igr_pbb_pb0_pd1_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd2_ram_0_to_mem   (igr_pbb_pb0_pd2_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd2_ram_1_to_mem   (igr_pbb_pb0_pd2_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd2_ram_2_to_mem   (igr_pbb_pb0_pd2_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd2_ram_3_to_mem   (igr_pbb_pb0_pd2_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd2_ram_4_to_mem   (igr_pbb_pb0_pd2_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd2_ram_5_to_mem   (igr_pbb_pb0_pd2_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd2_ram_6_to_mem   (igr_pbb_pb0_pd2_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd2_ram_7_to_mem   (igr_pbb_pb0_pd2_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd3_ram_0_to_mem   (igr_pbb_pb0_pd3_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd3_ram_1_to_mem   (igr_pbb_pb0_pd3_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd3_ram_2_to_mem   (igr_pbb_pb0_pd3_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd3_ram_3_to_mem   (igr_pbb_pb0_pd3_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_md_ram_0_to_mem    (igr_pbb_pb1_md_ram_0_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb1_md_ram_1_to_mem    (igr_pbb_pb1_md_ram_1_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb1_md_ram_2_to_mem    (igr_pbb_pb1_md_ram_2_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb1_md_ram_3_to_mem    (igr_pbb_pb1_md_ram_3_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb1_pd0_ram_0_to_mem   (igr_pbb_pb1_pd0_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd0_ram_1_to_mem   (igr_pbb_pb1_pd0_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd0_ram_2_to_mem   (igr_pbb_pb1_pd0_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd0_ram_3_to_mem   (igr_pbb_pb1_pd0_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd0_ram_4_to_mem   (igr_pbb_pb1_pd0_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd0_ram_5_to_mem   (igr_pbb_pb1_pd0_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd0_ram_6_to_mem   (igr_pbb_pb1_pd0_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd0_ram_7_to_mem   (igr_pbb_pb1_pd0_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd1_ram_0_to_mem   (igr_pbb_pb1_pd1_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd1_ram_1_to_mem   (igr_pbb_pb1_pd1_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd1_ram_2_to_mem   (igr_pbb_pb1_pd1_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd1_ram_3_to_mem   (igr_pbb_pb1_pd1_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd1_ram_4_to_mem   (igr_pbb_pb1_pd1_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd1_ram_5_to_mem   (igr_pbb_pb1_pd1_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd1_ram_6_to_mem   (igr_pbb_pb1_pd1_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd1_ram_7_to_mem   (igr_pbb_pb1_pd1_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd2_ram_0_to_mem   (igr_pbb_pb1_pd2_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd2_ram_1_to_mem   (igr_pbb_pb1_pd2_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd2_ram_2_to_mem   (igr_pbb_pb1_pd2_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd2_ram_3_to_mem   (igr_pbb_pb1_pd2_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd2_ram_4_to_mem   (igr_pbb_pb1_pd2_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd2_ram_5_to_mem   (igr_pbb_pb1_pd2_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd2_ram_6_to_mem   (igr_pbb_pb1_pd2_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd2_ram_7_to_mem   (igr_pbb_pb1_pd2_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd3_ram_0_to_mem   (igr_pbb_pb1_pd3_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd3_ram_1_to_mem   (igr_pbb_pb1_pd3_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd3_ram_2_to_mem   (igr_pbb_pb1_pd3_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd3_ram_3_to_mem   (igr_pbb_pb1_pd3_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd3_ram_4_to_mem   (igr_pbb_pb1_pd3_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd3_ram_5_to_mem   (igr_pbb_pb1_pd3_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd3_ram_6_to_mem   (igr_pbb_pb1_pd3_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb1_pd3_ram_7_to_mem   (igr_pbb_pb1_pd3_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_md_ram_0_to_mem    (igr_pbb_pb2_md_ram_0_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb2_md_ram_1_to_mem    (igr_pbb_pb2_md_ram_1_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb2_md_ram_2_to_mem    (igr_pbb_pb2_md_ram_2_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb2_md_ram_3_to_mem    (igr_pbb_pb2_md_ram_3_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb2_pd0_ram_0_to_mem   (igr_pbb_pb2_pd0_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd0_ram_1_to_mem   (igr_pbb_pb2_pd0_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd0_ram_2_to_mem   (igr_pbb_pb2_pd0_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd0_ram_3_to_mem   (igr_pbb_pb2_pd0_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd0_ram_4_to_mem   (igr_pbb_pb2_pd0_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd0_ram_5_to_mem   (igr_pbb_pb2_pd0_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd0_ram_6_to_mem   (igr_pbb_pb2_pd0_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd0_ram_7_to_mem   (igr_pbb_pb2_pd0_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd1_ram_0_to_mem   (igr_pbb_pb2_pd1_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd1_ram_1_to_mem   (igr_pbb_pb2_pd1_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd1_ram_2_to_mem   (igr_pbb_pb2_pd1_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd1_ram_3_to_mem   (igr_pbb_pb2_pd1_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd1_ram_4_to_mem   (igr_pbb_pb2_pd1_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd1_ram_5_to_mem   (igr_pbb_pb2_pd1_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd1_ram_6_to_mem   (igr_pbb_pb2_pd1_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd1_ram_7_to_mem   (igr_pbb_pb2_pd1_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd2_ram_0_to_mem   (igr_pbb_pb2_pd2_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd2_ram_1_to_mem   (igr_pbb_pb2_pd2_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd2_ram_2_to_mem   (igr_pbb_pb2_pd2_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd2_ram_3_to_mem   (igr_pbb_pb2_pd2_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd2_ram_4_to_mem   (igr_pbb_pb2_pd2_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd2_ram_5_to_mem   (igr_pbb_pb2_pd2_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd2_ram_6_to_mem   (igr_pbb_pb2_pd2_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd2_ram_7_to_mem   (igr_pbb_pb2_pd2_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd3_ram_0_to_mem   (igr_pbb_pb2_pd3_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd3_ram_1_to_mem   (igr_pbb_pb2_pd3_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd3_ram_2_to_mem   (igr_pbb_pb2_pd3_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd3_ram_3_to_mem   (igr_pbb_pb2_pd3_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd3_ram_4_to_mem   (igr_pbb_pb2_pd3_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd3_ram_5_to_mem   (igr_pbb_pb2_pd3_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd3_ram_6_to_mem   (igr_pbb_pb2_pd3_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb2_pd3_ram_7_to_mem   (igr_pbb_pb2_pd3_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_md_ram_0_to_mem    (igr_pbb_pb3_md_ram_0_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb3_md_ram_1_to_mem    (igr_pbb_pb3_md_ram_1_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb3_md_ram_2_to_mem    (igr_pbb_pb3_md_ram_2_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb3_md_ram_3_to_mem    (igr_pbb_pb3_md_ram_3_to_mem),              
/* output logic  [90:0] */ .igr_pbb_pb3_pd0_ram_0_to_mem   (igr_pbb_pb3_pd0_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd0_ram_1_to_mem   (igr_pbb_pb3_pd0_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd0_ram_2_to_mem   (igr_pbb_pb3_pd0_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd0_ram_3_to_mem   (igr_pbb_pb3_pd0_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd0_ram_4_to_mem   (igr_pbb_pb3_pd0_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd0_ram_5_to_mem   (igr_pbb_pb3_pd0_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd0_ram_6_to_mem   (igr_pbb_pb3_pd0_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd0_ram_7_to_mem   (igr_pbb_pb3_pd0_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd1_ram_0_to_mem   (igr_pbb_pb3_pd1_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd1_ram_1_to_mem   (igr_pbb_pb3_pd1_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd1_ram_2_to_mem   (igr_pbb_pb3_pd1_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd1_ram_3_to_mem   (igr_pbb_pb3_pd1_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd1_ram_4_to_mem   (igr_pbb_pb3_pd1_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd1_ram_5_to_mem   (igr_pbb_pb3_pd1_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd1_ram_6_to_mem   (igr_pbb_pb3_pd1_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd1_ram_7_to_mem   (igr_pbb_pb3_pd1_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd2_ram_0_to_mem   (igr_pbb_pb3_pd2_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd2_ram_1_to_mem   (igr_pbb_pb3_pd2_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd2_ram_2_to_mem   (igr_pbb_pb3_pd2_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd2_ram_3_to_mem   (igr_pbb_pb3_pd2_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd2_ram_4_to_mem   (igr_pbb_pb3_pd2_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd2_ram_5_to_mem   (igr_pbb_pb3_pd2_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd2_ram_6_to_mem   (igr_pbb_pb3_pd2_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd2_ram_7_to_mem   (igr_pbb_pb3_pd2_ram_7_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd3_ram_0_to_mem   (igr_pbb_pb3_pd3_ram_0_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd3_ram_1_to_mem   (igr_pbb_pb3_pd3_ram_1_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd3_ram_2_to_mem   (igr_pbb_pb3_pd3_ram_2_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd3_ram_3_to_mem   (igr_pbb_pb3_pd3_ram_3_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd3_ram_4_to_mem   (igr_pbb_pb3_pd3_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd3_ram_5_to_mem   (igr_pbb_pb3_pd3_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd3_ram_6_to_mem   (igr_pbb_pb3_pd3_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb3_pd3_ram_7_to_mem   (igr_pbb_pb3_pd3_ram_7_to_mem),             
/* output logic  [97:0] */ .igr_pbb_vp_d_rf_0_to_mem       (igr_pbb_vp_d_rf_0_to_mem),                 
/* output logic  [97:0] */ .igr_pbb_vp_d_rf_1_to_mem       (igr_pbb_vp_d_rf_1_to_mem),                 
/* output logic  [97:0] */ .igr_pbb_vp_d_rf_2_to_mem       (igr_pbb_vp_d_rf_2_to_mem),                 
/* output logic  [97:0] */ .igr_pbb_vp_d_rf_3_to_mem       (igr_pbb_vp_d_rf_3_to_mem),                 
/* output logic  [97:0] */ .igr_pbb_vp_d_rf_4_to_mem       (igr_pbb_vp_d_rf_4_to_mem),                 
/* output logic  [97:0] */ .igr_pbb_vp_d_rf_5_to_mem       (igr_pbb_vp_d_rf_5_to_mem),                 
/* output logic  [97:0] */ .igr_pbb_vp_d_rf_6_to_mem       (igr_pbb_vp_d_rf_6_to_mem),                 
/* output logic  [97:0] */ .igr_pbb_vp_d_rf_7_to_mem       (igr_pbb_vp_d_rf_7_to_mem),                 
/* output logic  [85:0] */ .igr_pbb_vp_md_rf_0_to_mem      (igr_pbb_vp_md_rf_0_to_mem),                
/* output logic  [85:0] */ .igr_pbb_vp_md_rf_1_to_mem      (igr_pbb_vp_md_rf_1_to_mem),                
/* output logic  [85:0] */ .igr_pbb_vp_md_rf_2_to_mem      (igr_pbb_vp_md_rf_2_to_mem),                
/* output logic  [85:0] */ .igr_pbb_vp_md_rf_7_to_mem      (igr_pbb_vp_md_rf_7_to_mem),                
/* output logic         */ .pb0_md_ram_0_ecc_uncor_err     (),                                         
/* output logic         */ .pb0_md_ram_0_init_done         (),                                         
/* Interface .rd_data   */ .pb0_md_ram_0_rd_data           (igr_pbb_pb0_md0_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb0_md_ram_0_rd_valid          (igr_pbb_pb0_md0_if.rd_valid[0]),           
/* output logic         */ .pb0_md_ram_1_ecc_uncor_err     (),                                         
/* output logic         */ .pb0_md_ram_1_init_done         (),                                         
/* Interface .rd_data   */ .pb0_md_ram_1_rd_data           (igr_pbb_pb0_md1_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb0_md_ram_1_rd_valid          (igr_pbb_pb0_md1_if.rd_valid[0]),           
/* output logic         */ .pb0_md_ram_2_ecc_uncor_err     (),                                         
/* output logic         */ .pb0_md_ram_2_init_done         (),                                         
/* Interface .rd_data   */ .pb0_md_ram_2_rd_data           (igr_pbb_pb0_md2_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb0_md_ram_2_rd_valid          (igr_pbb_pb0_md2_if.rd_valid[0]),           
/* output logic         */ .pb0_md_ram_3_ecc_uncor_err     (),                                         
/* output logic         */ .pb0_md_ram_3_init_done         (),                                         
/* Interface .rd_data   */ .pb0_md_ram_3_rd_data           (igr_pbb_pb0_md3_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb0_md_ram_3_rd_valid          (igr_pbb_pb0_md3_if.rd_valid[0]),           
/* output logic         */ .pb0_pd0_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd0_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd0_ram_0_rd_data          (igr_pbb_pb0_pd0_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd0_ram_0_rd_valid         (igr_pbb_pb0_pd0_0_if.rd_valid[0]),         
/* output logic         */ .pb0_pd0_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd0_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd0_ram_1_rd_data          (igr_pbb_pb0_pd0_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd0_ram_1_rd_valid         (igr_pbb_pb0_pd0_1_if.rd_valid[0]),         
/* output logic         */ .pb0_pd0_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd0_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd0_ram_2_rd_data          (igr_pbb_pb0_pd0_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd0_ram_2_rd_valid         (igr_pbb_pb0_pd0_2_if.rd_valid[0]),         
/* output logic         */ .pb0_pd0_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd0_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd0_ram_3_rd_data          (igr_pbb_pb0_pd0_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd0_ram_3_rd_valid         (igr_pbb_pb0_pd0_3_if.rd_valid[0]),         
/* output logic         */ .pb0_pd0_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd0_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd0_ram_4_rd_data          (igr_pbb_pb0_pd0_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd0_ram_4_rd_valid         (igr_pbb_pb0_pd0_4_if.rd_valid[0]),         
/* output logic         */ .pb0_pd0_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd0_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd0_ram_5_rd_data          (igr_pbb_pb0_pd0_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd0_ram_5_rd_valid         (igr_pbb_pb0_pd0_5_if.rd_valid[0]),         
/* output logic         */ .pb0_pd0_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd0_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd0_ram_6_rd_data          (igr_pbb_pb0_pd0_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd0_ram_6_rd_valid         (igr_pbb_pb0_pd0_6_if.rd_valid[0]),         
/* output logic         */ .pb0_pd0_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd0_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd0_ram_7_rd_data          (igr_pbb_pb0_pd0_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd0_ram_7_rd_valid         (igr_pbb_pb0_pd0_7_if.rd_valid[0]),         
/* output logic         */ .pb0_pd1_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd1_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd1_ram_0_rd_data          (igr_pbb_pb0_pd1_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd1_ram_0_rd_valid         (igr_pbb_pb0_pd1_0_if.rd_valid[0]),         
/* output logic         */ .pb0_pd1_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd1_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd1_ram_1_rd_data          (igr_pbb_pb0_pd1_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd1_ram_1_rd_valid         (igr_pbb_pb0_pd1_1_if.rd_valid[0]),         
/* output logic         */ .pb0_pd1_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd1_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd1_ram_2_rd_data          (igr_pbb_pb0_pd1_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd1_ram_2_rd_valid         (igr_pbb_pb0_pd1_2_if.rd_valid[0]),         
/* output logic         */ .pb0_pd1_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd1_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd1_ram_3_rd_data          (igr_pbb_pb0_pd1_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd1_ram_3_rd_valid         (igr_pbb_pb0_pd1_3_if.rd_valid[0]),         
/* output logic         */ .pb0_pd1_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd1_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd1_ram_4_rd_data          (igr_pbb_pb0_pd1_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd1_ram_4_rd_valid         (igr_pbb_pb0_pd1_4_if.rd_valid[0]),         
/* output logic         */ .pb0_pd1_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd1_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd1_ram_5_rd_data          (igr_pbb_pb0_pd1_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd1_ram_5_rd_valid         (igr_pbb_pb0_pd1_5_if.rd_valid[0]),         
/* output logic         */ .pb0_pd1_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd1_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd1_ram_6_rd_data          (igr_pbb_pb0_pd1_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd1_ram_6_rd_valid         (igr_pbb_pb0_pd1_6_if.rd_valid[0]),         
/* output logic         */ .pb0_pd1_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd1_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd1_ram_7_rd_data          (igr_pbb_pb0_pd1_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd1_ram_7_rd_valid         (igr_pbb_pb0_pd1_7_if.rd_valid[0]),         
/* output logic         */ .pb0_pd2_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd2_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd2_ram_0_rd_data          (igr_pbb_pb0_pd2_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd2_ram_1_rd_valid         (igr_pbb_pb0_pd2_1_if.rd_valid[0]),         
/* output logic         */ .pb0_pd2_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd2_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd2_ram_2_rd_data          (igr_pbb_pb0_pd2_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd2_ram_2_rd_valid         (igr_pbb_pb0_pd2_2_if.rd_valid[0]),         
/* output logic         */ .pb0_pd2_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd2_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd2_ram_3_rd_data          (igr_pbb_pb0_pd2_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd2_ram_3_rd_valid         (igr_pbb_pb0_pd2_3_if.rd_valid[0]),         
/* output logic         */ .pb0_pd2_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd2_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd2_ram_4_rd_data          (igr_pbb_pb0_pd2_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd2_ram_4_rd_valid         (igr_pbb_pb0_pd2_4_if.rd_valid[0]),         
/* output logic         */ .pb0_pd2_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd2_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd2_ram_5_rd_data          (igr_pbb_pb0_pd2_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd2_ram_5_rd_valid         (igr_pbb_pb0_pd2_5_if.rd_valid[0]),         
/* output logic         */ .pb0_pd2_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd2_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd2_ram_6_rd_data          (igr_pbb_pb0_pd2_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd2_ram_6_rd_valid         (igr_pbb_pb0_pd2_6_if.rd_valid[0]),         
/* output logic         */ .pb0_pd2_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd2_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd2_ram_7_rd_data          (igr_pbb_pb0_pd2_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd2_ram_7_rd_valid         (igr_pbb_pb0_pd2_7_if.rd_valid[0]),         
/* output logic         */ .pb0_pd3_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd3_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd3_ram_0_rd_data          (igr_pbb_pb0_pd3_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd3_ram_0_rd_valid         (igr_pbb_pb0_pd3_0_if.rd_valid[0]),         
/* output logic         */ .pb0_pd3_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd3_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd3_ram_1_rd_data          (igr_pbb_pb0_pd3_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd3_ram_1_rd_valid         (igr_pbb_pb0_pd3_1_if.rd_valid[0]),         
/* output logic         */ .pb0_pd3_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd3_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd3_ram_2_rd_data          (igr_pbb_pb0_pd3_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd3_ram_2_rd_valid         (igr_pbb_pb0_pd3_2_if.rd_valid[0]),         
/* output logic         */ .pb0_pd3_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd3_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd3_ram_3_rd_data          (igr_pbb_pb0_pd3_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd3_ram_3_rd_valid         (igr_pbb_pb0_pd3_3_if.rd_valid[0]),         
/* output logic         */ .pb0_pd3_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd3_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd3_ram_4_rd_data          (igr_pbb_pb0_pd3_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd3_ram_4_rd_valid         (igr_pbb_pb0_pd3_4_if.rd_valid[0]),         
/* output logic         */ .pb0_pd3_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd3_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd3_ram_5_rd_data          (igr_pbb_pb0_pd3_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd3_ram_5_rd_valid         (igr_pbb_pb0_pd3_5_if.rd_valid[0]),         
/* output logic         */ .pb0_pd3_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd3_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd3_ram_6_rd_data          (igr_pbb_pb0_pd3_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd3_ram_6_rd_valid         (igr_pbb_pb0_pd3_6_if.rd_valid[0]),         
/* output logic         */ .pb0_pd3_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd3_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd3_ram_7_rd_data          (igr_pbb_pb0_pd3_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb0_pd3_ram_7_rd_valid         (igr_pbb_pb0_pd3_7_if.rd_valid[0]),         
/* output logic         */ .pb1_md_ram_0_ecc_uncor_err     (),                                         
/* output logic         */ .pb1_md_ram_0_init_done         (),                                         
/* Interface .rd_data   */ .pb1_md_ram_0_rd_data           (igr_pbb_pb1_md0_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb1_md_ram_0_rd_valid          (igr_pbb_pb1_md0_if.rd_valid[0]),           
/* output logic         */ .pb1_md_ram_1_ecc_uncor_err     (),                                         
/* output logic         */ .pb1_md_ram_1_init_done         (),                                         
/* Interface .rd_data   */ .pb1_md_ram_1_rd_data           (igr_pbb_pb1_md1_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb1_md_ram_1_rd_valid          (igr_pbb_pb1_md1_if.rd_valid[0]),           
/* output logic         */ .pb1_md_ram_2_ecc_uncor_err     (),                                         
/* output logic         */ .pb1_md_ram_2_init_done         (),                                         
/* Interface .rd_data   */ .pb1_md_ram_2_rd_data           (igr_pbb_pb1_md2_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb1_md_ram_2_rd_valid          (igr_pbb_pb1_md2_if.rd_valid[0]),           
/* output logic         */ .pb1_md_ram_3_ecc_uncor_err     (),                                         
/* output logic         */ .pb1_md_ram_3_init_done         (),                                         
/* Interface .rd_data   */ .pb1_md_ram_3_rd_data           (igr_pbb_pb1_md3_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb1_md_ram_3_rd_valid          (igr_pbb_pb1_md3_if.rd_valid[0]),           
/* output logic         */ .pb1_pd0_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd0_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd0_ram_0_rd_data          (igr_pbb_pb1_pd0_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd0_ram_0_rd_valid         (igr_pbb_pb1_pd0_0_if.rd_valid[0]),         
/* output logic         */ .pb1_pd0_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd0_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd0_ram_1_rd_data          (igr_pbb_pb1_pd0_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd0_ram_1_rd_valid         (igr_pbb_pb1_pd0_1_if.rd_valid[0]),         
/* output logic         */ .pb1_pd0_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd0_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd0_ram_2_rd_data          (igr_pbb_pb1_pd0_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd0_ram_2_rd_valid         (igr_pbb_pb1_pd0_2_if.rd_valid[0]),         
/* output logic         */ .pb1_pd0_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd0_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd0_ram_4_rd_data          (igr_pbb_pb1_pd0_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd0_ram_4_rd_valid         (igr_pbb_pb1_pd0_4_if.rd_valid[0]),         
/* output logic         */ .pb1_pd0_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd0_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd0_ram_5_rd_data          (igr_pbb_pb1_pd0_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd0_ram_5_rd_valid         (igr_pbb_pb1_pd0_5_if.rd_valid[0]),         
/* output logic         */ .pb1_pd0_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd0_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd0_ram_6_rd_data          (igr_pbb_pb1_pd0_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd0_ram_6_rd_valid         (igr_pbb_pb1_pd0_6_if.rd_valid[0]),         
/* output logic         */ .pb1_pd0_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd0_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd0_ram_7_rd_data          (igr_pbb_pb1_pd0_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd0_ram_7_rd_valid         (igr_pbb_pb1_pd0_7_if.rd_valid[0]),         
/* output logic         */ .pb1_pd1_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd1_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd1_ram_0_rd_data          (igr_pbb_pb1_pd1_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd1_ram_0_rd_valid         (igr_pbb_pb1_pd1_0_if.rd_valid[0]),         
/* output logic         */ .pb1_pd1_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd1_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd1_ram_1_rd_data          (igr_pbb_pb1_pd1_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd1_ram_1_rd_valid         (igr_pbb_pb1_pd1_1_if.rd_valid[0]),         
/* output logic         */ .pb1_pd1_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd1_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd1_ram_2_rd_data          (igr_pbb_pb1_pd1_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd1_ram_2_rd_valid         (igr_pbb_pb1_pd1_2_if.rd_valid[0]),         
/* output logic         */ .pb1_pd1_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd1_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd1_ram_3_rd_data          (igr_pbb_pb1_pd1_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd1_ram_3_rd_valid         (igr_pbb_pb1_pd1_3_if.rd_valid[0]),         
/* output logic         */ .pb1_pd1_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd1_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd1_ram_4_rd_data          (igr_pbb_pb1_pd1_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd1_ram_4_rd_valid         (igr_pbb_pb1_pd1_4_if.rd_valid[0]),         
/* output logic         */ .pb1_pd1_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd1_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd1_ram_5_rd_data          (igr_pbb_pb1_pd1_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd1_ram_5_rd_valid         (igr_pbb_pb1_pd1_5_if.rd_valid[0]),         
/* output logic         */ .pb1_pd1_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd1_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd1_ram_6_rd_data          (igr_pbb_pb1_pd1_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd1_ram_6_rd_valid         (igr_pbb_pb1_pd1_6_if.rd_valid[0]),         
/* output logic         */ .pb1_pd1_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd1_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd1_ram_7_rd_data          (igr_pbb_pb1_pd1_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd1_ram_7_rd_valid         (igr_pbb_pb1_pd1_7_if.rd_valid[0]),         
/* output logic         */ .pb1_pd2_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd2_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd2_ram_0_rd_data          (igr_pbb_pb1_pd2_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd2_ram_0_rd_valid         (igr_pbb_pb1_pd2_0_if.rd_valid[0]),         
/* output logic         */ .pb1_pd2_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd2_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd2_ram_1_rd_data          (igr_pbb_pb1_pd2_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd2_ram_1_rd_valid         (igr_pbb_pb1_pd2_1_if.rd_valid[0]),         
/* output logic         */ .pb1_pd2_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd2_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd2_ram_2_rd_data          (igr_pbb_pb1_pd2_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd2_ram_2_rd_valid         (igr_pbb_pb1_pd2_2_if.rd_valid[0]),         
/* output logic         */ .pb1_pd2_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd2_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd2_ram_3_rd_data          (igr_pbb_pb1_pd2_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd2_ram_3_rd_valid         (igr_pbb_pb1_pd2_3_if.rd_valid[0]),         
/* output logic         */ .pb1_pd2_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd2_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd2_ram_4_rd_data          (igr_pbb_pb1_pd2_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd2_ram_4_rd_valid         (igr_pbb_pb1_pd2_4_if.rd_valid[0]),         
/* output logic         */ .pb1_pd2_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd2_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd2_ram_5_rd_data          (igr_pbb_pb1_pd2_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd2_ram_5_rd_valid         (igr_pbb_pb1_pd2_5_if.rd_valid[0]),         
/* output logic         */ .pb1_pd2_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd2_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd2_ram_6_rd_data          (igr_pbb_pb1_pd2_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd2_ram_6_rd_valid         (igr_pbb_pb1_pd2_6_if.rd_valid[0]),         
/* output logic         */ .pb1_pd2_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd2_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd2_ram_7_rd_data          (igr_pbb_pb1_pd2_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd2_ram_7_rd_valid         (igr_pbb_pb1_pd2_7_if.rd_valid[0]),         
/* output logic         */ .pb1_pd3_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd3_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd3_ram_1_rd_data          (igr_pbb_pb1_pd3_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd3_ram_1_rd_valid         (igr_pbb_pb1_pd3_1_if.rd_valid[0]),         
/* output logic         */ .pb1_pd3_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd3_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd3_ram_2_rd_data          (igr_pbb_pb1_pd3_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd3_ram_2_rd_valid         (igr_pbb_pb1_pd3_2_if.rd_valid[0]),         
/* output logic         */ .pb1_pd3_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd3_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd3_ram_3_rd_data          (igr_pbb_pb1_pd3_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd3_ram_3_rd_valid         (igr_pbb_pb1_pd3_3_if.rd_valid[0]),         
/* output logic         */ .pb1_pd3_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd3_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd3_ram_4_rd_data          (igr_pbb_pb1_pd3_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd3_ram_4_rd_valid         (igr_pbb_pb1_pd3_4_if.rd_valid[0]),         
/* output logic         */ .pb1_pd3_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd3_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd3_ram_5_rd_data          (igr_pbb_pb1_pd3_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd3_ram_5_rd_valid         (igr_pbb_pb1_pd3_5_if.rd_valid[0]),         
/* output logic         */ .pb1_pd3_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd3_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd3_ram_6_rd_data          (igr_pbb_pb1_pd3_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd3_ram_6_rd_valid         (igr_pbb_pb1_pd3_6_if.rd_valid[0]),         
/* output logic         */ .pb1_pd3_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd3_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd3_ram_7_rd_data          (igr_pbb_pb1_pd3_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd3_ram_7_rd_valid         (igr_pbb_pb1_pd3_7_if.rd_valid[0]),         
/* output logic         */ .pb2_md_ram_0_ecc_uncor_err     (),                                         
/* output logic         */ .pb2_md_ram_0_init_done         (),                                         
/* Interface .rd_data   */ .pb2_md_ram_0_rd_data           (igr_pbb_pb2_md0_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb2_md_ram_0_rd_valid          (igr_pbb_pb2_md0_if.rd_valid[0]),           
/* output logic         */ .pb2_md_ram_1_ecc_uncor_err     (),                                         
/* output logic         */ .pb2_md_ram_1_init_done         (),                                         
/* Interface .rd_data   */ .pb2_md_ram_1_rd_data           (igr_pbb_pb2_md1_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb2_md_ram_1_rd_valid          (igr_pbb_pb2_md1_if.rd_valid[0]),           
/* output logic         */ .pb2_md_ram_2_ecc_uncor_err     (),                                         
/* output logic         */ .pb2_md_ram_2_init_done         (),                                         
/* Interface .rd_data   */ .pb2_md_ram_2_rd_data           (igr_pbb_pb2_md2_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb2_md_ram_2_rd_valid          (igr_pbb_pb2_md2_if.rd_valid[0]),           
/* output logic         */ .pb2_md_ram_3_ecc_uncor_err     (),                                         
/* output logic         */ .pb2_md_ram_3_init_done         (),                                         
/* Interface .rd_data   */ .pb2_md_ram_3_rd_data           (igr_pbb_pb2_md3_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb2_md_ram_3_rd_valid          (igr_pbb_pb2_md3_if.rd_valid[0]),           
/* output logic         */ .pb2_pd0_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd0_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd0_ram_3_rd_data          (igr_pbb_pb2_pd0_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd0_ram_3_rd_valid         (igr_pbb_pb2_pd0_3_if.rd_valid[0]),         
/* output logic         */ .pb2_pd0_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd0_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd0_ram_4_rd_data          (igr_pbb_pb2_pd0_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd0_ram_4_rd_valid         (igr_pbb_pb2_pd0_4_if.rd_valid[0]),         
/* output logic         */ .pb2_pd0_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd0_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd0_ram_5_rd_data          (igr_pbb_pb2_pd0_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd0_ram_5_rd_valid         (igr_pbb_pb2_pd0_5_if.rd_valid[0]),         
/* output logic         */ .pb2_pd0_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd0_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd0_ram_6_rd_data          (igr_pbb_pb2_pd0_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd0_ram_6_rd_valid         (igr_pbb_pb2_pd0_6_if.rd_valid[0]),         
/* output logic         */ .pb2_pd0_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd0_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd0_ram_7_rd_data          (igr_pbb_pb2_pd0_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd0_ram_7_rd_valid         (igr_pbb_pb2_pd0_7_if.rd_valid[0]),         
/* output logic         */ .pb2_pd1_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd1_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd1_ram_0_rd_data          (igr_pbb_pb2_pd1_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd1_ram_0_rd_valid         (igr_pbb_pb2_pd1_0_if.rd_valid[0]),         
/* output logic         */ .pb2_pd1_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd1_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd1_ram_2_rd_data          (igr_pbb_pb2_pd1_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd1_ram_2_rd_valid         (igr_pbb_pb2_pd1_2_if.rd_valid[0]),         
/* output logic         */ .pb2_pd1_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd1_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd1_ram_3_rd_data          (igr_pbb_pb2_pd1_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd1_ram_3_rd_valid         (igr_pbb_pb2_pd1_3_if.rd_valid[0]),         
/* output logic         */ .pb2_pd1_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd1_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd1_ram_4_rd_data          (igr_pbb_pb2_pd1_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd1_ram_4_rd_valid         (igr_pbb_pb2_pd1_4_if.rd_valid[0]),         
/* output logic         */ .pb2_pd1_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd1_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd1_ram_5_rd_data          (igr_pbb_pb2_pd1_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd1_ram_5_rd_valid         (igr_pbb_pb2_pd1_5_if.rd_valid[0]),         
/* output logic         */ .pb2_pd1_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd1_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd1_ram_6_rd_data          (igr_pbb_pb2_pd1_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd1_ram_6_rd_valid         (igr_pbb_pb2_pd1_6_if.rd_valid[0]),         
/* output logic         */ .pb2_pd1_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd1_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd1_ram_7_rd_data          (igr_pbb_pb2_pd1_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd1_ram_7_rd_valid         (igr_pbb_pb2_pd1_7_if.rd_valid[0]),         
/* output logic         */ .pb2_pd2_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd2_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd2_ram_0_rd_data          (igr_pbb_pb2_pd2_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd2_ram_0_rd_valid         (igr_pbb_pb2_pd2_0_if.rd_valid[0]),         
/* output logic         */ .pb2_pd2_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd2_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd2_ram_1_rd_data          (igr_pbb_pb2_pd2_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd2_ram_1_rd_valid         (igr_pbb_pb2_pd2_1_if.rd_valid[0]),         
/* output logic         */ .pb2_pd2_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd2_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd2_ram_2_rd_data          (igr_pbb_pb2_pd2_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd2_ram_2_rd_valid         (igr_pbb_pb2_pd2_2_if.rd_valid[0]),         
/* output logic         */ .pb2_pd2_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd2_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd2_ram_3_rd_data          (igr_pbb_pb2_pd2_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd2_ram_3_rd_valid         (igr_pbb_pb2_pd2_3_if.rd_valid[0]),         
/* output logic         */ .pb2_pd2_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd2_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd2_ram_4_rd_data          (igr_pbb_pb2_pd2_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd2_ram_4_rd_valid         (igr_pbb_pb2_pd2_4_if.rd_valid[0]),         
/* output logic         */ .pb2_pd2_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd2_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd2_ram_5_rd_data          (igr_pbb_pb2_pd2_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd2_ram_5_rd_valid         (igr_pbb_pb2_pd2_5_if.rd_valid[0]),         
/* output logic         */ .pb2_pd2_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd2_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd2_ram_6_rd_data          (igr_pbb_pb2_pd2_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd2_ram_6_rd_valid         (igr_pbb_pb2_pd2_6_if.rd_valid[0]),         
/* output logic         */ .pb2_pd2_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd2_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd2_ram_7_rd_data          (igr_pbb_pb2_pd2_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd2_ram_7_rd_valid         (igr_pbb_pb2_pd2_7_if.rd_valid[0]),         
/* output logic         */ .pb2_pd3_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd3_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd3_ram_0_rd_data          (igr_pbb_pb2_pd3_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd3_ram_0_rd_valid         (igr_pbb_pb2_pd3_0_if.rd_valid[0]),         
/* output logic         */ .pb2_pd3_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd3_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd3_ram_1_rd_data          (igr_pbb_pb2_pd3_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd3_ram_1_rd_valid         (igr_pbb_pb2_pd3_1_if.rd_valid[0]),         
/* output logic         */ .pb2_pd3_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd3_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd3_ram_2_rd_data          (igr_pbb_pb2_pd3_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd3_ram_2_rd_valid         (igr_pbb_pb2_pd3_2_if.rd_valid[0]),         
/* output logic         */ .pb2_pd3_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd3_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd3_ram_3_rd_data          (igr_pbb_pb2_pd3_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd3_ram_3_rd_valid         (igr_pbb_pb2_pd3_3_if.rd_valid[0]),         
/* output logic         */ .pb2_pd3_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd3_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd3_ram_4_rd_data          (igr_pbb_pb2_pd3_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd3_ram_4_rd_valid         (igr_pbb_pb2_pd3_4_if.rd_valid[0]),         
/* output logic         */ .pb2_pd3_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd3_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd3_ram_5_rd_data          (igr_pbb_pb2_pd3_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd3_ram_5_rd_valid         (igr_pbb_pb2_pd3_5_if.rd_valid[0]),         
/* output logic         */ .pb2_pd3_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd3_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd3_ram_6_rd_data          (igr_pbb_pb2_pd3_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd3_ram_6_rd_valid         (igr_pbb_pb2_pd3_6_if.rd_valid[0]),         
/* output logic         */ .pb2_pd3_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_md_ram_0_init_done         (),                                         
/* Interface .rd_data   */ .pb3_md_ram_0_rd_data           (igr_pbb_pb3_md0_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb3_md_ram_0_rd_valid          (igr_pbb_pb3_md0_if.rd_valid[0]),           
/* output logic         */ .pb3_md_ram_1_ecc_uncor_err     (),                                         
/* output logic         */ .pb3_md_ram_1_init_done         (),                                         
/* Interface .rd_data   */ .pb3_md_ram_1_rd_data           (igr_pbb_pb3_md1_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb3_md_ram_1_rd_valid          (igr_pbb_pb3_md1_if.rd_valid[0]),           
/* output logic         */ .pb3_md_ram_2_ecc_uncor_err     (),                                         
/* output logic         */ .pb3_md_ram_2_init_done         (),                                         
/* Interface .rd_data   */ .pb3_md_ram_2_rd_data           (igr_pbb_pb3_md2_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb3_md_ram_2_rd_valid          (igr_pbb_pb3_md2_if.rd_valid[0]),           
/* output logic         */ .pb3_md_ram_3_ecc_uncor_err     (),                                         
/* output logic         */ .pb3_md_ram_3_init_done         (),                                         
/* Interface .rd_data   */ .pb3_md_ram_3_rd_data           (igr_pbb_pb3_md3_if.rd_data[0]),            
/* Interface .rd_valid  */ .pb3_md_ram_3_rd_valid          (igr_pbb_pb3_md3_if.rd_valid[0]),           
/* output logic         */ .pb3_pd0_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd0_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd0_ram_0_rd_data          (igr_pbb_pb3_pd0_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd0_ram_0_rd_valid         (igr_pbb_pb3_pd0_0_if.rd_valid[0]),         
/* output logic         */ .pb3_pd0_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd0_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd0_ram_1_rd_data          (igr_pbb_pb3_pd0_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd0_ram_1_rd_valid         (igr_pbb_pb3_pd0_1_if.rd_valid[0]),         
/* output logic         */ .pb3_pd0_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd0_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd0_ram_2_rd_data          (igr_pbb_pb3_pd0_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd0_ram_2_rd_valid         (igr_pbb_pb3_pd0_2_if.rd_valid[0]),         
/* output logic         */ .pb3_pd0_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd0_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd0_ram_3_rd_data          (igr_pbb_pb3_pd0_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd0_ram_3_rd_valid         (igr_pbb_pb3_pd0_3_if.rd_valid[0]),         
/* output logic         */ .pb3_pd0_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd0_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd0_ram_4_rd_data          (igr_pbb_pb3_pd0_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd0_ram_4_rd_valid         (igr_pbb_pb3_pd0_4_if.rd_valid[0]),         
/* output logic         */ .pb3_pd0_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd0_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd0_ram_5_rd_data          (igr_pbb_pb3_pd0_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd0_ram_5_rd_valid         (igr_pbb_pb3_pd0_5_if.rd_valid[0]),         
/* output logic         */ .pb3_pd0_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd0_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd0_ram_6_rd_data          (igr_pbb_pb3_pd0_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd0_ram_6_rd_valid         (igr_pbb_pb3_pd0_6_if.rd_valid[0]),         
/* output logic         */ .pb3_pd0_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd0_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd0_ram_7_rd_data          (igr_pbb_pb3_pd0_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd0_ram_7_rd_valid         (igr_pbb_pb3_pd0_7_if.rd_valid[0]),         
/* output logic         */ .pb3_pd1_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd1_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd1_ram_0_rd_data          (igr_pbb_pb3_pd1_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd1_ram_0_rd_valid         (igr_pbb_pb3_pd1_0_if.rd_valid[0]),         
/* output logic         */ .pb3_pd1_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd1_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd1_ram_1_rd_data          (igr_pbb_pb3_pd1_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd1_ram_1_rd_valid         (igr_pbb_pb3_pd1_1_if.rd_valid[0]),         
/* output logic         */ .pb3_pd1_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd1_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd1_ram_2_rd_data          (igr_pbb_pb3_pd1_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd1_ram_2_rd_valid         (igr_pbb_pb3_pd1_2_if.rd_valid[0]),         
/* output logic         */ .pb3_pd1_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd1_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd1_ram_3_rd_data          (igr_pbb_pb3_pd1_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd1_ram_3_rd_valid         (igr_pbb_pb3_pd1_3_if.rd_valid[0]),         
/* output logic         */ .pb3_pd1_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd1_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd1_ram_4_rd_data          (igr_pbb_pb3_pd1_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd1_ram_4_rd_valid         (igr_pbb_pb3_pd1_4_if.rd_valid[0]),         
/* output logic         */ .pb3_pd1_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd1_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd1_ram_5_rd_data          (igr_pbb_pb3_pd1_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd1_ram_5_rd_valid         (igr_pbb_pb3_pd1_5_if.rd_valid[0]),         
/* output logic         */ .pb3_pd1_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd1_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd1_ram_6_rd_data          (igr_pbb_pb3_pd1_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd1_ram_6_rd_valid         (igr_pbb_pb3_pd1_6_if.rd_valid[0]),         
/* output logic         */ .pb3_pd1_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd1_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd1_ram_7_rd_data          (igr_pbb_pb3_pd1_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd1_ram_7_rd_valid         (igr_pbb_pb3_pd1_7_if.rd_valid[0]),         
/* output logic         */ .pb3_pd2_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd2_ram_0_init_done        (),                                         
/* output logic         */ .pb3_pd2_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd2_ram_1_rd_data          (igr_pbb_pb3_pd2_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd2_ram_1_rd_valid         (igr_pbb_pb3_pd2_1_if.rd_valid[0]),         
/* output logic         */ .pb3_pd2_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd2_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd2_ram_2_rd_data          (igr_pbb_pb3_pd2_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd2_ram_2_rd_valid         (igr_pbb_pb3_pd2_2_if.rd_valid[0]),         
/* output logic         */ .pb3_pd2_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd2_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd2_ram_3_rd_data          (igr_pbb_pb3_pd2_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd2_ram_3_rd_valid         (igr_pbb_pb3_pd2_3_if.rd_valid[0]),         
/* output logic         */ .pb3_pd2_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd2_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd2_ram_4_rd_data          (igr_pbb_pb3_pd2_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd2_ram_4_rd_valid         (igr_pbb_pb3_pd2_4_if.rd_valid[0]),         
/* output logic         */ .pb3_pd2_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd2_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd2_ram_5_rd_data          (igr_pbb_pb3_pd2_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd2_ram_5_rd_valid         (igr_pbb_pb3_pd2_5_if.rd_valid[0]),         
/* output logic         */ .pb3_pd2_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd2_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd2_ram_6_rd_data          (igr_pbb_pb3_pd2_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd2_ram_6_rd_valid         (igr_pbb_pb3_pd2_6_if.rd_valid[0]),         
/* output logic         */ .pb3_pd2_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd2_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd2_ram_7_rd_data          (igr_pbb_pb3_pd2_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd2_ram_7_rd_valid         (igr_pbb_pb3_pd2_7_if.rd_valid[0]),         
/* output logic         */ .pb3_pd3_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd3_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd3_ram_0_rd_data          (igr_pbb_pb3_pd3_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd3_ram_0_rd_valid         (igr_pbb_pb3_pd3_0_if.rd_valid[0]),         
/* output logic         */ .pb3_pd3_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd3_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd3_ram_1_rd_data          (igr_pbb_pb3_pd3_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd3_ram_1_rd_valid         (igr_pbb_pb3_pd3_1_if.rd_valid[0]),         
/* output logic         */ .pb3_pd3_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd3_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd3_ram_2_rd_data          (igr_pbb_pb3_pd3_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd3_ram_2_rd_valid         (igr_pbb_pb3_pd3_2_if.rd_valid[0]),         
/* output logic         */ .pb3_pd3_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd3_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd3_ram_3_rd_data          (igr_pbb_pb3_pd3_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd3_ram_3_rd_valid         (igr_pbb_pb3_pd3_3_if.rd_valid[0]),         
/* output logic         */ .pb3_pd3_ram_4_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd3_ram_4_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd3_ram_4_rd_data          (igr_pbb_pb3_pd3_4_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd3_ram_4_rd_valid         (igr_pbb_pb3_pd3_4_if.rd_valid[0]),         
/* output logic         */ .pb3_pd3_ram_5_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd3_ram_5_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd3_ram_5_rd_data          (igr_pbb_pb3_pd3_5_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd3_ram_5_rd_valid         (igr_pbb_pb3_pd3_5_if.rd_valid[0]),         
/* output logic         */ .pb3_pd3_ram_6_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd3_ram_6_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd3_ram_6_rd_data          (igr_pbb_pb3_pd3_6_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd3_ram_6_rd_valid         (igr_pbb_pb3_pd3_6_if.rd_valid[0]),         
/* output logic         */ .pb3_pd3_ram_7_ecc_uncor_err    (),                                         
/* output logic         */ .pb3_pd3_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb3_pd3_ram_7_rd_data          (igr_pbb_pb3_pd3_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd3_ram_7_rd_valid         (igr_pbb_pb3_pd3_7_if.rd_valid[0]),         
/* output logic         */ .unified_regs_ack               (),                                         
/* output logic  [31:0] */ .unified_regs_rd_data           (),                                         
/* output logic         */ .vp_d_rf_0_ecc_uncor_err        (),                                         
/* output logic         */ .vp_d_rf_1_init_done            (),                                         
/* Interface .rd_data   */ .vp_d_rf_1_rd_data              (igr_pbb_vp_pd_1_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_d_rf_1_rd_valid             (igr_pbb_vp_pd_1_if.rd_valid[0]),           
/* output logic         */ .vp_d_rf_2_ecc_uncor_err        (),                                         
/* output logic         */ .vp_d_rf_7_ecc_uncor_err        (),                                         
/* output logic         */ .vp_d_rf_7_init_done            (),                                         
/* Interface .rd_data   */ .vp_d_rf_7_rd_data              (igr_pbb_vp_pd_7_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_d_rf_7_rd_valid             (igr_pbb_vp_pd_7_if.rd_valid[0]),           
/* output logic         */ .vp_md_rf_0_ecc_uncor_err       (),                                         
/* output logic         */ .vp_md_rf_0_init_done           (),                                         
/* Interface .rd_data   */ .vp_md_rf_0_rd_data             (igr_pbb_vp_md_0_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_md_rf_0_rd_valid            (igr_pbb_vp_md_0_if.rd_valid[0]),           
/* output logic         */ .vp_md_rf_1_ecc_uncor_err       (),                                         
/* output logic         */ .vp_md_rf_1_init_done           (),                                         
/* Interface .rd_data   */ .vp_md_rf_1_rd_data             (igr_pbb_vp_md_1_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_md_rf_1_rd_valid            (igr_pbb_vp_md_1_if.rd_valid[0]),           
/* output logic         */ .vp_md_rf_2_ecc_uncor_err       (),                                         
/* output logic         */ .vp_md_rf_2_init_done           (),                                         
/* Interface .rd_data   */ .vp_md_rf_2_rd_data             (igr_pbb_vp_md_2_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_md_rf_2_rd_valid            (igr_pbb_vp_md_2_if.rd_valid[0]),           
/* output logic         */ .vp_md_rf_3_ecc_uncor_err       (),                                         
/* output logic         */ .vp_md_rf_3_init_done           (),                                         
/* Interface .rd_data   */ .vp_md_rf_3_rd_data             (igr_pbb_vp_md_3_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_md_rf_3_rd_valid            (igr_pbb_vp_md_3_if.rd_valid[0]),           
/* output logic         */ .vp_md_rf_4_ecc_uncor_err       (),                                         
/* output logic         */ .vp_md_rf_4_init_done           (),                                         
/* Interface .rd_data   */ .vp_md_rf_4_rd_data             (igr_pbb_vp_md_4_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_md_rf_4_rd_valid            (igr_pbb_vp_md_4_if.rd_valid[0]),           
/* output logic         */ .vp_md_rf_5_ecc_uncor_err       (),                                         
/* output logic         */ .vp_md_rf_5_init_done           (),                                         
/* Interface .rd_data   */ .vp_md_rf_5_rd_data             (igr_pbb_vp_md_5_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_md_rf_5_rd_valid            (igr_pbb_vp_md_5_if.rd_valid[0]),           
/* output logic         */ .vp_md_rf_6_ecc_uncor_err       (),                                         
/* output logic         */ .vp_md_rf_6_init_done           (),                                         
/* Interface .rd_data   */ .vp_md_rf_6_rd_data             (igr_pbb_vp_md_6_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_md_rf_6_rd_valid            (igr_pbb_vp_md_6_if.rd_valid[0]),           
/* output logic         */ .vp_md_rf_7_ecc_uncor_err       (),                                         
/* output logic         */ .vp_md_rf_7_init_done           (),                                         
/* Interface .rd_data   */ .vp_md_rf_7_rd_data             (igr_pbb_vp_md_7_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_md_rf_7_rd_valid            (igr_pbb_vp_md_7_if.rd_valid[0]),           
/* Interface .rd_data   */ .pb2_pd0_ram_0_rd_data          (igr_pbb_pb2_pd0_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd0_ram_0_rd_valid         (igr_pbb_pb2_pd0_0_if.rd_valid[0]),         
/* output logic         */ .pb2_pd0_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd0_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd0_ram_1_rd_data          (igr_pbb_pb2_pd0_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd0_ram_1_rd_valid         (igr_pbb_pb2_pd0_1_if.rd_valid[0]),         
/* output logic         */ .pb2_pd0_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd0_ram_2_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd0_ram_2_rd_data          (igr_pbb_pb2_pd0_2_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd0_ram_2_rd_valid         (igr_pbb_pb2_pd0_2_if.rd_valid[0]),         
/* output logic         */ .pb2_pd0_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd0_ram_3_init_done        (),                                         
/* output logic  [85:0] */ .igr_pbb_vp_md_rf_3_to_mem      (igr_pbb_vp_md_rf_3_to_mem),                
/* output logic  [85:0] */ .igr_pbb_vp_md_rf_4_to_mem      (igr_pbb_vp_md_rf_4_to_mem),                
/* output logic  [85:0] */ .igr_pbb_vp_md_rf_5_to_mem      (igr_pbb_vp_md_rf_5_to_mem),                
/* output logic  [85:0] */ .igr_pbb_vp_md_rf_6_to_mem      (igr_pbb_vp_md_rf_6_to_mem),                
/* Interface .rd_valid  */ .pb0_pd2_ram_0_rd_valid         (igr_pbb_pb0_pd2_0_if.rd_valid[0]),         
/* output logic         */ .pb0_pd2_ram_1_ecc_uncor_err    (),                                         
/* output logic         */ .pb0_pd2_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb0_pd2_ram_1_rd_data          (igr_pbb_pb0_pd2_1_if.rd_data[0]),          
/* output logic         */ .pb2_pd1_ram_1_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd1_ram_1_rd_data          (igr_pbb_pb2_pd1_1_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd1_ram_1_rd_valid         (igr_pbb_pb2_pd1_1_if.rd_valid[0]),         
/* output logic         */ .pb2_pd1_ram_2_ecc_uncor_err    (),                                         
/* output logic         */ .pb2_pd3_ram_7_init_done        (),                                         
/* Interface .rd_data   */ .pb2_pd3_ram_7_rd_data          (igr_pbb_pb2_pd3_7_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb2_pd3_ram_7_rd_valid         (igr_pbb_pb2_pd3_7_if.rd_valid[0]),         
/* output logic         */ .pb3_md_ram_0_ecc_uncor_err     (),                                         
/* output logic         */ .vp_d_rf_6_ecc_uncor_err        (),                                         
/* output logic         */ .vp_d_rf_6_init_done            (),                                         
/* Interface .rd_data   */ .vp_d_rf_6_rd_data              (igr_pbb_vp_pd_6_if.rd_data[0]),            
/* Interface .rd_valid  */ .vp_d_rf_6_rd_valid             (igr_pbb_vp_pd_6_if.rd_valid[0]),           
/* output logic         */ .pb1_pd3_ram_0_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd3_ram_0_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd3_ram_0_rd_data          (igr_pbb_pb1_pd3_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd3_ram_0_rd_valid         (igr_pbb_pb1_pd3_0_if.rd_valid[0]),         
/* Interface .rd_data   */ .pb3_pd2_ram_0_rd_data          (igr_pbb_pb3_pd2_0_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb3_pd2_ram_0_rd_valid         (igr_pbb_pb3_pd2_0_if.rd_valid[0]),         
/* output logic         */ .pb3_pd2_ram_1_ecc_uncor_err    (),                                         
/* output logic  [90:0] */ .igr_pbb_pb0_pd3_ram_4_to_mem   (igr_pbb_pb0_pd3_ram_4_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd3_ram_5_to_mem   (igr_pbb_pb0_pd3_ram_5_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd3_ram_6_to_mem   (igr_pbb_pb0_pd3_ram_6_to_mem),             
/* output logic  [90:0] */ .igr_pbb_pb0_pd3_ram_7_to_mem   (igr_pbb_pb0_pd3_ram_7_to_mem),             
/* output logic         */ .pb1_pd0_ram_3_ecc_uncor_err    (),                                         
/* output logic         */ .pb1_pd0_ram_3_init_done        (),                                         
/* Interface .rd_data   */ .pb1_pd0_ram_3_rd_data          (igr_pbb_pb1_pd0_3_if.rd_data[0]),          
/* Interface .rd_valid  */ .pb1_pd0_ram_3_rd_valid         (igr_pbb_pb1_pd0_3_if.rd_valid[0]));         
// End of module igr_pbb_shells_wrapper from igr_pbb_shells_wrapper


// module igr_pbb_sram_mems    from igr_pbb_sram_mems using igr_sram_mems.map 
igr_pbb_sram_mems    igr_pbb_sram_mems(
/* input  logic           */ .cclk                               (cclk),                                     
/* input  logic           */ .car_raw_lan_power_good_with_byprst (1'b1),                                     
/* input  logic           */ .fary_enblfloat_sram                (fary_enblfloat_sram),                      
/* input  logic           */ .fary_ensleep_sram                  (fary_ensleep_sram),                        
/* input  logic    [19:0] */ .fary_ffuse_data_misc_sram          (fary_ffuse_data_misc_sram),                
/* input  logic  [3743:0] */ .fary_ffuse_data_red_sram           (fary_ffuse_data_red_sram),                 
/* input  logic     [1:0] */ .fary_fwen_sram                     (fary_fwen_sram),                           
/* input  logic           */ .fary_pwren_b_sram                  (fary_pwren_b_sram),                        
/* input  logic           */ .fary_stm_enable                    (fary_stm_enable),                          
/* input  logic           */ .fary_stm_hilo                      (fary_stm_hilo),                            
/* input  logic           */ .fary_wakeup_sram                   (fary_wakeup_sram),                         
/* input  logic           */ .fdfx_lbist_test_mode               (fdfx_lbist_test_mode),                     
/* input  logic    [90:0] */ .igr_pbb_pb1_pd2_ram_4_to_mem       (igr_pbb_pb1_pd2_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd2_ram_5_to_mem       (igr_pbb_pb1_pd2_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd2_ram_6_to_mem       (igr_pbb_pb1_pd2_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd2_ram_7_to_mem       (igr_pbb_pb1_pd2_ram_7_to_mem),             
/* input  logic           */ .fscan_byprst_b                     (fscan_byprst_b),                           
/* input  logic           */ .fscan_mode                         (fscan_mode),                               
/* input  logic   [143:0] */ .fscan_ram_awt_mode                 (fscan_ram_awt_mode),                       
/* input  logic   [143:0] */ .fscan_ram_awt_ren                  (fscan_ram_awt_ren),                        
/* input  logic   [143:0] */ .fscan_ram_awt_wen                  (fscan_ram_awt_wen),                        
/* input  logic   [143:0] */ .fscan_ram_bypsel                   (fscan_ram_bypsel),                         
/* input  logic           */ .fscan_ram_init_en                  (fscan_ram_init_en),                        
/* input  logic           */ .fscan_ram_init_val                 (fscan_ram_init_val),                       
/* input  logic   [143:0] */ .fscan_ram_odis_b                   (fscan_ram_odis_b),                         
/* input  logic           */ .fscan_ram_rddis_b                  (fscan_ram_rddis_b),                        
/* input  logic           */ .fscan_ram_wrdis_b                  (fscan_ram_wrdis_b),                        
/* input  logic           */ .fscan_rstbypen                     (fscan_rstbypen),                           
/* input  logic    [90:0] */ .igr_pbb_pb0_md_ram_0_to_mem        (igr_pbb_pb0_md_ram_0_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb0_md_ram_1_to_mem        (igr_pbb_pb0_md_ram_1_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb0_md_ram_2_to_mem        (igr_pbb_pb0_md_ram_2_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb0_md_ram_3_to_mem        (igr_pbb_pb0_md_ram_3_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb0_pd0_ram_0_to_mem       (igr_pbb_pb0_pd0_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd0_ram_1_to_mem       (igr_pbb_pb0_pd0_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd0_ram_2_to_mem       (igr_pbb_pb0_pd0_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd0_ram_3_to_mem       (igr_pbb_pb0_pd0_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd0_ram_4_to_mem       (igr_pbb_pb0_pd0_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd0_ram_5_to_mem       (igr_pbb_pb0_pd0_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd0_ram_6_to_mem       (igr_pbb_pb0_pd0_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd0_ram_7_to_mem       (igr_pbb_pb0_pd0_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd1_ram_0_to_mem       (igr_pbb_pb0_pd1_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd1_ram_1_to_mem       (igr_pbb_pb0_pd1_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd1_ram_2_to_mem       (igr_pbb_pb0_pd1_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd1_ram_3_to_mem       (igr_pbb_pb0_pd1_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd1_ram_4_to_mem       (igr_pbb_pb0_pd1_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd1_ram_5_to_mem       (igr_pbb_pb0_pd1_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd1_ram_6_to_mem       (igr_pbb_pb0_pd1_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd1_ram_7_to_mem       (igr_pbb_pb0_pd1_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd2_ram_0_to_mem       (igr_pbb_pb0_pd2_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd2_ram_1_to_mem       (igr_pbb_pb0_pd2_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd2_ram_2_to_mem       (igr_pbb_pb0_pd2_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd2_ram_3_to_mem       (igr_pbb_pb0_pd2_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd2_ram_4_to_mem       (igr_pbb_pb0_pd2_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd2_ram_5_to_mem       (igr_pbb_pb0_pd2_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd2_ram_6_to_mem       (igr_pbb_pb0_pd2_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd2_ram_7_to_mem       (igr_pbb_pb0_pd2_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd3_ram_0_to_mem       (igr_pbb_pb0_pd3_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd3_ram_1_to_mem       (igr_pbb_pb0_pd3_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd3_ram_2_to_mem       (igr_pbb_pb0_pd3_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd3_ram_3_to_mem       (igr_pbb_pb0_pd3_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd3_ram_4_to_mem       (igr_pbb_pb0_pd3_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd3_ram_5_to_mem       (igr_pbb_pb0_pd3_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd3_ram_6_to_mem       (igr_pbb_pb0_pd3_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb0_pd3_ram_7_to_mem       (igr_pbb_pb0_pd3_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_md_ram_0_to_mem        (igr_pbb_pb1_md_ram_0_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb1_md_ram_1_to_mem        (igr_pbb_pb1_md_ram_1_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb1_md_ram_2_to_mem        (igr_pbb_pb1_md_ram_2_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb1_md_ram_3_to_mem        (igr_pbb_pb1_md_ram_3_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb1_pd0_ram_0_to_mem       (igr_pbb_pb1_pd0_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd0_ram_1_to_mem       (igr_pbb_pb1_pd0_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd0_ram_2_to_mem       (igr_pbb_pb1_pd0_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd0_ram_3_to_mem       (igr_pbb_pb1_pd0_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd0_ram_4_to_mem       (igr_pbb_pb1_pd0_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd0_ram_5_to_mem       (igr_pbb_pb1_pd0_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd0_ram_6_to_mem       (igr_pbb_pb1_pd0_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd0_ram_7_to_mem       (igr_pbb_pb1_pd0_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd1_ram_0_to_mem       (igr_pbb_pb1_pd1_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd1_ram_1_to_mem       (igr_pbb_pb1_pd1_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd1_ram_2_to_mem       (igr_pbb_pb1_pd1_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd1_ram_3_to_mem       (igr_pbb_pb1_pd1_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd1_ram_4_to_mem       (igr_pbb_pb1_pd1_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd1_ram_5_to_mem       (igr_pbb_pb1_pd1_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd1_ram_6_to_mem       (igr_pbb_pb1_pd1_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd1_ram_7_to_mem       (igr_pbb_pb1_pd1_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd2_ram_0_to_mem       (igr_pbb_pb1_pd2_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd2_ram_1_to_mem       (igr_pbb_pb1_pd2_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd2_ram_2_to_mem       (igr_pbb_pb1_pd2_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd2_ram_3_to_mem       (igr_pbb_pb1_pd2_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd3_ram_0_to_mem       (igr_pbb_pb1_pd3_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd3_ram_1_to_mem       (igr_pbb_pb1_pd3_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd3_ram_2_to_mem       (igr_pbb_pb1_pd3_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd3_ram_3_to_mem       (igr_pbb_pb1_pd3_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd3_ram_4_to_mem       (igr_pbb_pb1_pd3_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd3_ram_5_to_mem       (igr_pbb_pb1_pd3_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd3_ram_6_to_mem       (igr_pbb_pb1_pd3_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb1_pd3_ram_7_to_mem       (igr_pbb_pb1_pd3_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_md_ram_0_to_mem        (igr_pbb_pb2_md_ram_0_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb2_md_ram_1_to_mem        (igr_pbb_pb2_md_ram_1_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb2_md_ram_2_to_mem        (igr_pbb_pb2_md_ram_2_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb2_md_ram_3_to_mem        (igr_pbb_pb2_md_ram_3_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb2_pd0_ram_0_to_mem       (igr_pbb_pb2_pd0_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd0_ram_1_to_mem       (igr_pbb_pb2_pd0_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd0_ram_2_to_mem       (igr_pbb_pb2_pd0_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd0_ram_3_to_mem       (igr_pbb_pb2_pd0_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd0_ram_4_to_mem       (igr_pbb_pb2_pd0_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd0_ram_5_to_mem       (igr_pbb_pb2_pd0_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd0_ram_6_to_mem       (igr_pbb_pb2_pd0_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd0_ram_7_to_mem       (igr_pbb_pb2_pd0_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd1_ram_0_to_mem       (igr_pbb_pb2_pd1_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd1_ram_1_to_mem       (igr_pbb_pb2_pd1_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd1_ram_2_to_mem       (igr_pbb_pb2_pd1_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd1_ram_3_to_mem       (igr_pbb_pb2_pd1_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd1_ram_4_to_mem       (igr_pbb_pb2_pd1_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd1_ram_5_to_mem       (igr_pbb_pb2_pd1_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd1_ram_6_to_mem       (igr_pbb_pb2_pd1_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd1_ram_7_to_mem       (igr_pbb_pb2_pd1_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd2_ram_0_to_mem       (igr_pbb_pb2_pd2_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd2_ram_1_to_mem       (igr_pbb_pb2_pd2_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd2_ram_2_to_mem       (igr_pbb_pb2_pd2_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd2_ram_3_to_mem       (igr_pbb_pb2_pd2_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd2_ram_4_to_mem       (igr_pbb_pb2_pd2_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd2_ram_5_to_mem       (igr_pbb_pb2_pd2_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd2_ram_6_to_mem       (igr_pbb_pb2_pd2_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd2_ram_7_to_mem       (igr_pbb_pb2_pd2_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd3_ram_0_to_mem       (igr_pbb_pb2_pd3_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd3_ram_1_to_mem       (igr_pbb_pb2_pd3_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd3_ram_2_to_mem       (igr_pbb_pb2_pd3_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd3_ram_3_to_mem       (igr_pbb_pb2_pd3_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd3_ram_4_to_mem       (igr_pbb_pb2_pd3_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd3_ram_5_to_mem       (igr_pbb_pb2_pd3_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd3_ram_6_to_mem       (igr_pbb_pb2_pd3_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb2_pd3_ram_7_to_mem       (igr_pbb_pb2_pd3_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_md_ram_0_to_mem        (igr_pbb_pb3_md_ram_0_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb3_md_ram_1_to_mem        (igr_pbb_pb3_md_ram_1_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb3_md_ram_2_to_mem        (igr_pbb_pb3_md_ram_2_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb3_md_ram_3_to_mem        (igr_pbb_pb3_md_ram_3_to_mem),              
/* input  logic    [90:0] */ .igr_pbb_pb3_pd0_ram_0_to_mem       (igr_pbb_pb3_pd0_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd0_ram_1_to_mem       (igr_pbb_pb3_pd0_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd0_ram_2_to_mem       (igr_pbb_pb3_pd0_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd0_ram_3_to_mem       (igr_pbb_pb3_pd0_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd0_ram_4_to_mem       (igr_pbb_pb3_pd0_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd0_ram_5_to_mem       (igr_pbb_pb3_pd0_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd0_ram_6_to_mem       (igr_pbb_pb3_pd0_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd0_ram_7_to_mem       (igr_pbb_pb3_pd0_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd1_ram_0_to_mem       (igr_pbb_pb3_pd1_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd1_ram_1_to_mem       (igr_pbb_pb3_pd1_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd1_ram_2_to_mem       (igr_pbb_pb3_pd1_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd1_ram_3_to_mem       (igr_pbb_pb3_pd1_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd1_ram_4_to_mem       (igr_pbb_pb3_pd1_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd1_ram_5_to_mem       (igr_pbb_pb3_pd1_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd1_ram_6_to_mem       (igr_pbb_pb3_pd1_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd1_ram_7_to_mem       (igr_pbb_pb3_pd1_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd2_ram_0_to_mem       (igr_pbb_pb3_pd2_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd2_ram_1_to_mem       (igr_pbb_pb3_pd2_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd2_ram_2_to_mem       (igr_pbb_pb3_pd2_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd2_ram_3_to_mem       (igr_pbb_pb3_pd2_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd2_ram_4_to_mem       (igr_pbb_pb3_pd2_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd2_ram_5_to_mem       (igr_pbb_pb3_pd2_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd2_ram_6_to_mem       (igr_pbb_pb3_pd2_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd2_ram_7_to_mem       (igr_pbb_pb3_pd2_ram_7_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd3_ram_0_to_mem       (igr_pbb_pb3_pd3_ram_0_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd3_ram_1_to_mem       (igr_pbb_pb3_pd3_ram_1_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd3_ram_2_to_mem       (igr_pbb_pb3_pd3_ram_2_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd3_ram_3_to_mem       (igr_pbb_pb3_pd3_ram_3_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd3_ram_4_to_mem       (igr_pbb_pb3_pd3_ram_4_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd3_ram_5_to_mem       (igr_pbb_pb3_pd3_ram_5_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd3_ram_6_to_mem       (igr_pbb_pb3_pd3_ram_6_to_mem),             
/* input  logic    [90:0] */ .igr_pbb_pb3_pd3_ram_7_to_mem       (igr_pbb_pb3_pd3_ram_7_to_mem),             
/* output logic    [72:0] */ .igr_pbb_pb0_pd0_ram_0_from_mem     (igr_pbb_pb0_pd0_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd0_ram_1_from_mem     (igr_pbb_pb0_pd0_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd0_ram_2_from_mem     (igr_pbb_pb0_pd0_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd0_ram_3_from_mem     (igr_pbb_pb0_pd0_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd0_ram_4_from_mem     (igr_pbb_pb0_pd0_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd0_ram_5_from_mem     (igr_pbb_pb0_pd0_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd0_ram_6_from_mem     (igr_pbb_pb0_pd0_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd0_ram_7_from_mem     (igr_pbb_pb0_pd0_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd1_ram_0_from_mem     (igr_pbb_pb0_pd1_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd1_ram_1_from_mem     (igr_pbb_pb0_pd1_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd1_ram_2_from_mem     (igr_pbb_pb0_pd1_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd1_ram_3_from_mem     (igr_pbb_pb0_pd1_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd1_ram_4_from_mem     (igr_pbb_pb0_pd1_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd1_ram_5_from_mem     (igr_pbb_pb0_pd1_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd1_ram_6_from_mem     (igr_pbb_pb0_pd1_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd1_ram_7_from_mem     (igr_pbb_pb0_pd1_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd2_ram_0_from_mem     (igr_pbb_pb0_pd2_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd2_ram_1_from_mem     (igr_pbb_pb0_pd2_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd2_ram_2_from_mem     (igr_pbb_pb0_pd2_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd2_ram_3_from_mem     (igr_pbb_pb0_pd2_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd2_ram_4_from_mem     (igr_pbb_pb0_pd2_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd2_ram_5_from_mem     (igr_pbb_pb0_pd2_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd2_ram_6_from_mem     (igr_pbb_pb0_pd2_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd2_ram_7_from_mem     (igr_pbb_pb0_pd2_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd3_ram_0_from_mem     (igr_pbb_pb0_pd3_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd3_ram_1_from_mem     (igr_pbb_pb0_pd3_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd3_ram_2_from_mem     (igr_pbb_pb0_pd3_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd3_ram_3_from_mem     (igr_pbb_pb0_pd3_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd3_ram_4_from_mem     (igr_pbb_pb0_pd3_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd3_ram_5_from_mem     (igr_pbb_pb0_pd3_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd3_ram_6_from_mem     (igr_pbb_pb0_pd3_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb0_pd3_ram_7_from_mem     (igr_pbb_pb0_pd3_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_md_ram_0_from_mem      (igr_pbb_pb1_md_ram_0_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb1_md_ram_1_from_mem      (igr_pbb_pb1_md_ram_1_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb1_pd0_ram_2_from_mem     (igr_pbb_pb1_pd0_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd0_ram_3_from_mem     (igr_pbb_pb1_pd0_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd0_ram_4_from_mem     (igr_pbb_pb1_pd0_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd0_ram_5_from_mem     (igr_pbb_pb1_pd0_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd0_ram_6_from_mem     (igr_pbb_pb1_pd0_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd0_ram_7_from_mem     (igr_pbb_pb1_pd0_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd1_ram_0_from_mem     (igr_pbb_pb1_pd1_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd1_ram_1_from_mem     (igr_pbb_pb1_pd1_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd1_ram_2_from_mem     (igr_pbb_pb1_pd1_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd1_ram_3_from_mem     (igr_pbb_pb1_pd1_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd1_ram_4_from_mem     (igr_pbb_pb1_pd1_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd1_ram_5_from_mem     (igr_pbb_pb1_pd1_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd1_ram_6_from_mem     (igr_pbb_pb1_pd1_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd1_ram_7_from_mem     (igr_pbb_pb1_pd1_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd2_ram_0_from_mem     (igr_pbb_pb1_pd2_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd2_ram_1_from_mem     (igr_pbb_pb1_pd2_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd2_ram_2_from_mem     (igr_pbb_pb1_pd2_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd2_ram_3_from_mem     (igr_pbb_pb1_pd2_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd2_ram_4_from_mem     (igr_pbb_pb1_pd2_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd2_ram_5_from_mem     (igr_pbb_pb1_pd2_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd2_ram_6_from_mem     (igr_pbb_pb1_pd2_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd2_ram_7_from_mem     (igr_pbb_pb1_pd2_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd3_ram_0_from_mem     (igr_pbb_pb1_pd3_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd3_ram_1_from_mem     (igr_pbb_pb1_pd3_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd3_ram_2_from_mem     (igr_pbb_pb1_pd3_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd3_ram_3_from_mem     (igr_pbb_pb1_pd3_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd3_ram_4_from_mem     (igr_pbb_pb1_pd3_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd3_ram_5_from_mem     (igr_pbb_pb1_pd3_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd3_ram_6_from_mem     (igr_pbb_pb1_pd3_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd3_ram_7_from_mem     (igr_pbb_pb1_pd3_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_md_ram_0_from_mem      (igr_pbb_pb2_md_ram_0_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb2_md_ram_1_from_mem      (igr_pbb_pb2_md_ram_1_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb2_md_ram_2_from_mem      (igr_pbb_pb2_md_ram_2_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb2_md_ram_3_from_mem      (igr_pbb_pb2_md_ram_3_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb2_pd0_ram_0_from_mem     (igr_pbb_pb2_pd0_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd0_ram_1_from_mem     (igr_pbb_pb2_pd0_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd0_ram_2_from_mem     (igr_pbb_pb2_pd0_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd0_ram_3_from_mem     (igr_pbb_pb2_pd0_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd0_ram_4_from_mem     (igr_pbb_pb2_pd0_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd0_ram_5_from_mem     (igr_pbb_pb2_pd0_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd0_ram_6_from_mem     (igr_pbb_pb2_pd0_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd0_ram_7_from_mem     (igr_pbb_pb2_pd0_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd1_ram_0_from_mem     (igr_pbb_pb2_pd1_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd1_ram_1_from_mem     (igr_pbb_pb2_pd1_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd1_ram_2_from_mem     (igr_pbb_pb2_pd1_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd1_ram_3_from_mem     (igr_pbb_pb2_pd1_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd2_ram_0_from_mem     (igr_pbb_pb2_pd2_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd2_ram_1_from_mem     (igr_pbb_pb2_pd2_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd2_ram_2_from_mem     (igr_pbb_pb2_pd2_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd2_ram_3_from_mem     (igr_pbb_pb2_pd2_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd2_ram_4_from_mem     (igr_pbb_pb2_pd2_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd2_ram_5_from_mem     (igr_pbb_pb2_pd2_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd2_ram_6_from_mem     (igr_pbb_pb2_pd2_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd2_ram_7_from_mem     (igr_pbb_pb2_pd2_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd3_ram_0_from_mem     (igr_pbb_pb2_pd3_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd3_ram_1_from_mem     (igr_pbb_pb2_pd3_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd3_ram_2_from_mem     (igr_pbb_pb2_pd3_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd3_ram_3_from_mem     (igr_pbb_pb2_pd3_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd3_ram_4_from_mem     (igr_pbb_pb2_pd3_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd3_ram_5_from_mem     (igr_pbb_pb2_pd3_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd3_ram_6_from_mem     (igr_pbb_pb2_pd3_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd3_ram_7_from_mem     (igr_pbb_pb2_pd3_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_md_ram_0_from_mem      (igr_pbb_pb3_md_ram_0_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb3_md_ram_1_from_mem      (igr_pbb_pb3_md_ram_1_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb3_md_ram_2_from_mem      (igr_pbb_pb3_md_ram_2_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb3_md_ram_3_from_mem      (igr_pbb_pb3_md_ram_3_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb3_pd0_ram_0_from_mem     (igr_pbb_pb3_pd0_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd0_ram_1_from_mem     (igr_pbb_pb3_pd0_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd0_ram_2_from_mem     (igr_pbb_pb3_pd0_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd0_ram_3_from_mem     (igr_pbb_pb3_pd0_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd0_ram_4_from_mem     (igr_pbb_pb3_pd0_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd0_ram_5_from_mem     (igr_pbb_pb3_pd0_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd0_ram_6_from_mem     (igr_pbb_pb3_pd0_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd0_ram_7_from_mem     (igr_pbb_pb3_pd0_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd1_ram_0_from_mem     (igr_pbb_pb3_pd1_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd1_ram_1_from_mem     (igr_pbb_pb3_pd1_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd1_ram_2_from_mem     (igr_pbb_pb3_pd1_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd1_ram_3_from_mem     (igr_pbb_pb3_pd1_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd1_ram_4_from_mem     (igr_pbb_pb3_pd1_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd1_ram_5_from_mem     (igr_pbb_pb3_pd1_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd1_ram_6_from_mem     (igr_pbb_pb3_pd1_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd1_ram_7_from_mem     (igr_pbb_pb3_pd1_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd2_ram_0_from_mem     (igr_pbb_pb3_pd2_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd2_ram_1_from_mem     (igr_pbb_pb3_pd2_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd2_ram_2_from_mem     (igr_pbb_pb3_pd2_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd2_ram_3_from_mem     (igr_pbb_pb3_pd2_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd2_ram_4_from_mem     (igr_pbb_pb3_pd2_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd2_ram_5_from_mem     (igr_pbb_pb3_pd2_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd2_ram_6_from_mem     (igr_pbb_pb3_pd2_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd2_ram_7_from_mem     (igr_pbb_pb3_pd2_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd3_ram_0_from_mem     (igr_pbb_pb3_pd3_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd3_ram_1_from_mem     (igr_pbb_pb3_pd3_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd3_ram_2_from_mem     (igr_pbb_pb3_pd3_ram_2_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd3_ram_3_from_mem     (igr_pbb_pb3_pd3_ram_3_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd3_ram_4_from_mem     (igr_pbb_pb3_pd3_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd3_ram_5_from_mem     (igr_pbb_pb3_pd3_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd3_ram_6_from_mem     (igr_pbb_pb3_pd3_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb3_pd3_ram_7_from_mem     (igr_pbb_pb3_pd3_ram_7_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_md_ram_2_from_mem      (igr_pbb_pb1_md_ram_2_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb1_md_ram_3_from_mem      (igr_pbb_pb1_md_ram_3_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb1_pd0_ram_0_from_mem     (igr_pbb_pb1_pd0_ram_0_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb1_pd0_ram_1_from_mem     (igr_pbb_pb1_pd0_ram_1_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd1_ram_4_from_mem     (igr_pbb_pb2_pd1_ram_4_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd1_ram_5_from_mem     (igr_pbb_pb2_pd1_ram_5_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd1_ram_6_from_mem     (igr_pbb_pb2_pd1_ram_6_from_mem),           
/* output logic    [72:0] */ .igr_pbb_pb2_pd1_ram_7_from_mem     (igr_pbb_pb2_pd1_ram_7_from_mem),           
/* output logic           */ .aary_pwren_b_sram                  (aary_pwren_b_sram),                        
/* output logic    [72:0] */ .igr_pbb_pb0_md_ram_0_from_mem      (igr_pbb_pb0_md_ram_0_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb0_md_ram_1_from_mem      (igr_pbb_pb0_md_ram_1_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb0_md_ram_2_from_mem      (igr_pbb_pb0_md_ram_2_from_mem),            
/* output logic    [72:0] */ .igr_pbb_pb0_md_ram_3_from_mem      (igr_pbb_pb0_md_ram_3_from_mem));            
// End of module igr_pbb_sram_mems from igr_pbb_sram_mems


// module igr_pbb_rf_mems    from igr_pbb_rf_mems using igr_rf_mems.map 
igr_pbb_rf_mems    igr_pbb_rf_mems(
/* input  logic         */ .cclk                               (cclk),                                     
/* input  logic         */ .car_raw_lan_power_good_with_byprst (1'b1),                                     
/* input  logic   [5:0] */ .fary_ffuse_data_misc_rf            (fary_ffuse_data_misc_rf),                  
/* input  logic         */ .fary_pwren_b_rf                    (fary_pwren_b_rf),                          
/* input  logic         */ .fdfx_lbist_test_mode               (fdfx_lbist_test_mode),                     
/* input  logic         */ .fscan_byprst_b                     (fscan_byprst_b),                           
/* input  logic   [7:0] */ .fscan_ram_awt_mode                 (fscan_ram_awt_mode[7:0]),                  
/* input  logic   [7:0] */ .fscan_ram_awt_ren                  (fscan_ram_awt_ren[7:0]),                   
/* input  logic   [7:0] */ .fscan_ram_awt_wen                  (fscan_ram_awt_wen[7:0]),                   
/* input  logic   [7:0] */ .fscan_ram_bypsel                   (fscan_ram_bypsel[7:0]),                    
/* input  logic         */ .fscan_ram_init_en                  (fscan_ram_init_en),                        
/* input  logic         */ .fscan_ram_init_val                 (fscan_ram_init_val),                       
/* input  logic   [7:0] */ .fscan_ram_odis_b                   (fscan_ram_odis_b[7:0]),                    
/* input  logic         */ .fscan_ram_rddis_b                  (fscan_ram_rddis_b),                        
/* input  logic         */ .fscan_ram_wrdis_b                  (fscan_ram_wrdis_b),                        
/* input  logic         */ .fscan_rstbypen                     (fscan_rstbypen),                           
/* input  logic  [97:0] */ .igr_pbb_vp_d_rf_0_to_mem           (igr_pbb_vp_d_rf_0_to_mem),                 
/* input  logic  [97:0] */ .igr_pbb_vp_d_rf_1_to_mem           (igr_pbb_vp_d_rf_1_to_mem),                 
/* input  logic  [97:0] */ .igr_pbb_vp_d_rf_2_to_mem           (igr_pbb_vp_d_rf_2_to_mem),                 
/* input  logic  [97:0] */ .igr_pbb_vp_d_rf_3_to_mem           (igr_pbb_vp_d_rf_3_to_mem),                 
/* input  logic  [97:0] */ .igr_pbb_vp_d_rf_4_to_mem           (igr_pbb_vp_d_rf_4_to_mem),                 
/* input  logic  [97:0] */ .igr_pbb_vp_d_rf_5_to_mem           (igr_pbb_vp_d_rf_5_to_mem),                 
/* input  logic  [97:0] */ .igr_pbb_vp_d_rf_6_to_mem           (igr_pbb_vp_d_rf_6_to_mem),                 
/* input  logic  [97:0] */ .igr_pbb_vp_d_rf_7_to_mem           (igr_pbb_vp_d_rf_7_to_mem),                 
/* output logic         */ .aary_pwren_b_rf                    (aary_pwren_b_rf),                          
/* output logic  [72:0] */ .igr_pbb_vp_d_rf_0_from_mem         (igr_pbb_vp_d_rf_0_from_mem),               
/* output logic  [72:0] */ .igr_pbb_vp_d_rf_1_from_mem         (igr_pbb_vp_d_rf_1_from_mem),               
/* output logic  [72:0] */ .igr_pbb_vp_d_rf_2_from_mem         (igr_pbb_vp_d_rf_2_from_mem),               
/* output logic  [72:0] */ .igr_pbb_vp_d_rf_3_from_mem         (igr_pbb_vp_d_rf_3_from_mem),               
/* output logic  [72:0] */ .igr_pbb_vp_d_rf_4_from_mem         (igr_pbb_vp_d_rf_4_from_mem),               
/* output logic  [72:0] */ .igr_pbb_vp_d_rf_5_from_mem         (igr_pbb_vp_d_rf_5_from_mem),               
/* output logic  [72:0] */ .igr_pbb_vp_d_rf_6_from_mem         (igr_pbb_vp_d_rf_6_from_mem),               
/* output logic  [72:0] */ .igr_pbb_vp_d_rf_7_from_mem         (igr_pbb_vp_d_rf_7_from_mem));               
// End of module igr_pbb_rf_mems from igr_pbb_rf_mems


// module igr_pbb_ff_mems    from igr_pbb_ff_mems using igr_ff_mems.map 
igr_pbb_ff_mems    igr_pbb_ff_mems(
/* input  logic         */ .cclk                               (cclk),                                     
/* input  logic         */ .car_raw_lan_power_good_with_byprst (1'b1),                                     
/* input  logic  [85:0] */ .igr_pbb_vp_md_rf_0_to_mem          (igr_pbb_vp_md_rf_0_to_mem),                
/* input  logic  [85:0] */ .igr_pbb_vp_md_rf_1_to_mem          (igr_pbb_vp_md_rf_1_to_mem),                
/* input  logic  [85:0] */ .igr_pbb_vp_md_rf_2_to_mem          (igr_pbb_vp_md_rf_2_to_mem),                
/* input  logic  [85:0] */ .igr_pbb_vp_md_rf_3_to_mem          (igr_pbb_vp_md_rf_3_to_mem),                
/* input  logic  [85:0] */ .igr_pbb_vp_md_rf_4_to_mem          (igr_pbb_vp_md_rf_4_to_mem),                
/* input  logic  [85:0] */ .igr_pbb_vp_md_rf_5_to_mem          (igr_pbb_vp_md_rf_5_to_mem),                
/* input  logic  [85:0] */ .igr_pbb_vp_md_rf_6_to_mem          (igr_pbb_vp_md_rf_6_to_mem),                
/* input  logic  [85:0] */ .igr_pbb_vp_md_rf_7_to_mem          (igr_pbb_vp_md_rf_7_to_mem),                
/* output logic  [72:0] */ .igr_pbb_vp_md_rf_0_from_mem        (igr_pbb_vp_md_rf_0_from_mem),              
/* output logic  [72:0] */ .igr_pbb_vp_md_rf_1_from_mem        (igr_pbb_vp_md_rf_1_from_mem),              
/* output logic  [72:0] */ .igr_pbb_vp_md_rf_2_from_mem        (igr_pbb_vp_md_rf_2_from_mem),              
/* output logic  [72:0] */ .igr_pbb_vp_md_rf_3_from_mem        (igr_pbb_vp_md_rf_3_from_mem),              
/* output logic  [72:0] */ .igr_pbb_vp_md_rf_4_from_mem        (igr_pbb_vp_md_rf_4_from_mem),              
/* output logic  [72:0] */ .igr_pbb_vp_md_rf_5_from_mem        (igr_pbb_vp_md_rf_5_from_mem),              
/* output logic  [72:0] */ .igr_pbb_vp_md_rf_6_from_mem        (igr_pbb_vp_md_rf_6_from_mem),              
/* output logic  [72:0] */ .igr_pbb_vp_md_rf_7_from_mem        (igr_pbb_vp_md_rf_7_from_mem));              
// End of module igr_pbb_ff_mems from igr_pbb_ff_mems

endmodule // mby_igr_pbb_gen_mem
