// Seed: 1339309568
module module_0 (
    input wire id_0
    , id_3,
    output supply0 id_1
);
  wire id_4;
  wire id_5;
  wire id_6;
  assign module_1.id_7 = 0;
  wire id_7;
  wire id_8;
  always @(posedge id_4 or posedge 1) begin : LABEL_0
    assert (1);
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wand id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    input tri id_8,
    output supply0 id_9,
    input tri1 id_10,
    input wire id_11,
    output supply1 id_12,
    input wand id_13,
    input tri1 id_14,
    input wire id_15,
    output supply0 id_16
);
  wor id_18 = id_10;
  module_0 modCall_1 (
      id_4,
      id_16
  );
  assign id_16 = id_1;
endmodule
