<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: XenevaOS/Boot/include/IndustryStandard/PciExpress40.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6f7cbf0a11b44b0a43b1ec16e930d793.html">XenevaOS</a></li><li class="navelem"><a class="el" href="dir_e155a64606be01e9718a8b1197c63fff.html">Boot</a></li><li class="navelem"><a class="el" href="dir_08690fdcb6b3138c931f33749be09044.html">include</a></li><li class="navelem"><a class="el" href="dir_0503a5901f46a9682bad3e2f62b8d48f.html">IndustryStandard</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">PciExpress40.h</div></div>
</div><!--header-->
<div class="contents">
<a href="PciExpress40_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#ifndef _PCIEXPRESS40_H_</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#define _PCIEXPRESS40_H_</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &lt;<a class="code" href="PciExpress31_8h.html">IndustryStandard/PciExpress31.h</a>&gt;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#pragma pack(1)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="PciExpress40_8h.html#aebd2285b7c633590ac6c8c541bf9cd63">   28</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_PHYSICAL_LAYER_16_0_ID    0x0026</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="PciExpress40_8h.html#acb3f23f5cd43d202f2d22a84e26bad39">   29</a></span><span class="preprocessor">#define PCI_EXPRESS_EXTENDED_CAPABILITY_PHYSICAL_LAYER_16_0_VER1  0x1</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// Register offsets from Physical Layer PCI-E Ext Cap Header</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="PciExpress40_8h.html#a25815e301be6b0b168eb3d63e73d48c4">   32</a></span><span class="preprocessor">#define PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CAPABILITIES_OFFSET                         0x04</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="PciExpress40_8h.html#a604560eb9ea570f466e107ab02255445">   33</a></span><span class="preprocessor">#define PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CONTROL_OFFSET                              0x08</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="PciExpress40_8h.html#adf4ae1196f91d8c68e389a8d92c0879e">   34</a></span><span class="preprocessor">#define PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS_OFFSET                               0x0C</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="PciExpress40_8h.html#a15324ef328e8bed1305e068c2562db3e">   35</a></span><span class="preprocessor">#define PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LOCAL_DATA_PARITY_STATUS_OFFSET             0x10</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="PciExpress40_8h.html#a5eefbe2a6d6f9297fa7b62bc5f8027cd">   36</a></span><span class="preprocessor">#define PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_FIRST_RETIMER_DATA_PARITY_STATUS_OFFSET     0x14</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="PciExpress40_8h.html#acc60895a7dcdd2c31f26c6ce1b9f7af4">   37</a></span><span class="preprocessor">#define PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_SECOND_RETIMER_DATA_PARITY_STATUS_OFFSET    0x18</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="PciExpress40_8h.html#adcee5f5130687d96fff01027a7335c4f">   38</a></span><span class="preprocessor">#define PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LANE_EQUALIZATION_CONTROL_OFFSET            0x20</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="foldopen" id="foldopen00040" data-start="{" data-end="};">
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html">   40</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html#a1501477426c60351f3bdab5f6ccd9ef3">   42</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html#a1501477426c60351f3bdab5f6ccd9ef3">Reserved</a>                  : 32; <span class="comment">// Reserved bit 0:31</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html#a23ecab25e530f0b29ea14bcc65a648e4">   43</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html#aba86d898aa6d3c6613c23889dc78b780">   44</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html#aba86d898aa6d3c6613c23889dc78b780">Uint32</a>;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>} <a class="code hl_union" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CAPABILITIES</a>;</div>
</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="foldopen" id="foldopen00047" data-start="{" data-end="};">
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html">   47</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html#a93dad152c1ff9d7daf20a21977750fc9">   49</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html#a93dad152c1ff9d7daf20a21977750fc9">Reserved</a>                  : 32; <span class="comment">// Reserved bit 0:31</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html#a93f3a8687b2c3ff4e2f1e5578d7f8b54">   50</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html#a653caa9c597214b3032a2f95f6b012ea">   51</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html#a653caa9c597214b3032a2f95f6b012ea">Uint32</a>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>} <a class="code hl_union" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CONTROL</a>;</div>
</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="foldopen" id="foldopen00054" data-start="{" data-end="};">
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html">   54</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a9b23b626ed66d07e368387460daaa5e3">   56</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a9b23b626ed66d07e368387460daaa5e3">EqualizationComplete</a>      : 1; <span class="comment">// bit 0</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a62630c4f88ea0ffea2ca0cf27822c6d9">   57</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a62630c4f88ea0ffea2ca0cf27822c6d9">EqualizationPhase1Success</a> : 1; <span class="comment">// bit 1</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a2c5e653aaffdd2f1423a81f7514d8141">   58</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a2c5e653aaffdd2f1423a81f7514d8141">EqualizationPhase2Success</a> : 1; <span class="comment">// bit 2</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a6038576d9f477d2d158c302b6b99cb8c">   59</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a6038576d9f477d2d158c302b6b99cb8c">EqualizationPhase3Success</a> : 1; <span class="comment">// bit 3</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a18207f3d77596e1c36b88da7a27d0092">   60</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a18207f3d77596e1c36b88da7a27d0092">LinkEqualizationRequest</a>   : 1; <span class="comment">// bit 4</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#ad5e8c1695188f33b3f0557c7c5c5fdab">   61</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#ad5e8c1695188f33b3f0557c7c5c5fdab">Reserved</a>                  : 27; <span class="comment">// Reserved bit 5:31</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a5bc110c610d2ea53ab8bd6e4c4acdc57">   62</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a8b76ad676c7491e7998b88c95a552306">   63</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a8b76ad676c7491e7998b88c95a552306">Uint32</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>} <a class="code hl_union" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS</a>;</div>
</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="foldopen" id="foldopen00066" data-start="{" data-end="};">
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html">   66</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html#a1bce674d3edba215402bda585ed8fe66">   68</a></span>    <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html#a1bce674d3edba215402bda585ed8fe66">DownstreamPortTransmitterPreset</a> : 4; <span class="comment">//bit 0..3</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html#a4869b0b91474fe8d987acb7f950c786f">   69</a></span>    <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html#a4869b0b91474fe8d987acb7f950c786f">UpstreamPortTransmitterPreset</a>   : 4; <span class="comment">//bit 4..7</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html#a9fbf2289ff2d14accb81b71a4020b369">   70</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html#a17fdf7521efb1991fd20d51ee9edace3">   71</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>   <a class="code hl_variable" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html#a17fdf7521efb1991fd20d51ee9edace3">Uint8</a>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>} <a class="code hl_union" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LANE_EQUALIZATION_CONTROL</a>;</div>
</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="foldopen" id="foldopen00074" data-start="{" data-end="};">
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html">   74</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a42ed080f8209535a9f0e40a4a9629295">   75</a></span>  <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a>                      <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a42ed080f8209535a9f0e40a4a9629295">Header</a>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a7f61c6e4cbb890e21a79e5dcb4f07890">   76</a></span>  <a class="code hl_union" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CAPABILITIES</a>              <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a7f61c6e4cbb890e21a79e5dcb4f07890">Capablities</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a11bf4c89d40a04c46de3d7905d4b7acc">   77</a></span>  <a class="code hl_union" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CONTROL</a>                   <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a11bf4c89d40a04c46de3d7905d4b7acc">Control</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#af48977656e14c14570919ae09d14c2bf">   78</a></span>  <a class="code hl_union" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS</a>                    <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#af48977656e14c14570919ae09d14c2bf">Status</a>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a25235a3d05c8790a84f0841fb102fa96">   79</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                        <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a25235a3d05c8790a84f0841fb102fa96">LocalDataParityMismatchStatus</a>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#aa456075bf867d955f35de3886d0169f2">   80</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                        <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#aa456075bf867d955f35de3886d0169f2">FirstRetimerDataParityMismatchStatus</a>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#af694b9828e130e62ba7c6cb80099494e">   81</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                        <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#af694b9828e130e62ba7c6cb80099494e">SecondRetimerDataParityMismatchStatus</a>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#ab80a0e623e2797ad47d1fc30654f3dce">   82</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                                                        <a class="code hl_variable" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#ab80a0e623e2797ad47d1fc30654f3dce">Reserved</a>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#accf5007dbb1761b129e4be5740096f8d">   83</a></span>  <a class="code hl_union" href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LANE_EQUALIZATION_CONTROL</a> LaneEqualizationControl[1];</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>} <a class="code hl_struct" href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0</a>;</div>
</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#pragma pack()</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64_2ProcessorBind_8h_html_ae1e6edbbc26d6fbc71a90190d0266018"><div class="ttname"><a href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a></div><div class="ttdeci">unsigned int UINT32</div><div class="ttdef"><b>Definition</b> ProcessorBind.h:102</div></div>
<div class="ttc" id="aAcpi10_8h_html_a2837bb93190d393a459df5cba85a2834"><div class="ttname"><a href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a></div><div class="ttdeci">PACKED struct @21::@35 Bits</div></div>
<div class="ttc" id="aPciExpress31_8h_html"><div class="ttname"><a href="PciExpress31_8h.html">PciExpress31.h</a></div></div>
<div class="ttc" id="aactypes_8h_html_ab27e9918b538ce9d8ca692479b375b6a"><div class="ttname"><a href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a></div><div class="ttdeci">unsigned char UINT8</div><div class="ttdef"><b>Definition</b> actypes.h:236</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__HEADER.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER</a></div><div class="ttdef"><b>Definition</b> PciExpress21.h:422</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0_html"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html">PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0</a></div><div class="ttdef"><b>Definition</b> PciExpress40.h:74</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0_html_a11bf4c89d40a04c46de3d7905d4b7acc"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a11bf4c89d40a04c46de3d7905d4b7acc">PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0::Control</a></div><div class="ttdeci">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CONTROL Control</div><div class="ttdef"><b>Definition</b> PciExpress40.h:77</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0_html_a25235a3d05c8790a84f0841fb102fa96"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a25235a3d05c8790a84f0841fb102fa96">PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0::LocalDataParityMismatchStatus</a></div><div class="ttdeci">UINT32 LocalDataParityMismatchStatus</div><div class="ttdef"><b>Definition</b> PciExpress40.h:79</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0_html_a42ed080f8209535a9f0e40a4a9629295"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a42ed080f8209535a9f0e40a4a9629295">PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0::Header</a></div><div class="ttdeci">PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER Header</div><div class="ttdef"><b>Definition</b> PciExpress40.h:75</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0_html_a7f61c6e4cbb890e21a79e5dcb4f07890"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#a7f61c6e4cbb890e21a79e5dcb4f07890">PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0::Capablities</a></div><div class="ttdeci">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CAPABILITIES Capablities</div><div class="ttdef"><b>Definition</b> PciExpress40.h:76</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0_html_aa456075bf867d955f35de3886d0169f2"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#aa456075bf867d955f35de3886d0169f2">PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0::FirstRetimerDataParityMismatchStatus</a></div><div class="ttdeci">UINT32 FirstRetimerDataParityMismatchStatus</div><div class="ttdef"><b>Definition</b> PciExpress40.h:80</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0_html_ab80a0e623e2797ad47d1fc30654f3dce"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#ab80a0e623e2797ad47d1fc30654f3dce">PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress40.h:82</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0_html_af48977656e14c14570919ae09d14c2bf"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#af48977656e14c14570919ae09d14c2bf">PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0::Status</a></div><div class="ttdeci">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS Status</div><div class="ttdef"><b>Definition</b> PciExpress40.h:78</div></div>
<div class="ttc" id="astructPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0_html_af694b9828e130e62ba7c6cb80099494e"><div class="ttname"><a href="structPCI__EXPRESS__EXTENDED__CAPABILITIES__PHYSICAL__LAYER__16__0.html#af694b9828e130e62ba7c6cb80099494e">PCI_EXPRESS_EXTENDED_CAPABILITIES_PHYSICAL_LAYER_16_0::SecondRetimerDataParityMismatchStatus</a></div><div class="ttdeci">UINT32 SecondRetimerDataParityMismatchStatus</div><div class="ttdef"><b>Definition</b> PciExpress40.h:81</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES_html"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CAPABILITIES</a></div><div class="ttdef"><b>Definition</b> PciExpress40.h:40</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES_html_a1501477426c60351f3bdab5f6ccd9ef3"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html#a1501477426c60351f3bdab5f6ccd9ef3">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CAPABILITIES::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress40.h:42</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES_html_aba86d898aa6d3c6613c23889dc78b780"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CAPABILITIES.html#aba86d898aa6d3c6613c23889dc78b780">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CAPABILITIES::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress40.h:44</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL_html"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CONTROL</a></div><div class="ttdef"><b>Definition</b> PciExpress40.h:47</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL_html_a653caa9c597214b3032a2f95f6b012ea"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html#a653caa9c597214b3032a2f95f6b012ea">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CONTROL::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress40.h:51</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL_html_a93dad152c1ff9d7daf20a21977750fc9"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__CONTROL.html#a93dad152c1ff9d7daf20a21977750fc9">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_CONTROL::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress40.h:49</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL_html"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LANE_EQUALIZATION_CONTROL</a></div><div class="ttdef"><b>Definition</b> PciExpress40.h:66</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL_html_a17fdf7521efb1991fd20d51ee9edace3"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html#a17fdf7521efb1991fd20d51ee9edace3">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LANE_EQUALIZATION_CONTROL::Uint8</a></div><div class="ttdeci">UINT8 Uint8</div><div class="ttdef"><b>Definition</b> PciExpress40.h:71</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL_html_a1bce674d3edba215402bda585ed8fe66"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html#a1bce674d3edba215402bda585ed8fe66">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LANE_EQUALIZATION_CONTROL::DownstreamPortTransmitterPreset</a></div><div class="ttdeci">UINT8 DownstreamPortTransmitterPreset</div><div class="ttdef"><b>Definition</b> PciExpress40.h:68</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL_html_a4869b0b91474fe8d987acb7f950c786f"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__LANE__EQUALIZATION__CONTROL.html#a4869b0b91474fe8d987acb7f950c786f">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_LANE_EQUALIZATION_CONTROL::UpstreamPortTransmitterPreset</a></div><div class="ttdeci">UINT8 UpstreamPortTransmitterPreset</div><div class="ttdef"><b>Definition</b> PciExpress40.h:69</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS_html"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS</a></div><div class="ttdef"><b>Definition</b> PciExpress40.h:54</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS_html_a18207f3d77596e1c36b88da7a27d0092"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a18207f3d77596e1c36b88da7a27d0092">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS::LinkEqualizationRequest</a></div><div class="ttdeci">UINT32 LinkEqualizationRequest</div><div class="ttdef"><b>Definition</b> PciExpress40.h:60</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS_html_a2c5e653aaffdd2f1423a81f7514d8141"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a2c5e653aaffdd2f1423a81f7514d8141">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS::EqualizationPhase2Success</a></div><div class="ttdeci">UINT32 EqualizationPhase2Success</div><div class="ttdef"><b>Definition</b> PciExpress40.h:58</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS_html_a6038576d9f477d2d158c302b6b99cb8c"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a6038576d9f477d2d158c302b6b99cb8c">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS::EqualizationPhase3Success</a></div><div class="ttdeci">UINT32 EqualizationPhase3Success</div><div class="ttdef"><b>Definition</b> PciExpress40.h:59</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS_html_a62630c4f88ea0ffea2ca0cf27822c6d9"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a62630c4f88ea0ffea2ca0cf27822c6d9">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS::EqualizationPhase1Success</a></div><div class="ttdeci">UINT32 EqualizationPhase1Success</div><div class="ttdef"><b>Definition</b> PciExpress40.h:57</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS_html_a8b76ad676c7491e7998b88c95a552306"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a8b76ad676c7491e7998b88c95a552306">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> PciExpress40.h:63</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS_html_a9b23b626ed66d07e368387460daaa5e3"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#a9b23b626ed66d07e368387460daaa5e3">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS::EqualizationComplete</a></div><div class="ttdeci">UINT32 EqualizationComplete</div><div class="ttdef"><b>Definition</b> PciExpress40.h:56</div></div>
<div class="ttc" id="aunionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS_html_ad5e8c1695188f33b3f0557c7c5c5fdab"><div class="ttname"><a href="unionPCI__EXPRESS__REG__PHYSICAL__LAYER__16__0__STATUS.html#ad5e8c1695188f33b3f0557c7c5c5fdab">PCI_EXPRESS_REG_PHYSICAL_LAYER_16_0_STATUS::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> PciExpress40.h:61</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
