module signed_adder(input [7:0] a, input [7:0] b, output [7:0] s, output overflow);

    reg [8:0] sum;

    always @(*) begin
        sum = a + b;
        if(sum > 127 || sum < -128)
            overflow = 1;
        else
            overflow = 0;
    end

    assign s = sum[7:0];

endmodule

