ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"periph_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.periph_Timer_IO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	periph_Timer_IO_Init:
  26              	.LVL0:
  27              	.LFB123:
  28              		.file 1 "Bsp/periph_timer.c"
   1:Bsp/periph_timer.c **** #include "stm32f4xx_tim.h"
   2:Bsp/periph_timer.c **** #include "periph_timer.h"
   3:Bsp/periph_timer.c **** #include "periph_gpio.h"
   4:Bsp/periph_timer.c **** #include "periph_dma.h"
   5:Bsp/periph_timer.c **** #include "misc.h"
   6:Bsp/periph_timer.c **** #include <stdbool.h>
   7:Bsp/periph_timer.c **** 
   8:Bsp/periph_timer.c **** TIM_TypeDef *Timer_Port[Timer_Port_Sum] = {TIM2,
   9:Bsp/periph_timer.c **** 										   TIM3,
  10:Bsp/periph_timer.c **** 										   TIM4};
  11:Bsp/periph_timer.c **** 
  12:Bsp/periph_timer.c **** static uint32_t Timer_CLK[Timer_Port_Sum] = {RCC_APB1Periph_TIM2,
  13:Bsp/periph_timer.c **** 											 RCC_APB1Periph_TIM3,
  14:Bsp/periph_timer.c **** 											 RCC_APB1Periph_TIM4};
  15:Bsp/periph_timer.c **** 
  16:Bsp/periph_timer.c **** static uint8_t Timer_IRQ_Channel[Timer_Port_Sum] = {TIM2_IRQn,
  17:Bsp/periph_timer.c **** 													TIM3_IRQn,
  18:Bsp/periph_timer.c **** 													TIM4_IRQn};
  19:Bsp/periph_timer.c **** 
  20:Bsp/periph_timer.c **** static void (*PWM_Set_Value[PWM_SUM])(TIM_TypeDef *TIMx, uint32_t Compare1) = {TIM_SetCompare1,
  21:Bsp/periph_timer.c **** 																			   TIM_SetCompare2,
  22:Bsp/periph_timer.c **** 																			   TIM_SetCompare3,
  23:Bsp/periph_timer.c **** 																			   TIM_SetCompare4};
  24:Bsp/periph_timer.c **** 
  25:Bsp/periph_timer.c **** static void periph_Timer_IO_Init(Timer_list timerx, Timer_PWM_Channel_State CH1_State, Timer_PWM_Ch
  26:Bsp/periph_timer.c **** {
  29              		.loc 1 26 1 view -0
  30              		.cfi_startproc
  31              		@ args = 4, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 2


  33              		.loc 1 26 1 is_stmt 0 view .LVU1
  34 0000 70B5     		push	{r4, r5, r6, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 16
  37              		.cfi_offset 4, -16
  38              		.cfi_offset 5, -12
  39              		.cfi_offset 6, -8
  40              		.cfi_offset 14, -4
  41 0002 0446     		mov	r4, r0
  42 0004 1646     		mov	r6, r2
  43 0006 1D46     		mov	r5, r3
  27:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
  44              		.loc 1 27 2 is_stmt 1 view .LVU2
  45              		.loc 1 27 5 is_stmt 0 view .LVU3
  46 0008 0129     		cmp	r1, #1
  47 000a 08D0     		beq	.L15
  48              	.LVL1:
  49              	.L2:
  28:Bsp/periph_timer.c **** 	{
  29:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  30:Bsp/periph_timer.c **** 		{
  31:Bsp/periph_timer.c **** 		case Timer_2:
  32:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH1_IO_Init();
  33:Bsp/periph_timer.c **** 			break;
  34:Bsp/periph_timer.c **** 		case Timer_3:
  35:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH1_IO_Init();
  36:Bsp/periph_timer.c **** 			break;
  37:Bsp/periph_timer.c **** 		case Timer_4:
  38:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH1_IO_Init();
  39:Bsp/periph_timer.c **** 			break;
  40:Bsp/periph_timer.c **** 		default:
  41:Bsp/periph_timer.c **** 			break;
  42:Bsp/periph_timer.c **** 		}
  43:Bsp/periph_timer.c **** 	}
  44:Bsp/periph_timer.c **** 
  45:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
  50              		.loc 1 45 2 is_stmt 1 view .LVU4
  51              		.loc 1 45 5 is_stmt 0 view .LVU5
  52 000c 012E     		cmp	r6, #1
  53 000e 15D0     		beq	.L16
  54              	.L5:
  46:Bsp/periph_timer.c **** 	{
  47:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  48:Bsp/periph_timer.c **** 		{
  49:Bsp/periph_timer.c **** 		case Timer_2:
  50:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH2_IO_Init();
  51:Bsp/periph_timer.c **** 			break;
  52:Bsp/periph_timer.c **** 		case Timer_3:
  53:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH2_IO_Init();
  54:Bsp/periph_timer.c **** 			break;
  55:Bsp/periph_timer.c **** 		case Timer_4:
  56:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH2_IO_Init();
  57:Bsp/periph_timer.c **** 			break;
  58:Bsp/periph_timer.c **** 		default:
  59:Bsp/periph_timer.c **** 			break;
  60:Bsp/periph_timer.c **** 		}
  61:Bsp/periph_timer.c **** 	}
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 3


  62:Bsp/periph_timer.c **** 
  63:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
  55              		.loc 1 63 2 is_stmt 1 view .LVU6
  56              		.loc 1 63 5 is_stmt 0 view .LVU7
  57 0010 012D     		cmp	r5, #1
  58 0012 22D0     		beq	.L17
  59              	.L8:
  64:Bsp/periph_timer.c **** 	{
  65:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  66:Bsp/periph_timer.c **** 		{
  67:Bsp/periph_timer.c **** 		case Timer_2:
  68:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH3_IO_Init();
  69:Bsp/periph_timer.c **** 			break;
  70:Bsp/periph_timer.c **** 		case Timer_3:
  71:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH3_IO_Init();
  72:Bsp/periph_timer.c **** 			break;
  73:Bsp/periph_timer.c **** 		case Timer_4:
  74:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH3_IO_Init();
  75:Bsp/periph_timer.c **** 			break;
  76:Bsp/periph_timer.c **** 		default:
  77:Bsp/periph_timer.c **** 			break;
  78:Bsp/periph_timer.c **** 		}
  79:Bsp/periph_timer.c **** 	}
  80:Bsp/periph_timer.c **** 
  81:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
  60              		.loc 1 81 2 is_stmt 1 view .LVU8
  61              		.loc 1 81 5 is_stmt 0 view .LVU9
  62 0014 9DF81030 		ldrb	r3, [sp, #16]	@ zero_extendqisi2
  63 0018 012B     		cmp	r3, #1
  64 001a 2DD0     		beq	.L18
  65              	.L1:
  82:Bsp/periph_timer.c **** 	{
  83:Bsp/periph_timer.c **** 		switch ((uint8_t)timerx)
  84:Bsp/periph_timer.c **** 		{
  85:Bsp/periph_timer.c **** 		case Timer_2:
  86:Bsp/periph_timer.c **** 			GPIO_TIM2_PWMCH4_IO_Init();
  87:Bsp/periph_timer.c **** 			break;
  88:Bsp/periph_timer.c **** 		case Timer_3:
  89:Bsp/periph_timer.c **** 			GPIO_TIM3_PWMCH4_IO_Init();
  90:Bsp/periph_timer.c **** 			break;
  91:Bsp/periph_timer.c **** 		case Timer_4:
  92:Bsp/periph_timer.c **** 			GPIO_TIM4_PWMCH4_IO_Init();
  93:Bsp/periph_timer.c **** 			break;
  94:Bsp/periph_timer.c **** 		default:
  95:Bsp/periph_timer.c **** 			break;
  96:Bsp/periph_timer.c **** 		}
  97:Bsp/periph_timer.c **** 	}
  98:Bsp/periph_timer.c **** }
  66              		.loc 1 98 1 view .LVU10
  67 001c 70BD     		pop	{r4, r5, r6, pc}
  68              	.LVL2:
  69              	.L15:
  29:Bsp/periph_timer.c **** 		{
  70              		.loc 1 29 3 is_stmt 1 view .LVU11
  71 001e 0128     		cmp	r0, #1
  72 0020 06D0     		beq	.L3
  73 0022 0228     		cmp	r0, #2
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 4


  74 0024 07D0     		beq	.L4
  75 0026 0028     		cmp	r0, #0
  76 0028 F0D1     		bne	.L2
  32:Bsp/periph_timer.c **** 			break;
  77              		.loc 1 32 4 view .LVU12
  78 002a FFF7FEFF 		bl	GPIO_TIM2_PWMCH1_IO_Init
  79              	.LVL3:
  33:Bsp/periph_timer.c **** 		case Timer_3:
  80              		.loc 1 33 4 view .LVU13
  81 002e EDE7     		b	.L2
  82              	.LVL4:
  83              	.L3:
  35:Bsp/periph_timer.c **** 			break;
  84              		.loc 1 35 4 view .LVU14
  85 0030 FFF7FEFF 		bl	GPIO_TIM3_PWMCH1_IO_Init
  86              	.LVL5:
  36:Bsp/periph_timer.c **** 		case Timer_4:
  87              		.loc 1 36 4 view .LVU15
  88 0034 EAE7     		b	.L2
  89              	.LVL6:
  90              	.L4:
  38:Bsp/periph_timer.c **** 			break;
  91              		.loc 1 38 4 view .LVU16
  92 0036 FFF7FEFF 		bl	GPIO_TIM4_PWMCH1_IO_Init
  93              	.LVL7:
  39:Bsp/periph_timer.c **** 		default:
  94              		.loc 1 39 4 view .LVU17
  95 003a E7E7     		b	.L2
  96              	.L16:
  47:Bsp/periph_timer.c **** 		{
  97              		.loc 1 47 3 view .LVU18
  98 003c 012C     		cmp	r4, #1
  99 003e 06D0     		beq	.L6
 100 0040 022C     		cmp	r4, #2
 101 0042 07D0     		beq	.L7
 102 0044 002C     		cmp	r4, #0
 103 0046 E3D1     		bne	.L5
  50:Bsp/periph_timer.c **** 			break;
 104              		.loc 1 50 4 view .LVU19
 105 0048 FFF7FEFF 		bl	GPIO_TIM2_PWMCH2_IO_Init
 106              	.LVL8:
  51:Bsp/periph_timer.c **** 		case Timer_3:
 107              		.loc 1 51 4 view .LVU20
 108 004c E0E7     		b	.L5
 109              	.L6:
  53:Bsp/periph_timer.c **** 			break;
 110              		.loc 1 53 4 view .LVU21
 111 004e FFF7FEFF 		bl	GPIO_TIM3_PWMCH2_IO_Init
 112              	.LVL9:
  54:Bsp/periph_timer.c **** 		case Timer_4:
 113              		.loc 1 54 4 view .LVU22
 114 0052 DDE7     		b	.L5
 115              	.L7:
  56:Bsp/periph_timer.c **** 			break;
 116              		.loc 1 56 4 view .LVU23
 117 0054 FFF7FEFF 		bl	GPIO_TIM4_PWMCH2_IO_Init
 118              	.LVL10:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 5


  57:Bsp/periph_timer.c **** 		default:
 119              		.loc 1 57 4 view .LVU24
 120 0058 DAE7     		b	.L5
 121              	.L17:
  65:Bsp/periph_timer.c **** 		{
 122              		.loc 1 65 3 view .LVU25
 123 005a 012C     		cmp	r4, #1
 124 005c 06D0     		beq	.L9
 125 005e 022C     		cmp	r4, #2
 126 0060 07D0     		beq	.L10
 127 0062 002C     		cmp	r4, #0
 128 0064 D6D1     		bne	.L8
  68:Bsp/periph_timer.c **** 			break;
 129              		.loc 1 68 4 view .LVU26
 130 0066 FFF7FEFF 		bl	GPIO_TIM2_PWMCH3_IO_Init
 131              	.LVL11:
  69:Bsp/periph_timer.c **** 		case Timer_3:
 132              		.loc 1 69 4 view .LVU27
 133 006a D3E7     		b	.L8
 134              	.L9:
  71:Bsp/periph_timer.c **** 			break;
 135              		.loc 1 71 4 view .LVU28
 136 006c FFF7FEFF 		bl	GPIO_TIM3_PWMCH3_IO_Init
 137              	.LVL12:
  72:Bsp/periph_timer.c **** 		case Timer_4:
 138              		.loc 1 72 4 view .LVU29
 139 0070 D0E7     		b	.L8
 140              	.L10:
  74:Bsp/periph_timer.c **** 			break;
 141              		.loc 1 74 4 view .LVU30
 142 0072 FFF7FEFF 		bl	GPIO_TIM4_PWMCH3_IO_Init
 143              	.LVL13:
  75:Bsp/periph_timer.c **** 		default:
 144              		.loc 1 75 4 view .LVU31
 145 0076 CDE7     		b	.L8
 146              	.L18:
  83:Bsp/periph_timer.c **** 		{
 147              		.loc 1 83 3 view .LVU32
 148 0078 012C     		cmp	r4, #1
 149 007a 06D0     		beq	.L12
 150 007c 022C     		cmp	r4, #2
 151 007e 07D0     		beq	.L13
 152 0080 002C     		cmp	r4, #0
 153 0082 CBD1     		bne	.L1
  86:Bsp/periph_timer.c **** 			break;
 154              		.loc 1 86 4 view .LVU33
 155 0084 FFF7FEFF 		bl	GPIO_TIM2_PWMCH4_IO_Init
 156              	.LVL14:
  87:Bsp/periph_timer.c **** 		case Timer_3:
 157              		.loc 1 87 4 view .LVU34
 158 0088 C8E7     		b	.L1
 159              	.L12:
  89:Bsp/periph_timer.c **** 			break;
 160              		.loc 1 89 4 view .LVU35
 161 008a FFF7FEFF 		bl	GPIO_TIM3_PWMCH4_IO_Init
 162              	.LVL15:
  90:Bsp/periph_timer.c **** 		case Timer_4:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 6


 163              		.loc 1 90 4 view .LVU36
 164 008e C5E7     		b	.L1
 165              	.L13:
  92:Bsp/periph_timer.c **** 			break;
 166              		.loc 1 92 4 view .LVU37
 167 0090 FFF7FEFF 		bl	GPIO_TIM4_PWMCH4_IO_Init
 168              	.LVL16:
  93:Bsp/periph_timer.c **** 		default:
 169              		.loc 1 93 4 view .LVU38
 170              		.loc 1 98 1 is_stmt 0 view .LVU39
 171 0094 C2E7     		b	.L1
 172              		.cfi_endproc
 173              	.LFE123:
 175              		.section	.text.periph_Timer_EncoderIO_Init,"ax",%progbits
 176              		.align	1
 177              		.global	periph_Timer_EncoderIO_Init
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 181              		.fpu fpv4-sp-d16
 183              	periph_Timer_EncoderIO_Init:
 184              	.LVL17:
 185              	.LFB124:
  99:Bsp/periph_timer.c **** 
 100:Bsp/periph_timer.c **** bool periph_Timer_EncoderIO_Init(Timer_list timerx)
 101:Bsp/periph_timer.c **** {
 186              		.loc 1 101 1 is_stmt 1 view -0
 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		@ link register save eliminated.
 102:Bsp/periph_timer.c **** 	switch (timerx)
 191              		.loc 1 102 2 view .LVU41
 192 0000 0228     		cmp	r0, #2
 193 0002 01D9     		bls	.L20
 103:Bsp/periph_timer.c **** 	{
 104:Bsp/periph_timer.c **** 	case Timer_2:
 105:Bsp/periph_timer.c **** 
 106:Bsp/periph_timer.c **** 		break;
 107:Bsp/periph_timer.c **** 
 108:Bsp/periph_timer.c **** 	case Timer_3:
 109:Bsp/periph_timer.c **** 
 110:Bsp/periph_timer.c **** 		break;
 111:Bsp/periph_timer.c **** 
 112:Bsp/periph_timer.c **** 	case Timer_4:
 113:Bsp/periph_timer.c **** 
 114:Bsp/periph_timer.c **** 		break;
 115:Bsp/periph_timer.c **** 
 116:Bsp/periph_timer.c **** 	default:
 117:Bsp/periph_timer.c **** 		return false;
 194              		.loc 1 117 3 view .LVU42
 195              		.loc 1 117 10 is_stmt 0 view .LVU43
 196 0004 0020     		movs	r0, #0
 197              	.LVL18:
 198              		.loc 1 117 10 view .LVU44
 199 0006 7047     		bx	lr
 200              	.LVL19:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 7


 201              	.L20:
 202              	.LVL20:
 118:Bsp/periph_timer.c **** 	}
 119:Bsp/periph_timer.c **** }
 203              		.loc 1 119 1 view .LVU45
 204 0008 7047     		bx	lr
 205              		.cfi_endproc
 206              	.LFE124:
 208              		.section	.text.periph_Timer_CounterMode_Init,"ax",%progbits
 209              		.align	1
 210              		.global	periph_Timer_CounterMode_Init
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 214              		.fpu fpv4-sp-d16
 216              	periph_Timer_CounterMode_Init:
 217              	.LVL21:
 218              	.LFB125:
 120:Bsp/periph_timer.c **** 
 121:Bsp/periph_timer.c **** void periph_Timer_CounterMode_Init(Timer_list timerx, uint32_t Period, uint32_t Prescaler, uint8_t 
 122:Bsp/periph_timer.c **** {
 219              		.loc 1 122 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 4, pretend = 0, frame = 16
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		.loc 1 122 1 is_stmt 0 view .LVU47
 224 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 225              	.LCFI1:
 226              		.cfi_def_cfa_offset 20
 227              		.cfi_offset 4, -20
 228              		.cfi_offset 5, -16
 229              		.cfi_offset 6, -12
 230              		.cfi_offset 7, -8
 231              		.cfi_offset 14, -4
 232 0002 85B0     		sub	sp, sp, #20
 233              	.LCFI2:
 234              		.cfi_def_cfa_offset 40
 235 0004 0446     		mov	r4, r0
 236 0006 0F46     		mov	r7, r1
 237 0008 1646     		mov	r6, r2
 238 000a 1D46     		mov	r5, r3
 123:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 239              		.loc 1 123 2 is_stmt 1 view .LVU48
 124:Bsp/periph_timer.c **** 	NVIC_InitTypeDef NVIC_InitStructure;
 240              		.loc 1 124 2 view .LVU49
 125:Bsp/periph_timer.c **** 
 126:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 241              		.loc 1 126 2 view .LVU50
 242 000c 0121     		movs	r1, #1
 243              	.LVL22:
 244              		.loc 1 126 2 is_stmt 0 view .LVU51
 245 000e 194B     		ldr	r3, .L23
 246              	.LVL23:
 247              		.loc 1 126 2 view .LVU52
 248 0010 53F82000 		ldr	r0, [r3, r0, lsl #2]
 249              	.LVL24:
 250              		.loc 1 126 2 view .LVU53
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 8


 251 0014 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 252              	.LVL25:
 127:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = Period;		 //1000
 253              		.loc 1 127 2 is_stmt 1 view .LVU54
 254              		.loc 1 127 35 is_stmt 0 view .LVU55
 255 0018 0297     		str	r7, [sp, #8]
 128:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = Prescaler; //83
 256              		.loc 1 128 2 is_stmt 1 view .LVU56
 257              		.loc 1 128 38 is_stmt 0 view .LVU57
 258 001a ADF80460 		strh	r6, [sp, #4]	@ movhi
 129:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 259              		.loc 1 129 2 is_stmt 1 view .LVU58
 260              		.loc 1 129 42 is_stmt 0 view .LVU59
 261 001e 0023     		movs	r3, #0
 262 0020 ADF80C30 		strh	r3, [sp, #12]	@ movhi
 130:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 263              		.loc 1 130 2 is_stmt 1 view .LVU60
 264              		.loc 1 130 40 is_stmt 0 view .LVU61
 265 0024 ADF80630 		strh	r3, [sp, #6]	@ movhi
 131:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 266              		.loc 1 131 2 is_stmt 1 view .LVU62
 267              		.loc 1 131 46 is_stmt 0 view .LVU63
 268 0028 8DF80E30 		strb	r3, [sp, #14]
 132:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 269              		.loc 1 132 2 is_stmt 1 view .LVU64
 270 002c 124E     		ldr	r6, .L23+4
 271              	.LVL26:
 272              		.loc 1 132 2 is_stmt 0 view .LVU65
 273 002e 01A9     		add	r1, sp, #4
 274 0030 56F82400 		ldr	r0, [r6, r4, lsl #2]
 275 0034 FFF7FEFF 		bl	TIM_TimeBaseInit
 276              	.LVL27:
 133:Bsp/periph_timer.c **** 
 134:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update, ENABLE);
 277              		.loc 1 134 2 is_stmt 1 view .LVU66
 278 0038 0122     		movs	r2, #1
 279 003a 1146     		mov	r1, r2
 280 003c 56F82400 		ldr	r0, [r6, r4, lsl #2]
 281 0040 FFF7FEFF 		bl	TIM_ITConfig
 282              	.LVL28:
 135:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 283              		.loc 1 135 2 view .LVU67
 284 0044 0121     		movs	r1, #1
 285 0046 56F82400 		ldr	r0, [r6, r4, lsl #2]
 286 004a FFF7FEFF 		bl	TIM_Cmd
 287              	.LVL29:
 136:Bsp/periph_timer.c **** 
 137:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannel = Timer_IRQ_Channel[timerx];
 288              		.loc 1 137 2 view .LVU68
 289              		.loc 1 137 56 is_stmt 0 view .LVU69
 290 004e 0B4B     		ldr	r3, .L23+8
 291 0050 1B5D     		ldrb	r3, [r3, r4]	@ zero_extendqisi2
 292              		.loc 1 137 37 view .LVU70
 293 0052 8DF80030 		strb	r3, [sp]
 138:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 294              		.loc 1 138 2 is_stmt 1 view .LVU71
 295              		.loc 1 138 40 is_stmt 0 view .LVU72
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 9


 296 0056 0123     		movs	r3, #1
 297 0058 8DF80330 		strb	r3, [sp, #3]
 139:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = PreemptionPriority;
 298              		.loc 1 139 2 is_stmt 1 view .LVU73
 299              		.loc 1 139 55 is_stmt 0 view .LVU74
 300 005c 8DF80150 		strb	r5, [sp, #1]
 140:Bsp/periph_timer.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = SubPriority;
 301              		.loc 1 140 2 is_stmt 1 view .LVU75
 302              		.loc 1 140 48 is_stmt 0 view .LVU76
 303 0060 9DF82830 		ldrb	r3, [sp, #40]	@ zero_extendqisi2
 304 0064 8DF80230 		strb	r3, [sp, #2]
 141:Bsp/periph_timer.c **** 	NVIC_Init(&NVIC_InitStructure);
 305              		.loc 1 141 2 is_stmt 1 view .LVU77
 306 0068 6846     		mov	r0, sp
 307 006a FFF7FEFF 		bl	NVIC_Init
 308              	.LVL30:
 142:Bsp/periph_timer.c **** }
 309              		.loc 1 142 1 is_stmt 0 view .LVU78
 310 006e 05B0     		add	sp, sp, #20
 311              	.LCFI3:
 312              		.cfi_def_cfa_offset 20
 313              		@ sp needed
 314 0070 F0BD     		pop	{r4, r5, r6, r7, pc}
 315              	.LVL31:
 316              	.L24:
 317              		.loc 1 142 1 view .LVU79
 318 0072 00BF     		.align	2
 319              	.L23:
 320 0074 00000000 		.word	.LANCHOR0
 321 0078 00000000 		.word	.LANCHOR1
 322 007c 00000000 		.word	.LANCHOR2
 323              		.cfi_endproc
 324              	.LFE125:
 326              		.section	.text.periph_Timer_Encoder_Mode_Init,"ax",%progbits
 327              		.align	1
 328              		.global	periph_Timer_Encoder_Mode_Init
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 332              		.fpu fpv4-sp-d16
 334              	periph_Timer_Encoder_Mode_Init:
 335              	.LVL32:
 336              	.LFB126:
 143:Bsp/periph_timer.c **** 
 144:Bsp/periph_timer.c **** /* need modify */
 145:Bsp/periph_timer.c **** void periph_Timer_Encoder_Mode_Init(Timer_list timerx)
 146:Bsp/periph_timer.c **** {
 337              		.loc 1 146 1 is_stmt 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 24
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 341              		.loc 1 146 1 is_stmt 0 view .LVU81
 342 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 343              	.LCFI4:
 344              		.cfi_def_cfa_offset 20
 345              		.cfi_offset 4, -20
 346              		.cfi_offset 5, -16
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 10


 347              		.cfi_offset 6, -12
 348              		.cfi_offset 7, -8
 349              		.cfi_offset 14, -4
 350 0002 87B0     		sub	sp, sp, #28
 351              	.LCFI5:
 352              		.cfi_def_cfa_offset 48
 353 0004 0446     		mov	r4, r0
 147:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 354              		.loc 1 147 2 is_stmt 1 view .LVU82
 148:Bsp/periph_timer.c **** 	TIM_ICInitTypeDef TIM_ICInitStructure;
 355              		.loc 1 148 2 view .LVU83
 149:Bsp/periph_timer.c **** 
 150:Bsp/periph_timer.c **** 	periph_Timer_EncoderIO_Init(timerx);
 356              		.loc 1 150 2 view .LVU84
 151:Bsp/periph_timer.c **** 
 152:Bsp/periph_timer.c **** 	RCC_APB2PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 357              		.loc 1 152 2 view .LVU85
 358 0006 0121     		movs	r1, #1
 359 0008 1B4B     		ldr	r3, .L27
 360 000a 53F82000 		ldr	r0, [r3, r0, lsl #2]
 361              	.LVL33:
 362              		.loc 1 152 2 is_stmt 0 view .LVU86
 363 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 364              	.LVL34:
 153:Bsp/periph_timer.c **** 
 154:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = 0xffff;
 365              		.loc 1 154 2 is_stmt 1 view .LVU87
 366              		.loc 1 154 35 is_stmt 0 view .LVU88
 367 0012 4FF6FF73 		movw	r3, #65535
 368 0016 0493     		str	r3, [sp, #16]
 155:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 369              		.loc 1 155 2 is_stmt 1 view .LVU89
 370              		.loc 1 155 38 is_stmt 0 view .LVU90
 371 0018 0025     		movs	r5, #0
 372 001a ADF80C50 		strh	r5, [sp, #12]	@ movhi
 156:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 373              		.loc 1 156 2 is_stmt 1 view .LVU91
 374 001e 174E     		ldr	r6, .L27+4
 375 0020 03A9     		add	r1, sp, #12
 376 0022 56F82400 		ldr	r0, [r6, r4, lsl #2]
 377 0026 FFF7FEFF 		bl	TIM_TimeBaseInit
 378              	.LVL35:
 157:Bsp/periph_timer.c **** 
 158:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICFilter = 10;
 379              		.loc 1 158 2 view .LVU92
 380              		.loc 1 158 35 is_stmt 0 view .LVU93
 381 002a 0A23     		movs	r3, #10
 382 002c ADF80830 		strh	r3, [sp, #8]	@ movhi
 159:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
 383              		.loc 1 159 2 is_stmt 1 view .LVU94
 384              		.loc 1 159 38 is_stmt 0 view .LVU95
 385 0030 0127     		movs	r7, #1
 386 0032 ADF80470 		strh	r7, [sp, #4]	@ movhi
 160:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_Channel = TIM_Channel_1;
 387              		.loc 1 160 2 is_stmt 1 view .LVU96
 388              		.loc 1 160 34 is_stmt 0 view .LVU97
 389 0036 ADF80050 		strh	r5, [sp]	@ movhi
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 11


 161:Bsp/periph_timer.c **** 	TIM_ICInit(Timer_Port[timerx], &TIM_ICInitStructure);
 390              		.loc 1 161 2 is_stmt 1 view .LVU98
 391 003a 6946     		mov	r1, sp
 392 003c 56F82400 		ldr	r0, [r6, r4, lsl #2]
 393 0040 FFF7FEFF 		bl	TIM_ICInit
 394              	.LVL36:
 162:Bsp/periph_timer.c **** 
 163:Bsp/periph_timer.c **** 	TIM_ICInitStructure.TIM_Channel = TIM_Channel_2;
 395              		.loc 1 163 2 view .LVU99
 396              		.loc 1 163 34 is_stmt 0 view .LVU100
 397 0044 0423     		movs	r3, #4
 398 0046 ADF80030 		strh	r3, [sp]	@ movhi
 164:Bsp/periph_timer.c **** 	TIM_ICInit(Timer_Port[timerx], &TIM_ICInitStructure);
 399              		.loc 1 164 2 is_stmt 1 view .LVU101
 400 004a 6946     		mov	r1, sp
 401 004c 56F82400 		ldr	r0, [r6, r4, lsl #2]
 402 0050 FFF7FEFF 		bl	TIM_ICInit
 403              	.LVL37:
 165:Bsp/periph_timer.c **** 
 166:Bsp/periph_timer.c **** 	TIM_EncoderInterfaceConfig(Timer_Port[timerx], TIM_EncoderMode_TI12, TIM_ICPolarity_Rising, TIM_IC
 404              		.loc 1 166 2 view .LVU102
 405 0054 2B46     		mov	r3, r5
 406 0056 2A46     		mov	r2, r5
 407 0058 0321     		movs	r1, #3
 408 005a 56F82400 		ldr	r0, [r6, r4, lsl #2]
 409 005e FFF7FEFF 		bl	TIM_EncoderInterfaceConfig
 410              	.LVL38:
 167:Bsp/periph_timer.c **** 	TIM_ICStructInit(&TIM_ICInitStructure);
 411              		.loc 1 167 2 view .LVU103
 412 0062 6846     		mov	r0, sp
 413 0064 FFF7FEFF 		bl	TIM_ICStructInit
 414              	.LVL39:
 168:Bsp/periph_timer.c **** 
 169:Bsp/periph_timer.c **** 	Timer_Port[timerx]->CNT = 0;
 415              		.loc 1 169 2 view .LVU104
 416              		.loc 1 169 12 is_stmt 0 view .LVU105
 417 0068 56F82400 		ldr	r0, [r6, r4, lsl #2]
 418              		.loc 1 169 26 view .LVU106
 419 006c 4562     		str	r5, [r0, #36]
 170:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 420              		.loc 1 170 2 is_stmt 1 view .LVU107
 421 006e 3946     		mov	r1, r7
 422 0070 FFF7FEFF 		bl	TIM_Cmd
 423              	.LVL40:
 171:Bsp/periph_timer.c **** }
 424              		.loc 1 171 1 is_stmt 0 view .LVU108
 425 0074 07B0     		add	sp, sp, #28
 426              	.LCFI6:
 427              		.cfi_def_cfa_offset 20
 428              		@ sp needed
 429 0076 F0BD     		pop	{r4, r5, r6, r7, pc}
 430              	.L28:
 431              		.align	2
 432              	.L27:
 433 0078 00000000 		.word	.LANCHOR0
 434 007c 00000000 		.word	.LANCHOR1
 435              		.cfi_endproc
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 12


 436              	.LFE126:
 438              		.section	.text.periph_Timer_GetEncoder_Input,"ax",%progbits
 439              		.align	1
 440              		.global	periph_Timer_GetEncoder_Input
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 444              		.fpu fpv4-sp-d16
 446              	periph_Timer_GetEncoder_Input:
 447              	.LVL41:
 448              	.LFB127:
 172:Bsp/periph_timer.c **** 
 173:Bsp/periph_timer.c **** int8_t periph_Timer_GetEncoder_Input(Timer_list timerx)
 174:Bsp/periph_timer.c **** {
 449              		.loc 1 174 1 is_stmt 1 view -0
 450              		.cfi_startproc
 451              		@ args = 0, pretend = 0, frame = 0
 452              		@ frame_needed = 0, uses_anonymous_args = 0
 453              		@ link register save eliminated.
 175:Bsp/periph_timer.c **** 	return (int8_t)Timer_Port[timerx]->CNT;
 454              		.loc 1 175 2 view .LVU110
 455              		.loc 1 175 27 is_stmt 0 view .LVU111
 456 0000 024B     		ldr	r3, .L30
 457 0002 53F82030 		ldr	r3, [r3, r0, lsl #2]
 458              		.loc 1 175 35 view .LVU112
 459 0006 586A     		ldr	r0, [r3, #36]
 460              	.LVL42:
 176:Bsp/periph_timer.c **** }
 461              		.loc 1 176 1 view .LVU113
 462 0008 40B2     		sxtb	r0, r0
 463 000a 7047     		bx	lr
 464              	.L31:
 465              		.align	2
 466              	.L30:
 467 000c 00000000 		.word	.LANCHOR1
 468              		.cfi_endproc
 469              	.LFE127:
 471              		.section	.text.periph_Timer_PWMOutPut_Mode_Init,"ax",%progbits
 472              		.align	1
 473              		.global	periph_Timer_PWMOutPut_Mode_Init
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 477              		.fpu fpv4-sp-d16
 479              	periph_Timer_PWMOutPut_Mode_Init:
 480              	.LVL43:
 481              	.LFB128:
 177:Bsp/periph_timer.c **** 
 178:Bsp/periph_timer.c **** void periph_Timer_PWMOutPut_Mode_Init(Timer_list timerx, PWM_Hz hz, Timer_PWM_Channel_State CH1_Sta
 179:Bsp/periph_timer.c **** {
 482              		.loc 1 179 1 is_stmt 1 view -0
 483              		.cfi_startproc
 484              		@ args = 8, pretend = 0, frame = 32
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486              		.loc 1 179 1 is_stmt 0 view .LVU115
 487 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 488              	.LCFI7:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 13


 489              		.cfi_def_cfa_offset 28
 490              		.cfi_offset 4, -28
 491              		.cfi_offset 5, -24
 492              		.cfi_offset 6, -20
 493              		.cfi_offset 7, -16
 494              		.cfi_offset 8, -12
 495              		.cfi_offset 9, -8
 496              		.cfi_offset 14, -4
 497 0004 8BB0     		sub	sp, sp, #44
 498              	.LCFI8:
 499              		.cfi_def_cfa_offset 72
 500 0006 0446     		mov	r4, r0
 501 0008 0F46     		mov	r7, r1
 502 000a 1646     		mov	r6, r2
 503 000c 1D46     		mov	r5, r3
 504 000e 9DF84890 		ldrb	r9, [sp, #72]	@ zero_extendqisi2
 505 0012 9DF84C80 		ldrb	r8, [sp, #76]	@ zero_extendqisi2
 180:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 506              		.loc 1 180 2 is_stmt 1 view .LVU116
 181:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
 507              		.loc 1 181 2 view .LVU117
 182:Bsp/periph_timer.c **** 
 183:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 508              		.loc 1 183 2 view .LVU118
 509 0016 CDF80080 		str	r8, [sp]
 510 001a 4B46     		mov	r3, r9
 511              	.LVL44:
 512              		.loc 1 183 2 is_stmt 0 view .LVU119
 513 001c 2A46     		mov	r2, r5
 514              	.LVL45:
 515              		.loc 1 183 2 view .LVU120
 516 001e 3146     		mov	r1, r6
 517              	.LVL46:
 518              		.loc 1 183 2 view .LVU121
 519 0020 FFF7FEFF 		bl	periph_Timer_IO_Init
 520              	.LVL47:
 184:Bsp/periph_timer.c **** 
 185:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 521              		.loc 1 185 2 is_stmt 1 view .LVU122
 522 0024 0121     		movs	r1, #1
 523 0026 424B     		ldr	r3, .L44
 524 0028 53F82400 		ldr	r0, [r3, r4, lsl #2]
 525 002c FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 526              	.LVL48:
 186:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 527              		.loc 1 186 2 view .LVU123
 528 0030 404B     		ldr	r3, .L44+4
 529 0032 53F82400 		ldr	r0, [r3, r4, lsl #2]
 530 0036 FFF7FEFF 		bl	TIM_DeInit
 531              	.LVL49:
 187:Bsp/periph_timer.c **** 
 188:Bsp/periph_timer.c **** 	if (hz == PWM_50hz)
 532              		.loc 1 188 2 view .LVU124
 533              		.loc 1 188 5 is_stmt 0 view .LVU125
 534 003a 002F     		cmp	r7, #0
 535 003c 3ED1     		bne	.L33
 189:Bsp/periph_timer.c **** 	{
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 14


 190:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_50Hz_Period;
 536              		.loc 1 190 3 is_stmt 1 view .LVU126
 537              		.loc 1 190 36 is_stmt 0 view .LVU127
 538 003e 44F62063 		movw	r3, #20000
 539 0042 0893     		str	r3, [sp, #32]
 191:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_50Hz_Prescaler;
 540              		.loc 1 191 3 is_stmt 1 view .LVU128
 541              		.loc 1 191 39 is_stmt 0 view .LVU129
 542 0044 5323     		movs	r3, #83
 543 0046 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 544              	.L34:
 192:Bsp/periph_timer.c **** 	}
 193:Bsp/periph_timer.c **** 	else if (hz == PWM_38Khz)
 194:Bsp/periph_timer.c **** 	{
 195:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Period = TimerPWM_38KHz_Period;
 196:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 197:Bsp/periph_timer.c **** 	}
 198:Bsp/periph_timer.c **** 
 199:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 545              		.loc 1 199 2 is_stmt 1 view .LVU130
 546              		.loc 1 199 42 is_stmt 0 view .LVU131
 547 004a 0027     		movs	r7, #0
 548 004c ADF82470 		strh	r7, [sp, #36]	@ movhi
 200:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 549              		.loc 1 200 2 is_stmt 1 view .LVU132
 550              		.loc 1 200 40 is_stmt 0 view .LVU133
 551 0050 ADF81E70 		strh	r7, [sp, #30]	@ movhi
 201:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 552              		.loc 1 201 2 is_stmt 1 view .LVU134
 553 0054 07A9     		add	r1, sp, #28
 554 0056 374B     		ldr	r3, .L44+4
 555 0058 53F82400 		ldr	r0, [r3, r4, lsl #2]
 556 005c FFF7FEFF 		bl	TIM_TimeBaseInit
 557              	.LVL50:
 202:Bsp/periph_timer.c **** 
 203:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 558              		.loc 1 203 2 view .LVU135
 559 0060 02A8     		add	r0, sp, #8
 560 0062 FFF7FEFF 		bl	TIM_OCStructInit
 561              	.LVL51:
 204:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 562              		.loc 1 204 2 view .LVU136
 563              		.loc 1 204 33 is_stmt 0 view .LVU137
 564 0066 6023     		movs	r3, #96
 565 0068 ADF80830 		strh	r3, [sp, #8]	@ movhi
 205:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 566              		.loc 1 205 2 is_stmt 1 view .LVU138
 567              		.loc 1 205 38 is_stmt 0 view .LVU139
 568 006c 0123     		movs	r3, #1
 569 006e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 206:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 570              		.loc 1 206 2 is_stmt 1 view .LVU140
 571              		.loc 1 206 37 is_stmt 0 view .LVU141
 572 0072 ADF81470 		strh	r7, [sp, #20]	@ movhi
 207:Bsp/periph_timer.c **** 
 208:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 573              		.loc 1 208 2 is_stmt 1 view .LVU142
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 15


 574              		.loc 1 208 5 is_stmt 0 view .LVU143
 575 0076 9E42     		cmp	r6, r3
 576 0078 29D0     		beq	.L40
 577              	.L35:
 209:Bsp/periph_timer.c **** 	{
 210:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 211:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 212:Bsp/periph_timer.c **** 	}
 213:Bsp/periph_timer.c **** 
 214:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 578              		.loc 1 214 2 is_stmt 1 view .LVU144
 579              		.loc 1 214 5 is_stmt 0 view .LVU145
 580 007a 012D     		cmp	r5, #1
 581 007c 33D0     		beq	.L41
 582              	.L36:
 215:Bsp/periph_timer.c **** 	{
 216:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 217:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 218:Bsp/periph_timer.c **** 	}
 219:Bsp/periph_timer.c **** 
 220:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 583              		.loc 1 220 2 is_stmt 1 view .LVU146
 584              		.loc 1 220 5 is_stmt 0 view .LVU147
 585 007e B9F1010F 		cmp	r9, #1
 586 0082 3CD0     		beq	.L42
 587              	.L37:
 221:Bsp/periph_timer.c **** 	{
 222:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 223:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 224:Bsp/periph_timer.c **** 	}
 225:Bsp/periph_timer.c **** 
 226:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 588              		.loc 1 226 2 is_stmt 1 view .LVU148
 589              		.loc 1 226 5 is_stmt 0 view .LVU149
 590 0084 B8F1010F 		cmp	r8, #1
 591 0088 45D0     		beq	.L43
 592              	.L38:
 227:Bsp/periph_timer.c **** 	{
 228:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 229:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 230:Bsp/periph_timer.c **** 	}
 231:Bsp/periph_timer.c **** 
 232:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE);
 593              		.loc 1 232 2 is_stmt 1 view .LVU150
 594 008a 2A4D     		ldr	r5, .L44+4
 595 008c 0121     		movs	r1, #1
 596 008e 55F82400 		ldr	r0, [r5, r4, lsl #2]
 597 0092 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 598              	.LVL52:
 233:Bsp/periph_timer.c **** 	TIM_ClearFlag(Timer_Port[timerx], TIM_FLAG_Update);
 599              		.loc 1 233 2 view .LVU151
 600 0096 0121     		movs	r1, #1
 601 0098 55F82400 		ldr	r0, [r5, r4, lsl #2]
 602 009c FFF7FEFF 		bl	TIM_ClearFlag
 603              	.LVL53:
 234:Bsp/periph_timer.c **** 	TIM_ITConfig(Timer_Port[timerx], TIM_IT_Update, ENABLE);
 604              		.loc 1 234 2 view .LVU152
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 16


 605 00a0 0122     		movs	r2, #1
 606 00a2 1146     		mov	r1, r2
 607 00a4 55F82400 		ldr	r0, [r5, r4, lsl #2]
 608 00a8 FFF7FEFF 		bl	TIM_ITConfig
 609              	.LVL54:
 235:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 610              		.loc 1 235 2 view .LVU153
 611 00ac 0121     		movs	r1, #1
 612 00ae 55F82400 		ldr	r0, [r5, r4, lsl #2]
 613 00b2 FFF7FEFF 		bl	TIM_Cmd
 614              	.LVL55:
 236:Bsp/periph_timer.c **** }
 615              		.loc 1 236 1 is_stmt 0 view .LVU154
 616 00b6 0BB0     		add	sp, sp, #44
 617              	.LCFI9:
 618              		.cfi_remember_state
 619              		.cfi_def_cfa_offset 28
 620              		@ sp needed
 621 00b8 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 622              	.LVL56:
 623              	.L33:
 624              	.LCFI10:
 625              		.cfi_restore_state
 193:Bsp/periph_timer.c **** 	{
 626              		.loc 1 193 7 is_stmt 1 view .LVU155
 193:Bsp/periph_timer.c **** 	{
 627              		.loc 1 193 10 is_stmt 0 view .LVU156
 628 00bc 012F     		cmp	r7, #1
 629 00be C4D1     		bne	.L34
 195:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 630              		.loc 1 195 3 is_stmt 1 view .LVU157
 195:Bsp/periph_timer.c **** 		TIM_TimeBaseStructure.TIM_Prescaler = TimerPWM_38KHz_Prescaler;
 631              		.loc 1 195 36 is_stmt 0 view .LVU158
 632 00c0 40F6A303 		movw	r3, #2211
 633 00c4 0893     		str	r3, [sp, #32]
 196:Bsp/periph_timer.c **** 	}
 634              		.loc 1 196 3 is_stmt 1 view .LVU159
 196:Bsp/periph_timer.c **** 	}
 635              		.loc 1 196 39 is_stmt 0 view .LVU160
 636 00c6 0023     		movs	r3, #0
 637 00c8 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 638 00cc BDE7     		b	.L34
 639              	.L40:
 210:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 640              		.loc 1 210 3 is_stmt 1 view .LVU161
 641 00ce 194E     		ldr	r6, .L44+4
 642 00d0 02A9     		add	r1, sp, #8
 643 00d2 56F82400 		ldr	r0, [r6, r4, lsl #2]
 644 00d6 FFF7FEFF 		bl	TIM_OC1Init
 645              	.LVL57:
 211:Bsp/periph_timer.c **** 	}
 646              		.loc 1 211 3 view .LVU162
 647 00da 0821     		movs	r1, #8
 648 00dc 56F82400 		ldr	r0, [r6, r4, lsl #2]
 649 00e0 FFF7FEFF 		bl	TIM_OC1PreloadConfig
 650              	.LVL58:
 651 00e4 C9E7     		b	.L35
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 17


 652              	.L41:
 216:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 653              		.loc 1 216 3 view .LVU163
 654 00e6 134D     		ldr	r5, .L44+4
 655 00e8 02A9     		add	r1, sp, #8
 656 00ea 55F82400 		ldr	r0, [r5, r4, lsl #2]
 657 00ee FFF7FEFF 		bl	TIM_OC2Init
 658              	.LVL59:
 217:Bsp/periph_timer.c **** 	}
 659              		.loc 1 217 3 view .LVU164
 660 00f2 0821     		movs	r1, #8
 661 00f4 55F82400 		ldr	r0, [r5, r4, lsl #2]
 662 00f8 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 663              	.LVL60:
 664 00fc BFE7     		b	.L36
 665              	.L42:
 222:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 666              		.loc 1 222 3 view .LVU165
 667 00fe 0D4D     		ldr	r5, .L44+4
 668 0100 02A9     		add	r1, sp, #8
 669 0102 55F82400 		ldr	r0, [r5, r4, lsl #2]
 670 0106 FFF7FEFF 		bl	TIM_OC3Init
 671              	.LVL61:
 223:Bsp/periph_timer.c **** 	}
 672              		.loc 1 223 3 view .LVU166
 673 010a 0821     		movs	r1, #8
 674 010c 55F82400 		ldr	r0, [r5, r4, lsl #2]
 675 0110 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 676              	.LVL62:
 677 0114 B6E7     		b	.L37
 678              	.L43:
 228:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 679              		.loc 1 228 3 view .LVU167
 680 0116 074D     		ldr	r5, .L44+4
 681 0118 02A9     		add	r1, sp, #8
 682 011a 55F82400 		ldr	r0, [r5, r4, lsl #2]
 683 011e FFF7FEFF 		bl	TIM_OC4Init
 684              	.LVL63:
 229:Bsp/periph_timer.c **** 	}
 685              		.loc 1 229 3 view .LVU168
 686 0122 0821     		movs	r1, #8
 687 0124 55F82400 		ldr	r0, [r5, r4, lsl #2]
 688 0128 FFF7FEFF 		bl	TIM_OC4PreloadConfig
 689              	.LVL64:
 690 012c ADE7     		b	.L38
 691              	.L45:
 692 012e 00BF     		.align	2
 693              	.L44:
 694 0130 00000000 		.word	.LANCHOR0
 695 0134 00000000 		.word	.LANCHOR1
 696              		.cfi_endproc
 697              	.LFE128:
 699              		.section	.text.periph_Timer_PWM_SetEnable,"ax",%progbits
 700              		.align	1
 701              		.global	periph_Timer_PWM_SetEnable
 702              		.syntax unified
 703              		.thumb
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 18


 704              		.thumb_func
 705              		.fpu fpv4-sp-d16
 707              	periph_Timer_PWM_SetEnable:
 708              	.LVL65:
 709              	.LFB129:
 237:Bsp/periph_timer.c **** 
 238:Bsp/periph_timer.c **** void periph_Timer_PWM_SetEnable(Timer_list timerx, uint8_t state)
 239:Bsp/periph_timer.c **** {
 710              		.loc 1 239 1 view -0
 711              		.cfi_startproc
 712              		@ args = 0, pretend = 0, frame = 0
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714              		.loc 1 239 1 is_stmt 0 view .LVU170
 715 0000 08B5     		push	{r3, lr}
 716              	.LCFI11:
 717              		.cfi_def_cfa_offset 8
 718              		.cfi_offset 3, -8
 719              		.cfi_offset 14, -4
 240:Bsp/periph_timer.c **** 	if (state)
 720              		.loc 1 240 2 is_stmt 1 view .LVU171
 721              		.loc 1 240 5 is_stmt 0 view .LVU172
 722 0002 31B1     		cbz	r1, .L47
 241:Bsp/periph_timer.c **** 	{
 242:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE);
 723              		.loc 1 242 3 is_stmt 1 view .LVU173
 724 0004 0121     		movs	r1, #1
 725              	.LVL66:
 726              		.loc 1 242 3 is_stmt 0 view .LVU174
 727 0006 064B     		ldr	r3, .L50
 728 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 729              	.LVL67:
 730              		.loc 1 242 3 view .LVU175
 731 000c FFF7FEFF 		bl	TIM_Cmd
 732              	.LVL68:
 733              	.L46:
 243:Bsp/periph_timer.c **** 	}
 244:Bsp/periph_timer.c **** 	else
 245:Bsp/periph_timer.c **** 	{
 246:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE);
 247:Bsp/periph_timer.c **** 	}
 248:Bsp/periph_timer.c **** }
 734              		.loc 1 248 1 view .LVU176
 735 0010 08BD     		pop	{r3, pc}
 736              	.LVL69:
 737              	.L47:
 246:Bsp/periph_timer.c **** 	}
 738              		.loc 1 246 3 is_stmt 1 view .LVU177
 739 0012 0021     		movs	r1, #0
 740              	.LVL70:
 246:Bsp/periph_timer.c **** 	}
 741              		.loc 1 246 3 is_stmt 0 view .LVU178
 742 0014 024B     		ldr	r3, .L50
 743 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 744              	.LVL71:
 246:Bsp/periph_timer.c **** 	}
 745              		.loc 1 246 3 view .LVU179
 746 001a FFF7FEFF 		bl	TIM_Cmd
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 19


 747              	.LVL72:
 748              		.loc 1 248 1 view .LVU180
 749 001e F7E7     		b	.L46
 750              	.L51:
 751              		.align	2
 752              	.L50:
 753 0020 00000000 		.word	.LANCHOR1
 754              		.cfi_endproc
 755              	.LFE129:
 757              		.section	.text.periph_Timer_DShotOutPut_Mode_Init,"ax",%progbits
 758              		.align	1
 759              		.global	periph_Timer_DShotOutPut_Mode_Init
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 763              		.fpu fpv4-sp-d16
 765              	periph_Timer_DShotOutPut_Mode_Init:
 766              	.LVL73:
 767              	.LFB130:
 249:Bsp/periph_timer.c **** 
 250:Bsp/periph_timer.c **** void periph_Timer_DShotOutPut_Mode_Init(Timer_list timerx, Timer_PWM_Channel_State CH1_State, Timer
 251:Bsp/periph_timer.c **** 										uint32_t Buff_Size, uint32_t CH1_Buff, uint32_t CH2_Buff, uint32_t CH3_Buff, uint32_t CH4
 252:Bsp/periph_timer.c **** {
 768              		.loc 1 252 1 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 24, pretend = 0, frame = 96
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772              		.loc 1 252 1 is_stmt 0 view .LVU182
 773 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 774              	.LCFI12:
 775              		.cfi_def_cfa_offset 32
 776              		.cfi_offset 4, -32
 777              		.cfi_offset 5, -28
 778              		.cfi_offset 6, -24
 779              		.cfi_offset 7, -20
 780              		.cfi_offset 8, -16
 781              		.cfi_offset 9, -12
 782              		.cfi_offset 10, -8
 783              		.cfi_offset 14, -4
 784 0004 9AB0     		sub	sp, sp, #104
 785              	.LCFI13:
 786              		.cfi_def_cfa_offset 136
 787 0006 0446     		mov	r4, r0
 788 0008 0F46     		mov	r7, r1
 789 000a 1646     		mov	r6, r2
 790 000c 1D46     		mov	r5, r3
 791 000e 9DF88880 		ldrb	r8, [sp, #136]	@ zero_extendqisi2
 253:Bsp/periph_timer.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 792              		.loc 1 253 2 is_stmt 1 view .LVU183
 254:Bsp/periph_timer.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
 793              		.loc 1 254 2 view .LVU184
 255:Bsp/periph_timer.c **** 	DMA_InitTypeDef DMA_InitStructure;
 794              		.loc 1 255 2 view .LVU185
 256:Bsp/periph_timer.c **** 
 257:Bsp/periph_timer.c **** 	periph_Timer_IO_Init(timerx, CH1_State, CH2_State, CH3_State, CH4_State);
 795              		.loc 1 257 2 view .LVU186
 796 0012 CDF80080 		str	r8, [sp]
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 20


 797 0016 FFF7FEFF 		bl	periph_Timer_IO_Init
 798              	.LVL74:
 258:Bsp/periph_timer.c **** 
 259:Bsp/periph_timer.c **** 	RCC_APB1PeriphClockCmd(Timer_CLK[timerx], ENABLE);
 799              		.loc 1 259 2 view .LVU187
 800 001a 0121     		movs	r1, #1
 801 001c 974B     		ldr	r3, .L78
 802 001e 53F82400 		ldr	r0, [r3, r4, lsl #2]
 803 0022 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 804              	.LVL75:
 260:Bsp/periph_timer.c **** 	TIM_DeInit(Timer_Port[timerx]);
 805              		.loc 1 260 2 view .LVU188
 806 0026 DFF868A2 		ldr	r10, .L78+20
 807 002a 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 808 002e FFF7FEFF 		bl	TIM_DeInit
 809              	.LVL76:
 261:Bsp/periph_timer.c **** 
 262:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Period = TIM_DShot600_Period;
 810              		.loc 1 262 2 view .LVU189
 811              		.loc 1 262 35 is_stmt 0 view .LVU190
 812 0032 4523     		movs	r3, #69
 813 0034 1893     		str	r3, [sp, #96]
 263:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = TIM_DShot600_Prescaler;
 814              		.loc 1 263 2 is_stmt 1 view .LVU191
 815              		.loc 1 263 38 is_stmt 0 view .LVU192
 816 0036 0323     		movs	r3, #3
 817 0038 ADF85C30 		strh	r3, [sp, #92]	@ movhi
 264:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 818              		.loc 1 264 2 is_stmt 1 view .LVU193
 819              		.loc 1 264 42 is_stmt 0 view .LVU194
 820 003c 4FF00009 		mov	r9, #0
 821 0040 ADF86490 		strh	r9, [sp, #100]	@ movhi
 265:Bsp/periph_timer.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 822              		.loc 1 265 2 is_stmt 1 view .LVU195
 823              		.loc 1 265 40 is_stmt 0 view .LVU196
 824 0044 ADF85E90 		strh	r9, [sp, #94]	@ movhi
 266:Bsp/periph_timer.c **** 	TIM_TimeBaseInit(Timer_Port[timerx], &TIM_TimeBaseStructure);
 825              		.loc 1 266 2 is_stmt 1 view .LVU197
 826 0048 17A9     		add	r1, sp, #92
 827 004a 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 828 004e FFF7FEFF 		bl	TIM_TimeBaseInit
 829              	.LVL77:
 267:Bsp/periph_timer.c **** 
 268:Bsp/periph_timer.c **** 	TIM_OCStructInit(&TIM_OCInitStructure);
 830              		.loc 1 268 2 view .LVU198
 831 0052 12A8     		add	r0, sp, #72
 832 0054 FFF7FEFF 		bl	TIM_OCStructInit
 833              	.LVL78:
 269:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 834              		.loc 1 269 2 view .LVU199
 835              		.loc 1 269 33 is_stmt 0 view .LVU200
 836 0058 6023     		movs	r3, #96
 837 005a ADF84830 		strh	r3, [sp, #72]	@ movhi
 270:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 838              		.loc 1 270 2 is_stmt 1 view .LVU201
 839              		.loc 1 270 38 is_stmt 0 view .LVU202
 840 005e 0123     		movs	r3, #1
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 21


 841 0060 ADF84A30 		strh	r3, [sp, #74]	@ movhi
 271:Bsp/periph_timer.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 842              		.loc 1 271 2 is_stmt 1 view .LVU203
 843              		.loc 1 271 37 is_stmt 0 view .LVU204
 844 0064 ADF85490 		strh	r9, [sp, #84]	@ movhi
 272:Bsp/periph_timer.c **** 
 273:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 845              		.loc 1 273 2 is_stmt 1 view .LVU205
 846              		.loc 1 273 5 is_stmt 0 view .LVU206
 847 0068 9F42     		cmp	r7, r3
 848 006a 20D0     		beq	.L66
 849              	.L53:
 274:Bsp/periph_timer.c **** 	{
 275:Bsp/periph_timer.c **** 		TIM_OC1Init(Timer_Port[timerx], &TIM_OCInitStructure);
 276:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 277:Bsp/periph_timer.c **** 	}
 278:Bsp/periph_timer.c **** 
 279:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 850              		.loc 1 279 2 is_stmt 1 view .LVU207
 851              		.loc 1 279 5 is_stmt 0 view .LVU208
 852 006c 012E     		cmp	r6, #1
 853 006e 29D0     		beq	.L67
 854              	.L54:
 280:Bsp/periph_timer.c **** 	{
 281:Bsp/periph_timer.c **** 		TIM_OC2Init(Timer_Port[timerx], &TIM_OCInitStructure);
 282:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 283:Bsp/periph_timer.c **** 	}
 284:Bsp/periph_timer.c **** 
 285:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 855              		.loc 1 285 2 is_stmt 1 view .LVU209
 856              		.loc 1 285 5 is_stmt 0 view .LVU210
 857 0070 012D     		cmp	r5, #1
 858 0072 34D0     		beq	.L68
 859              	.L55:
 286:Bsp/periph_timer.c **** 	{
 287:Bsp/periph_timer.c **** 		TIM_OC3Init(Timer_Port[timerx], &TIM_OCInitStructure);
 288:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 289:Bsp/periph_timer.c **** 	}
 290:Bsp/periph_timer.c **** 
 291:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 860              		.loc 1 291 2 is_stmt 1 view .LVU211
 861              		.loc 1 291 5 is_stmt 0 view .LVU212
 862 0074 B8F1010F 		cmp	r8, #1
 863 0078 3ED0     		beq	.L69
 864              	.L56:
 292:Bsp/periph_timer.c **** 	{
 293:Bsp/periph_timer.c **** 		TIM_OC4Init(Timer_Port[timerx], &TIM_OCInitStructure);
 294:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 295:Bsp/periph_timer.c **** 	}
 296:Bsp/periph_timer.c **** 
 297:Bsp/periph_timer.c **** 	TIM_ARRPreloadConfig(Timer_Port[timerx], ENABLE);
 865              		.loc 1 297 2 is_stmt 1 view .LVU213
 866 007a DFF81492 		ldr	r9, .L78+20
 867 007e 0121     		movs	r1, #1
 868 0080 59F82400 		ldr	r0, [r9, r4, lsl #2]
 869 0084 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 870              	.LVL79:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 22


 298:Bsp/periph_timer.c **** 	TIM_Cmd(Timer_Port[timerx], ENABLE);
 871              		.loc 1 298 2 view .LVU214
 872 0088 0121     		movs	r1, #1
 873 008a 59F82400 		ldr	r0, [r9, r4, lsl #2]
 874 008e FFF7FEFF 		bl	TIM_Cmd
 875              	.LVL80:
 299:Bsp/periph_timer.c **** 
 300:Bsp/periph_timer.c **** 	if (CH1_State == PWM_CH1_Enable)
 876              		.loc 1 300 2 view .LVU215
 877              		.loc 1 300 5 is_stmt 0 view .LVU216
 878 0092 012F     		cmp	r7, #1
 879 0094 3DD0     		beq	.L70
 880              	.L57:
 301:Bsp/periph_timer.c **** 	{
 302:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC1, ENABLE);
 303:Bsp/periph_timer.c **** 
 304:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 305:Bsp/periph_timer.c **** 		{
 306:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH1_DMA_Channel, (uint32_t) & (TIM2->CCR1), CH1_Buff, Bu
 307:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 308:Bsp/periph_timer.c **** 		}
 309:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 310:Bsp/periph_timer.c **** 		{
 311:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH1_DMA_Channel, (uint32_t) & (TIM3->CCR1), CH1_Buff, Bu
 312:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 313:Bsp/periph_timer.c **** 		}
 314:Bsp/periph_timer.c **** 	}
 315:Bsp/periph_timer.c **** 
 316:Bsp/periph_timer.c **** 	if (CH2_State == PWM_CH2_Enable)
 881              		.loc 1 316 2 is_stmt 1 view .LVU217
 882              		.loc 1 316 5 is_stmt 0 view .LVU218
 883 0096 012E     		cmp	r6, #1
 884 0098 67D0     		beq	.L71
 885              	.L59:
 317:Bsp/periph_timer.c **** 	{
 318:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC2, ENABLE);
 319:Bsp/periph_timer.c **** 
 320:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 321:Bsp/periph_timer.c **** 		{
 322:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH2_DMA_Channel, (uint32_t) & (TIM2->CCR2), CH2_Buff, Bu
 323:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 324:Bsp/periph_timer.c **** 		}
 325:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 326:Bsp/periph_timer.c **** 		{
 327:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t) & (TIM3->CCR2), CH2_Buff, Bu
 328:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 329:Bsp/periph_timer.c **** 		}
 330:Bsp/periph_timer.c **** 	}
 331:Bsp/periph_timer.c **** 
 332:Bsp/periph_timer.c **** 	if (CH3_State == PWM_CH3_Enable)
 886              		.loc 1 332 2 is_stmt 1 view .LVU219
 887              		.loc 1 332 5 is_stmt 0 view .LVU220
 888 009a 012D     		cmp	r5, #1
 889 009c 00F09280 		beq	.L72
 890              	.L61:
 333:Bsp/periph_timer.c **** 	{
 334:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC3, ENABLE);
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 23


 335:Bsp/periph_timer.c **** 
 336:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 337:Bsp/periph_timer.c **** 		{
 338:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH3_DMA_Channel, (uint32_t) & (TIM2->CCR3), CH3_Buff, Bu
 339:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 340:Bsp/periph_timer.c **** 		}
 341:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 342:Bsp/periph_timer.c **** 		{
 343:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH2_DMA_Channel, (uint32_t) & (TIM3->CCR3), CH3_Buff, Bu
 344:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 345:Bsp/periph_timer.c **** 		}
 346:Bsp/periph_timer.c **** 	}
 347:Bsp/periph_timer.c **** 
 348:Bsp/periph_timer.c **** 	if (CH4_State == PWM_CH4_Enable)
 891              		.loc 1 348 2 is_stmt 1 view .LVU221
 892              		.loc 1 348 5 is_stmt 0 view .LVU222
 893 00a0 B8F1010F 		cmp	r8, #1
 894 00a4 00F0BC80 		beq	.L73
 895              	.L52:
 349:Bsp/periph_timer.c **** 	{
 350:Bsp/periph_timer.c **** 		TIM_DMACmd(Timer_Port[timerx], TIM_DMA_CC4, ENABLE);
 351:Bsp/periph_timer.c **** 
 352:Bsp/periph_timer.c **** 		if (timerx == Timer_2)
 353:Bsp/periph_timer.c **** 		{
 354:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM2_CH4_DMA_Channel, (uint32_t) & (TIM2->CCR4), CH4_Buff, Bu
 355:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 356:Bsp/periph_timer.c **** 		}
 357:Bsp/periph_timer.c **** 		else if (timerx == Timer_3)
 358:Bsp/periph_timer.c **** 		{
 359:Bsp/periph_timer.c **** 			periph_DMA_TIM(&DMA_InitStructure, TIM3_CH4_DMA_Channel, (uint32_t) & (TIM3->CCR4), CH4_Buff, Bu
 360:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 361:Bsp/periph_timer.c **** 		}
 362:Bsp/periph_timer.c **** 	}
 363:Bsp/periph_timer.c **** }
 896              		.loc 1 363 1 view .LVU223
 897 00a8 1AB0     		add	sp, sp, #104
 898              	.LCFI14:
 899              		.cfi_remember_state
 900              		.cfi_def_cfa_offset 32
 901              		@ sp needed
 902 00aa BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 903              	.LVL81:
 904              	.L66:
 905              	.LCFI15:
 906              		.cfi_restore_state
 275:Bsp/periph_timer.c **** 		TIM_OC1PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 907              		.loc 1 275 3 is_stmt 1 view .LVU224
 908 00ae 12A9     		add	r1, sp, #72
 909 00b0 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 910 00b4 FFF7FEFF 		bl	TIM_OC1Init
 911              	.LVL82:
 276:Bsp/periph_timer.c **** 	}
 912              		.loc 1 276 3 view .LVU225
 913 00b8 0821     		movs	r1, #8
 914 00ba 5AF82400 		ldr	r0, [r10, r4, lsl #2]
 915 00be FFF7FEFF 		bl	TIM_OC1PreloadConfig
 916              	.LVL83:
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 24


 917 00c2 D3E7     		b	.L53
 918              	.L67:
 281:Bsp/periph_timer.c **** 		TIM_OC2PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 919              		.loc 1 281 3 view .LVU226
 920 00c4 DFF8C891 		ldr	r9, .L78+20
 921 00c8 12A9     		add	r1, sp, #72
 922 00ca 59F82400 		ldr	r0, [r9, r4, lsl #2]
 923 00ce FFF7FEFF 		bl	TIM_OC2Init
 924              	.LVL84:
 282:Bsp/periph_timer.c **** 	}
 925              		.loc 1 282 3 view .LVU227
 926 00d2 0821     		movs	r1, #8
 927 00d4 59F82400 		ldr	r0, [r9, r4, lsl #2]
 928 00d8 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 929              	.LVL85:
 930 00dc C8E7     		b	.L54
 931              	.L68:
 287:Bsp/periph_timer.c **** 		TIM_OC3PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 932              		.loc 1 287 3 view .LVU228
 933 00de DFF8B091 		ldr	r9, .L78+20
 934 00e2 12A9     		add	r1, sp, #72
 935 00e4 59F82400 		ldr	r0, [r9, r4, lsl #2]
 936 00e8 FFF7FEFF 		bl	TIM_OC3Init
 937              	.LVL86:
 288:Bsp/periph_timer.c **** 	}
 938              		.loc 1 288 3 view .LVU229
 939 00ec 0821     		movs	r1, #8
 940 00ee 59F82400 		ldr	r0, [r9, r4, lsl #2]
 941 00f2 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 942              	.LVL87:
 943 00f6 BDE7     		b	.L55
 944              	.L69:
 293:Bsp/periph_timer.c **** 		TIM_OC4PreloadConfig(Timer_Port[timerx], TIM_OCPreload_Enable);
 945              		.loc 1 293 3 view .LVU230
 946 00f8 DFF89491 		ldr	r9, .L78+20
 947 00fc 12A9     		add	r1, sp, #72
 948 00fe 59F82400 		ldr	r0, [r9, r4, lsl #2]
 949 0102 FFF7FEFF 		bl	TIM_OC4Init
 950              	.LVL88:
 294:Bsp/periph_timer.c **** 	}
 951              		.loc 1 294 3 view .LVU231
 952 0106 0821     		movs	r1, #8
 953 0108 59F82400 		ldr	r0, [r9, r4, lsl #2]
 954 010c FFF7FEFF 		bl	TIM_OC4PreloadConfig
 955              	.LVL89:
 956 0110 B3E7     		b	.L56
 957              	.L70:
 302:Bsp/periph_timer.c **** 
 958              		.loc 1 302 3 view .LVU232
 959 0112 0122     		movs	r2, #1
 960 0114 4FF40071 		mov	r1, #512
 961 0118 59F82400 		ldr	r0, [r9, r4, lsl #2]
 962 011c FFF7FEFF 		bl	TIM_DMACmd
 963              	.LVL90:
 304:Bsp/periph_timer.c **** 		{
 964              		.loc 1 304 3 view .LVU233
 304:Bsp/periph_timer.c **** 		{
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 25


 965              		.loc 1 304 6 is_stmt 0 view .LVU234
 966 0120 94B1     		cbz	r4, .L74
 309:Bsp/periph_timer.c **** 		{
 967              		.loc 1 309 8 is_stmt 1 view .LVU235
 309:Bsp/periph_timer.c **** 		{
 968              		.loc 1 309 11 is_stmt 0 view .LVU236
 969 0122 012C     		cmp	r4, #1
 970 0124 B7D1     		bne	.L57
 971              	.LBB2:
 311:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 972              		.loc 1 311 4 is_stmt 1 view .LVU237
 973 0126 239B     		ldr	r3, [sp, #140]
 974 0128 0093     		str	r3, [sp]
 975 012a 249B     		ldr	r3, [sp, #144]
 976 012c 544A     		ldr	r2, .L78+4
 977 012e 4FF02061 		mov	r1, #167772160
 978 0132 03A8     		add	r0, sp, #12
 979 0134 FFF7FEFF 		bl	periph_DMA_TIM
 980              	.LVL91:
 312:Bsp/periph_timer.c **** 		}
 981              		.loc 1 312 4 view .LVU238
 982 0138 0023     		movs	r3, #0
 983 013a 03AA     		add	r2, sp, #12
 984 013c 5149     		ldr	r1, .L78+8
 985 013e 4FF40010 		mov	r0, #2097152
 986 0142 FFF7FEFF 		bl	periph_DMA_Init
 987              	.LVL92:
 988 0146 A6E7     		b	.L57
 989              	.L74:
 990              	.LBE2:
 991              	.LBB3:
 306:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH1_DMA_Stream, &DMA_InitStructure, DISABLE);
 992              		.loc 1 306 4 view .LVU239
 993 0148 239B     		ldr	r3, [sp, #140]
 994 014a 0093     		str	r3, [sp]
 995 014c 249B     		ldr	r3, [sp, #144]
 996 014e 4E4A     		ldr	r2, .L78+12
 997 0150 4FF0C061 		mov	r1, #100663296
 998 0154 03A8     		add	r0, sp, #12
 999 0156 FFF7FEFF 		bl	periph_DMA_TIM
 1000              	.LVL93:
 307:Bsp/periph_timer.c **** 		}
 1001              		.loc 1 307 4 view .LVU240
 1002 015a 0023     		movs	r3, #0
 1003 015c 03AA     		add	r2, sp, #12
 1004 015e 4B49     		ldr	r1, .L78+16
 1005 0160 4FF40010 		mov	r0, #2097152
 1006 0164 FFF7FEFF 		bl	periph_DMA_Init
 1007              	.LVL94:
 1008              	.LBE3:
 1009 0168 95E7     		b	.L57
 1010              	.L71:
 318:Bsp/periph_timer.c **** 
 1011              		.loc 1 318 3 view .LVU241
 1012 016a 0122     		movs	r2, #1
 1013 016c 4FF48061 		mov	r1, #1024
 1014 0170 474B     		ldr	r3, .L78+20
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 26


 1015 0172 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1016 0176 FFF7FEFF 		bl	TIM_DMACmd
 1017              	.LVL95:
 320:Bsp/periph_timer.c **** 		{
 1018              		.loc 1 320 3 view .LVU242
 320:Bsp/periph_timer.c **** 		{
 1019              		.loc 1 320 6 is_stmt 0 view .LVU243
 1020 017a 94B1     		cbz	r4, .L75
 325:Bsp/periph_timer.c **** 		{
 1021              		.loc 1 325 8 is_stmt 1 view .LVU244
 325:Bsp/periph_timer.c **** 		{
 1022              		.loc 1 325 11 is_stmt 0 view .LVU245
 1023 017c 012C     		cmp	r4, #1
 1024 017e 8CD1     		bne	.L59
 1025              	.LBB4:
 327:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 1026              		.loc 1 327 4 is_stmt 1 view .LVU246
 1027 0180 239B     		ldr	r3, [sp, #140]
 1028 0182 0093     		str	r3, [sp]
 1029 0184 259B     		ldr	r3, [sp, #148]
 1030 0186 434A     		ldr	r2, .L78+24
 1031 0188 4FF02061 		mov	r1, #167772160
 1032 018c 03A8     		add	r0, sp, #12
 1033 018e FFF7FEFF 		bl	periph_DMA_TIM
 1034              	.LVL96:
 328:Bsp/periph_timer.c **** 		}
 1035              		.loc 1 328 4 view .LVU247
 1036 0192 0023     		movs	r3, #0
 1037 0194 03AA     		add	r2, sp, #12
 1038 0196 3D49     		ldr	r1, .L78+16
 1039 0198 4FF40010 		mov	r0, #2097152
 1040 019c FFF7FEFF 		bl	periph_DMA_Init
 1041              	.LVL97:
 1042 01a0 7BE7     		b	.L59
 1043              	.L75:
 1044              	.LBE4:
 1045              	.LBB5:
 322:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH2_DMA_Stream, &DMA_InitStructure, DISABLE);
 1046              		.loc 1 322 4 view .LVU248
 1047 01a2 239B     		ldr	r3, [sp, #140]
 1048 01a4 0093     		str	r3, [sp]
 1049 01a6 259B     		ldr	r3, [sp, #148]
 1050 01a8 3B4A     		ldr	r2, .L78+28
 1051 01aa 4FF0C061 		mov	r1, #100663296
 1052 01ae 03A8     		add	r0, sp, #12
 1053 01b0 FFF7FEFF 		bl	periph_DMA_TIM
 1054              	.LVL98:
 323:Bsp/periph_timer.c **** 		}
 1055              		.loc 1 323 4 view .LVU249
 1056 01b4 0023     		movs	r3, #0
 1057 01b6 03AA     		add	r2, sp, #12
 1058 01b8 3849     		ldr	r1, .L78+32
 1059 01ba 4FF40010 		mov	r0, #2097152
 1060 01be FFF7FEFF 		bl	periph_DMA_Init
 1061              	.LVL99:
 1062              	.LBE5:
 1063 01c2 6AE7     		b	.L59
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 27


 1064              	.L72:
 334:Bsp/periph_timer.c **** 
 1065              		.loc 1 334 3 view .LVU250
 1066 01c4 0122     		movs	r2, #1
 1067 01c6 4FF40061 		mov	r1, #2048
 1068 01ca 314B     		ldr	r3, .L78+20
 1069 01cc 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1070 01d0 FFF7FEFF 		bl	TIM_DMACmd
 1071              	.LVL100:
 336:Bsp/periph_timer.c **** 		{
 1072              		.loc 1 336 3 view .LVU251
 336:Bsp/periph_timer.c **** 		{
 1073              		.loc 1 336 6 is_stmt 0 view .LVU252
 1074 01d4 9CB1     		cbz	r4, .L76
 341:Bsp/periph_timer.c **** 		{
 1075              		.loc 1 341 8 is_stmt 1 view .LVU253
 341:Bsp/periph_timer.c **** 		{
 1076              		.loc 1 341 11 is_stmt 0 view .LVU254
 1077 01d6 012C     		cmp	r4, #1
 1078 01d8 7FF462AF 		bne	.L61
 1079              	.LBB6:
 343:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 1080              		.loc 1 343 4 is_stmt 1 view .LVU255
 1081 01dc 239B     		ldr	r3, [sp, #140]
 1082 01de 0093     		str	r3, [sp]
 1083 01e0 269B     		ldr	r3, [sp, #152]
 1084 01e2 2F4A     		ldr	r2, .L78+36
 1085 01e4 4FF02061 		mov	r1, #167772160
 1086 01e8 03A8     		add	r0, sp, #12
 1087 01ea FFF7FEFF 		bl	periph_DMA_TIM
 1088              	.LVL101:
 344:Bsp/periph_timer.c **** 		}
 1089              		.loc 1 344 4 view .LVU256
 1090 01ee 0023     		movs	r3, #0
 1091 01f0 03AA     		add	r2, sp, #12
 1092 01f2 2C49     		ldr	r1, .L78+40
 1093 01f4 4FF40010 		mov	r0, #2097152
 1094 01f8 FFF7FEFF 		bl	periph_DMA_Init
 1095              	.LVL102:
 1096 01fc 50E7     		b	.L61
 1097              	.L76:
 1098              	.LBE6:
 1099              	.LBB7:
 338:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH3_DMA_Stream, &DMA_InitStructure, DISABLE);
 1100              		.loc 1 338 4 view .LVU257
 1101 01fe 239B     		ldr	r3, [sp, #140]
 1102 0200 0093     		str	r3, [sp]
 1103 0202 269B     		ldr	r3, [sp, #152]
 1104 0204 284A     		ldr	r2, .L78+44
 1105 0206 4FF0C061 		mov	r1, #100663296
 1106 020a 03A8     		add	r0, sp, #12
 1107 020c FFF7FEFF 		bl	periph_DMA_TIM
 1108              	.LVL103:
 339:Bsp/periph_timer.c **** 		}
 1109              		.loc 1 339 4 view .LVU258
 1110 0210 0023     		movs	r3, #0
 1111 0212 03AA     		add	r2, sp, #12
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 28


 1112 0214 2549     		ldr	r1, .L78+48
 1113 0216 4FF40010 		mov	r0, #2097152
 1114 021a FFF7FEFF 		bl	periph_DMA_Init
 1115              	.LVL104:
 1116              	.LBE7:
 1117 021e 3FE7     		b	.L61
 1118              	.L73:
 350:Bsp/periph_timer.c **** 
 1119              		.loc 1 350 3 view .LVU259
 1120 0220 0122     		movs	r2, #1
 1121 0222 4FF48051 		mov	r1, #4096
 1122 0226 1A4B     		ldr	r3, .L78+20
 1123 0228 53F82400 		ldr	r0, [r3, r4, lsl #2]
 1124 022c FFF7FEFF 		bl	TIM_DMACmd
 1125              	.LVL105:
 352:Bsp/periph_timer.c **** 		{
 1126              		.loc 1 352 3 view .LVU260
 352:Bsp/periph_timer.c **** 		{
 1127              		.loc 1 352 6 is_stmt 0 view .LVU261
 1128 0230 9CB1     		cbz	r4, .L77
 357:Bsp/periph_timer.c **** 		{
 1129              		.loc 1 357 8 is_stmt 1 view .LVU262
 357:Bsp/periph_timer.c **** 		{
 1130              		.loc 1 357 11 is_stmt 0 view .LVU263
 1131 0232 012C     		cmp	r4, #1
 1132 0234 7FF438AF 		bne	.L52
 1133              	.LBB8:
 359:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM3_DMA_CLK, TIM3_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 1134              		.loc 1 359 4 is_stmt 1 view .LVU264
 1135 0238 239B     		ldr	r3, [sp, #140]
 1136 023a 0093     		str	r3, [sp]
 1137 023c 279B     		ldr	r3, [sp, #156]
 1138 023e 1C4A     		ldr	r2, .L78+52
 1139 0240 4FF02061 		mov	r1, #167772160
 1140 0244 03A8     		add	r0, sp, #12
 1141 0246 FFF7FEFF 		bl	periph_DMA_TIM
 1142              	.LVL106:
 360:Bsp/periph_timer.c **** 		}
 1143              		.loc 1 360 4 view .LVU265
 1144 024a 0023     		movs	r3, #0
 1145 024c 03AA     		add	r2, sp, #12
 1146 024e 1949     		ldr	r1, .L78+56
 1147 0250 4FF40010 		mov	r0, #2097152
 1148 0254 FFF7FEFF 		bl	periph_DMA_Init
 1149              	.LVL107:
 1150              	.LBE8:
 1151              		.loc 1 363 1 is_stmt 0 view .LVU266
 1152 0258 26E7     		b	.L52
 1153              	.L77:
 1154              	.LBB9:
 354:Bsp/periph_timer.c **** 			periph_DMA_Init(TIM2_DMA_CLK, TIM2_CH4_DMA_Stream, &DMA_InitStructure, DISABLE);
 1155              		.loc 1 354 4 is_stmt 1 view .LVU267
 1156 025a 239B     		ldr	r3, [sp, #140]
 1157 025c 0093     		str	r3, [sp]
 1158 025e 279B     		ldr	r3, [sp, #156]
 1159 0260 154A     		ldr	r2, .L78+60
 1160 0262 4FF0C061 		mov	r1, #100663296
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 29


 1161 0266 03A8     		add	r0, sp, #12
 1162 0268 FFF7FEFF 		bl	periph_DMA_TIM
 1163              	.LVL108:
 355:Bsp/periph_timer.c **** 		}
 1164              		.loc 1 355 4 view .LVU268
 1165 026c 0023     		movs	r3, #0
 1166 026e 03AA     		add	r2, sp, #12
 1167 0270 0A49     		ldr	r1, .L78+32
 1168 0272 4FF40010 		mov	r0, #2097152
 1169 0276 FFF7FEFF 		bl	periph_DMA_Init
 1170              	.LVL109:
 1171              	.LBE9:
 1172 027a 15E7     		b	.L52
 1173              	.L79:
 1174              		.align	2
 1175              	.L78:
 1176 027c 00000000 		.word	.LANCHOR0
 1177 0280 34040040 		.word	1073742900
 1178 0284 70600240 		.word	1073897584
 1179 0288 34000040 		.word	1073741876
 1180 028c 88600240 		.word	1073897608
 1181 0290 00000000 		.word	.LANCHOR1
 1182 0294 38040040 		.word	1073742904
 1183 0298 38000040 		.word	1073741880
 1184 029c A0600240 		.word	1073897632
 1185 02a0 3C040040 		.word	1073742908
 1186 02a4 B8600240 		.word	1073897656
 1187 02a8 3C000040 		.word	1073741884
 1188 02ac 28600240 		.word	1073897512
 1189 02b0 40040040 		.word	1073742912
 1190 02b4 40600240 		.word	1073897536
 1191 02b8 40000040 		.word	1073741888
 1192              		.cfi_endproc
 1193              	.LFE130:
 1195              		.section	.text.periph_Timer_Set_PWMOutPut,"ax",%progbits
 1196              		.align	1
 1197              		.global	periph_Timer_Set_PWMOutPut
 1198              		.syntax unified
 1199              		.thumb
 1200              		.thumb_func
 1201              		.fpu fpv4-sp-d16
 1203              	periph_Timer_Set_PWMOutPut:
 1204              	.LVL110:
 1205              	.LFB131:
 364:Bsp/periph_timer.c **** 
 365:Bsp/periph_timer.c **** void periph_Timer_Set_PWMOutPut(Timer_list timerx, PWM_OutPut_Channel Channel, uint32_t value)
 366:Bsp/periph_timer.c **** {
 1206              		.loc 1 366 1 view -0
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 0
 1209              		@ frame_needed = 0, uses_anonymous_args = 0
 1210              		.loc 1 366 1 is_stmt 0 view .LVU270
 1211 0000 08B5     		push	{r3, lr}
 1212              	.LCFI16:
 1213              		.cfi_def_cfa_offset 8
 1214              		.cfi_offset 3, -8
 1215              		.cfi_offset 14, -4
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 30


 367:Bsp/periph_timer.c **** 	PWM_Set_Value[Channel](Timer_Port[timerx], value);
 1216              		.loc 1 367 2 is_stmt 1 view .LVU271
 1217              		.loc 1 367 15 is_stmt 0 view .LVU272
 1218 0002 044B     		ldr	r3, .L82
 1219 0004 53F82130 		ldr	r3, [r3, r1, lsl #2]
 1220              		.loc 1 367 2 view .LVU273
 1221 0008 1146     		mov	r1, r2
 1222              	.LVL111:
 1223              		.loc 1 367 2 view .LVU274
 1224 000a 034A     		ldr	r2, .L82+4
 1225              	.LVL112:
 1226              		.loc 1 367 2 view .LVU275
 1227 000c 52F82000 		ldr	r0, [r2, r0, lsl #2]
 1228              	.LVL113:
 1229              		.loc 1 367 2 view .LVU276
 1230 0010 9847     		blx	r3
 1231              	.LVL114:
 368:Bsp/periph_timer.c **** }
 1232              		.loc 1 368 1 view .LVU277
 1233 0012 08BD     		pop	{r3, pc}
 1234              	.L83:
 1235              		.align	2
 1236              	.L82:
 1237 0014 00000000 		.word	.LANCHOR3
 1238 0018 00000000 		.word	.LANCHOR1
 1239              		.cfi_endproc
 1240              	.LFE131:
 1242              		.section	.text.periph_Timer_Counter_SetEnable,"ax",%progbits
 1243              		.align	1
 1244              		.global	periph_Timer_Counter_SetEnable
 1245              		.syntax unified
 1246              		.thumb
 1247              		.thumb_func
 1248              		.fpu fpv4-sp-d16
 1250              	periph_Timer_Counter_SetEnable:
 1251              	.LVL115:
 1252              	.LFB132:
 369:Bsp/periph_timer.c **** 
 370:Bsp/periph_timer.c **** void periph_Timer_Counter_SetEnable(Timer_list timerx, uint8_t state)
 371:Bsp/periph_timer.c **** {
 1253              		.loc 1 371 1 is_stmt 1 view -0
 1254              		.cfi_startproc
 1255              		@ args = 0, pretend = 0, frame = 0
 1256              		@ frame_needed = 0, uses_anonymous_args = 0
 1257              		.loc 1 371 1 is_stmt 0 view .LVU279
 1258 0000 08B5     		push	{r3, lr}
 1259              	.LCFI17:
 1260              		.cfi_def_cfa_offset 8
 1261              		.cfi_offset 3, -8
 1262              		.cfi_offset 14, -4
 372:Bsp/periph_timer.c **** 	if (state)
 1263              		.loc 1 372 2 is_stmt 1 view .LVU280
 1264              		.loc 1 372 5 is_stmt 0 view .LVU281
 1265 0002 31B1     		cbz	r1, .L85
 373:Bsp/periph_timer.c **** 	{
 374:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], ENABLE);
 1266              		.loc 1 374 3 is_stmt 1 view .LVU282
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 31


 1267 0004 0121     		movs	r1, #1
 1268              	.LVL116:
 1269              		.loc 1 374 3 is_stmt 0 view .LVU283
 1270 0006 064B     		ldr	r3, .L88
 1271 0008 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1272              	.LVL117:
 1273              		.loc 1 374 3 view .LVU284
 1274 000c FFF7FEFF 		bl	TIM_Cmd
 1275              	.LVL118:
 1276              	.L84:
 375:Bsp/periph_timer.c **** 	}
 376:Bsp/periph_timer.c **** 	else
 377:Bsp/periph_timer.c **** 	{
 378:Bsp/periph_timer.c **** 		TIM_Cmd(Timer_Port[timerx], DISABLE);
 379:Bsp/periph_timer.c **** 	}
 380:Bsp/periph_timer.c **** }
 1277              		.loc 1 380 1 view .LVU285
 1278 0010 08BD     		pop	{r3, pc}
 1279              	.LVL119:
 1280              	.L85:
 378:Bsp/periph_timer.c **** 	}
 1281              		.loc 1 378 3 is_stmt 1 view .LVU286
 1282 0012 0021     		movs	r1, #0
 1283              	.LVL120:
 378:Bsp/periph_timer.c **** 	}
 1284              		.loc 1 378 3 is_stmt 0 view .LVU287
 1285 0014 024B     		ldr	r3, .L88
 1286 0016 53F82000 		ldr	r0, [r3, r0, lsl #2]
 1287              	.LVL121:
 378:Bsp/periph_timer.c **** 	}
 1288              		.loc 1 378 3 view .LVU288
 1289 001a FFF7FEFF 		bl	TIM_Cmd
 1290              	.LVL122:
 1291              		.loc 1 380 1 view .LVU289
 1292 001e F7E7     		b	.L84
 1293              	.L89:
 1294              		.align	2
 1295              	.L88:
 1296 0020 00000000 		.word	.LANCHOR1
 1297              		.cfi_endproc
 1298              	.LFE132:
 1300              		.global	Timer_Port
 1301              		.section	.data.Timer_Port,"aw"
 1302              		.align	2
 1303              		.set	.LANCHOR1,. + 0
 1306              	Timer_Port:
 1307 0000 00000040 		.word	1073741824
 1308 0004 00040040 		.word	1073742848
 1309 0008 00080040 		.word	1073743872
 1310              		.section	.rodata.PWM_Set_Value,"a"
 1311              		.align	2
 1312              		.set	.LANCHOR3,. + 0
 1315              	PWM_Set_Value:
 1316 0000 00000000 		.word	TIM_SetCompare1
 1317 0004 00000000 		.word	TIM_SetCompare2
 1318 0008 00000000 		.word	TIM_SetCompare3
 1319 000c 00000000 		.word	TIM_SetCompare4
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 32


 1320              		.section	.rodata.Timer_CLK,"a"
 1321              		.align	2
 1322              		.set	.LANCHOR0,. + 0
 1325              	Timer_CLK:
 1326 0000 01000000 		.word	1
 1327 0004 02000000 		.word	2
 1328 0008 04000000 		.word	4
 1329              		.section	.rodata.Timer_IRQ_Channel,"a"
 1330              		.align	2
 1331              		.set	.LANCHOR2,. + 0
 1334              	Timer_IRQ_Channel:
 1335 0000 1C1D1E   		.ascii	"\034\035\036"
 1336              		.text
 1337              	.Letext0:
 1338              		.file 2 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/mac
 1339              		.file 3 "/usr/local/arm-none-eabi-gcc/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys
 1340              		.file 4 "USER/stm32f4xx.h"
 1341              		.file 5 "FWLIB/inc/stm32f4xx_dma.h"
 1342              		.file 6 "FWLIB/inc/misc.h"
 1343              		.file 7 "FWLIB/inc/stm32f4xx_tim.h"
 1344              		.file 8 "Bsp/periph_timer.h"
 1345              		.file 9 "Bsp/periph_dma.h"
 1346              		.file 10 "FWLIB/inc/stm32f4xx_rcc.h"
 1347              		.file 11 "Bsp/periph_gpio.h"
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 periph_timer.c
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:18     .text.periph_Timer_IO_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:25     .text.periph_Timer_IO_Init:0000000000000000 periph_Timer_IO_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:176    .text.periph_Timer_EncoderIO_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:183    .text.periph_Timer_EncoderIO_Init:0000000000000000 periph_Timer_EncoderIO_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:209    .text.periph_Timer_CounterMode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:216    .text.periph_Timer_CounterMode_Init:0000000000000000 periph_Timer_CounterMode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:320    .text.periph_Timer_CounterMode_Init:0000000000000074 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:327    .text.periph_Timer_Encoder_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:334    .text.periph_Timer_Encoder_Mode_Init:0000000000000000 periph_Timer_Encoder_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:433    .text.periph_Timer_Encoder_Mode_Init:0000000000000078 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:439    .text.periph_Timer_GetEncoder_Input:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:446    .text.periph_Timer_GetEncoder_Input:0000000000000000 periph_Timer_GetEncoder_Input
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:467    .text.periph_Timer_GetEncoder_Input:000000000000000c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:472    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:479    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000000 periph_Timer_PWMOutPut_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:694    .text.periph_Timer_PWMOutPut_Mode_Init:0000000000000130 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:700    .text.periph_Timer_PWM_SetEnable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:707    .text.periph_Timer_PWM_SetEnable:0000000000000000 periph_Timer_PWM_SetEnable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:753    .text.periph_Timer_PWM_SetEnable:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:758    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:765    .text.periph_Timer_DShotOutPut_Mode_Init:0000000000000000 periph_Timer_DShotOutPut_Mode_Init
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1176   .text.periph_Timer_DShotOutPut_Mode_Init:000000000000027c $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1196   .text.periph_Timer_Set_PWMOutPut:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1203   .text.periph_Timer_Set_PWMOutPut:0000000000000000 periph_Timer_Set_PWMOutPut
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1237   .text.periph_Timer_Set_PWMOutPut:0000000000000014 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1243   .text.periph_Timer_Counter_SetEnable:0000000000000000 $t
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1250   .text.periph_Timer_Counter_SetEnable:0000000000000000 periph_Timer_Counter_SetEnable
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1296   .text.periph_Timer_Counter_SetEnable:0000000000000020 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1306   .data.Timer_Port:0000000000000000 Timer_Port
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1302   .data.Timer_Port:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1311   .rodata.PWM_Set_Value:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1315   .rodata.PWM_Set_Value:0000000000000000 PWM_Set_Value
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1321   .rodata.Timer_CLK:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1325   .rodata.Timer_CLK:0000000000000000 Timer_CLK
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1330   .rodata.Timer_IRQ_Channel:0000000000000000 $d
/var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s:1334   .rodata.Timer_IRQ_Channel:0000000000000000 Timer_IRQ_Channel

UNDEFINED SYMBOLS
GPIO_TIM2_PWMCH1_IO_Init
GPIO_TIM3_PWMCH1_IO_Init
GPIO_TIM4_PWMCH1_IO_Init
GPIO_TIM2_PWMCH2_IO_Init
GPIO_TIM3_PWMCH2_IO_Init
GPIO_TIM4_PWMCH2_IO_Init
GPIO_TIM2_PWMCH3_IO_Init
GPIO_TIM3_PWMCH3_IO_Init
GPIO_TIM4_PWMCH3_IO_Init
GPIO_TIM2_PWMCH4_IO_Init
GPIO_TIM3_PWMCH4_IO_Init
GPIO_TIM4_PWMCH4_IO_Init
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
TIM_ITConfig
TIM_Cmd
NVIC_Init
ARM GAS  /var/folders/lx/hc4sn_b53233_zkc9xbbl97r0000gp/T//ccsrz8P3.s 			page 34


RCC_APB2PeriphClockCmd
TIM_ICInit
TIM_EncoderInterfaceConfig
TIM_ICStructInit
TIM_DeInit
TIM_OCStructInit
TIM_ARRPreloadConfig
TIM_ClearFlag
TIM_OC1Init
TIM_OC1PreloadConfig
TIM_OC2Init
TIM_OC2PreloadConfig
TIM_OC3Init
TIM_OC3PreloadConfig
TIM_OC4Init
TIM_OC4PreloadConfig
TIM_DMACmd
periph_DMA_TIM
periph_DMA_Init
TIM_SetCompare1
TIM_SetCompare2
TIM_SetCompare3
TIM_SetCompare4
