<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/lpcxpresso55s69/RTE_Device.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_543f50a302421605af62e881f790b94b.html">lpcxpresso55s69</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RTE_Device.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a04685.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright 2018 NXP</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef __RTE_DEVICE_H</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define __RTE_DEVICE_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*I2C Driver name mapping*/</span></div><div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="a04685.html#aaefd2724bd50bf611680b12680c5cd47">   12</a></span>&#160;<span class="preprocessor">#define RTE_I2C4 1</span></div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="a04685.html#ad0881b5c0250fd24034d35a0db8e81d6">   13</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_EN 0</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/*USART Driver name mapping. */</span></div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="a04685.html#a17b2c1002dc50e01a17a2ce94a628133">   16</a></span>&#160;<span class="preprocessor">#define RTE_USART0 1</span></div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="a04685.html#a3071e002a5a0ce4ac87de6dcc87bb3da">   17</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_EN 0</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="a04685.html#ae8f0e0260407d14858ce86d2ffb75424">   18</a></span>&#160;<span class="preprocessor">#define RTE_USART1 0</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="a04685.html#a93373776f843912cefd1355e207352e2">   19</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_EN 0</span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="a04685.html#af4f4f5e1f698d40d9f7d716257536d42">   20</a></span>&#160;<span class="preprocessor">#define RTE_USART2 0</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="a04685.html#a125adde5b7b5906d3427a57420322722">   21</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_EN 0</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="a04685.html#ae6d7bafeb9d5b445ebadbd0f224bf1a5">   22</a></span>&#160;<span class="preprocessor">#define RTE_USART3 0</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="a04685.html#a64fade6195385d3c00eeb16517725bb5">   23</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_EN 0</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="a04685.html#a3716b269a4311d87ba183b633ebfad07">   24</a></span>&#160;<span class="preprocessor">#define RTE_USART4 0</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="a04685.html#abccb132237192d276dec5fd1235d3124">   25</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_EN 0</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="a04685.html#a5c2c625ac67c8f31440a92490b6d767e">   26</a></span>&#160;<span class="preprocessor">#define RTE_USART5 0</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="a04685.html#aaf003f78b5c4c182d687b220e75e1dbb">   27</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_EN 0</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="a04685.html#af4a7b2970a0f7ac0ee0802298c09848c">   28</a></span>&#160;<span class="preprocessor">#define RTE_USART6 0</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="a04685.html#a46301a9b2d783e5c629b180d8f2344f6">   29</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_EN 0</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="a04685.html#a416995bb1dd6c68b54b5b2dd85f8bc08">   30</a></span>&#160;<span class="preprocessor">#define RTE_USART7 0</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="a04685.html#abde2f17d347b0f02c34cd1875f8bcaba">   31</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_EN 0</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/*SPI Driver name mapping*/</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="a04685.html#a0529e9360e95f2b1e4c67b49ae2df44c">   34</a></span>&#160;<span class="preprocessor">#define RTE_SPI0 0</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="a04685.html#a7dd0070f51cd6be78f323f82df082b74">   35</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_EN 0</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="a04685.html#adc244beab1014dda00966fcbbb65578c">   36</a></span>&#160;<span class="preprocessor">#define RTE_SPI1 0</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="a04685.html#aa77f48b8f0f046f17b57ee388ba986c3">   37</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_EN 0</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="a04685.html#a23c083e17af81df6307b6a09c7b526bd">   38</a></span>&#160;<span class="preprocessor">#define RTE_SPI2 0</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="a04685.html#af6ec6eb776de0e8df30bc2acc19f9221">   39</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_EN 0</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="a04685.html#aa78a035aaa73a024f3e9ad91e3d28c18">   40</a></span>&#160;<span class="preprocessor">#define RTE_SPI3 0</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a04685.html#a262ea23b85408aacef35d7dea979abfd">   41</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_EN 0</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a04685.html#ab5ea31062ae6c550905351bfac679210">   42</a></span>&#160;<span class="preprocessor">#define RTE_SPI4 0</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a04685.html#a0a82c99593680766a8a846cd0b1b0169">   43</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_EN 0</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a04685.html#a2f9df7e872c3d3fe6576c2c22b77bd81">   44</a></span>&#160;<span class="preprocessor">#define RTE_SPI5 0</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a04685.html#abfa9a5f5a97226220d95a9ecd3a6b51d">   45</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_DMA_EN 0</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a04685.html#a4cd9d936e75552e96b2996a3f3c42081">   46</a></span>&#160;<span class="preprocessor">#define RTE_SPI6 0</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a04685.html#a5f1d64bf1a9b4de1bc0643cbec0eaadb">   47</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_DMA_EN 0</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a04685.html#a31b22406dab1800170c769d6f1152381">   48</a></span>&#160;<span class="preprocessor">#define RTE_SPI7 1</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a04685.html#afcf8cbb98e6b07f8f015dff8aec456b6">   49</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_DMA_EN 0</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/*I2C configuration*/</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a04685.html#a5ea064b10335b5fbf54dea436d1cffb6">   52</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_Master_DMA_BASE DMA0</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a04685.html#ae4b6c4d7a69c4717587a78f2947fc7e6">   53</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_Master_DMA_CH 21</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* USART configuration. */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a04685.html#a43c0f3151f3f65559aec155908ac5804">   56</a></span>&#160;<span class="preprocessor">#define USART_RX_BUFFER_LEN 64</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a04685.html#adfe7d31cfa21c989ae68c212c8823e21">   57</a></span>&#160;<span class="preprocessor">#define USART0_RX_BUFFER_ENABLE 1</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a04685.html#aae7db8ea4ae8a66409ef96424118d951">   58</a></span>&#160;<span class="preprocessor">#define USART1_RX_BUFFER_ENABLE 0</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a04685.html#a654b70b56a24ea1ff1fdac8f378ae050">   59</a></span>&#160;<span class="preprocessor">#define USART2_RX_BUFFER_ENABLE 0</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a04685.html#acf63dfd279d2d5e81514b2aa8d2fbc09">   60</a></span>&#160;<span class="preprocessor">#define USART3_RX_BUFFER_ENABLE 0</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a04685.html#a42233d962f08392fe286ed2e652eb9b1">   61</a></span>&#160;<span class="preprocessor">#define USART4_RX_BUFFER_ENABLE 0</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a04685.html#aaf986f272ddee5a6a2468fc75d2fdee8">   62</a></span>&#160;<span class="preprocessor">#define USART5_RX_BUFFER_ENABLE 0</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a04685.html#ad834b2a12e250bab11c4dd54855d93a7">   63</a></span>&#160;<span class="preprocessor">#define USART6_RX_BUFFER_ENABLE 0</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a04685.html#ae43bb170aa871f3063bb22ba7503535c">   64</a></span>&#160;<span class="preprocessor">#define USART7_RX_BUFFER_ENABLE 0</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="a04685.html#af81ac610cf7c74e61a85f1a3740fb22b">   66</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_CH 5</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a04685.html#a0d00eb7202289c47577da7ae83527ee2">   67</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a04685.html#a1e834b0e165260ad32db0d6586e00abd">   68</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_CH 4</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a04685.html#a0764b3d48022468f836aa1ab0c6fe8e0">   69</a></span>&#160;<span class="preprocessor">#define RTE_USART0_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a04685.html#a272ab6f694a794b54d6d0bacf4b030c3">   71</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_CH 7</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a04685.html#a7804081da977b330578221c5ce5ba89e">   72</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a04685.html#af78c326f4aa3f8ba10614f88755ac30e">   73</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_CH 6</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a04685.html#ab58d0f95baca5b61fd1183daed257004">   74</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a04685.html#a4da147c7ce755201a079c412c098128f">   76</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_CH 8</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a04685.html#a667adae4bda8ac302bcc85d4a7a004cd">   77</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a04685.html#aaf5d293f3353d103aa7fc672a3cf456d">   78</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_CH 9</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a04685.html#a54af00b2f29f1e9aeb10e1a59a4cde3d">   79</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a04685.html#a371552d64a4c36aa553a256ab52c4737">   81</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_CH 10</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a04685.html#a230981b96cecea4add332ecd40533454">   82</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a04685.html#ab09d3b40ddde8be68179be6d46400d45">   83</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_CH 11</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a04685.html#ae05b2c8a2baaa32c10d0af3457ce2e28">   84</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a04685.html#a583406cbb43d2e24e0cf8cafdb45d7d9">   86</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_CH 13</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a04685.html#ac4abea21e4bfc3d03539f739892b0e7f">   87</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a04685.html#ae3aa08740bc1278f56cb25413751053b">   88</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_CH 12</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a04685.html#a84ae4f174efa1b7417b5a35d9b9e3de9">   89</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a04685.html#a5fc281007f625bf44a5b16d7f97c9f7b">   91</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_CH 15</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a04685.html#a530f52cd5d979b98f959163c96e4413b">   92</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a04685.html#af563379f0b22b56089642e1452293b94">   93</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_CH 14</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a04685.html#a665e630b27a6713ff3055c9893403090">   94</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a04685.html#a830ccf4153d422fc98971a8fc2d1ecba">   96</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_TX_CH 17</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a04685.html#aa50f707f6ba72c2c400faa7e2c9b8b5f">   97</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a04685.html#a74e96a5225571536daf6ce2058f2ca11">   98</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_RX_CH 16</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a04685.html#a5937989b65e91558a7ecd473a511e5e6">   99</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a04685.html#a4f3d104ac7e9a07019d58c26bd53e9a1">  101</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_TX_CH 19</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a04685.html#a9417cafd6534bd6b4be87b6bea6ac16c">  102</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a04685.html#a18ee2a3fba2891c00a7a2d126a81b91f">  103</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_RX_CH 18</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a04685.html#aff3f3b4435760ac40c7d6a8837642f76">  104</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* SPI configuration. */</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a04685.html#ad172b156ee70236732ae9a521d233544">  107</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a04685.html#a07db38aa07d8f53247d9f336a103614e">  108</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_CH 5</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a04685.html#aaede0b9427131087577590433607449d">  109</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a04685.html#a02289057d22141bdfd1d02cfca6d6e9c">  110</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_CH 4</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a04685.html#a0c7c2438e156f00d87ea9edbff1192f2">  111</a></span>&#160;<span class="preprocessor">#define RTE_SPI0_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a04685.html#a962cb0c84a18aed8b10afd0d14835863">  113</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a04685.html#af7837804201c3faa8cb122bafb79b78a">  114</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_CH 7</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a04685.html#a2510e3e47782aa110b9863228c6b20ff">  115</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a04685.html#a237cd1f72122246b424ced52d44d7374">  116</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_CH 6</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a04685.html#a08060b8c17ac92da6cde2af7d67ee095">  117</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a04685.html#ae26b321ea05340be63b4a3672e735dfd">  119</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a04685.html#a2f55409f83ccf9410d19a06c89592cf7">  120</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_CH 9</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a04685.html#ad2c8040af8a79e4d3817c130ac28df6d">  121</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a04685.html#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">  122</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_CH 8</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a04685.html#ae14cfbbd7990b4e16da76447fd0f71d0">  123</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a04685.html#a4a10663a019f3235678265e731234f6d">  125</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a04685.html#aede43b66781471d6f7824e1d8a5d678a">  126</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_TX_CH 11</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a04685.html#a9237e29a834083e9cff82ba51800ec0d">  127</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a04685.html#adb5a87ba91d16c71a803610ffbf40c13">  128</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_RX_CH 10</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a04685.html#aad946150307e0a2d3f1e4e030550dc68">  129</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a04685.html#aad176300e079101ee7d5c3addcddf513">  131</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a04685.html#a956855c142636770f6a7debe2aa013e6">  132</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_TX_CH 13</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a04685.html#aa3ec0db7635e3be6822ac3d6b522aed9">  133</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a04685.html#a7dd6e0050f362bd1bfd3a07a7e86b57a">  134</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_RX_CH 12</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a04685.html#a968c662515159592bfb826495d2d3c5d">  135</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a04685.html#a8838d6b769f9909c272f601c521a6ff6">  137</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a04685.html#a1041985ad6bcd91b3bb3cccd837aaaae">  138</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_DMA_TX_CH 15</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a04685.html#a8d306bb116961953c118532b719cc5a9">  139</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a04685.html#a6aa0bdc35c2121855560c7a6455dbddf">  140</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_DMA_RX_CH 14</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a04685.html#ab382c8c01e5955ace12e26b487622a05">  141</a></span>&#160;<span class="preprocessor">#define RTE_SPI5_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a04685.html#ab938dd461accb54aaff905e2a9856116">  143</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_SSEL_NUM kSPI_Ssel0</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a04685.html#a500837b546f2c5c5d340c70b8316cd75">  144</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_DMA_TX_CH 17</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a04685.html#a562a146c7a128d2087eb47d8e19a2b2a">  145</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a04685.html#acdb61b6c3e30ad9a0877b9931b6d6904">  146</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_DMA_RX_CH 16</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a04685.html#acab2a9b0b3033d3425ac33918ec17c03">  147</a></span>&#160;<span class="preprocessor">#define RTE_SPI6_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a04685.html#ace4897861b19db34e9dcb77dd7b535be">  149</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_SSEL_NUM kSPI_Ssel1</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a04685.html#a955a3930137e53ba18d1064db3d7d00f">  150</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_DMA_TX_CH 19</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a04685.html#a8af6867a8a82614eb056471010c528d2">  151</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a04685.html#acb8c81d666165a47d1424e1d5d07a1c0">  152</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_DMA_RX_CH 18</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a04685.html#a524ee076ce0446eb86f44751430a1fd3">  153</a></span>&#160;<span class="preprocessor">#define RTE_SPI7_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __RTE_DEVICE_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div></div><!-- fragment --></div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
