MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  118.60ps 118.60ps 118.60ps 118.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  131.60ps 131.60ps 131.60ps 131.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  106.70ps 106.70ps 106.70ps 106.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  123.00ps 123.00ps 123.00ps 123.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  129.60ps 129.60ps 129.60ps 129.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  129.10ps 129.10ps 129.10ps 129.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  124.50ps 124.50ps 124.50ps 124.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  137.90ps 137.90ps 137.90ps 137.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  144.40ps 144.40ps 144.40ps 144.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  107.40ps 107.40ps 107.40ps 107.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  109.70ps 109.70ps 109.70ps 109.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  143.60ps 143.60ps 143.60ps 143.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  142.50ps 142.50ps 142.50ps 142.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  112.40ps 112.40ps 112.40ps 112.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  123.90ps 123.90ps 123.90ps 123.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  123.20ps 123.20ps 123.20ps 123.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  102.80ps 102.80ps 102.80ps 102.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  114.60ps 114.60ps 114.60ps 114.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  135.40ps 135.40ps 135.40ps 135.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  118.30ps 118.30ps 118.30ps 118.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  111.20ps 111.20ps 111.20ps 111.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  139.50ps 139.50ps 139.50ps 139.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  136.50ps 136.50ps 136.50ps 136.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  131.60ps 131.60ps 131.60ps 131.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  120.20ps 120.20ps 120.20ps 120.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  102.30ps 102.30ps 102.30ps 102.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  139.10ps 139.10ps 139.10ps 139.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  131.10ps 131.10ps 131.10ps 131.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  133.90ps 133.90ps 133.90ps 133.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  98.00ps 98.00ps 98.00ps 98.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  106.80ps 106.80ps 106.80ps 106.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  101.90ps 101.90ps 101.90ps 101.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  122.30ps 122.30ps 122.30ps 122.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  119.40ps 119.40ps 119.40ps 119.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  107.80ps 107.80ps 107.80ps 107.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  124.20ps 124.20ps 124.20ps 124.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  98.20ps 98.20ps 98.20ps 98.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  120.40ps 120.40ps 120.40ps 120.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  123.90ps 123.90ps 123.90ps 123.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  117.40ps 117.40ps 117.40ps 117.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  115.00ps 115.00ps 115.00ps 115.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  132.70ps 132.70ps 132.70ps 132.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  110.00ps 110.00ps 110.00ps 110.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  125.40ps 125.40ps 125.40ps 125.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  140.60ps 140.60ps 140.60ps 140.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  118.90ps 118.90ps 118.90ps 118.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  127.30ps 127.30ps 127.30ps 127.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  127.20ps 127.20ps 127.20ps 127.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  128.00ps 128.00ps 128.00ps 128.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  100.80ps 100.80ps 100.80ps 100.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  115.90ps 115.90ps 115.90ps 115.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  137.50ps 137.50ps 137.50ps 137.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  108.50ps 108.50ps 108.50ps 108.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  114.10ps 114.10ps 114.10ps 114.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  126.60ps 126.60ps 126.60ps 126.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  97.90ps 97.90ps 97.90ps 97.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  91.70ps 91.70ps 91.70ps 91.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  120.10ps 120.10ps 120.10ps 120.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  115.20ps 115.20ps 115.20ps 115.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  92.00ps 92.00ps 92.00ps 92.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  147.20ps 147.20ps 147.20ps 147.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  114.30ps 114.30ps 114.30ps 114.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  95.60ps 95.60ps 95.60ps 95.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  101.80ps 101.80ps 101.80ps 101.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  102.70ps 102.70ps 102.70ps 102.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  89.30ps 89.30ps 89.30ps 89.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  140.70ps 140.70ps 140.70ps 140.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  140.30ps 140.30ps 140.30ps 140.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  104.70ps 104.70ps 104.70ps 104.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  117.80ps 117.80ps 117.80ps 117.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  140.40ps 140.40ps 140.40ps 140.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  114.10ps 114.10ps 114.10ps 114.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  146.80ps 146.80ps 146.80ps 146.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  100.60ps 100.60ps 100.60ps 100.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  139.10ps 139.10ps 139.10ps 139.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  115.40ps 115.40ps 115.40ps 115.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  34.00ps 34.00ps 34.00ps 34.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  110.80ps 110.80ps 110.80ps 110.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  103.10ps 103.10ps 103.10ps 103.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  117.50ps 117.50ps 117.50ps 117.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  92.20ps 92.20ps 92.20ps 92.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  84.70ps 84.70ps 84.70ps 84.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  114.70ps 114.70ps 114.70ps 114.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  17.50ps 17.50ps 17.50ps 17.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  82.30ps 82.30ps 82.30ps 82.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  41.20ps 41.20ps 41.20ps 41.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  79.90ps 79.90ps 79.90ps 79.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  95.20ps 95.20ps 95.20ps 95.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][25]/CLK  100.60ps 100.60ps 100.60ps 100.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  96.10ps 96.10ps 96.10ps 96.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][26]/CLK  97.10ps 97.10ps 97.10ps 97.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  110.20ps 110.20ps 110.20ps 110.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  14.90ps 14.90ps 14.90ps 14.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  49.50ps 49.50ps 49.50ps 49.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][28]/CLK  101.00ps 101.00ps 101.00ps 101.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  11.80ps 11.80ps 11.80ps 11.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  22.80ps 22.80ps 22.80ps 22.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  106.60ps 106.60ps 106.60ps 106.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  102.00ps 102.00ps 102.00ps 102.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  43.60ps 43.60ps 43.60ps 43.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  37.80ps 37.80ps 37.80ps 37.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  68.40ps 68.40ps 68.40ps 68.40ps 0pf view_tc
MacroModel pin init_reg_reg/CLK  115.30ps 115.30ps 115.30ps 115.30ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  93.90ps 93.90ps 93.90ps 93.90ps 0pf view_tc
MacroModel pin next_reg_reg/CLK  144.90ps 144.90ps 144.90ps 144.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  92.80ps 92.80ps 92.80ps 92.80ps 0pf view_tc
MacroModel pin core_H3_reg_reg[0]/CLK  68.40ps 68.40ps 68.40ps 68.40ps 0pf view_tc
