

================================================================
== Vitis HLS Report for 'ScaWriter'
================================================================
* Date:           Tue Sep 14 14:04:49 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MBKM-Tutorial5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 9 [1/1] (1.88ns)   --->   "%ddr_3 = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %ddr" [MBKM-Tutorial5/InterfaceModule.cpp:11]   --->   Operation 9 'read' 'ddr_3' <Predicate = true> <Delay = 1.88> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %fifoC325" [D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'read' 'tmp' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ddr_3, i32, i32" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i62 %trunc_ln" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 12 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ddr2_addr = getelementptr i32 %ddr2, i64 %sext_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 13 'getelementptr' 'ddr2_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 14 [1/1] (7.30ns)   --->   "%ddr2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %ddr2_addr, i32" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 14 'writereq' 'ddr2_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 15 [1/1] (7.30ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.i32P, i32 %ddr2_addr, i32 %tmp, i4, i1 %ddr2_addr_req" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 15 'write' 'write_ln12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 16 [5/5] (7.30ns)   --->   "%ddr2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %ddr2_addr, void %write_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 16 'writeresp' 'ddr2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 17 [4/5] (7.30ns)   --->   "%ddr2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %ddr2_addr, void %write_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 17 'writeresp' 'ddr2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 18 [3/5] (7.30ns)   --->   "%ddr2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %ddr2_addr, void %write_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 18 'writeresp' 'ddr2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 19 [2/5] (7.30ns)   --->   "%ddr2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %ddr2_addr, void %write_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 19 'writeresp' 'ddr2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoC325, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ddr2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoC325, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ddr2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/5] (7.30ns)   --->   "%ddr2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %ddr2_addr, void %write_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 25 'writeresp' 'ddr2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln3 = ret" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 26 'ret' 'ret_ln3' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.88ns
The critical path consists of the following:
	fifo read on port 'ddr' (MBKM-Tutorial5/InterfaceModule.cpp:11) [7]  (1.88 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'ddr2' (MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3) [14]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write on port 'ddr2' (MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3) [15]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus access on port 'ddr2' (MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3) [16]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus access on port 'ddr2' (MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3) [16]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus access on port 'ddr2' (MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3) [16]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus access on port 'ddr2' (MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3) [16]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus access on port 'ddr2' (MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3) [16]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
