
NUCLEO-G474RET6-Inverter_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b0d4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000034c  0800b2b4  0800b2b4  0000c2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b600  0800b600  0000d060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b600  0800b600  0000c600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b608  0800b608  0000d060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b608  0800b608  0000c608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b60c  0800b60c  0000c60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800b610  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000900  20000060  0800b670  0000d060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000960  0800b670  0000d960  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d487  00000000  00000000  0000d090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040af  00000000  00000000  0002a517  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001730  00000000  00000000  0002e5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d2  00000000  00000000  0002fcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af57  00000000  00000000  00030eca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ea5f  00000000  00000000  0005be21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113d0b  00000000  00000000  0007a880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018e58b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006790  00000000  00000000  0018e5d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00194d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b29c 	.word	0x0800b29c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	0800b29c 	.word	0x0800b29c

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_dmul>:
 80002e0:	b570      	push	{r4, r5, r6, lr}
 80002e2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002e6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ee:	bf1d      	ittte	ne
 80002f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002f4:	ea94 0f0c 	teqne	r4, ip
 80002f8:	ea95 0f0c 	teqne	r5, ip
 80002fc:	f000 f8de 	bleq	80004bc <__aeabi_dmul+0x1dc>
 8000300:	442c      	add	r4, r5
 8000302:	ea81 0603 	eor.w	r6, r1, r3
 8000306:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800030a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800030e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000312:	bf18      	it	ne
 8000314:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000318:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800031c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000320:	d038      	beq.n	8000394 <__aeabi_dmul+0xb4>
 8000322:	fba0 ce02 	umull	ip, lr, r0, r2
 8000326:	f04f 0500 	mov.w	r5, #0
 800032a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800032e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000332:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000336:	f04f 0600 	mov.w	r6, #0
 800033a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800033e:	f09c 0f00 	teq	ip, #0
 8000342:	bf18      	it	ne
 8000344:	f04e 0e01 	orrne.w	lr, lr, #1
 8000348:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800034c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000350:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000354:	d204      	bcs.n	8000360 <__aeabi_dmul+0x80>
 8000356:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800035a:	416d      	adcs	r5, r5
 800035c:	eb46 0606 	adc.w	r6, r6, r6
 8000360:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000364:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000368:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800036c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000370:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000374:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000378:	bf88      	it	hi
 800037a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800037e:	d81e      	bhi.n	80003be <__aeabi_dmul+0xde>
 8000380:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000384:	bf08      	it	eq
 8000386:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800038a:	f150 0000 	adcs.w	r0, r0, #0
 800038e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000398:	ea46 0101 	orr.w	r1, r6, r1
 800039c:	ea40 0002 	orr.w	r0, r0, r2
 80003a0:	ea81 0103 	eor.w	r1, r1, r3
 80003a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80003a8:	bfc2      	ittt	gt
 80003aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80003ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80003b2:	bd70      	popgt	{r4, r5, r6, pc}
 80003b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80003b8:	f04f 0e00 	mov.w	lr, #0
 80003bc:	3c01      	subs	r4, #1
 80003be:	f300 80ab 	bgt.w	8000518 <__aeabi_dmul+0x238>
 80003c2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003c6:	bfde      	ittt	le
 80003c8:	2000      	movle	r0, #0
 80003ca:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ce:	bd70      	pople	{r4, r5, r6, pc}
 80003d0:	f1c4 0400 	rsb	r4, r4, #0
 80003d4:	3c20      	subs	r4, #32
 80003d6:	da35      	bge.n	8000444 <__aeabi_dmul+0x164>
 80003d8:	340c      	adds	r4, #12
 80003da:	dc1b      	bgt.n	8000414 <__aeabi_dmul+0x134>
 80003dc:	f104 0414 	add.w	r4, r4, #20
 80003e0:	f1c4 0520 	rsb	r5, r4, #32
 80003e4:	fa00 f305 	lsl.w	r3, r0, r5
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f205 	lsl.w	r2, r1, r5
 80003f0:	ea40 0002 	orr.w	r0, r0, r2
 80003f4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000400:	fa21 f604 	lsr.w	r6, r1, r4
 8000404:	eb42 0106 	adc.w	r1, r2, r6
 8000408:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800040c:	bf08      	it	eq
 800040e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f1c4 040c 	rsb	r4, r4, #12
 8000418:	f1c4 0520 	rsb	r5, r4, #32
 800041c:	fa00 f304 	lsl.w	r3, r0, r4
 8000420:	fa20 f005 	lsr.w	r0, r0, r5
 8000424:	fa01 f204 	lsl.w	r2, r1, r4
 8000428:	ea40 0002 	orr.w	r0, r0, r2
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000434:	f141 0100 	adc.w	r1, r1, #0
 8000438:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800043c:	bf08      	it	eq
 800043e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000442:	bd70      	pop	{r4, r5, r6, pc}
 8000444:	f1c4 0520 	rsb	r5, r4, #32
 8000448:	fa00 f205 	lsl.w	r2, r0, r5
 800044c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000450:	fa20 f304 	lsr.w	r3, r0, r4
 8000454:	fa01 f205 	lsl.w	r2, r1, r5
 8000458:	ea43 0302 	orr.w	r3, r3, r2
 800045c:	fa21 f004 	lsr.w	r0, r1, r4
 8000460:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	fa21 f204 	lsr.w	r2, r1, r4
 8000468:	ea20 0002 	bic.w	r0, r0, r2
 800046c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000470:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000474:	bf08      	it	eq
 8000476:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800047a:	bd70      	pop	{r4, r5, r6, pc}
 800047c:	f094 0f00 	teq	r4, #0
 8000480:	d10f      	bne.n	80004a2 <__aeabi_dmul+0x1c2>
 8000482:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000486:	0040      	lsls	r0, r0, #1
 8000488:	eb41 0101 	adc.w	r1, r1, r1
 800048c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3c01      	subeq	r4, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1a6>
 8000496:	ea41 0106 	orr.w	r1, r1, r6
 800049a:	f095 0f00 	teq	r5, #0
 800049e:	bf18      	it	ne
 80004a0:	4770      	bxne	lr
 80004a2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80004a6:	0052      	lsls	r2, r2, #1
 80004a8:	eb43 0303 	adc.w	r3, r3, r3
 80004ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80004b0:	bf08      	it	eq
 80004b2:	3d01      	subeq	r5, #1
 80004b4:	d0f7      	beq.n	80004a6 <__aeabi_dmul+0x1c6>
 80004b6:	ea43 0306 	orr.w	r3, r3, r6
 80004ba:	4770      	bx	lr
 80004bc:	ea94 0f0c 	teq	r4, ip
 80004c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004c4:	bf18      	it	ne
 80004c6:	ea95 0f0c 	teqne	r5, ip
 80004ca:	d00c      	beq.n	80004e6 <__aeabi_dmul+0x206>
 80004cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004d0:	bf18      	it	ne
 80004d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d6:	d1d1      	bne.n	800047c <__aeabi_dmul+0x19c>
 80004d8:	ea81 0103 	eor.w	r1, r1, r3
 80004dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	f04f 0000 	mov.w	r0, #0
 80004e4:	bd70      	pop	{r4, r5, r6, pc}
 80004e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ea:	bf06      	itte	eq
 80004ec:	4610      	moveq	r0, r2
 80004ee:	4619      	moveq	r1, r3
 80004f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004f4:	d019      	beq.n	800052a <__aeabi_dmul+0x24a>
 80004f6:	ea94 0f0c 	teq	r4, ip
 80004fa:	d102      	bne.n	8000502 <__aeabi_dmul+0x222>
 80004fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000500:	d113      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000502:	ea95 0f0c 	teq	r5, ip
 8000506:	d105      	bne.n	8000514 <__aeabi_dmul+0x234>
 8000508:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800050c:	bf1c      	itt	ne
 800050e:	4610      	movne	r0, r2
 8000510:	4619      	movne	r1, r3
 8000512:	d10a      	bne.n	800052a <__aeabi_dmul+0x24a>
 8000514:	ea81 0103 	eor.w	r1, r1, r3
 8000518:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800051c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd70      	pop	{r4, r5, r6, pc}
 800052a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800052e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000532:	bd70      	pop	{r4, r5, r6, pc}

08000534 <__aeabi_drsub>:
 8000534:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e002      	b.n	8000540 <__adddf3>
 800053a:	bf00      	nop

0800053c <__aeabi_dsub>:
 800053c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000540 <__adddf3>:
 8000540:	b530      	push	{r4, r5, lr}
 8000542:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000546:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800054a:	ea94 0f05 	teq	r4, r5
 800054e:	bf08      	it	eq
 8000550:	ea90 0f02 	teqeq	r0, r2
 8000554:	bf1f      	itttt	ne
 8000556:	ea54 0c00 	orrsne.w	ip, r4, r0
 800055a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800055e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000562:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000566:	f000 80e2 	beq.w	800072e <__adddf3+0x1ee>
 800056a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800056e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000572:	bfb8      	it	lt
 8000574:	426d      	neglt	r5, r5
 8000576:	dd0c      	ble.n	8000592 <__adddf3+0x52>
 8000578:	442c      	add	r4, r5
 800057a:	ea80 0202 	eor.w	r2, r0, r2
 800057e:	ea81 0303 	eor.w	r3, r1, r3
 8000582:	ea82 0000 	eor.w	r0, r2, r0
 8000586:	ea83 0101 	eor.w	r1, r3, r1
 800058a:	ea80 0202 	eor.w	r2, r0, r2
 800058e:	ea81 0303 	eor.w	r3, r1, r3
 8000592:	2d36      	cmp	r5, #54	@ 0x36
 8000594:	bf88      	it	hi
 8000596:	bd30      	pophi	{r4, r5, pc}
 8000598:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800059c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005a0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80005a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80005a8:	d002      	beq.n	80005b0 <__adddf3+0x70>
 80005aa:	4240      	negs	r0, r0
 80005ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80005b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005bc:	d002      	beq.n	80005c4 <__adddf3+0x84>
 80005be:	4252      	negs	r2, r2
 80005c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005c4:	ea94 0f05 	teq	r4, r5
 80005c8:	f000 80a7 	beq.w	800071a <__adddf3+0x1da>
 80005cc:	f1a4 0401 	sub.w	r4, r4, #1
 80005d0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005d4:	db0d      	blt.n	80005f2 <__adddf3+0xb2>
 80005d6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005da:	fa22 f205 	lsr.w	r2, r2, r5
 80005de:	1880      	adds	r0, r0, r2
 80005e0:	f141 0100 	adc.w	r1, r1, #0
 80005e4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005e8:	1880      	adds	r0, r0, r2
 80005ea:	fa43 f305 	asr.w	r3, r3, r5
 80005ee:	4159      	adcs	r1, r3
 80005f0:	e00e      	b.n	8000610 <__adddf3+0xd0>
 80005f2:	f1a5 0520 	sub.w	r5, r5, #32
 80005f6:	f10e 0e20 	add.w	lr, lr, #32
 80005fa:	2a01      	cmp	r2, #1
 80005fc:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000600:	bf28      	it	cs
 8000602:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000606:	fa43 f305 	asr.w	r3, r3, r5
 800060a:	18c0      	adds	r0, r0, r3
 800060c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	d507      	bpl.n	8000626 <__adddf3+0xe6>
 8000616:	f04f 0e00 	mov.w	lr, #0
 800061a:	f1dc 0c00 	rsbs	ip, ip, #0
 800061e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000622:	eb6e 0101 	sbc.w	r1, lr, r1
 8000626:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800062a:	d31b      	bcc.n	8000664 <__adddf3+0x124>
 800062c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000630:	d30c      	bcc.n	800064c <__adddf3+0x10c>
 8000632:	0849      	lsrs	r1, r1, #1
 8000634:	ea5f 0030 	movs.w	r0, r0, rrx
 8000638:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800063c:	f104 0401 	add.w	r4, r4, #1
 8000640:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000644:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000648:	f080 809a 	bcs.w	8000780 <__adddf3+0x240>
 800064c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000656:	f150 0000 	adcs.w	r0, r0, #0
 800065a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065e:	ea41 0105 	orr.w	r1, r1, r5
 8000662:	bd30      	pop	{r4, r5, pc}
 8000664:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000668:	4140      	adcs	r0, r0
 800066a:	eb41 0101 	adc.w	r1, r1, r1
 800066e:	3c01      	subs	r4, #1
 8000670:	bf28      	it	cs
 8000672:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000676:	d2e9      	bcs.n	800064c <__adddf3+0x10c>
 8000678:	f091 0f00 	teq	r1, #0
 800067c:	bf04      	itt	eq
 800067e:	4601      	moveq	r1, r0
 8000680:	2000      	moveq	r0, #0
 8000682:	fab1 f381 	clz	r3, r1
 8000686:	bf08      	it	eq
 8000688:	3320      	addeq	r3, #32
 800068a:	f1a3 030b 	sub.w	r3, r3, #11
 800068e:	f1b3 0220 	subs.w	r2, r3, #32
 8000692:	da0c      	bge.n	80006ae <__adddf3+0x16e>
 8000694:	320c      	adds	r2, #12
 8000696:	dd08      	ble.n	80006aa <__adddf3+0x16a>
 8000698:	f102 0c14 	add.w	ip, r2, #20
 800069c:	f1c2 020c 	rsb	r2, r2, #12
 80006a0:	fa01 f00c 	lsl.w	r0, r1, ip
 80006a4:	fa21 f102 	lsr.w	r1, r1, r2
 80006a8:	e00c      	b.n	80006c4 <__adddf3+0x184>
 80006aa:	f102 0214 	add.w	r2, r2, #20
 80006ae:	bfd8      	it	le
 80006b0:	f1c2 0c20 	rsble	ip, r2, #32
 80006b4:	fa01 f102 	lsl.w	r1, r1, r2
 80006b8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006bc:	bfdc      	itt	le
 80006be:	ea41 010c 	orrle.w	r1, r1, ip
 80006c2:	4090      	lslle	r0, r2
 80006c4:	1ae4      	subs	r4, r4, r3
 80006c6:	bfa2      	ittt	ge
 80006c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006cc:	4329      	orrge	r1, r5
 80006ce:	bd30      	popge	{r4, r5, pc}
 80006d0:	ea6f 0404 	mvn.w	r4, r4
 80006d4:	3c1f      	subs	r4, #31
 80006d6:	da1c      	bge.n	8000712 <__adddf3+0x1d2>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc0e      	bgt.n	80006fa <__adddf3+0x1ba>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0220 	rsb	r2, r4, #32
 80006e4:	fa20 f004 	lsr.w	r0, r0, r4
 80006e8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ec:	ea40 0003 	orr.w	r0, r0, r3
 80006f0:	fa21 f304 	lsr.w	r3, r1, r4
 80006f4:	ea45 0103 	orr.w	r1, r5, r3
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f1c4 040c 	rsb	r4, r4, #12
 80006fe:	f1c4 0220 	rsb	r2, r4, #32
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 f304 	lsl.w	r3, r1, r4
 800070a:	ea40 0003 	orr.w	r0, r0, r3
 800070e:	4629      	mov	r1, r5
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	fa21 f004 	lsr.w	r0, r1, r4
 8000716:	4629      	mov	r1, r5
 8000718:	bd30      	pop	{r4, r5, pc}
 800071a:	f094 0f00 	teq	r4, #0
 800071e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000722:	bf06      	itte	eq
 8000724:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000728:	3401      	addeq	r4, #1
 800072a:	3d01      	subne	r5, #1
 800072c:	e74e      	b.n	80005cc <__adddf3+0x8c>
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf18      	it	ne
 8000734:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000738:	d029      	beq.n	800078e <__adddf3+0x24e>
 800073a:	ea94 0f05 	teq	r4, r5
 800073e:	bf08      	it	eq
 8000740:	ea90 0f02 	teqeq	r0, r2
 8000744:	d005      	beq.n	8000752 <__adddf3+0x212>
 8000746:	ea54 0c00 	orrs.w	ip, r4, r0
 800074a:	bf04      	itt	eq
 800074c:	4619      	moveq	r1, r3
 800074e:	4610      	moveq	r0, r2
 8000750:	bd30      	pop	{r4, r5, pc}
 8000752:	ea91 0f03 	teq	r1, r3
 8000756:	bf1e      	ittt	ne
 8000758:	2100      	movne	r1, #0
 800075a:	2000      	movne	r0, #0
 800075c:	bd30      	popne	{r4, r5, pc}
 800075e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000762:	d105      	bne.n	8000770 <__adddf3+0x230>
 8000764:	0040      	lsls	r0, r0, #1
 8000766:	4149      	adcs	r1, r1
 8000768:	bf28      	it	cs
 800076a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800076e:	bd30      	pop	{r4, r5, pc}
 8000770:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000774:	bf3c      	itt	cc
 8000776:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800077a:	bd30      	popcc	{r4, r5, pc}
 800077c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000780:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000784:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000792:	bf1a      	itte	ne
 8000794:	4619      	movne	r1, r3
 8000796:	4610      	movne	r0, r2
 8000798:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800079c:	bf1c      	itt	ne
 800079e:	460b      	movne	r3, r1
 80007a0:	4602      	movne	r2, r0
 80007a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80007a6:	bf06      	itte	eq
 80007a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80007ac:	ea91 0f03 	teqeq	r1, r3
 80007b0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80007b4:	bd30      	pop	{r4, r5, pc}
 80007b6:	bf00      	nop

080007b8 <__aeabi_ui2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f04f 0500 	mov.w	r5, #0
 80007d0:	f04f 0100 	mov.w	r1, #0
 80007d4:	e750      	b.n	8000678 <__adddf3+0x138>
 80007d6:	bf00      	nop

080007d8 <__aeabi_i2d>:
 80007d8:	f090 0f00 	teq	r0, #0
 80007dc:	bf04      	itt	eq
 80007de:	2100      	moveq	r1, #0
 80007e0:	4770      	bxeq	lr
 80007e2:	b530      	push	{r4, r5, lr}
 80007e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ec:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007f0:	bf48      	it	mi
 80007f2:	4240      	negmi	r0, r0
 80007f4:	f04f 0100 	mov.w	r1, #0
 80007f8:	e73e      	b.n	8000678 <__adddf3+0x138>
 80007fa:	bf00      	nop

080007fc <__aeabi_f2d>:
 80007fc:	0042      	lsls	r2, r0, #1
 80007fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000802:	ea4f 0131 	mov.w	r1, r1, rrx
 8000806:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800080a:	bf1f      	itttt	ne
 800080c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000810:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000814:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000818:	4770      	bxne	lr
 800081a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800081e:	bf08      	it	eq
 8000820:	4770      	bxeq	lr
 8000822:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000826:	bf04      	itt	eq
 8000828:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800082c:	4770      	bxeq	lr
 800082e:	b530      	push	{r4, r5, lr}
 8000830:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000834:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000838:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	e71c      	b.n	8000678 <__adddf3+0x138>
 800083e:	bf00      	nop

08000840 <__aeabi_ul2d>:
 8000840:	ea50 0201 	orrs.w	r2, r0, r1
 8000844:	bf08      	it	eq
 8000846:	4770      	bxeq	lr
 8000848:	b530      	push	{r4, r5, lr}
 800084a:	f04f 0500 	mov.w	r5, #0
 800084e:	e00a      	b.n	8000866 <__aeabi_l2d+0x16>

08000850 <__aeabi_l2d>:
 8000850:	ea50 0201 	orrs.w	r2, r0, r1
 8000854:	bf08      	it	eq
 8000856:	4770      	bxeq	lr
 8000858:	b530      	push	{r4, r5, lr}
 800085a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800085e:	d502      	bpl.n	8000866 <__aeabi_l2d+0x16>
 8000860:	4240      	negs	r0, r0
 8000862:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000866:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800086a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800086e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000872:	f43f aed8 	beq.w	8000626 <__adddf3+0xe6>
 8000876:	f04f 0203 	mov.w	r2, #3
 800087a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800087e:	bf18      	it	ne
 8000880:	3203      	addne	r2, #3
 8000882:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000886:	bf18      	it	ne
 8000888:	3203      	addne	r2, #3
 800088a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800088e:	f1c2 0320 	rsb	r3, r2, #32
 8000892:	fa00 fc03 	lsl.w	ip, r0, r3
 8000896:	fa20 f002 	lsr.w	r0, r0, r2
 800089a:	fa01 fe03 	lsl.w	lr, r1, r3
 800089e:	ea40 000e 	orr.w	r0, r0, lr
 80008a2:	fa21 f102 	lsr.w	r1, r1, r2
 80008a6:	4414      	add	r4, r2
 80008a8:	e6bd      	b.n	8000626 <__adddf3+0xe6>
 80008aa:	bf00      	nop

080008ac <__gedf2>:
 80008ac:	f04f 3cff 	mov.w	ip, #4294967295
 80008b0:	e006      	b.n	80008c0 <__cmpdf2+0x4>
 80008b2:	bf00      	nop

080008b4 <__ledf2>:
 80008b4:	f04f 0c01 	mov.w	ip, #1
 80008b8:	e002      	b.n	80008c0 <__cmpdf2+0x4>
 80008ba:	bf00      	nop

080008bc <__cmpdf2>:
 80008bc:	f04f 0c01 	mov.w	ip, #1
 80008c0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008d6:	d01b      	beq.n	8000910 <__cmpdf2+0x54>
 80008d8:	b001      	add	sp, #4
 80008da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008de:	bf0c      	ite	eq
 80008e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008e4:	ea91 0f03 	teqne	r1, r3
 80008e8:	bf02      	ittt	eq
 80008ea:	ea90 0f02 	teqeq	r0, r2
 80008ee:	2000      	moveq	r0, #0
 80008f0:	4770      	bxeq	lr
 80008f2:	f110 0f00 	cmn.w	r0, #0
 80008f6:	ea91 0f03 	teq	r1, r3
 80008fa:	bf58      	it	pl
 80008fc:	4299      	cmppl	r1, r3
 80008fe:	bf08      	it	eq
 8000900:	4290      	cmpeq	r0, r2
 8000902:	bf2c      	ite	cs
 8000904:	17d8      	asrcs	r0, r3, #31
 8000906:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800090a:	f040 0001 	orr.w	r0, r0, #1
 800090e:	4770      	bx	lr
 8000910:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000918:	d102      	bne.n	8000920 <__cmpdf2+0x64>
 800091a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800091e:	d107      	bne.n	8000930 <__cmpdf2+0x74>
 8000920:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000928:	d1d6      	bne.n	80008d8 <__cmpdf2+0x1c>
 800092a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800092e:	d0d3      	beq.n	80008d8 <__cmpdf2+0x1c>
 8000930:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <__aeabi_cdrcmple>:
 8000938:	4684      	mov	ip, r0
 800093a:	4610      	mov	r0, r2
 800093c:	4662      	mov	r2, ip
 800093e:	468c      	mov	ip, r1
 8000940:	4619      	mov	r1, r3
 8000942:	4663      	mov	r3, ip
 8000944:	e000      	b.n	8000948 <__aeabi_cdcmpeq>
 8000946:	bf00      	nop

08000948 <__aeabi_cdcmpeq>:
 8000948:	b501      	push	{r0, lr}
 800094a:	f7ff ffb7 	bl	80008bc <__cmpdf2>
 800094e:	2800      	cmp	r0, #0
 8000950:	bf48      	it	mi
 8000952:	f110 0f00 	cmnmi.w	r0, #0
 8000956:	bd01      	pop	{r0, pc}

08000958 <__aeabi_dcmpeq>:
 8000958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800095c:	f7ff fff4 	bl	8000948 <__aeabi_cdcmpeq>
 8000960:	bf0c      	ite	eq
 8000962:	2001      	moveq	r0, #1
 8000964:	2000      	movne	r0, #0
 8000966:	f85d fb08 	ldr.w	pc, [sp], #8
 800096a:	bf00      	nop

0800096c <__aeabi_dcmplt>:
 800096c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000970:	f7ff ffea 	bl	8000948 <__aeabi_cdcmpeq>
 8000974:	bf34      	ite	cc
 8000976:	2001      	movcc	r0, #1
 8000978:	2000      	movcs	r0, #0
 800097a:	f85d fb08 	ldr.w	pc, [sp], #8
 800097e:	bf00      	nop

08000980 <__aeabi_dcmple>:
 8000980:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000984:	f7ff ffe0 	bl	8000948 <__aeabi_cdcmpeq>
 8000988:	bf94      	ite	ls
 800098a:	2001      	movls	r0, #1
 800098c:	2000      	movhi	r0, #0
 800098e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000992:	bf00      	nop

08000994 <__aeabi_dcmpge>:
 8000994:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000998:	f7ff ffce 	bl	8000938 <__aeabi_cdrcmple>
 800099c:	bf94      	ite	ls
 800099e:	2001      	movls	r0, #1
 80009a0:	2000      	movhi	r0, #0
 80009a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009a6:	bf00      	nop

080009a8 <__aeabi_dcmpgt>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff ffc4 	bl	8000938 <__aeabi_cdrcmple>
 80009b0:	bf34      	ite	cc
 80009b2:	2001      	movcc	r0, #1
 80009b4:	2000      	movcs	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b988 	b.w	8000d84 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	468e      	mov	lr, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	4688      	mov	r8, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4617      	mov	r7, r2
 8000aa0:	d962      	bls.n	8000b68 <__udivmoddi4+0xdc>
 8000aa2:	fab2 f682 	clz	r6, r2
 8000aa6:	b14e      	cbz	r6, 8000abc <__udivmoddi4+0x30>
 8000aa8:	f1c6 0320 	rsb	r3, r6, #32
 8000aac:	fa01 f806 	lsl.w	r8, r1, r6
 8000ab0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab4:	40b7      	lsls	r7, r6
 8000ab6:	ea43 0808 	orr.w	r8, r3, r8
 8000aba:	40b4      	lsls	r4, r6
 8000abc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ac0:	fa1f fc87 	uxth.w	ip, r7
 8000ac4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ac8:	0c23      	lsrs	r3, r4, #16
 8000aca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ace:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d909      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ae0:	f080 80ea 	bcs.w	8000cb8 <__udivmoddi4+0x22c>
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	f240 80e7 	bls.w	8000cb8 <__udivmoddi4+0x22c>
 8000aea:	3902      	subs	r1, #2
 8000aec:	443b      	add	r3, r7
 8000aee:	1a9a      	subs	r2, r3, r2
 8000af0:	b2a3      	uxth	r3, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000afe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b02:	459c      	cmp	ip, r3
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0x8e>
 8000b06:	18fb      	adds	r3, r7, r3
 8000b08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0c:	f080 80d6 	bcs.w	8000cbc <__udivmoddi4+0x230>
 8000b10:	459c      	cmp	ip, r3
 8000b12:	f240 80d3 	bls.w	8000cbc <__udivmoddi4+0x230>
 8000b16:	443b      	add	r3, r7
 8000b18:	3802      	subs	r0, #2
 8000b1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b1e:	eba3 030c 	sub.w	r3, r3, ip
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11d      	cbz	r5, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40f3      	lsrs	r3, r6
 8000b28:	2200      	movs	r2, #0
 8000b2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d905      	bls.n	8000b42 <__udivmoddi4+0xb6>
 8000b36:	b10d      	cbz	r5, 8000b3c <__udivmoddi4+0xb0>
 8000b38:	e9c5 0100 	strd	r0, r1, [r5]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e7f5      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b42:	fab3 f183 	clz	r1, r3
 8000b46:	2900      	cmp	r1, #0
 8000b48:	d146      	bne.n	8000bd8 <__udivmoddi4+0x14c>
 8000b4a:	4573      	cmp	r3, lr
 8000b4c:	d302      	bcc.n	8000b54 <__udivmoddi4+0xc8>
 8000b4e:	4282      	cmp	r2, r0
 8000b50:	f200 8105 	bhi.w	8000d5e <__udivmoddi4+0x2d2>
 8000b54:	1a84      	subs	r4, r0, r2
 8000b56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	d0e5      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b62:	e9c5 4800 	strd	r4, r8, [r5]
 8000b66:	e7e2      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	f000 8090 	beq.w	8000c8e <__udivmoddi4+0x202>
 8000b6e:	fab2 f682 	clz	r6, r2
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	f040 80a4 	bne.w	8000cc0 <__udivmoddi4+0x234>
 8000b78:	1a8a      	subs	r2, r1, r2
 8000b7a:	0c03      	lsrs	r3, r0, #16
 8000b7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b80:	b280      	uxth	r0, r0
 8000b82:	b2bc      	uxth	r4, r7
 8000b84:	2101      	movs	r1, #1
 8000b86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b92:	fb04 f20c 	mul.w	r2, r4, ip
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d907      	bls.n	8000baa <__udivmoddi4+0x11e>
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ba0:	d202      	bcs.n	8000ba8 <__udivmoddi4+0x11c>
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	f200 80e0 	bhi.w	8000d68 <__udivmoddi4+0x2dc>
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bb8:	fb02 f404 	mul.w	r4, r2, r4
 8000bbc:	429c      	cmp	r4, r3
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x144>
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x142>
 8000bc8:	429c      	cmp	r4, r3
 8000bca:	f200 80ca 	bhi.w	8000d62 <__udivmoddi4+0x2d6>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	1b1b      	subs	r3, r3, r4
 8000bd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bd6:	e7a5      	b.n	8000b24 <__udivmoddi4+0x98>
 8000bd8:	f1c1 0620 	rsb	r6, r1, #32
 8000bdc:	408b      	lsls	r3, r1
 8000bde:	fa22 f706 	lsr.w	r7, r2, r6
 8000be2:	431f      	orrs	r7, r3
 8000be4:	fa0e f401 	lsl.w	r4, lr, r1
 8000be8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bf0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bf4:	4323      	orrs	r3, r4
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	fa1f fc87 	uxth.w	ip, r7
 8000bfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000c02:	0c1c      	lsrs	r4, r3, #16
 8000c04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	fa02 f201 	lsl.w	r2, r2, r1
 8000c16:	d909      	bls.n	8000c2c <__udivmoddi4+0x1a0>
 8000c18:	193c      	adds	r4, r7, r4
 8000c1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c1e:	f080 809c 	bcs.w	8000d5a <__udivmoddi4+0x2ce>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f240 8099 	bls.w	8000d5a <__udivmoddi4+0x2ce>
 8000c28:	3802      	subs	r0, #2
 8000c2a:	443c      	add	r4, r7
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	fa1f fe83 	uxth.w	lr, r3
 8000c34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c38:	fb09 4413 	mls	r4, r9, r3, r4
 8000c3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x1ce>
 8000c48:	193c      	adds	r4, r7, r4
 8000c4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c4e:	f080 8082 	bcs.w	8000d56 <__udivmoddi4+0x2ca>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	d97f      	bls.n	8000d56 <__udivmoddi4+0x2ca>
 8000c56:	3b02      	subs	r3, #2
 8000c58:	443c      	add	r4, r7
 8000c5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c66:	4564      	cmp	r4, ip
 8000c68:	4673      	mov	r3, lr
 8000c6a:	46e1      	mov	r9, ip
 8000c6c:	d362      	bcc.n	8000d34 <__udivmoddi4+0x2a8>
 8000c6e:	d05f      	beq.n	8000d30 <__udivmoddi4+0x2a4>
 8000c70:	b15d      	cbz	r5, 8000c8a <__udivmoddi4+0x1fe>
 8000c72:	ebb8 0203 	subs.w	r2, r8, r3
 8000c76:	eb64 0409 	sbc.w	r4, r4, r9
 8000c7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c82:	431e      	orrs	r6, r3
 8000c84:	40cc      	lsrs	r4, r1
 8000c86:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e74f      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000c8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c92:	0c01      	lsrs	r1, r0, #16
 8000c94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c98:	b280      	uxth	r0, r0
 8000c9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	4638      	mov	r0, r7
 8000ca2:	463c      	mov	r4, r7
 8000ca4:	46b8      	mov	r8, r7
 8000ca6:	46be      	mov	lr, r7
 8000ca8:	2620      	movs	r6, #32
 8000caa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cae:	eba2 0208 	sub.w	r2, r2, r8
 8000cb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cb6:	e766      	b.n	8000b86 <__udivmoddi4+0xfa>
 8000cb8:	4601      	mov	r1, r0
 8000cba:	e718      	b.n	8000aee <__udivmoddi4+0x62>
 8000cbc:	4610      	mov	r0, r2
 8000cbe:	e72c      	b.n	8000b1a <__udivmoddi4+0x8e>
 8000cc0:	f1c6 0220 	rsb	r2, r6, #32
 8000cc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cc8:	40b7      	lsls	r7, r6
 8000cca:	40b1      	lsls	r1, r6
 8000ccc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cda:	b2bc      	uxth	r4, r7
 8000cdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce6:	fb08 f904 	mul.w	r9, r8, r4
 8000cea:	40b0      	lsls	r0, r6
 8000cec:	4589      	cmp	r9, r1
 8000cee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cf2:	b280      	uxth	r0, r0
 8000cf4:	d93e      	bls.n	8000d74 <__udivmoddi4+0x2e8>
 8000cf6:	1879      	adds	r1, r7, r1
 8000cf8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cfc:	d201      	bcs.n	8000d02 <__udivmoddi4+0x276>
 8000cfe:	4589      	cmp	r9, r1
 8000d00:	d81f      	bhi.n	8000d42 <__udivmoddi4+0x2b6>
 8000d02:	eba1 0109 	sub.w	r1, r1, r9
 8000d06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d0a:	fb09 f804 	mul.w	r8, r9, r4
 8000d0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d12:	b292      	uxth	r2, r2
 8000d14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d18:	4542      	cmp	r2, r8
 8000d1a:	d229      	bcs.n	8000d70 <__udivmoddi4+0x2e4>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d22:	d2c4      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d24:	4542      	cmp	r2, r8
 8000d26:	d2c2      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d28:	f1a9 0102 	sub.w	r1, r9, #2
 8000d2c:	443a      	add	r2, r7
 8000d2e:	e7be      	b.n	8000cae <__udivmoddi4+0x222>
 8000d30:	45f0      	cmp	r8, lr
 8000d32:	d29d      	bcs.n	8000c70 <__udivmoddi4+0x1e4>
 8000d34:	ebbe 0302 	subs.w	r3, lr, r2
 8000d38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	46e1      	mov	r9, ip
 8000d40:	e796      	b.n	8000c70 <__udivmoddi4+0x1e4>
 8000d42:	eba7 0909 	sub.w	r9, r7, r9
 8000d46:	4449      	add	r1, r9
 8000d48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d50:	fb09 f804 	mul.w	r8, r9, r4
 8000d54:	e7db      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d56:	4673      	mov	r3, lr
 8000d58:	e77f      	b.n	8000c5a <__udivmoddi4+0x1ce>
 8000d5a:	4650      	mov	r0, sl
 8000d5c:	e766      	b.n	8000c2c <__udivmoddi4+0x1a0>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e6fd      	b.n	8000b5e <__udivmoddi4+0xd2>
 8000d62:	443b      	add	r3, r7
 8000d64:	3a02      	subs	r2, #2
 8000d66:	e733      	b.n	8000bd0 <__udivmoddi4+0x144>
 8000d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d6c:	443b      	add	r3, r7
 8000d6e:	e71c      	b.n	8000baa <__udivmoddi4+0x11e>
 8000d70:	4649      	mov	r1, r9
 8000d72:	e79c      	b.n	8000cae <__udivmoddi4+0x222>
 8000d74:	eba1 0109 	sub.w	r1, r1, r9
 8000d78:	46c4      	mov	ip, r8
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	e7c4      	b.n	8000d0e <__udivmoddi4+0x282>

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <input_analog_init>:
 *      Author: nicolas
 */

#include "acquisition/input_analog.h"

void input_analog_init() {
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
	...

08000d98 <input_encoder_init>:
 *      Author: nicolas
 */

#include "acquisition/input_encoder.h"

void input_encoder_init() {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	// Start Encoder
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_3);
 8000d9c:	2108      	movs	r1, #8
 8000d9e:	4802      	ldr	r0, [pc, #8]	@ (8000da8 <input_encoder_init+0x10>)
 8000da0:	f005 fe95 	bl	8006ace <HAL_TIM_Encoder_Start>
}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	200002a4 	.word	0x200002a4

08000dac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08c      	sub	sp, #48	@ 0x30
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	2220      	movs	r2, #32
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f009 fdeb 	bl	800a9a0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000dca:	4b32      	ldr	r3, [pc, #200]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000dcc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000dd0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000dd2:	4b30      	ldr	r3, [pc, #192]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000dd4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000dd8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dda:	4b2e      	ldr	r3, [pc, #184]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000de0:	4b2c      	ldr	r3, [pc, #176]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000de6:	4b2b      	ldr	r3, [pc, #172]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dec:	4b29      	ldr	r3, [pc, #164]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000df2:	4b28      	ldr	r3, [pc, #160]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000df4:	2204      	movs	r2, #4
 8000df6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000df8:	4b26      	ldr	r3, [pc, #152]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dfe:	4b25      	ldr	r3, [pc, #148]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000e04:	4b23      	ldr	r3, [pc, #140]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e0a:	4b22      	ldr	r3, [pc, #136]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e12:	4b20      	ldr	r3, [pc, #128]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e18:	4b1e      	ldr	r3, [pc, #120]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e26:	4b1b      	ldr	r3, [pc, #108]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000e2c:	4b19      	ldr	r3, [pc, #100]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e34:	4817      	ldr	r0, [pc, #92]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e36:	f002 f8d1 	bl	8002fdc <HAL_ADC_Init>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000e40:	f000 fb66 	bl	8001510 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e44:	2300      	movs	r3, #0
 8000e46:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4811      	ldr	r0, [pc, #68]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e50:	f003 fad4 	bl	80043fc <HAL_ADCEx_MultiModeConfigChannel>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000e5a:	f000 fb59 	bl	8001510 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <MX_ADC1_Init+0xec>)
 8000e60:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e62:	2306      	movs	r3, #6
 8000e64:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000e66:	2304      	movs	r3, #4
 8000e68:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e6a:	237f      	movs	r3, #127	@ 0x7f
 8000e6c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e76:	1d3b      	adds	r3, r7, #4
 8000e78:	4619      	mov	r1, r3
 8000e7a:	4806      	ldr	r0, [pc, #24]	@ (8000e94 <MX_ADC1_Init+0xe8>)
 8000e7c:	f002 fc40 	bl	8003700 <HAL_ADC_ConfigChannel>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000e86:	f000 fb43 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e8a:	bf00      	nop
 8000e8c:	3730      	adds	r7, #48	@ 0x30
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	2000007c 	.word	0x2000007c
 8000e98:	21800100 	.word	0x21800100

08000e9c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b088      	sub	sp, #32
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ea2:	463b      	mov	r3, r7
 8000ea4:	2220      	movs	r2, #32
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f009 fd79 	bl	800a9a0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000eae:	4b2b      	ldr	r3, [pc, #172]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000eb0:	4a2b      	ldr	r2, [pc, #172]	@ (8000f60 <MX_ADC2_Init+0xc4>)
 8000eb2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000eb4:	4b29      	ldr	r3, [pc, #164]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000eb6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000eba:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000ebc:	4b27      	ldr	r3, [pc, #156]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ec2:	4b26      	ldr	r3, [pc, #152]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000ec8:	4b24      	ldr	r3, [pc, #144]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ece:	4b23      	ldr	r3, [pc, #140]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed4:	4b21      	ldr	r3, [pc, #132]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ed6:	2204      	movs	r2, #4
 8000ed8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000eda:	4b20      	ldr	r3, [pc, #128]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000ee0:	4b1e      	ldr	r3, [pc, #120]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000eec:	4b1b      	ldr	r3, [pc, #108]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ef4:	4b19      	ldr	r3, [pc, #100]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000efa:	4b18      	ldr	r3, [pc, #96]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f00:	4b16      	ldr	r3, [pc, #88]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f08:	4b14      	ldr	r3, [pc, #80]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000f0e:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000f16:	4811      	ldr	r0, [pc, #68]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000f18:	f002 f860 	bl	8002fdc <HAL_ADC_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000f22:	f000 faf5 	bl	8001510 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000f26:	4b0f      	ldr	r3, [pc, #60]	@ (8000f64 <MX_ADC2_Init+0xc8>)
 8000f28:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f2a:	2306      	movs	r3, #6
 8000f2c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f32:	237f      	movs	r3, #127	@ 0x7f
 8000f34:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f36:	2304      	movs	r3, #4
 8000f38:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f3e:	463b      	mov	r3, r7
 8000f40:	4619      	mov	r1, r3
 8000f42:	4806      	ldr	r0, [pc, #24]	@ (8000f5c <MX_ADC2_Init+0xc0>)
 8000f44:	f002 fbdc 	bl	8003700 <HAL_ADC_ConfigChannel>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000f4e:	f000 fadf 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	3720      	adds	r7, #32
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	200000e8 	.word	0x200000e8
 8000f60:	50000100 	.word	0x50000100
 8000f64:	19200040 	.word	0x19200040

08000f68 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b0a4      	sub	sp, #144	@ 0x90
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f80:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f84:	2254      	movs	r2, #84	@ 0x54
 8000f86:	2100      	movs	r1, #0
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f009 fd09 	bl	800a9a0 <memset>
  if(adcHandle->Instance==ADC1)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f96:	f040 80a0 	bne.w	80010da <HAL_ADC_MspInit+0x172>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000f9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000fa0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000fa4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fa6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000faa:	4618      	mov	r0, r3
 8000fac:	f004 ff2c 	bl	8005e08 <HAL_RCCEx_PeriphCLKConfig>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8000fb6:	f000 faab 	bl	8001510 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000fba:	4b79      	ldr	r3, [pc, #484]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	3301      	adds	r3, #1
 8000fc0:	4a77      	ldr	r2, [pc, #476]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 8000fc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000fc4:	4b76      	ldr	r3, [pc, #472]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d10b      	bne.n	8000fe4 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000fcc:	4b75      	ldr	r3, [pc, #468]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd0:	4a74      	ldr	r2, [pc, #464]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000fd2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000fd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fd8:	4b72      	ldr	r3, [pc, #456]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe4:	4b6f      	ldr	r3, [pc, #444]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe8:	4a6e      	ldr	r2, [pc, #440]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000fea:	f043 0304 	orr.w	r3, r3, #4
 8000fee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ff0:	4b6c      	ldr	r3, [pc, #432]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff4:	f003 0304 	and.w	r3, r3, #4
 8000ff8:	623b      	str	r3, [r7, #32]
 8000ffa:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	4b69      	ldr	r3, [pc, #420]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8000ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001000:	4a68      	ldr	r2, [pc, #416]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001008:	4b66      	ldr	r3, [pc, #408]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 800100a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	61fb      	str	r3, [r7, #28]
 8001012:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001014:	4b63      	ldr	r3, [pc, #396]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001018:	4a62      	ldr	r2, [pc, #392]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 800101a:	f043 0302 	orr.w	r3, r3, #2
 800101e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001020:	4b60      	ldr	r3, [pc, #384]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001024:	f003 0302 	and.w	r3, r3, #2
 8001028:	61bb      	str	r3, [r7, #24]
 800102a:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800102c:	2304      	movs	r3, #4
 800102e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001030:	2303      	movs	r3, #3
 8001032:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800103c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001040:	4619      	mov	r1, r3
 8001042:	4859      	ldr	r0, [pc, #356]	@ (80011a8 <HAL_ADC_MspInit+0x240>)
 8001044:	f003 fef4 	bl	8004e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 8001048:	2302      	movs	r3, #2
 800104a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800104c:	2303      	movs	r3, #3
 800104e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 8001058:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800105c:	4619      	mov	r1, r3
 800105e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001062:	f003 fee5 	bl	8004e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_Imes_Pin|V_Imes_Pin;
 8001066:	2303      	movs	r3, #3
 8001068:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800106a:	2303      	movs	r3, #3
 800106c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001076:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800107a:	4619      	mov	r1, r3
 800107c:	484b      	ldr	r0, [pc, #300]	@ (80011ac <HAL_ADC_MspInit+0x244>)
 800107e:	f003 fed7 	bl	8004e30 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001082:	4b4b      	ldr	r3, [pc, #300]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 8001084:	4a4b      	ldr	r2, [pc, #300]	@ (80011b4 <HAL_ADC_MspInit+0x24c>)
 8001086:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001088:	4b49      	ldr	r3, [pc, #292]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 800108a:	2205      	movs	r2, #5
 800108c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800108e:	4b48      	ldr	r3, [pc, #288]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001094:	4b46      	ldr	r3, [pc, #280]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800109a:	4b45      	ldr	r3, [pc, #276]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 800109c:	2280      	movs	r2, #128	@ 0x80
 800109e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010a0:	4b43      	ldr	r3, [pc, #268]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010a6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010a8:	4b41      	ldr	r3, [pc, #260]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010ae:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010b0:	4b3f      	ldr	r3, [pc, #252]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010b2:	2220      	movs	r2, #32
 80010b4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010b6:	4b3e      	ldr	r3, [pc, #248]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010bc:	483c      	ldr	r0, [pc, #240]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010be:	f003 fb85 	bl	80047cc <HAL_DMA_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <HAL_ADC_MspInit+0x164>
    {
      Error_Handler();
 80010c8:	f000 fa22 	bl	8001510 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4a38      	ldr	r2, [pc, #224]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010d0:	655a      	str	r2, [r3, #84]	@ 0x54
 80010d2:	4a37      	ldr	r2, [pc, #220]	@ (80011b0 <HAL_ADC_MspInit+0x248>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80010d8:	e05e      	b.n	8001198 <HAL_ADC_MspInit+0x230>
  else if(adcHandle->Instance==ADC2)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a36      	ldr	r2, [pc, #216]	@ (80011b8 <HAL_ADC_MspInit+0x250>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d159      	bne.n	8001198 <HAL_ADC_MspInit+0x230>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80010e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80010ea:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80010ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010f4:	4618      	mov	r0, r3
 80010f6:	f004 fe87 	bl	8005e08 <HAL_RCCEx_PeriphCLKConfig>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <HAL_ADC_MspInit+0x19c>
      Error_Handler();
 8001100:	f000 fa06 	bl	8001510 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001104:	4b26      	ldr	r3, [pc, #152]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	3301      	adds	r3, #1
 800110a:	4a25      	ldr	r2, [pc, #148]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 800110c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800110e:	4b24      	ldr	r3, [pc, #144]	@ (80011a0 <HAL_ADC_MspInit+0x238>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d10b      	bne.n	800112e <HAL_ADC_MspInit+0x1c6>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001116:	4b23      	ldr	r3, [pc, #140]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	4a22      	ldr	r2, [pc, #136]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 800111c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001122:	4b20      	ldr	r3, [pc, #128]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800112e:	4b1d      	ldr	r3, [pc, #116]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	4a1c      	ldr	r2, [pc, #112]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001134:	f043 0304 	orr.w	r3, r3, #4
 8001138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113a:	4b1a      	ldr	r3, [pc, #104]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	f003 0304 	and.w	r3, r3, #4
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	4b17      	ldr	r3, [pc, #92]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	4a16      	ldr	r2, [pc, #88]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 800114c:	f043 0301 	orr.w	r3, r3, #1
 8001150:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001152:	4b14      	ldr	r3, [pc, #80]	@ (80011a4 <HAL_ADC_MspInit+0x23c>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 800115e:	230b      	movs	r3, #11
 8001160:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001162:	2303      	movs	r3, #3
 8001164:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001172:	4619      	mov	r1, r3
 8001174:	480c      	ldr	r0, [pc, #48]	@ (80011a8 <HAL_ADC_MspInit+0x240>)
 8001176:	f003 fe5b 	bl	8004e30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 800117a:	2301      	movs	r3, #1
 800117c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 800118a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800118e:	4619      	mov	r1, r3
 8001190:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001194:	f003 fe4c 	bl	8004e30 <HAL_GPIO_Init>
}
 8001198:	bf00      	nop
 800119a:	3790      	adds	r7, #144	@ 0x90
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200001b4 	.word	0x200001b4
 80011a4:	40021000 	.word	0x40021000
 80011a8:	48000800 	.word	0x48000800
 80011ac:	48000400 	.word	0x48000400
 80011b0:	20000154 	.word	0x20000154
 80011b4:	40020008 	.word	0x40020008
 80011b8:	50000100 	.word	0x50000100

080011bc <init_device>:

#include "user_interface/shell.h"

static char shell_uart2_received_char;

void init_device(void){
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
// Initialisation user interface
	// SHELL
	hshell1.drv.transmit = shell_uart2_transmit;
 80011c0:	4b0d      	ldr	r3, [pc, #52]	@ (80011f8 <init_device+0x3c>)
 80011c2:	4a0e      	ldr	r2, [pc, #56]	@ (80011fc <init_device+0x40>)
 80011c4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
	hshell1.drv.receive = shell_uart2_receive;
 80011c8:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <init_device+0x3c>)
 80011ca:	4a0d      	ldr	r2, [pc, #52]	@ (8001200 <init_device+0x44>)
 80011cc:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
	shell_init(&hshell1);
 80011d0:	4809      	ldr	r0, [pc, #36]	@ (80011f8 <init_device+0x3c>)
 80011d2:	f001 fac7 	bl	8002764 <shell_init>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 80011d6:	2201      	movs	r2, #1
 80011d8:	490a      	ldr	r1, [pc, #40]	@ (8001204 <init_device+0x48>)
 80011da:	480b      	ldr	r0, [pc, #44]	@ (8001208 <init_device+0x4c>)
 80011dc:	f007 fab6 	bl	800874c <HAL_UART_Receive_IT>

	// LED
	led_init();
 80011e0:	f001 f8da 	bl	8002398 <led_init>
	// BUTTON
//	button_init();
//
// Initialisation motor control
	// MOTOR
	motor_init();
 80011e4:	f001 f87a 	bl	80022dc <motor_init>
	// ASSERV (PID)
	asserv_init();
 80011e8:	f000 fefa 	bl	8001fe0 <asserv_init>
//
// Initialisation data acquistion
	// ANALOG INPUT
	input_analog_init();
 80011ec:	f7ff fdcc 	bl	8000d88 <input_analog_init>
	// ENCODER INPUT
	input_encoder_init();
 80011f0:	f7ff fdd2 	bl	8000d98 <input_encoder_init>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000484 	.word	0x20000484
 80011fc:	0800120d 	.word	0x0800120d
 8001200:	08001239 	.word	0x08001239
 8001204:	200001b8 	.word	0x200001b8
 8001208:	2000033c 	.word	0x2000033c

0800120c <shell_uart2_transmit>:

uint8_t shell_uart2_transmit(const char *pData, uint16_t size)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t *)pData, size, HAL_MAX_DELAY);
 8001218:	887a      	ldrh	r2, [r7, #2]
 800121a:	f04f 33ff 	mov.w	r3, #4294967295
 800121e:	6879      	ldr	r1, [r7, #4]
 8001220:	4804      	ldr	r0, [pc, #16]	@ (8001234 <shell_uart2_transmit+0x28>)
 8001222:	f007 fa04 	bl	800862e <HAL_UART_Transmit>
	return size;
 8001226:	887b      	ldrh	r3, [r7, #2]
 8001228:	b2db      	uxtb	r3, r3
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	2000033c 	.word	0x2000033c

08001238 <shell_uart2_receive>:

uint8_t shell_uart2_receive(char *pData, uint16_t size)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	807b      	strh	r3, [r7, #2]
	*pData = shell_uart2_received_char;
 8001244:	4b05      	ldr	r3, [pc, #20]	@ (800125c <shell_uart2_receive+0x24>)
 8001246:	781a      	ldrb	r2, [r3, #0]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	701a      	strb	r2, [r3, #0]
	return 1;
 800124c:	2301      	movs	r3, #1
}
 800124e:	4618      	mov	r0, r3
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	200001b8 	.word	0x200001b8

08001260 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a07      	ldr	r2, [pc, #28]	@ (800128c <HAL_UART_RxCpltCallback+0x2c>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d107      	bne.n	8001282 <HAL_UART_RxCpltCallback+0x22>
		//		HAL_UART_Transmit(&huart2, (uint8_t *)&shell_uart2_received_char, 1, HAL_MAX_DELAY);
		HAL_UART_Receive_IT(&huart2, (uint8_t *)&shell_uart2_received_char, 1);
 8001272:	2201      	movs	r2, #1
 8001274:	4906      	ldr	r1, [pc, #24]	@ (8001290 <HAL_UART_RxCpltCallback+0x30>)
 8001276:	4807      	ldr	r0, [pc, #28]	@ (8001294 <HAL_UART_RxCpltCallback+0x34>)
 8001278:	f007 fa68 	bl	800874c <HAL_UART_Receive_IT>
		shell_run(&hshell1);
 800127c:	4806      	ldr	r0, [pc, #24]	@ (8001298 <HAL_UART_RxCpltCallback+0x38>)
 800127e:	f001 fb85 	bl	800298c <shell_run>
	}
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40004400 	.word	0x40004400
 8001290:	200001b8 	.word	0x200001b8
 8001294:	2000033c 	.word	0x2000033c
 8001298:	20000484 	.word	0x20000484

0800129c <loop>:

void loop(){
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
	asserv_loop();
 80012a0:	f000 ff2c 	bl	80020fc <asserv_loop>
}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80012ae:	4b12      	ldr	r3, [pc, #72]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012b2:	4a11      	ldr	r2, [pc, #68]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012b4:	f043 0304 	orr.w	r3, r3, #4
 80012b8:	6493      	str	r3, [r2, #72]	@ 0x48
 80012ba:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012be:	f003 0304 	and.w	r3, r3, #4
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012c6:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012ca:	4a0b      	ldr	r2, [pc, #44]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6493      	str	r3, [r2, #72]	@ 0x48
 80012d2:	4b09      	ldr	r3, [pc, #36]	@ (80012f8 <MX_DMA_Init+0x50>)
 80012d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	603b      	str	r3, [r7, #0]
 80012dc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80012de:	2200      	movs	r2, #0
 80012e0:	2100      	movs	r1, #0
 80012e2:	200b      	movs	r0, #11
 80012e4:	f003 fa4a 	bl	800477c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012e8:	200b      	movs	r0, #11
 80012ea:	f003 fa61 	bl	80047b0 <HAL_NVIC_EnableIRQ>

}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40021000 	.word	0x40021000

080012fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08a      	sub	sp, #40	@ 0x28
 8001300:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001302:	f107 0314 	add.w	r3, r7, #20
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
 8001310:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001312:	4b3f      	ldr	r3, [pc, #252]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001316:	4a3e      	ldr	r2, [pc, #248]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001318:	f043 0304 	orr.w	r3, r3, #4
 800131c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800131e:	4b3c      	ldr	r3, [pc, #240]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	f003 0304 	and.w	r3, r3, #4
 8001326:	613b      	str	r3, [r7, #16]
 8001328:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800132a:	4b39      	ldr	r3, [pc, #228]	@ (8001410 <MX_GPIO_Init+0x114>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	4a38      	ldr	r2, [pc, #224]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001330:	f043 0320 	orr.w	r3, r3, #32
 8001334:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001336:	4b36      	ldr	r3, [pc, #216]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	f003 0320 	and.w	r3, r3, #32
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001342:	4b33      	ldr	r3, [pc, #204]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	4a32      	ldr	r2, [pc, #200]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001348:	f043 0301 	orr.w	r3, r3, #1
 800134c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800134e:	4b30      	ldr	r3, [pc, #192]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800135a:	4b2d      	ldr	r3, [pc, #180]	@ (8001410 <MX_GPIO_Init+0x114>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	4a2c      	ldr	r2, [pc, #176]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001360:	f043 0302 	orr.w	r3, r3, #2
 8001364:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001366:	4b2a      	ldr	r3, [pc, #168]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001372:	4b27      	ldr	r3, [pc, #156]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	4a26      	ldr	r2, [pc, #152]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001378:	f043 0308 	orr.w	r3, r3, #8
 800137c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800137e:	4b24      	ldr	r3, [pc, #144]	@ (8001410 <MX_GPIO_Init+0x114>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001382:	f003 0308 	and.w	r3, r3, #8
 8001386:	603b      	str	r3, [r7, #0]
 8001388:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	2120      	movs	r1, #32
 800138e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001392:	f003 fecf 	bl	8005134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8001396:	2200      	movs	r2, #0
 8001398:	2104      	movs	r1, #4
 800139a:	481e      	ldr	r0, [pc, #120]	@ (8001414 <MX_GPIO_Init+0x118>)
 800139c:	f003 feca 	bl	8005134 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BTN_Pin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 80013a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013a6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	4619      	mov	r1, r3
 80013b6:	4818      	ldr	r0, [pc, #96]	@ (8001418 <MX_GPIO_Init+0x11c>)
 80013b8:	f003 fd3a 	bl	8004e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 80013bc:	2320      	movs	r3, #32
 80013be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c0:	2301      	movs	r3, #1
 80013c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c8:	2300      	movs	r3, #0
 80013ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d6:	f003 fd2b 	bl	8004e30 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRST_SafetyUC_Pin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 80013da:	2304      	movs	r3, #4
 80013dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013de:	2301      	movs	r3, #1
 80013e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e6:	2300      	movs	r3, #0
 80013e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	4619      	mov	r1, r3
 80013f0:	4808      	ldr	r0, [pc, #32]	@ (8001414 <MX_GPIO_Init+0x118>)
 80013f2:	f003 fd1d 	bl	8004e30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	2028      	movs	r0, #40	@ 0x28
 80013fc:	f003 f9be 	bl	800477c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001400:	2028      	movs	r0, #40	@ 0x28
 8001402:	f003 f9d5 	bl	80047b0 <HAL_NVIC_EnableIRQ>

}
 8001406:	bf00      	nop
 8001408:	3728      	adds	r7, #40	@ 0x28
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40021000 	.word	0x40021000
 8001414:	48000c00 	.word	0x48000c00
 8001418:	48000800 	.word	0x48000800

0800141c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001420:	f001 fb61 	bl	8002ae6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001424:	f000 f819 	bl	800145a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001428:	f7ff ff68 	bl	80012fc <MX_GPIO_Init>
  MX_DMA_Init();
 800142c:	f7ff ff3c 	bl	80012a8 <MX_DMA_Init>
  MX_ADC2_Init();
 8001430:	f7ff fd34 	bl	8000e9c <MX_ADC2_Init>
  MX_ADC1_Init();
 8001434:	f7ff fcba 	bl	8000dac <MX_ADC1_Init>
  MX_TIM1_Init();
 8001438:	f000 f9b8 	bl	80017ac <MX_TIM1_Init>
  MX_TIM3_Init();
 800143c:	f000 facc 	bl	80019d8 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001440:	f000 fc96 	bl	8001d70 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001444:	f000 fce0 	bl	8001e08 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8001448:	f000 fb3e 	bl	8001ac8 <MX_TIM7_Init>
  MX_TIM2_Init();
 800144c:	f000 fa76 	bl	800193c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	init_device();
 8001450:	f7ff feb4 	bl	80011bc <init_device>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8001454:	f7ff ff22 	bl	800129c <loop>
 8001458:	e7fc      	b.n	8001454 <main+0x38>

0800145a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b094      	sub	sp, #80	@ 0x50
 800145e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001460:	f107 0318 	add.w	r3, r7, #24
 8001464:	2238      	movs	r2, #56	@ 0x38
 8001466:	2100      	movs	r1, #0
 8001468:	4618      	mov	r0, r3
 800146a:	f009 fa99 	bl	800a9a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800147c:	2000      	movs	r0, #0
 800147e:	f003 feaf 	bl	80051e0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001482:	2301      	movs	r3, #1
 8001484:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001486:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800148a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800148c:	2302      	movs	r3, #2
 800148e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001490:	2303      	movs	r3, #3
 8001492:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001494:	2306      	movs	r3, #6
 8001496:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001498:	2355      	movs	r3, #85	@ 0x55
 800149a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800149c:	2302      	movs	r3, #2
 800149e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014a0:	2302      	movs	r3, #2
 80014a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014a4:	2302      	movs	r3, #2
 80014a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014a8:	f107 0318 	add.w	r3, r7, #24
 80014ac:	4618      	mov	r0, r3
 80014ae:	f003 ff4b 	bl	8005348 <HAL_RCC_OscConfig>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <SystemClock_Config+0x62>
  {
    Error_Handler();
 80014b8:	f000 f82a 	bl	8001510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014bc:	230f      	movs	r3, #15
 80014be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014c0:	2303      	movs	r3, #3
 80014c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014c4:	2300      	movs	r3, #0
 80014c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014c8:	2300      	movs	r3, #0
 80014ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014d0:	1d3b      	adds	r3, r7, #4
 80014d2:	2104      	movs	r1, #4
 80014d4:	4618      	mov	r0, r3
 80014d6:	f004 fa49 	bl	800596c <HAL_RCC_ClockConfig>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80014e0:	f000 f816 	bl	8001510 <Error_Handler>
  }
}
 80014e4:	bf00      	nop
 80014e6:	3750      	adds	r7, #80	@ 0x50
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}

080014ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a04      	ldr	r2, [pc, #16]	@ (800150c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d101      	bne.n	8001502 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80014fe:	f001 fb0b 	bl	8002b18 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001502:	bf00      	nop
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40001000 	.word	0x40001000

08001510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001514:	b672      	cpsid	i
}
 8001516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001518:	bf00      	nop
 800151a:	e7fd      	b.n	8001518 <Error_Handler+0x8>

0800151c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001522:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <HAL_MspInit+0x44>)
 8001524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001526:	4a0e      	ldr	r2, [pc, #56]	@ (8001560 <HAL_MspInit+0x44>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6613      	str	r3, [r2, #96]	@ 0x60
 800152e:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <HAL_MspInit+0x44>)
 8001530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800153a:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <HAL_MspInit+0x44>)
 800153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153e:	4a08      	ldr	r2, [pc, #32]	@ (8001560 <HAL_MspInit+0x44>)
 8001540:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001544:	6593      	str	r3, [r2, #88]	@ 0x58
 8001546:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <HAL_MspInit+0x44>)
 8001548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800154a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001552:	f003 fee9 	bl	8005328 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001556:	bf00      	nop
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40021000 	.word	0x40021000

08001564 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08c      	sub	sp, #48	@ 0x30
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001574:	4b2c      	ldr	r3, [pc, #176]	@ (8001628 <HAL_InitTick+0xc4>)
 8001576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001578:	4a2b      	ldr	r2, [pc, #172]	@ (8001628 <HAL_InitTick+0xc4>)
 800157a:	f043 0310 	orr.w	r3, r3, #16
 800157e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001580:	4b29      	ldr	r3, [pc, #164]	@ (8001628 <HAL_InitTick+0xc4>)
 8001582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001584:	f003 0310 	and.w	r3, r3, #16
 8001588:	60bb      	str	r3, [r7, #8]
 800158a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800158c:	f107 020c 	add.w	r2, r7, #12
 8001590:	f107 0310 	add.w	r3, r7, #16
 8001594:	4611      	mov	r1, r2
 8001596:	4618      	mov	r0, r3
 8001598:	f004 fbbe 	bl	8005d18 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800159c:	f004 fb90 	bl	8005cc0 <HAL_RCC_GetPCLK1Freq>
 80015a0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015a4:	4a21      	ldr	r2, [pc, #132]	@ (800162c <HAL_InitTick+0xc8>)
 80015a6:	fba2 2303 	umull	r2, r3, r2, r3
 80015aa:	0c9b      	lsrs	r3, r3, #18
 80015ac:	3b01      	subs	r3, #1
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80015b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001630 <HAL_InitTick+0xcc>)
 80015b2:	4a20      	ldr	r2, [pc, #128]	@ (8001634 <HAL_InitTick+0xd0>)
 80015b4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80015b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001630 <HAL_InitTick+0xcc>)
 80015b8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015bc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80015be:	4a1c      	ldr	r2, [pc, #112]	@ (8001630 <HAL_InitTick+0xcc>)
 80015c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80015c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001630 <HAL_InitTick+0xcc>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ca:	4b19      	ldr	r3, [pc, #100]	@ (8001630 <HAL_InitTick+0xcc>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80015d0:	4817      	ldr	r0, [pc, #92]	@ (8001630 <HAL_InitTick+0xcc>)
 80015d2:	f004 fe67 	bl	80062a4 <HAL_TIM_Base_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80015dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d11b      	bne.n	800161c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80015e4:	4812      	ldr	r0, [pc, #72]	@ (8001630 <HAL_InitTick+0xcc>)
 80015e6:	f004 feb5 	bl	8006354 <HAL_TIM_Base_Start_IT>
 80015ea:	4603      	mov	r3, r0
 80015ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80015f0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d111      	bne.n	800161c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015f8:	2036      	movs	r0, #54	@ 0x36
 80015fa:	f003 f8d9 	bl	80047b0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2b0f      	cmp	r3, #15
 8001602:	d808      	bhi.n	8001616 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001604:	2200      	movs	r2, #0
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	2036      	movs	r0, #54	@ 0x36
 800160a:	f003 f8b7 	bl	800477c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800160e:	4a0a      	ldr	r2, [pc, #40]	@ (8001638 <HAL_InitTick+0xd4>)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6013      	str	r3, [r2, #0]
 8001614:	e002      	b.n	800161c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800161c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001620:	4618      	mov	r0, r3
 8001622:	3730      	adds	r7, #48	@ 0x30
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40021000 	.word	0x40021000
 800162c:	431bde83 	.word	0x431bde83
 8001630:	200001bc 	.word	0x200001bc
 8001634:	40001000 	.word	0x40001000
 8001638:	20000008 	.word	0x20000008

0800163c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001640:	bf00      	nop
 8001642:	e7fd      	b.n	8001640 <NMI_Handler+0x4>

08001644 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <HardFault_Handler+0x4>

0800164c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <MemManage_Handler+0x4>

08001654 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <BusFault_Handler+0x4>

0800165c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <UsageFault_Handler+0x4>

08001664 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001672:	b480      	push	{r7}
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016a0:	4803      	ldr	r0, [pc, #12]	@ (80016b0 <DMA1_Channel1_IRQHandler+0x14>)
 80016a2:	f003 fa76 	bl	8004b92 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  asserv_current();
 80016a6:	f000 fd1d 	bl	80020e4 <asserv_current>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000154 	.word	0x20000154

080016b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016b8:	4803      	ldr	r0, [pc, #12]	@ (80016c8 <TIM2_IRQHandler+0x14>)
 80016ba:	f005 fa96 	bl	8006bea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  asserv_speed();
 80016be:	f000 fd05 	bl	80020cc <asserv_speed>
  /* USER CODE END TIM2_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000258 	.word	0x20000258

080016cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016d0:	4802      	ldr	r0, [pc, #8]	@ (80016dc <USART2_IRQHandler+0x10>)
 80016d2:	f007 f887 	bl	80087e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	2000033c 	.word	0x2000033c

080016e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 80016e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80016e8:	f003 fd56 	bl	8005198 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016f4:	4802      	ldr	r0, [pc, #8]	@ (8001700 <TIM6_DAC_IRQHandler+0x10>)
 80016f6:	f005 fa78 	bl	8006bea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200001bc 	.word	0x200001bc

08001704 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */
	asserv_duty_cycle();
 8001708:	f000 fd72 	bl	80021f0 <asserv_duty_cycle>
  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <TIM7_DAC_IRQHandler+0x14>)
 800170e:	f005 fa6c 	bl	8006bea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	200002f0 	.word	0x200002f0

0800171c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001724:	4a14      	ldr	r2, [pc, #80]	@ (8001778 <_sbrk+0x5c>)
 8001726:	4b15      	ldr	r3, [pc, #84]	@ (800177c <_sbrk+0x60>)
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001730:	4b13      	ldr	r3, [pc, #76]	@ (8001780 <_sbrk+0x64>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d102      	bne.n	800173e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001738:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <_sbrk+0x64>)
 800173a:	4a12      	ldr	r2, [pc, #72]	@ (8001784 <_sbrk+0x68>)
 800173c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800173e:	4b10      	ldr	r3, [pc, #64]	@ (8001780 <_sbrk+0x64>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4413      	add	r3, r2
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	429a      	cmp	r2, r3
 800174a:	d207      	bcs.n	800175c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800174c:	f009 f930 	bl	800a9b0 <__errno>
 8001750:	4603      	mov	r3, r0
 8001752:	220c      	movs	r2, #12
 8001754:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001756:	f04f 33ff 	mov.w	r3, #4294967295
 800175a:	e009      	b.n	8001770 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800175c:	4b08      	ldr	r3, [pc, #32]	@ (8001780 <_sbrk+0x64>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001762:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <_sbrk+0x64>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4413      	add	r3, r2
 800176a:	4a05      	ldr	r2, [pc, #20]	@ (8001780 <_sbrk+0x64>)
 800176c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800176e:	68fb      	ldr	r3, [r7, #12]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	20020000 	.word	0x20020000
 800177c:	00000400 	.word	0x00000400
 8001780:	20000208 	.word	0x20000208
 8001784:	20000960 	.word	0x20000960

08001788 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800178c:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <SystemInit+0x20>)
 800178e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001792:	4a05      	ldr	r2, [pc, #20]	@ (80017a8 <SystemInit+0x20>)
 8001794:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001798:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b09c      	sub	sp, #112	@ 0x70
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	605a      	str	r2, [r3, #4]
 80017bc:	609a      	str	r2, [r3, #8]
 80017be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017cc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
 80017dc:	615a      	str	r2, [r3, #20]
 80017de:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017e0:	1d3b      	adds	r3, r7, #4
 80017e2:	2234      	movs	r2, #52	@ 0x34
 80017e4:	2100      	movs	r1, #0
 80017e6:	4618      	mov	r0, r3
 80017e8:	f009 f8da 	bl	800a9a0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017ec:	4b51      	ldr	r3, [pc, #324]	@ (8001934 <MX_TIM1_Init+0x188>)
 80017ee:	4a52      	ldr	r2, [pc, #328]	@ (8001938 <MX_TIM1_Init+0x18c>)
 80017f0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80017f2:	4b50      	ldr	r3, [pc, #320]	@ (8001934 <MX_TIM1_Init+0x188>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80017f8:	4b4e      	ldr	r3, [pc, #312]	@ (8001934 <MX_TIM1_Init+0x188>)
 80017fa:	2220      	movs	r2, #32
 80017fc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8499;
 80017fe:	4b4d      	ldr	r3, [pc, #308]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001800:	f242 1233 	movw	r2, #8499	@ 0x2133
 8001804:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001806:	4b4b      	ldr	r3, [pc, #300]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800180c:	4b49      	ldr	r3, [pc, #292]	@ (8001934 <MX_TIM1_Init+0x188>)
 800180e:	2200      	movs	r2, #0
 8001810:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001812:	4b48      	ldr	r3, [pc, #288]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001814:	2280      	movs	r2, #128	@ 0x80
 8001816:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001818:	4846      	ldr	r0, [pc, #280]	@ (8001934 <MX_TIM1_Init+0x188>)
 800181a:	f004 fd43 	bl	80062a4 <HAL_TIM_Base_Init>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001824:	f7ff fe74 	bl	8001510 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001828:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800182c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800182e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001832:	4619      	mov	r1, r3
 8001834:	483f      	ldr	r0, [pc, #252]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001836:	f005 fcd7 	bl	80071e8 <HAL_TIM_ConfigClockSource>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001840:	f7ff fe66 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001844:	483b      	ldr	r0, [pc, #236]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001846:	f004 fe2c 	bl	80064a2 <HAL_TIM_PWM_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001850:	f7ff fe5e 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001854:	2300      	movs	r3, #0
 8001856:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001858:	2300      	movs	r3, #0
 800185a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800185c:	2300      	movs	r3, #0
 800185e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001860:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001864:	4619      	mov	r1, r3
 8001866:	4833      	ldr	r0, [pc, #204]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001868:	f006 fce6 	bl	8008238 <HAL_TIMEx_MasterConfigSynchronization>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001872:	f7ff fe4d 	bl	8001510 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001876:	2360      	movs	r3, #96	@ 0x60
 8001878:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800187e:	2300      	movs	r3, #0
 8001880:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001882:	2300      	movs	r3, #0
 8001884:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001886:	2300      	movs	r3, #0
 8001888:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800188a:	2300      	movs	r3, #0
 800188c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800188e:	2300      	movs	r3, #0
 8001890:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001892:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001896:	2200      	movs	r2, #0
 8001898:	4619      	mov	r1, r3
 800189a:	4826      	ldr	r0, [pc, #152]	@ (8001934 <MX_TIM1_Init+0x188>)
 800189c:	f005 fb90 	bl	8006fc0 <HAL_TIM_PWM_ConfigChannel>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80018a6:	f7ff fe33 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018aa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018ae:	2204      	movs	r2, #4
 80018b0:	4619      	mov	r1, r3
 80018b2:	4820      	ldr	r0, [pc, #128]	@ (8001934 <MX_TIM1_Init+0x188>)
 80018b4:	f005 fb84 	bl	8006fc0 <HAL_TIM_PWM_ConfigChannel>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80018be:	f7ff fe27 	bl	8001510 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018c2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018c6:	2208      	movs	r2, #8
 80018c8:	4619      	mov	r1, r3
 80018ca:	481a      	ldr	r0, [pc, #104]	@ (8001934 <MX_TIM1_Init+0x188>)
 80018cc:	f005 fb78 	bl	8006fc0 <HAL_TIM_PWM_ConfigChannel>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80018d6:	f7ff fe1b 	bl	8001510 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018da:	2300      	movs	r3, #0
 80018dc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018ea:	2300      	movs	r3, #0
 80018ec:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018f2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80018f8:	2300      	movs	r3, #0
 80018fa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80018fc:	2300      	movs	r3, #0
 80018fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001900:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001904:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001906:	2300      	movs	r3, #0
 8001908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800190a:	2300      	movs	r3, #0
 800190c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800190e:	2300      	movs	r3, #0
 8001910:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001912:	1d3b      	adds	r3, r7, #4
 8001914:	4619      	mov	r1, r3
 8001916:	4807      	ldr	r0, [pc, #28]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001918:	f006 fd24 	bl	8008364 <HAL_TIMEx_ConfigBreakDeadTime>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8001922:	f7ff fdf5 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001926:	4803      	ldr	r0, [pc, #12]	@ (8001934 <MX_TIM1_Init+0x188>)
 8001928:	f000 f9ba 	bl	8001ca0 <HAL_TIM_MspPostInit>

}
 800192c:	bf00      	nop
 800192e:	3770      	adds	r7, #112	@ 0x70
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	2000020c 	.word	0x2000020c
 8001938:	40012c00 	.word	0x40012c00

0800193c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b088      	sub	sp, #32
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001942:	f107 0310 	add.w	r3, r7, #16
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800195a:	4b1d      	ldr	r3, [pc, #116]	@ (80019d0 <MX_TIM2_Init+0x94>)
 800195c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001960:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001962:	4b1b      	ldr	r3, [pc, #108]	@ (80019d0 <MX_TIM2_Init+0x94>)
 8001964:	2200      	movs	r2, #0
 8001966:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001968:	4b19      	ldr	r3, [pc, #100]	@ (80019d0 <MX_TIM2_Init+0x94>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 849999;
 800196e:	4b18      	ldr	r3, [pc, #96]	@ (80019d0 <MX_TIM2_Init+0x94>)
 8001970:	4a18      	ldr	r2, [pc, #96]	@ (80019d4 <MX_TIM2_Init+0x98>)
 8001972:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001974:	4b16      	ldr	r3, [pc, #88]	@ (80019d0 <MX_TIM2_Init+0x94>)
 8001976:	2200      	movs	r2, #0
 8001978:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197a:	4b15      	ldr	r3, [pc, #84]	@ (80019d0 <MX_TIM2_Init+0x94>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001980:	4813      	ldr	r0, [pc, #76]	@ (80019d0 <MX_TIM2_Init+0x94>)
 8001982:	f004 fc8f 	bl	80062a4 <HAL_TIM_Base_Init>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800198c:	f7ff fdc0 	bl	8001510 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001990:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001994:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001996:	f107 0310 	add.w	r3, r7, #16
 800199a:	4619      	mov	r1, r3
 800199c:	480c      	ldr	r0, [pc, #48]	@ (80019d0 <MX_TIM2_Init+0x94>)
 800199e:	f005 fc23 	bl	80071e8 <HAL_TIM_ConfigClockSource>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80019a8:	f7ff fdb2 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ac:	2300      	movs	r3, #0
 80019ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019b4:	1d3b      	adds	r3, r7, #4
 80019b6:	4619      	mov	r1, r3
 80019b8:	4805      	ldr	r0, [pc, #20]	@ (80019d0 <MX_TIM2_Init+0x94>)
 80019ba:	f006 fc3d 	bl	8008238 <HAL_TIMEx_MasterConfigSynchronization>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80019c4:	f7ff fda4 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019c8:	bf00      	nop
 80019ca:	3720      	adds	r7, #32
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20000258 	.word	0x20000258
 80019d4:	000cf84f 	.word	0x000cf84f

080019d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b090      	sub	sp, #64	@ 0x40
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019de:	f107 031c 	add.w	r3, r7, #28
 80019e2:	2224      	movs	r2, #36	@ 0x24
 80019e4:	2100      	movs	r1, #0
 80019e6:	4618      	mov	r0, r3
 80019e8:	f008 ffda 	bl	800a9a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ec:	f107 0310 	add.w	r3, r7, #16
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80019f8:	463b      	mov	r3, r7
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a04:	4b2e      	ldr	r3, [pc, #184]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a06:	4a2f      	ldr	r2, [pc, #188]	@ (8001ac4 <MX_TIM3_Init+0xec>)
 8001a08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a10:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a16:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a1c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a1e:	4b28      	ldr	r3, [pc, #160]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a24:	4b26      	ldr	r3, [pc, #152]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001a2a:	4825      	ldr	r0, [pc, #148]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a2c:	f004 ff48 	bl	80068c0 <HAL_TIM_IC_Init>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8001a36:	f7ff fd6b 	bl	8001510 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	61fb      	str	r3, [r7, #28]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	623b      	str	r3, [r7, #32]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a42:	2301      	movs	r3, #1
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a46:	2300      	movs	r3, #0
 8001a48:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC1Filter = 0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a52:	2301      	movs	r3, #1
 8001a54:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a56:	2300      	movs	r3, #0
 8001a58:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.IC2Filter = 0;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a5e:	f107 031c 	add.w	r3, r7, #28
 8001a62:	4619      	mov	r1, r3
 8001a64:	4816      	ldr	r0, [pc, #88]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a66:	f004 ff82 	bl	800696e <HAL_TIM_Encoder_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001a70:	f7ff fd4e 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a74:	2300      	movs	r3, #0
 8001a76:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a7c:	f107 0310 	add.w	r3, r7, #16
 8001a80:	4619      	mov	r1, r3
 8001a82:	480f      	ldr	r0, [pc, #60]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001a84:	f006 fbd8 	bl	8008238 <HAL_TIMEx_MasterConfigSynchronization>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8001a8e:	f7ff fd3f 	bl	8001510 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a92:	2300      	movs	r3, #0
 8001a94:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a96:	2301      	movs	r3, #1
 8001a98:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001aa2:	463b      	mov	r3, r7
 8001aa4:	2208      	movs	r2, #8
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4805      	ldr	r0, [pc, #20]	@ (8001ac0 <MX_TIM3_Init+0xe8>)
 8001aaa:	f005 f9ed 	bl	8006e88 <HAL_TIM_IC_ConfigChannel>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8001ab4:	f7ff fd2c 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ab8:	bf00      	nop
 8001aba:	3740      	adds	r7, #64	@ 0x40
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	200002a4 	.word	0x200002a4
 8001ac4:	40000400 	.word	0x40000400

08001ac8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001ad8:	4b14      	ldr	r3, [pc, #80]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001ada:	4a15      	ldr	r2, [pc, #84]	@ (8001b30 <MX_TIM7_Init+0x68>)
 8001adc:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 169;
 8001ade:	4b13      	ldr	r3, [pc, #76]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001ae0:	22a9      	movs	r2, #169	@ 0xa9
 8001ae2:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae4:	4b11      	ldr	r3, [pc, #68]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001aea:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001aec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001af0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001af2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001af4:	2280      	movs	r2, #128	@ 0x80
 8001af6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001af8:	480c      	ldr	r0, [pc, #48]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001afa:	f004 fbd3 	bl	80062a4 <HAL_TIM_Base_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001b04:	f7ff fd04 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001b10:	1d3b      	adds	r3, r7, #4
 8001b12:	4619      	mov	r1, r3
 8001b14:	4805      	ldr	r0, [pc, #20]	@ (8001b2c <MX_TIM7_Init+0x64>)
 8001b16:	f006 fb8f 	bl	8008238 <HAL_TIMEx_MasterConfigSynchronization>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001b20:	f7ff fcf6 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001b24:	bf00      	nop
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	200002f0 	.word	0x200002f0
 8001b30:	40001400 	.word	0x40001400

08001b34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a23      	ldr	r2, [pc, #140]	@ (8001bd0 <HAL_TIM_Base_MspInit+0x9c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d10c      	bne.n	8001b60 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b46:	4b23      	ldr	r3, [pc, #140]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b4a:	4a22      	ldr	r2, [pc, #136]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b4c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b50:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b52:	4b20      	ldr	r3, [pc, #128]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001b5e:	e032      	b.n	8001bc6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM2)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b68:	d114      	bne.n	8001b94 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6e:	4a19      	ldr	r2, [pc, #100]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b76:	4b17      	ldr	r3, [pc, #92]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2100      	movs	r1, #0
 8001b86:	201c      	movs	r0, #28
 8001b88:	f002 fdf8 	bl	800477c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b8c:	201c      	movs	r0, #28
 8001b8e:	f002 fe0f 	bl	80047b0 <HAL_NVIC_EnableIRQ>
}
 8001b92:	e018      	b.n	8001bc6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM7)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd8 <HAL_TIM_Base_MspInit+0xa4>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d113      	bne.n	8001bc6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba2:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001ba4:	f043 0320 	orr.w	r3, r3, #32
 8001ba8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001baa:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd4 <HAL_TIM_Base_MspInit+0xa0>)
 8001bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bae:	f003 0320 	and.w	r3, r3, #32
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2100      	movs	r1, #0
 8001bba:	2037      	movs	r0, #55	@ 0x37
 8001bbc:	f002 fdde 	bl	800477c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8001bc0:	2037      	movs	r0, #55	@ 0x37
 8001bc2:	f002 fdf5 	bl	80047b0 <HAL_NVIC_EnableIRQ>
}
 8001bc6:	bf00      	nop
 8001bc8:	3718      	adds	r7, #24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40012c00 	.word	0x40012c00
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40001400 	.word	0x40001400

08001bdc <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a26      	ldr	r2, [pc, #152]	@ (8001c94 <HAL_TIM_IC_MspInit+0xb8>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d145      	bne.n	8001c8a <HAL_TIM_IC_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bfe:	4b26      	ldr	r3, [pc, #152]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c02:	4a25      	ldr	r2, [pc, #148]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c0a:	4b23      	ldr	r3, [pc, #140]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	613b      	str	r3, [r7, #16]
 8001c14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c16:	4b20      	ldr	r3, [pc, #128]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c1a:	4a1f      	ldr	r2, [pc, #124]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c22:	4b1d      	ldr	r3, [pc, #116]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c32:	4a19      	ldr	r2, [pc, #100]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c34:	f043 0304 	orr.w	r3, r3, #4
 8001c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c3a:	4b17      	ldr	r3, [pc, #92]	@ (8001c98 <HAL_TIM_IC_MspInit+0xbc>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	f003 0304 	and.w	r3, r3, #4
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001c46:	2350      	movs	r3, #80	@ 0x50
 8001c48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c52:	2300      	movs	r3, #0
 8001c54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c56:	2302      	movs	r3, #2
 8001c58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5a:	f107 0314 	add.w	r3, r7, #20
 8001c5e:	4619      	mov	r1, r3
 8001c60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c64:	f003 f8e4 	bl	8004e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c7e:	f107 0314 	add.w	r3, r7, #20
 8001c82:	4619      	mov	r1, r3
 8001c84:	4805      	ldr	r0, [pc, #20]	@ (8001c9c <HAL_TIM_IC_MspInit+0xc0>)
 8001c86:	f003 f8d3 	bl	8004e30 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001c8a:	bf00      	nop
 8001c8c:	3728      	adds	r7, #40	@ 0x28
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40000400 	.word	0x40000400
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	48000800 	.word	0x48000800

08001ca0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08a      	sub	sp, #40	@ 0x28
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca8:	f107 0314 	add.w	r3, r7, #20
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a29      	ldr	r2, [pc, #164]	@ (8001d64 <HAL_TIM_MspPostInit+0xc4>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d14b      	bne.n	8001d5a <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc2:	4b29      	ldr	r3, [pc, #164]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc6:	4a28      	ldr	r2, [pc, #160]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001cc8:	f043 0302 	orr.w	r3, r3, #2
 8001ccc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cce:	4b26      	ldr	r3, [pc, #152]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cda:	4b23      	ldr	r3, [pc, #140]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cde:	4a22      	ldr	r2, [pc, #136]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ce6:	4b20      	ldr	r3, [pc, #128]	@ (8001d68 <HAL_TIM_MspPostInit+0xc8>)
 8001ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001cf2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001cf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d00:	2300      	movs	r3, #0
 8001d02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d04:	2306      	movs	r3, #6
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d08:	f107 0314 	add.w	r3, r7, #20
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4817      	ldr	r0, [pc, #92]	@ (8001d6c <HAL_TIM_MspPostInit+0xcc>)
 8001d10:	f003 f88e 	bl	8004e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001d14:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d22:	2300      	movs	r3, #0
 8001d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001d26:	2304      	movs	r3, #4
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	4619      	mov	r1, r3
 8001d30:	480e      	ldr	r0, [pc, #56]	@ (8001d6c <HAL_TIM_MspPostInit+0xcc>)
 8001d32:	f003 f87d 	bl	8004e30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001d36:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d44:	2300      	movs	r3, #0
 8001d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d48:	2306      	movs	r3, #6
 8001d4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	4619      	mov	r1, r3
 8001d52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d56:	f003 f86b 	bl	8004e30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d5a:	bf00      	nop
 8001d5c:	3728      	adds	r7, #40	@ 0x28
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40012c00 	.word	0x40012c00
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	48000400 	.word	0x48000400

08001d70 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d74:	4b22      	ldr	r3, [pc, #136]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d76:	4a23      	ldr	r2, [pc, #140]	@ (8001e04 <MX_USART2_UART_Init+0x94>)
 8001d78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d7a:	4b21      	ldr	r3, [pc, #132]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d82:	4b1f      	ldr	r3, [pc, #124]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d88:	4b1d      	ldr	r3, [pc, #116]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d94:	4b1a      	ldr	r3, [pc, #104]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d96:	220c      	movs	r2, #12
 8001d98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d9a:	4b19      	ldr	r3, [pc, #100]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001da0:	4b17      	ldr	r3, [pc, #92]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001da6:	4b16      	ldr	r3, [pc, #88]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001dac:	4b14      	ldr	r3, [pc, #80]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001db2:	4b13      	ldr	r3, [pc, #76]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001db8:	4811      	ldr	r0, [pc, #68]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001dba:	f006 fbe8 	bl	800858e <HAL_UART_Init>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001dc4:	f7ff fba4 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dc8:	2100      	movs	r1, #0
 8001dca:	480d      	ldr	r0, [pc, #52]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001dcc:	f008 fc5f 	bl	800a68e <HAL_UARTEx_SetTxFifoThreshold>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001dd6:	f7ff fb9b 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dda:	2100      	movs	r1, #0
 8001ddc:	4808      	ldr	r0, [pc, #32]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001dde:	f008 fc94 	bl	800a70a <HAL_UARTEx_SetRxFifoThreshold>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001de8:	f7ff fb92 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001dec:	4804      	ldr	r0, [pc, #16]	@ (8001e00 <MX_USART2_UART_Init+0x90>)
 8001dee:	f008 fc15 	bl	800a61c <HAL_UARTEx_DisableFifoMode>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001df8:	f7ff fb8a 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dfc:	bf00      	nop
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	2000033c 	.word	0x2000033c
 8001e04:	40004400 	.word	0x40004400

08001e08 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e0c:	4b22      	ldr	r3, [pc, #136]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e0e:	4a23      	ldr	r2, [pc, #140]	@ (8001e9c <MX_USART3_UART_Init+0x94>)
 8001e10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e12:	4b21      	ldr	r3, [pc, #132]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e20:	4b1d      	ldr	r3, [pc, #116]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e26:	4b1c      	ldr	r3, [pc, #112]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e2e:	220c      	movs	r2, #12
 8001e30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e32:	4b19      	ldr	r3, [pc, #100]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e38:	4b17      	ldr	r3, [pc, #92]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e3e:	4b16      	ldr	r3, [pc, #88]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e44:	4b14      	ldr	r3, [pc, #80]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e4a:	4b13      	ldr	r3, [pc, #76]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e50:	4811      	ldr	r0, [pc, #68]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e52:	f006 fb9c 	bl	800858e <HAL_UART_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001e5c:	f7ff fb58 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e60:	2100      	movs	r1, #0
 8001e62:	480d      	ldr	r0, [pc, #52]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e64:	f008 fc13 	bl	800a68e <HAL_UARTEx_SetTxFifoThreshold>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001e6e:	f7ff fb4f 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e72:	2100      	movs	r1, #0
 8001e74:	4808      	ldr	r0, [pc, #32]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e76:	f008 fc48 	bl	800a70a <HAL_UARTEx_SetRxFifoThreshold>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001e80:	f7ff fb46 	bl	8001510 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001e84:	4804      	ldr	r0, [pc, #16]	@ (8001e98 <MX_USART3_UART_Init+0x90>)
 8001e86:	f008 fbc9 	bl	800a61c <HAL_UARTEx_DisableFifoMode>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001e90:	f7ff fb3e 	bl	8001510 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e94:	bf00      	nop
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	200003d0 	.word	0x200003d0
 8001e9c:	40004800 	.word	0x40004800

08001ea0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b0a0      	sub	sp, #128	@ 0x80
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eb8:	f107 0318 	add.w	r3, r7, #24
 8001ebc:	2254      	movs	r2, #84	@ 0x54
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f008 fd6d 	bl	800a9a0 <memset>
  if(uartHandle->Instance==USART2)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a41      	ldr	r2, [pc, #260]	@ (8001fd0 <HAL_UART_MspInit+0x130>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d13f      	bne.n	8001f50 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ed8:	f107 0318 	add.w	r3, r7, #24
 8001edc:	4618      	mov	r0, r3
 8001ede:	f003 ff93 	bl	8005e08 <HAL_RCCEx_PeriphCLKConfig>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ee8:	f7ff fb12 	bl	8001510 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001eec:	4b39      	ldr	r3, [pc, #228]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef0:	4a38      	ldr	r2, [pc, #224]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ef8:	4b36      	ldr	r3, [pc, #216]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f00:	617b      	str	r3, [r7, #20]
 8001f02:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f04:	4b33      	ldr	r3, [pc, #204]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f08:	4a32      	ldr	r2, [pc, #200]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f10:	4b30      	ldr	r3, [pc, #192]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f1c:	230c      	movs	r3, #12
 8001f1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f20:	2302      	movs	r3, #2
 8001f22:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f2c:	2307      	movs	r3, #7
 8001f2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f30:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001f34:	4619      	mov	r1, r3
 8001f36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f3a:	f002 ff79 	bl	8004e30 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2100      	movs	r1, #0
 8001f42:	2026      	movs	r0, #38	@ 0x26
 8001f44:	f002 fc1a 	bl	800477c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f48:	2026      	movs	r0, #38	@ 0x26
 8001f4a:	f002 fc31 	bl	80047b0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001f4e:	e03b      	b.n	8001fc8 <HAL_UART_MspInit+0x128>
  else if(uartHandle->Instance==USART3)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a20      	ldr	r2, [pc, #128]	@ (8001fd8 <HAL_UART_MspInit+0x138>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d136      	bne.n	8001fc8 <HAL_UART_MspInit+0x128>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001f5a:	2304      	movs	r3, #4
 8001f5c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f62:	f107 0318 	add.w	r3, r7, #24
 8001f66:	4618      	mov	r0, r3
 8001f68:	f003 ff4e 	bl	8005e08 <HAL_RCCEx_PeriphCLKConfig>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8001f72:	f7ff facd 	bl	8001510 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f76:	4b17      	ldr	r3, [pc, #92]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7a:	4a16      	ldr	r2, [pc, #88]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f80:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f82:	4b14      	ldr	r3, [pc, #80]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f8e:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f92:	4a10      	ldr	r2, [pc, #64]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f94:	f043 0304 	orr.w	r3, r3, #4
 8001f98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd4 <HAL_UART_MspInit+0x134>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9e:	f003 0304 	and.w	r3, r3, #4
 8001fa2:	60bb      	str	r3, [r7, #8]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001fa6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001faa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fac:	2302      	movs	r3, #2
 8001fae:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fb8:	2307      	movs	r3, #7
 8001fba:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fbc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4806      	ldr	r0, [pc, #24]	@ (8001fdc <HAL_UART_MspInit+0x13c>)
 8001fc4:	f002 ff34 	bl	8004e30 <HAL_GPIO_Init>
}
 8001fc8:	bf00      	nop
 8001fca:	3780      	adds	r7, #128	@ 0x80
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40004400 	.word	0x40004400
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40004800 	.word	0x40004800
 8001fdc:	48000800 	.word	0x48000800

08001fe0 <asserv_init>:
uint32_t current_meas[NB_PHASE];

float duty_cycle_goal;
float duty_cycle_current = DUTY_CYCLE_STOP;

void asserv_init() {
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
	// Current measure
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001fe4:	217f      	movs	r1, #127	@ 0x7f
 8001fe6:	4806      	ldr	r0, [pc, #24]	@ (8002000 <asserv_init+0x20>)
 8001fe8:	f002 f9a6 	bl	8004338 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, current_meas, NB_PHASE);
 8001fec:	2202      	movs	r2, #2
 8001fee:	4905      	ldr	r1, [pc, #20]	@ (8002004 <asserv_init+0x24>)
 8001ff0:	4803      	ldr	r0, [pc, #12]	@ (8002000 <asserv_init+0x20>)
 8001ff2:	f001 fa93 	bl	800351c <HAL_ADC_Start_DMA>
	//HAL_TIM_Base_Start(&htim1);

	// Start TIM2_IT to asserv speed
	HAL_TIM_Base_Start_IT(&htim2);
 8001ff6:	4804      	ldr	r0, [pc, #16]	@ (8002008 <asserv_init+0x28>)
 8001ff8:	f004 f9ac 	bl	8006354 <HAL_TIM_Base_Start_IT>
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	2000007c 	.word	0x2000007c
 8002004:	20000468 	.word	0x20000468
 8002008:	20000258 	.word	0x20000258
 800200c:	00000000 	.word	0x00000000

08002010 <correcteur>:

void correcteur(float k, float ki, float input, float* oldValue) {
 8002010:	b5b0      	push	{r4, r5, r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0
 8002016:	ed87 0a03 	vstr	s0, [r7, #12]
 800201a:	edc7 0a02 	vstr	s1, [r7, #8]
 800201e:	ed87 1a01 	vstr	s2, [r7, #4]
 8002022:	6038      	str	r0, [r7, #0]
	float b0 = k + ki * T_MEAS_SPEED;
 8002024:	68f8      	ldr	r0, [r7, #12]
 8002026:	f7fe fbe9 	bl	80007fc <__aeabi_f2d>
 800202a:	4604      	mov	r4, r0
 800202c:	460d      	mov	r5, r1
 800202e:	68b8      	ldr	r0, [r7, #8]
 8002030:	f7fe fbe4 	bl	80007fc <__aeabi_f2d>
 8002034:	a323      	add	r3, pc, #140	@ (adr r3, 80020c4 <correcteur+0xb4>)
 8002036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203a:	f7fe f951 	bl	80002e0 <__aeabi_dmul>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	4620      	mov	r0, r4
 8002044:	4629      	mov	r1, r5
 8002046:	f7fe fa7b 	bl	8000540 <__adddf3>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	4610      	mov	r0, r2
 8002050:	4619      	mov	r1, r3
 8002052:	f7fe fcb3 	bl	80009bc <__aeabi_d2f>
 8002056:	4603      	mov	r3, r0
 8002058:	61fb      	str	r3, [r7, #28]
	float b1 = -k;
 800205a:	edd7 7a03 	vldr	s15, [r7, #12]
 800205e:	eef1 7a67 	vneg.f32	s15, s15
 8002062:	edc7 7a06 	vstr	s15, [r7, #24]
	float a0 = 1;
 8002066:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800206a:	617b      	str	r3, [r7, #20]
	float a1 = -1;
 800206c:	4b14      	ldr	r3, [pc, #80]	@ (80020c0 <correcteur+0xb0>)
 800206e:	613b      	str	r3, [r7, #16]

	oldValue[1] = - a1 * oldValue[1] + b0 * input + b1 * oldValue[0];
 8002070:	edd7 7a04 	vldr	s15, [r7, #16]
 8002074:	eeb1 7a67 	vneg.f32	s14, s15
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	3304      	adds	r3, #4
 800207c:	edd3 7a00 	vldr	s15, [r3]
 8002080:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002084:	edd7 6a07 	vldr	s13, [r7, #28]
 8002088:	edd7 7a01 	vldr	s15, [r7, #4]
 800208c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002090:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	edd3 6a00 	vldr	s13, [r3]
 800209a:	edd7 7a06 	vldr	s15, [r7, #24]
 800209e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	3304      	adds	r3, #4
 80020a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020aa:	edc3 7a00 	vstr	s15, [r3]
	oldValue[0] = input;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	601a      	str	r2, [r3, #0]
}
 80020b4:	bf00      	nop
 80020b6:	3720      	adds	r7, #32
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bdb0      	pop	{r4, r5, r7, pc}
 80020bc:	f3af 8000 	nop.w
 80020c0:	bf800000 	.word	0xbf800000
 80020c4:	47ae147b 	.word	0x47ae147b
 80020c8:	3f747ae1 	.word	0x3f747ae1

080020cc <asserv_speed>:

void asserv_speed() {
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
	timer_it_asserv_speed = 1;
 80020d0:	4b03      	ldr	r3, [pc, #12]	@ (80020e0 <asserv_speed+0x14>)
 80020d2:	2201      	movs	r2, #1
 80020d4:	701a      	strb	r2, [r3, #0]
}
 80020d6:	bf00      	nop
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	20000464 	.word	0x20000464

080020e4 <asserv_current>:

void asserv_current() {
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
	timer_it_asserv_current = 1;
 80020e8:	4b03      	ldr	r3, [pc, #12]	@ (80020f8 <asserv_current+0x14>)
 80020ea:	2201      	movs	r2, #1
 80020ec:	701a      	strb	r2, [r3, #0]
}
 80020ee:	bf00      	nop
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	20000465 	.word	0x20000465

080020fc <asserv_loop>:

void asserv_loop() {
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
	static float temp_speed[2], temp_current[2]; // temp = oldValue
	// speed_consigne = temp_speed[1]

	if (timer_it_asserv_speed == 1) { // Asserv tension
 8002102:	4b26      	ldr	r3, [pc, #152]	@ (800219c <asserv_loop+0xa0>)
 8002104:	f993 3000 	ldrsb.w	r3, [r3]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d11b      	bne.n	8002144 <asserv_loop+0x48>
		unsigned int cnt = htim3.Instance->CNT; // Get encoder count
 800210c:	4b24      	ldr	r3, [pc, #144]	@ (80021a0 <asserv_loop+0xa4>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002112:	607b      	str	r3, [r7, #4]
		htim3.Instance->CNT = 0; // reset count
 8002114:	4b22      	ldr	r3, [pc, #136]	@ (80021a0 <asserv_loop+0xa4>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2200      	movs	r2, #0
 800211a:	625a      	str	r2, [r3, #36]	@ 0x24
		correcteur(K_SPEED, KI_SPEED, (float) cnt, temp_speed); // output = temp_...[1]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	ee07 3a90 	vmov	s15, r3
 8002122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002126:	481f      	ldr	r0, [pc, #124]	@ (80021a4 <asserv_loop+0xa8>)
 8002128:	eeb0 1a67 	vmov.f32	s2, s15
 800212c:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 80021a8 <asserv_loop+0xac>
 8002130:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 80021ac <asserv_loop+0xb0>
 8002134:	f7ff ff6c 	bl	8002010 <correcteur>
		//setValue(output);
		timer_it_asserv_speed = 0;
 8002138:	4b18      	ldr	r3, [pc, #96]	@ (800219c <asserv_loop+0xa0>)
 800213a:	2200      	movs	r2, #0
 800213c:	701a      	strb	r2, [r3, #0]
		timer_it_asserv_current = 1; // Force current asserv after tension asserv
 800213e:	4b1c      	ldr	r3, [pc, #112]	@ (80021b0 <asserv_loop+0xb4>)
 8002140:	2201      	movs	r2, #1
 8002142:	701a      	strb	r2, [r3, #0]
	}
	if (timer_it_asserv_current == 1) { // asserv current
 8002144:	4b1a      	ldr	r3, [pc, #104]	@ (80021b0 <asserv_loop+0xb4>)
 8002146:	f993 3000 	ldrsb.w	r3, [r3]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d122      	bne.n	8002194 <asserv_loop+0x98>
		float input_current = temp_speed[1] - (current_meas[0] + current_meas[1]);
 800214e:	4b15      	ldr	r3, [pc, #84]	@ (80021a4 <asserv_loop+0xa8>)
 8002150:	ed93 7a01 	vldr	s14, [r3, #4]
 8002154:	4b17      	ldr	r3, [pc, #92]	@ (80021b4 <asserv_loop+0xb8>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4b16      	ldr	r3, [pc, #88]	@ (80021b4 <asserv_loop+0xb8>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	4413      	add	r3, r2
 800215e:	ee07 3a90 	vmov	s15, r3
 8002162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002166:	ee77 7a67 	vsub.f32	s15, s14, s15
 800216a:	edc7 7a00 	vstr	s15, [r7]
		correcteur(K_CURRENT, KI_CURRENT, input_current, temp_current); // output = temp_...[1]
 800216e:	4812      	ldr	r0, [pc, #72]	@ (80021b8 <asserv_loop+0xbc>)
 8002170:	ed97 1a00 	vldr	s2, [r7]
 8002174:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 80021a8 <asserv_loop+0xac>
 8002178:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 80021ac <asserv_loop+0xb0>
 800217c:	f7ff ff48 	bl	8002010 <correcteur>
		motor_set_duty_cycle(temp_current[1]);
 8002180:	4b0d      	ldr	r3, [pc, #52]	@ (80021b8 <asserv_loop+0xbc>)
 8002182:	edd3 7a01 	vldr	s15, [r3, #4]
 8002186:	eeb0 0a67 	vmov.f32	s0, s15
 800218a:	f000 f817 	bl	80021bc <motor_set_duty_cycle>
		timer_it_asserv_current = 0;
 800218e:	4b08      	ldr	r3, [pc, #32]	@ (80021b0 <asserv_loop+0xb4>)
 8002190:	2200      	movs	r2, #0
 8002192:	701a      	strb	r2, [r3, #0]
	}
}
 8002194:	bf00      	nop
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20000464 	.word	0x20000464
 80021a0:	200002a4 	.word	0x200002a4
 80021a4:	20000474 	.word	0x20000474
 80021a8:	3d75c28f 	.word	0x3d75c28f
 80021ac:	3e19999a 	.word	0x3e19999a
 80021b0:	20000465 	.word	0x20000465
 80021b4:	20000468 	.word	0x20000468
 80021b8:	2000047c 	.word	0x2000047c

080021bc <motor_set_duty_cycle>:

void motor_set_duty_cycle(float duty_cycle) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	ed87 0a01 	vstr	s0, [r7, #4]
	duty_cycle_goal = duty_cycle;
 80021c6:	4a06      	ldr	r2, [pc, #24]	@ (80021e0 <motor_set_duty_cycle+0x24>)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6013      	str	r3, [r2, #0]
	HAL_ADC_Start(&hadc1); // Lance une conversion du courant
 80021cc:	4805      	ldr	r0, [pc, #20]	@ (80021e4 <motor_set_duty_cycle+0x28>)
 80021ce:	f001 f8c1 	bl	8003354 <HAL_ADC_Start>
	HAL_TIM_Base_Start_IT(&htim7);
 80021d2:	4805      	ldr	r0, [pc, #20]	@ (80021e8 <motor_set_duty_cycle+0x2c>)
 80021d4:	f004 f8be 	bl	8006354 <HAL_TIM_Base_Start_IT>
}
 80021d8:	bf00      	nop
 80021da:	3708      	adds	r7, #8
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20000470 	.word	0x20000470
 80021e4:	2000007c 	.word	0x2000007c
 80021e8:	200002f0 	.word	0x200002f0
 80021ec:	00000000 	.word	0x00000000

080021f0 <asserv_duty_cycle>:

void asserv_duty_cycle(void) {
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
	//uint32_t Iadc = HAL_ADC_GetValue(&hadc1); // Lit le courant

	//static float duty_cycle_current = DUTY_CYCLE_INITIAL;
	float delta = duty_cycle_goal - duty_cycle_current;
 80021f6:	4b32      	ldr	r3, [pc, #200]	@ (80022c0 <asserv_duty_cycle+0xd0>)
 80021f8:	ed93 7a00 	vldr	s14, [r3]
 80021fc:	4b31      	ldr	r3, [pc, #196]	@ (80022c4 <asserv_duty_cycle+0xd4>)
 80021fe:	edd3 7a00 	vldr	s15, [r3]
 8002202:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002206:	edc7 7a03 	vstr	s15, [r7, #12]
	// Saturation
	if (delta > ALPHA_DUTY_CYCLE) {
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f7fe faf6 	bl	80007fc <__aeabi_f2d>
 8002210:	a327      	add	r3, pc, #156	@ (adr r3, 80022b0 <asserv_duty_cycle+0xc0>)
 8002212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002216:	f7fe fbc7 	bl	80009a8 <__aeabi_dcmpgt>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d002      	beq.n	8002226 <asserv_duty_cycle+0x36>
		delta = ALPHA_DUTY_CYCLE;
 8002220:	4b29      	ldr	r3, [pc, #164]	@ (80022c8 <asserv_duty_cycle+0xd8>)
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	e010      	b.n	8002248 <asserv_duty_cycle+0x58>
	} else if (delta < -ALPHA_DUTY_CYCLE) {
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	f7fe fae8 	bl	80007fc <__aeabi_f2d>
 800222c:	a322      	add	r3, pc, #136	@ (adr r3, 80022b8 <asserv_duty_cycle+0xc8>)
 800222e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002232:	f7fe fb9b 	bl	800096c <__aeabi_dcmplt>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d002      	beq.n	8002242 <asserv_duty_cycle+0x52>
		delta = -ALPHA_DUTY_CYCLE;
 800223c:	4b23      	ldr	r3, [pc, #140]	@ (80022cc <asserv_duty_cycle+0xdc>)
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	e002      	b.n	8002248 <asserv_duty_cycle+0x58>
	} else {
		// Stop asservissement
		HAL_TIM_Base_Stop_IT(&htim7);
 8002242:	4823      	ldr	r0, [pc, #140]	@ (80022d0 <asserv_duty_cycle+0xe0>)
 8002244:	f004 f8fe 	bl	8006444 <HAL_TIM_Base_Stop_IT>
	}
	duty_cycle_current += delta;/*
 8002248:	4b1e      	ldr	r3, [pc, #120]	@ (80022c4 <asserv_duty_cycle+0xd4>)
 800224a:	ed93 7a00 	vldr	s14, [r3]
 800224e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002252:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002256:	4b1b      	ldr	r3, [pc, #108]	@ (80022c4 <asserv_duty_cycle+0xd4>)
 8002258:	edc3 7a00 	vstr	s15, [r3]
	if (duty_cycle_goal > duty_cycle_current) {
		duty_cycle_current += ALPHA_DUTY_CYCLE;
	} else {
		duty_cycle_current -= ALPHA_DUTY_CYCLE;
	}*/
	int ccr1 = ARR * duty_cycle_current;
 800225c:	4b19      	ldr	r3, [pc, #100]	@ (80022c4 <asserv_duty_cycle+0xd4>)
 800225e:	edd3 7a00 	vldr	s15, [r3]
 8002262:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80022d4 <asserv_duty_cycle+0xe4>
 8002266:	ee67 7a87 	vmul.f32	s15, s15, s14
 800226a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800226e:	ee17 3a90 	vmov	r3, s15
 8002272:	60bb      	str	r3, [r7, #8]
	int ccr2 = ARR * (1 - duty_cycle_current);
 8002274:	4b13      	ldr	r3, [pc, #76]	@ (80022c4 <asserv_duty_cycle+0xd4>)
 8002276:	edd3 7a00 	vldr	s15, [r3]
 800227a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800227e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002282:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80022d4 <asserv_duty_cycle+0xe4>
 8002286:	ee67 7a87 	vmul.f32	s15, s15, s14
 800228a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800228e:	ee17 3a90 	vmov	r3, s15
 8002292:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, ccr1);
 8002294:	4b10      	ldr	r3, [pc, #64]	@ (80022d8 <asserv_duty_cycle+0xe8>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68ba      	ldr	r2, [r7, #8]
 800229a:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, ccr2);
 800229c:	4b0e      	ldr	r3, [pc, #56]	@ (80022d8 <asserv_duty_cycle+0xe8>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	639a      	str	r2, [r3, #56]	@ 0x38

	//HAL_ADC_Start(&hadc1); // Lance une conversion du courant
}
 80022a4:	bf00      	nop
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	f3af 8000 	nop.w
 80022b0:	d2f1a9fc 	.word	0xd2f1a9fc
 80022b4:	3f50624d 	.word	0x3f50624d
 80022b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80022bc:	bf50624d 	.word	0xbf50624d
 80022c0:	20000470 	.word	0x20000470
 80022c4:	20000004 	.word	0x20000004
 80022c8:	3a83126f 	.word	0x3a83126f
 80022cc:	ba83126f 	.word	0xba83126f
 80022d0:	200002f0 	.word	0x200002f0
 80022d4:	4604d000 	.word	0x4604d000
 80022d8:	2000020c 	.word	0x2000020c

080022dc <motor_init>:
	int ccr2 = ARR * (1 - duty_cycle_current);
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, ccr1);
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2, ccr2);
}*/

void motor_init(void) {
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Init(&htim1);
 80022e0:	4804      	ldr	r0, [pc, #16]	@ (80022f4 <motor_init+0x18>)
 80022e2:	f004 f8de 	bl	80064a2 <HAL_TIM_PWM_Init>
	HAL_TIMEx_ConfigDeadTime(&htim1, DEAD_TIME_NS);
 80022e6:	2127      	movs	r1, #39	@ 0x27
 80022e8:	4802      	ldr	r0, [pc, #8]	@ (80022f4 <motor_init+0x18>)
 80022ea:	f006 f8cf 	bl	800848c <HAL_TIMEx_ConfigDeadTime>
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	2000020c 	.word	0x2000020c

080022f8 <motor_start>:

void motor_start() {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80022fc:	2100      	movs	r1, #0
 80022fe:	480a      	ldr	r0, [pc, #40]	@ (8002328 <motor_start+0x30>)
 8002300:	f004 f930 	bl	8006564 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002304:	2100      	movs	r1, #0
 8002306:	4808      	ldr	r0, [pc, #32]	@ (8002328 <motor_start+0x30>)
 8002308:	f005 fe76 	bl	8007ff8 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800230c:	2104      	movs	r1, #4
 800230e:	4806      	ldr	r0, [pc, #24]	@ (8002328 <motor_start+0x30>)
 8002310:	f004 f928 	bl	8006564 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002314:	2104      	movs	r1, #4
 8002316:	4804      	ldr	r0, [pc, #16]	@ (8002328 <motor_start+0x30>)
 8002318:	f005 fe6e 	bl	8007ff8 <HAL_TIMEx_PWMN_Start>
	motor_set_duty_cycle(DUTY_CYCLE_INITIAL);
 800231c:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8002320:	f7ff ff4c 	bl	80021bc <motor_set_duty_cycle>
}
 8002324:	bf00      	nop
 8002326:	bd80      	pop	{r7, pc}
 8002328:	2000020c 	.word	0x2000020c

0800232c <motor_stop>:

void motor_stop() {
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_1);
 8002330:	2100      	movs	r1, #0
 8002332:	4808      	ldr	r0, [pc, #32]	@ (8002354 <motor_stop+0x28>)
 8002334:	f004 fa28 	bl	8006788 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8002338:	2100      	movs	r1, #0
 800233a:	4806      	ldr	r0, [pc, #24]	@ (8002354 <motor_stop+0x28>)
 800233c:	f005 ff1e 	bl	800817c <HAL_TIMEx_PWMN_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002340:	2104      	movs	r1, #4
 8002342:	4804      	ldr	r0, [pc, #16]	@ (8002354 <motor_stop+0x28>)
 8002344:	f004 fa20 	bl	8006788 <HAL_TIM_PWM_Stop>
	HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8002348:	2104      	movs	r1, #4
 800234a:	4802      	ldr	r0, [pc, #8]	@ (8002354 <motor_stop+0x28>)
 800234c:	f005 ff16 	bl	800817c <HAL_TIMEx_PWMN_Stop>
}
 8002350:	bf00      	nop
 8002352:	bd80      	pop	{r7, pc}
 8002354:	2000020c 	.word	0x2000020c

08002358 <set_speed>:

void set_speed(int speed) {
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
	if (speed > MAX_SPEED) {
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002366:	dd02      	ble.n	800236e <set_speed+0x16>
		speed = MAX_SPEED;
 8002368:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800236c:	607b      	str	r3, [r7, #4]
	}
	float duty_cycle = (float) speed / MAX_SPEED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	ee07 3a90 	vmov	s15, r3
 8002374:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002378:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8002394 <set_speed+0x3c>
 800237c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002380:	edc7 7a03 	vstr	s15, [r7, #12]
	//duty_cycle = DUTY_CYCLE_STOP + ((duty_cycle / MAX_SPEED) * DUTY_CYCLE_RANGE);
	motor_set_duty_cycle(duty_cycle);
 8002384:	ed97 0a03 	vldr	s0, [r7, #12]
 8002388:	f7ff ff18 	bl	80021bc <motor_set_duty_cycle>
}
 800238c:	bf00      	nop
 800238e:	3710      	adds	r7, #16
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	447a0000 	.word	0x447a0000

08002398 <led_init>:
 *      Author: nicolas
 */

#include "user_interface/led.h"

int led_init(){
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
	return shell_add(&hshell1, "led", led_control, "Control LED");
 800239c:	4b04      	ldr	r3, [pc, #16]	@ (80023b0 <led_init+0x18>)
 800239e:	4a05      	ldr	r2, [pc, #20]	@ (80023b4 <led_init+0x1c>)
 80023a0:	4905      	ldr	r1, [pc, #20]	@ (80023b8 <led_init+0x20>)
 80023a2:	4806      	ldr	r0, [pc, #24]	@ (80023bc <led_init+0x24>)
 80023a4:	f000 fa44 	bl	8002830 <shell_add>
 80023a8:	4603      	mov	r3, r0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	0800b2b4 	.word	0x0800b2b4
 80023b4:	080023c1 	.word	0x080023c1
 80023b8:	0800b2c0 	.word	0x0800b2c0
 80023bc:	20000484 	.word	0x20000484

080023c0 <led_control>:

int led_control(h_shell_t* h_shell, int argc, char** argv)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b086      	sub	sp, #24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
	int size;

	if(argc!=2){
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d014      	beq.n	80023fc <led_control+0x3c>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80023d8:	4a4b      	ldr	r2, [pc, #300]	@ (8002508 <led_control+0x148>)
 80023da:	2140      	movs	r1, #64	@ 0x40
 80023dc:	4618      	mov	r0, r3
 80023de:	f008 faa9 	bl	800a934 <sniprintf>
 80023e2:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80023f0:	6979      	ldr	r1, [r7, #20]
 80023f2:	b289      	uxth	r1, r1
 80023f4:	4610      	mov	r0, r2
 80023f6:	4798      	blx	r3
		return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e081      	b.n	8002500 <led_control+0x140>
	}
	if(strcmp(argv[1],"on")==0){
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3304      	adds	r3, #4
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4942      	ldr	r1, [pc, #264]	@ (800250c <led_control+0x14c>)
 8002404:	4618      	mov	r0, r3
 8002406:	f7fd ff0b 	bl	8000220 <strcmp>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d11a      	bne.n	8002446 <led_control+0x86>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, SET);
 8002410:	2201      	movs	r2, #1
 8002412:	2120      	movs	r1, #32
 8002414:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002418:	f002 fe8c 	bl	8005134 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED ON\r\n");
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002422:	4a3b      	ldr	r2, [pc, #236]	@ (8002510 <led_control+0x150>)
 8002424:	2140      	movs	r1, #64	@ 0x40
 8002426:	4618      	mov	r0, r3
 8002428:	f008 fa84 	bl	800a934 <sniprintf>
 800242c:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800243a:	6979      	ldr	r1, [r7, #20]
 800243c:	b289      	uxth	r1, r1
 800243e:	4610      	mov	r0, r2
 8002440:	4798      	blx	r3
		return HAL_OK;
 8002442:	2300      	movs	r3, #0
 8002444:	e05c      	b.n	8002500 <led_control+0x140>
	}
	else if(strcmp(argv[1],"off")==0){
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	3304      	adds	r3, #4
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4931      	ldr	r1, [pc, #196]	@ (8002514 <led_control+0x154>)
 800244e:	4618      	mov	r0, r3
 8002450:	f7fd fee6 	bl	8000220 <strcmp>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d11a      	bne.n	8002490 <led_control+0xd0>
		HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, RESET);
 800245a:	2200      	movs	r2, #0
 800245c:	2120      	movs	r1, #32
 800245e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002462:	f002 fe67 	bl	8005134 <HAL_GPIO_WritePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED OFF\r\n");
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800246c:	4a2a      	ldr	r2, [pc, #168]	@ (8002518 <led_control+0x158>)
 800246e:	2140      	movs	r1, #64	@ 0x40
 8002470:	4618      	mov	r0, r3
 8002472:	f008 fa5f 	bl	800a934 <sniprintf>
 8002476:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002484:	6979      	ldr	r1, [r7, #20]
 8002486:	b289      	uxth	r1, r1
 8002488:	4610      	mov	r0, r2
 800248a:	4798      	blx	r3
		return HAL_OK;
 800248c:	2300      	movs	r3, #0
 800248e:	e037      	b.n	8002500 <led_control+0x140>
	}
	else if(strcmp(argv[1],"toggle")==0){
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3304      	adds	r3, #4
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4921      	ldr	r1, [pc, #132]	@ (800251c <led_control+0x15c>)
 8002498:	4618      	mov	r0, r3
 800249a:	f7fd fec1 	bl	8000220 <strcmp>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d119      	bne.n	80024d8 <led_control+0x118>
		HAL_GPIO_TogglePin(USR_LED_GPIO_Port, USR_LED_Pin);
 80024a4:	2120      	movs	r1, #32
 80024a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024aa:	f002 fe5b 	bl	8005164 <HAL_GPIO_TogglePin>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "LED TOGGLE\r\n");
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80024b4:	4a1a      	ldr	r2, [pc, #104]	@ (8002520 <led_control+0x160>)
 80024b6:	2140      	movs	r1, #64	@ 0x40
 80024b8:	4618      	mov	r0, r3
 80024ba:	f008 fa3b 	bl	800a934 <sniprintf>
 80024be:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80024cc:	6979      	ldr	r1, [r7, #20]
 80024ce:	b289      	uxth	r1, r1
 80024d0:	4610      	mov	r0, r2
 80024d2:	4798      	blx	r3
		return HAL_OK;
 80024d4:	2300      	movs	r3, #0
 80024d6:	e013      	b.n	8002500 <led_control+0x140>
	}

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Need 2 arguments : LED on/off/toggle\r\n");
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80024de:	4a0a      	ldr	r2, [pc, #40]	@ (8002508 <led_control+0x148>)
 80024e0:	2140      	movs	r1, #64	@ 0x40
 80024e2:	4618      	mov	r0, r3
 80024e4:	f008 fa26 	bl	800a934 <sniprintf>
 80024e8:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80024f6:	6979      	ldr	r1, [r7, #20]
 80024f8:	b289      	uxth	r1, r1
 80024fa:	4610      	mov	r0, r2
 80024fc:	4798      	blx	r3
	return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
}
 8002500:	4618      	mov	r0, r3
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	0800b2c4 	.word	0x0800b2c4
 800250c:	0800b2ec 	.word	0x0800b2ec
 8002510:	0800b2f0 	.word	0x0800b2f0
 8002514:	0800b2fc 	.word	0x0800b2fc
 8002518:	0800b300 	.word	0x0800b300
 800251c:	0800b30c 	.word	0x0800b30c
 8002520:	0800b314 	.word	0x0800b314

08002524 <is_character_valid>:
 *
 * @param c The character to check.
 * @return 1 if the character is valid, 0 otherwise.
 */
static int is_character_valid(char c)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
	return (c >= 'a' && c <= 'z') || (c >= 'A' && c <= 'Z') || (c >= '0' && c <= '9') || (c == ' ') || (c == '=');
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	2b60      	cmp	r3, #96	@ 0x60
 8002532:	d902      	bls.n	800253a <is_character_valid+0x16>
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	2b7a      	cmp	r3, #122	@ 0x7a
 8002538:	d911      	bls.n	800255e <is_character_valid+0x3a>
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	2b40      	cmp	r3, #64	@ 0x40
 800253e:	d902      	bls.n	8002546 <is_character_valid+0x22>
 8002540:	79fb      	ldrb	r3, [r7, #7]
 8002542:	2b5a      	cmp	r3, #90	@ 0x5a
 8002544:	d90b      	bls.n	800255e <is_character_valid+0x3a>
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	2b2f      	cmp	r3, #47	@ 0x2f
 800254a:	d902      	bls.n	8002552 <is_character_valid+0x2e>
 800254c:	79fb      	ldrb	r3, [r7, #7]
 800254e:	2b39      	cmp	r3, #57	@ 0x39
 8002550:	d905      	bls.n	800255e <is_character_valid+0x3a>
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	2b20      	cmp	r3, #32
 8002556:	d002      	beq.n	800255e <is_character_valid+0x3a>
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	2b3d      	cmp	r3, #61	@ 0x3d
 800255c:	d101      	bne.n	8002562 <is_character_valid+0x3e>
 800255e:	2301      	movs	r3, #1
 8002560:	e000      	b.n	8002564 <is_character_valid+0x40>
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <is_string_valid>:

static int is_string_valid(char* str)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
	int reading_head = 0;
 8002578:	2300      	movs	r3, #0
 800257a:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 800257c:	e018      	b.n	80025b0 <is_string_valid+0x40>
		//		char c = str[reading_head];
		if(!is_character_valid(str[reading_head])){
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	4413      	add	r3, r2
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff ffcc 	bl	8002524 <is_character_valid>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10b      	bne.n	80025aa <is_string_valid+0x3a>
			if(reading_head == 0){
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d101      	bne.n	800259c <is_string_valid+0x2c>
				return 0;
 8002598:	2300      	movs	r3, #0
 800259a:	e010      	b.n	80025be <is_string_valid+0x4e>
			}
			else{
				str[reading_head] = '\0';
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	4413      	add	r3, r2
 80025a2:	2200      	movs	r2, #0
 80025a4:	701a      	strb	r2, [r3, #0]
				return 1;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e009      	b.n	80025be <is_string_valid+0x4e>
			}
		}
		reading_head++;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	3301      	adds	r3, #1
 80025ae:	60fb      	str	r3, [r7, #12]
	while(str[reading_head] != '\0'){
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	4413      	add	r3, r2
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1e0      	bne.n	800257e <is_string_valid+0xe>
	}
	return 1;
 80025bc:	2301      	movs	r3, #1
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
	...

080025c8 <sh_help>:
 * @param argc The number of command arguments.
 * @param argv The array of command arguments.
 * @return 0 on success.
 */
static int sh_help(h_shell_t* h_shell, int argc, char** argv)
{
 80025c8:	b590      	push	{r4, r7, lr}
 80025ca:	b089      	sub	sp, #36	@ 0x24
 80025cc:	af02      	add	r7, sp, #8
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
	int i, size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Code \t | Description \r\n");
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80025da:	4a2c      	ldr	r2, [pc, #176]	@ (800268c <sh_help+0xc4>)
 80025dc:	2140      	movs	r1, #64	@ 0x40
 80025de:	4618      	mov	r0, r3
 80025e0:	f008 f9a8 	bl	800a934 <sniprintf>
 80025e4:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80025f2:	6939      	ldr	r1, [r7, #16]
 80025f4:	b289      	uxth	r1, r1
 80025f6:	4610      	mov	r0, r2
 80025f8:	4798      	blx	r3
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "----------------------\r\n");
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8002600:	4a23      	ldr	r2, [pc, #140]	@ (8002690 <sh_help+0xc8>)
 8002602:	2140      	movs	r1, #64	@ 0x40
 8002604:	4618      	mov	r0, r3
 8002606:	f008 f995 	bl	800a934 <sniprintf>
 800260a:	6138      	str	r0, [r7, #16]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002618:	6939      	ldr	r1, [r7, #16]
 800261a:	b289      	uxth	r1, r1
 800261c:	4610      	mov	r0, r2
 800261e:	4798      	blx	r3

	for (i = 0; i < h_shell->func_list_size; i++){
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	e028      	b.n	8002678 <sh_help+0xb0>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s \t | %s\r\n", h_shell->func_list[i].string_func_code, h_shell->func_list[i].description);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800262c:	68f9      	ldr	r1, [r7, #12]
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	4613      	mov	r3, r2
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	4413      	add	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	440b      	add	r3, r1
 800263a:	3304      	adds	r3, #4
 800263c:	681c      	ldr	r4, [r3, #0]
 800263e:	68f9      	ldr	r1, [r7, #12]
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	4613      	mov	r3, r2
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	4413      	add	r3, r2
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	440b      	add	r3, r1
 800264c:	330c      	adds	r3, #12
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	4623      	mov	r3, r4
 8002654:	4a0f      	ldr	r2, [pc, #60]	@ (8002694 <sh_help+0xcc>)
 8002656:	2140      	movs	r1, #64	@ 0x40
 8002658:	f008 f96c 	bl	800a934 <sniprintf>
 800265c:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002664:	68fa      	ldr	r2, [r7, #12]
 8002666:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800266a:	6939      	ldr	r1, [r7, #16]
 800266c:	b289      	uxth	r1, r1
 800266e:	4610      	mov	r0, r2
 8002670:	4798      	blx	r3
	for (i = 0; i < h_shell->func_list_size; i++){
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	3301      	adds	r3, #1
 8002676:	617b      	str	r3, [r7, #20]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	697a      	ldr	r2, [r7, #20]
 800267e:	429a      	cmp	r2, r3
 8002680:	dbd1      	blt.n	8002626 <sh_help+0x5e>
	}
	return 0;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	371c      	adds	r7, #28
 8002688:	46bd      	mov	sp, r7
 800268a:	bd90      	pop	{r4, r7, pc}
 800268c:	0800b324 	.word	0x0800b324
 8002690:	0800b33c 	.word	0x0800b33c
 8002694:	0800b358 	.word	0x0800b358

08002698 <sh_test_list>:

static int sh_test_list(h_shell_t* h_shell, int argc, char** argv)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b088      	sub	sp, #32
 800269c:	af02      	add	r7, sp, #8
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
	int size;
	for(int arg=0; arg<argc; arg++){
 80026a4:	2300      	movs	r3, #0
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	e01b      	b.n	80026e2 <sh_test_list+0x4a>
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "Arg %d \t %s\r\n", arg, argv[arg]);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	4413      	add	r3, r2
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	4a0d      	ldr	r2, [pc, #52]	@ (80026f4 <sh_test_list+0x5c>)
 80026c0:	2140      	movs	r1, #64	@ 0x40
 80026c2:	f008 f937 	bl	800a934 <sniprintf>
 80026c6:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80026d4:	6939      	ldr	r1, [r7, #16]
 80026d6:	b289      	uxth	r1, r1
 80026d8:	4610      	mov	r0, r2
 80026da:	4798      	blx	r3
	for(int arg=0; arg<argc; arg++){
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	3301      	adds	r3, #1
 80026e0:	617b      	str	r3, [r7, #20]
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	dbdf      	blt.n	80026aa <sh_test_list+0x12>
	}
	return 0;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	0800b364 	.word	0x0800b364

080026f8 <sh_start>:


static int sh_start(h_shell_t* h_shell, int argc, char ** argv) {
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
	motor_start();
 8002704:	f7ff fdf8 	bl	80022f8 <motor_start>
	return 0;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <sh_stop>:

static int sh_stop(h_shell_t* h_shell, int argc, char ** argv) {
 8002712:	b580      	push	{r7, lr}
 8002714:	b084      	sub	sp, #16
 8002716:	af00      	add	r7, sp, #0
 8002718:	60f8      	str	r0, [r7, #12]
 800271a:	60b9      	str	r1, [r7, #8]
 800271c:	607a      	str	r2, [r7, #4]
	motor_stop();
 800271e:	f7ff fe05 	bl	800232c <motor_stop>
	return 0;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <sh_speed>:

static int sh_speed(h_shell_t* h_shell, int argc, char ** argv) {
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
	if (argc < 1) {
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	2b00      	cmp	r3, #0
 800273c:	dc02      	bgt.n	8002744 <sh_speed+0x18>
		return -1;
 800273e:	f04f 33ff 	mov.w	r3, #4294967295
 8002742:	e00a      	b.n	800275a <sh_speed+0x2e>
	}
	int speed = atoi(argv[1]);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	3304      	adds	r3, #4
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f008 f86a 	bl	800a824 <atoi>
 8002750:	6178      	str	r0, [r7, #20]
	set_speed(speed);
 8002752:	6978      	ldr	r0, [r7, #20]
 8002754:	f7ff fe00 	bl	8002358 <set_speed>
	return 0;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3718      	adds	r7, #24
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
	...

08002764 <shell_init>:
 * This function initializes the shell instance by setting up the internal data structures and registering the help command.
 *
 * @param h_shell The pointer to the shell instance.
 */
void shell_init(h_shell_t* h_shell)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
	int size = 0;
 800276c:	2300      	movs	r3, #0
 800276e:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]

	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n=> Monsieur Shell v0.2.2 without FreeRTOS <=\r\n");
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800277c:	4a1b      	ldr	r2, [pc, #108]	@ (80027ec <shell_init+0x88>)
 800277e:	2140      	movs	r1, #64	@ 0x40
 8002780:	4618      	mov	r0, r3
 8002782:	f008 f8d7 	bl	800a934 <sniprintf>
 8002786:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002794:	68f9      	ldr	r1, [r7, #12]
 8002796:	b289      	uxth	r1, r1
 8002798:	4610      	mov	r0, r2
 800279a:	4798      	blx	r3
	h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80027a2:	210d      	movs	r1, #13
 80027a4:	4812      	ldr	r0, [pc, #72]	@ (80027f0 <shell_init+0x8c>)
 80027a6:	4798      	blx	r3

	shell_add(h_shell, "help", sh_help, "Help");
 80027a8:	4b12      	ldr	r3, [pc, #72]	@ (80027f4 <shell_init+0x90>)
 80027aa:	4a13      	ldr	r2, [pc, #76]	@ (80027f8 <shell_init+0x94>)
 80027ac:	4913      	ldr	r1, [pc, #76]	@ (80027fc <shell_init+0x98>)
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f000 f83e 	bl	8002830 <shell_add>
	shell_add(h_shell, "test", sh_test_list, "Test list");
 80027b4:	4b12      	ldr	r3, [pc, #72]	@ (8002800 <shell_init+0x9c>)
 80027b6:	4a13      	ldr	r2, [pc, #76]	@ (8002804 <shell_init+0xa0>)
 80027b8:	4913      	ldr	r1, [pc, #76]	@ (8002808 <shell_init+0xa4>)
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 f838 	bl	8002830 <shell_add>
	shell_add(h_shell, "start", sh_start, "Vitesse nulle et activer la gnration des PWM");
 80027c0:	4b12      	ldr	r3, [pc, #72]	@ (800280c <shell_init+0xa8>)
 80027c2:	4a13      	ldr	r2, [pc, #76]	@ (8002810 <shell_init+0xac>)
 80027c4:	4913      	ldr	r1, [pc, #76]	@ (8002814 <shell_init+0xb0>)
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f832 	bl	8002830 <shell_add>
	shell_add(h_shell, "stop", sh_stop, "Dsactiver la gnration des PWM");
 80027cc:	4b12      	ldr	r3, [pc, #72]	@ (8002818 <shell_init+0xb4>)
 80027ce:	4a13      	ldr	r2, [pc, #76]	@ (800281c <shell_init+0xb8>)
 80027d0:	4913      	ldr	r1, [pc, #76]	@ (8002820 <shell_init+0xbc>)
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f000 f82c 	bl	8002830 <shell_add>
	shell_add(h_shell, "speed", sh_speed, "Dfinit une vitesse au moteur");
 80027d8:	4b12      	ldr	r3, [pc, #72]	@ (8002824 <shell_init+0xc0>)
 80027da:	4a13      	ldr	r2, [pc, #76]	@ (8002828 <shell_init+0xc4>)
 80027dc:	4913      	ldr	r1, [pc, #76]	@ (800282c <shell_init+0xc8>)
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f826 	bl	8002830 <shell_add>
}
 80027e4:	bf00      	nop
 80027e6:	3710      	adds	r7, #16
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	0800b374 	.word	0x0800b374
 80027f0:	0800b3a8 	.word	0x0800b3a8
 80027f4:	0800b3b8 	.word	0x0800b3b8
 80027f8:	080025c9 	.word	0x080025c9
 80027fc:	0800b3c0 	.word	0x0800b3c0
 8002800:	0800b3c8 	.word	0x0800b3c8
 8002804:	08002699 	.word	0x08002699
 8002808:	0800b3d4 	.word	0x0800b3d4
 800280c:	0800b3dc 	.word	0x0800b3dc
 8002810:	080026f9 	.word	0x080026f9
 8002814:	0800b410 	.word	0x0800b410
 8002818:	0800b418 	.word	0x0800b418
 800281c:	08002713 	.word	0x08002713
 8002820:	0800b43c 	.word	0x0800b43c
 8002824:	0800b444 	.word	0x0800b444
 8002828:	0800272d 	.word	0x0800272d
 800282c:	0800b464 	.word	0x0800b464

08002830 <shell_add>:
 * @param pfunc Pointer to the function implementing the command.
 * @param description The description of the command.
 * @return 0 on success, or a negative error code on failure.
 */
int shell_add(h_shell_t* h_shell, char* string_func_code, shell_func_pointer_t pfunc, char* description)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	60b9      	str	r1, [r7, #8]
 800283a:	607a      	str	r2, [r7, #4]
 800283c:	603b      	str	r3, [r7, #0]
	if(is_string_valid(string_func_code))
 800283e:	68b8      	ldr	r0, [r7, #8]
 8002840:	f7ff fe96 	bl	8002570 <is_string_valid>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d02b      	beq.n	80028a2 <shell_add+0x72>
	{
		if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002850:	dc27      	bgt.n	80028a2 <shell_add+0x72>
		{
			h_shell->func_list[h_shell->func_list_size].string_func_code = string_func_code;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	68f9      	ldr	r1, [r7, #12]
 8002858:	4613      	mov	r3, r2
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	4413      	add	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	3304      	adds	r3, #4
 8002864:	68ba      	ldr	r2, [r7, #8]
 8002866:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68f9      	ldr	r1, [r7, #12]
 800286e:	4613      	mov	r3, r2
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	4413      	add	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	3308      	adds	r3, #8
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	601a      	str	r2, [r3, #0]
			h_shell->func_list[h_shell->func_list_size].description = description;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	68f9      	ldr	r1, [r7, #12]
 8002884:	4613      	mov	r3, r2
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	4413      	add	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	440b      	add	r3, r1
 800288e:	330c      	adds	r3, #12
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	601a      	str	r2, [r3, #0]
			h_shell->func_list_size++;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	1c5a      	adds	r2, r3, #1
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	601a      	str	r2, [r3, #0]
			return 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	e001      	b.n	80028a6 <shell_add+0x76>
		}
	}
	return -1;
 80028a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
	...

080028b0 <shell_exec>:
 * @param h_shell The pointer to the shell instance.
 * @param buf The input buffer containing the command.
 * @return 0 on success, or a negative error code on failure.
 */
static int shell_exec(h_shell_t* h_shell, char* buf)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b08e      	sub	sp, #56	@ 0x38
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
	int i, argc;
	char* argv[SHELL_ARGC_MAX];
	char* p;

	// Create argc, argv**
	argc = 1;
 80028ba:	2301      	movs	r3, #1
 80028bc:	633b      	str	r3, [r7, #48]	@ 0x30
	argv[0] = buf;
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	60bb      	str	r3, [r7, #8]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028c6:	e013      	b.n	80028f0 <shell_exec+0x40>
	{
		if (*p == ' ')
 80028c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b20      	cmp	r3, #32
 80028ce:	d10c      	bne.n	80028ea <shell_exec+0x3a>
		{
			*p = '\0';
 80028d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028d2:	2200      	movs	r2, #0
 80028d4:	701a      	strb	r2, [r3, #0]
			argv[argc++] = p + 1;
 80028d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	633a      	str	r2, [r7, #48]	@ 0x30
 80028dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028de:	3201      	adds	r2, #1
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	3338      	adds	r3, #56	@ 0x38
 80028e4:	443b      	add	r3, r7
 80028e6:	f843 2c30 	str.w	r2, [r3, #-48]
	for (p = buf; *p != '\0' && argc < SHELL_ARGC_MAX; p++)
 80028ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ec:	3301      	adds	r3, #1
 80028ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d002      	beq.n	80028fe <shell_exec+0x4e>
 80028f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028fa:	2b07      	cmp	r3, #7
 80028fc:	dde4      	ble.n	80028c8 <shell_exec+0x18>
		}
	}

	for (i = 0; i < h_shell->func_list_size; i++)
 80028fe:	2300      	movs	r3, #0
 8002900:	637b      	str	r3, [r7, #52]	@ 0x34
 8002902:	e023      	b.n	800294c <shell_exec+0x9c>
	{
		if(strcmp(h_shell->func_list[i].string_func_code, argv[0])==0)
 8002904:	6879      	ldr	r1, [r7, #4]
 8002906:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002908:	4613      	mov	r3, r2
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4413      	add	r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	440b      	add	r3, r1
 8002912:	3304      	adds	r3, #4
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68ba      	ldr	r2, [r7, #8]
 8002918:	4611      	mov	r1, r2
 800291a:	4618      	mov	r0, r3
 800291c:	f7fd fc80 	bl	8000220 <strcmp>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10f      	bne.n	8002946 <shell_exec+0x96>
		{

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800292a:	4613      	mov	r3, r2
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	4413      	add	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	440b      	add	r3, r1
 8002934:	3308      	adds	r3, #8
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f107 0208 	add.w	r2, r7, #8
 800293c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	4798      	blx	r3
 8002942:	4603      	mov	r3, r0
 8002944:	e01c      	b.n	8002980 <shell_exec+0xd0>
	for (i = 0; i < h_shell->func_list_size; i++)
 8002946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002948:	3301      	adds	r3, #1
 800294a:	637b      	str	r3, [r7, #52]	@ 0x34
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002952:	429a      	cmp	r2, r3
 8002954:	dbd6      	blt.n	8002904 <shell_exec+0x54>
		}
	}

	int size;
	size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "%s : no such command\r\n", argv[0]);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	4a0a      	ldr	r2, [pc, #40]	@ (8002988 <shell_exec+0xd8>)
 8002960:	2140      	movs	r1, #64	@ 0x40
 8002962:	f007 ffe7 	bl	800a934 <sniprintf>
 8002966:	62b8      	str	r0, [r7, #40]	@ 0x28
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8002974:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002976:	b289      	uxth	r1, r1
 8002978:	4610      	mov	r0, r2
 800297a:	4798      	blx	r3
	return -1;
 800297c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002980:	4618      	mov	r0, r3
 8002982:	3738      	adds	r7, #56	@ 0x38
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}
 8002988:	0800b46c 	.word	0x0800b46c

0800298c <shell_run>:
 *
 * @param h_shell The pointer to the shell instance.
 * @return Never returns, it's an infinite loop.
 */
int shell_run(h_shell_t* h_shell)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
	static int cmd_buffer_index;
	char c;
	int size;

	h_shell->drv.receive(&c, 1);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 800299a:	f107 020b 	add.w	r2, r7, #11
 800299e:	2101      	movs	r1, #1
 80029a0:	4610      	mov	r0, r2
 80029a2:	4798      	blx	r3

	switch(c)
 80029a4:	7afb      	ldrb	r3, [r7, #11]
 80029a6:	2b08      	cmp	r3, #8
 80029a8:	d02f      	beq.n	8002a0a <shell_run+0x7e>
 80029aa:	2b0d      	cmp	r3, #13
 80029ac:	d144      	bne.n	8002a38 <shell_run+0xac>
	{
	case '\r': // Process RETURN key
		//case '\n':
		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, "\r\n");
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80029b4:	4a33      	ldr	r2, [pc, #204]	@ (8002a84 <shell_run+0xf8>)
 80029b6:	2140      	movs	r1, #64	@ 0x40
 80029b8:	4618      	mov	r0, r3
 80029ba:	f007 ffbb 	bl	800a934 <sniprintf>
 80029be:	60f8      	str	r0, [r7, #12]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80029cc:	68f9      	ldr	r1, [r7, #12]
 80029ce:	b289      	uxth	r1, r1
 80029d0:	4610      	mov	r0, r2
 80029d2:	4798      	blx	r3
		h_shell->cmd_buffer[cmd_buffer_index++] = 0; // Add '\0' char at the end of the string
 80029d4:	4b2c      	ldr	r3, [pc, #176]	@ (8002a88 <shell_run+0xfc>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	1c5a      	adds	r2, r3, #1
 80029da:	492b      	ldr	r1, [pc, #172]	@ (8002a88 <shell_run+0xfc>)
 80029dc:	600a      	str	r2, [r1, #0]
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	4413      	add	r3, r2
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
		//		size = snprintf(h_shell->print_buffer, SHELL_PRINT_BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
		//		h_shell->drv.transmit(h_shell->print_buffer, size);
		cmd_buffer_index = 0; // Reset buffer
 80029e8:	4b27      	ldr	r3, [pc, #156]	@ (8002a88 <shell_run+0xfc>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]
		shell_exec(h_shell, h_shell->cmd_buffer);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f503 7351 	add.w	r3, r3, #836	@ 0x344
 80029f4:	4619      	mov	r1, r3
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f7ff ff5a 	bl	80028b0 <shell_exec>
		h_shell->drv.transmit(PROMPT, sizeof(PROMPT));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002a02:	210d      	movs	r1, #13
 8002a04:	4821      	ldr	r0, [pc, #132]	@ (8002a8c <shell_run+0x100>)
 8002a06:	4798      	blx	r3
		break;
 8002a08:	e036      	b.n	8002a78 <shell_run+0xec>

	case '\b': // Backspace
		if (cmd_buffer_index > 0) // Is there a character to delete?
 8002a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8002a88 <shell_run+0xfc>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	dd31      	ble.n	8002a76 <shell_run+0xea>
		{
			h_shell->cmd_buffer[cmd_buffer_index] = '\0'; // Removes character from the buffer, '\0' character is required for shell_exec to work
 8002a12:	4b1d      	ldr	r3, [pc, #116]	@ (8002a88 <shell_run+0xfc>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	4413      	add	r3, r2
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
			cmd_buffer_index--;
 8002a20:	4b19      	ldr	r3, [pc, #100]	@ (8002a88 <shell_run+0xfc>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	3b01      	subs	r3, #1
 8002a26:	4a18      	ldr	r2, [pc, #96]	@ (8002a88 <shell_run+0xfc>)
 8002a28:	6013      	str	r3, [r2, #0]
			h_shell->drv.transmit("\b \b", 3); // "Deletes" the character on the terminal
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002a30:	2103      	movs	r1, #3
 8002a32:	4817      	ldr	r0, [pc, #92]	@ (8002a90 <shell_run+0x104>)
 8002a34:	4798      	blx	r3
		}
		break;
 8002a36:	e01e      	b.n	8002a76 <shell_run+0xea>

	default: // Other characters
		// Only store characters if the buffer has space
		if (cmd_buffer_index < SHELL_CMD_BUFFER_SIZE)
 8002a38:	4b13      	ldr	r3, [pc, #76]	@ (8002a88 <shell_run+0xfc>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a3e:	dc1b      	bgt.n	8002a78 <shell_run+0xec>
		{
			if (is_character_valid(c))
 8002a40:	7afb      	ldrb	r3, [r7, #11]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7ff fd6e 	bl	8002524 <is_character_valid>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d014      	beq.n	8002a78 <shell_run+0xec>
			{
				h_shell->drv.transmit(&c, 1); // echo
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 8002a54:	f107 020b 	add.w	r2, r7, #11
 8002a58:	2101      	movs	r1, #1
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	4798      	blx	r3
				h_shell->cmd_buffer[cmd_buffer_index++] = c; // Store
 8002a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a88 <shell_run+0xfc>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	4908      	ldr	r1, [pc, #32]	@ (8002a88 <shell_run+0xfc>)
 8002a66:	600a      	str	r2, [r1, #0]
 8002a68:	7af9      	ldrb	r1, [r7, #11]
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	460a      	mov	r2, r1
 8002a70:	f883 2344 	strb.w	r2, [r3, #836]	@ 0x344
 8002a74:	e000      	b.n	8002a78 <shell_run+0xec>
		break;
 8002a76:	bf00      	nop
			}
		}
	}
	return 0;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	0800b484 	.word	0x0800b484
 8002a88:	20000810 	.word	0x20000810
 8002a8c:	0800b3a8 	.word	0x0800b3a8
 8002a90:	0800b488 	.word	0x0800b488

08002a94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002a94:	480d      	ldr	r0, [pc, #52]	@ (8002acc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002a96:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a98:	f7fe fe76 	bl	8001788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a9c:	480c      	ldr	r0, [pc, #48]	@ (8002ad0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a9e:	490d      	ldr	r1, [pc, #52]	@ (8002ad4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ad8 <LoopForever+0xe>)
  movs r3, #0
 8002aa2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002aa4:	e002      	b.n	8002aac <LoopCopyDataInit>

08002aa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002aa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aaa:	3304      	adds	r3, #4

08002aac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002aac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ab0:	d3f9      	bcc.n	8002aa6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8002adc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ab4:	4c0a      	ldr	r4, [pc, #40]	@ (8002ae0 <LoopForever+0x16>)
  movs r3, #0
 8002ab6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ab8:	e001      	b.n	8002abe <LoopFillZerobss>

08002aba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002abc:	3204      	adds	r2, #4

08002abe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002abe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ac0:	d3fb      	bcc.n	8002aba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ac2:	f007 ff7b 	bl	800a9bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ac6:	f7fe fca9 	bl	800141c <main>

08002aca <LoopForever>:

LoopForever:
    b LoopForever
 8002aca:	e7fe      	b.n	8002aca <LoopForever>
  ldr   r0, =_estack
 8002acc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ad0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ad4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002ad8:	0800b610 	.word	0x0800b610
  ldr r2, =_sbss
 8002adc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002ae0:	20000960 	.word	0x20000960

08002ae4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ae4:	e7fe      	b.n	8002ae4 <ADC1_2_IRQHandler>

08002ae6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b082      	sub	sp, #8
 8002aea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002aec:	2300      	movs	r3, #0
 8002aee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002af0:	2003      	movs	r0, #3
 8002af2:	f001 fe38 	bl	8004766 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002af6:	200f      	movs	r0, #15
 8002af8:	f7fe fd34 	bl	8001564 <HAL_InitTick>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d002      	beq.n	8002b08 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	71fb      	strb	r3, [r7, #7]
 8002b06:	e001      	b.n	8002b0c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b08:	f7fe fd08 	bl	800151c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b0c:	79fb      	ldrb	r3, [r7, #7]

}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b1c:	4b05      	ldr	r3, [pc, #20]	@ (8002b34 <HAL_IncTick+0x1c>)
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	4b05      	ldr	r3, [pc, #20]	@ (8002b38 <HAL_IncTick+0x20>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4413      	add	r3, r2
 8002b26:	4a03      	ldr	r2, [pc, #12]	@ (8002b34 <HAL_IncTick+0x1c>)
 8002b28:	6013      	str	r3, [r2, #0]
}
 8002b2a:	bf00      	nop
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	20000814 	.word	0x20000814
 8002b38:	2000000c 	.word	0x2000000c

08002b3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b40:	4b03      	ldr	r3, [pc, #12]	@ (8002b50 <HAL_GetTick+0x14>)
 8002b42:	681b      	ldr	r3, [r3, #0]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	20000814 	.word	0x20000814

08002b54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	431a      	orrs	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	609a      	str	r2, [r3, #8]
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr

08002b7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
 8002b82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	609a      	str	r2, [r3, #8]
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b087      	sub	sp, #28
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
 8002bc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	3360      	adds	r3, #96	@ 0x60
 8002bce:	461a      	mov	r2, r3
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	4413      	add	r3, r2
 8002bd6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	4b08      	ldr	r3, [pc, #32]	@ (8002c00 <LL_ADC_SetOffset+0x44>)
 8002bde:	4013      	ands	r3, r2
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	430a      	orrs	r2, r1
 8002bea:	4313      	orrs	r3, r2
 8002bec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002bf4:	bf00      	nop
 8002bf6:	371c      	adds	r7, #28
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr
 8002c00:	03fff000 	.word	0x03fff000

08002c04 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	3360      	adds	r3, #96	@ 0x60
 8002c12:	461a      	mov	r2, r3
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	4413      	add	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b087      	sub	sp, #28
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	3360      	adds	r3, #96	@ 0x60
 8002c40:	461a      	mov	r2, r3
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4413      	add	r3, r2
 8002c48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	431a      	orrs	r2, r3
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002c5a:	bf00      	nop
 8002c5c:	371c      	adds	r7, #28
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002c66:	b480      	push	{r7}
 8002c68:	b087      	sub	sp, #28
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	60f8      	str	r0, [r7, #12]
 8002c6e:	60b9      	str	r1, [r7, #8]
 8002c70:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	3360      	adds	r3, #96	@ 0x60
 8002c76:	461a      	mov	r2, r3
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	4413      	add	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002c90:	bf00      	nop
 8002c92:	371c      	adds	r7, #28
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b087      	sub	sp, #28
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	3360      	adds	r3, #96	@ 0x60
 8002cac:	461a      	mov	r2, r3
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002cc6:	bf00      	nop
 8002cc8:	371c      	adds	r7, #28
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b083      	sub	sp, #12
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
 8002cda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	695b      	ldr	r3, [r3, #20]
 8002ce0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	431a      	orrs	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	615a      	str	r2, [r3, #20]
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d101      	bne.n	8002d10 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e000      	b.n	8002d12 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b087      	sub	sp, #28
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	60f8      	str	r0, [r7, #12]
 8002d26:	60b9      	str	r1, [r7, #8]
 8002d28:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	3330      	adds	r3, #48	@ 0x30
 8002d2e:	461a      	mov	r2, r3
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	0a1b      	lsrs	r3, r3, #8
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	f003 030c 	and.w	r3, r3, #12
 8002d3a:	4413      	add	r3, r2
 8002d3c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	f003 031f 	and.w	r3, r3, #31
 8002d48:	211f      	movs	r1, #31
 8002d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	401a      	ands	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	0e9b      	lsrs	r3, r3, #26
 8002d56:	f003 011f 	and.w	r1, r3, #31
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	f003 031f 	and.w	r3, r3, #31
 8002d60:	fa01 f303 	lsl.w	r3, r1, r3
 8002d64:	431a      	orrs	r2, r3
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d6a:	bf00      	nop
 8002d6c:	371c      	adds	r7, #28
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr

08002d76 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b087      	sub	sp, #28
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	60f8      	str	r0, [r7, #12]
 8002d7e:	60b9      	str	r1, [r7, #8]
 8002d80:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	3314      	adds	r3, #20
 8002d86:	461a      	mov	r2, r3
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	0e5b      	lsrs	r3, r3, #25
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	f003 0304 	and.w	r3, r3, #4
 8002d92:	4413      	add	r3, r2
 8002d94:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	0d1b      	lsrs	r3, r3, #20
 8002d9e:	f003 031f 	and.w	r3, r3, #31
 8002da2:	2107      	movs	r1, #7
 8002da4:	fa01 f303 	lsl.w	r3, r1, r3
 8002da8:	43db      	mvns	r3, r3
 8002daa:	401a      	ands	r2, r3
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	0d1b      	lsrs	r3, r3, #20
 8002db0:	f003 031f 	and.w	r3, r3, #31
 8002db4:	6879      	ldr	r1, [r7, #4]
 8002db6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002dc0:	bf00      	nop
 8002dc2:	371c      	adds	r7, #28
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	60f8      	str	r0, [r7, #12]
 8002dd4:	60b9      	str	r1, [r7, #8]
 8002dd6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002de4:	43db      	mvns	r3, r3
 8002de6:	401a      	ands	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f003 0318 	and.w	r3, r3, #24
 8002dee:	4908      	ldr	r1, [pc, #32]	@ (8002e10 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002df0:	40d9      	lsrs	r1, r3
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	400b      	ands	r3, r1
 8002df6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002e02:	bf00      	nop
 8002e04:	3714      	adds	r7, #20
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	0007ffff 	.word	0x0007ffff

08002e14 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f003 031f 	and.w	r3, r3, #31
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002e40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	6093      	str	r3, [r2, #8]
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e68:	d101      	bne.n	8002e6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e000      	b.n	8002e70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002e8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e90:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002eb8:	d101      	bne.n	8002ebe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e000      	b.n	8002ec0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002edc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ee0:	f043 0201 	orr.w	r2, r3, #1
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f08:	f043 0202 	orr.w	r2, r3, #2
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002f10:	bf00      	nop
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <LL_ADC_IsEnabled+0x18>
 8002f30:	2301      	movs	r3, #1
 8002f32:	e000      	b.n	8002f36 <LL_ADC_IsEnabled+0x1a>
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr

08002f42 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002f42:	b480      	push	{r7}
 8002f44:	b083      	sub	sp, #12
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d101      	bne.n	8002f5a <LL_ADC_IsDisableOngoing+0x18>
 8002f56:	2301      	movs	r3, #1
 8002f58:	e000      	b.n	8002f5c <LL_ADC_IsDisableOngoing+0x1a>
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f7c:	f043 0204 	orr.w	r2, r3, #4
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f003 0304 	and.w	r3, r3, #4
 8002fa0:	2b04      	cmp	r3, #4
 8002fa2:	d101      	bne.n	8002fa8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e000      	b.n	8002faa <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 0308 	and.w	r3, r3, #8
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d101      	bne.n	8002fce <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e000      	b.n	8002fd0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002fce:	2300      	movs	r3, #0
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002fdc:	b590      	push	{r4, r7, lr}
 8002fde:	b089      	sub	sp, #36	@ 0x24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d101      	bne.n	8002ff6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e1a9      	b.n	800334a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	695b      	ldr	r3, [r3, #20]
 8002ffa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003000:	2b00      	cmp	r3, #0
 8003002:	d109      	bne.n	8003018 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	f7fd ffaf 	bl	8000f68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff ff19 	bl	8002e54 <LL_ADC_IsDeepPowerDownEnabled>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d004      	beq.n	8003032 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff feff 	bl	8002e30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f7ff ff34 	bl	8002ea4 <LL_ADC_IsInternalRegulatorEnabled>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d115      	bne.n	800306e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f7ff ff18 	bl	8002e7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800304c:	4b9c      	ldr	r3, [pc, #624]	@ (80032c0 <HAL_ADC_Init+0x2e4>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	099b      	lsrs	r3, r3, #6
 8003052:	4a9c      	ldr	r2, [pc, #624]	@ (80032c4 <HAL_ADC_Init+0x2e8>)
 8003054:	fba2 2303 	umull	r2, r3, r2, r3
 8003058:	099b      	lsrs	r3, r3, #6
 800305a:	3301      	adds	r3, #1
 800305c:	005b      	lsls	r3, r3, #1
 800305e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003060:	e002      	b.n	8003068 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	3b01      	subs	r3, #1
 8003066:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f9      	bne.n	8003062 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4618      	mov	r0, r3
 8003074:	f7ff ff16 	bl	8002ea4 <LL_ADC_IsInternalRegulatorEnabled>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10d      	bne.n	800309a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003082:	f043 0210 	orr.w	r2, r3, #16
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800308e:	f043 0201 	orr.w	r2, r3, #1
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4618      	mov	r0, r3
 80030a0:	f7ff ff76 	bl	8002f90 <LL_ADC_REG_IsConversionOngoing>
 80030a4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030aa:	f003 0310 	and.w	r3, r3, #16
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	f040 8142 	bne.w	8003338 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f040 813e 	bne.w	8003338 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80030c4:	f043 0202 	orr.w	r2, r3, #2
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff ff23 	bl	8002f1c <LL_ADC_IsEnabled>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d141      	bne.n	8003160 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030e4:	d004      	beq.n	80030f0 <HAL_ADC_Init+0x114>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a77      	ldr	r2, [pc, #476]	@ (80032c8 <HAL_ADC_Init+0x2ec>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d10f      	bne.n	8003110 <HAL_ADC_Init+0x134>
 80030f0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80030f4:	f7ff ff12 	bl	8002f1c <LL_ADC_IsEnabled>
 80030f8:	4604      	mov	r4, r0
 80030fa:	4873      	ldr	r0, [pc, #460]	@ (80032c8 <HAL_ADC_Init+0x2ec>)
 80030fc:	f7ff ff0e 	bl	8002f1c <LL_ADC_IsEnabled>
 8003100:	4603      	mov	r3, r0
 8003102:	4323      	orrs	r3, r4
 8003104:	2b00      	cmp	r3, #0
 8003106:	bf0c      	ite	eq
 8003108:	2301      	moveq	r3, #1
 800310a:	2300      	movne	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	e012      	b.n	8003136 <HAL_ADC_Init+0x15a>
 8003110:	486e      	ldr	r0, [pc, #440]	@ (80032cc <HAL_ADC_Init+0x2f0>)
 8003112:	f7ff ff03 	bl	8002f1c <LL_ADC_IsEnabled>
 8003116:	4604      	mov	r4, r0
 8003118:	486d      	ldr	r0, [pc, #436]	@ (80032d0 <HAL_ADC_Init+0x2f4>)
 800311a:	f7ff feff 	bl	8002f1c <LL_ADC_IsEnabled>
 800311e:	4603      	mov	r3, r0
 8003120:	431c      	orrs	r4, r3
 8003122:	486c      	ldr	r0, [pc, #432]	@ (80032d4 <HAL_ADC_Init+0x2f8>)
 8003124:	f7ff fefa 	bl	8002f1c <LL_ADC_IsEnabled>
 8003128:	4603      	mov	r3, r0
 800312a:	4323      	orrs	r3, r4
 800312c:	2b00      	cmp	r3, #0
 800312e:	bf0c      	ite	eq
 8003130:	2301      	moveq	r3, #1
 8003132:	2300      	movne	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b00      	cmp	r3, #0
 8003138:	d012      	beq.n	8003160 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003142:	d004      	beq.n	800314e <HAL_ADC_Init+0x172>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a5f      	ldr	r2, [pc, #380]	@ (80032c8 <HAL_ADC_Init+0x2ec>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d101      	bne.n	8003152 <HAL_ADC_Init+0x176>
 800314e:	4a62      	ldr	r2, [pc, #392]	@ (80032d8 <HAL_ADC_Init+0x2fc>)
 8003150:	e000      	b.n	8003154 <HAL_ADC_Init+0x178>
 8003152:	4a62      	ldr	r2, [pc, #392]	@ (80032dc <HAL_ADC_Init+0x300>)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	4619      	mov	r1, r3
 800315a:	4610      	mov	r0, r2
 800315c:	f7ff fcfa 	bl	8002b54 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	7f5b      	ldrb	r3, [r3, #29]
 8003164:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800316a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003170:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003176:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800317e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003180:	4313      	orrs	r3, r2
 8003182:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800318a:	2b01      	cmp	r3, #1
 800318c:	d106      	bne.n	800319c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003192:	3b01      	subs	r3, #1
 8003194:	045b      	lsls	r3, r3, #17
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4313      	orrs	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d009      	beq.n	80031b8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68da      	ldr	r2, [r3, #12]
 80031be:	4b48      	ldr	r3, [pc, #288]	@ (80032e0 <HAL_ADC_Init+0x304>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	6812      	ldr	r2, [r2, #0]
 80031c6:	69b9      	ldr	r1, [r7, #24]
 80031c8:	430b      	orrs	r3, r1
 80031ca:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	430a      	orrs	r2, r1
 80031e0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff fee5 	bl	8002fb6 <LL_ADC_INJ_IsConversionOngoing>
 80031ec:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d17f      	bne.n	80032f4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d17c      	bne.n	80032f4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80031fe:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003206:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003208:	4313      	orrs	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003216:	f023 0302 	bic.w	r3, r3, #2
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6812      	ldr	r2, [r2, #0]
 800321e:	69b9      	ldr	r1, [r7, #24]
 8003220:	430b      	orrs	r3, r1
 8003222:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	691b      	ldr	r3, [r3, #16]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d017      	beq.n	800325c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	691a      	ldr	r2, [r3, #16]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800323a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003244:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003248:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6911      	ldr	r1, [r2, #16]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6812      	ldr	r2, [r2, #0]
 8003254:	430b      	orrs	r3, r1
 8003256:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800325a:	e013      	b.n	8003284 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	691a      	ldr	r2, [r3, #16]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800326a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	6812      	ldr	r2, [r2, #0]
 8003278:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800327c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003280:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800328a:	2b01      	cmp	r3, #1
 800328c:	d12a      	bne.n	80032e4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003298:	f023 0304 	bic.w	r3, r3, #4
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80032a4:	4311      	orrs	r1, r2
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80032aa:	4311      	orrs	r1, r2
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80032b0:	430a      	orrs	r2, r1
 80032b2:	431a      	orrs	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f042 0201 	orr.w	r2, r2, #1
 80032bc:	611a      	str	r2, [r3, #16]
 80032be:	e019      	b.n	80032f4 <HAL_ADC_Init+0x318>
 80032c0:	20000000 	.word	0x20000000
 80032c4:	053e2d63 	.word	0x053e2d63
 80032c8:	50000100 	.word	0x50000100
 80032cc:	50000400 	.word	0x50000400
 80032d0:	50000500 	.word	0x50000500
 80032d4:	50000600 	.word	0x50000600
 80032d8:	50000300 	.word	0x50000300
 80032dc:	50000700 	.word	0x50000700
 80032e0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	691a      	ldr	r2, [r3, #16]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f022 0201 	bic.w	r2, r2, #1
 80032f2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d10c      	bne.n	8003316 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003302:	f023 010f 	bic.w	r1, r3, #15
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	1e5a      	subs	r2, r3, #1
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	631a      	str	r2, [r3, #48]	@ 0x30
 8003314:	e007      	b.n	8003326 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 020f 	bic.w	r2, r2, #15
 8003324:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800332a:	f023 0303 	bic.w	r3, r3, #3
 800332e:	f043 0201 	orr.w	r2, r3, #1
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003336:	e007      	b.n	8003348 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800333c:	f043 0210 	orr.w	r2, r3, #16
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003348:	7ffb      	ldrb	r3, [r7, #31]
}
 800334a:	4618      	mov	r0, r3
 800334c:	3724      	adds	r7, #36	@ 0x24
 800334e:	46bd      	mov	sp, r7
 8003350:	bd90      	pop	{r4, r7, pc}
 8003352:	bf00      	nop

08003354 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b086      	sub	sp, #24
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003364:	d004      	beq.n	8003370 <HAL_ADC_Start+0x1c>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a67      	ldr	r2, [pc, #412]	@ (8003508 <HAL_ADC_Start+0x1b4>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d101      	bne.n	8003374 <HAL_ADC_Start+0x20>
 8003370:	4b66      	ldr	r3, [pc, #408]	@ (800350c <HAL_ADC_Start+0x1b8>)
 8003372:	e000      	b.n	8003376 <HAL_ADC_Start+0x22>
 8003374:	4b66      	ldr	r3, [pc, #408]	@ (8003510 <HAL_ADC_Start+0x1bc>)
 8003376:	4618      	mov	r0, r3
 8003378:	f7ff fd4c 	bl	8002e14 <LL_ADC_GetMultimode>
 800337c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f7ff fe04 	bl	8002f90 <LL_ADC_REG_IsConversionOngoing>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	f040 80b4 	bne.w	80034f8 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003396:	2b01      	cmp	r3, #1
 8003398:	d101      	bne.n	800339e <HAL_ADC_Start+0x4a>
 800339a:	2302      	movs	r3, #2
 800339c:	e0af      	b.n	80034fe <HAL_ADC_Start+0x1aa>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 fdea 	bl	8003f80 <ADC_Enable>
 80033ac:	4603      	mov	r3, r0
 80033ae:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80033b0:	7dfb      	ldrb	r3, [r7, #23]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	f040 809b 	bne.w	80034ee <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033bc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80033c0:	f023 0301 	bic.w	r3, r3, #1
 80033c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a4d      	ldr	r2, [pc, #308]	@ (8003508 <HAL_ADC_Start+0x1b4>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d009      	beq.n	80033ea <HAL_ADC_Start+0x96>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a4e      	ldr	r2, [pc, #312]	@ (8003514 <HAL_ADC_Start+0x1c0>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d002      	beq.n	80033e6 <HAL_ADC_Start+0x92>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	e003      	b.n	80033ee <HAL_ADC_Start+0x9a>
 80033e6:	4b4c      	ldr	r3, [pc, #304]	@ (8003518 <HAL_ADC_Start+0x1c4>)
 80033e8:	e001      	b.n	80033ee <HAL_ADC_Start+0x9a>
 80033ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6812      	ldr	r2, [r2, #0]
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d002      	beq.n	80033fc <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d105      	bne.n	8003408 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003400:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800340c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003414:	d106      	bne.n	8003424 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800341a:	f023 0206 	bic.w	r2, r3, #6
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	661a      	str	r2, [r3, #96]	@ 0x60
 8003422:	e002      	b.n	800342a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	221c      	movs	r2, #28
 8003430:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a32      	ldr	r2, [pc, #200]	@ (8003508 <HAL_ADC_Start+0x1b4>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d009      	beq.n	8003458 <HAL_ADC_Start+0x104>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a32      	ldr	r2, [pc, #200]	@ (8003514 <HAL_ADC_Start+0x1c0>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d002      	beq.n	8003454 <HAL_ADC_Start+0x100>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	e003      	b.n	800345c <HAL_ADC_Start+0x108>
 8003454:	4b30      	ldr	r3, [pc, #192]	@ (8003518 <HAL_ADC_Start+0x1c4>)
 8003456:	e001      	b.n	800345c <HAL_ADC_Start+0x108>
 8003458:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	6812      	ldr	r2, [r2, #0]
 8003460:	4293      	cmp	r3, r2
 8003462:	d008      	beq.n	8003476 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d005      	beq.n	8003476 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	2b05      	cmp	r3, #5
 800346e:	d002      	beq.n	8003476 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	2b09      	cmp	r3, #9
 8003474:	d114      	bne.n	80034a0 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d007      	beq.n	8003494 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003488:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800348c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff fd65 	bl	8002f68 <LL_ADC_REG_StartConversion>
 800349e:	e02d      	b.n	80034fc <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a15      	ldr	r2, [pc, #84]	@ (8003508 <HAL_ADC_Start+0x1b4>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d009      	beq.n	80034ca <HAL_ADC_Start+0x176>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a16      	ldr	r2, [pc, #88]	@ (8003514 <HAL_ADC_Start+0x1c0>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d002      	beq.n	80034c6 <HAL_ADC_Start+0x172>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	e003      	b.n	80034ce <HAL_ADC_Start+0x17a>
 80034c6:	4b14      	ldr	r3, [pc, #80]	@ (8003518 <HAL_ADC_Start+0x1c4>)
 80034c8:	e001      	b.n	80034ce <HAL_ADC_Start+0x17a>
 80034ca:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80034ce:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d00f      	beq.n	80034fc <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80034e4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80034ec:	e006      	b.n	80034fc <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80034f6:	e001      	b.n	80034fc <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80034f8:	2302      	movs	r3, #2
 80034fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80034fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3718      	adds	r7, #24
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	50000100 	.word	0x50000100
 800350c:	50000300 	.word	0x50000300
 8003510:	50000700 	.word	0x50000700
 8003514:	50000500 	.word	0x50000500
 8003518:	50000400 	.word	0x50000400

0800351c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003530:	d004      	beq.n	800353c <HAL_ADC_Start_DMA+0x20>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a5a      	ldr	r2, [pc, #360]	@ (80036a0 <HAL_ADC_Start_DMA+0x184>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d101      	bne.n	8003540 <HAL_ADC_Start_DMA+0x24>
 800353c:	4b59      	ldr	r3, [pc, #356]	@ (80036a4 <HAL_ADC_Start_DMA+0x188>)
 800353e:	e000      	b.n	8003542 <HAL_ADC_Start_DMA+0x26>
 8003540:	4b59      	ldr	r3, [pc, #356]	@ (80036a8 <HAL_ADC_Start_DMA+0x18c>)
 8003542:	4618      	mov	r0, r3
 8003544:	f7ff fc66 	bl	8002e14 <LL_ADC_GetMultimode>
 8003548:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff fd1e 	bl	8002f90 <LL_ADC_REG_IsConversionOngoing>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	f040 809b 	bne.w	8003692 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003562:	2b01      	cmp	r3, #1
 8003564:	d101      	bne.n	800356a <HAL_ADC_Start_DMA+0x4e>
 8003566:	2302      	movs	r3, #2
 8003568:	e096      	b.n	8003698 <HAL_ADC_Start_DMA+0x17c>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a4d      	ldr	r2, [pc, #308]	@ (80036ac <HAL_ADC_Start_DMA+0x190>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d008      	beq.n	800358e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d005      	beq.n	800358e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	2b05      	cmp	r3, #5
 8003586:	d002      	beq.n	800358e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	2b09      	cmp	r3, #9
 800358c:	d17a      	bne.n	8003684 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 fcf6 	bl	8003f80 <ADC_Enable>
 8003594:	4603      	mov	r3, r0
 8003596:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003598:	7dfb      	ldrb	r3, [r7, #23]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d16d      	bne.n	800367a <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80035a6:	f023 0301 	bic.w	r3, r3, #1
 80035aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a3a      	ldr	r2, [pc, #232]	@ (80036a0 <HAL_ADC_Start_DMA+0x184>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d009      	beq.n	80035d0 <HAL_ADC_Start_DMA+0xb4>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a3b      	ldr	r2, [pc, #236]	@ (80036b0 <HAL_ADC_Start_DMA+0x194>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d002      	beq.n	80035cc <HAL_ADC_Start_DMA+0xb0>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	e003      	b.n	80035d4 <HAL_ADC_Start_DMA+0xb8>
 80035cc:	4b39      	ldr	r3, [pc, #228]	@ (80036b4 <HAL_ADC_Start_DMA+0x198>)
 80035ce:	e001      	b.n	80035d4 <HAL_ADC_Start_DMA+0xb8>
 80035d0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80035d4:	68fa      	ldr	r2, [r7, #12]
 80035d6:	6812      	ldr	r2, [r2, #0]
 80035d8:	4293      	cmp	r3, r2
 80035da:	d002      	beq.n	80035e2 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d105      	bne.n	80035ee <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035e6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d006      	beq.n	8003608 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035fe:	f023 0206 	bic.w	r2, r3, #6
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	661a      	str	r2, [r3, #96]	@ 0x60
 8003606:	e002      	b.n	800360e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003612:	4a29      	ldr	r2, [pc, #164]	@ (80036b8 <HAL_ADC_Start_DMA+0x19c>)
 8003614:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800361a:	4a28      	ldr	r2, [pc, #160]	@ (80036bc <HAL_ADC_Start_DMA+0x1a0>)
 800361c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003622:	4a27      	ldr	r2, [pc, #156]	@ (80036c0 <HAL_ADC_Start_DMA+0x1a4>)
 8003624:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	221c      	movs	r2, #28
 800362c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f042 0210 	orr.w	r2, r2, #16
 8003644:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68da      	ldr	r2, [r3, #12]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f042 0201 	orr.w	r2, r2, #1
 8003654:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	3340      	adds	r3, #64	@ 0x40
 8003660:	4619      	mov	r1, r3
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f001 f959 	bl	800491c <HAL_DMA_Start_IT>
 800366a:	4603      	mov	r3, r0
 800366c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f7ff fc78 	bl	8002f68 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003678:	e00d      	b.n	8003696 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003682:	e008      	b.n	8003696 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003690:	e001      	b.n	8003696 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003692:	2302      	movs	r3, #2
 8003694:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003696:	7dfb      	ldrb	r3, [r7, #23]
}
 8003698:	4618      	mov	r0, r3
 800369a:	3718      	adds	r7, #24
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	50000100 	.word	0x50000100
 80036a4:	50000300 	.word	0x50000300
 80036a8:	50000700 	.word	0x50000700
 80036ac:	50000600 	.word	0x50000600
 80036b0:	50000500 	.word	0x50000500
 80036b4:	50000400 	.word	0x50000400
 80036b8:	0800416b 	.word	0x0800416b
 80036bc:	08004243 	.word	0x08004243
 80036c0:	0800425f 	.word	0x0800425f

080036c4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b0b6      	sub	sp, #216	@ 0xd8
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800370a:	2300      	movs	r3, #0
 800370c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003710:	2300      	movs	r3, #0
 8003712:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800371a:	2b01      	cmp	r3, #1
 800371c:	d102      	bne.n	8003724 <HAL_ADC_ConfigChannel+0x24>
 800371e:	2302      	movs	r3, #2
 8003720:	f000 bc13 	b.w	8003f4a <HAL_ADC_ConfigChannel+0x84a>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff fc2d 	bl	8002f90 <LL_ADC_REG_IsConversionOngoing>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	f040 83f3 	bne.w	8003f24 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6818      	ldr	r0, [r3, #0]
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	6859      	ldr	r1, [r3, #4]
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	f7ff fae7 	bl	8002d1e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff fc1b 	bl	8002f90 <LL_ADC_REG_IsConversionOngoing>
 800375a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4618      	mov	r0, r3
 8003764:	f7ff fc27 	bl	8002fb6 <LL_ADC_INJ_IsConversionOngoing>
 8003768:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800376c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003770:	2b00      	cmp	r3, #0
 8003772:	f040 81d9 	bne.w	8003b28 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003776:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800377a:	2b00      	cmp	r3, #0
 800377c:	f040 81d4 	bne.w	8003b28 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003788:	d10f      	bne.n	80037aa <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6818      	ldr	r0, [r3, #0]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2200      	movs	r2, #0
 8003794:	4619      	mov	r1, r3
 8003796:	f7ff faee 	bl	8002d76 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff fa95 	bl	8002cd2 <LL_ADC_SetSamplingTimeCommonConfig>
 80037a8:	e00e      	b.n	80037c8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6818      	ldr	r0, [r3, #0]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	6819      	ldr	r1, [r3, #0]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	461a      	mov	r2, r3
 80037b8:	f7ff fadd 	bl	8002d76 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2100      	movs	r1, #0
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff fa85 	bl	8002cd2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	695a      	ldr	r2, [r3, #20]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	08db      	lsrs	r3, r3, #3
 80037d4:	f003 0303 	and.w	r3, r3, #3
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	fa02 f303 	lsl.w	r3, r2, r3
 80037de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	d022      	beq.n	8003830 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6818      	ldr	r0, [r3, #0]
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	6919      	ldr	r1, [r3, #16]
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80037fa:	f7ff f9df 	bl	8002bbc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6818      	ldr	r0, [r3, #0]
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	6919      	ldr	r1, [r3, #16]
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	461a      	mov	r2, r3
 800380c:	f7ff fa2b 	bl	8002c66 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6818      	ldr	r0, [r3, #0]
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800381c:	2b01      	cmp	r3, #1
 800381e:	d102      	bne.n	8003826 <HAL_ADC_ConfigChannel+0x126>
 8003820:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003824:	e000      	b.n	8003828 <HAL_ADC_ConfigChannel+0x128>
 8003826:	2300      	movs	r3, #0
 8003828:	461a      	mov	r2, r3
 800382a:	f7ff fa37 	bl	8002c9c <LL_ADC_SetOffsetSaturation>
 800382e:	e17b      	b.n	8003b28 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2100      	movs	r1, #0
 8003836:	4618      	mov	r0, r3
 8003838:	f7ff f9e4 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 800383c:	4603      	mov	r3, r0
 800383e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10a      	bne.n	800385c <HAL_ADC_ConfigChannel+0x15c>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2100      	movs	r1, #0
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff f9d9 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 8003852:	4603      	mov	r3, r0
 8003854:	0e9b      	lsrs	r3, r3, #26
 8003856:	f003 021f 	and.w	r2, r3, #31
 800385a:	e01e      	b.n	800389a <HAL_ADC_ConfigChannel+0x19a>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2100      	movs	r1, #0
 8003862:	4618      	mov	r0, r3
 8003864:	f7ff f9ce 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 8003868:	4603      	mov	r3, r0
 800386a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003872:	fa93 f3a3 	rbit	r3, r3
 8003876:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800387a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800387e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003882:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800388a:	2320      	movs	r3, #32
 800388c:	e004      	b.n	8003898 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800388e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003892:	fab3 f383 	clz	r3, r3
 8003896:	b2db      	uxtb	r3, r3
 8003898:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d105      	bne.n	80038b2 <HAL_ADC_ConfigChannel+0x1b2>
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	0e9b      	lsrs	r3, r3, #26
 80038ac:	f003 031f 	and.w	r3, r3, #31
 80038b0:	e018      	b.n	80038e4 <HAL_ADC_ConfigChannel+0x1e4>
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80038be:	fa93 f3a3 	rbit	r3, r3
 80038c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80038c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80038ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80038d6:	2320      	movs	r3, #32
 80038d8:	e004      	b.n	80038e4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80038da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80038de:	fab3 f383 	clz	r3, r3
 80038e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d106      	bne.n	80038f6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2200      	movs	r2, #0
 80038ee:	2100      	movs	r1, #0
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7ff f99d 	bl	8002c30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2101      	movs	r1, #1
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7ff f981 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 8003902:	4603      	mov	r3, r0
 8003904:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10a      	bne.n	8003922 <HAL_ADC_ConfigChannel+0x222>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2101      	movs	r1, #1
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff f976 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 8003918:	4603      	mov	r3, r0
 800391a:	0e9b      	lsrs	r3, r3, #26
 800391c:	f003 021f 	and.w	r2, r3, #31
 8003920:	e01e      	b.n	8003960 <HAL_ADC_ConfigChannel+0x260>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2101      	movs	r1, #1
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff f96b 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 800392e:	4603      	mov	r3, r0
 8003930:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003934:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003938:	fa93 f3a3 	rbit	r3, r3
 800393c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003940:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003944:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003948:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800394c:	2b00      	cmp	r3, #0
 800394e:	d101      	bne.n	8003954 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003950:	2320      	movs	r3, #32
 8003952:	e004      	b.n	800395e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003954:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003958:	fab3 f383 	clz	r3, r3
 800395c:	b2db      	uxtb	r3, r3
 800395e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003968:	2b00      	cmp	r3, #0
 800396a:	d105      	bne.n	8003978 <HAL_ADC_ConfigChannel+0x278>
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	0e9b      	lsrs	r3, r3, #26
 8003972:	f003 031f 	and.w	r3, r3, #31
 8003976:	e018      	b.n	80039aa <HAL_ADC_ConfigChannel+0x2aa>
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003980:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003984:	fa93 f3a3 	rbit	r3, r3
 8003988:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800398c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003990:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003994:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800399c:	2320      	movs	r3, #32
 800399e:	e004      	b.n	80039aa <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80039a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80039a4:	fab3 f383 	clz	r3, r3
 80039a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d106      	bne.n	80039bc <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2200      	movs	r2, #0
 80039b4:	2101      	movs	r1, #1
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7ff f93a 	bl	8002c30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2102      	movs	r1, #2
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7ff f91e 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 80039c8:	4603      	mov	r3, r0
 80039ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d10a      	bne.n	80039e8 <HAL_ADC_ConfigChannel+0x2e8>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2102      	movs	r1, #2
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff f913 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 80039de:	4603      	mov	r3, r0
 80039e0:	0e9b      	lsrs	r3, r3, #26
 80039e2:	f003 021f 	and.w	r2, r3, #31
 80039e6:	e01e      	b.n	8003a26 <HAL_ADC_ConfigChannel+0x326>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2102      	movs	r1, #2
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff f908 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 80039f4:	4603      	mov	r3, r0
 80039f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039fe:	fa93 f3a3 	rbit	r3, r3
 8003a02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003a06:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003a0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003a16:	2320      	movs	r3, #32
 8003a18:	e004      	b.n	8003a24 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003a1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003a1e:	fab3 f383 	clz	r3, r3
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d105      	bne.n	8003a3e <HAL_ADC_ConfigChannel+0x33e>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	0e9b      	lsrs	r3, r3, #26
 8003a38:	f003 031f 	and.w	r3, r3, #31
 8003a3c:	e016      	b.n	8003a6c <HAL_ADC_ConfigChannel+0x36c>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a46:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a4a:	fa93 f3a3 	rbit	r3, r3
 8003a4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003a50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a52:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003a56:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003a5e:	2320      	movs	r3, #32
 8003a60:	e004      	b.n	8003a6c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003a62:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a66:	fab3 f383 	clz	r3, r3
 8003a6a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d106      	bne.n	8003a7e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2200      	movs	r2, #0
 8003a76:	2102      	movs	r1, #2
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff f8d9 	bl	8002c30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2103      	movs	r1, #3
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7ff f8bd 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10a      	bne.n	8003aaa <HAL_ADC_ConfigChannel+0x3aa>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2103      	movs	r1, #3
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7ff f8b2 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	0e9b      	lsrs	r3, r3, #26
 8003aa4:	f003 021f 	and.w	r2, r3, #31
 8003aa8:	e017      	b.n	8003ada <HAL_ADC_ConfigChannel+0x3da>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2103      	movs	r1, #3
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7ff f8a7 	bl	8002c04 <LL_ADC_GetOffsetChannel>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003abc:	fa93 f3a3 	rbit	r3, r3
 8003ac0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003ac2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ac4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003ac6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003acc:	2320      	movs	r3, #32
 8003ace:	e003      	b.n	8003ad8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003ad0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ad2:	fab3 f383 	clz	r3, r3
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d105      	bne.n	8003af2 <HAL_ADC_ConfigChannel+0x3f2>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	0e9b      	lsrs	r3, r3, #26
 8003aec:	f003 031f 	and.w	r3, r3, #31
 8003af0:	e011      	b.n	8003b16 <HAL_ADC_ConfigChannel+0x416>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003afa:	fa93 f3a3 	rbit	r3, r3
 8003afe:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003b00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b02:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003b04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003b0a:	2320      	movs	r3, #32
 8003b0c:	e003      	b.n	8003b16 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003b0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b10:	fab3 f383 	clz	r3, r3
 8003b14:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d106      	bne.n	8003b28 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	2103      	movs	r1, #3
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7ff f884 	bl	8002c30 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7ff f9f5 	bl	8002f1c <LL_ADC_IsEnabled>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f040 813d 	bne.w	8003db4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6818      	ldr	r0, [r3, #0]
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	6819      	ldr	r1, [r3, #0]
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	461a      	mov	r2, r3
 8003b48:	f7ff f940 	bl	8002dcc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	4aa2      	ldr	r2, [pc, #648]	@ (8003ddc <HAL_ADC_ConfigChannel+0x6dc>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	f040 812e 	bne.w	8003db4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d10b      	bne.n	8003b80 <HAL_ADC_ConfigChannel+0x480>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	0e9b      	lsrs	r3, r3, #26
 8003b6e:	3301      	adds	r3, #1
 8003b70:	f003 031f 	and.w	r3, r3, #31
 8003b74:	2b09      	cmp	r3, #9
 8003b76:	bf94      	ite	ls
 8003b78:	2301      	movls	r3, #1
 8003b7a:	2300      	movhi	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	e019      	b.n	8003bb4 <HAL_ADC_ConfigChannel+0x4b4>
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b88:	fa93 f3a3 	rbit	r3, r3
 8003b8c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003b8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b90:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003b92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d101      	bne.n	8003b9c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003b98:	2320      	movs	r3, #32
 8003b9a:	e003      	b.n	8003ba4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003b9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b9e:	fab3 f383 	clz	r3, r3
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	f003 031f 	and.w	r3, r3, #31
 8003baa:	2b09      	cmp	r3, #9
 8003bac:	bf94      	ite	ls
 8003bae:	2301      	movls	r3, #1
 8003bb0:	2300      	movhi	r3, #0
 8003bb2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d079      	beq.n	8003cac <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d107      	bne.n	8003bd4 <HAL_ADC_ConfigChannel+0x4d4>
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	0e9b      	lsrs	r3, r3, #26
 8003bca:	3301      	adds	r3, #1
 8003bcc:	069b      	lsls	r3, r3, #26
 8003bce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bd2:	e015      	b.n	8003c00 <HAL_ADC_ConfigChannel+0x500>
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bdc:	fa93 f3a3 	rbit	r3, r3
 8003be0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003be2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003be4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003be6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003bec:	2320      	movs	r3, #32
 8003bee:	e003      	b.n	8003bf8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003bf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bf2:	fab3 f383 	clz	r3, r3
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	069b      	lsls	r3, r3, #26
 8003bfc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d109      	bne.n	8003c20 <HAL_ADC_ConfigChannel+0x520>
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	0e9b      	lsrs	r3, r3, #26
 8003c12:	3301      	adds	r3, #1
 8003c14:	f003 031f 	and.w	r3, r3, #31
 8003c18:	2101      	movs	r1, #1
 8003c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c1e:	e017      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x550>
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c28:	fa93 f3a3 	rbit	r3, r3
 8003c2c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003c2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c30:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003c32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d101      	bne.n	8003c3c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003c38:	2320      	movs	r3, #32
 8003c3a:	e003      	b.n	8003c44 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003c3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c3e:	fab3 f383 	clz	r3, r3
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	3301      	adds	r3, #1
 8003c46:	f003 031f 	and.w	r3, r3, #31
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c50:	ea42 0103 	orr.w	r1, r2, r3
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d10a      	bne.n	8003c76 <HAL_ADC_ConfigChannel+0x576>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	0e9b      	lsrs	r3, r3, #26
 8003c66:	3301      	adds	r3, #1
 8003c68:	f003 021f 	and.w	r2, r3, #31
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	4413      	add	r3, r2
 8003c72:	051b      	lsls	r3, r3, #20
 8003c74:	e018      	b.n	8003ca8 <HAL_ADC_ConfigChannel+0x5a8>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c7e:	fa93 f3a3 	rbit	r3, r3
 8003c82:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003c88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003c8e:	2320      	movs	r3, #32
 8003c90:	e003      	b.n	8003c9a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c94:	fab3 f383 	clz	r3, r3
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	f003 021f 	and.w	r2, r3, #31
 8003ca0:	4613      	mov	r3, r2
 8003ca2:	005b      	lsls	r3, r3, #1
 8003ca4:	4413      	add	r3, r2
 8003ca6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ca8:	430b      	orrs	r3, r1
 8003caa:	e07e      	b.n	8003daa <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d107      	bne.n	8003cc8 <HAL_ADC_ConfigChannel+0x5c8>
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	0e9b      	lsrs	r3, r3, #26
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	069b      	lsls	r3, r3, #26
 8003cc2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003cc6:	e015      	b.n	8003cf4 <HAL_ADC_ConfigChannel+0x5f4>
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cd0:	fa93 f3a3 	rbit	r3, r3
 8003cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cd8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003ce0:	2320      	movs	r3, #32
 8003ce2:	e003      	b.n	8003cec <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce6:	fab3 f383 	clz	r3, r3
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	3301      	adds	r3, #1
 8003cee:	069b      	lsls	r3, r3, #26
 8003cf0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d109      	bne.n	8003d14 <HAL_ADC_ConfigChannel+0x614>
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	0e9b      	lsrs	r3, r3, #26
 8003d06:	3301      	adds	r3, #1
 8003d08:	f003 031f 	and.w	r3, r3, #31
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d12:	e017      	b.n	8003d44 <HAL_ADC_ConfigChannel+0x644>
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1a:	6a3b      	ldr	r3, [r7, #32]
 8003d1c:	fa93 f3a3 	rbit	r3, r3
 8003d20:	61fb      	str	r3, [r7, #28]
  return result;
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003d2c:	2320      	movs	r3, #32
 8003d2e:	e003      	b.n	8003d38 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d32:	fab3 f383 	clz	r3, r3
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	3301      	adds	r3, #1
 8003d3a:	f003 031f 	and.w	r3, r3, #31
 8003d3e:	2101      	movs	r1, #1
 8003d40:	fa01 f303 	lsl.w	r3, r1, r3
 8003d44:	ea42 0103 	orr.w	r1, r2, r3
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10d      	bne.n	8003d70 <HAL_ADC_ConfigChannel+0x670>
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	0e9b      	lsrs	r3, r3, #26
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	f003 021f 	and.w	r2, r3, #31
 8003d60:	4613      	mov	r3, r2
 8003d62:	005b      	lsls	r3, r3, #1
 8003d64:	4413      	add	r3, r2
 8003d66:	3b1e      	subs	r3, #30
 8003d68:	051b      	lsls	r3, r3, #20
 8003d6a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003d6e:	e01b      	b.n	8003da8 <HAL_ADC_ConfigChannel+0x6a8>
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	fa93 f3a3 	rbit	r3, r3
 8003d7c:	613b      	str	r3, [r7, #16]
  return result;
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003d88:	2320      	movs	r3, #32
 8003d8a:	e003      	b.n	8003d94 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	fab3 f383 	clz	r3, r3
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	3301      	adds	r3, #1
 8003d96:	f003 021f 	and.w	r2, r3, #31
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	005b      	lsls	r3, r3, #1
 8003d9e:	4413      	add	r3, r2
 8003da0:	3b1e      	subs	r3, #30
 8003da2:	051b      	lsls	r3, r3, #20
 8003da4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003da8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003dae:	4619      	mov	r1, r3
 8003db0:	f7fe ffe1 	bl	8002d76 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	4b09      	ldr	r3, [pc, #36]	@ (8003de0 <HAL_ADC_ConfigChannel+0x6e0>)
 8003dba:	4013      	ands	r3, r2
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 80be 	beq.w	8003f3e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003dca:	d004      	beq.n	8003dd6 <HAL_ADC_ConfigChannel+0x6d6>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a04      	ldr	r2, [pc, #16]	@ (8003de4 <HAL_ADC_ConfigChannel+0x6e4>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d10a      	bne.n	8003dec <HAL_ADC_ConfigChannel+0x6ec>
 8003dd6:	4b04      	ldr	r3, [pc, #16]	@ (8003de8 <HAL_ADC_ConfigChannel+0x6e8>)
 8003dd8:	e009      	b.n	8003dee <HAL_ADC_ConfigChannel+0x6ee>
 8003dda:	bf00      	nop
 8003ddc:	407f0000 	.word	0x407f0000
 8003de0:	80080000 	.word	0x80080000
 8003de4:	50000100 	.word	0x50000100
 8003de8:	50000300 	.word	0x50000300
 8003dec:	4b59      	ldr	r3, [pc, #356]	@ (8003f54 <HAL_ADC_ConfigChannel+0x854>)
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fe fed6 	bl	8002ba0 <LL_ADC_GetCommonPathInternalCh>
 8003df4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a56      	ldr	r2, [pc, #344]	@ (8003f58 <HAL_ADC_ConfigChannel+0x858>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d004      	beq.n	8003e0c <HAL_ADC_ConfigChannel+0x70c>
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a55      	ldr	r2, [pc, #340]	@ (8003f5c <HAL_ADC_ConfigChannel+0x85c>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d13a      	bne.n	8003e82 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003e0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d134      	bne.n	8003e82 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e20:	d005      	beq.n	8003e2e <HAL_ADC_ConfigChannel+0x72e>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a4e      	ldr	r2, [pc, #312]	@ (8003f60 <HAL_ADC_ConfigChannel+0x860>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	f040 8085 	bne.w	8003f38 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e36:	d004      	beq.n	8003e42 <HAL_ADC_ConfigChannel+0x742>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a49      	ldr	r2, [pc, #292]	@ (8003f64 <HAL_ADC_ConfigChannel+0x864>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d101      	bne.n	8003e46 <HAL_ADC_ConfigChannel+0x746>
 8003e42:	4a49      	ldr	r2, [pc, #292]	@ (8003f68 <HAL_ADC_ConfigChannel+0x868>)
 8003e44:	e000      	b.n	8003e48 <HAL_ADC_ConfigChannel+0x748>
 8003e46:	4a43      	ldr	r2, [pc, #268]	@ (8003f54 <HAL_ADC_ConfigChannel+0x854>)
 8003e48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e4c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e50:	4619      	mov	r1, r3
 8003e52:	4610      	mov	r0, r2
 8003e54:	f7fe fe91 	bl	8002b7a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e58:	4b44      	ldr	r3, [pc, #272]	@ (8003f6c <HAL_ADC_ConfigChannel+0x86c>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	099b      	lsrs	r3, r3, #6
 8003e5e:	4a44      	ldr	r2, [pc, #272]	@ (8003f70 <HAL_ADC_ConfigChannel+0x870>)
 8003e60:	fba2 2303 	umull	r2, r3, r2, r3
 8003e64:	099b      	lsrs	r3, r3, #6
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	4613      	mov	r3, r2
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	4413      	add	r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003e72:	e002      	b.n	8003e7a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	3b01      	subs	r3, #1
 8003e78:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1f9      	bne.n	8003e74 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e80:	e05a      	b.n	8003f38 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a3b      	ldr	r2, [pc, #236]	@ (8003f74 <HAL_ADC_ConfigChannel+0x874>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d125      	bne.n	8003ed8 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003e8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d11f      	bne.n	8003ed8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a31      	ldr	r2, [pc, #196]	@ (8003f64 <HAL_ADC_ConfigChannel+0x864>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d104      	bne.n	8003eac <HAL_ADC_ConfigChannel+0x7ac>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a34      	ldr	r2, [pc, #208]	@ (8003f78 <HAL_ADC_ConfigChannel+0x878>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d047      	beq.n	8003f3c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003eb4:	d004      	beq.n	8003ec0 <HAL_ADC_ConfigChannel+0x7c0>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a2a      	ldr	r2, [pc, #168]	@ (8003f64 <HAL_ADC_ConfigChannel+0x864>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d101      	bne.n	8003ec4 <HAL_ADC_ConfigChannel+0x7c4>
 8003ec0:	4a29      	ldr	r2, [pc, #164]	@ (8003f68 <HAL_ADC_ConfigChannel+0x868>)
 8003ec2:	e000      	b.n	8003ec6 <HAL_ADC_ConfigChannel+0x7c6>
 8003ec4:	4a23      	ldr	r2, [pc, #140]	@ (8003f54 <HAL_ADC_ConfigChannel+0x854>)
 8003ec6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003eca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ece:	4619      	mov	r1, r3
 8003ed0:	4610      	mov	r0, r2
 8003ed2:	f7fe fe52 	bl	8002b7a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ed6:	e031      	b.n	8003f3c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a27      	ldr	r2, [pc, #156]	@ (8003f7c <HAL_ADC_ConfigChannel+0x87c>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d12d      	bne.n	8003f3e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003ee2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ee6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d127      	bne.n	8003f3e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a1c      	ldr	r2, [pc, #112]	@ (8003f64 <HAL_ADC_ConfigChannel+0x864>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d022      	beq.n	8003f3e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f00:	d004      	beq.n	8003f0c <HAL_ADC_ConfigChannel+0x80c>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a17      	ldr	r2, [pc, #92]	@ (8003f64 <HAL_ADC_ConfigChannel+0x864>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d101      	bne.n	8003f10 <HAL_ADC_ConfigChannel+0x810>
 8003f0c:	4a16      	ldr	r2, [pc, #88]	@ (8003f68 <HAL_ADC_ConfigChannel+0x868>)
 8003f0e:	e000      	b.n	8003f12 <HAL_ADC_ConfigChannel+0x812>
 8003f10:	4a10      	ldr	r2, [pc, #64]	@ (8003f54 <HAL_ADC_ConfigChannel+0x854>)
 8003f12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003f16:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	4610      	mov	r0, r2
 8003f1e:	f7fe fe2c 	bl	8002b7a <LL_ADC_SetCommonPathInternalCh>
 8003f22:	e00c      	b.n	8003f3e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f28:	f043 0220 	orr.w	r2, r3, #32
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003f36:	e002      	b.n	8003f3e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f38:	bf00      	nop
 8003f3a:	e000      	b.n	8003f3e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f3c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f46:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	37d8      	adds	r7, #216	@ 0xd8
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	50000700 	.word	0x50000700
 8003f58:	c3210000 	.word	0xc3210000
 8003f5c:	90c00010 	.word	0x90c00010
 8003f60:	50000600 	.word	0x50000600
 8003f64:	50000100 	.word	0x50000100
 8003f68:	50000300 	.word	0x50000300
 8003f6c:	20000000 	.word	0x20000000
 8003f70:	053e2d63 	.word	0x053e2d63
 8003f74:	c7520000 	.word	0xc7520000
 8003f78:	50000500 	.word	0x50000500
 8003f7c:	cb840000 	.word	0xcb840000

08003f80 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7fe ffc3 	bl	8002f1c <LL_ADC_IsEnabled>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d176      	bne.n	800408a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	689a      	ldr	r2, [r3, #8]
 8003fa2:	4b3c      	ldr	r3, [pc, #240]	@ (8004094 <ADC_Enable+0x114>)
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00d      	beq.n	8003fc6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fae:	f043 0210 	orr.w	r2, r3, #16
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fba:	f043 0201 	orr.w	r2, r3, #1
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e062      	b.n	800408c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7fe ff7e 	bl	8002ecc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fd8:	d004      	beq.n	8003fe4 <ADC_Enable+0x64>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a2e      	ldr	r2, [pc, #184]	@ (8004098 <ADC_Enable+0x118>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d101      	bne.n	8003fe8 <ADC_Enable+0x68>
 8003fe4:	4b2d      	ldr	r3, [pc, #180]	@ (800409c <ADC_Enable+0x11c>)
 8003fe6:	e000      	b.n	8003fea <ADC_Enable+0x6a>
 8003fe8:	4b2d      	ldr	r3, [pc, #180]	@ (80040a0 <ADC_Enable+0x120>)
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7fe fdd8 	bl	8002ba0 <LL_ADC_GetCommonPathInternalCh>
 8003ff0:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003ff2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d013      	beq.n	8004022 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ffa:	4b2a      	ldr	r3, [pc, #168]	@ (80040a4 <ADC_Enable+0x124>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	099b      	lsrs	r3, r3, #6
 8004000:	4a29      	ldr	r2, [pc, #164]	@ (80040a8 <ADC_Enable+0x128>)
 8004002:	fba2 2303 	umull	r2, r3, r2, r3
 8004006:	099b      	lsrs	r3, r3, #6
 8004008:	1c5a      	adds	r2, r3, #1
 800400a:	4613      	mov	r3, r2
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	4413      	add	r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004014:	e002      	b.n	800401c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	3b01      	subs	r3, #1
 800401a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1f9      	bne.n	8004016 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004022:	f7fe fd8b 	bl	8002b3c <HAL_GetTick>
 8004026:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004028:	e028      	b.n	800407c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f7fe ff74 	bl	8002f1c <LL_ADC_IsEnabled>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d104      	bne.n	8004044 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4618      	mov	r0, r3
 8004040:	f7fe ff44 	bl	8002ecc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004044:	f7fe fd7a 	bl	8002b3c <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d914      	bls.n	800407c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0301 	and.w	r3, r3, #1
 800405c:	2b01      	cmp	r3, #1
 800405e:	d00d      	beq.n	800407c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004064:	f043 0210 	orr.w	r2, r3, #16
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004070:	f043 0201 	orr.w	r2, r3, #1
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e007      	b.n	800408c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b01      	cmp	r3, #1
 8004088:	d1cf      	bne.n	800402a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	8000003f 	.word	0x8000003f
 8004098:	50000100 	.word	0x50000100
 800409c:	50000300 	.word	0x50000300
 80040a0:	50000700 	.word	0x50000700
 80040a4:	20000000 	.word	0x20000000
 80040a8:	053e2d63 	.word	0x053e2d63

080040ac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7fe ff42 	bl	8002f42 <LL_ADC_IsDisableOngoing>
 80040be:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7fe ff29 	bl	8002f1c <LL_ADC_IsEnabled>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d047      	beq.n	8004160 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d144      	bne.n	8004160 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f003 030d 	and.w	r3, r3, #13
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d10c      	bne.n	80040fe <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7fe ff03 	bl	8002ef4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2203      	movs	r2, #3
 80040f4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040f6:	f7fe fd21 	bl	8002b3c <HAL_GetTick>
 80040fa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80040fc:	e029      	b.n	8004152 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004102:	f043 0210 	orr.w	r2, r3, #16
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800410e:	f043 0201 	orr.w	r2, r3, #1
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e023      	b.n	8004162 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800411a:	f7fe fd0f 	bl	8002b3c <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	2b02      	cmp	r3, #2
 8004126:	d914      	bls.n	8004152 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00d      	beq.n	8004152 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413a:	f043 0210 	orr.w	r2, r3, #16
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004146:	f043 0201 	orr.w	r2, r3, #1
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e007      	b.n	8004162 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1dc      	bne.n	800411a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b084      	sub	sp, #16
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004176:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800417c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004180:	2b00      	cmp	r3, #0
 8004182:	d14b      	bne.n	800421c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004188:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0308 	and.w	r3, r3, #8
 800419a:	2b00      	cmp	r3, #0
 800419c:	d021      	beq.n	80041e2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7fe fda8 	bl	8002cf8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d032      	beq.n	8004214 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d12b      	bne.n	8004214 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d11f      	bne.n	8004214 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041d8:	f043 0201 	orr.w	r2, r3, #1
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	65da      	str	r2, [r3, #92]	@ 0x5c
 80041e0:	e018      	b.n	8004214 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	f003 0302 	and.w	r3, r3, #2
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d111      	bne.n	8004214 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004200:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d105      	bne.n	8004214 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800420c:	f043 0201 	orr.w	r2, r3, #1
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f7ff fa55 	bl	80036c4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800421a:	e00e      	b.n	800423a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004220:	f003 0310 	and.w	r3, r3, #16
 8004224:	2b00      	cmp	r3, #0
 8004226:	d003      	beq.n	8004230 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f7ff fa5f 	bl	80036ec <HAL_ADC_ErrorCallback>
}
 800422e:	e004      	b.n	800423a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004234:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	4798      	blx	r3
}
 800423a:	bf00      	nop
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b084      	sub	sp, #16
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800424e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f7ff fa41 	bl	80036d8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004256:	bf00      	nop
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b084      	sub	sp, #16
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800426a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004270:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800427c:	f043 0204 	orr.w	r2, r3, #4
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f7ff fa31 	bl	80036ec <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800428a:	bf00      	nop
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <LL_ADC_IsEnabled>:
{
 8004292:	b480      	push	{r7}
 8004294:	b083      	sub	sp, #12
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d101      	bne.n	80042aa <LL_ADC_IsEnabled+0x18>
 80042a6:	2301      	movs	r3, #1
 80042a8:	e000      	b.n	80042ac <LL_ADC_IsEnabled+0x1a>
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <LL_ADC_StartCalibration>:
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80042ca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80042ce:	683a      	ldr	r2, [r7, #0]
 80042d0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80042d4:	4313      	orrs	r3, r2
 80042d6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	609a      	str	r2, [r3, #8]
}
 80042de:	bf00      	nop
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr

080042ea <LL_ADC_IsCalibrationOnGoing>:
{
 80042ea:	b480      	push	{r7}
 80042ec:	b083      	sub	sp, #12
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80042fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042fe:	d101      	bne.n	8004304 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004300:	2301      	movs	r3, #1
 8004302:	e000      	b.n	8004306 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004304:	2300      	movs	r3, #0
}
 8004306:	4618      	mov	r0, r3
 8004308:	370c      	adds	r7, #12
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr

08004312 <LL_ADC_REG_IsConversionOngoing>:
{
 8004312:	b480      	push	{r7}
 8004314:	b083      	sub	sp, #12
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f003 0304 	and.w	r3, r3, #4
 8004322:	2b04      	cmp	r3, #4
 8004324:	d101      	bne.n	800432a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004326:	2301      	movs	r3, #1
 8004328:	e000      	b.n	800432c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800432a:	2300      	movs	r3, #0
}
 800432c:	4618      	mov	r0, r3
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004342:	2300      	movs	r3, #0
 8004344:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800434c:	2b01      	cmp	r3, #1
 800434e:	d101      	bne.n	8004354 <HAL_ADCEx_Calibration_Start+0x1c>
 8004350:	2302      	movs	r3, #2
 8004352:	e04d      	b.n	80043f0 <HAL_ADCEx_Calibration_Start+0xb8>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7ff fea5 	bl	80040ac <ADC_Disable>
 8004362:	4603      	mov	r3, r0
 8004364:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004366:	7bfb      	ldrb	r3, [r7, #15]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d136      	bne.n	80043da <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004370:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004374:	f023 0302 	bic.w	r3, r3, #2
 8004378:	f043 0202 	orr.w	r2, r3, #2
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6839      	ldr	r1, [r7, #0]
 8004386:	4618      	mov	r0, r3
 8004388:	f7ff ff96 	bl	80042b8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800438c:	e014      	b.n	80043b8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	3301      	adds	r3, #1
 8004392:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	4a18      	ldr	r2, [pc, #96]	@ (80043f8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d90d      	bls.n	80043b8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043a0:	f023 0312 	bic.w	r3, r3, #18
 80043a4:	f043 0210 	orr.w	r2, r3, #16
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e01b      	b.n	80043f0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff ff94 	bl	80042ea <LL_ADC_IsCalibrationOnGoing>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1e2      	bne.n	800438e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043cc:	f023 0303 	bic.w	r3, r3, #3
 80043d0:	f043 0201 	orr.w	r2, r3, #1
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80043d8:	e005      	b.n	80043e6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043de:	f043 0210 	orr.w	r2, r3, #16
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80043ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	0004de01 	.word	0x0004de01

080043fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80043fc:	b590      	push	{r4, r7, lr}
 80043fe:	b0a1      	sub	sp, #132	@ 0x84
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004406:	2300      	movs	r3, #0
 8004408:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004412:	2b01      	cmp	r3, #1
 8004414:	d101      	bne.n	800441a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004416:	2302      	movs	r3, #2
 8004418:	e0e7      	b.n	80045ea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004422:	2300      	movs	r3, #0
 8004424:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004426:	2300      	movs	r3, #0
 8004428:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004432:	d102      	bne.n	800443a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004434:	4b6f      	ldr	r3, [pc, #444]	@ (80045f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004436:	60bb      	str	r3, [r7, #8]
 8004438:	e009      	b.n	800444e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a6e      	ldr	r2, [pc, #440]	@ (80045f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d102      	bne.n	800444a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004444:	4b6d      	ldr	r3, [pc, #436]	@ (80045fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004446:	60bb      	str	r3, [r7, #8]
 8004448:	e001      	b.n	800444e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800444a:	2300      	movs	r3, #0
 800444c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10b      	bne.n	800446c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004458:	f043 0220 	orr.w	r2, r3, #32
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e0be      	b.n	80045ea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	4618      	mov	r0, r3
 8004470:	f7ff ff4f 	bl	8004312 <LL_ADC_REG_IsConversionOngoing>
 8004474:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f7ff ff49 	bl	8004312 <LL_ADC_REG_IsConversionOngoing>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	f040 80a0 	bne.w	80045c8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004488:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800448a:	2b00      	cmp	r3, #0
 800448c:	f040 809c 	bne.w	80045c8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004498:	d004      	beq.n	80044a4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a55      	ldr	r2, [pc, #340]	@ (80045f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d101      	bne.n	80044a8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80044a4:	4b56      	ldr	r3, [pc, #344]	@ (8004600 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80044a6:	e000      	b.n	80044aa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80044a8:	4b56      	ldr	r3, [pc, #344]	@ (8004604 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80044aa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d04b      	beq.n	800454c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80044b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	6859      	ldr	r1, [r3, #4]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80044c6:	035b      	lsls	r3, r3, #13
 80044c8:	430b      	orrs	r3, r1
 80044ca:	431a      	orrs	r2, r3
 80044cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044ce:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044d8:	d004      	beq.n	80044e4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a45      	ldr	r2, [pc, #276]	@ (80045f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d10f      	bne.n	8004504 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80044e4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80044e8:	f7ff fed3 	bl	8004292 <LL_ADC_IsEnabled>
 80044ec:	4604      	mov	r4, r0
 80044ee:	4841      	ldr	r0, [pc, #260]	@ (80045f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80044f0:	f7ff fecf 	bl	8004292 <LL_ADC_IsEnabled>
 80044f4:	4603      	mov	r3, r0
 80044f6:	4323      	orrs	r3, r4
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	bf0c      	ite	eq
 80044fc:	2301      	moveq	r3, #1
 80044fe:	2300      	movne	r3, #0
 8004500:	b2db      	uxtb	r3, r3
 8004502:	e012      	b.n	800452a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004504:	483c      	ldr	r0, [pc, #240]	@ (80045f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004506:	f7ff fec4 	bl	8004292 <LL_ADC_IsEnabled>
 800450a:	4604      	mov	r4, r0
 800450c:	483b      	ldr	r0, [pc, #236]	@ (80045fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800450e:	f7ff fec0 	bl	8004292 <LL_ADC_IsEnabled>
 8004512:	4603      	mov	r3, r0
 8004514:	431c      	orrs	r4, r3
 8004516:	483c      	ldr	r0, [pc, #240]	@ (8004608 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004518:	f7ff febb 	bl	8004292 <LL_ADC_IsEnabled>
 800451c:	4603      	mov	r3, r0
 800451e:	4323      	orrs	r3, r4
 8004520:	2b00      	cmp	r3, #0
 8004522:	bf0c      	ite	eq
 8004524:	2301      	moveq	r3, #1
 8004526:	2300      	movne	r3, #0
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d056      	beq.n	80045dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800452e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004536:	f023 030f 	bic.w	r3, r3, #15
 800453a:	683a      	ldr	r2, [r7, #0]
 800453c:	6811      	ldr	r1, [r2, #0]
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	6892      	ldr	r2, [r2, #8]
 8004542:	430a      	orrs	r2, r1
 8004544:	431a      	orrs	r2, r3
 8004546:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004548:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800454a:	e047      	b.n	80045dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800454c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004554:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004556:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004560:	d004      	beq.n	800456c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a23      	ldr	r2, [pc, #140]	@ (80045f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d10f      	bne.n	800458c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800456c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004570:	f7ff fe8f 	bl	8004292 <LL_ADC_IsEnabled>
 8004574:	4604      	mov	r4, r0
 8004576:	481f      	ldr	r0, [pc, #124]	@ (80045f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004578:	f7ff fe8b 	bl	8004292 <LL_ADC_IsEnabled>
 800457c:	4603      	mov	r3, r0
 800457e:	4323      	orrs	r3, r4
 8004580:	2b00      	cmp	r3, #0
 8004582:	bf0c      	ite	eq
 8004584:	2301      	moveq	r3, #1
 8004586:	2300      	movne	r3, #0
 8004588:	b2db      	uxtb	r3, r3
 800458a:	e012      	b.n	80045b2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800458c:	481a      	ldr	r0, [pc, #104]	@ (80045f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800458e:	f7ff fe80 	bl	8004292 <LL_ADC_IsEnabled>
 8004592:	4604      	mov	r4, r0
 8004594:	4819      	ldr	r0, [pc, #100]	@ (80045fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004596:	f7ff fe7c 	bl	8004292 <LL_ADC_IsEnabled>
 800459a:	4603      	mov	r3, r0
 800459c:	431c      	orrs	r4, r3
 800459e:	481a      	ldr	r0, [pc, #104]	@ (8004608 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80045a0:	f7ff fe77 	bl	8004292 <LL_ADC_IsEnabled>
 80045a4:	4603      	mov	r3, r0
 80045a6:	4323      	orrs	r3, r4
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	bf0c      	ite	eq
 80045ac:	2301      	moveq	r3, #1
 80045ae:	2300      	movne	r3, #0
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d012      	beq.n	80045dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80045b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80045be:	f023 030f 	bic.w	r3, r3, #15
 80045c2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80045c4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80045c6:	e009      	b.n	80045dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045cc:	f043 0220 	orr.w	r2, r3, #32
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80045da:	e000      	b.n	80045de <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80045dc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80045e6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3784      	adds	r7, #132	@ 0x84
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd90      	pop	{r4, r7, pc}
 80045f2:	bf00      	nop
 80045f4:	50000100 	.word	0x50000100
 80045f8:	50000400 	.word	0x50000400
 80045fc:	50000500 	.word	0x50000500
 8004600:	50000300 	.word	0x50000300
 8004604:	50000700 	.word	0x50000700
 8004608:	50000600 	.word	0x50000600

0800460c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800461c:	4b0c      	ldr	r3, [pc, #48]	@ (8004650 <__NVIC_SetPriorityGrouping+0x44>)
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004622:	68ba      	ldr	r2, [r7, #8]
 8004624:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004628:	4013      	ands	r3, r2
 800462a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004634:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004638:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800463c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800463e:	4a04      	ldr	r2, [pc, #16]	@ (8004650 <__NVIC_SetPriorityGrouping+0x44>)
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	60d3      	str	r3, [r2, #12]
}
 8004644:	bf00      	nop
 8004646:	3714      	adds	r7, #20
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr
 8004650:	e000ed00 	.word	0xe000ed00

08004654 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004654:	b480      	push	{r7}
 8004656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004658:	4b04      	ldr	r3, [pc, #16]	@ (800466c <__NVIC_GetPriorityGrouping+0x18>)
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	0a1b      	lsrs	r3, r3, #8
 800465e:	f003 0307 	and.w	r3, r3, #7
}
 8004662:	4618      	mov	r0, r3
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	e000ed00 	.word	0xe000ed00

08004670 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
 8004676:	4603      	mov	r3, r0
 8004678:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800467a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800467e:	2b00      	cmp	r3, #0
 8004680:	db0b      	blt.n	800469a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004682:	79fb      	ldrb	r3, [r7, #7]
 8004684:	f003 021f 	and.w	r2, r3, #31
 8004688:	4907      	ldr	r1, [pc, #28]	@ (80046a8 <__NVIC_EnableIRQ+0x38>)
 800468a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800468e:	095b      	lsrs	r3, r3, #5
 8004690:	2001      	movs	r0, #1
 8004692:	fa00 f202 	lsl.w	r2, r0, r2
 8004696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop
 80046a8:	e000e100 	.word	0xe000e100

080046ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	4603      	mov	r3, r0
 80046b4:	6039      	str	r1, [r7, #0]
 80046b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	db0a      	blt.n	80046d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	b2da      	uxtb	r2, r3
 80046c4:	490c      	ldr	r1, [pc, #48]	@ (80046f8 <__NVIC_SetPriority+0x4c>)
 80046c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ca:	0112      	lsls	r2, r2, #4
 80046cc:	b2d2      	uxtb	r2, r2
 80046ce:	440b      	add	r3, r1
 80046d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046d4:	e00a      	b.n	80046ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	b2da      	uxtb	r2, r3
 80046da:	4908      	ldr	r1, [pc, #32]	@ (80046fc <__NVIC_SetPriority+0x50>)
 80046dc:	79fb      	ldrb	r3, [r7, #7]
 80046de:	f003 030f 	and.w	r3, r3, #15
 80046e2:	3b04      	subs	r3, #4
 80046e4:	0112      	lsls	r2, r2, #4
 80046e6:	b2d2      	uxtb	r2, r2
 80046e8:	440b      	add	r3, r1
 80046ea:	761a      	strb	r2, [r3, #24]
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr
 80046f8:	e000e100 	.word	0xe000e100
 80046fc:	e000ed00 	.word	0xe000ed00

08004700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004700:	b480      	push	{r7}
 8004702:	b089      	sub	sp, #36	@ 0x24
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f003 0307 	and.w	r3, r3, #7
 8004712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	f1c3 0307 	rsb	r3, r3, #7
 800471a:	2b04      	cmp	r3, #4
 800471c:	bf28      	it	cs
 800471e:	2304      	movcs	r3, #4
 8004720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	3304      	adds	r3, #4
 8004726:	2b06      	cmp	r3, #6
 8004728:	d902      	bls.n	8004730 <NVIC_EncodePriority+0x30>
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	3b03      	subs	r3, #3
 800472e:	e000      	b.n	8004732 <NVIC_EncodePriority+0x32>
 8004730:	2300      	movs	r3, #0
 8004732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004734:	f04f 32ff 	mov.w	r2, #4294967295
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	fa02 f303 	lsl.w	r3, r2, r3
 800473e:	43da      	mvns	r2, r3
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	401a      	ands	r2, r3
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004748:	f04f 31ff 	mov.w	r1, #4294967295
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	fa01 f303 	lsl.w	r3, r1, r3
 8004752:	43d9      	mvns	r1, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004758:	4313      	orrs	r3, r2
         );
}
 800475a:	4618      	mov	r0, r3
 800475c:	3724      	adds	r7, #36	@ 0x24
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b082      	sub	sp, #8
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7ff ff4c 	bl	800460c <__NVIC_SetPriorityGrouping>
}
 8004774:	bf00      	nop
 8004776:	3708      	adds	r7, #8
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	4603      	mov	r3, r0
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]
 8004788:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800478a:	f7ff ff63 	bl	8004654 <__NVIC_GetPriorityGrouping>
 800478e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	68b9      	ldr	r1, [r7, #8]
 8004794:	6978      	ldr	r0, [r7, #20]
 8004796:	f7ff ffb3 	bl	8004700 <NVIC_EncodePriority>
 800479a:	4602      	mov	r2, r0
 800479c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047a0:	4611      	mov	r1, r2
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7ff ff82 	bl	80046ac <__NVIC_SetPriority>
}
 80047a8:	bf00      	nop
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	4603      	mov	r3, r0
 80047b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047be:	4618      	mov	r0, r3
 80047c0:	f7ff ff56 	bl	8004670 <__NVIC_EnableIRQ>
}
 80047c4:	bf00      	nop
 80047c6:	3708      	adds	r7, #8
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e08d      	b.n	80048fa <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	461a      	mov	r2, r3
 80047e4:	4b47      	ldr	r3, [pc, #284]	@ (8004904 <HAL_DMA_Init+0x138>)
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d80f      	bhi.n	800480a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	461a      	mov	r2, r3
 80047f0:	4b45      	ldr	r3, [pc, #276]	@ (8004908 <HAL_DMA_Init+0x13c>)
 80047f2:	4413      	add	r3, r2
 80047f4:	4a45      	ldr	r2, [pc, #276]	@ (800490c <HAL_DMA_Init+0x140>)
 80047f6:	fba2 2303 	umull	r2, r3, r2, r3
 80047fa:	091b      	lsrs	r3, r3, #4
 80047fc:	009a      	lsls	r2, r3, #2
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a42      	ldr	r2, [pc, #264]	@ (8004910 <HAL_DMA_Init+0x144>)
 8004806:	641a      	str	r2, [r3, #64]	@ 0x40
 8004808:	e00e      	b.n	8004828 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	461a      	mov	r2, r3
 8004810:	4b40      	ldr	r3, [pc, #256]	@ (8004914 <HAL_DMA_Init+0x148>)
 8004812:	4413      	add	r3, r2
 8004814:	4a3d      	ldr	r2, [pc, #244]	@ (800490c <HAL_DMA_Init+0x140>)
 8004816:	fba2 2303 	umull	r2, r3, r2, r3
 800481a:	091b      	lsrs	r3, r3, #4
 800481c:	009a      	lsls	r2, r3, #2
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a3c      	ldr	r2, [pc, #240]	@ (8004918 <HAL_DMA_Init+0x14c>)
 8004826:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2202      	movs	r2, #2
 800482c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800483e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004842:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800484c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004858:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004864:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	4313      	orrs	r3, r2
 8004870:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 fa76 	bl	8004d6c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004888:	d102      	bne.n	8004890 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685a      	ldr	r2, [r3, #4]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004898:	b2d2      	uxtb	r2, r2
 800489a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048a4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d010      	beq.n	80048d0 <HAL_DMA_Init+0x104>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2b04      	cmp	r3, #4
 80048b4:	d80c      	bhi.n	80048d0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 fa96 	bl	8004de8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c0:	2200      	movs	r2, #0
 80048c2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048cc:	605a      	str	r2, [r3, #4]
 80048ce:	e008      	b.n	80048e2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40020407 	.word	0x40020407
 8004908:	bffdfff8 	.word	0xbffdfff8
 800490c:	cccccccd 	.word	0xcccccccd
 8004910:	40020000 	.word	0x40020000
 8004914:	bffdfbf8 	.word	0xbffdfbf8
 8004918:	40020400 	.word	0x40020400

0800491c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b086      	sub	sp, #24
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
 8004928:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800492a:	2300      	movs	r3, #0
 800492c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004934:	2b01      	cmp	r3, #1
 8004936:	d101      	bne.n	800493c <HAL_DMA_Start_IT+0x20>
 8004938:	2302      	movs	r3, #2
 800493a:	e066      	b.n	8004a0a <HAL_DMA_Start_IT+0xee>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b01      	cmp	r3, #1
 800494e:	d155      	bne.n	80049fc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2202      	movs	r2, #2
 8004954:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2200      	movs	r2, #0
 800495c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f022 0201 	bic.w	r2, r2, #1
 800496c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	68b9      	ldr	r1, [r7, #8]
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f000 f9bb 	bl	8004cf0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497e:	2b00      	cmp	r3, #0
 8004980:	d008      	beq.n	8004994 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f042 020e 	orr.w	r2, r2, #14
 8004990:	601a      	str	r2, [r3, #0]
 8004992:	e00f      	b.n	80049b4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 0204 	bic.w	r2, r2, #4
 80049a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 020a 	orr.w	r2, r2, #10
 80049b2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d007      	beq.n	80049d2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049d0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d007      	beq.n	80049ea <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049e8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f042 0201 	orr.w	r2, r2, #1
 80049f8:	601a      	str	r2, [r3, #0]
 80049fa:	e005      	b.n	8004a08 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004a04:	2302      	movs	r3, #2
 8004a06:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004a08:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3718      	adds	r7, #24
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a12:	b480      	push	{r7}
 8004a14:	b085      	sub	sp, #20
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d005      	beq.n	8004a36 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2204      	movs	r2, #4
 8004a2e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	73fb      	strb	r3, [r7, #15]
 8004a34:	e037      	b.n	8004aa6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f022 020e 	bic.w	r2, r2, #14
 8004a44:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a54:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f022 0201 	bic.w	r2, r2, #1
 8004a64:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6a:	f003 021f 	and.w	r2, r3, #31
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a72:	2101      	movs	r1, #1
 8004a74:	fa01 f202 	lsl.w	r2, r1, r2
 8004a78:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004a82:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00c      	beq.n	8004aa6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a9a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004aa4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3714      	adds	r7, #20
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004acc:	2300      	movs	r3, #0
 8004ace:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d00d      	beq.n	8004af8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2204      	movs	r2, #4
 8004ae0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	73fb      	strb	r3, [r7, #15]
 8004af6:	e047      	b.n	8004b88 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f022 020e 	bic.w	r2, r2, #14
 8004b06:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f022 0201 	bic.w	r2, r2, #1
 8004b16:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b22:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b2c:	f003 021f 	and.w	r2, r3, #31
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b34:	2101      	movs	r1, #1
 8004b36:	fa01 f202 	lsl.w	r2, r1, r2
 8004b3a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b44:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00c      	beq.n	8004b68 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b5c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004b66:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d003      	beq.n	8004b88 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	4798      	blx	r3
    }
  }
  return status;
 8004b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3710      	adds	r7, #16
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}

08004b92 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b92:	b580      	push	{r7, lr}
 8004b94:	b084      	sub	sp, #16
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bae:	f003 031f 	and.w	r3, r3, #31
 8004bb2:	2204      	movs	r2, #4
 8004bb4:	409a      	lsls	r2, r3
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d026      	beq.n	8004c0c <HAL_DMA_IRQHandler+0x7a>
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d021      	beq.n	8004c0c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0320 	and.w	r3, r3, #32
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d107      	bne.n	8004be6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0204 	bic.w	r2, r2, #4
 8004be4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bea:	f003 021f 	and.w	r2, r3, #31
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf2:	2104      	movs	r1, #4
 8004bf4:	fa01 f202 	lsl.w	r2, r1, r2
 8004bf8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d071      	beq.n	8004ce6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004c0a:	e06c      	b.n	8004ce6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c10:	f003 031f 	and.w	r3, r3, #31
 8004c14:	2202      	movs	r2, #2
 8004c16:	409a      	lsls	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d02e      	beq.n	8004c7e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d029      	beq.n	8004c7e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0320 	and.w	r3, r3, #32
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10b      	bne.n	8004c50 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f022 020a 	bic.w	r2, r2, #10
 8004c46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c54:	f003 021f 	and.w	r2, r3, #31
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5c:	2102      	movs	r1, #2
 8004c5e:	fa01 f202 	lsl.w	r2, r1, r2
 8004c62:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d038      	beq.n	8004ce6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004c7c:	e033      	b.n	8004ce6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c82:	f003 031f 	and.w	r3, r3, #31
 8004c86:	2208      	movs	r2, #8
 8004c88:	409a      	lsls	r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d02a      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	f003 0308 	and.w	r3, r3, #8
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d025      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f022 020e 	bic.w	r2, r2, #14
 8004caa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb0:	f003 021f 	and.w	r2, r3, #31
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb8:	2101      	movs	r1, #1
 8004cba:	fa01 f202 	lsl.w	r2, r1, r2
 8004cbe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d004      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004ce6:	bf00      	nop
 8004ce8:	bf00      	nop
}
 8004cea:	3710      	adds	r7, #16
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
 8004cfc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004d06:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d004      	beq.n	8004d1a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004d18:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d1e:	f003 021f 	and.w	r2, r3, #31
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d26:	2101      	movs	r1, #1
 8004d28:	fa01 f202 	lsl.w	r2, r1, r2
 8004d2c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	683a      	ldr	r2, [r7, #0]
 8004d34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	2b10      	cmp	r3, #16
 8004d3c:	d108      	bne.n	8004d50 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004d4e:	e007      	b.n	8004d60 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	60da      	str	r2, [r3, #12]
}
 8004d60:	bf00      	nop
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b087      	sub	sp, #28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	461a      	mov	r2, r3
 8004d7a:	4b16      	ldr	r3, [pc, #88]	@ (8004dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d802      	bhi.n	8004d86 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004d80:	4b15      	ldr	r3, [pc, #84]	@ (8004dd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004d82:	617b      	str	r3, [r7, #20]
 8004d84:	e001      	b.n	8004d8a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004d86:	4b15      	ldr	r3, [pc, #84]	@ (8004ddc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004d88:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	3b08      	subs	r3, #8
 8004d96:	4a12      	ldr	r2, [pc, #72]	@ (8004de0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004d98:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9c:	091b      	lsrs	r3, r3, #4
 8004d9e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004da4:	089b      	lsrs	r3, r3, #2
 8004da6:	009a      	lsls	r2, r3, #2
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	4413      	add	r3, r2
 8004dac:	461a      	mov	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a0b      	ldr	r2, [pc, #44]	@ (8004de4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004db6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f003 031f 	and.w	r3, r3, #31
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	409a      	lsls	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004dc6:	bf00      	nop
 8004dc8:	371c      	adds	r7, #28
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	40020407 	.word	0x40020407
 8004dd8:	40020800 	.word	0x40020800
 8004ddc:	40020820 	.word	0x40020820
 8004de0:	cccccccd 	.word	0xcccccccd
 8004de4:	40020880 	.word	0x40020880

08004de8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8004e28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004dfc:	4413      	add	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	461a      	mov	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a08      	ldr	r2, [pc, #32]	@ (8004e2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004e0a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	f003 031f 	and.w	r3, r3, #31
 8004e14:	2201      	movs	r2, #1
 8004e16:	409a      	lsls	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004e1c:	bf00      	nop
 8004e1e:	3714      	adds	r7, #20
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr
 8004e28:	1000823f 	.word	0x1000823f
 8004e2c:	40020940 	.word	0x40020940

08004e30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b087      	sub	sp, #28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004e3e:	e15a      	b.n	80050f6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	2101      	movs	r1, #1
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	fa01 f303 	lsl.w	r3, r1, r3
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	f000 814c 	beq.w	80050f0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f003 0303 	and.w	r3, r3, #3
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d005      	beq.n	8004e70 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d130      	bne.n	8004ed2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	005b      	lsls	r3, r3, #1
 8004e7a:	2203      	movs	r2, #3
 8004e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e80:	43db      	mvns	r3, r3
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	4013      	ands	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	68da      	ldr	r2, [r3, #12]
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	005b      	lsls	r3, r3, #1
 8004e90:	fa02 f303 	lsl.w	r3, r2, r3
 8004e94:	693a      	ldr	r2, [r7, #16]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004eae:	43db      	mvns	r3, r3
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	091b      	lsrs	r3, r3, #4
 8004ebc:	f003 0201 	and.w	r2, r3, #1
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec6:	693a      	ldr	r2, [r7, #16]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	f003 0303 	and.w	r3, r3, #3
 8004eda:	2b03      	cmp	r3, #3
 8004edc:	d017      	beq.n	8004f0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	005b      	lsls	r3, r3, #1
 8004ee8:	2203      	movs	r2, #3
 8004eea:	fa02 f303 	lsl.w	r3, r2, r3
 8004eee:	43db      	mvns	r3, r3
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	689a      	ldr	r2, [r3, #8]
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	005b      	lsls	r3, r3, #1
 8004efe:	fa02 f303 	lsl.w	r3, r2, r3
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f003 0303 	and.w	r3, r3, #3
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d123      	bne.n	8004f62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	08da      	lsrs	r2, r3, #3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	3208      	adds	r2, #8
 8004f22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	f003 0307 	and.w	r3, r3, #7
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	220f      	movs	r2, #15
 8004f32:	fa02 f303 	lsl.w	r3, r2, r3
 8004f36:	43db      	mvns	r3, r3
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	691a      	ldr	r2, [r3, #16]
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f003 0307 	and.w	r3, r3, #7
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	08da      	lsrs	r2, r3, #3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	3208      	adds	r2, #8
 8004f5c:	6939      	ldr	r1, [r7, #16]
 8004f5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	005b      	lsls	r3, r3, #1
 8004f6c:	2203      	movs	r2, #3
 8004f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f72:	43db      	mvns	r3, r3
 8004f74:	693a      	ldr	r2, [r7, #16]
 8004f76:	4013      	ands	r3, r2
 8004f78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	f003 0203 	and.w	r2, r3, #3
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	005b      	lsls	r3, r3, #1
 8004f86:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	f000 80a6 	beq.w	80050f0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004fa4:	4b5b      	ldr	r3, [pc, #364]	@ (8005114 <HAL_GPIO_Init+0x2e4>)
 8004fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fa8:	4a5a      	ldr	r2, [pc, #360]	@ (8005114 <HAL_GPIO_Init+0x2e4>)
 8004faa:	f043 0301 	orr.w	r3, r3, #1
 8004fae:	6613      	str	r3, [r2, #96]	@ 0x60
 8004fb0:	4b58      	ldr	r3, [pc, #352]	@ (8005114 <HAL_GPIO_Init+0x2e4>)
 8004fb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fb4:	f003 0301 	and.w	r3, r3, #1
 8004fb8:	60bb      	str	r3, [r7, #8]
 8004fba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fbc:	4a56      	ldr	r2, [pc, #344]	@ (8005118 <HAL_GPIO_Init+0x2e8>)
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	089b      	lsrs	r3, r3, #2
 8004fc2:	3302      	adds	r3, #2
 8004fc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f003 0303 	and.w	r3, r3, #3
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	220f      	movs	r2, #15
 8004fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd8:	43db      	mvns	r3, r3
 8004fda:	693a      	ldr	r2, [r7, #16]
 8004fdc:	4013      	ands	r3, r2
 8004fde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004fe6:	d01f      	beq.n	8005028 <HAL_GPIO_Init+0x1f8>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a4c      	ldr	r2, [pc, #304]	@ (800511c <HAL_GPIO_Init+0x2ec>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d019      	beq.n	8005024 <HAL_GPIO_Init+0x1f4>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a4b      	ldr	r2, [pc, #300]	@ (8005120 <HAL_GPIO_Init+0x2f0>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d013      	beq.n	8005020 <HAL_GPIO_Init+0x1f0>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	4a4a      	ldr	r2, [pc, #296]	@ (8005124 <HAL_GPIO_Init+0x2f4>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	d00d      	beq.n	800501c <HAL_GPIO_Init+0x1ec>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a49      	ldr	r2, [pc, #292]	@ (8005128 <HAL_GPIO_Init+0x2f8>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d007      	beq.n	8005018 <HAL_GPIO_Init+0x1e8>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a48      	ldr	r2, [pc, #288]	@ (800512c <HAL_GPIO_Init+0x2fc>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d101      	bne.n	8005014 <HAL_GPIO_Init+0x1e4>
 8005010:	2305      	movs	r3, #5
 8005012:	e00a      	b.n	800502a <HAL_GPIO_Init+0x1fa>
 8005014:	2306      	movs	r3, #6
 8005016:	e008      	b.n	800502a <HAL_GPIO_Init+0x1fa>
 8005018:	2304      	movs	r3, #4
 800501a:	e006      	b.n	800502a <HAL_GPIO_Init+0x1fa>
 800501c:	2303      	movs	r3, #3
 800501e:	e004      	b.n	800502a <HAL_GPIO_Init+0x1fa>
 8005020:	2302      	movs	r3, #2
 8005022:	e002      	b.n	800502a <HAL_GPIO_Init+0x1fa>
 8005024:	2301      	movs	r3, #1
 8005026:	e000      	b.n	800502a <HAL_GPIO_Init+0x1fa>
 8005028:	2300      	movs	r3, #0
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	f002 0203 	and.w	r2, r2, #3
 8005030:	0092      	lsls	r2, r2, #2
 8005032:	4093      	lsls	r3, r2
 8005034:	693a      	ldr	r2, [r7, #16]
 8005036:	4313      	orrs	r3, r2
 8005038:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800503a:	4937      	ldr	r1, [pc, #220]	@ (8005118 <HAL_GPIO_Init+0x2e8>)
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	089b      	lsrs	r3, r3, #2
 8005040:	3302      	adds	r3, #2
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005048:	4b39      	ldr	r3, [pc, #228]	@ (8005130 <HAL_GPIO_Init+0x300>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	43db      	mvns	r3, r3
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	4013      	ands	r3, r2
 8005056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005060:	2b00      	cmp	r3, #0
 8005062:	d003      	beq.n	800506c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005064:	693a      	ldr	r2, [r7, #16]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	4313      	orrs	r3, r2
 800506a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800506c:	4a30      	ldr	r2, [pc, #192]	@ (8005130 <HAL_GPIO_Init+0x300>)
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005072:	4b2f      	ldr	r3, [pc, #188]	@ (8005130 <HAL_GPIO_Init+0x300>)
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	43db      	mvns	r3, r3
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	4013      	ands	r3, r2
 8005080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	4313      	orrs	r3, r2
 8005094:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005096:	4a26      	ldr	r2, [pc, #152]	@ (8005130 <HAL_GPIO_Init+0x300>)
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800509c:	4b24      	ldr	r3, [pc, #144]	@ (8005130 <HAL_GPIO_Init+0x300>)
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	43db      	mvns	r3, r3
 80050a6:	693a      	ldr	r2, [r7, #16]
 80050a8:	4013      	ands	r3, r2
 80050aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d003      	beq.n	80050c0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80050b8:	693a      	ldr	r2, [r7, #16]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	4313      	orrs	r3, r2
 80050be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80050c0:	4a1b      	ldr	r2, [pc, #108]	@ (8005130 <HAL_GPIO_Init+0x300>)
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80050c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005130 <HAL_GPIO_Init+0x300>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	43db      	mvns	r3, r3
 80050d0:	693a      	ldr	r2, [r7, #16]
 80050d2:	4013      	ands	r3, r2
 80050d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d003      	beq.n	80050ea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050ea:	4a11      	ldr	r2, [pc, #68]	@ (8005130 <HAL_GPIO_Init+0x300>)
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	3301      	adds	r3, #1
 80050f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	f47f ae9d 	bne.w	8004e40 <HAL_GPIO_Init+0x10>
  }
}
 8005106:	bf00      	nop
 8005108:	bf00      	nop
 800510a:	371c      	adds	r7, #28
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr
 8005114:	40021000 	.word	0x40021000
 8005118:	40010000 	.word	0x40010000
 800511c:	48000400 	.word	0x48000400
 8005120:	48000800 	.word	0x48000800
 8005124:	48000c00 	.word	0x48000c00
 8005128:	48001000 	.word	0x48001000
 800512c:	48001400 	.word	0x48001400
 8005130:	40010400 	.word	0x40010400

08005134 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005134:	b480      	push	{r7}
 8005136:	b083      	sub	sp, #12
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	460b      	mov	r3, r1
 800513e:	807b      	strh	r3, [r7, #2]
 8005140:	4613      	mov	r3, r2
 8005142:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005144:	787b      	ldrb	r3, [r7, #1]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d003      	beq.n	8005152 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800514a:	887a      	ldrh	r2, [r7, #2]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005150:	e002      	b.n	8005158 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005152:	887a      	ldrh	r2, [r7, #2]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005164:	b480      	push	{r7}
 8005166:	b085      	sub	sp, #20
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	460b      	mov	r3, r1
 800516e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005176:	887a      	ldrh	r2, [r7, #2]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	4013      	ands	r3, r2
 800517c:	041a      	lsls	r2, r3, #16
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	43d9      	mvns	r1, r3
 8005182:	887b      	ldrh	r3, [r7, #2]
 8005184:	400b      	ands	r3, r1
 8005186:	431a      	orrs	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	619a      	str	r2, [r3, #24]
}
 800518c:	bf00      	nop
 800518e:	3714      	adds	r7, #20
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	4603      	mov	r3, r0
 80051a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80051a2:	4b08      	ldr	r3, [pc, #32]	@ (80051c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051a4:	695a      	ldr	r2, [r3, #20]
 80051a6:	88fb      	ldrh	r3, [r7, #6]
 80051a8:	4013      	ands	r3, r2
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d006      	beq.n	80051bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80051ae:	4a05      	ldr	r2, [pc, #20]	@ (80051c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80051b0:	88fb      	ldrh	r3, [r7, #6]
 80051b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80051b4:	88fb      	ldrh	r3, [r7, #6]
 80051b6:	4618      	mov	r0, r3
 80051b8:	f000 f806 	bl	80051c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80051bc:	bf00      	nop
 80051be:	3708      	adds	r7, #8
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	40010400 	.word	0x40010400

080051c8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	4603      	mov	r3, r0
 80051d0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80051d2:	bf00      	nop
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
	...

080051e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d141      	bne.n	8005272 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80051ee:	4b4b      	ldr	r3, [pc, #300]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80051f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051fa:	d131      	bne.n	8005260 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80051fc:	4b47      	ldr	r3, [pc, #284]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005202:	4a46      	ldr	r2, [pc, #280]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005204:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005208:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800520c:	4b43      	ldr	r3, [pc, #268]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005214:	4a41      	ldr	r2, [pc, #260]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005216:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800521a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800521c:	4b40      	ldr	r3, [pc, #256]	@ (8005320 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2232      	movs	r2, #50	@ 0x32
 8005222:	fb02 f303 	mul.w	r3, r2, r3
 8005226:	4a3f      	ldr	r2, [pc, #252]	@ (8005324 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005228:	fba2 2303 	umull	r2, r3, r2, r3
 800522c:	0c9b      	lsrs	r3, r3, #18
 800522e:	3301      	adds	r3, #1
 8005230:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005232:	e002      	b.n	800523a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	3b01      	subs	r3, #1
 8005238:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800523a:	4b38      	ldr	r3, [pc, #224]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005242:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005246:	d102      	bne.n	800524e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1f2      	bne.n	8005234 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800524e:	4b33      	ldr	r3, [pc, #204]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005256:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800525a:	d158      	bne.n	800530e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e057      	b.n	8005310 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005260:	4b2e      	ldr	r3, [pc, #184]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005262:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005266:	4a2d      	ldr	r2, [pc, #180]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005268:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800526c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005270:	e04d      	b.n	800530e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005278:	d141      	bne.n	80052fe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800527a:	4b28      	ldr	r3, [pc, #160]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005282:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005286:	d131      	bne.n	80052ec <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005288:	4b24      	ldr	r3, [pc, #144]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800528a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800528e:	4a23      	ldr	r2, [pc, #140]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005290:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005294:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005298:	4b20      	ldr	r3, [pc, #128]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80052a0:	4a1e      	ldr	r2, [pc, #120]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80052a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80052a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005320 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2232      	movs	r2, #50	@ 0x32
 80052ae:	fb02 f303 	mul.w	r3, r2, r3
 80052b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005324 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80052b4:	fba2 2303 	umull	r2, r3, r2, r3
 80052b8:	0c9b      	lsrs	r3, r3, #18
 80052ba:	3301      	adds	r3, #1
 80052bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052be:	e002      	b.n	80052c6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	3b01      	subs	r3, #1
 80052c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052c6:	4b15      	ldr	r3, [pc, #84]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052d2:	d102      	bne.n	80052da <HAL_PWREx_ControlVoltageScaling+0xfa>
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1f2      	bne.n	80052c0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80052da:	4b10      	ldr	r3, [pc, #64]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052e6:	d112      	bne.n	800530e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e011      	b.n	8005310 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80052ec:	4b0b      	ldr	r3, [pc, #44]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052f2:	4a0a      	ldr	r2, [pc, #40]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80052fc:	e007      	b.n	800530e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80052fe:	4b07      	ldr	r3, [pc, #28]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005306:	4a05      	ldr	r2, [pc, #20]	@ (800531c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005308:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800530c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr
 800531c:	40007000 	.word	0x40007000
 8005320:	20000000 	.word	0x20000000
 8005324:	431bde83 	.word	0x431bde83

08005328 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005328:	b480      	push	{r7}
 800532a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800532c:	4b05      	ldr	r3, [pc, #20]	@ (8005344 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	4a04      	ldr	r2, [pc, #16]	@ (8005344 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005332:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005336:	6093      	str	r3, [r2, #8]
}
 8005338:	bf00      	nop
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	40007000 	.word	0x40007000

08005348 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b088      	sub	sp, #32
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d101      	bne.n	800535a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e2fe      	b.n	8005958 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	2b00      	cmp	r3, #0
 8005364:	d075      	beq.n	8005452 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005366:	4b97      	ldr	r3, [pc, #604]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f003 030c 	and.w	r3, r3, #12
 800536e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005370:	4b94      	ldr	r3, [pc, #592]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	f003 0303 	and.w	r3, r3, #3
 8005378:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	2b0c      	cmp	r3, #12
 800537e:	d102      	bne.n	8005386 <HAL_RCC_OscConfig+0x3e>
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	2b03      	cmp	r3, #3
 8005384:	d002      	beq.n	800538c <HAL_RCC_OscConfig+0x44>
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	2b08      	cmp	r3, #8
 800538a:	d10b      	bne.n	80053a4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800538c:	4b8d      	ldr	r3, [pc, #564]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d05b      	beq.n	8005450 <HAL_RCC_OscConfig+0x108>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d157      	bne.n	8005450 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e2d9      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053ac:	d106      	bne.n	80053bc <HAL_RCC_OscConfig+0x74>
 80053ae:	4b85      	ldr	r3, [pc, #532]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a84      	ldr	r2, [pc, #528]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80053b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053b8:	6013      	str	r3, [r2, #0]
 80053ba:	e01d      	b.n	80053f8 <HAL_RCC_OscConfig+0xb0>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053c4:	d10c      	bne.n	80053e0 <HAL_RCC_OscConfig+0x98>
 80053c6:	4b7f      	ldr	r3, [pc, #508]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a7e      	ldr	r2, [pc, #504]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80053cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053d0:	6013      	str	r3, [r2, #0]
 80053d2:	4b7c      	ldr	r3, [pc, #496]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a7b      	ldr	r2, [pc, #492]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80053d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053dc:	6013      	str	r3, [r2, #0]
 80053de:	e00b      	b.n	80053f8 <HAL_RCC_OscConfig+0xb0>
 80053e0:	4b78      	ldr	r3, [pc, #480]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a77      	ldr	r2, [pc, #476]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80053e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053ea:	6013      	str	r3, [r2, #0]
 80053ec:	4b75      	ldr	r3, [pc, #468]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a74      	ldr	r2, [pc, #464]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80053f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d013      	beq.n	8005428 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005400:	f7fd fb9c 	bl	8002b3c <HAL_GetTick>
 8005404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005406:	e008      	b.n	800541a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005408:	f7fd fb98 	bl	8002b3c <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	2b64      	cmp	r3, #100	@ 0x64
 8005414:	d901      	bls.n	800541a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e29e      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800541a:	4b6a      	ldr	r3, [pc, #424]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d0f0      	beq.n	8005408 <HAL_RCC_OscConfig+0xc0>
 8005426:	e014      	b.n	8005452 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005428:	f7fd fb88 	bl	8002b3c <HAL_GetTick>
 800542c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800542e:	e008      	b.n	8005442 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005430:	f7fd fb84 	bl	8002b3c <HAL_GetTick>
 8005434:	4602      	mov	r2, r0
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	1ad3      	subs	r3, r2, r3
 800543a:	2b64      	cmp	r3, #100	@ 0x64
 800543c:	d901      	bls.n	8005442 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e28a      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005442:	4b60      	ldr	r3, [pc, #384]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1f0      	bne.n	8005430 <HAL_RCC_OscConfig+0xe8>
 800544e:	e000      	b.n	8005452 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005450:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d075      	beq.n	800554a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800545e:	4b59      	ldr	r3, [pc, #356]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f003 030c 	and.w	r3, r3, #12
 8005466:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005468:	4b56      	ldr	r3, [pc, #344]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f003 0303 	and.w	r3, r3, #3
 8005470:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	2b0c      	cmp	r3, #12
 8005476:	d102      	bne.n	800547e <HAL_RCC_OscConfig+0x136>
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2b02      	cmp	r3, #2
 800547c:	d002      	beq.n	8005484 <HAL_RCC_OscConfig+0x13c>
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	2b04      	cmp	r3, #4
 8005482:	d11f      	bne.n	80054c4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005484:	4b4f      	ldr	r3, [pc, #316]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800548c:	2b00      	cmp	r3, #0
 800548e:	d005      	beq.n	800549c <HAL_RCC_OscConfig+0x154>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d101      	bne.n	800549c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e25d      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800549c:	4b49      	ldr	r3, [pc, #292]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	691b      	ldr	r3, [r3, #16]
 80054a8:	061b      	lsls	r3, r3, #24
 80054aa:	4946      	ldr	r1, [pc, #280]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80054b0:	4b45      	ldr	r3, [pc, #276]	@ (80055c8 <HAL_RCC_OscConfig+0x280>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7fc f855 	bl	8001564 <HAL_InitTick>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d043      	beq.n	8005548 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e249      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d023      	beq.n	8005514 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054cc:	4b3d      	ldr	r3, [pc, #244]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a3c      	ldr	r2, [pc, #240]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80054d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d8:	f7fd fb30 	bl	8002b3c <HAL_GetTick>
 80054dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054de:	e008      	b.n	80054f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054e0:	f7fd fb2c 	bl	8002b3c <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d901      	bls.n	80054f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e232      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054f2:	4b34      	ldr	r3, [pc, #208]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d0f0      	beq.n	80054e0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054fe:	4b31      	ldr	r3, [pc, #196]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	061b      	lsls	r3, r3, #24
 800550c:	492d      	ldr	r1, [pc, #180]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 800550e:	4313      	orrs	r3, r2
 8005510:	604b      	str	r3, [r1, #4]
 8005512:	e01a      	b.n	800554a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005514:	4b2b      	ldr	r3, [pc, #172]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a2a      	ldr	r2, [pc, #168]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 800551a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800551e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005520:	f7fd fb0c 	bl	8002b3c <HAL_GetTick>
 8005524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005526:	e008      	b.n	800553a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005528:	f7fd fb08 	bl	8002b3c <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	2b02      	cmp	r3, #2
 8005534:	d901      	bls.n	800553a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	e20e      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800553a:	4b22      	ldr	r3, [pc, #136]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1f0      	bne.n	8005528 <HAL_RCC_OscConfig+0x1e0>
 8005546:	e000      	b.n	800554a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005548:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f003 0308 	and.w	r3, r3, #8
 8005552:	2b00      	cmp	r3, #0
 8005554:	d041      	beq.n	80055da <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d01c      	beq.n	8005598 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800555e:	4b19      	ldr	r3, [pc, #100]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 8005560:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005564:	4a17      	ldr	r2, [pc, #92]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 8005566:	f043 0301 	orr.w	r3, r3, #1
 800556a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800556e:	f7fd fae5 	bl	8002b3c <HAL_GetTick>
 8005572:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005574:	e008      	b.n	8005588 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005576:	f7fd fae1 	bl	8002b3c <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	2b02      	cmp	r3, #2
 8005582:	d901      	bls.n	8005588 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e1e7      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005588:	4b0e      	ldr	r3, [pc, #56]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 800558a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800558e:	f003 0302 	and.w	r3, r3, #2
 8005592:	2b00      	cmp	r3, #0
 8005594:	d0ef      	beq.n	8005576 <HAL_RCC_OscConfig+0x22e>
 8005596:	e020      	b.n	80055da <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005598:	4b0a      	ldr	r3, [pc, #40]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 800559a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800559e:	4a09      	ldr	r2, [pc, #36]	@ (80055c4 <HAL_RCC_OscConfig+0x27c>)
 80055a0:	f023 0301 	bic.w	r3, r3, #1
 80055a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a8:	f7fd fac8 	bl	8002b3c <HAL_GetTick>
 80055ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055ae:	e00d      	b.n	80055cc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055b0:	f7fd fac4 	bl	8002b3c <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d906      	bls.n	80055cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e1ca      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
 80055c2:	bf00      	nop
 80055c4:	40021000 	.word	0x40021000
 80055c8:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055cc:	4b8c      	ldr	r3, [pc, #560]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80055ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d1ea      	bne.n	80055b0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0304 	and.w	r3, r3, #4
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f000 80a6 	beq.w	8005734 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055e8:	2300      	movs	r3, #0
 80055ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80055ec:	4b84      	ldr	r3, [pc, #528]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80055ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d101      	bne.n	80055fc <HAL_RCC_OscConfig+0x2b4>
 80055f8:	2301      	movs	r3, #1
 80055fa:	e000      	b.n	80055fe <HAL_RCC_OscConfig+0x2b6>
 80055fc:	2300      	movs	r3, #0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d00d      	beq.n	800561e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005602:	4b7f      	ldr	r3, [pc, #508]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005606:	4a7e      	ldr	r2, [pc, #504]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005608:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800560c:	6593      	str	r3, [r2, #88]	@ 0x58
 800560e:	4b7c      	ldr	r3, [pc, #496]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800561a:	2301      	movs	r3, #1
 800561c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800561e:	4b79      	ldr	r3, [pc, #484]	@ (8005804 <HAL_RCC_OscConfig+0x4bc>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005626:	2b00      	cmp	r3, #0
 8005628:	d118      	bne.n	800565c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800562a:	4b76      	ldr	r3, [pc, #472]	@ (8005804 <HAL_RCC_OscConfig+0x4bc>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a75      	ldr	r2, [pc, #468]	@ (8005804 <HAL_RCC_OscConfig+0x4bc>)
 8005630:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005634:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005636:	f7fd fa81 	bl	8002b3c <HAL_GetTick>
 800563a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800563c:	e008      	b.n	8005650 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800563e:	f7fd fa7d 	bl	8002b3c <HAL_GetTick>
 8005642:	4602      	mov	r2, r0
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	2b02      	cmp	r3, #2
 800564a:	d901      	bls.n	8005650 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e183      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005650:	4b6c      	ldr	r3, [pc, #432]	@ (8005804 <HAL_RCC_OscConfig+0x4bc>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005658:	2b00      	cmp	r3, #0
 800565a:	d0f0      	beq.n	800563e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d108      	bne.n	8005676 <HAL_RCC_OscConfig+0x32e>
 8005664:	4b66      	ldr	r3, [pc, #408]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800566a:	4a65      	ldr	r2, [pc, #404]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 800566c:	f043 0301 	orr.w	r3, r3, #1
 8005670:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005674:	e024      	b.n	80056c0 <HAL_RCC_OscConfig+0x378>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	2b05      	cmp	r3, #5
 800567c:	d110      	bne.n	80056a0 <HAL_RCC_OscConfig+0x358>
 800567e:	4b60      	ldr	r3, [pc, #384]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005680:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005684:	4a5e      	ldr	r2, [pc, #376]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005686:	f043 0304 	orr.w	r3, r3, #4
 800568a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800568e:	4b5c      	ldr	r3, [pc, #368]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005694:	4a5a      	ldr	r2, [pc, #360]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005696:	f043 0301 	orr.w	r3, r3, #1
 800569a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800569e:	e00f      	b.n	80056c0 <HAL_RCC_OscConfig+0x378>
 80056a0:	4b57      	ldr	r3, [pc, #348]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80056a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056a6:	4a56      	ldr	r2, [pc, #344]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80056a8:	f023 0301 	bic.w	r3, r3, #1
 80056ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80056b0:	4b53      	ldr	r3, [pc, #332]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80056b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056b6:	4a52      	ldr	r2, [pc, #328]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80056b8:	f023 0304 	bic.w	r3, r3, #4
 80056bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d016      	beq.n	80056f6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056c8:	f7fd fa38 	bl	8002b3c <HAL_GetTick>
 80056cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056ce:	e00a      	b.n	80056e6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056d0:	f7fd fa34 	bl	8002b3c <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056de:	4293      	cmp	r3, r2
 80056e0:	d901      	bls.n	80056e6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80056e2:	2303      	movs	r3, #3
 80056e4:	e138      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056e6:	4b46      	ldr	r3, [pc, #280]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80056e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056ec:	f003 0302 	and.w	r3, r3, #2
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d0ed      	beq.n	80056d0 <HAL_RCC_OscConfig+0x388>
 80056f4:	e015      	b.n	8005722 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056f6:	f7fd fa21 	bl	8002b3c <HAL_GetTick>
 80056fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056fc:	e00a      	b.n	8005714 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056fe:	f7fd fa1d 	bl	8002b3c <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	f241 3288 	movw	r2, #5000	@ 0x1388
 800570c:	4293      	cmp	r3, r2
 800570e:	d901      	bls.n	8005714 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	e121      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005714:	4b3a      	ldr	r3, [pc, #232]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1ed      	bne.n	80056fe <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005722:	7ffb      	ldrb	r3, [r7, #31]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d105      	bne.n	8005734 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005728:	4b35      	ldr	r3, [pc, #212]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 800572a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800572c:	4a34      	ldr	r2, [pc, #208]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 800572e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005732:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0320 	and.w	r3, r3, #32
 800573c:	2b00      	cmp	r3, #0
 800573e:	d03c      	beq.n	80057ba <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d01c      	beq.n	8005782 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005748:	4b2d      	ldr	r3, [pc, #180]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 800574a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800574e:	4a2c      	ldr	r2, [pc, #176]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005750:	f043 0301 	orr.w	r3, r3, #1
 8005754:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005758:	f7fd f9f0 	bl	8002b3c <HAL_GetTick>
 800575c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800575e:	e008      	b.n	8005772 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005760:	f7fd f9ec 	bl	8002b3c <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	2b02      	cmp	r3, #2
 800576c:	d901      	bls.n	8005772 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e0f2      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005772:	4b23      	ldr	r3, [pc, #140]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005774:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005778:	f003 0302 	and.w	r3, r3, #2
 800577c:	2b00      	cmp	r3, #0
 800577e:	d0ef      	beq.n	8005760 <HAL_RCC_OscConfig+0x418>
 8005780:	e01b      	b.n	80057ba <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005782:	4b1f      	ldr	r3, [pc, #124]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 8005784:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005788:	4a1d      	ldr	r2, [pc, #116]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 800578a:	f023 0301 	bic.w	r3, r3, #1
 800578e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005792:	f7fd f9d3 	bl	8002b3c <HAL_GetTick>
 8005796:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005798:	e008      	b.n	80057ac <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800579a:	f7fd f9cf 	bl	8002b3c <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d901      	bls.n	80057ac <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e0d5      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80057ac:	4b14      	ldr	r3, [pc, #80]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80057ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1ef      	bne.n	800579a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	f000 80c9 	beq.w	8005956 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80057c4:	4b0e      	ldr	r3, [pc, #56]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f003 030c 	and.w	r3, r3, #12
 80057cc:	2b0c      	cmp	r3, #12
 80057ce:	f000 8083 	beq.w	80058d8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d15e      	bne.n	8005898 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057da:	4b09      	ldr	r3, [pc, #36]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a08      	ldr	r2, [pc, #32]	@ (8005800 <HAL_RCC_OscConfig+0x4b8>)
 80057e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057e6:	f7fd f9a9 	bl	8002b3c <HAL_GetTick>
 80057ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057ec:	e00c      	b.n	8005808 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057ee:	f7fd f9a5 	bl	8002b3c <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d905      	bls.n	8005808 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	e0ab      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
 8005800:	40021000 	.word	0x40021000
 8005804:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005808:	4b55      	ldr	r3, [pc, #340]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1ec      	bne.n	80057ee <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005814:	4b52      	ldr	r3, [pc, #328]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 8005816:	68da      	ldr	r2, [r3, #12]
 8005818:	4b52      	ldr	r3, [pc, #328]	@ (8005964 <HAL_RCC_OscConfig+0x61c>)
 800581a:	4013      	ands	r3, r2
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	6a11      	ldr	r1, [r2, #32]
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005824:	3a01      	subs	r2, #1
 8005826:	0112      	lsls	r2, r2, #4
 8005828:	4311      	orrs	r1, r2
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800582e:	0212      	lsls	r2, r2, #8
 8005830:	4311      	orrs	r1, r2
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005836:	0852      	lsrs	r2, r2, #1
 8005838:	3a01      	subs	r2, #1
 800583a:	0552      	lsls	r2, r2, #21
 800583c:	4311      	orrs	r1, r2
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005842:	0852      	lsrs	r2, r2, #1
 8005844:	3a01      	subs	r2, #1
 8005846:	0652      	lsls	r2, r2, #25
 8005848:	4311      	orrs	r1, r2
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800584e:	06d2      	lsls	r2, r2, #27
 8005850:	430a      	orrs	r2, r1
 8005852:	4943      	ldr	r1, [pc, #268]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 8005854:	4313      	orrs	r3, r2
 8005856:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005858:	4b41      	ldr	r3, [pc, #260]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a40      	ldr	r2, [pc, #256]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 800585e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005862:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005864:	4b3e      	ldr	r3, [pc, #248]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	4a3d      	ldr	r2, [pc, #244]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 800586a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800586e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005870:	f7fd f964 	bl	8002b3c <HAL_GetTick>
 8005874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005876:	e008      	b.n	800588a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005878:	f7fd f960 	bl	8002b3c <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d901      	bls.n	800588a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e066      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800588a:	4b35      	ldr	r3, [pc, #212]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d0f0      	beq.n	8005878 <HAL_RCC_OscConfig+0x530>
 8005896:	e05e      	b.n	8005956 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005898:	4b31      	ldr	r3, [pc, #196]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a30      	ldr	r2, [pc, #192]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 800589e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a4:	f7fd f94a 	bl	8002b3c <HAL_GetTick>
 80058a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058aa:	e008      	b.n	80058be <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058ac:	f7fd f946 	bl	8002b3c <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b02      	cmp	r3, #2
 80058b8:	d901      	bls.n	80058be <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e04c      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058be:	4b28      	ldr	r3, [pc, #160]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1f0      	bne.n	80058ac <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80058ca:	4b25      	ldr	r3, [pc, #148]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 80058cc:	68da      	ldr	r2, [r3, #12]
 80058ce:	4924      	ldr	r1, [pc, #144]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 80058d0:	4b25      	ldr	r3, [pc, #148]	@ (8005968 <HAL_RCC_OscConfig+0x620>)
 80058d2:	4013      	ands	r3, r2
 80058d4:	60cb      	str	r3, [r1, #12]
 80058d6:	e03e      	b.n	8005956 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	69db      	ldr	r3, [r3, #28]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d101      	bne.n	80058e4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e039      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80058e4:	4b1e      	ldr	r3, [pc, #120]	@ (8005960 <HAL_RCC_OscConfig+0x618>)
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	f003 0203 	and.w	r2, r3, #3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a1b      	ldr	r3, [r3, #32]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d12c      	bne.n	8005952 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005902:	3b01      	subs	r3, #1
 8005904:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005906:	429a      	cmp	r2, r3
 8005908:	d123      	bne.n	8005952 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005914:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005916:	429a      	cmp	r2, r3
 8005918:	d11b      	bne.n	8005952 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005924:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005926:	429a      	cmp	r2, r3
 8005928:	d113      	bne.n	8005952 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005934:	085b      	lsrs	r3, r3, #1
 8005936:	3b01      	subs	r3, #1
 8005938:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800593a:	429a      	cmp	r2, r3
 800593c:	d109      	bne.n	8005952 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005948:	085b      	lsrs	r3, r3, #1
 800594a:	3b01      	subs	r3, #1
 800594c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800594e:	429a      	cmp	r2, r3
 8005950:	d001      	beq.n	8005956 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e000      	b.n	8005958 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	3720      	adds	r7, #32
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}
 8005960:	40021000 	.word	0x40021000
 8005964:	019f800c 	.word	0x019f800c
 8005968:	feeefffc 	.word	0xfeeefffc

0800596c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005976:	2300      	movs	r3, #0
 8005978:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e11e      	b.n	8005bc2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005984:	4b91      	ldr	r3, [pc, #580]	@ (8005bcc <HAL_RCC_ClockConfig+0x260>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 030f 	and.w	r3, r3, #15
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	429a      	cmp	r2, r3
 8005990:	d910      	bls.n	80059b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005992:	4b8e      	ldr	r3, [pc, #568]	@ (8005bcc <HAL_RCC_ClockConfig+0x260>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f023 020f 	bic.w	r2, r3, #15
 800599a:	498c      	ldr	r1, [pc, #560]	@ (8005bcc <HAL_RCC_ClockConfig+0x260>)
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	4313      	orrs	r3, r2
 80059a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059a2:	4b8a      	ldr	r3, [pc, #552]	@ (8005bcc <HAL_RCC_ClockConfig+0x260>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 030f 	and.w	r3, r3, #15
 80059aa:	683a      	ldr	r2, [r7, #0]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d001      	beq.n	80059b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e106      	b.n	8005bc2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0301 	and.w	r3, r3, #1
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d073      	beq.n	8005aa8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	2b03      	cmp	r3, #3
 80059c6:	d129      	bne.n	8005a1c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059c8:	4b81      	ldr	r3, [pc, #516]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d101      	bne.n	80059d8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e0f4      	b.n	8005bc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80059d8:	f000 f9d0 	bl	8005d7c <RCC_GetSysClockFreqFromPLLSource>
 80059dc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	4a7c      	ldr	r2, [pc, #496]	@ (8005bd4 <HAL_RCC_ClockConfig+0x268>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d93f      	bls.n	8005a66 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80059e6:	4b7a      	ldr	r3, [pc, #488]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d009      	beq.n	8005a06 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d033      	beq.n	8005a66 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d12f      	bne.n	8005a66 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a06:	4b72      	ldr	r3, [pc, #456]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a0e:	4a70      	ldr	r2, [pc, #448]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005a10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a14:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005a16:	2380      	movs	r3, #128	@ 0x80
 8005a18:	617b      	str	r3, [r7, #20]
 8005a1a:	e024      	b.n	8005a66 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d107      	bne.n	8005a34 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a24:	4b6a      	ldr	r3, [pc, #424]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d109      	bne.n	8005a44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e0c6      	b.n	8005bc2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a34:	4b66      	ldr	r3, [pc, #408]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d101      	bne.n	8005a44 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e0be      	b.n	8005bc2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005a44:	f000 f8ce 	bl	8005be4 <HAL_RCC_GetSysClockFreq>
 8005a48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	4a61      	ldr	r2, [pc, #388]	@ (8005bd4 <HAL_RCC_ClockConfig+0x268>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d909      	bls.n	8005a66 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a52:	4b5f      	ldr	r3, [pc, #380]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a5a:	4a5d      	ldr	r2, [pc, #372]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005a5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a60:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005a62:	2380      	movs	r3, #128	@ 0x80
 8005a64:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a66:	4b5a      	ldr	r3, [pc, #360]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f023 0203 	bic.w	r2, r3, #3
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	4957      	ldr	r1, [pc, #348]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005a74:	4313      	orrs	r3, r2
 8005a76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a78:	f7fd f860 	bl	8002b3c <HAL_GetTick>
 8005a7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a7e:	e00a      	b.n	8005a96 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a80:	f7fd f85c 	bl	8002b3c <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e095      	b.n	8005bc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a96:	4b4e      	ldr	r3, [pc, #312]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f003 020c 	and.w	r2, r3, #12
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d1eb      	bne.n	8005a80 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0302 	and.w	r3, r3, #2
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d023      	beq.n	8005afc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0304 	and.w	r3, r3, #4
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d005      	beq.n	8005acc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ac0:	4b43      	ldr	r3, [pc, #268]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	4a42      	ldr	r2, [pc, #264]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005ac6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005aca:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0308 	and.w	r3, r3, #8
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d007      	beq.n	8005ae8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005ad8:	4b3d      	ldr	r3, [pc, #244]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005ae0:	4a3b      	ldr	r2, [pc, #236]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005ae2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005ae6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ae8:	4b39      	ldr	r3, [pc, #228]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	4936      	ldr	r1, [pc, #216]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005af6:	4313      	orrs	r3, r2
 8005af8:	608b      	str	r3, [r1, #8]
 8005afa:	e008      	b.n	8005b0e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	2b80      	cmp	r3, #128	@ 0x80
 8005b00:	d105      	bne.n	8005b0e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005b02:	4b33      	ldr	r3, [pc, #204]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	4a32      	ldr	r2, [pc, #200]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005b08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b0c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b0e:	4b2f      	ldr	r3, [pc, #188]	@ (8005bcc <HAL_RCC_ClockConfig+0x260>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 030f 	and.w	r3, r3, #15
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d21d      	bcs.n	8005b58 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b1c:	4b2b      	ldr	r3, [pc, #172]	@ (8005bcc <HAL_RCC_ClockConfig+0x260>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f023 020f 	bic.w	r2, r3, #15
 8005b24:	4929      	ldr	r1, [pc, #164]	@ (8005bcc <HAL_RCC_ClockConfig+0x260>)
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005b2c:	f7fd f806 	bl	8002b3c <HAL_GetTick>
 8005b30:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b32:	e00a      	b.n	8005b4a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b34:	f7fd f802 	bl	8002b3c <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d901      	bls.n	8005b4a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e03b      	b.n	8005bc2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b4a:	4b20      	ldr	r3, [pc, #128]	@ (8005bcc <HAL_RCC_ClockConfig+0x260>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 030f 	and.w	r3, r3, #15
 8005b52:	683a      	ldr	r2, [r7, #0]
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d1ed      	bne.n	8005b34 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 0304 	and.w	r3, r3, #4
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d008      	beq.n	8005b76 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b64:	4b1a      	ldr	r3, [pc, #104]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	4917      	ldr	r1, [pc, #92]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0308 	and.w	r3, r3, #8
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d009      	beq.n	8005b96 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b82:	4b13      	ldr	r3, [pc, #76]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	00db      	lsls	r3, r3, #3
 8005b90:	490f      	ldr	r1, [pc, #60]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005b96:	f000 f825 	bl	8005be4 <HAL_RCC_GetSysClockFreq>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005bd0 <HAL_RCC_ClockConfig+0x264>)
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	091b      	lsrs	r3, r3, #4
 8005ba2:	f003 030f 	and.w	r3, r3, #15
 8005ba6:	490c      	ldr	r1, [pc, #48]	@ (8005bd8 <HAL_RCC_ClockConfig+0x26c>)
 8005ba8:	5ccb      	ldrb	r3, [r1, r3]
 8005baa:	f003 031f 	and.w	r3, r3, #31
 8005bae:	fa22 f303 	lsr.w	r3, r2, r3
 8005bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8005bdc <HAL_RCC_ClockConfig+0x270>)
 8005bb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8005be0 <HAL_RCC_ClockConfig+0x274>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f7fb fcd2 	bl	8001564 <HAL_InitTick>
 8005bc0:	4603      	mov	r3, r0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3718      	adds	r7, #24
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	40022000 	.word	0x40022000
 8005bd0:	40021000 	.word	0x40021000
 8005bd4:	04c4b400 	.word	0x04c4b400
 8005bd8:	0800b48c 	.word	0x0800b48c
 8005bdc:	20000000 	.word	0x20000000
 8005be0:	20000008 	.word	0x20000008

08005be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005bea:	4b2c      	ldr	r3, [pc, #176]	@ (8005c9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f003 030c 	and.w	r3, r3, #12
 8005bf2:	2b04      	cmp	r3, #4
 8005bf4:	d102      	bne.n	8005bfc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8005ca0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005bf8:	613b      	str	r3, [r7, #16]
 8005bfa:	e047      	b.n	8005c8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005bfc:	4b27      	ldr	r3, [pc, #156]	@ (8005c9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f003 030c 	and.w	r3, r3, #12
 8005c04:	2b08      	cmp	r3, #8
 8005c06:	d102      	bne.n	8005c0e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005c08:	4b26      	ldr	r3, [pc, #152]	@ (8005ca4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c0a:	613b      	str	r3, [r7, #16]
 8005c0c:	e03e      	b.n	8005c8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005c0e:	4b23      	ldr	r3, [pc, #140]	@ (8005c9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f003 030c 	and.w	r3, r3, #12
 8005c16:	2b0c      	cmp	r3, #12
 8005c18:	d136      	bne.n	8005c88 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005c1a:	4b20      	ldr	r3, [pc, #128]	@ (8005c9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	f003 0303 	and.w	r3, r3, #3
 8005c22:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005c24:	4b1d      	ldr	r3, [pc, #116]	@ (8005c9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	091b      	lsrs	r3, r3, #4
 8005c2a:	f003 030f 	and.w	r3, r3, #15
 8005c2e:	3301      	adds	r3, #1
 8005c30:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2b03      	cmp	r3, #3
 8005c36:	d10c      	bne.n	8005c52 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c38:	4a1a      	ldr	r2, [pc, #104]	@ (8005ca4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c40:	4a16      	ldr	r2, [pc, #88]	@ (8005c9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c42:	68d2      	ldr	r2, [r2, #12]
 8005c44:	0a12      	lsrs	r2, r2, #8
 8005c46:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005c4a:	fb02 f303 	mul.w	r3, r2, r3
 8005c4e:	617b      	str	r3, [r7, #20]
      break;
 8005c50:	e00c      	b.n	8005c6c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005c52:	4a13      	ldr	r2, [pc, #76]	@ (8005ca0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c5a:	4a10      	ldr	r2, [pc, #64]	@ (8005c9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c5c:	68d2      	ldr	r2, [r2, #12]
 8005c5e:	0a12      	lsrs	r2, r2, #8
 8005c60:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005c64:	fb02 f303 	mul.w	r3, r2, r3
 8005c68:	617b      	str	r3, [r7, #20]
      break;
 8005c6a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c6e:	68db      	ldr	r3, [r3, #12]
 8005c70:	0e5b      	lsrs	r3, r3, #25
 8005c72:	f003 0303 	and.w	r3, r3, #3
 8005c76:	3301      	adds	r3, #1
 8005c78:	005b      	lsls	r3, r3, #1
 8005c7a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c84:	613b      	str	r3, [r7, #16]
 8005c86:	e001      	b.n	8005c8c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005c8c:	693b      	ldr	r3, [r7, #16]
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	371c      	adds	r7, #28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	40021000 	.word	0x40021000
 8005ca0:	00f42400 	.word	0x00f42400
 8005ca4:	016e3600 	.word	0x016e3600

08005ca8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005cac:	4b03      	ldr	r3, [pc, #12]	@ (8005cbc <HAL_RCC_GetHCLKFreq+0x14>)
 8005cae:	681b      	ldr	r3, [r3, #0]
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	20000000 	.word	0x20000000

08005cc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005cc4:	f7ff fff0 	bl	8005ca8 <HAL_RCC_GetHCLKFreq>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	4b06      	ldr	r3, [pc, #24]	@ (8005ce4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	0a1b      	lsrs	r3, r3, #8
 8005cd0:	f003 0307 	and.w	r3, r3, #7
 8005cd4:	4904      	ldr	r1, [pc, #16]	@ (8005ce8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005cd6:	5ccb      	ldrb	r3, [r1, r3]
 8005cd8:	f003 031f 	and.w	r3, r3, #31
 8005cdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	40021000 	.word	0x40021000
 8005ce8:	0800b49c 	.word	0x0800b49c

08005cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005cf0:	f7ff ffda 	bl	8005ca8 <HAL_RCC_GetHCLKFreq>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	4b06      	ldr	r3, [pc, #24]	@ (8005d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	0adb      	lsrs	r3, r3, #11
 8005cfc:	f003 0307 	and.w	r3, r3, #7
 8005d00:	4904      	ldr	r1, [pc, #16]	@ (8005d14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005d02:	5ccb      	ldrb	r3, [r1, r3]
 8005d04:	f003 031f 	and.w	r3, r3, #31
 8005d08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	bd80      	pop	{r7, pc}
 8005d10:	40021000 	.word	0x40021000
 8005d14:	0800b49c 	.word	0x0800b49c

08005d18 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	220f      	movs	r2, #15
 8005d26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005d28:	4b12      	ldr	r3, [pc, #72]	@ (8005d74 <HAL_RCC_GetClockConfig+0x5c>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f003 0203 	and.w	r2, r3, #3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005d34:	4b0f      	ldr	r3, [pc, #60]	@ (8005d74 <HAL_RCC_GetClockConfig+0x5c>)
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005d40:	4b0c      	ldr	r3, [pc, #48]	@ (8005d74 <HAL_RCC_GetClockConfig+0x5c>)
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005d4c:	4b09      	ldr	r3, [pc, #36]	@ (8005d74 <HAL_RCC_GetClockConfig+0x5c>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	08db      	lsrs	r3, r3, #3
 8005d52:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005d5a:	4b07      	ldr	r3, [pc, #28]	@ (8005d78 <HAL_RCC_GetClockConfig+0x60>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 020f 	and.w	r2, r3, #15
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	601a      	str	r2, [r3, #0]
}
 8005d66:	bf00      	nop
 8005d68:	370c      	adds	r7, #12
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	40021000 	.word	0x40021000
 8005d78:	40022000 	.word	0x40022000

08005d7c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b087      	sub	sp, #28
 8005d80:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d82:	4b1e      	ldr	r3, [pc, #120]	@ (8005dfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d84:	68db      	ldr	r3, [r3, #12]
 8005d86:	f003 0303 	and.w	r3, r3, #3
 8005d8a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8005dfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	091b      	lsrs	r3, r3, #4
 8005d92:	f003 030f 	and.w	r3, r3, #15
 8005d96:	3301      	adds	r3, #1
 8005d98:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	2b03      	cmp	r3, #3
 8005d9e:	d10c      	bne.n	8005dba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005da0:	4a17      	ldr	r2, [pc, #92]	@ (8005e00 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005da8:	4a14      	ldr	r2, [pc, #80]	@ (8005dfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005daa:	68d2      	ldr	r2, [r2, #12]
 8005dac:	0a12      	lsrs	r2, r2, #8
 8005dae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005db2:	fb02 f303 	mul.w	r3, r2, r3
 8005db6:	617b      	str	r3, [r7, #20]
    break;
 8005db8:	e00c      	b.n	8005dd4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005dba:	4a12      	ldr	r2, [pc, #72]	@ (8005e04 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dc2:	4a0e      	ldr	r2, [pc, #56]	@ (8005dfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005dc4:	68d2      	ldr	r2, [r2, #12]
 8005dc6:	0a12      	lsrs	r2, r2, #8
 8005dc8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005dcc:	fb02 f303 	mul.w	r3, r2, r3
 8005dd0:	617b      	str	r3, [r7, #20]
    break;
 8005dd2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005dd4:	4b09      	ldr	r3, [pc, #36]	@ (8005dfc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	0e5b      	lsrs	r3, r3, #25
 8005dda:	f003 0303 	and.w	r3, r3, #3
 8005dde:	3301      	adds	r3, #1
 8005de0:	005b      	lsls	r3, r3, #1
 8005de2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005dee:	687b      	ldr	r3, [r7, #4]
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	371c      	adds	r7, #28
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr
 8005dfc:	40021000 	.word	0x40021000
 8005e00:	016e3600 	.word	0x016e3600
 8005e04:	00f42400 	.word	0x00f42400

08005e08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005e10:	2300      	movs	r3, #0
 8005e12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005e14:	2300      	movs	r3, #0
 8005e16:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	f000 8098 	beq.w	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e26:	2300      	movs	r3, #0
 8005e28:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e2a:	4b43      	ldr	r3, [pc, #268]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d10d      	bne.n	8005e52 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e36:	4b40      	ldr	r3, [pc, #256]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e3a:	4a3f      	ldr	r2, [pc, #252]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e40:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e42:	4b3d      	ldr	r3, [pc, #244]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e4a:	60bb      	str	r3, [r7, #8]
 8005e4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005e52:	4b3a      	ldr	r3, [pc, #232]	@ (8005f3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a39      	ldr	r2, [pc, #228]	@ (8005f3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e5e:	f7fc fe6d 	bl	8002b3c <HAL_GetTick>
 8005e62:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e64:	e009      	b.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e66:	f7fc fe69 	bl	8002b3c <HAL_GetTick>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	2b02      	cmp	r3, #2
 8005e72:	d902      	bls.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005e74:	2303      	movs	r3, #3
 8005e76:	74fb      	strb	r3, [r7, #19]
        break;
 8005e78:	e005      	b.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e7a:	4b30      	ldr	r3, [pc, #192]	@ (8005f3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d0ef      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005e86:	7cfb      	ldrb	r3, [r7, #19]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d159      	bne.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005e8c:	4b2a      	ldr	r3, [pc, #168]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e96:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d01e      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ea2:	697a      	ldr	r2, [r7, #20]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d019      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005ea8:	4b23      	ldr	r3, [pc, #140]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005eb2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005eb4:	4b20      	ldr	r3, [pc, #128]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eba:	4a1f      	ldr	r2, [pc, #124]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ebc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ec0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eca:	4a1b      	ldr	r2, [pc, #108]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ecc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ed0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005ed4:	4a18      	ldr	r2, [pc, #96]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	f003 0301 	and.w	r3, r3, #1
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d016      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ee6:	f7fc fe29 	bl	8002b3c <HAL_GetTick>
 8005eea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005eec:	e00b      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005eee:	f7fc fe25 	bl	8002b3c <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d902      	bls.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005f00:	2303      	movs	r3, #3
 8005f02:	74fb      	strb	r3, [r7, #19]
            break;
 8005f04:	e006      	b.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f06:	4b0c      	ldr	r3, [pc, #48]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f0c:	f003 0302 	and.w	r3, r3, #2
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d0ec      	beq.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005f14:	7cfb      	ldrb	r3, [r7, #19]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10b      	bne.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f1a:	4b07      	ldr	r3, [pc, #28]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f28:	4903      	ldr	r1, [pc, #12]	@ (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005f30:	e008      	b.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005f32:	7cfb      	ldrb	r3, [r7, #19]
 8005f34:	74bb      	strb	r3, [r7, #18]
 8005f36:	e005      	b.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005f38:	40021000 	.word	0x40021000
 8005f3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f40:	7cfb      	ldrb	r3, [r7, #19]
 8005f42:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f44:	7c7b      	ldrb	r3, [r7, #17]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d105      	bne.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f4a:	4ba7      	ldr	r3, [pc, #668]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f4e:	4aa6      	ldr	r2, [pc, #664]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f54:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00a      	beq.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f62:	4ba1      	ldr	r3, [pc, #644]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f68:	f023 0203 	bic.w	r2, r3, #3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	499d      	ldr	r1, [pc, #628]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f72:	4313      	orrs	r3, r2
 8005f74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0302 	and.w	r3, r3, #2
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d00a      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f84:	4b98      	ldr	r3, [pc, #608]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f8a:	f023 020c 	bic.w	r2, r3, #12
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	4995      	ldr	r1, [pc, #596]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f94:	4313      	orrs	r3, r2
 8005f96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0304 	and.w	r3, r3, #4
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00a      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005fa6:	4b90      	ldr	r3, [pc, #576]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	498c      	ldr	r1, [pc, #560]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 0308 	and.w	r3, r3, #8
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00a      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005fc8:	4b87      	ldr	r3, [pc, #540]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	4984      	ldr	r1, [pc, #528]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f003 0310 	and.w	r3, r3, #16
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00a      	beq.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005fea:	4b7f      	ldr	r3, [pc, #508]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ff0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	695b      	ldr	r3, [r3, #20]
 8005ff8:	497b      	ldr	r1, [pc, #492]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0320 	and.w	r3, r3, #32
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00a      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800600c:	4b76      	ldr	r3, [pc, #472]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800600e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006012:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	699b      	ldr	r3, [r3, #24]
 800601a:	4973      	ldr	r1, [pc, #460]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800601c:	4313      	orrs	r3, r2
 800601e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800602e:	4b6e      	ldr	r3, [pc, #440]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006034:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	69db      	ldr	r3, [r3, #28]
 800603c:	496a      	ldr	r1, [pc, #424]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800603e:	4313      	orrs	r3, r2
 8006040:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00a      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006050:	4b65      	ldr	r3, [pc, #404]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006056:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	4962      	ldr	r1, [pc, #392]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006060:	4313      	orrs	r3, r2
 8006062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00a      	beq.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006072:	4b5d      	ldr	r3, [pc, #372]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006078:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006080:	4959      	ldr	r1, [pc, #356]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006082:	4313      	orrs	r3, r2
 8006084:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00a      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006094:	4b54      	ldr	r3, [pc, #336]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006096:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800609a:	f023 0203 	bic.w	r2, r3, #3
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a2:	4951      	ldr	r1, [pc, #324]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060a4:	4313      	orrs	r3, r2
 80060a6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00a      	beq.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80060b6:	4b4c      	ldr	r3, [pc, #304]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060c4:	4948      	ldr	r1, [pc, #288]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d015      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80060d8:	4b43      	ldr	r3, [pc, #268]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060e6:	4940      	ldr	r1, [pc, #256]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060e8:	4313      	orrs	r3, r2
 80060ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060f6:	d105      	bne.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060f8:	4b3b      	ldr	r3, [pc, #236]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	4a3a      	ldr	r2, [pc, #232]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80060fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006102:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800610c:	2b00      	cmp	r3, #0
 800610e:	d015      	beq.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006110:	4b35      	ldr	r3, [pc, #212]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006116:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800611e:	4932      	ldr	r1, [pc, #200]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006120:	4313      	orrs	r3, r2
 8006122:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800612a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800612e:	d105      	bne.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006130:	4b2d      	ldr	r3, [pc, #180]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	4a2c      	ldr	r2, [pc, #176]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006136:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800613a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006144:	2b00      	cmp	r3, #0
 8006146:	d015      	beq.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006148:	4b27      	ldr	r3, [pc, #156]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800614a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800614e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006156:	4924      	ldr	r1, [pc, #144]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006158:	4313      	orrs	r3, r2
 800615a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006162:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006166:	d105      	bne.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006168:	4b1f      	ldr	r3, [pc, #124]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	4a1e      	ldr	r2, [pc, #120]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800616e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006172:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d015      	beq.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006180:	4b19      	ldr	r3, [pc, #100]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006186:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800618e:	4916      	ldr	r1, [pc, #88]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006190:	4313      	orrs	r3, r2
 8006192:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800619a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800619e:	d105      	bne.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061a0:	4b11      	ldr	r3, [pc, #68]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	4a10      	ldr	r2, [pc, #64]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061aa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d019      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80061b8:	4b0b      	ldr	r3, [pc, #44]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c6:	4908      	ldr	r1, [pc, #32]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061c8:	4313      	orrs	r3, r2
 80061ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061d6:	d109      	bne.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061d8:	4b03      	ldr	r3, [pc, #12]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	4a02      	ldr	r2, [pc, #8]	@ (80061e8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061e2:	60d3      	str	r3, [r2, #12]
 80061e4:	e002      	b.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80061e6:	bf00      	nop
 80061e8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d015      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80061f8:	4b29      	ldr	r3, [pc, #164]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80061fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006206:	4926      	ldr	r1, [pc, #152]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006208:	4313      	orrs	r3, r2
 800620a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006212:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006216:	d105      	bne.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006218:	4b21      	ldr	r3, [pc, #132]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	4a20      	ldr	r2, [pc, #128]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800621e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006222:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800622c:	2b00      	cmp	r3, #0
 800622e:	d015      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006230:	4b1b      	ldr	r3, [pc, #108]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006236:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800623e:	4918      	ldr	r1, [pc, #96]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006240:	4313      	orrs	r3, r2
 8006242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800624a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800624e:	d105      	bne.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006250:	4b13      	ldr	r3, [pc, #76]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	4a12      	ldr	r2, [pc, #72]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006256:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800625a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d015      	beq.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006268:	4b0d      	ldr	r3, [pc, #52]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800626a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800626e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006276:	490a      	ldr	r1, [pc, #40]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006278:	4313      	orrs	r3, r2
 800627a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006282:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006286:	d105      	bne.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006288:	4b05      	ldr	r3, [pc, #20]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	4a04      	ldr	r2, [pc, #16]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800628e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006292:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006294:	7cbb      	ldrb	r3, [r7, #18]
}
 8006296:	4618      	mov	r0, r3
 8006298:	3718      	adds	r7, #24
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}
 800629e:	bf00      	nop
 80062a0:	40021000 	.word	0x40021000

080062a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b082      	sub	sp, #8
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d101      	bne.n	80062b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e049      	b.n	800634a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062bc:	b2db      	uxtb	r3, r3
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d106      	bne.n	80062d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f7fb fc32 	bl	8001b34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2202      	movs	r2, #2
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	3304      	adds	r3, #4
 80062e0:	4619      	mov	r1, r3
 80062e2:	4610      	mov	r0, r2
 80062e4:	f001 f8be 	bl	8007464 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	3708      	adds	r7, #8
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
	...

08006354 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b085      	sub	sp, #20
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b01      	cmp	r3, #1
 8006366:	d001      	beq.n	800636c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e054      	b.n	8006416 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2202      	movs	r2, #2
 8006370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68da      	ldr	r2, [r3, #12]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f042 0201 	orr.w	r2, r2, #1
 8006382:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a26      	ldr	r2, [pc, #152]	@ (8006424 <HAL_TIM_Base_Start_IT+0xd0>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d022      	beq.n	80063d4 <HAL_TIM_Base_Start_IT+0x80>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006396:	d01d      	beq.n	80063d4 <HAL_TIM_Base_Start_IT+0x80>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a22      	ldr	r2, [pc, #136]	@ (8006428 <HAL_TIM_Base_Start_IT+0xd4>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d018      	beq.n	80063d4 <HAL_TIM_Base_Start_IT+0x80>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a21      	ldr	r2, [pc, #132]	@ (800642c <HAL_TIM_Base_Start_IT+0xd8>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d013      	beq.n	80063d4 <HAL_TIM_Base_Start_IT+0x80>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a1f      	ldr	r2, [pc, #124]	@ (8006430 <HAL_TIM_Base_Start_IT+0xdc>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d00e      	beq.n	80063d4 <HAL_TIM_Base_Start_IT+0x80>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a1e      	ldr	r2, [pc, #120]	@ (8006434 <HAL_TIM_Base_Start_IT+0xe0>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d009      	beq.n	80063d4 <HAL_TIM_Base_Start_IT+0x80>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006438 <HAL_TIM_Base_Start_IT+0xe4>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d004      	beq.n	80063d4 <HAL_TIM_Base_Start_IT+0x80>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a1b      	ldr	r2, [pc, #108]	@ (800643c <HAL_TIM_Base_Start_IT+0xe8>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d115      	bne.n	8006400 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	689a      	ldr	r2, [r3, #8]
 80063da:	4b19      	ldr	r3, [pc, #100]	@ (8006440 <HAL_TIM_Base_Start_IT+0xec>)
 80063dc:	4013      	ands	r3, r2
 80063de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2b06      	cmp	r3, #6
 80063e4:	d015      	beq.n	8006412 <HAL_TIM_Base_Start_IT+0xbe>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063ec:	d011      	beq.n	8006412 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f042 0201 	orr.w	r2, r2, #1
 80063fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063fe:	e008      	b.n	8006412 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f042 0201 	orr.w	r2, r2, #1
 800640e:	601a      	str	r2, [r3, #0]
 8006410:	e000      	b.n	8006414 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006412:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006414:	2300      	movs	r3, #0
}
 8006416:	4618      	mov	r0, r3
 8006418:	3714      	adds	r7, #20
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	40012c00 	.word	0x40012c00
 8006428:	40000400 	.word	0x40000400
 800642c:	40000800 	.word	0x40000800
 8006430:	40000c00 	.word	0x40000c00
 8006434:	40013400 	.word	0x40013400
 8006438:	40014000 	.word	0x40014000
 800643c:	40015000 	.word	0x40015000
 8006440:	00010007 	.word	0x00010007

08006444 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006444:	b480      	push	{r7}
 8006446:	b083      	sub	sp, #12
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	68da      	ldr	r2, [r3, #12]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f022 0201 	bic.w	r2, r2, #1
 800645a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6a1a      	ldr	r2, [r3, #32]
 8006462:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006466:	4013      	ands	r3, r2
 8006468:	2b00      	cmp	r3, #0
 800646a:	d10f      	bne.n	800648c <HAL_TIM_Base_Stop_IT+0x48>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	6a1a      	ldr	r2, [r3, #32]
 8006472:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006476:	4013      	ands	r3, r2
 8006478:	2b00      	cmp	r3, #0
 800647a:	d107      	bne.n	800648c <HAL_TIM_Base_Stop_IT+0x48>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 0201 	bic.w	r2, r2, #1
 800648a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2201      	movs	r2, #1
 8006490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006494:	2300      	movs	r3, #0
}
 8006496:	4618      	mov	r0, r3
 8006498:	370c      	adds	r7, #12
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr

080064a2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80064a2:	b580      	push	{r7, lr}
 80064a4:	b082      	sub	sp, #8
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d101      	bne.n	80064b4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e049      	b.n	8006548 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d106      	bne.n	80064ce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 f841 	bl	8006550 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2202      	movs	r2, #2
 80064d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	3304      	adds	r3, #4
 80064de:	4619      	mov	r1, r3
 80064e0:	4610      	mov	r0, r2
 80064e2:	f000 ffbf 	bl	8007464 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2201      	movs	r2, #1
 80064f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2201      	movs	r2, #1
 800652a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	3708      	adds	r7, #8
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}

08006550 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006550:	b480      	push	{r7}
 8006552:	b083      	sub	sp, #12
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr

08006564 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d109      	bne.n	8006588 <HAL_TIM_PWM_Start+0x24>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800657a:	b2db      	uxtb	r3, r3
 800657c:	2b01      	cmp	r3, #1
 800657e:	bf14      	ite	ne
 8006580:	2301      	movne	r3, #1
 8006582:	2300      	moveq	r3, #0
 8006584:	b2db      	uxtb	r3, r3
 8006586:	e03c      	b.n	8006602 <HAL_TIM_PWM_Start+0x9e>
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	2b04      	cmp	r3, #4
 800658c:	d109      	bne.n	80065a2 <HAL_TIM_PWM_Start+0x3e>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006594:	b2db      	uxtb	r3, r3
 8006596:	2b01      	cmp	r3, #1
 8006598:	bf14      	ite	ne
 800659a:	2301      	movne	r3, #1
 800659c:	2300      	moveq	r3, #0
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	e02f      	b.n	8006602 <HAL_TIM_PWM_Start+0x9e>
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	2b08      	cmp	r3, #8
 80065a6:	d109      	bne.n	80065bc <HAL_TIM_PWM_Start+0x58>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	bf14      	ite	ne
 80065b4:	2301      	movne	r3, #1
 80065b6:	2300      	moveq	r3, #0
 80065b8:	b2db      	uxtb	r3, r3
 80065ba:	e022      	b.n	8006602 <HAL_TIM_PWM_Start+0x9e>
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	2b0c      	cmp	r3, #12
 80065c0:	d109      	bne.n	80065d6 <HAL_TIM_PWM_Start+0x72>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	bf14      	ite	ne
 80065ce:	2301      	movne	r3, #1
 80065d0:	2300      	moveq	r3, #0
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	e015      	b.n	8006602 <HAL_TIM_PWM_Start+0x9e>
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	2b10      	cmp	r3, #16
 80065da:	d109      	bne.n	80065f0 <HAL_TIM_PWM_Start+0x8c>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	bf14      	ite	ne
 80065e8:	2301      	movne	r3, #1
 80065ea:	2300      	moveq	r3, #0
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	e008      	b.n	8006602 <HAL_TIM_PWM_Start+0x9e>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	bf14      	ite	ne
 80065fc:	2301      	movne	r3, #1
 80065fe:	2300      	moveq	r3, #0
 8006600:	b2db      	uxtb	r3, r3
 8006602:	2b00      	cmp	r3, #0
 8006604:	d001      	beq.n	800660a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e0a6      	b.n	8006758 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d104      	bne.n	800661a <HAL_TIM_PWM_Start+0xb6>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2202      	movs	r2, #2
 8006614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006618:	e023      	b.n	8006662 <HAL_TIM_PWM_Start+0xfe>
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	2b04      	cmp	r3, #4
 800661e:	d104      	bne.n	800662a <HAL_TIM_PWM_Start+0xc6>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2202      	movs	r2, #2
 8006624:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006628:	e01b      	b.n	8006662 <HAL_TIM_PWM_Start+0xfe>
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	2b08      	cmp	r3, #8
 800662e:	d104      	bne.n	800663a <HAL_TIM_PWM_Start+0xd6>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2202      	movs	r2, #2
 8006634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006638:	e013      	b.n	8006662 <HAL_TIM_PWM_Start+0xfe>
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	2b0c      	cmp	r3, #12
 800663e:	d104      	bne.n	800664a <HAL_TIM_PWM_Start+0xe6>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2202      	movs	r2, #2
 8006644:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006648:	e00b      	b.n	8006662 <HAL_TIM_PWM_Start+0xfe>
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	2b10      	cmp	r3, #16
 800664e:	d104      	bne.n	800665a <HAL_TIM_PWM_Start+0xf6>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2202      	movs	r2, #2
 8006654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006658:	e003      	b.n	8006662 <HAL_TIM_PWM_Start+0xfe>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2202      	movs	r2, #2
 800665e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	2201      	movs	r2, #1
 8006668:	6839      	ldr	r1, [r7, #0]
 800666a:	4618      	mov	r0, r3
 800666c:	f001 fc9e 	bl	8007fac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a3a      	ldr	r2, [pc, #232]	@ (8006760 <HAL_TIM_PWM_Start+0x1fc>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d018      	beq.n	80066ac <HAL_TIM_PWM_Start+0x148>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a39      	ldr	r2, [pc, #228]	@ (8006764 <HAL_TIM_PWM_Start+0x200>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d013      	beq.n	80066ac <HAL_TIM_PWM_Start+0x148>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a37      	ldr	r2, [pc, #220]	@ (8006768 <HAL_TIM_PWM_Start+0x204>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d00e      	beq.n	80066ac <HAL_TIM_PWM_Start+0x148>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a36      	ldr	r2, [pc, #216]	@ (800676c <HAL_TIM_PWM_Start+0x208>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d009      	beq.n	80066ac <HAL_TIM_PWM_Start+0x148>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a34      	ldr	r2, [pc, #208]	@ (8006770 <HAL_TIM_PWM_Start+0x20c>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d004      	beq.n	80066ac <HAL_TIM_PWM_Start+0x148>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a33      	ldr	r2, [pc, #204]	@ (8006774 <HAL_TIM_PWM_Start+0x210>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d101      	bne.n	80066b0 <HAL_TIM_PWM_Start+0x14c>
 80066ac:	2301      	movs	r3, #1
 80066ae:	e000      	b.n	80066b2 <HAL_TIM_PWM_Start+0x14e>
 80066b0:	2300      	movs	r3, #0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d007      	beq.n	80066c6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80066c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a25      	ldr	r2, [pc, #148]	@ (8006760 <HAL_TIM_PWM_Start+0x1fc>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d022      	beq.n	8006716 <HAL_TIM_PWM_Start+0x1b2>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066d8:	d01d      	beq.n	8006716 <HAL_TIM_PWM_Start+0x1b2>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a26      	ldr	r2, [pc, #152]	@ (8006778 <HAL_TIM_PWM_Start+0x214>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d018      	beq.n	8006716 <HAL_TIM_PWM_Start+0x1b2>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a24      	ldr	r2, [pc, #144]	@ (800677c <HAL_TIM_PWM_Start+0x218>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d013      	beq.n	8006716 <HAL_TIM_PWM_Start+0x1b2>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a23      	ldr	r2, [pc, #140]	@ (8006780 <HAL_TIM_PWM_Start+0x21c>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d00e      	beq.n	8006716 <HAL_TIM_PWM_Start+0x1b2>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a19      	ldr	r2, [pc, #100]	@ (8006764 <HAL_TIM_PWM_Start+0x200>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d009      	beq.n	8006716 <HAL_TIM_PWM_Start+0x1b2>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a18      	ldr	r2, [pc, #96]	@ (8006768 <HAL_TIM_PWM_Start+0x204>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d004      	beq.n	8006716 <HAL_TIM_PWM_Start+0x1b2>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a18      	ldr	r2, [pc, #96]	@ (8006774 <HAL_TIM_PWM_Start+0x210>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d115      	bne.n	8006742 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	689a      	ldr	r2, [r3, #8]
 800671c:	4b19      	ldr	r3, [pc, #100]	@ (8006784 <HAL_TIM_PWM_Start+0x220>)
 800671e:	4013      	ands	r3, r2
 8006720:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2b06      	cmp	r3, #6
 8006726:	d015      	beq.n	8006754 <HAL_TIM_PWM_Start+0x1f0>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800672e:	d011      	beq.n	8006754 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f042 0201 	orr.w	r2, r2, #1
 800673e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006740:	e008      	b.n	8006754 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f042 0201 	orr.w	r2, r2, #1
 8006750:	601a      	str	r2, [r3, #0]
 8006752:	e000      	b.n	8006756 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006754:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	40012c00 	.word	0x40012c00
 8006764:	40013400 	.word	0x40013400
 8006768:	40014000 	.word	0x40014000
 800676c:	40014400 	.word	0x40014400
 8006770:	40014800 	.word	0x40014800
 8006774:	40015000 	.word	0x40015000
 8006778:	40000400 	.word	0x40000400
 800677c:	40000800 	.word	0x40000800
 8006780:	40000c00 	.word	0x40000c00
 8006784:	00010007 	.word	0x00010007

08006788 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2200      	movs	r2, #0
 8006798:	6839      	ldr	r1, [r7, #0]
 800679a:	4618      	mov	r0, r3
 800679c:	f001 fc06 	bl	8007fac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a40      	ldr	r2, [pc, #256]	@ (80068a8 <HAL_TIM_PWM_Stop+0x120>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d018      	beq.n	80067dc <HAL_TIM_PWM_Stop+0x54>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a3f      	ldr	r2, [pc, #252]	@ (80068ac <HAL_TIM_PWM_Stop+0x124>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d013      	beq.n	80067dc <HAL_TIM_PWM_Stop+0x54>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a3d      	ldr	r2, [pc, #244]	@ (80068b0 <HAL_TIM_PWM_Stop+0x128>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d00e      	beq.n	80067dc <HAL_TIM_PWM_Stop+0x54>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a3c      	ldr	r2, [pc, #240]	@ (80068b4 <HAL_TIM_PWM_Stop+0x12c>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d009      	beq.n	80067dc <HAL_TIM_PWM_Stop+0x54>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a3a      	ldr	r2, [pc, #232]	@ (80068b8 <HAL_TIM_PWM_Stop+0x130>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d004      	beq.n	80067dc <HAL_TIM_PWM_Stop+0x54>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a39      	ldr	r2, [pc, #228]	@ (80068bc <HAL_TIM_PWM_Stop+0x134>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d101      	bne.n	80067e0 <HAL_TIM_PWM_Stop+0x58>
 80067dc:	2301      	movs	r3, #1
 80067de:	e000      	b.n	80067e2 <HAL_TIM_PWM_Stop+0x5a>
 80067e0:	2300      	movs	r3, #0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d017      	beq.n	8006816 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	6a1a      	ldr	r2, [r3, #32]
 80067ec:	f241 1311 	movw	r3, #4369	@ 0x1111
 80067f0:	4013      	ands	r3, r2
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d10f      	bne.n	8006816 <HAL_TIM_PWM_Stop+0x8e>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6a1a      	ldr	r2, [r3, #32]
 80067fc:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006800:	4013      	ands	r3, r2
 8006802:	2b00      	cmp	r3, #0
 8006804:	d107      	bne.n	8006816 <HAL_TIM_PWM_Stop+0x8e>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006814:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	6a1a      	ldr	r2, [r3, #32]
 800681c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006820:	4013      	ands	r3, r2
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10f      	bne.n	8006846 <HAL_TIM_PWM_Stop+0xbe>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6a1a      	ldr	r2, [r3, #32]
 800682c:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006830:	4013      	ands	r3, r2
 8006832:	2b00      	cmp	r3, #0
 8006834:	d107      	bne.n	8006846 <HAL_TIM_PWM_Stop+0xbe>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681a      	ldr	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f022 0201 	bic.w	r2, r2, #1
 8006844:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d104      	bne.n	8006856 <HAL_TIM_PWM_Stop+0xce>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006854:	e023      	b.n	800689e <HAL_TIM_PWM_Stop+0x116>
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	2b04      	cmp	r3, #4
 800685a:	d104      	bne.n	8006866 <HAL_TIM_PWM_Stop+0xde>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006864:	e01b      	b.n	800689e <HAL_TIM_PWM_Stop+0x116>
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2b08      	cmp	r3, #8
 800686a:	d104      	bne.n	8006876 <HAL_TIM_PWM_Stop+0xee>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006874:	e013      	b.n	800689e <HAL_TIM_PWM_Stop+0x116>
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	2b0c      	cmp	r3, #12
 800687a:	d104      	bne.n	8006886 <HAL_TIM_PWM_Stop+0xfe>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006884:	e00b      	b.n	800689e <HAL_TIM_PWM_Stop+0x116>
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	2b10      	cmp	r3, #16
 800688a:	d104      	bne.n	8006896 <HAL_TIM_PWM_Stop+0x10e>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2201      	movs	r2, #1
 8006890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006894:	e003      	b.n	800689e <HAL_TIM_PWM_Stop+0x116>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3708      	adds	r7, #8
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	40012c00 	.word	0x40012c00
 80068ac:	40013400 	.word	0x40013400
 80068b0:	40014000 	.word	0x40014000
 80068b4:	40014400 	.word	0x40014400
 80068b8:	40014800 	.word	0x40014800
 80068bc:	40015000 	.word	0x40015000

080068c0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b082      	sub	sp, #8
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d101      	bne.n	80068d2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	e049      	b.n	8006966 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d106      	bne.n	80068ec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f7fb f978 	bl	8001bdc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2202      	movs	r2, #2
 80068f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	3304      	adds	r3, #4
 80068fc:	4619      	mov	r1, r3
 80068fe:	4610      	mov	r0, r2
 8006900:	f000 fdb0 	bl	8007464 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3708      	adds	r7, #8
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b086      	sub	sp, #24
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d101      	bne.n	8006982 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e097      	b.n	8006ab2 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006988:	b2db      	uxtb	r3, r3
 800698a:	2b00      	cmp	r3, #0
 800698c:	d106      	bne.n	800699c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 f88f 	bl	8006aba <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2202      	movs	r2, #2
 80069a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	6812      	ldr	r2, [r2, #0]
 80069ae:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80069b2:	f023 0307 	bic.w	r3, r3, #7
 80069b6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	3304      	adds	r3, #4
 80069c0:	4619      	mov	r1, r3
 80069c2:	4610      	mov	r0, r2
 80069c4:	f000 fd4e 	bl	8007464 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6a1b      	ldr	r3, [r3, #32]
 80069de:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	697a      	ldr	r2, [r7, #20]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069f0:	f023 0303 	bic.w	r3, r3, #3
 80069f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	689a      	ldr	r2, [r3, #8]
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	699b      	ldr	r3, [r3, #24]
 80069fe:	021b      	lsls	r3, r3, #8
 8006a00:	4313      	orrs	r3, r2
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8006a0e:	f023 030c 	bic.w	r3, r3, #12
 8006a12:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	68da      	ldr	r2, [r3, #12]
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	69db      	ldr	r3, [r3, #28]
 8006a28:	021b      	lsls	r3, r3, #8
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	011a      	lsls	r2, r3, #4
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	6a1b      	ldr	r3, [r3, #32]
 8006a3c:	031b      	lsls	r3, r3, #12
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	693a      	ldr	r2, [r7, #16]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006a4c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006a54:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	685a      	ldr	r2, [r3, #4]
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	695b      	ldr	r3, [r3, #20]
 8006a5e:	011b      	lsls	r3, r3, #4
 8006a60:	4313      	orrs	r3, r2
 8006a62:	68fa      	ldr	r2, [r7, #12]
 8006a64:	4313      	orrs	r3, r2
 8006a66:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	697a      	ldr	r2, [r7, #20]
 8006a6e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	693a      	ldr	r2, [r7, #16]
 8006a76:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3718      	adds	r7, #24
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}

08006aba <HAL_TIM_Encoder_MspInit>:
  * @brief  Initializes the TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b083      	sub	sp, #12
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspInit could be implemented in the user file
   */
}
 8006ac2:	bf00      	nop
 8006ac4:	370c      	adds	r7, #12
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr

08006ace <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b084      	sub	sp, #16
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
 8006ad6:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ade:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006ae6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006aee:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006af6:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d110      	bne.n	8006b20 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006afe:	7bfb      	ldrb	r3, [r7, #15]
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d102      	bne.n	8006b0a <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b04:	7b7b      	ldrb	r3, [r7, #13]
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d001      	beq.n	8006b0e <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e069      	b.n	8006be2 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2202      	movs	r2, #2
 8006b12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2202      	movs	r2, #2
 8006b1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b1e:	e031      	b.n	8006b84 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	2b04      	cmp	r3, #4
 8006b24:	d110      	bne.n	8006b48 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b26:	7bbb      	ldrb	r3, [r7, #14]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d102      	bne.n	8006b32 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b2c:	7b3b      	ldrb	r3, [r7, #12]
 8006b2e:	2b01      	cmp	r3, #1
 8006b30:	d001      	beq.n	8006b36 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e055      	b.n	8006be2 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2202      	movs	r2, #2
 8006b3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2202      	movs	r2, #2
 8006b42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b46:	e01d      	b.n	8006b84 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b48:	7bfb      	ldrb	r3, [r7, #15]
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d108      	bne.n	8006b60 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b4e:	7bbb      	ldrb	r3, [r7, #14]
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	d105      	bne.n	8006b60 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b54:	7b7b      	ldrb	r3, [r7, #13]
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d102      	bne.n	8006b60 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b5a:	7b3b      	ldrb	r3, [r7, #12]
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d001      	beq.n	8006b64 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006b60:	2301      	movs	r3, #1
 8006b62:	e03e      	b.n	8006be2 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2202      	movs	r2, #2
 8006b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2202      	movs	r2, #2
 8006b70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2202      	movs	r2, #2
 8006b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2202      	movs	r2, #2
 8006b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d003      	beq.n	8006b92 <HAL_TIM_Encoder_Start+0xc4>
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	2b04      	cmp	r3, #4
 8006b8e:	d008      	beq.n	8006ba2 <HAL_TIM_Encoder_Start+0xd4>
 8006b90:	e00f      	b.n	8006bb2 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	2201      	movs	r2, #1
 8006b98:	2100      	movs	r1, #0
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f001 fa06 	bl	8007fac <TIM_CCxChannelCmd>
      break;
 8006ba0:	e016      	b.n	8006bd0 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	2104      	movs	r1, #4
 8006baa:	4618      	mov	r0, r3
 8006bac:	f001 f9fe 	bl	8007fac <TIM_CCxChannelCmd>
      break;
 8006bb0:	e00e      	b.n	8006bd0 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	2100      	movs	r1, #0
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f001 f9f6 	bl	8007fac <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	2104      	movs	r1, #4
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f001 f9ef 	bl	8007fac <TIM_CCxChannelCmd>
      break;
 8006bce:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f042 0201 	orr.w	r2, r2, #1
 8006bde:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3710      	adds	r7, #16
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b084      	sub	sp, #16
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	f003 0302 	and.w	r3, r3, #2
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d020      	beq.n	8006c4e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f003 0302 	and.w	r3, r3, #2
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d01b      	beq.n	8006c4e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f06f 0202 	mvn.w	r2, #2
 8006c1e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	f003 0303 	and.w	r3, r3, #3
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d003      	beq.n	8006c3c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 fbf7 	bl	8007428 <HAL_TIM_IC_CaptureCallback>
 8006c3a:	e005      	b.n	8006c48 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f000 fbe9 	bl	8007414 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 fbfa 	bl	800743c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	f003 0304 	and.w	r3, r3, #4
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d020      	beq.n	8006c9a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f003 0304 	and.w	r3, r3, #4
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d01b      	beq.n	8006c9a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f06f 0204 	mvn.w	r2, #4
 8006c6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2202      	movs	r2, #2
 8006c70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d003      	beq.n	8006c88 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f000 fbd1 	bl	8007428 <HAL_TIM_IC_CaptureCallback>
 8006c86:	e005      	b.n	8006c94 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c88:	6878      	ldr	r0, [r7, #4]
 8006c8a:	f000 fbc3 	bl	8007414 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 fbd4 	bl	800743c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	f003 0308 	and.w	r3, r3, #8
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d020      	beq.n	8006ce6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f003 0308 	and.w	r3, r3, #8
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d01b      	beq.n	8006ce6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f06f 0208 	mvn.w	r2, #8
 8006cb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2204      	movs	r2, #4
 8006cbc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	69db      	ldr	r3, [r3, #28]
 8006cc4:	f003 0303 	and.w	r3, r3, #3
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d003      	beq.n	8006cd4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f000 fbab 	bl	8007428 <HAL_TIM_IC_CaptureCallback>
 8006cd2:	e005      	b.n	8006ce0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 fb9d 	bl	8007414 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f000 fbae 	bl	800743c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	f003 0310 	and.w	r3, r3, #16
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d020      	beq.n	8006d32 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f003 0310 	and.w	r3, r3, #16
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d01b      	beq.n	8006d32 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f06f 0210 	mvn.w	r2, #16
 8006d02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2208      	movs	r2, #8
 8006d08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	69db      	ldr	r3, [r3, #28]
 8006d10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d003      	beq.n	8006d20 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 fb85 	bl	8007428 <HAL_TIM_IC_CaptureCallback>
 8006d1e:	e005      	b.n	8006d2c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 fb77 	bl	8007414 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 fb88 	bl	800743c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	f003 0301 	and.w	r3, r3, #1
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d00c      	beq.n	8006d56 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d007      	beq.n	8006d56 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f06f 0201 	mvn.w	r2, #1
 8006d4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f7fa fbcb 	bl	80014ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d104      	bne.n	8006d6a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00c      	beq.n	8006d84 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d007      	beq.n	8006d84 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f001 fba4 	bl	80084cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00c      	beq.n	8006da8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d007      	beq.n	8006da8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f001 fb9c 	bl	80084e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d00c      	beq.n	8006dcc <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d007      	beq.n	8006dcc <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f000 fb42 	bl	8007450 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	f003 0320 	and.w	r3, r3, #32
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d00c      	beq.n	8006df0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f003 0320 	and.w	r3, r3, #32
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d007      	beq.n	8006df0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f06f 0220 	mvn.w	r2, #32
 8006de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f001 fb64 	bl	80084b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d00c      	beq.n	8006e14 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d007      	beq.n	8006e14 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f001 fb70 	bl	80084f4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d00c      	beq.n	8006e38 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d007      	beq.n	8006e38 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f001 fb68 	bl	8008508 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d00c      	beq.n	8006e5c <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d007      	beq.n	8006e5c <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006e54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f001 fb60 	bl	800851c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00c      	beq.n	8006e80 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d007      	beq.n	8006e80 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f001 fb58 	bl	8008530 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e80:	bf00      	nop
 8006e82:	3710      	adds	r7, #16
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b086      	sub	sp, #24
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e94:	2300      	movs	r3, #0
 8006e96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d101      	bne.n	8006ea6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006ea2:	2302      	movs	r3, #2
 8006ea4:	e088      	b.n	8006fb8 <HAL_TIM_IC_ConfigChannel+0x130>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d11b      	bne.n	8006eec <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006ec4:	f000 feac 	bl	8007c20 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	699a      	ldr	r2, [r3, #24]
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f022 020c 	bic.w	r2, r2, #12
 8006ed6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	6999      	ldr	r1, [r3, #24]
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	689a      	ldr	r2, [r3, #8]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	430a      	orrs	r2, r1
 8006ee8:	619a      	str	r2, [r3, #24]
 8006eea:	e060      	b.n	8006fae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2b04      	cmp	r3, #4
 8006ef0:	d11c      	bne.n	8006f2c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8006f02:	f000 ff30 	bl	8007d66 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	699a      	ldr	r2, [r3, #24]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006f14:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	6999      	ldr	r1, [r3, #24]
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	021a      	lsls	r2, r3, #8
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	430a      	orrs	r2, r1
 8006f28:	619a      	str	r2, [r3, #24]
 8006f2a:	e040      	b.n	8006fae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b08      	cmp	r3, #8
 8006f30:	d11b      	bne.n	8006f6a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006f42:	f000 ff7d 	bl	8007e40 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	69da      	ldr	r2, [r3, #28]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f022 020c 	bic.w	r2, r2, #12
 8006f54:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	69d9      	ldr	r1, [r3, #28]
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	689a      	ldr	r2, [r3, #8]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	430a      	orrs	r2, r1
 8006f66:	61da      	str	r2, [r3, #28]
 8006f68:	e021      	b.n	8006fae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2b0c      	cmp	r3, #12
 8006f6e:	d11c      	bne.n	8006faa <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006f80:	f000 ff9a 	bl	8007eb8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	69da      	ldr	r2, [r3, #28]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006f92:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	69d9      	ldr	r1, [r3, #28]
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	021a      	lsls	r2, r3, #8
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	430a      	orrs	r2, r1
 8006fa6:	61da      	str	r2, [r3, #28]
 8006fa8:	e001      	b.n	8006fae <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006fb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3718      	adds	r7, #24
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b086      	sub	sp, #24
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fcc:	2300      	movs	r3, #0
 8006fce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d101      	bne.n	8006fde <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006fda:	2302      	movs	r3, #2
 8006fdc:	e0ff      	b.n	80071de <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2b14      	cmp	r3, #20
 8006fea:	f200 80f0 	bhi.w	80071ce <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006fee:	a201      	add	r2, pc, #4	@ (adr r2, 8006ff4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ff4:	08007049 	.word	0x08007049
 8006ff8:	080071cf 	.word	0x080071cf
 8006ffc:	080071cf 	.word	0x080071cf
 8007000:	080071cf 	.word	0x080071cf
 8007004:	08007089 	.word	0x08007089
 8007008:	080071cf 	.word	0x080071cf
 800700c:	080071cf 	.word	0x080071cf
 8007010:	080071cf 	.word	0x080071cf
 8007014:	080070cb 	.word	0x080070cb
 8007018:	080071cf 	.word	0x080071cf
 800701c:	080071cf 	.word	0x080071cf
 8007020:	080071cf 	.word	0x080071cf
 8007024:	0800710b 	.word	0x0800710b
 8007028:	080071cf 	.word	0x080071cf
 800702c:	080071cf 	.word	0x080071cf
 8007030:	080071cf 	.word	0x080071cf
 8007034:	0800714d 	.word	0x0800714d
 8007038:	080071cf 	.word	0x080071cf
 800703c:	080071cf 	.word	0x080071cf
 8007040:	080071cf 	.word	0x080071cf
 8007044:	0800718d 	.word	0x0800718d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	68b9      	ldr	r1, [r7, #8]
 800704e:	4618      	mov	r0, r3
 8007050:	f000 fabc 	bl	80075cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	699a      	ldr	r2, [r3, #24]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f042 0208 	orr.w	r2, r2, #8
 8007062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	699a      	ldr	r2, [r3, #24]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f022 0204 	bic.w	r2, r2, #4
 8007072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	6999      	ldr	r1, [r3, #24]
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	691a      	ldr	r2, [r3, #16]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	430a      	orrs	r2, r1
 8007084:	619a      	str	r2, [r3, #24]
      break;
 8007086:	e0a5      	b.n	80071d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	68b9      	ldr	r1, [r7, #8]
 800708e:	4618      	mov	r0, r3
 8007090:	f000 fb36 	bl	8007700 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	699a      	ldr	r2, [r3, #24]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	699a      	ldr	r2, [r3, #24]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	6999      	ldr	r1, [r3, #24]
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	021a      	lsls	r2, r3, #8
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	430a      	orrs	r2, r1
 80070c6:	619a      	str	r2, [r3, #24]
      break;
 80070c8:	e084      	b.n	80071d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68b9      	ldr	r1, [r7, #8]
 80070d0:	4618      	mov	r0, r3
 80070d2:	f000 fba9 	bl	8007828 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	69da      	ldr	r2, [r3, #28]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f042 0208 	orr.w	r2, r2, #8
 80070e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	69da      	ldr	r2, [r3, #28]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f022 0204 	bic.w	r2, r2, #4
 80070f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	69d9      	ldr	r1, [r3, #28]
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	691a      	ldr	r2, [r3, #16]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	430a      	orrs	r2, r1
 8007106:	61da      	str	r2, [r3, #28]
      break;
 8007108:	e064      	b.n	80071d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	68b9      	ldr	r1, [r7, #8]
 8007110:	4618      	mov	r0, r3
 8007112:	f000 fc1b 	bl	800794c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	69da      	ldr	r2, [r3, #28]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007124:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	69da      	ldr	r2, [r3, #28]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007134:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	69d9      	ldr	r1, [r3, #28]
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	021a      	lsls	r2, r3, #8
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	430a      	orrs	r2, r1
 8007148:	61da      	str	r2, [r3, #28]
      break;
 800714a:	e043      	b.n	80071d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	68b9      	ldr	r1, [r7, #8]
 8007152:	4618      	mov	r0, r3
 8007154:	f000 fc8e 	bl	8007a74 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f042 0208 	orr.w	r2, r2, #8
 8007166:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f022 0204 	bic.w	r2, r2, #4
 8007176:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	691a      	ldr	r2, [r3, #16]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	430a      	orrs	r2, r1
 8007188:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800718a:	e023      	b.n	80071d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	68b9      	ldr	r1, [r7, #8]
 8007192:	4618      	mov	r0, r3
 8007194:	f000 fcd8 	bl	8007b48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80071a6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071b6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	021a      	lsls	r2, r3, #8
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	430a      	orrs	r2, r1
 80071ca:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80071cc:	e002      	b.n	80071d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	75fb      	strb	r3, [r7, #23]
      break;
 80071d2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3718      	adds	r7, #24
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
 80071e6:	bf00      	nop

080071e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071f2:	2300      	movs	r3, #0
 80071f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d101      	bne.n	8007204 <HAL_TIM_ConfigClockSource+0x1c>
 8007200:	2302      	movs	r3, #2
 8007202:	e0f6      	b.n	80073f2 <HAL_TIM_ConfigClockSource+0x20a>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2202      	movs	r2, #2
 8007210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8007222:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007226:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800722e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	68ba      	ldr	r2, [r7, #8]
 8007236:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a6f      	ldr	r2, [pc, #444]	@ (80073fc <HAL_TIM_ConfigClockSource+0x214>)
 800723e:	4293      	cmp	r3, r2
 8007240:	f000 80c1 	beq.w	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 8007244:	4a6d      	ldr	r2, [pc, #436]	@ (80073fc <HAL_TIM_ConfigClockSource+0x214>)
 8007246:	4293      	cmp	r3, r2
 8007248:	f200 80c6 	bhi.w	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 800724c:	4a6c      	ldr	r2, [pc, #432]	@ (8007400 <HAL_TIM_ConfigClockSource+0x218>)
 800724e:	4293      	cmp	r3, r2
 8007250:	f000 80b9 	beq.w	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 8007254:	4a6a      	ldr	r2, [pc, #424]	@ (8007400 <HAL_TIM_ConfigClockSource+0x218>)
 8007256:	4293      	cmp	r3, r2
 8007258:	f200 80be 	bhi.w	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 800725c:	4a69      	ldr	r2, [pc, #420]	@ (8007404 <HAL_TIM_ConfigClockSource+0x21c>)
 800725e:	4293      	cmp	r3, r2
 8007260:	f000 80b1 	beq.w	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 8007264:	4a67      	ldr	r2, [pc, #412]	@ (8007404 <HAL_TIM_ConfigClockSource+0x21c>)
 8007266:	4293      	cmp	r3, r2
 8007268:	f200 80b6 	bhi.w	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 800726c:	4a66      	ldr	r2, [pc, #408]	@ (8007408 <HAL_TIM_ConfigClockSource+0x220>)
 800726e:	4293      	cmp	r3, r2
 8007270:	f000 80a9 	beq.w	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 8007274:	4a64      	ldr	r2, [pc, #400]	@ (8007408 <HAL_TIM_ConfigClockSource+0x220>)
 8007276:	4293      	cmp	r3, r2
 8007278:	f200 80ae 	bhi.w	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 800727c:	4a63      	ldr	r2, [pc, #396]	@ (800740c <HAL_TIM_ConfigClockSource+0x224>)
 800727e:	4293      	cmp	r3, r2
 8007280:	f000 80a1 	beq.w	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 8007284:	4a61      	ldr	r2, [pc, #388]	@ (800740c <HAL_TIM_ConfigClockSource+0x224>)
 8007286:	4293      	cmp	r3, r2
 8007288:	f200 80a6 	bhi.w	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 800728c:	4a60      	ldr	r2, [pc, #384]	@ (8007410 <HAL_TIM_ConfigClockSource+0x228>)
 800728e:	4293      	cmp	r3, r2
 8007290:	f000 8099 	beq.w	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 8007294:	4a5e      	ldr	r2, [pc, #376]	@ (8007410 <HAL_TIM_ConfigClockSource+0x228>)
 8007296:	4293      	cmp	r3, r2
 8007298:	f200 809e 	bhi.w	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 800729c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80072a0:	f000 8091 	beq.w	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 80072a4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80072a8:	f200 8096 	bhi.w	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 80072ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072b0:	f000 8089 	beq.w	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 80072b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072b8:	f200 808e 	bhi.w	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 80072bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072c0:	d03e      	beq.n	8007340 <HAL_TIM_ConfigClockSource+0x158>
 80072c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072c6:	f200 8087 	bhi.w	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 80072ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072ce:	f000 8086 	beq.w	80073de <HAL_TIM_ConfigClockSource+0x1f6>
 80072d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072d6:	d87f      	bhi.n	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 80072d8:	2b70      	cmp	r3, #112	@ 0x70
 80072da:	d01a      	beq.n	8007312 <HAL_TIM_ConfigClockSource+0x12a>
 80072dc:	2b70      	cmp	r3, #112	@ 0x70
 80072de:	d87b      	bhi.n	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 80072e0:	2b60      	cmp	r3, #96	@ 0x60
 80072e2:	d050      	beq.n	8007386 <HAL_TIM_ConfigClockSource+0x19e>
 80072e4:	2b60      	cmp	r3, #96	@ 0x60
 80072e6:	d877      	bhi.n	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 80072e8:	2b50      	cmp	r3, #80	@ 0x50
 80072ea:	d03c      	beq.n	8007366 <HAL_TIM_ConfigClockSource+0x17e>
 80072ec:	2b50      	cmp	r3, #80	@ 0x50
 80072ee:	d873      	bhi.n	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 80072f0:	2b40      	cmp	r3, #64	@ 0x40
 80072f2:	d058      	beq.n	80073a6 <HAL_TIM_ConfigClockSource+0x1be>
 80072f4:	2b40      	cmp	r3, #64	@ 0x40
 80072f6:	d86f      	bhi.n	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 80072f8:	2b30      	cmp	r3, #48	@ 0x30
 80072fa:	d064      	beq.n	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 80072fc:	2b30      	cmp	r3, #48	@ 0x30
 80072fe:	d86b      	bhi.n	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 8007300:	2b20      	cmp	r3, #32
 8007302:	d060      	beq.n	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 8007304:	2b20      	cmp	r3, #32
 8007306:	d867      	bhi.n	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
 8007308:	2b00      	cmp	r3, #0
 800730a:	d05c      	beq.n	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 800730c:	2b10      	cmp	r3, #16
 800730e:	d05a      	beq.n	80073c6 <HAL_TIM_ConfigClockSource+0x1de>
 8007310:	e062      	b.n	80073d8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007322:	f000 fe23 	bl	8007f6c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007334:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68ba      	ldr	r2, [r7, #8]
 800733c:	609a      	str	r2, [r3, #8]
      break;
 800733e:	e04f      	b.n	80073e0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007350:	f000 fe0c 	bl	8007f6c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	689a      	ldr	r2, [r3, #8]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007362:	609a      	str	r2, [r3, #8]
      break;
 8007364:	e03c      	b.n	80073e0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007372:	461a      	mov	r2, r3
 8007374:	f000 fcc8 	bl	8007d08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2150      	movs	r1, #80	@ 0x50
 800737e:	4618      	mov	r0, r3
 8007380:	f000 fdd7 	bl	8007f32 <TIM_ITRx_SetConfig>
      break;
 8007384:	e02c      	b.n	80073e0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007392:	461a      	mov	r2, r3
 8007394:	f000 fd24 	bl	8007de0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2160      	movs	r1, #96	@ 0x60
 800739e:	4618      	mov	r0, r3
 80073a0:	f000 fdc7 	bl	8007f32 <TIM_ITRx_SetConfig>
      break;
 80073a4:	e01c      	b.n	80073e0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073b2:	461a      	mov	r2, r3
 80073b4:	f000 fca8 	bl	8007d08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	2140      	movs	r1, #64	@ 0x40
 80073be:	4618      	mov	r0, r3
 80073c0:	f000 fdb7 	bl	8007f32 <TIM_ITRx_SetConfig>
      break;
 80073c4:	e00c      	b.n	80073e0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681a      	ldr	r2, [r3, #0]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4619      	mov	r1, r3
 80073d0:	4610      	mov	r0, r2
 80073d2:	f000 fdae 	bl	8007f32 <TIM_ITRx_SetConfig>
      break;
 80073d6:	e003      	b.n	80073e0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	73fb      	strb	r3, [r7, #15]
      break;
 80073dc:	e000      	b.n	80073e0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80073de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2200      	movs	r2, #0
 80073ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80073f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3710      	adds	r7, #16
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	bf00      	nop
 80073fc:	00100070 	.word	0x00100070
 8007400:	00100060 	.word	0x00100060
 8007404:	00100050 	.word	0x00100050
 8007408:	00100040 	.word	0x00100040
 800740c:	00100030 	.word	0x00100030
 8007410:	00100020 	.word	0x00100020

08007414 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007414:	b480      	push	{r7}
 8007416:	b083      	sub	sp, #12
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800741c:	bf00      	nop
 800741e:	370c      	adds	r7, #12
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr

08007428 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007428:	b480      	push	{r7}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007430:	bf00      	nop
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007444:	bf00      	nop
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a4c      	ldr	r2, [pc, #304]	@ (80075a8 <TIM_Base_SetConfig+0x144>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d017      	beq.n	80074ac <TIM_Base_SetConfig+0x48>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007482:	d013      	beq.n	80074ac <TIM_Base_SetConfig+0x48>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	4a49      	ldr	r2, [pc, #292]	@ (80075ac <TIM_Base_SetConfig+0x148>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d00f      	beq.n	80074ac <TIM_Base_SetConfig+0x48>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	4a48      	ldr	r2, [pc, #288]	@ (80075b0 <TIM_Base_SetConfig+0x14c>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d00b      	beq.n	80074ac <TIM_Base_SetConfig+0x48>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	4a47      	ldr	r2, [pc, #284]	@ (80075b4 <TIM_Base_SetConfig+0x150>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d007      	beq.n	80074ac <TIM_Base_SetConfig+0x48>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	4a46      	ldr	r2, [pc, #280]	@ (80075b8 <TIM_Base_SetConfig+0x154>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d003      	beq.n	80074ac <TIM_Base_SetConfig+0x48>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4a45      	ldr	r2, [pc, #276]	@ (80075bc <TIM_Base_SetConfig+0x158>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d108      	bne.n	80074be <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	68fa      	ldr	r2, [r7, #12]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a39      	ldr	r2, [pc, #228]	@ (80075a8 <TIM_Base_SetConfig+0x144>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d023      	beq.n	800750e <TIM_Base_SetConfig+0xaa>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074cc:	d01f      	beq.n	800750e <TIM_Base_SetConfig+0xaa>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a36      	ldr	r2, [pc, #216]	@ (80075ac <TIM_Base_SetConfig+0x148>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d01b      	beq.n	800750e <TIM_Base_SetConfig+0xaa>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a35      	ldr	r2, [pc, #212]	@ (80075b0 <TIM_Base_SetConfig+0x14c>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d017      	beq.n	800750e <TIM_Base_SetConfig+0xaa>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a34      	ldr	r2, [pc, #208]	@ (80075b4 <TIM_Base_SetConfig+0x150>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d013      	beq.n	800750e <TIM_Base_SetConfig+0xaa>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a33      	ldr	r2, [pc, #204]	@ (80075b8 <TIM_Base_SetConfig+0x154>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d00f      	beq.n	800750e <TIM_Base_SetConfig+0xaa>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a33      	ldr	r2, [pc, #204]	@ (80075c0 <TIM_Base_SetConfig+0x15c>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d00b      	beq.n	800750e <TIM_Base_SetConfig+0xaa>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a32      	ldr	r2, [pc, #200]	@ (80075c4 <TIM_Base_SetConfig+0x160>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d007      	beq.n	800750e <TIM_Base_SetConfig+0xaa>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a31      	ldr	r2, [pc, #196]	@ (80075c8 <TIM_Base_SetConfig+0x164>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d003      	beq.n	800750e <TIM_Base_SetConfig+0xaa>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a2c      	ldr	r2, [pc, #176]	@ (80075bc <TIM_Base_SetConfig+0x158>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d108      	bne.n	8007520 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007514:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	68fa      	ldr	r2, [r7, #12]
 800751c:	4313      	orrs	r3, r2
 800751e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	695b      	ldr	r3, [r3, #20]
 800752a:	4313      	orrs	r3, r2
 800752c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	68fa      	ldr	r2, [r7, #12]
 8007532:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	689a      	ldr	r2, [r3, #8]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a18      	ldr	r2, [pc, #96]	@ (80075a8 <TIM_Base_SetConfig+0x144>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d013      	beq.n	8007574 <TIM_Base_SetConfig+0x110>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	4a1a      	ldr	r2, [pc, #104]	@ (80075b8 <TIM_Base_SetConfig+0x154>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d00f      	beq.n	8007574 <TIM_Base_SetConfig+0x110>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a1a      	ldr	r2, [pc, #104]	@ (80075c0 <TIM_Base_SetConfig+0x15c>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d00b      	beq.n	8007574 <TIM_Base_SetConfig+0x110>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	4a19      	ldr	r2, [pc, #100]	@ (80075c4 <TIM_Base_SetConfig+0x160>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d007      	beq.n	8007574 <TIM_Base_SetConfig+0x110>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	4a18      	ldr	r2, [pc, #96]	@ (80075c8 <TIM_Base_SetConfig+0x164>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d003      	beq.n	8007574 <TIM_Base_SetConfig+0x110>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a13      	ldr	r2, [pc, #76]	@ (80075bc <TIM_Base_SetConfig+0x158>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d103      	bne.n	800757c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	691a      	ldr	r2, [r3, #16]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	f003 0301 	and.w	r3, r3, #1
 800758a:	2b01      	cmp	r3, #1
 800758c:	d105      	bne.n	800759a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	f023 0201 	bic.w	r2, r3, #1
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	611a      	str	r2, [r3, #16]
  }
}
 800759a:	bf00      	nop
 800759c:	3714      	adds	r7, #20
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	40012c00 	.word	0x40012c00
 80075ac:	40000400 	.word	0x40000400
 80075b0:	40000800 	.word	0x40000800
 80075b4:	40000c00 	.word	0x40000c00
 80075b8:	40013400 	.word	0x40013400
 80075bc:	40015000 	.word	0x40015000
 80075c0:	40014000 	.word	0x40014000
 80075c4:	40014400 	.word	0x40014400
 80075c8:	40014800 	.word	0x40014800

080075cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b087      	sub	sp, #28
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a1b      	ldr	r3, [r3, #32]
 80075da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6a1b      	ldr	r3, [r3, #32]
 80075e0:	f023 0201 	bic.w	r2, r3, #1
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f023 0303 	bic.w	r3, r3, #3
 8007606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	4313      	orrs	r3, r2
 8007610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	f023 0302 	bic.w	r3, r3, #2
 8007618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	697a      	ldr	r2, [r7, #20]
 8007620:	4313      	orrs	r3, r2
 8007622:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4a30      	ldr	r2, [pc, #192]	@ (80076e8 <TIM_OC1_SetConfig+0x11c>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d013      	beq.n	8007654 <TIM_OC1_SetConfig+0x88>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4a2f      	ldr	r2, [pc, #188]	@ (80076ec <TIM_OC1_SetConfig+0x120>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d00f      	beq.n	8007654 <TIM_OC1_SetConfig+0x88>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	4a2e      	ldr	r2, [pc, #184]	@ (80076f0 <TIM_OC1_SetConfig+0x124>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d00b      	beq.n	8007654 <TIM_OC1_SetConfig+0x88>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a2d      	ldr	r2, [pc, #180]	@ (80076f4 <TIM_OC1_SetConfig+0x128>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d007      	beq.n	8007654 <TIM_OC1_SetConfig+0x88>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a2c      	ldr	r2, [pc, #176]	@ (80076f8 <TIM_OC1_SetConfig+0x12c>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d003      	beq.n	8007654 <TIM_OC1_SetConfig+0x88>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a2b      	ldr	r2, [pc, #172]	@ (80076fc <TIM_OC1_SetConfig+0x130>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d10c      	bne.n	800766e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	f023 0308 	bic.w	r3, r3, #8
 800765a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	697a      	ldr	r2, [r7, #20]
 8007662:	4313      	orrs	r3, r2
 8007664:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	f023 0304 	bic.w	r3, r3, #4
 800766c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a1d      	ldr	r2, [pc, #116]	@ (80076e8 <TIM_OC1_SetConfig+0x11c>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d013      	beq.n	800769e <TIM_OC1_SetConfig+0xd2>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a1c      	ldr	r2, [pc, #112]	@ (80076ec <TIM_OC1_SetConfig+0x120>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d00f      	beq.n	800769e <TIM_OC1_SetConfig+0xd2>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a1b      	ldr	r2, [pc, #108]	@ (80076f0 <TIM_OC1_SetConfig+0x124>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d00b      	beq.n	800769e <TIM_OC1_SetConfig+0xd2>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a1a      	ldr	r2, [pc, #104]	@ (80076f4 <TIM_OC1_SetConfig+0x128>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d007      	beq.n	800769e <TIM_OC1_SetConfig+0xd2>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a19      	ldr	r2, [pc, #100]	@ (80076f8 <TIM_OC1_SetConfig+0x12c>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d003      	beq.n	800769e <TIM_OC1_SetConfig+0xd2>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a18      	ldr	r2, [pc, #96]	@ (80076fc <TIM_OC1_SetConfig+0x130>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d111      	bne.n	80076c2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80076ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	695b      	ldr	r3, [r3, #20]
 80076b2:	693a      	ldr	r2, [r7, #16]
 80076b4:	4313      	orrs	r3, r2
 80076b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	699b      	ldr	r3, [r3, #24]
 80076bc:	693a      	ldr	r2, [r7, #16]
 80076be:	4313      	orrs	r3, r2
 80076c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	693a      	ldr	r2, [r7, #16]
 80076c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	68fa      	ldr	r2, [r7, #12]
 80076cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	685a      	ldr	r2, [r3, #4]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	697a      	ldr	r2, [r7, #20]
 80076da:	621a      	str	r2, [r3, #32]
}
 80076dc:	bf00      	nop
 80076de:	371c      	adds	r7, #28
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr
 80076e8:	40012c00 	.word	0x40012c00
 80076ec:	40013400 	.word	0x40013400
 80076f0:	40014000 	.word	0x40014000
 80076f4:	40014400 	.word	0x40014400
 80076f8:	40014800 	.word	0x40014800
 80076fc:	40015000 	.word	0x40015000

08007700 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007700:	b480      	push	{r7}
 8007702:	b087      	sub	sp, #28
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6a1b      	ldr	r3, [r3, #32]
 800770e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6a1b      	ldr	r3, [r3, #32]
 8007714:	f023 0210 	bic.w	r2, r3, #16
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800772e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007732:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800773a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	021b      	lsls	r3, r3, #8
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	4313      	orrs	r3, r2
 8007746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	f023 0320 	bic.w	r3, r3, #32
 800774e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	011b      	lsls	r3, r3, #4
 8007756:	697a      	ldr	r2, [r7, #20]
 8007758:	4313      	orrs	r3, r2
 800775a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a2c      	ldr	r2, [pc, #176]	@ (8007810 <TIM_OC2_SetConfig+0x110>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d007      	beq.n	8007774 <TIM_OC2_SetConfig+0x74>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a2b      	ldr	r2, [pc, #172]	@ (8007814 <TIM_OC2_SetConfig+0x114>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d003      	beq.n	8007774 <TIM_OC2_SetConfig+0x74>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a2a      	ldr	r2, [pc, #168]	@ (8007818 <TIM_OC2_SetConfig+0x118>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d10d      	bne.n	8007790 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800777a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	68db      	ldr	r3, [r3, #12]
 8007780:	011b      	lsls	r3, r3, #4
 8007782:	697a      	ldr	r2, [r7, #20]
 8007784:	4313      	orrs	r3, r2
 8007786:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800778e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	4a1f      	ldr	r2, [pc, #124]	@ (8007810 <TIM_OC2_SetConfig+0x110>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d013      	beq.n	80077c0 <TIM_OC2_SetConfig+0xc0>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	4a1e      	ldr	r2, [pc, #120]	@ (8007814 <TIM_OC2_SetConfig+0x114>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d00f      	beq.n	80077c0 <TIM_OC2_SetConfig+0xc0>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	4a1e      	ldr	r2, [pc, #120]	@ (800781c <TIM_OC2_SetConfig+0x11c>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d00b      	beq.n	80077c0 <TIM_OC2_SetConfig+0xc0>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	4a1d      	ldr	r2, [pc, #116]	@ (8007820 <TIM_OC2_SetConfig+0x120>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d007      	beq.n	80077c0 <TIM_OC2_SetConfig+0xc0>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	4a1c      	ldr	r2, [pc, #112]	@ (8007824 <TIM_OC2_SetConfig+0x124>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d003      	beq.n	80077c0 <TIM_OC2_SetConfig+0xc0>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	4a17      	ldr	r2, [pc, #92]	@ (8007818 <TIM_OC2_SetConfig+0x118>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d113      	bne.n	80077e8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80077c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80077ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	695b      	ldr	r3, [r3, #20]
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	693a      	ldr	r2, [r7, #16]
 80077d8:	4313      	orrs	r3, r2
 80077da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	699b      	ldr	r3, [r3, #24]
 80077e0:	009b      	lsls	r3, r3, #2
 80077e2:	693a      	ldr	r2, [r7, #16]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	693a      	ldr	r2, [r7, #16]
 80077ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	685a      	ldr	r2, [r3, #4]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	621a      	str	r2, [r3, #32]
}
 8007802:	bf00      	nop
 8007804:	371c      	adds	r7, #28
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	40012c00 	.word	0x40012c00
 8007814:	40013400 	.word	0x40013400
 8007818:	40015000 	.word	0x40015000
 800781c:	40014000 	.word	0x40014000
 8007820:	40014400 	.word	0x40014400
 8007824:	40014800 	.word	0x40014800

08007828 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007828:	b480      	push	{r7}
 800782a:	b087      	sub	sp, #28
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a1b      	ldr	r3, [r3, #32]
 8007836:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6a1b      	ldr	r3, [r3, #32]
 800783c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	69db      	ldr	r3, [r3, #28]
 800784e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800785a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f023 0303 	bic.w	r3, r3, #3
 8007862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	4313      	orrs	r3, r2
 800786c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007874:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	021b      	lsls	r3, r3, #8
 800787c:	697a      	ldr	r2, [r7, #20]
 800787e:	4313      	orrs	r3, r2
 8007880:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a2b      	ldr	r2, [pc, #172]	@ (8007934 <TIM_OC3_SetConfig+0x10c>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d007      	beq.n	800789a <TIM_OC3_SetConfig+0x72>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a2a      	ldr	r2, [pc, #168]	@ (8007938 <TIM_OC3_SetConfig+0x110>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d003      	beq.n	800789a <TIM_OC3_SetConfig+0x72>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	4a29      	ldr	r2, [pc, #164]	@ (800793c <TIM_OC3_SetConfig+0x114>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d10d      	bne.n	80078b6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80078a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	021b      	lsls	r3, r3, #8
 80078a8:	697a      	ldr	r2, [r7, #20]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80078b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	4a1e      	ldr	r2, [pc, #120]	@ (8007934 <TIM_OC3_SetConfig+0x10c>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d013      	beq.n	80078e6 <TIM_OC3_SetConfig+0xbe>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007938 <TIM_OC3_SetConfig+0x110>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d00f      	beq.n	80078e6 <TIM_OC3_SetConfig+0xbe>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	4a1d      	ldr	r2, [pc, #116]	@ (8007940 <TIM_OC3_SetConfig+0x118>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d00b      	beq.n	80078e6 <TIM_OC3_SetConfig+0xbe>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a1c      	ldr	r2, [pc, #112]	@ (8007944 <TIM_OC3_SetConfig+0x11c>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d007      	beq.n	80078e6 <TIM_OC3_SetConfig+0xbe>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a1b      	ldr	r2, [pc, #108]	@ (8007948 <TIM_OC3_SetConfig+0x120>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d003      	beq.n	80078e6 <TIM_OC3_SetConfig+0xbe>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a16      	ldr	r2, [pc, #88]	@ (800793c <TIM_OC3_SetConfig+0x114>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d113      	bne.n	800790e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80078ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80078ee:	693b      	ldr	r3, [r7, #16]
 80078f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80078f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	695b      	ldr	r3, [r3, #20]
 80078fa:	011b      	lsls	r3, r3, #4
 80078fc:	693a      	ldr	r2, [r7, #16]
 80078fe:	4313      	orrs	r3, r2
 8007900:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	699b      	ldr	r3, [r3, #24]
 8007906:	011b      	lsls	r3, r3, #4
 8007908:	693a      	ldr	r2, [r7, #16]
 800790a:	4313      	orrs	r3, r2
 800790c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	693a      	ldr	r2, [r7, #16]
 8007912:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	685a      	ldr	r2, [r3, #4]
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	697a      	ldr	r2, [r7, #20]
 8007926:	621a      	str	r2, [r3, #32]
}
 8007928:	bf00      	nop
 800792a:	371c      	adds	r7, #28
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr
 8007934:	40012c00 	.word	0x40012c00
 8007938:	40013400 	.word	0x40013400
 800793c:	40015000 	.word	0x40015000
 8007940:	40014000 	.word	0x40014000
 8007944:	40014400 	.word	0x40014400
 8007948:	40014800 	.word	0x40014800

0800794c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800794c:	b480      	push	{r7}
 800794e:	b087      	sub	sp, #28
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a1b      	ldr	r3, [r3, #32]
 8007960:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	69db      	ldr	r3, [r3, #28]
 8007972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800797a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800797e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007986:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	021b      	lsls	r3, r3, #8
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	4313      	orrs	r3, r2
 8007992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800799a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	031b      	lsls	r3, r3, #12
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4a2c      	ldr	r2, [pc, #176]	@ (8007a5c <TIM_OC4_SetConfig+0x110>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d007      	beq.n	80079c0 <TIM_OC4_SetConfig+0x74>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a2b      	ldr	r2, [pc, #172]	@ (8007a60 <TIM_OC4_SetConfig+0x114>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d003      	beq.n	80079c0 <TIM_OC4_SetConfig+0x74>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	4a2a      	ldr	r2, [pc, #168]	@ (8007a64 <TIM_OC4_SetConfig+0x118>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d10d      	bne.n	80079dc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80079c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	68db      	ldr	r3, [r3, #12]
 80079cc:	031b      	lsls	r3, r3, #12
 80079ce:	697a      	ldr	r2, [r7, #20]
 80079d0:	4313      	orrs	r3, r2
 80079d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80079da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a1f      	ldr	r2, [pc, #124]	@ (8007a5c <TIM_OC4_SetConfig+0x110>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d013      	beq.n	8007a0c <TIM_OC4_SetConfig+0xc0>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a1e      	ldr	r2, [pc, #120]	@ (8007a60 <TIM_OC4_SetConfig+0x114>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d00f      	beq.n	8007a0c <TIM_OC4_SetConfig+0xc0>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a1e      	ldr	r2, [pc, #120]	@ (8007a68 <TIM_OC4_SetConfig+0x11c>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d00b      	beq.n	8007a0c <TIM_OC4_SetConfig+0xc0>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4a1d      	ldr	r2, [pc, #116]	@ (8007a6c <TIM_OC4_SetConfig+0x120>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d007      	beq.n	8007a0c <TIM_OC4_SetConfig+0xc0>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4a1c      	ldr	r2, [pc, #112]	@ (8007a70 <TIM_OC4_SetConfig+0x124>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d003      	beq.n	8007a0c <TIM_OC4_SetConfig+0xc0>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4a17      	ldr	r2, [pc, #92]	@ (8007a64 <TIM_OC4_SetConfig+0x118>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d113      	bne.n	8007a34 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a12:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007a1a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	695b      	ldr	r3, [r3, #20]
 8007a20:	019b      	lsls	r3, r3, #6
 8007a22:	693a      	ldr	r2, [r7, #16]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	699b      	ldr	r3, [r3, #24]
 8007a2c:	019b      	lsls	r3, r3, #6
 8007a2e:	693a      	ldr	r2, [r7, #16]
 8007a30:	4313      	orrs	r3, r2
 8007a32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	693a      	ldr	r2, [r7, #16]
 8007a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	685a      	ldr	r2, [r3, #4]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	621a      	str	r2, [r3, #32]
}
 8007a4e:	bf00      	nop
 8007a50:	371c      	adds	r7, #28
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr
 8007a5a:	bf00      	nop
 8007a5c:	40012c00 	.word	0x40012c00
 8007a60:	40013400 	.word	0x40013400
 8007a64:	40015000 	.word	0x40015000
 8007a68:	40014000 	.word	0x40014000
 8007a6c:	40014400 	.word	0x40014400
 8007a70:	40014800 	.word	0x40014800

08007a74 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b087      	sub	sp, #28
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
 8007a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a1b      	ldr	r3, [r3, #32]
 8007a82:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6a1b      	ldr	r3, [r3, #32]
 8007a88:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68fa      	ldr	r2, [r7, #12]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007ab8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	041b      	lsls	r3, r3, #16
 8007ac0:	693a      	ldr	r2, [r7, #16]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a19      	ldr	r2, [pc, #100]	@ (8007b30 <TIM_OC5_SetConfig+0xbc>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d013      	beq.n	8007af6 <TIM_OC5_SetConfig+0x82>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a18      	ldr	r2, [pc, #96]	@ (8007b34 <TIM_OC5_SetConfig+0xc0>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d00f      	beq.n	8007af6 <TIM_OC5_SetConfig+0x82>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a17      	ldr	r2, [pc, #92]	@ (8007b38 <TIM_OC5_SetConfig+0xc4>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d00b      	beq.n	8007af6 <TIM_OC5_SetConfig+0x82>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a16      	ldr	r2, [pc, #88]	@ (8007b3c <TIM_OC5_SetConfig+0xc8>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d007      	beq.n	8007af6 <TIM_OC5_SetConfig+0x82>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a15      	ldr	r2, [pc, #84]	@ (8007b40 <TIM_OC5_SetConfig+0xcc>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d003      	beq.n	8007af6 <TIM_OC5_SetConfig+0x82>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	4a14      	ldr	r2, [pc, #80]	@ (8007b44 <TIM_OC5_SetConfig+0xd0>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d109      	bne.n	8007b0a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007afc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	695b      	ldr	r3, [r3, #20]
 8007b02:	021b      	lsls	r3, r3, #8
 8007b04:	697a      	ldr	r2, [r7, #20]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	697a      	ldr	r2, [r7, #20]
 8007b0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	685a      	ldr	r2, [r3, #4]
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	693a      	ldr	r2, [r7, #16]
 8007b22:	621a      	str	r2, [r3, #32]
}
 8007b24:	bf00      	nop
 8007b26:	371c      	adds	r7, #28
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr
 8007b30:	40012c00 	.word	0x40012c00
 8007b34:	40013400 	.word	0x40013400
 8007b38:	40014000 	.word	0x40014000
 8007b3c:	40014400 	.word	0x40014400
 8007b40:	40014800 	.word	0x40014800
 8007b44:	40015000 	.word	0x40015000

08007b48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b087      	sub	sp, #28
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a1b      	ldr	r3, [r3, #32]
 8007b56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a1b      	ldr	r3, [r3, #32]
 8007b5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007b76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	021b      	lsls	r3, r3, #8
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	4313      	orrs	r3, r2
 8007b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007b8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	051b      	lsls	r3, r3, #20
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a1a      	ldr	r2, [pc, #104]	@ (8007c08 <TIM_OC6_SetConfig+0xc0>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d013      	beq.n	8007bcc <TIM_OC6_SetConfig+0x84>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	4a19      	ldr	r2, [pc, #100]	@ (8007c0c <TIM_OC6_SetConfig+0xc4>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d00f      	beq.n	8007bcc <TIM_OC6_SetConfig+0x84>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a18      	ldr	r2, [pc, #96]	@ (8007c10 <TIM_OC6_SetConfig+0xc8>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d00b      	beq.n	8007bcc <TIM_OC6_SetConfig+0x84>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	4a17      	ldr	r2, [pc, #92]	@ (8007c14 <TIM_OC6_SetConfig+0xcc>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d007      	beq.n	8007bcc <TIM_OC6_SetConfig+0x84>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a16      	ldr	r2, [pc, #88]	@ (8007c18 <TIM_OC6_SetConfig+0xd0>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d003      	beq.n	8007bcc <TIM_OC6_SetConfig+0x84>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	4a15      	ldr	r2, [pc, #84]	@ (8007c1c <TIM_OC6_SetConfig+0xd4>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d109      	bne.n	8007be0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007bd2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	695b      	ldr	r3, [r3, #20]
 8007bd8:	029b      	lsls	r3, r3, #10
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	697a      	ldr	r2, [r7, #20]
 8007be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	685a      	ldr	r2, [r3, #4]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	693a      	ldr	r2, [r7, #16]
 8007bf8:	621a      	str	r2, [r3, #32]
}
 8007bfa:	bf00      	nop
 8007bfc:	371c      	adds	r7, #28
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr
 8007c06:	bf00      	nop
 8007c08:	40012c00 	.word	0x40012c00
 8007c0c:	40013400 	.word	0x40013400
 8007c10:	40014000 	.word	0x40014000
 8007c14:	40014400 	.word	0x40014400
 8007c18:	40014800 	.word	0x40014800
 8007c1c:	40015000 	.word	0x40015000

08007c20 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b087      	sub	sp, #28
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	60b9      	str	r1, [r7, #8]
 8007c2a:	607a      	str	r2, [r7, #4]
 8007c2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6a1b      	ldr	r3, [r3, #32]
 8007c32:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	f023 0201 	bic.w	r2, r3, #1
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	699b      	ldr	r3, [r3, #24]
 8007c44:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	4a28      	ldr	r2, [pc, #160]	@ (8007cec <TIM_TI1_SetConfig+0xcc>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d01b      	beq.n	8007c86 <TIM_TI1_SetConfig+0x66>
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c54:	d017      	beq.n	8007c86 <TIM_TI1_SetConfig+0x66>
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	4a25      	ldr	r2, [pc, #148]	@ (8007cf0 <TIM_TI1_SetConfig+0xd0>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d013      	beq.n	8007c86 <TIM_TI1_SetConfig+0x66>
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	4a24      	ldr	r2, [pc, #144]	@ (8007cf4 <TIM_TI1_SetConfig+0xd4>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d00f      	beq.n	8007c86 <TIM_TI1_SetConfig+0x66>
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	4a23      	ldr	r2, [pc, #140]	@ (8007cf8 <TIM_TI1_SetConfig+0xd8>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d00b      	beq.n	8007c86 <TIM_TI1_SetConfig+0x66>
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	4a22      	ldr	r2, [pc, #136]	@ (8007cfc <TIM_TI1_SetConfig+0xdc>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d007      	beq.n	8007c86 <TIM_TI1_SetConfig+0x66>
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	4a21      	ldr	r2, [pc, #132]	@ (8007d00 <TIM_TI1_SetConfig+0xe0>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d003      	beq.n	8007c86 <TIM_TI1_SetConfig+0x66>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	4a20      	ldr	r2, [pc, #128]	@ (8007d04 <TIM_TI1_SetConfig+0xe4>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d101      	bne.n	8007c8a <TIM_TI1_SetConfig+0x6a>
 8007c86:	2301      	movs	r3, #1
 8007c88:	e000      	b.n	8007c8c <TIM_TI1_SetConfig+0x6c>
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d008      	beq.n	8007ca2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	f023 0303 	bic.w	r3, r3, #3
 8007c96:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	617b      	str	r3, [r7, #20]
 8007ca0:	e003      	b.n	8007caa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	f043 0301 	orr.w	r3, r3, #1
 8007ca8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007cb0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	011b      	lsls	r3, r3, #4
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	697a      	ldr	r2, [r7, #20]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	f023 030a 	bic.w	r3, r3, #10
 8007cc4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	f003 030a 	and.w	r3, r3, #10
 8007ccc:	693a      	ldr	r2, [r7, #16]
 8007cce:	4313      	orrs	r3, r2
 8007cd0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	697a      	ldr	r2, [r7, #20]
 8007cd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	693a      	ldr	r2, [r7, #16]
 8007cdc:	621a      	str	r2, [r3, #32]
}
 8007cde:	bf00      	nop
 8007ce0:	371c      	adds	r7, #28
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	40012c00 	.word	0x40012c00
 8007cf0:	40000400 	.word	0x40000400
 8007cf4:	40000800 	.word	0x40000800
 8007cf8:	40000c00 	.word	0x40000c00
 8007cfc:	40013400 	.word	0x40013400
 8007d00:	40014000 	.word	0x40014000
 8007d04:	40015000 	.word	0x40015000

08007d08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b087      	sub	sp, #28
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	60f8      	str	r0, [r7, #12]
 8007d10:	60b9      	str	r1, [r7, #8]
 8007d12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6a1b      	ldr	r3, [r3, #32]
 8007d18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	6a1b      	ldr	r3, [r3, #32]
 8007d1e:	f023 0201 	bic.w	r2, r3, #1
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	699b      	ldr	r3, [r3, #24]
 8007d2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	011b      	lsls	r3, r3, #4
 8007d38:	693a      	ldr	r2, [r7, #16]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	f023 030a 	bic.w	r3, r3, #10
 8007d44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d46:	697a      	ldr	r2, [r7, #20]
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	693a      	ldr	r2, [r7, #16]
 8007d52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	697a      	ldr	r2, [r7, #20]
 8007d58:	621a      	str	r2, [r3, #32]
}
 8007d5a:	bf00      	nop
 8007d5c:	371c      	adds	r7, #28
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr

08007d66 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007d66:	b480      	push	{r7}
 8007d68:	b087      	sub	sp, #28
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	60f8      	str	r0, [r7, #12]
 8007d6e:	60b9      	str	r1, [r7, #8]
 8007d70:	607a      	str	r2, [r7, #4]
 8007d72:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6a1b      	ldr	r3, [r3, #32]
 8007d78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6a1b      	ldr	r3, [r3, #32]
 8007d7e:	f023 0210 	bic.w	r2, r3, #16
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	699b      	ldr	r3, [r3, #24]
 8007d8a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	021b      	lsls	r3, r3, #8
 8007d98:	693a      	ldr	r2, [r7, #16]
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007da4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	031b      	lsls	r3, r3, #12
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	693a      	ldr	r2, [r7, #16]
 8007dae:	4313      	orrs	r3, r2
 8007db0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007db8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	011b      	lsls	r3, r3, #4
 8007dbe:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	693a      	ldr	r2, [r7, #16]
 8007dcc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	697a      	ldr	r2, [r7, #20]
 8007dd2:	621a      	str	r2, [r3, #32]
}
 8007dd4:	bf00      	nop
 8007dd6:	371c      	adds	r7, #28
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr

08007de0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b087      	sub	sp, #28
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6a1b      	ldr	r3, [r3, #32]
 8007df0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6a1b      	ldr	r3, [r3, #32]
 8007df6:	f023 0210 	bic.w	r2, r3, #16
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	699b      	ldr	r3, [r3, #24]
 8007e02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	031b      	lsls	r3, r3, #12
 8007e10:	693a      	ldr	r2, [r7, #16]
 8007e12:	4313      	orrs	r3, r2
 8007e14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007e1c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	011b      	lsls	r3, r3, #4
 8007e22:	697a      	ldr	r2, [r7, #20]
 8007e24:	4313      	orrs	r3, r2
 8007e26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	621a      	str	r2, [r3, #32]
}
 8007e34:	bf00      	nop
 8007e36:	371c      	adds	r7, #28
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b087      	sub	sp, #28
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	60f8      	str	r0, [r7, #12]
 8007e48:	60b9      	str	r1, [r7, #8]
 8007e4a:	607a      	str	r2, [r7, #4]
 8007e4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	6a1b      	ldr	r3, [r3, #32]
 8007e52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6a1b      	ldr	r3, [r3, #32]
 8007e58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	69db      	ldr	r3, [r3, #28]
 8007e64:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	f023 0303 	bic.w	r3, r3, #3
 8007e6c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007e6e:	693a      	ldr	r2, [r7, #16]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	4313      	orrs	r3, r2
 8007e74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e7c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	011b      	lsls	r3, r3, #4
 8007e82:	b2db      	uxtb	r3, r3
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007e90:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	021b      	lsls	r3, r3, #8
 8007e96:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007e9a:	697a      	ldr	r2, [r7, #20]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	693a      	ldr	r2, [r7, #16]
 8007ea4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	697a      	ldr	r2, [r7, #20]
 8007eaa:	621a      	str	r2, [r3, #32]
}
 8007eac:	bf00      	nop
 8007eae:	371c      	adds	r7, #28
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb6:	4770      	bx	lr

08007eb8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b087      	sub	sp, #28
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	607a      	str	r2, [r7, #4]
 8007ec4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6a1b      	ldr	r3, [r3, #32]
 8007eca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6a1b      	ldr	r3, [r3, #32]
 8007ed0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	69db      	ldr	r3, [r3, #28]
 8007edc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ee4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	021b      	lsls	r3, r3, #8
 8007eea:	693a      	ldr	r2, [r7, #16]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ef6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	031b      	lsls	r3, r3, #12
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	693a      	ldr	r2, [r7, #16]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007f0a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	031b      	lsls	r3, r3, #12
 8007f10:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007f14:	697a      	ldr	r2, [r7, #20]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	697a      	ldr	r2, [r7, #20]
 8007f24:	621a      	str	r2, [r3, #32]
}
 8007f26:	bf00      	nop
 8007f28:	371c      	adds	r7, #28
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr

08007f32 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f32:	b480      	push	{r7}
 8007f34:	b085      	sub	sp, #20
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	6078      	str	r0, [r7, #4]
 8007f3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007f48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f4e:	683a      	ldr	r2, [r7, #0]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	f043 0307 	orr.w	r3, r3, #7
 8007f58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	609a      	str	r2, [r3, #8]
}
 8007f60:	bf00      	nop
 8007f62:	3714      	adds	r7, #20
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b087      	sub	sp, #28
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	607a      	str	r2, [r7, #4]
 8007f78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	021a      	lsls	r2, r3, #8
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	431a      	orrs	r2, r3
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	697a      	ldr	r2, [r7, #20]
 8007f9e:	609a      	str	r2, [r3, #8]
}
 8007fa0:	bf00      	nop
 8007fa2:	371c      	adds	r7, #28
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b087      	sub	sp, #28
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	f003 031f 	and.w	r3, r3, #31
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6a1a      	ldr	r2, [r3, #32]
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	43db      	mvns	r3, r3
 8007fce:	401a      	ands	r2, r3
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6a1a      	ldr	r2, [r3, #32]
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	f003 031f 	and.w	r3, r3, #31
 8007fde:	6879      	ldr	r1, [r7, #4]
 8007fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8007fe4:	431a      	orrs	r2, r3
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	621a      	str	r2, [r3, #32]
}
 8007fea:	bf00      	nop
 8007fec:	371c      	adds	r7, #28
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr
	...

08007ff8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d109      	bne.n	800801c <HAL_TIMEx_PWMN_Start+0x24>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800800e:	b2db      	uxtb	r3, r3
 8008010:	2b01      	cmp	r3, #1
 8008012:	bf14      	ite	ne
 8008014:	2301      	movne	r3, #1
 8008016:	2300      	moveq	r3, #0
 8008018:	b2db      	uxtb	r3, r3
 800801a:	e022      	b.n	8008062 <HAL_TIMEx_PWMN_Start+0x6a>
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	2b04      	cmp	r3, #4
 8008020:	d109      	bne.n	8008036 <HAL_TIMEx_PWMN_Start+0x3e>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008028:	b2db      	uxtb	r3, r3
 800802a:	2b01      	cmp	r3, #1
 800802c:	bf14      	ite	ne
 800802e:	2301      	movne	r3, #1
 8008030:	2300      	moveq	r3, #0
 8008032:	b2db      	uxtb	r3, r3
 8008034:	e015      	b.n	8008062 <HAL_TIMEx_PWMN_Start+0x6a>
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	2b08      	cmp	r3, #8
 800803a:	d109      	bne.n	8008050 <HAL_TIMEx_PWMN_Start+0x58>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008042:	b2db      	uxtb	r3, r3
 8008044:	2b01      	cmp	r3, #1
 8008046:	bf14      	ite	ne
 8008048:	2301      	movne	r3, #1
 800804a:	2300      	moveq	r3, #0
 800804c:	b2db      	uxtb	r3, r3
 800804e:	e008      	b.n	8008062 <HAL_TIMEx_PWMN_Start+0x6a>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008056:	b2db      	uxtb	r3, r3
 8008058:	2b01      	cmp	r3, #1
 800805a:	bf14      	ite	ne
 800805c:	2301      	movne	r3, #1
 800805e:	2300      	moveq	r3, #0
 8008060:	b2db      	uxtb	r3, r3
 8008062:	2b00      	cmp	r3, #0
 8008064:	d001      	beq.n	800806a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	e073      	b.n	8008152 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d104      	bne.n	800807a <HAL_TIMEx_PWMN_Start+0x82>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2202      	movs	r2, #2
 8008074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008078:	e013      	b.n	80080a2 <HAL_TIMEx_PWMN_Start+0xaa>
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	2b04      	cmp	r3, #4
 800807e:	d104      	bne.n	800808a <HAL_TIMEx_PWMN_Start+0x92>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2202      	movs	r2, #2
 8008084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008088:	e00b      	b.n	80080a2 <HAL_TIMEx_PWMN_Start+0xaa>
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	2b08      	cmp	r3, #8
 800808e:	d104      	bne.n	800809a <HAL_TIMEx_PWMN_Start+0xa2>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2202      	movs	r2, #2
 8008094:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008098:	e003      	b.n	80080a2 <HAL_TIMEx_PWMN_Start+0xaa>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2202      	movs	r2, #2
 800809e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2204      	movs	r2, #4
 80080a8:	6839      	ldr	r1, [r7, #0]
 80080aa:	4618      	mov	r0, r3
 80080ac:	f000 fa4a 	bl	8008544 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80080be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a25      	ldr	r2, [pc, #148]	@ (800815c <HAL_TIMEx_PWMN_Start+0x164>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d022      	beq.n	8008110 <HAL_TIMEx_PWMN_Start+0x118>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080d2:	d01d      	beq.n	8008110 <HAL_TIMEx_PWMN_Start+0x118>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a21      	ldr	r2, [pc, #132]	@ (8008160 <HAL_TIMEx_PWMN_Start+0x168>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d018      	beq.n	8008110 <HAL_TIMEx_PWMN_Start+0x118>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a20      	ldr	r2, [pc, #128]	@ (8008164 <HAL_TIMEx_PWMN_Start+0x16c>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d013      	beq.n	8008110 <HAL_TIMEx_PWMN_Start+0x118>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a1e      	ldr	r2, [pc, #120]	@ (8008168 <HAL_TIMEx_PWMN_Start+0x170>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d00e      	beq.n	8008110 <HAL_TIMEx_PWMN_Start+0x118>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a1d      	ldr	r2, [pc, #116]	@ (800816c <HAL_TIMEx_PWMN_Start+0x174>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d009      	beq.n	8008110 <HAL_TIMEx_PWMN_Start+0x118>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a1b      	ldr	r2, [pc, #108]	@ (8008170 <HAL_TIMEx_PWMN_Start+0x178>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d004      	beq.n	8008110 <HAL_TIMEx_PWMN_Start+0x118>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a1a      	ldr	r2, [pc, #104]	@ (8008174 <HAL_TIMEx_PWMN_Start+0x17c>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d115      	bne.n	800813c <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	689a      	ldr	r2, [r3, #8]
 8008116:	4b18      	ldr	r3, [pc, #96]	@ (8008178 <HAL_TIMEx_PWMN_Start+0x180>)
 8008118:	4013      	ands	r3, r2
 800811a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2b06      	cmp	r3, #6
 8008120:	d015      	beq.n	800814e <HAL_TIMEx_PWMN_Start+0x156>
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008128:	d011      	beq.n	800814e <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681a      	ldr	r2, [r3, #0]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f042 0201 	orr.w	r2, r2, #1
 8008138:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800813a:	e008      	b.n	800814e <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f042 0201 	orr.w	r2, r2, #1
 800814a:	601a      	str	r2, [r3, #0]
 800814c:	e000      	b.n	8008150 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800814e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008150:	2300      	movs	r3, #0
}
 8008152:	4618      	mov	r0, r3
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	40012c00 	.word	0x40012c00
 8008160:	40000400 	.word	0x40000400
 8008164:	40000800 	.word	0x40000800
 8008168:	40000c00 	.word	0x40000c00
 800816c:	40013400 	.word	0x40013400
 8008170:	40014000 	.word	0x40014000
 8008174:	40015000 	.word	0x40015000
 8008178:	00010007 	.word	0x00010007

0800817c <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b082      	sub	sp, #8
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	2200      	movs	r2, #0
 800818c:	6839      	ldr	r1, [r7, #0]
 800818e:	4618      	mov	r0, r3
 8008190:	f000 f9d8 	bl	8008544 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	6a1a      	ldr	r2, [r3, #32]
 800819a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800819e:	4013      	ands	r3, r2
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d10f      	bne.n	80081c4 <HAL_TIMEx_PWMN_Stop+0x48>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	6a1a      	ldr	r2, [r3, #32]
 80081aa:	f244 4344 	movw	r3, #17476	@ 0x4444
 80081ae:	4013      	ands	r3, r2
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d107      	bne.n	80081c4 <HAL_TIMEx_PWMN_Stop+0x48>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80081c2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6a1a      	ldr	r2, [r3, #32]
 80081ca:	f241 1311 	movw	r3, #4369	@ 0x1111
 80081ce:	4013      	ands	r3, r2
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d10f      	bne.n	80081f4 <HAL_TIMEx_PWMN_Stop+0x78>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	6a1a      	ldr	r2, [r3, #32]
 80081da:	f244 4344 	movw	r3, #17476	@ 0x4444
 80081de:	4013      	ands	r3, r2
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d107      	bne.n	80081f4 <HAL_TIMEx_PWMN_Stop+0x78>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f022 0201 	bic.w	r2, r2, #1
 80081f2:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d104      	bne.n	8008204 <HAL_TIMEx_PWMN_Stop+0x88>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008202:	e013      	b.n	800822c <HAL_TIMEx_PWMN_Stop+0xb0>
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	2b04      	cmp	r3, #4
 8008208:	d104      	bne.n	8008214 <HAL_TIMEx_PWMN_Stop+0x98>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2201      	movs	r2, #1
 800820e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008212:	e00b      	b.n	800822c <HAL_TIMEx_PWMN_Stop+0xb0>
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	2b08      	cmp	r3, #8
 8008218:	d104      	bne.n	8008224 <HAL_TIMEx_PWMN_Stop+0xa8>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008222:	e003      	b.n	800822c <HAL_TIMEx_PWMN_Stop+0xb0>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 800822c:	2300      	movs	r3, #0
}
 800822e:	4618      	mov	r0, r3
 8008230:	3708      	adds	r7, #8
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
	...

08008238 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008238:	b480      	push	{r7}
 800823a:	b085      	sub	sp, #20
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008248:	2b01      	cmp	r3, #1
 800824a:	d101      	bne.n	8008250 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800824c:	2302      	movs	r3, #2
 800824e:	e074      	b.n	800833a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2202      	movs	r2, #2
 800825c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	689b      	ldr	r3, [r3, #8]
 800826e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a34      	ldr	r2, [pc, #208]	@ (8008348 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d009      	beq.n	800828e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a33      	ldr	r2, [pc, #204]	@ (800834c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d004      	beq.n	800828e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a31      	ldr	r2, [pc, #196]	@ (8008350 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d108      	bne.n	80082a0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008294:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	685b      	ldr	r3, [r3, #4]
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	4313      	orrs	r3, r2
 800829e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80082a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	68fa      	ldr	r2, [r7, #12]
 80082bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a21      	ldr	r2, [pc, #132]	@ (8008348 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d022      	beq.n	800830e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082d0:	d01d      	beq.n	800830e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a1f      	ldr	r2, [pc, #124]	@ (8008354 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d018      	beq.n	800830e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a1d      	ldr	r2, [pc, #116]	@ (8008358 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d013      	beq.n	800830e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a1c      	ldr	r2, [pc, #112]	@ (800835c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d00e      	beq.n	800830e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a15      	ldr	r2, [pc, #84]	@ (800834c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d009      	beq.n	800830e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a18      	ldr	r2, [pc, #96]	@ (8008360 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d004      	beq.n	800830e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a11      	ldr	r2, [pc, #68]	@ (8008350 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d10c      	bne.n	8008328 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008314:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	68ba      	ldr	r2, [r7, #8]
 800831c:	4313      	orrs	r3, r2
 800831e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	68ba      	ldr	r2, [r7, #8]
 8008326:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2200      	movs	r2, #0
 8008334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3714      	adds	r7, #20
 800833e:	46bd      	mov	sp, r7
 8008340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop
 8008348:	40012c00 	.word	0x40012c00
 800834c:	40013400 	.word	0x40013400
 8008350:	40015000 	.word	0x40015000
 8008354:	40000400 	.word	0x40000400
 8008358:	40000800 	.word	0x40000800
 800835c:	40000c00 	.word	0x40000c00
 8008360:	40014000 	.word	0x40014000

08008364 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008364:	b480      	push	{r7}
 8008366:	b085      	sub	sp, #20
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800836e:	2300      	movs	r3, #0
 8008370:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008378:	2b01      	cmp	r3, #1
 800837a:	d101      	bne.n	8008380 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800837c:	2302      	movs	r3, #2
 800837e:	e078      	b.n	8008472 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	4313      	orrs	r3, r2
 8008394:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	4313      	orrs	r3, r2
 80083b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4313      	orrs	r3, r2
 80083be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	691b      	ldr	r3, [r3, #16]
 80083ca:	4313      	orrs	r3, r2
 80083cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	695b      	ldr	r3, [r3, #20]
 80083d8:	4313      	orrs	r3, r2
 80083da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083e6:	4313      	orrs	r3, r2
 80083e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	699b      	ldr	r3, [r3, #24]
 80083f4:	041b      	lsls	r3, r3, #16
 80083f6:	4313      	orrs	r3, r2
 80083f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	69db      	ldr	r3, [r3, #28]
 8008404:	4313      	orrs	r3, r2
 8008406:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a1c      	ldr	r2, [pc, #112]	@ (8008480 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d009      	beq.n	8008426 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a1b      	ldr	r2, [pc, #108]	@ (8008484 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d004      	beq.n	8008426 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a19      	ldr	r2, [pc, #100]	@ (8008488 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d11c      	bne.n	8008460 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008430:	051b      	lsls	r3, r3, #20
 8008432:	4313      	orrs	r3, r2
 8008434:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	6a1b      	ldr	r3, [r3, #32]
 8008440:	4313      	orrs	r3, r2
 8008442:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800844e:	4313      	orrs	r3, r2
 8008450:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800845c:	4313      	orrs	r3, r2
 800845e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68fa      	ldr	r2, [r7, #12]
 8008466:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008470:	2300      	movs	r3, #0
}
 8008472:	4618      	mov	r0, r3
 8008474:	3714      	adds	r7, #20
 8008476:	46bd      	mov	sp, r7
 8008478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847c:	4770      	bx	lr
 800847e:	bf00      	nop
 8008480:	40012c00 	.word	0x40012c00
 8008484:	40013400 	.word	0x40013400
 8008488:	40015000 	.word	0x40015000

0800848c <HAL_TIMEx_ConfigDeadTime>:
  * @param  Deadtime Deadtime value
  * @note   This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigDeadTime(TIM_HandleTypeDef *htim, uint32_t Deadtime)
{
 800848c:	b480      	push	{r7}
 800848e:	b083      	sub	sp, #12
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DEADTIME(Deadtime));

  MODIFY_REG(htim->Instance->BDTR, TIM_BDTR_DTG, Deadtime);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800849c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	683a      	ldr	r2, [r7, #0]
 80084a6:	430a      	orrs	r2, r1
 80084a8:	645a      	str	r2, [r3, #68]	@ 0x44
  return HAL_OK;
 80084aa:	2300      	movs	r3, #0
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	370c      	adds	r7, #12
 80084b0:	46bd      	mov	sp, r7
 80084b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b6:	4770      	bx	lr

080084b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80084b8:	b480      	push	{r7}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80084c0:	bf00      	nop
 80084c2:	370c      	adds	r7, #12
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr

080084cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b083      	sub	sp, #12
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80084d4:	bf00      	nop
 80084d6:	370c      	adds	r7, #12
 80084d8:	46bd      	mov	sp, r7
 80084da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084de:	4770      	bx	lr

080084e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80084e8:	bf00      	nop
 80084ea:	370c      	adds	r7, #12
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr

080084f4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b083      	sub	sp, #12
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80084fc:	bf00      	nop
 80084fe:	370c      	adds	r7, #12
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008508:	b480      	push	{r7}
 800850a:	b083      	sub	sp, #12
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008510:	bf00      	nop
 8008512:	370c      	adds	r7, #12
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr

0800851c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800851c:	b480      	push	{r7}
 800851e:	b083      	sub	sp, #12
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008524:	bf00      	nop
 8008526:	370c      	adds	r7, #12
 8008528:	46bd      	mov	sp, r7
 800852a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852e:	4770      	bx	lr

08008530 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008530:	b480      	push	{r7}
 8008532:	b083      	sub	sp, #12
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008538:	bf00      	nop
 800853a:	370c      	adds	r7, #12
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008544:	b480      	push	{r7}
 8008546:	b087      	sub	sp, #28
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	f003 030f 	and.w	r3, r3, #15
 8008556:	2204      	movs	r2, #4
 8008558:	fa02 f303 	lsl.w	r3, r2, r3
 800855c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6a1a      	ldr	r2, [r3, #32]
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	43db      	mvns	r3, r3
 8008566:	401a      	ands	r2, r3
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	6a1a      	ldr	r2, [r3, #32]
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	f003 030f 	and.w	r3, r3, #15
 8008576:	6879      	ldr	r1, [r7, #4]
 8008578:	fa01 f303 	lsl.w	r3, r1, r3
 800857c:	431a      	orrs	r2, r3
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	621a      	str	r2, [r3, #32]
}
 8008582:	bf00      	nop
 8008584:	371c      	adds	r7, #28
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr

0800858e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800858e:	b580      	push	{r7, lr}
 8008590:	b082      	sub	sp, #8
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d101      	bne.n	80085a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	e042      	b.n	8008626 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d106      	bne.n	80085b8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f7f9 fc74 	bl	8001ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2224      	movs	r2, #36	@ 0x24
 80085bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f022 0201 	bic.w	r2, r2, #1
 80085ce:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d002      	beq.n	80085de <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f000 ff61 	bl	80094a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 fc62 	bl	8008ea8 <UART_SetConfig>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d101      	bne.n	80085ee <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	e01b      	b.n	8008626 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	685a      	ldr	r2, [r3, #4]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80085fc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	689a      	ldr	r2, [r3, #8]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800860c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f042 0201 	orr.w	r2, r2, #1
 800861c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 ffe0 	bl	80095e4 <UART_CheckIdleState>
 8008624:	4603      	mov	r3, r0
}
 8008626:	4618      	mov	r0, r3
 8008628:	3708      	adds	r7, #8
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}

0800862e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800862e:	b580      	push	{r7, lr}
 8008630:	b08a      	sub	sp, #40	@ 0x28
 8008632:	af02      	add	r7, sp, #8
 8008634:	60f8      	str	r0, [r7, #12]
 8008636:	60b9      	str	r1, [r7, #8]
 8008638:	603b      	str	r3, [r7, #0]
 800863a:	4613      	mov	r3, r2
 800863c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008644:	2b20      	cmp	r3, #32
 8008646:	d17b      	bne.n	8008740 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d002      	beq.n	8008654 <HAL_UART_Transmit+0x26>
 800864e:	88fb      	ldrh	r3, [r7, #6]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d101      	bne.n	8008658 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	e074      	b.n	8008742 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2200      	movs	r2, #0
 800865c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2221      	movs	r2, #33	@ 0x21
 8008664:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008668:	f7fa fa68 	bl	8002b3c <HAL_GetTick>
 800866c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	88fa      	ldrh	r2, [r7, #6]
 8008672:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	88fa      	ldrh	r2, [r7, #6]
 800867a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	689b      	ldr	r3, [r3, #8]
 8008682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008686:	d108      	bne.n	800869a <HAL_UART_Transmit+0x6c>
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	691b      	ldr	r3, [r3, #16]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d104      	bne.n	800869a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008690:	2300      	movs	r3, #0
 8008692:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	61bb      	str	r3, [r7, #24]
 8008698:	e003      	b.n	80086a2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800869e:	2300      	movs	r3, #0
 80086a0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80086a2:	e030      	b.n	8008706 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	9300      	str	r3, [sp, #0]
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	2200      	movs	r2, #0
 80086ac:	2180      	movs	r1, #128	@ 0x80
 80086ae:	68f8      	ldr	r0, [r7, #12]
 80086b0:	f001 f842 	bl	8009738 <UART_WaitOnFlagUntilTimeout>
 80086b4:	4603      	mov	r3, r0
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d005      	beq.n	80086c6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2220      	movs	r2, #32
 80086be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80086c2:	2303      	movs	r3, #3
 80086c4:	e03d      	b.n	8008742 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d10b      	bne.n	80086e4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80086cc:	69bb      	ldr	r3, [r7, #24]
 80086ce:	881b      	ldrh	r3, [r3, #0]
 80086d0:	461a      	mov	r2, r3
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086da:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	3302      	adds	r3, #2
 80086e0:	61bb      	str	r3, [r7, #24]
 80086e2:	e007      	b.n	80086f4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	781a      	ldrb	r2, [r3, #0]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80086ee:	69fb      	ldr	r3, [r7, #28]
 80086f0:	3301      	adds	r3, #1
 80086f2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80086fa:	b29b      	uxth	r3, r3
 80086fc:	3b01      	subs	r3, #1
 80086fe:	b29a      	uxth	r2, r3
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800870c:	b29b      	uxth	r3, r3
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1c8      	bne.n	80086a4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	9300      	str	r3, [sp, #0]
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	2200      	movs	r2, #0
 800871a:	2140      	movs	r1, #64	@ 0x40
 800871c:	68f8      	ldr	r0, [r7, #12]
 800871e:	f001 f80b 	bl	8009738 <UART_WaitOnFlagUntilTimeout>
 8008722:	4603      	mov	r3, r0
 8008724:	2b00      	cmp	r3, #0
 8008726:	d005      	beq.n	8008734 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2220      	movs	r2, #32
 800872c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008730:	2303      	movs	r3, #3
 8008732:	e006      	b.n	8008742 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2220      	movs	r2, #32
 8008738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800873c:	2300      	movs	r3, #0
 800873e:	e000      	b.n	8008742 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008740:	2302      	movs	r3, #2
  }
}
 8008742:	4618      	mov	r0, r3
 8008744:	3720      	adds	r7, #32
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
	...

0800874c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b08a      	sub	sp, #40	@ 0x28
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	60b9      	str	r1, [r7, #8]
 8008756:	4613      	mov	r3, r2
 8008758:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008760:	2b20      	cmp	r3, #32
 8008762:	d137      	bne.n	80087d4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d002      	beq.n	8008770 <HAL_UART_Receive_IT+0x24>
 800876a:	88fb      	ldrh	r3, [r7, #6]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d101      	bne.n	8008774 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008770:	2301      	movs	r3, #1
 8008772:	e030      	b.n	80087d6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2200      	movs	r2, #0
 8008778:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a18      	ldr	r2, [pc, #96]	@ (80087e0 <HAL_UART_Receive_IT+0x94>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d01f      	beq.n	80087c4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800878e:	2b00      	cmp	r3, #0
 8008790:	d018      	beq.n	80087c4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	e853 3f00 	ldrex	r3, [r3]
 800879e:	613b      	str	r3, [r7, #16]
   return(result);
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80087a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	461a      	mov	r2, r3
 80087ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b0:	623b      	str	r3, [r7, #32]
 80087b2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b4:	69f9      	ldr	r1, [r7, #28]
 80087b6:	6a3a      	ldr	r2, [r7, #32]
 80087b8:	e841 2300 	strex	r3, r2, [r1]
 80087bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80087be:	69bb      	ldr	r3, [r7, #24]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d1e6      	bne.n	8008792 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80087c4:	88fb      	ldrh	r3, [r7, #6]
 80087c6:	461a      	mov	r2, r3
 80087c8:	68b9      	ldr	r1, [r7, #8]
 80087ca:	68f8      	ldr	r0, [r7, #12]
 80087cc:	f001 f822 	bl	8009814 <UART_Start_Receive_IT>
 80087d0:	4603      	mov	r3, r0
 80087d2:	e000      	b.n	80087d6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80087d4:	2302      	movs	r3, #2
  }
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3728      	adds	r7, #40	@ 0x28
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	40008000 	.word	0x40008000

080087e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b0ba      	sub	sp, #232	@ 0xe8
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	69db      	ldr	r3, [r3, #28]
 80087f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800880a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800880e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008812:	4013      	ands	r3, r2
 8008814:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008818:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800881c:	2b00      	cmp	r3, #0
 800881e:	d11b      	bne.n	8008858 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008824:	f003 0320 	and.w	r3, r3, #32
 8008828:	2b00      	cmp	r3, #0
 800882a:	d015      	beq.n	8008858 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800882c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008830:	f003 0320 	and.w	r3, r3, #32
 8008834:	2b00      	cmp	r3, #0
 8008836:	d105      	bne.n	8008844 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008838:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800883c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008840:	2b00      	cmp	r3, #0
 8008842:	d009      	beq.n	8008858 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008848:	2b00      	cmp	r3, #0
 800884a:	f000 8300 	beq.w	8008e4e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	4798      	blx	r3
      }
      return;
 8008856:	e2fa      	b.n	8008e4e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008858:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 8123 	beq.w	8008aa8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008862:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008866:	4b8d      	ldr	r3, [pc, #564]	@ (8008a9c <HAL_UART_IRQHandler+0x2b8>)
 8008868:	4013      	ands	r3, r2
 800886a:	2b00      	cmp	r3, #0
 800886c:	d106      	bne.n	800887c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800886e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008872:	4b8b      	ldr	r3, [pc, #556]	@ (8008aa0 <HAL_UART_IRQHandler+0x2bc>)
 8008874:	4013      	ands	r3, r2
 8008876:	2b00      	cmp	r3, #0
 8008878:	f000 8116 	beq.w	8008aa8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800887c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008880:	f003 0301 	and.w	r3, r3, #1
 8008884:	2b00      	cmp	r3, #0
 8008886:	d011      	beq.n	80088ac <HAL_UART_IRQHandler+0xc8>
 8008888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800888c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008890:	2b00      	cmp	r3, #0
 8008892:	d00b      	beq.n	80088ac <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	2201      	movs	r2, #1
 800889a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088a2:	f043 0201 	orr.w	r2, r3, #1
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088b0:	f003 0302 	and.w	r3, r3, #2
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d011      	beq.n	80088dc <HAL_UART_IRQHandler+0xf8>
 80088b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088bc:	f003 0301 	and.w	r3, r3, #1
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d00b      	beq.n	80088dc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	2202      	movs	r2, #2
 80088ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088d2:	f043 0204 	orr.w	r2, r3, #4
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088e0:	f003 0304 	and.w	r3, r3, #4
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d011      	beq.n	800890c <HAL_UART_IRQHandler+0x128>
 80088e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088ec:	f003 0301 	and.w	r3, r3, #1
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d00b      	beq.n	800890c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2204      	movs	r2, #4
 80088fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008902:	f043 0202 	orr.w	r2, r3, #2
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800890c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008910:	f003 0308 	and.w	r3, r3, #8
 8008914:	2b00      	cmp	r3, #0
 8008916:	d017      	beq.n	8008948 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800891c:	f003 0320 	and.w	r3, r3, #32
 8008920:	2b00      	cmp	r3, #0
 8008922:	d105      	bne.n	8008930 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008924:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008928:	4b5c      	ldr	r3, [pc, #368]	@ (8008a9c <HAL_UART_IRQHandler+0x2b8>)
 800892a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800892c:	2b00      	cmp	r3, #0
 800892e:	d00b      	beq.n	8008948 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	2208      	movs	r2, #8
 8008936:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800893e:	f043 0208 	orr.w	r2, r3, #8
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800894c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008950:	2b00      	cmp	r3, #0
 8008952:	d012      	beq.n	800897a <HAL_UART_IRQHandler+0x196>
 8008954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008958:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800895c:	2b00      	cmp	r3, #0
 800895e:	d00c      	beq.n	800897a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008968:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008970:	f043 0220 	orr.w	r2, r3, #32
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008980:	2b00      	cmp	r3, #0
 8008982:	f000 8266 	beq.w	8008e52 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800898a:	f003 0320 	and.w	r3, r3, #32
 800898e:	2b00      	cmp	r3, #0
 8008990:	d013      	beq.n	80089ba <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008992:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008996:	f003 0320 	and.w	r3, r3, #32
 800899a:	2b00      	cmp	r3, #0
 800899c:	d105      	bne.n	80089aa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800899e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d007      	beq.n	80089ba <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d003      	beq.n	80089ba <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089c0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089ce:	2b40      	cmp	r3, #64	@ 0x40
 80089d0:	d005      	beq.n	80089de <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80089d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80089d6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d054      	beq.n	8008a88 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f001 f83a 	bl	8009a58 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089ee:	2b40      	cmp	r3, #64	@ 0x40
 80089f0:	d146      	bne.n	8008a80 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	3308      	adds	r3, #8
 80089f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a00:	e853 3f00 	ldrex	r3, [r3]
 8008a04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008a08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008a0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	3308      	adds	r3, #8
 8008a1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008a1e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008a22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a26:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008a2a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008a2e:	e841 2300 	strex	r3, r2, [r1]
 8008a32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008a36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d1d9      	bne.n	80089f2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d017      	beq.n	8008a78 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a4e:	4a15      	ldr	r2, [pc, #84]	@ (8008aa4 <HAL_UART_IRQHandler+0x2c0>)
 8008a50:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f7fc f833 	bl	8004ac4 <HAL_DMA_Abort_IT>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d019      	beq.n	8008a98 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008a72:	4610      	mov	r0, r2
 8008a74:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a76:	e00f      	b.n	8008a98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 f9ff 	bl	8008e7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a7e:	e00b      	b.n	8008a98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f000 f9fb 	bl	8008e7c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a86:	e007      	b.n	8008a98 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 f9f7 	bl	8008e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2200      	movs	r2, #0
 8008a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008a96:	e1dc      	b.n	8008e52 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a98:	bf00      	nop
    return;
 8008a9a:	e1da      	b.n	8008e52 <HAL_UART_IRQHandler+0x66e>
 8008a9c:	10000001 	.word	0x10000001
 8008aa0:	04000120 	.word	0x04000120
 8008aa4:	08009b25 	.word	0x08009b25

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	f040 8170 	bne.w	8008d92 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ab6:	f003 0310 	and.w	r3, r3, #16
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f000 8169 	beq.w	8008d92 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ac4:	f003 0310 	and.w	r3, r3, #16
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	f000 8162 	beq.w	8008d92 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2210      	movs	r2, #16
 8008ad4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	689b      	ldr	r3, [r3, #8]
 8008adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ae0:	2b40      	cmp	r3, #64	@ 0x40
 8008ae2:	f040 80d8 	bne.w	8008c96 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008af4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	f000 80af 	beq.w	8008c5c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008b04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	f080 80a7 	bcs.w	8008c5c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f003 0320 	and.w	r3, r3, #32
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	f040 8087 	bne.w	8008c3a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b34:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b38:	e853 3f00 	ldrex	r3, [r3]
 8008b3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b40:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	461a      	mov	r2, r3
 8008b52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008b5a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008b62:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008b66:	e841 2300 	strex	r3, r2, [r1]
 8008b6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008b6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d1da      	bne.n	8008b2c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	3308      	adds	r3, #8
 8008b7c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b80:	e853 3f00 	ldrex	r3, [r3]
 8008b84:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b88:	f023 0301 	bic.w	r3, r3, #1
 8008b8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	3308      	adds	r3, #8
 8008b96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008b9a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008b9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008ba2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008ba6:	e841 2300 	strex	r3, r2, [r1]
 8008baa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008bac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d1e1      	bne.n	8008b76 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	3308      	adds	r3, #8
 8008bb8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bbc:	e853 3f00 	ldrex	r3, [r3]
 8008bc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008bc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	3308      	adds	r3, #8
 8008bd2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008bd6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008bd8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bda:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008bdc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008bde:	e841 2300 	strex	r3, r2, [r1]
 8008be2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008be4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d1e3      	bne.n	8008bb2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2220      	movs	r2, #32
 8008bee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c00:	e853 3f00 	ldrex	r3, [r3]
 8008c04:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c08:	f023 0310 	bic.w	r3, r3, #16
 8008c0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	461a      	mov	r2, r3
 8008c16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c1a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c1c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c1e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c20:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c22:	e841 2300 	strex	r3, r2, [r1]
 8008c26:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d1e4      	bne.n	8008bf8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c34:	4618      	mov	r0, r3
 8008c36:	f7fb feec 	bl	8004a12 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2202      	movs	r2, #2
 8008c3e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	1ad3      	subs	r3, r2, r3
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	4619      	mov	r1, r3
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f000 f91b 	bl	8008e90 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008c5a:	e0fc      	b.n	8008e56 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c66:	429a      	cmp	r2, r3
 8008c68:	f040 80f5 	bne.w	8008e56 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f003 0320 	and.w	r3, r3, #32
 8008c7a:	2b20      	cmp	r3, #32
 8008c7c:	f040 80eb 	bne.w	8008e56 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2202      	movs	r2, #2
 8008c84:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 f8fe 	bl	8008e90 <HAL_UARTEx_RxEventCallback>
      return;
 8008c94:	e0df      	b.n	8008e56 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	1ad3      	subs	r3, r2, r3
 8008ca6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	f000 80d1 	beq.w	8008e5a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008cb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f000 80cc 	beq.w	8008e5a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cca:	e853 3f00 	ldrex	r3, [r3]
 8008cce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cd6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	461a      	mov	r2, r3
 8008ce0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008ce4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ce6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cec:	e841 2300 	strex	r3, r2, [r1]
 8008cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d1e4      	bne.n	8008cc2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	3308      	adds	r3, #8
 8008cfe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d02:	e853 3f00 	ldrex	r3, [r3]
 8008d06:	623b      	str	r3, [r7, #32]
   return(result);
 8008d08:	6a3b      	ldr	r3, [r7, #32]
 8008d0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d0e:	f023 0301 	bic.w	r3, r3, #1
 8008d12:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	3308      	adds	r3, #8
 8008d1c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d20:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d24:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d28:	e841 2300 	strex	r3, r2, [r1]
 8008d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d1e1      	bne.n	8008cf8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2220      	movs	r2, #32
 8008d38:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	e853 3f00 	ldrex	r3, [r3]
 8008d54:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	f023 0310 	bic.w	r3, r3, #16
 8008d5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	461a      	mov	r2, r3
 8008d66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008d6a:	61fb      	str	r3, [r7, #28]
 8008d6c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d6e:	69b9      	ldr	r1, [r7, #24]
 8008d70:	69fa      	ldr	r2, [r7, #28]
 8008d72:	e841 2300 	strex	r3, r2, [r1]
 8008d76:	617b      	str	r3, [r7, #20]
   return(result);
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d1e4      	bne.n	8008d48 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2202      	movs	r2, #2
 8008d82:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d88:	4619      	mov	r1, r3
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 f880 	bl	8008e90 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008d90:	e063      	b.n	8008e5a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d00e      	beq.n	8008dbc <HAL_UART_IRQHandler+0x5d8>
 8008d9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008da2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d008      	beq.n	8008dbc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008db2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f001 fc13 	bl	800a5e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008dba:	e051      	b.n	8008e60 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d014      	beq.n	8008df2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d105      	bne.n	8008de0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008dd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d008      	beq.n	8008df2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d03a      	beq.n	8008e5e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	4798      	blx	r3
    }
    return;
 8008df0:	e035      	b.n	8008e5e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d009      	beq.n	8008e12 <HAL_UART_IRQHandler+0x62e>
 8008dfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d003      	beq.n	8008e12 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 fe9c 	bl	8009b48 <UART_EndTransmit_IT>
    return;
 8008e10:	e026      	b.n	8008e60 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d009      	beq.n	8008e32 <HAL_UART_IRQHandler+0x64e>
 8008e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e22:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d003      	beq.n	8008e32 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f001 fbec 	bl	800a608 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e30:	e016      	b.n	8008e60 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d010      	beq.n	8008e60 <HAL_UART_IRQHandler+0x67c>
 8008e3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	da0c      	bge.n	8008e60 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f001 fbd4 	bl	800a5f4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e4c:	e008      	b.n	8008e60 <HAL_UART_IRQHandler+0x67c>
      return;
 8008e4e:	bf00      	nop
 8008e50:	e006      	b.n	8008e60 <HAL_UART_IRQHandler+0x67c>
    return;
 8008e52:	bf00      	nop
 8008e54:	e004      	b.n	8008e60 <HAL_UART_IRQHandler+0x67c>
      return;
 8008e56:	bf00      	nop
 8008e58:	e002      	b.n	8008e60 <HAL_UART_IRQHandler+0x67c>
      return;
 8008e5a:	bf00      	nop
 8008e5c:	e000      	b.n	8008e60 <HAL_UART_IRQHandler+0x67c>
    return;
 8008e5e:	bf00      	nop
  }
}
 8008e60:	37e8      	adds	r7, #232	@ 0xe8
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop

08008e68 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b083      	sub	sp, #12
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008e70:	bf00      	nop
 8008e72:	370c      	adds	r7, #12
 8008e74:	46bd      	mov	sp, r7
 8008e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7a:	4770      	bx	lr

08008e7c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b083      	sub	sp, #12
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008e84:	bf00      	nop
 8008e86:	370c      	adds	r7, #12
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr

08008e90 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b083      	sub	sp, #12
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
 8008e98:	460b      	mov	r3, r1
 8008e9a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008eac:	b08c      	sub	sp, #48	@ 0x30
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	689a      	ldr	r2, [r3, #8]
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	691b      	ldr	r3, [r3, #16]
 8008ec0:	431a      	orrs	r2, r3
 8008ec2:	697b      	ldr	r3, [r7, #20]
 8008ec4:	695b      	ldr	r3, [r3, #20]
 8008ec6:	431a      	orrs	r2, r3
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	69db      	ldr	r3, [r3, #28]
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	4baa      	ldr	r3, [pc, #680]	@ (8009180 <UART_SetConfig+0x2d8>)
 8008ed8:	4013      	ands	r3, r2
 8008eda:	697a      	ldr	r2, [r7, #20]
 8008edc:	6812      	ldr	r2, [r2, #0]
 8008ede:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ee0:	430b      	orrs	r3, r1
 8008ee2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	68da      	ldr	r2, [r3, #12]
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	430a      	orrs	r2, r1
 8008ef8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	699b      	ldr	r3, [r3, #24]
 8008efe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4a9f      	ldr	r2, [pc, #636]	@ (8009184 <UART_SetConfig+0x2dc>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d004      	beq.n	8008f14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	6a1b      	ldr	r3, [r3, #32]
 8008f0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f10:	4313      	orrs	r3, r2
 8008f12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008f1e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008f22:	697a      	ldr	r2, [r7, #20]
 8008f24:	6812      	ldr	r2, [r2, #0]
 8008f26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f28:	430b      	orrs	r3, r1
 8008f2a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008f2c:	697b      	ldr	r3, [r7, #20]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f32:	f023 010f 	bic.w	r1, r3, #15
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	430a      	orrs	r2, r1
 8008f40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a90      	ldr	r2, [pc, #576]	@ (8009188 <UART_SetConfig+0x2e0>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d125      	bne.n	8008f98 <UART_SetConfig+0xf0>
 8008f4c:	4b8f      	ldr	r3, [pc, #572]	@ (800918c <UART_SetConfig+0x2e4>)
 8008f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f52:	f003 0303 	and.w	r3, r3, #3
 8008f56:	2b03      	cmp	r3, #3
 8008f58:	d81a      	bhi.n	8008f90 <UART_SetConfig+0xe8>
 8008f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f60 <UART_SetConfig+0xb8>)
 8008f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f60:	08008f71 	.word	0x08008f71
 8008f64:	08008f81 	.word	0x08008f81
 8008f68:	08008f79 	.word	0x08008f79
 8008f6c:	08008f89 	.word	0x08008f89
 8008f70:	2301      	movs	r3, #1
 8008f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f76:	e116      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8008f78:	2302      	movs	r3, #2
 8008f7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f7e:	e112      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8008f80:	2304      	movs	r3, #4
 8008f82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f86:	e10e      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8008f88:	2308      	movs	r3, #8
 8008f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f8e:	e10a      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8008f90:	2310      	movs	r3, #16
 8008f92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f96:	e106      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a7c      	ldr	r2, [pc, #496]	@ (8009190 <UART_SetConfig+0x2e8>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d138      	bne.n	8009014 <UART_SetConfig+0x16c>
 8008fa2:	4b7a      	ldr	r3, [pc, #488]	@ (800918c <UART_SetConfig+0x2e4>)
 8008fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fa8:	f003 030c 	and.w	r3, r3, #12
 8008fac:	2b0c      	cmp	r3, #12
 8008fae:	d82d      	bhi.n	800900c <UART_SetConfig+0x164>
 8008fb0:	a201      	add	r2, pc, #4	@ (adr r2, 8008fb8 <UART_SetConfig+0x110>)
 8008fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fb6:	bf00      	nop
 8008fb8:	08008fed 	.word	0x08008fed
 8008fbc:	0800900d 	.word	0x0800900d
 8008fc0:	0800900d 	.word	0x0800900d
 8008fc4:	0800900d 	.word	0x0800900d
 8008fc8:	08008ffd 	.word	0x08008ffd
 8008fcc:	0800900d 	.word	0x0800900d
 8008fd0:	0800900d 	.word	0x0800900d
 8008fd4:	0800900d 	.word	0x0800900d
 8008fd8:	08008ff5 	.word	0x08008ff5
 8008fdc:	0800900d 	.word	0x0800900d
 8008fe0:	0800900d 	.word	0x0800900d
 8008fe4:	0800900d 	.word	0x0800900d
 8008fe8:	08009005 	.word	0x08009005
 8008fec:	2300      	movs	r3, #0
 8008fee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ff2:	e0d8      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8008ff4:	2302      	movs	r3, #2
 8008ff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ffa:	e0d4      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8008ffc:	2304      	movs	r3, #4
 8008ffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009002:	e0d0      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009004:	2308      	movs	r3, #8
 8009006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800900a:	e0cc      	b.n	80091a6 <UART_SetConfig+0x2fe>
 800900c:	2310      	movs	r3, #16
 800900e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009012:	e0c8      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4a5e      	ldr	r2, [pc, #376]	@ (8009194 <UART_SetConfig+0x2ec>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d125      	bne.n	800906a <UART_SetConfig+0x1c2>
 800901e:	4b5b      	ldr	r3, [pc, #364]	@ (800918c <UART_SetConfig+0x2e4>)
 8009020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009024:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009028:	2b30      	cmp	r3, #48	@ 0x30
 800902a:	d016      	beq.n	800905a <UART_SetConfig+0x1b2>
 800902c:	2b30      	cmp	r3, #48	@ 0x30
 800902e:	d818      	bhi.n	8009062 <UART_SetConfig+0x1ba>
 8009030:	2b20      	cmp	r3, #32
 8009032:	d00a      	beq.n	800904a <UART_SetConfig+0x1a2>
 8009034:	2b20      	cmp	r3, #32
 8009036:	d814      	bhi.n	8009062 <UART_SetConfig+0x1ba>
 8009038:	2b00      	cmp	r3, #0
 800903a:	d002      	beq.n	8009042 <UART_SetConfig+0x19a>
 800903c:	2b10      	cmp	r3, #16
 800903e:	d008      	beq.n	8009052 <UART_SetConfig+0x1aa>
 8009040:	e00f      	b.n	8009062 <UART_SetConfig+0x1ba>
 8009042:	2300      	movs	r3, #0
 8009044:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009048:	e0ad      	b.n	80091a6 <UART_SetConfig+0x2fe>
 800904a:	2302      	movs	r3, #2
 800904c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009050:	e0a9      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009052:	2304      	movs	r3, #4
 8009054:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009058:	e0a5      	b.n	80091a6 <UART_SetConfig+0x2fe>
 800905a:	2308      	movs	r3, #8
 800905c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009060:	e0a1      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009062:	2310      	movs	r3, #16
 8009064:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009068:	e09d      	b.n	80091a6 <UART_SetConfig+0x2fe>
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a4a      	ldr	r2, [pc, #296]	@ (8009198 <UART_SetConfig+0x2f0>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d125      	bne.n	80090c0 <UART_SetConfig+0x218>
 8009074:	4b45      	ldr	r3, [pc, #276]	@ (800918c <UART_SetConfig+0x2e4>)
 8009076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800907a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800907e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009080:	d016      	beq.n	80090b0 <UART_SetConfig+0x208>
 8009082:	2bc0      	cmp	r3, #192	@ 0xc0
 8009084:	d818      	bhi.n	80090b8 <UART_SetConfig+0x210>
 8009086:	2b80      	cmp	r3, #128	@ 0x80
 8009088:	d00a      	beq.n	80090a0 <UART_SetConfig+0x1f8>
 800908a:	2b80      	cmp	r3, #128	@ 0x80
 800908c:	d814      	bhi.n	80090b8 <UART_SetConfig+0x210>
 800908e:	2b00      	cmp	r3, #0
 8009090:	d002      	beq.n	8009098 <UART_SetConfig+0x1f0>
 8009092:	2b40      	cmp	r3, #64	@ 0x40
 8009094:	d008      	beq.n	80090a8 <UART_SetConfig+0x200>
 8009096:	e00f      	b.n	80090b8 <UART_SetConfig+0x210>
 8009098:	2300      	movs	r3, #0
 800909a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800909e:	e082      	b.n	80091a6 <UART_SetConfig+0x2fe>
 80090a0:	2302      	movs	r3, #2
 80090a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090a6:	e07e      	b.n	80091a6 <UART_SetConfig+0x2fe>
 80090a8:	2304      	movs	r3, #4
 80090aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ae:	e07a      	b.n	80091a6 <UART_SetConfig+0x2fe>
 80090b0:	2308      	movs	r3, #8
 80090b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090b6:	e076      	b.n	80091a6 <UART_SetConfig+0x2fe>
 80090b8:	2310      	movs	r3, #16
 80090ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090be:	e072      	b.n	80091a6 <UART_SetConfig+0x2fe>
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a35      	ldr	r2, [pc, #212]	@ (800919c <UART_SetConfig+0x2f4>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d12a      	bne.n	8009120 <UART_SetConfig+0x278>
 80090ca:	4b30      	ldr	r3, [pc, #192]	@ (800918c <UART_SetConfig+0x2e4>)
 80090cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80090d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090d8:	d01a      	beq.n	8009110 <UART_SetConfig+0x268>
 80090da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090de:	d81b      	bhi.n	8009118 <UART_SetConfig+0x270>
 80090e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090e4:	d00c      	beq.n	8009100 <UART_SetConfig+0x258>
 80090e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090ea:	d815      	bhi.n	8009118 <UART_SetConfig+0x270>
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d003      	beq.n	80090f8 <UART_SetConfig+0x250>
 80090f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090f4:	d008      	beq.n	8009108 <UART_SetConfig+0x260>
 80090f6:	e00f      	b.n	8009118 <UART_SetConfig+0x270>
 80090f8:	2300      	movs	r3, #0
 80090fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090fe:	e052      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009100:	2302      	movs	r3, #2
 8009102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009106:	e04e      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009108:	2304      	movs	r3, #4
 800910a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800910e:	e04a      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009110:	2308      	movs	r3, #8
 8009112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009116:	e046      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009118:	2310      	movs	r3, #16
 800911a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800911e:	e042      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a17      	ldr	r2, [pc, #92]	@ (8009184 <UART_SetConfig+0x2dc>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d13a      	bne.n	80091a0 <UART_SetConfig+0x2f8>
 800912a:	4b18      	ldr	r3, [pc, #96]	@ (800918c <UART_SetConfig+0x2e4>)
 800912c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009130:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009134:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009138:	d01a      	beq.n	8009170 <UART_SetConfig+0x2c8>
 800913a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800913e:	d81b      	bhi.n	8009178 <UART_SetConfig+0x2d0>
 8009140:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009144:	d00c      	beq.n	8009160 <UART_SetConfig+0x2b8>
 8009146:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800914a:	d815      	bhi.n	8009178 <UART_SetConfig+0x2d0>
 800914c:	2b00      	cmp	r3, #0
 800914e:	d003      	beq.n	8009158 <UART_SetConfig+0x2b0>
 8009150:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009154:	d008      	beq.n	8009168 <UART_SetConfig+0x2c0>
 8009156:	e00f      	b.n	8009178 <UART_SetConfig+0x2d0>
 8009158:	2300      	movs	r3, #0
 800915a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800915e:	e022      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009160:	2302      	movs	r3, #2
 8009162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009166:	e01e      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009168:	2304      	movs	r3, #4
 800916a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800916e:	e01a      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009170:	2308      	movs	r3, #8
 8009172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009176:	e016      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009178:	2310      	movs	r3, #16
 800917a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800917e:	e012      	b.n	80091a6 <UART_SetConfig+0x2fe>
 8009180:	cfff69f3 	.word	0xcfff69f3
 8009184:	40008000 	.word	0x40008000
 8009188:	40013800 	.word	0x40013800
 800918c:	40021000 	.word	0x40021000
 8009190:	40004400 	.word	0x40004400
 8009194:	40004800 	.word	0x40004800
 8009198:	40004c00 	.word	0x40004c00
 800919c:	40005000 	.word	0x40005000
 80091a0:	2310      	movs	r3, #16
 80091a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4aae      	ldr	r2, [pc, #696]	@ (8009464 <UART_SetConfig+0x5bc>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	f040 8097 	bne.w	80092e0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80091b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091b6:	2b08      	cmp	r3, #8
 80091b8:	d823      	bhi.n	8009202 <UART_SetConfig+0x35a>
 80091ba:	a201      	add	r2, pc, #4	@ (adr r2, 80091c0 <UART_SetConfig+0x318>)
 80091bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091c0:	080091e5 	.word	0x080091e5
 80091c4:	08009203 	.word	0x08009203
 80091c8:	080091ed 	.word	0x080091ed
 80091cc:	08009203 	.word	0x08009203
 80091d0:	080091f3 	.word	0x080091f3
 80091d4:	08009203 	.word	0x08009203
 80091d8:	08009203 	.word	0x08009203
 80091dc:	08009203 	.word	0x08009203
 80091e0:	080091fb 	.word	0x080091fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091e4:	f7fc fd6c 	bl	8005cc0 <HAL_RCC_GetPCLK1Freq>
 80091e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80091ea:	e010      	b.n	800920e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091ec:	4b9e      	ldr	r3, [pc, #632]	@ (8009468 <UART_SetConfig+0x5c0>)
 80091ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80091f0:	e00d      	b.n	800920e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091f2:	f7fc fcf7 	bl	8005be4 <HAL_RCC_GetSysClockFreq>
 80091f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80091f8:	e009      	b.n	800920e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009200:	e005      	b.n	800920e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009202:	2300      	movs	r3, #0
 8009204:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800920c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800920e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009210:	2b00      	cmp	r3, #0
 8009212:	f000 8130 	beq.w	8009476 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800921a:	4a94      	ldr	r2, [pc, #592]	@ (800946c <UART_SetConfig+0x5c4>)
 800921c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009220:	461a      	mov	r2, r3
 8009222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009224:	fbb3 f3f2 	udiv	r3, r3, r2
 8009228:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	685a      	ldr	r2, [r3, #4]
 800922e:	4613      	mov	r3, r2
 8009230:	005b      	lsls	r3, r3, #1
 8009232:	4413      	add	r3, r2
 8009234:	69ba      	ldr	r2, [r7, #24]
 8009236:	429a      	cmp	r2, r3
 8009238:	d305      	bcc.n	8009246 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009240:	69ba      	ldr	r2, [r7, #24]
 8009242:	429a      	cmp	r2, r3
 8009244:	d903      	bls.n	800924e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800924c:	e113      	b.n	8009476 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800924e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009250:	2200      	movs	r2, #0
 8009252:	60bb      	str	r3, [r7, #8]
 8009254:	60fa      	str	r2, [r7, #12]
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800925a:	4a84      	ldr	r2, [pc, #528]	@ (800946c <UART_SetConfig+0x5c4>)
 800925c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009260:	b29b      	uxth	r3, r3
 8009262:	2200      	movs	r2, #0
 8009264:	603b      	str	r3, [r7, #0]
 8009266:	607a      	str	r2, [r7, #4]
 8009268:	e9d7 2300 	ldrd	r2, r3, [r7]
 800926c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009270:	f7f7 fbf4 	bl	8000a5c <__aeabi_uldivmod>
 8009274:	4602      	mov	r2, r0
 8009276:	460b      	mov	r3, r1
 8009278:	4610      	mov	r0, r2
 800927a:	4619      	mov	r1, r3
 800927c:	f04f 0200 	mov.w	r2, #0
 8009280:	f04f 0300 	mov.w	r3, #0
 8009284:	020b      	lsls	r3, r1, #8
 8009286:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800928a:	0202      	lsls	r2, r0, #8
 800928c:	6979      	ldr	r1, [r7, #20]
 800928e:	6849      	ldr	r1, [r1, #4]
 8009290:	0849      	lsrs	r1, r1, #1
 8009292:	2000      	movs	r0, #0
 8009294:	460c      	mov	r4, r1
 8009296:	4605      	mov	r5, r0
 8009298:	eb12 0804 	adds.w	r8, r2, r4
 800929c:	eb43 0905 	adc.w	r9, r3, r5
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	469a      	mov	sl, r3
 80092a8:	4693      	mov	fp, r2
 80092aa:	4652      	mov	r2, sl
 80092ac:	465b      	mov	r3, fp
 80092ae:	4640      	mov	r0, r8
 80092b0:	4649      	mov	r1, r9
 80092b2:	f7f7 fbd3 	bl	8000a5c <__aeabi_uldivmod>
 80092b6:	4602      	mov	r2, r0
 80092b8:	460b      	mov	r3, r1
 80092ba:	4613      	mov	r3, r2
 80092bc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80092be:	6a3b      	ldr	r3, [r7, #32]
 80092c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80092c4:	d308      	bcc.n	80092d8 <UART_SetConfig+0x430>
 80092c6:	6a3b      	ldr	r3, [r7, #32]
 80092c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092cc:	d204      	bcs.n	80092d8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	6a3a      	ldr	r2, [r7, #32]
 80092d4:	60da      	str	r2, [r3, #12]
 80092d6:	e0ce      	b.n	8009476 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80092d8:	2301      	movs	r3, #1
 80092da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80092de:	e0ca      	b.n	8009476 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	69db      	ldr	r3, [r3, #28]
 80092e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80092e8:	d166      	bne.n	80093b8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80092ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80092ee:	2b08      	cmp	r3, #8
 80092f0:	d827      	bhi.n	8009342 <UART_SetConfig+0x49a>
 80092f2:	a201      	add	r2, pc, #4	@ (adr r2, 80092f8 <UART_SetConfig+0x450>)
 80092f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092f8:	0800931d 	.word	0x0800931d
 80092fc:	08009325 	.word	0x08009325
 8009300:	0800932d 	.word	0x0800932d
 8009304:	08009343 	.word	0x08009343
 8009308:	08009333 	.word	0x08009333
 800930c:	08009343 	.word	0x08009343
 8009310:	08009343 	.word	0x08009343
 8009314:	08009343 	.word	0x08009343
 8009318:	0800933b 	.word	0x0800933b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800931c:	f7fc fcd0 	bl	8005cc0 <HAL_RCC_GetPCLK1Freq>
 8009320:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009322:	e014      	b.n	800934e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009324:	f7fc fce2 	bl	8005cec <HAL_RCC_GetPCLK2Freq>
 8009328:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800932a:	e010      	b.n	800934e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800932c:	4b4e      	ldr	r3, [pc, #312]	@ (8009468 <UART_SetConfig+0x5c0>)
 800932e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009330:	e00d      	b.n	800934e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009332:	f7fc fc57 	bl	8005be4 <HAL_RCC_GetSysClockFreq>
 8009336:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009338:	e009      	b.n	800934e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800933a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800933e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009340:	e005      	b.n	800934e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009342:	2300      	movs	r3, #0
 8009344:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009346:	2301      	movs	r3, #1
 8009348:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800934c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800934e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009350:	2b00      	cmp	r3, #0
 8009352:	f000 8090 	beq.w	8009476 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800935a:	4a44      	ldr	r2, [pc, #272]	@ (800946c <UART_SetConfig+0x5c4>)
 800935c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009360:	461a      	mov	r2, r3
 8009362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009364:	fbb3 f3f2 	udiv	r3, r3, r2
 8009368:	005a      	lsls	r2, r3, #1
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	085b      	lsrs	r3, r3, #1
 8009370:	441a      	add	r2, r3
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	685b      	ldr	r3, [r3, #4]
 8009376:	fbb2 f3f3 	udiv	r3, r2, r3
 800937a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800937c:	6a3b      	ldr	r3, [r7, #32]
 800937e:	2b0f      	cmp	r3, #15
 8009380:	d916      	bls.n	80093b0 <UART_SetConfig+0x508>
 8009382:	6a3b      	ldr	r3, [r7, #32]
 8009384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009388:	d212      	bcs.n	80093b0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800938a:	6a3b      	ldr	r3, [r7, #32]
 800938c:	b29b      	uxth	r3, r3
 800938e:	f023 030f 	bic.w	r3, r3, #15
 8009392:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009394:	6a3b      	ldr	r3, [r7, #32]
 8009396:	085b      	lsrs	r3, r3, #1
 8009398:	b29b      	uxth	r3, r3
 800939a:	f003 0307 	and.w	r3, r3, #7
 800939e:	b29a      	uxth	r2, r3
 80093a0:	8bfb      	ldrh	r3, [r7, #30]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	8bfa      	ldrh	r2, [r7, #30]
 80093ac:	60da      	str	r2, [r3, #12]
 80093ae:	e062      	b.n	8009476 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80093b0:	2301      	movs	r3, #1
 80093b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80093b6:	e05e      	b.n	8009476 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80093b8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80093bc:	2b08      	cmp	r3, #8
 80093be:	d828      	bhi.n	8009412 <UART_SetConfig+0x56a>
 80093c0:	a201      	add	r2, pc, #4	@ (adr r2, 80093c8 <UART_SetConfig+0x520>)
 80093c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093c6:	bf00      	nop
 80093c8:	080093ed 	.word	0x080093ed
 80093cc:	080093f5 	.word	0x080093f5
 80093d0:	080093fd 	.word	0x080093fd
 80093d4:	08009413 	.word	0x08009413
 80093d8:	08009403 	.word	0x08009403
 80093dc:	08009413 	.word	0x08009413
 80093e0:	08009413 	.word	0x08009413
 80093e4:	08009413 	.word	0x08009413
 80093e8:	0800940b 	.word	0x0800940b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093ec:	f7fc fc68 	bl	8005cc0 <HAL_RCC_GetPCLK1Freq>
 80093f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093f2:	e014      	b.n	800941e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80093f4:	f7fc fc7a 	bl	8005cec <HAL_RCC_GetPCLK2Freq>
 80093f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093fa:	e010      	b.n	800941e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093fc:	4b1a      	ldr	r3, [pc, #104]	@ (8009468 <UART_SetConfig+0x5c0>)
 80093fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009400:	e00d      	b.n	800941e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009402:	f7fc fbef 	bl	8005be4 <HAL_RCC_GetSysClockFreq>
 8009406:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009408:	e009      	b.n	800941e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800940a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800940e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009410:	e005      	b.n	800941e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009412:	2300      	movs	r3, #0
 8009414:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800941c:	bf00      	nop
    }

    if (pclk != 0U)
 800941e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009420:	2b00      	cmp	r3, #0
 8009422:	d028      	beq.n	8009476 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009428:	4a10      	ldr	r2, [pc, #64]	@ (800946c <UART_SetConfig+0x5c4>)
 800942a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800942e:	461a      	mov	r2, r3
 8009430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009432:	fbb3 f2f2 	udiv	r2, r3, r2
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	685b      	ldr	r3, [r3, #4]
 800943a:	085b      	lsrs	r3, r3, #1
 800943c:	441a      	add	r2, r3
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	fbb2 f3f3 	udiv	r3, r2, r3
 8009446:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009448:	6a3b      	ldr	r3, [r7, #32]
 800944a:	2b0f      	cmp	r3, #15
 800944c:	d910      	bls.n	8009470 <UART_SetConfig+0x5c8>
 800944e:	6a3b      	ldr	r3, [r7, #32]
 8009450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009454:	d20c      	bcs.n	8009470 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009456:	6a3b      	ldr	r3, [r7, #32]
 8009458:	b29a      	uxth	r2, r3
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	60da      	str	r2, [r3, #12]
 8009460:	e009      	b.n	8009476 <UART_SetConfig+0x5ce>
 8009462:	bf00      	nop
 8009464:	40008000 	.word	0x40008000
 8009468:	00f42400 	.word	0x00f42400
 800946c:	0800b4a4 	.word	0x0800b4a4
      }
      else
      {
        ret = HAL_ERROR;
 8009470:	2301      	movs	r3, #1
 8009472:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	2201      	movs	r2, #1
 800947a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	2201      	movs	r2, #1
 8009482:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	2200      	movs	r2, #0
 800948a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	2200      	movs	r2, #0
 8009490:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009492:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009496:	4618      	mov	r0, r3
 8009498:	3730      	adds	r7, #48	@ 0x30
 800949a:	46bd      	mov	sp, r7
 800949c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080094a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b083      	sub	sp, #12
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ac:	f003 0308 	and.w	r3, r3, #8
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d00a      	beq.n	80094ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	430a      	orrs	r2, r1
 80094c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ce:	f003 0301 	and.w	r3, r3, #1
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d00a      	beq.n	80094ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	685b      	ldr	r3, [r3, #4]
 80094dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	430a      	orrs	r2, r1
 80094ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094f0:	f003 0302 	and.w	r3, r3, #2
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d00a      	beq.n	800950e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	430a      	orrs	r2, r1
 800950c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009512:	f003 0304 	and.w	r3, r3, #4
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00a      	beq.n	8009530 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	685b      	ldr	r3, [r3, #4]
 8009520:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	430a      	orrs	r2, r1
 800952e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009534:	f003 0310 	and.w	r3, r3, #16
 8009538:	2b00      	cmp	r3, #0
 800953a:	d00a      	beq.n	8009552 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	689b      	ldr	r3, [r3, #8]
 8009542:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	430a      	orrs	r2, r1
 8009550:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009556:	f003 0320 	and.w	r3, r3, #32
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00a      	beq.n	8009574 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	430a      	orrs	r2, r1
 8009572:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800957c:	2b00      	cmp	r3, #0
 800957e:	d01a      	beq.n	80095b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	430a      	orrs	r2, r1
 8009594:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800959a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800959e:	d10a      	bne.n	80095b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	685b      	ldr	r3, [r3, #4]
 80095a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	430a      	orrs	r2, r1
 80095b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d00a      	beq.n	80095d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	430a      	orrs	r2, r1
 80095d6:	605a      	str	r2, [r3, #4]
  }
}
 80095d8:	bf00      	nop
 80095da:	370c      	adds	r7, #12
 80095dc:	46bd      	mov	sp, r7
 80095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e2:	4770      	bx	lr

080095e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b098      	sub	sp, #96	@ 0x60
 80095e8:	af02      	add	r7, sp, #8
 80095ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80095f4:	f7f9 faa2 	bl	8002b3c <HAL_GetTick>
 80095f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f003 0308 	and.w	r3, r3, #8
 8009604:	2b08      	cmp	r3, #8
 8009606:	d12f      	bne.n	8009668 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009608:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800960c:	9300      	str	r3, [sp, #0]
 800960e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009610:	2200      	movs	r2, #0
 8009612:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f000 f88e 	bl	8009738 <UART_WaitOnFlagUntilTimeout>
 800961c:	4603      	mov	r3, r0
 800961e:	2b00      	cmp	r3, #0
 8009620:	d022      	beq.n	8009668 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800962a:	e853 3f00 	ldrex	r3, [r3]
 800962e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009632:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009636:	653b      	str	r3, [r7, #80]	@ 0x50
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	461a      	mov	r2, r3
 800963e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009640:	647b      	str	r3, [r7, #68]	@ 0x44
 8009642:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009644:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009646:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009648:	e841 2300 	strex	r3, r2, [r1]
 800964c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800964e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009650:	2b00      	cmp	r3, #0
 8009652:	d1e6      	bne.n	8009622 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2220      	movs	r2, #32
 8009658:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2200      	movs	r2, #0
 8009660:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009664:	2303      	movs	r3, #3
 8009666:	e063      	b.n	8009730 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f003 0304 	and.w	r3, r3, #4
 8009672:	2b04      	cmp	r3, #4
 8009674:	d149      	bne.n	800970a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009676:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800967a:	9300      	str	r3, [sp, #0]
 800967c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800967e:	2200      	movs	r2, #0
 8009680:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 f857 	bl	8009738 <UART_WaitOnFlagUntilTimeout>
 800968a:	4603      	mov	r3, r0
 800968c:	2b00      	cmp	r3, #0
 800968e:	d03c      	beq.n	800970a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009698:	e853 3f00 	ldrex	r3, [r3]
 800969c:	623b      	str	r3, [r7, #32]
   return(result);
 800969e:	6a3b      	ldr	r3, [r7, #32]
 80096a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80096a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	461a      	mov	r2, r3
 80096ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80096b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096b6:	e841 2300 	strex	r3, r2, [r1]
 80096ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d1e6      	bne.n	8009690 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	3308      	adds	r3, #8
 80096c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	e853 3f00 	ldrex	r3, [r3]
 80096d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	f023 0301 	bic.w	r3, r3, #1
 80096d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	3308      	adds	r3, #8
 80096e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80096e2:	61fa      	str	r2, [r7, #28]
 80096e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e6:	69b9      	ldr	r1, [r7, #24]
 80096e8:	69fa      	ldr	r2, [r7, #28]
 80096ea:	e841 2300 	strex	r3, r2, [r1]
 80096ee:	617b      	str	r3, [r7, #20]
   return(result);
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d1e5      	bne.n	80096c2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2220      	movs	r2, #32
 80096fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2200      	movs	r2, #0
 8009702:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009706:	2303      	movs	r3, #3
 8009708:	e012      	b.n	8009730 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2220      	movs	r2, #32
 800970e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2220      	movs	r2, #32
 8009716:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2200      	movs	r2, #0
 800971e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2200      	movs	r2, #0
 8009724:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2200      	movs	r2, #0
 800972a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800972e:	2300      	movs	r3, #0
}
 8009730:	4618      	mov	r0, r3
 8009732:	3758      	adds	r7, #88	@ 0x58
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	603b      	str	r3, [r7, #0]
 8009744:	4613      	mov	r3, r2
 8009746:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009748:	e04f      	b.n	80097ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800974a:	69bb      	ldr	r3, [r7, #24]
 800974c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009750:	d04b      	beq.n	80097ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009752:	f7f9 f9f3 	bl	8002b3c <HAL_GetTick>
 8009756:	4602      	mov	r2, r0
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	1ad3      	subs	r3, r2, r3
 800975c:	69ba      	ldr	r2, [r7, #24]
 800975e:	429a      	cmp	r2, r3
 8009760:	d302      	bcc.n	8009768 <UART_WaitOnFlagUntilTimeout+0x30>
 8009762:	69bb      	ldr	r3, [r7, #24]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d101      	bne.n	800976c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009768:	2303      	movs	r3, #3
 800976a:	e04e      	b.n	800980a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f003 0304 	and.w	r3, r3, #4
 8009776:	2b00      	cmp	r3, #0
 8009778:	d037      	beq.n	80097ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	2b80      	cmp	r3, #128	@ 0x80
 800977e:	d034      	beq.n	80097ea <UART_WaitOnFlagUntilTimeout+0xb2>
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	2b40      	cmp	r3, #64	@ 0x40
 8009784:	d031      	beq.n	80097ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	69db      	ldr	r3, [r3, #28]
 800978c:	f003 0308 	and.w	r3, r3, #8
 8009790:	2b08      	cmp	r3, #8
 8009792:	d110      	bne.n	80097b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	2208      	movs	r2, #8
 800979a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800979c:	68f8      	ldr	r0, [r7, #12]
 800979e:	f000 f95b 	bl	8009a58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2208      	movs	r2, #8
 80097a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80097b2:	2301      	movs	r3, #1
 80097b4:	e029      	b.n	800980a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	69db      	ldr	r3, [r3, #28]
 80097bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80097c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097c4:	d111      	bne.n	80097ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80097ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80097d0:	68f8      	ldr	r0, [r7, #12]
 80097d2:	f000 f941 	bl	8009a58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2220      	movs	r2, #32
 80097da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80097e6:	2303      	movs	r3, #3
 80097e8:	e00f      	b.n	800980a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	69da      	ldr	r2, [r3, #28]
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	4013      	ands	r3, r2
 80097f4:	68ba      	ldr	r2, [r7, #8]
 80097f6:	429a      	cmp	r2, r3
 80097f8:	bf0c      	ite	eq
 80097fa:	2301      	moveq	r3, #1
 80097fc:	2300      	movne	r3, #0
 80097fe:	b2db      	uxtb	r3, r3
 8009800:	461a      	mov	r2, r3
 8009802:	79fb      	ldrb	r3, [r7, #7]
 8009804:	429a      	cmp	r2, r3
 8009806:	d0a0      	beq.n	800974a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009808:	2300      	movs	r3, #0
}
 800980a:	4618      	mov	r0, r3
 800980c:	3710      	adds	r7, #16
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}
	...

08009814 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009814:	b480      	push	{r7}
 8009816:	b0a3      	sub	sp, #140	@ 0x8c
 8009818:	af00      	add	r7, sp, #0
 800981a:	60f8      	str	r0, [r7, #12]
 800981c:	60b9      	str	r1, [r7, #8]
 800981e:	4613      	mov	r3, r2
 8009820:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	68ba      	ldr	r2, [r7, #8]
 8009826:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	88fa      	ldrh	r2, [r7, #6]
 800982c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	88fa      	ldrh	r2, [r7, #6]
 8009834:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2200      	movs	r2, #0
 800983c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	689b      	ldr	r3, [r3, #8]
 8009842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009846:	d10e      	bne.n	8009866 <UART_Start_Receive_IT+0x52>
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	691b      	ldr	r3, [r3, #16]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d105      	bne.n	800985c <UART_Start_Receive_IT+0x48>
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009856:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800985a:	e02d      	b.n	80098b8 <UART_Start_Receive_IT+0xa4>
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	22ff      	movs	r2, #255	@ 0xff
 8009860:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009864:	e028      	b.n	80098b8 <UART_Start_Receive_IT+0xa4>
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d10d      	bne.n	800988a <UART_Start_Receive_IT+0x76>
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	691b      	ldr	r3, [r3, #16]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d104      	bne.n	8009880 <UART_Start_Receive_IT+0x6c>
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	22ff      	movs	r2, #255	@ 0xff
 800987a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800987e:	e01b      	b.n	80098b8 <UART_Start_Receive_IT+0xa4>
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	227f      	movs	r2, #127	@ 0x7f
 8009884:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009888:	e016      	b.n	80098b8 <UART_Start_Receive_IT+0xa4>
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	689b      	ldr	r3, [r3, #8]
 800988e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009892:	d10d      	bne.n	80098b0 <UART_Start_Receive_IT+0x9c>
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	691b      	ldr	r3, [r3, #16]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d104      	bne.n	80098a6 <UART_Start_Receive_IT+0x92>
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	227f      	movs	r2, #127	@ 0x7f
 80098a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80098a4:	e008      	b.n	80098b8 <UART_Start_Receive_IT+0xa4>
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	223f      	movs	r2, #63	@ 0x3f
 80098aa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80098ae:	e003      	b.n	80098b8 <UART_Start_Receive_IT+0xa4>
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2200      	movs	r2, #0
 80098b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2222      	movs	r2, #34	@ 0x22
 80098c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	3308      	adds	r3, #8
 80098ce:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80098d2:	e853 3f00 	ldrex	r3, [r3]
 80098d6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80098d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80098da:	f043 0301 	orr.w	r3, r3, #1
 80098de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	3308      	adds	r3, #8
 80098e8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80098ec:	673a      	str	r2, [r7, #112]	@ 0x70
 80098ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098f0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80098f2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80098f4:	e841 2300 	strex	r3, r2, [r1]
 80098f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80098fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d1e3      	bne.n	80098c8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009904:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009908:	d14f      	bne.n	80099aa <UART_Start_Receive_IT+0x196>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009910:	88fa      	ldrh	r2, [r7, #6]
 8009912:	429a      	cmp	r2, r3
 8009914:	d349      	bcc.n	80099aa <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	689b      	ldr	r3, [r3, #8]
 800991a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800991e:	d107      	bne.n	8009930 <UART_Start_Receive_IT+0x11c>
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	691b      	ldr	r3, [r3, #16]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d103      	bne.n	8009930 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	4a47      	ldr	r2, [pc, #284]	@ (8009a48 <UART_Start_Receive_IT+0x234>)
 800992c:	675a      	str	r2, [r3, #116]	@ 0x74
 800992e:	e002      	b.n	8009936 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	4a46      	ldr	r2, [pc, #280]	@ (8009a4c <UART_Start_Receive_IT+0x238>)
 8009934:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	691b      	ldr	r3, [r3, #16]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d01a      	beq.n	8009974 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009944:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009946:	e853 3f00 	ldrex	r3, [r3]
 800994a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800994c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800994e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009952:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	461a      	mov	r2, r3
 800995c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009960:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009962:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009964:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009966:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009968:	e841 2300 	strex	r3, r2, [r1]
 800996c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800996e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009970:	2b00      	cmp	r3, #0
 8009972:	d1e4      	bne.n	800993e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	3308      	adds	r3, #8
 800997a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800997c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800997e:	e853 3f00 	ldrex	r3, [r3]
 8009982:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009986:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800998a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	3308      	adds	r3, #8
 8009992:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009994:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009996:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009998:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800999a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800999c:	e841 2300 	strex	r3, r2, [r1]
 80099a0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80099a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d1e5      	bne.n	8009974 <UART_Start_Receive_IT+0x160>
 80099a8:	e046      	b.n	8009a38 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099b2:	d107      	bne.n	80099c4 <UART_Start_Receive_IT+0x1b0>
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	691b      	ldr	r3, [r3, #16]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d103      	bne.n	80099c4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	4a24      	ldr	r2, [pc, #144]	@ (8009a50 <UART_Start_Receive_IT+0x23c>)
 80099c0:	675a      	str	r2, [r3, #116]	@ 0x74
 80099c2:	e002      	b.n	80099ca <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	4a23      	ldr	r2, [pc, #140]	@ (8009a54 <UART_Start_Receive_IT+0x240>)
 80099c8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	691b      	ldr	r3, [r3, #16]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d019      	beq.n	8009a06 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099da:	e853 3f00 	ldrex	r3, [r3]
 80099de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80099e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80099e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	461a      	mov	r2, r3
 80099ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80099f2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80099f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80099f8:	e841 2300 	strex	r3, r2, [r1]
 80099fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80099fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d1e6      	bne.n	80099d2 <UART_Start_Receive_IT+0x1be>
 8009a04:	e018      	b.n	8009a38 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a0c:	697b      	ldr	r3, [r7, #20]
 8009a0e:	e853 3f00 	ldrex	r3, [r3]
 8009a12:	613b      	str	r3, [r7, #16]
   return(result);
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	f043 0320 	orr.w	r3, r3, #32
 8009a1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	461a      	mov	r2, r3
 8009a22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a24:	623b      	str	r3, [r7, #32]
 8009a26:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a28:	69f9      	ldr	r1, [r7, #28]
 8009a2a:	6a3a      	ldr	r2, [r7, #32]
 8009a2c:	e841 2300 	strex	r3, r2, [r1]
 8009a30:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a32:	69bb      	ldr	r3, [r7, #24]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d1e6      	bne.n	8009a06 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	378c      	adds	r7, #140	@ 0x8c
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr
 8009a46:	bf00      	nop
 8009a48:	0800a275 	.word	0x0800a275
 8009a4c:	08009f11 	.word	0x08009f11
 8009a50:	08009d59 	.word	0x08009d59
 8009a54:	08009ba1 	.word	0x08009ba1

08009a58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b095      	sub	sp, #84	@ 0x54
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a68:	e853 3f00 	ldrex	r3, [r3]
 8009a6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009a80:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a86:	e841 2300 	strex	r3, r2, [r1]
 8009a8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1e6      	bne.n	8009a60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	3308      	adds	r3, #8
 8009a98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a9a:	6a3b      	ldr	r3, [r7, #32]
 8009a9c:	e853 3f00 	ldrex	r3, [r3]
 8009aa0:	61fb      	str	r3, [r7, #28]
   return(result);
 8009aa2:	69fb      	ldr	r3, [r7, #28]
 8009aa4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009aa8:	f023 0301 	bic.w	r3, r3, #1
 8009aac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	3308      	adds	r3, #8
 8009ab4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ab6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009abc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009abe:	e841 2300 	strex	r3, r2, [r1]
 8009ac2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d1e3      	bne.n	8009a92 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ace:	2b01      	cmp	r3, #1
 8009ad0:	d118      	bne.n	8009b04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	e853 3f00 	ldrex	r3, [r3]
 8009ade:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	f023 0310 	bic.w	r3, r3, #16
 8009ae6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	461a      	mov	r2, r3
 8009aee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009af0:	61bb      	str	r3, [r7, #24]
 8009af2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009af4:	6979      	ldr	r1, [r7, #20]
 8009af6:	69ba      	ldr	r2, [r7, #24]
 8009af8:	e841 2300 	strex	r3, r2, [r1]
 8009afc:	613b      	str	r3, [r7, #16]
   return(result);
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d1e6      	bne.n	8009ad2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2220      	movs	r2, #32
 8009b08:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2200      	movs	r2, #0
 8009b16:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009b18:	bf00      	nop
 8009b1a:	3754      	adds	r7, #84	@ 0x54
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b084      	sub	sp, #16
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b30:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2200      	movs	r2, #0
 8009b36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009b3a:	68f8      	ldr	r0, [r7, #12]
 8009b3c:	f7ff f99e 	bl	8008e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b40:	bf00      	nop
 8009b42:	3710      	adds	r7, #16
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd80      	pop	{r7, pc}

08009b48 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b088      	sub	sp, #32
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	e853 3f00 	ldrex	r3, [r3]
 8009b5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b64:	61fb      	str	r3, [r7, #28]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	69fb      	ldr	r3, [r7, #28]
 8009b6e:	61bb      	str	r3, [r7, #24]
 8009b70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b72:	6979      	ldr	r1, [r7, #20]
 8009b74:	69ba      	ldr	r2, [r7, #24]
 8009b76:	e841 2300 	strex	r3, r2, [r1]
 8009b7a:	613b      	str	r3, [r7, #16]
   return(result);
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d1e6      	bne.n	8009b50 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2220      	movs	r2, #32
 8009b86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f7ff f969 	bl	8008e68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b96:	bf00      	nop
 8009b98:	3720      	adds	r7, #32
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
	...

08009ba0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b09c      	sub	sp, #112	@ 0x70
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009bae:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bb8:	2b22      	cmp	r3, #34	@ 0x22
 8009bba:	f040 80be 	bne.w	8009d3a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bc4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009bc8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009bcc:	b2d9      	uxtb	r1, r3
 8009bce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009bd2:	b2da      	uxtb	r2, r3
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bd8:	400a      	ands	r2, r1
 8009bda:	b2d2      	uxtb	r2, r2
 8009bdc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009be2:	1c5a      	adds	r2, r3, #1
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009bee:	b29b      	uxth	r3, r3
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	b29a      	uxth	r2, r3
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c00:	b29b      	uxth	r3, r3
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	f040 80a1 	bne.w	8009d4a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c10:	e853 3f00 	ldrex	r3, [r3]
 8009c14:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009c16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	461a      	mov	r2, r3
 8009c24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009c26:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009c28:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009c2c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009c2e:	e841 2300 	strex	r3, r2, [r1]
 8009c32:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009c34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1e6      	bne.n	8009c08 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	3308      	adds	r3, #8
 8009c40:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c44:	e853 3f00 	ldrex	r3, [r3]
 8009c48:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c4c:	f023 0301 	bic.w	r3, r3, #1
 8009c50:	667b      	str	r3, [r7, #100]	@ 0x64
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	3308      	adds	r3, #8
 8009c58:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009c5a:	647a      	str	r2, [r7, #68]	@ 0x44
 8009c5c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c60:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c62:	e841 2300 	strex	r3, r2, [r1]
 8009c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d1e5      	bne.n	8009c3a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2220      	movs	r2, #32
 8009c72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	4a33      	ldr	r2, [pc, #204]	@ (8009d54 <UART_RxISR_8BIT+0x1b4>)
 8009c88:	4293      	cmp	r3, r2
 8009c8a:	d01f      	beq.n	8009ccc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	685b      	ldr	r3, [r3, #4]
 8009c92:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d018      	beq.n	8009ccc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca2:	e853 3f00 	ldrex	r3, [r3]
 8009ca6:	623b      	str	r3, [r7, #32]
   return(result);
 8009ca8:	6a3b      	ldr	r3, [r7, #32]
 8009caa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009cae:	663b      	str	r3, [r7, #96]	@ 0x60
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8009cba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cbc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009cbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cc0:	e841 2300 	strex	r3, r2, [r1]
 8009cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d1e6      	bne.n	8009c9a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d12e      	bne.n	8009d32 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	e853 3f00 	ldrex	r3, [r3]
 8009ce6:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f023 0310 	bic.w	r3, r3, #16
 8009cee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	461a      	mov	r2, r3
 8009cf6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009cf8:	61fb      	str	r3, [r7, #28]
 8009cfa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cfc:	69b9      	ldr	r1, [r7, #24]
 8009cfe:	69fa      	ldr	r2, [r7, #28]
 8009d00:	e841 2300 	strex	r3, r2, [r1]
 8009d04:	617b      	str	r3, [r7, #20]
   return(result);
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d1e6      	bne.n	8009cda <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	69db      	ldr	r3, [r3, #28]
 8009d12:	f003 0310 	and.w	r3, r3, #16
 8009d16:	2b10      	cmp	r3, #16
 8009d18:	d103      	bne.n	8009d22 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	2210      	movs	r2, #16
 8009d20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d28:	4619      	mov	r1, r3
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f7ff f8b0 	bl	8008e90 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009d30:	e00b      	b.n	8009d4a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f7f7 fa94 	bl	8001260 <HAL_UART_RxCpltCallback>
}
 8009d38:	e007      	b.n	8009d4a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	699a      	ldr	r2, [r3, #24]
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f042 0208 	orr.w	r2, r2, #8
 8009d48:	619a      	str	r2, [r3, #24]
}
 8009d4a:	bf00      	nop
 8009d4c:	3770      	adds	r7, #112	@ 0x70
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}
 8009d52:	bf00      	nop
 8009d54:	40008000 	.word	0x40008000

08009d58 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b09c      	sub	sp, #112	@ 0x70
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009d66:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d70:	2b22      	cmp	r3, #34	@ 0x22
 8009d72:	f040 80be 	bne.w	8009ef2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d7c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d84:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009d86:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009d8a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009d8e:	4013      	ands	r3, r2
 8009d90:	b29a      	uxth	r2, r3
 8009d92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d94:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d9a:	1c9a      	adds	r2, r3, #2
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	3b01      	subs	r3, #1
 8009daa:	b29a      	uxth	r2, r3
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	f040 80a1 	bne.w	8009f02 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009dc8:	e853 3f00 	ldrex	r3, [r3]
 8009dcc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009dce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009dd4:	667b      	str	r3, [r7, #100]	@ 0x64
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	461a      	mov	r2, r3
 8009ddc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009dde:	657b      	str	r3, [r7, #84]	@ 0x54
 8009de0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009de4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009de6:	e841 2300 	strex	r3, r2, [r1]
 8009dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009dec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d1e6      	bne.n	8009dc0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	3308      	adds	r3, #8
 8009df8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dfc:	e853 3f00 	ldrex	r3, [r3]
 8009e00:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e04:	f023 0301 	bic.w	r3, r3, #1
 8009e08:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	3308      	adds	r3, #8
 8009e10:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009e12:	643a      	str	r2, [r7, #64]	@ 0x40
 8009e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e1a:	e841 2300 	strex	r3, r2, [r1]
 8009e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d1e5      	bne.n	8009df2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2220      	movs	r2, #32
 8009e2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2200      	movs	r2, #0
 8009e38:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a33      	ldr	r2, [pc, #204]	@ (8009f0c <UART_RxISR_16BIT+0x1b4>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d01f      	beq.n	8009e84 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	685b      	ldr	r3, [r3, #4]
 8009e4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d018      	beq.n	8009e84 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e58:	6a3b      	ldr	r3, [r7, #32]
 8009e5a:	e853 3f00 	ldrex	r3, [r3]
 8009e5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e60:	69fb      	ldr	r3, [r7, #28]
 8009e62:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009e66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e72:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e78:	e841 2300 	strex	r3, r2, [r1]
 8009e7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d1e6      	bne.n	8009e52 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e88:	2b01      	cmp	r3, #1
 8009e8a:	d12e      	bne.n	8009eea <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	e853 3f00 	ldrex	r3, [r3]
 8009e9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	f023 0310 	bic.w	r3, r3, #16
 8009ea6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	461a      	mov	r2, r3
 8009eae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009eb0:	61bb      	str	r3, [r7, #24]
 8009eb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb4:	6979      	ldr	r1, [r7, #20]
 8009eb6:	69ba      	ldr	r2, [r7, #24]
 8009eb8:	e841 2300 	strex	r3, r2, [r1]
 8009ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1e6      	bne.n	8009e92 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	69db      	ldr	r3, [r3, #28]
 8009eca:	f003 0310 	and.w	r3, r3, #16
 8009ece:	2b10      	cmp	r3, #16
 8009ed0:	d103      	bne.n	8009eda <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2210      	movs	r2, #16
 8009ed8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f7fe ffd4 	bl	8008e90 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ee8:	e00b      	b.n	8009f02 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f7f7 f9b8 	bl	8001260 <HAL_UART_RxCpltCallback>
}
 8009ef0:	e007      	b.n	8009f02 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	699a      	ldr	r2, [r3, #24]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f042 0208 	orr.w	r2, r2, #8
 8009f00:	619a      	str	r2, [r3, #24]
}
 8009f02:	bf00      	nop
 8009f04:	3770      	adds	r7, #112	@ 0x70
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd80      	pop	{r7, pc}
 8009f0a:	bf00      	nop
 8009f0c:	40008000 	.word	0x40008000

08009f10 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b0ac      	sub	sp, #176	@ 0xb0
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009f1e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	69db      	ldr	r3, [r3, #28]
 8009f28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f46:	2b22      	cmp	r3, #34	@ 0x22
 8009f48:	f040 8183 	bne.w	800a252 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009f52:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009f56:	e126      	b.n	800a1a6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f5e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009f62:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009f66:	b2d9      	uxtb	r1, r3
 8009f68:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009f6c:	b2da      	uxtb	r2, r3
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f72:	400a      	ands	r2, r1
 8009f74:	b2d2      	uxtb	r2, r2
 8009f76:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f7c:	1c5a      	adds	r2, r3, #1
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	3b01      	subs	r3, #1
 8009f8c:	b29a      	uxth	r2, r3
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	69db      	ldr	r3, [r3, #28]
 8009f9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009f9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fa2:	f003 0307 	and.w	r3, r3, #7
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d053      	beq.n	800a052 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009faa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fae:	f003 0301 	and.w	r3, r3, #1
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d011      	beq.n	8009fda <UART_RxISR_8BIT_FIFOEN+0xca>
 8009fb6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d00b      	beq.n	8009fda <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fd0:	f043 0201 	orr.w	r2, r3, #1
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fde:	f003 0302 	and.w	r3, r3, #2
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d011      	beq.n	800a00a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009fe6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009fea:	f003 0301 	and.w	r3, r3, #1
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d00b      	beq.n	800a00a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	2202      	movs	r2, #2
 8009ff8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a000:	f043 0204 	orr.w	r2, r3, #4
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a00a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a00e:	f003 0304 	and.w	r3, r3, #4
 800a012:	2b00      	cmp	r3, #0
 800a014:	d011      	beq.n	800a03a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a016:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a01a:	f003 0301 	and.w	r3, r3, #1
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d00b      	beq.n	800a03a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	2204      	movs	r2, #4
 800a028:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a030:	f043 0202 	orr.w	r2, r3, #2
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a040:	2b00      	cmp	r3, #0
 800a042:	d006      	beq.n	800a052 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f7fe ff19 	bl	8008e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a058:	b29b      	uxth	r3, r3
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	f040 80a3 	bne.w	800a1a6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a066:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a068:	e853 3f00 	ldrex	r3, [r3]
 800a06c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a06e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a070:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a074:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	461a      	mov	r2, r3
 800a07e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a082:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a084:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a086:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a088:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a08a:	e841 2300 	strex	r3, r2, [r1]
 800a08e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a090:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a092:	2b00      	cmp	r3, #0
 800a094:	d1e4      	bne.n	800a060 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	3308      	adds	r3, #8
 800a09c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a09e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0a0:	e853 3f00 	ldrex	r3, [r3]
 800a0a4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a0a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a0ac:	f023 0301 	bic.w	r3, r3, #1
 800a0b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	3308      	adds	r3, #8
 800a0ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a0be:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a0c0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a0c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a0c6:	e841 2300 	strex	r3, r2, [r1]
 800a0ca:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a0cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d1e1      	bne.n	800a096 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2220      	movs	r2, #32
 800a0d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4a60      	ldr	r2, [pc, #384]	@ (800a26c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d021      	beq.n	800a134 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d01a      	beq.n	800a134 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a104:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a106:	e853 3f00 	ldrex	r3, [r3]
 800a10a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a10c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a10e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a112:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	461a      	mov	r2, r3
 800a11c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a120:	657b      	str	r3, [r7, #84]	@ 0x54
 800a122:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a124:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a126:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a128:	e841 2300 	strex	r3, r2, [r1]
 800a12c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a12e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a130:	2b00      	cmp	r3, #0
 800a132:	d1e4      	bne.n	800a0fe <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a138:	2b01      	cmp	r3, #1
 800a13a:	d130      	bne.n	800a19e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2200      	movs	r2, #0
 800a140:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a14a:	e853 3f00 	ldrex	r3, [r3]
 800a14e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a152:	f023 0310 	bic.w	r3, r3, #16
 800a156:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	461a      	mov	r2, r3
 800a160:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a164:	643b      	str	r3, [r7, #64]	@ 0x40
 800a166:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a168:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a16a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a16c:	e841 2300 	strex	r3, r2, [r1]
 800a170:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a174:	2b00      	cmp	r3, #0
 800a176:	d1e4      	bne.n	800a142 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	69db      	ldr	r3, [r3, #28]
 800a17e:	f003 0310 	and.w	r3, r3, #16
 800a182:	2b10      	cmp	r3, #16
 800a184:	d103      	bne.n	800a18e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	2210      	movs	r2, #16
 800a18c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a194:	4619      	mov	r1, r3
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f7fe fe7a 	bl	8008e90 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a19c:	e00e      	b.n	800a1bc <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f7f7 f85e 	bl	8001260 <HAL_UART_RxCpltCallback>
        break;
 800a1a4:	e00a      	b.n	800a1bc <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a1a6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d006      	beq.n	800a1bc <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800a1ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1b2:	f003 0320 	and.w	r3, r3, #32
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	f47f aece 	bne.w	8009f58 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a1c2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a1c6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d049      	beq.n	800a262 <UART_RxISR_8BIT_FIFOEN+0x352>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a1d4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d242      	bcs.n	800a262 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	3308      	adds	r3, #8
 800a1e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1e4:	6a3b      	ldr	r3, [r7, #32]
 800a1e6:	e853 3f00 	ldrex	r3, [r3]
 800a1ea:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1ec:	69fb      	ldr	r3, [r7, #28]
 800a1ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a1f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	3308      	adds	r3, #8
 800a1fc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a200:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a202:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a204:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a206:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a208:	e841 2300 	strex	r3, r2, [r1]
 800a20c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a20e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a210:	2b00      	cmp	r3, #0
 800a212:	d1e3      	bne.n	800a1dc <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	4a16      	ldr	r2, [pc, #88]	@ (800a270 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800a218:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	e853 3f00 	ldrex	r3, [r3]
 800a226:	60bb      	str	r3, [r7, #8]
   return(result);
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	f043 0320 	orr.w	r3, r3, #32
 800a22e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	461a      	mov	r2, r3
 800a238:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a23c:	61bb      	str	r3, [r7, #24]
 800a23e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a240:	6979      	ldr	r1, [r7, #20]
 800a242:	69ba      	ldr	r2, [r7, #24]
 800a244:	e841 2300 	strex	r3, r2, [r1]
 800a248:	613b      	str	r3, [r7, #16]
   return(result);
 800a24a:	693b      	ldr	r3, [r7, #16]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d1e4      	bne.n	800a21a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a250:	e007      	b.n	800a262 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	699a      	ldr	r2, [r3, #24]
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	f042 0208 	orr.w	r2, r2, #8
 800a260:	619a      	str	r2, [r3, #24]
}
 800a262:	bf00      	nop
 800a264:	37b0      	adds	r7, #176	@ 0xb0
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}
 800a26a:	bf00      	nop
 800a26c:	40008000 	.word	0x40008000
 800a270:	08009ba1 	.word	0x08009ba1

0800a274 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b0ae      	sub	sp, #184	@ 0xb8
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a282:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	69db      	ldr	r3, [r3, #28]
 800a28c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	689b      	ldr	r3, [r3, #8]
 800a2a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a2aa:	2b22      	cmp	r3, #34	@ 0x22
 800a2ac:	f040 8187 	bne.w	800a5be <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a2b6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a2ba:	e12a      	b.n	800a512 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2c2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a2ce:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a2d2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a2d6:	4013      	ands	r3, r2
 800a2d8:	b29a      	uxth	r2, r3
 800a2da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a2de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2e4:	1c9a      	adds	r2, r3, #2
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a2f0:	b29b      	uxth	r3, r3
 800a2f2:	3b01      	subs	r3, #1
 800a2f4:	b29a      	uxth	r2, r3
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	69db      	ldr	r3, [r3, #28]
 800a302:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a306:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a30a:	f003 0307 	and.w	r3, r3, #7
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d053      	beq.n	800a3ba <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a312:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a316:	f003 0301 	and.w	r3, r3, #1
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d011      	beq.n	800a342 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a31e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a326:	2b00      	cmp	r3, #0
 800a328:	d00b      	beq.n	800a342 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	2201      	movs	r2, #1
 800a330:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a338:	f043 0201 	orr.w	r2, r3, #1
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a342:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a346:	f003 0302 	and.w	r3, r3, #2
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d011      	beq.n	800a372 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a34e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a352:	f003 0301 	and.w	r3, r3, #1
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00b      	beq.n	800a372 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	2202      	movs	r2, #2
 800a360:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a368:	f043 0204 	orr.w	r2, r3, #4
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a372:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a376:	f003 0304 	and.w	r3, r3, #4
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d011      	beq.n	800a3a2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a37e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a382:	f003 0301 	and.w	r3, r3, #1
 800a386:	2b00      	cmp	r3, #0
 800a388:	d00b      	beq.n	800a3a2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	2204      	movs	r2, #4
 800a390:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a398:	f043 0202 	orr.w	r2, r3, #2
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d006      	beq.n	800a3ba <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f7fe fd65 	bl	8008e7c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a3c0:	b29b      	uxth	r3, r3
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	f040 80a5 	bne.w	800a512 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3d0:	e853 3f00 	ldrex	r3, [r3]
 800a3d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a3d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a3dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a3ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a3ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a3f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a3f6:	e841 2300 	strex	r3, r2, [r1]
 800a3fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a3fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d1e2      	bne.n	800a3c8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	3308      	adds	r3, #8
 800a408:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a40a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a40c:	e853 3f00 	ldrex	r3, [r3]
 800a410:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a412:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a414:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a418:	f023 0301 	bic.w	r3, r3, #1
 800a41c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	3308      	adds	r3, #8
 800a426:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a42a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a42c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a42e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a430:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a432:	e841 2300 	strex	r3, r2, [r1]
 800a436:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a438:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d1e1      	bne.n	800a402 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2220      	movs	r2, #32
 800a442:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2200      	movs	r2, #0
 800a44a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2200      	movs	r2, #0
 800a450:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a60      	ldr	r2, [pc, #384]	@ (800a5d8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d021      	beq.n	800a4a0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a466:	2b00      	cmp	r3, #0
 800a468:	d01a      	beq.n	800a4a0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a470:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a472:	e853 3f00 	ldrex	r3, [r3]
 800a476:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a478:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a47a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a47e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	461a      	mov	r2, r3
 800a488:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a48c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a48e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a490:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a492:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a494:	e841 2300 	strex	r3, r2, [r1]
 800a498:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a49a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d1e4      	bne.n	800a46a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	d130      	bne.n	800a50a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4b6:	e853 3f00 	ldrex	r3, [r3]
 800a4ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a4bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4be:	f023 0310 	bic.w	r3, r3, #16
 800a4c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a4d0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a4d2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a4d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4d8:	e841 2300 	strex	r3, r2, [r1]
 800a4dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a4de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d1e4      	bne.n	800a4ae <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	69db      	ldr	r3, [r3, #28]
 800a4ea:	f003 0310 	and.w	r3, r3, #16
 800a4ee:	2b10      	cmp	r3, #16
 800a4f0:	d103      	bne.n	800a4fa <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	2210      	movs	r2, #16
 800a4f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a500:	4619      	mov	r1, r3
 800a502:	6878      	ldr	r0, [r7, #4]
 800a504:	f7fe fcc4 	bl	8008e90 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a508:	e00e      	b.n	800a528 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	f7f6 fea8 	bl	8001260 <HAL_UART_RxCpltCallback>
        break;
 800a510:	e00a      	b.n	800a528 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a512:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a516:	2b00      	cmp	r3, #0
 800a518:	d006      	beq.n	800a528 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800a51a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a51e:	f003 0320 	and.w	r3, r3, #32
 800a522:	2b00      	cmp	r3, #0
 800a524:	f47f aeca 	bne.w	800a2bc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a52e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a532:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a536:	2b00      	cmp	r3, #0
 800a538:	d049      	beq.n	800a5ce <UART_RxISR_16BIT_FIFOEN+0x35a>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a540:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a544:	429a      	cmp	r2, r3
 800a546:	d242      	bcs.n	800a5ce <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3308      	adds	r3, #8
 800a54e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a552:	e853 3f00 	ldrex	r3, [r3]
 800a556:	623b      	str	r3, [r7, #32]
   return(result);
 800a558:	6a3b      	ldr	r3, [r7, #32]
 800a55a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a55e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	3308      	adds	r3, #8
 800a568:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a56c:	633a      	str	r2, [r7, #48]	@ 0x30
 800a56e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a570:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a572:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a574:	e841 2300 	strex	r3, r2, [r1]
 800a578:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a57a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d1e3      	bne.n	800a548 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	4a16      	ldr	r2, [pc, #88]	@ (800a5dc <UART_RxISR_16BIT_FIFOEN+0x368>)
 800a584:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	e853 3f00 	ldrex	r3, [r3]
 800a592:	60fb      	str	r3, [r7, #12]
   return(result);
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	f043 0320 	orr.w	r3, r3, #32
 800a59a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	461a      	mov	r2, r3
 800a5a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a5a8:	61fb      	str	r3, [r7, #28]
 800a5aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ac:	69b9      	ldr	r1, [r7, #24]
 800a5ae:	69fa      	ldr	r2, [r7, #28]
 800a5b0:	e841 2300 	strex	r3, r2, [r1]
 800a5b4:	617b      	str	r3, [r7, #20]
   return(result);
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d1e4      	bne.n	800a586 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a5bc:	e007      	b.n	800a5ce <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	699a      	ldr	r2, [r3, #24]
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f042 0208 	orr.w	r2, r2, #8
 800a5cc:	619a      	str	r2, [r3, #24]
}
 800a5ce:	bf00      	nop
 800a5d0:	37b8      	adds	r7, #184	@ 0xb8
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	40008000 	.word	0x40008000
 800a5dc:	08009d59 	.word	0x08009d59

0800a5e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b083      	sub	sp, #12
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a5e8:	bf00      	nop
 800a5ea:	370c      	adds	r7, #12
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f2:	4770      	bx	lr

0800a5f4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b083      	sub	sp, #12
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a5fc:	bf00      	nop
 800a5fe:	370c      	adds	r7, #12
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a608:	b480      	push	{r7}
 800a60a:	b083      	sub	sp, #12
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a610:	bf00      	nop
 800a612:	370c      	adds	r7, #12
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr

0800a61c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b085      	sub	sp, #20
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a62a:	2b01      	cmp	r3, #1
 800a62c:	d101      	bne.n	800a632 <HAL_UARTEx_DisableFifoMode+0x16>
 800a62e:	2302      	movs	r3, #2
 800a630:	e027      	b.n	800a682 <HAL_UARTEx_DisableFifoMode+0x66>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2201      	movs	r2, #1
 800a636:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2224      	movs	r2, #36	@ 0x24
 800a63e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	681a      	ldr	r2, [r3, #0]
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f022 0201 	bic.w	r2, r2, #1
 800a658:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a660:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	68fa      	ldr	r2, [r7, #12]
 800a66e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2220      	movs	r2, #32
 800a674:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2200      	movs	r2, #0
 800a67c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a680:	2300      	movs	r3, #0
}
 800a682:	4618      	mov	r0, r3
 800a684:	3714      	adds	r7, #20
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr

0800a68e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a68e:	b580      	push	{r7, lr}
 800a690:	b084      	sub	sp, #16
 800a692:	af00      	add	r7, sp, #0
 800a694:	6078      	str	r0, [r7, #4]
 800a696:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a69e:	2b01      	cmp	r3, #1
 800a6a0:	d101      	bne.n	800a6a6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a6a2:	2302      	movs	r3, #2
 800a6a4:	e02d      	b.n	800a702 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2201      	movs	r2, #1
 800a6aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2224      	movs	r2, #36	@ 0x24
 800a6b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	681a      	ldr	r2, [r3, #0]
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f022 0201 	bic.w	r2, r2, #1
 800a6cc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	689b      	ldr	r3, [r3, #8]
 800a6d4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	683a      	ldr	r2, [r7, #0]
 800a6de:	430a      	orrs	r2, r1
 800a6e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 f850 	bl	800a788 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	68fa      	ldr	r2, [r7, #12]
 800a6ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2220      	movs	r2, #32
 800a6f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a700:	2300      	movs	r3, #0
}
 800a702:	4618      	mov	r0, r3
 800a704:	3710      	adds	r7, #16
 800a706:	46bd      	mov	sp, r7
 800a708:	bd80      	pop	{r7, pc}

0800a70a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a70a:	b580      	push	{r7, lr}
 800a70c:	b084      	sub	sp, #16
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
 800a712:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a71a:	2b01      	cmp	r3, #1
 800a71c:	d101      	bne.n	800a722 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a71e:	2302      	movs	r3, #2
 800a720:	e02d      	b.n	800a77e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	2201      	movs	r2, #1
 800a726:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	2224      	movs	r2, #36	@ 0x24
 800a72e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	681a      	ldr	r2, [r3, #0]
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f022 0201 	bic.w	r2, r2, #1
 800a748:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	689b      	ldr	r3, [r3, #8]
 800a750:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	683a      	ldr	r2, [r7, #0]
 800a75a:	430a      	orrs	r2, r1
 800a75c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 f812 	bl	800a788 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	68fa      	ldr	r2, [r7, #12]
 800a76a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2220      	movs	r2, #32
 800a770:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2200      	movs	r2, #0
 800a778:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a77c:	2300      	movs	r3, #0
}
 800a77e:	4618      	mov	r0, r3
 800a780:	3710      	adds	r7, #16
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}
	...

0800a788 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a788:	b480      	push	{r7}
 800a78a:	b085      	sub	sp, #20
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a794:	2b00      	cmp	r3, #0
 800a796:	d108      	bne.n	800a7aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2201      	movs	r2, #1
 800a79c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a7a8:	e031      	b.n	800a80e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a7aa:	2308      	movs	r3, #8
 800a7ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a7ae:	2308      	movs	r3, #8
 800a7b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	689b      	ldr	r3, [r3, #8]
 800a7b8:	0e5b      	lsrs	r3, r3, #25
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	f003 0307 	and.w	r3, r3, #7
 800a7c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	689b      	ldr	r3, [r3, #8]
 800a7c8:	0f5b      	lsrs	r3, r3, #29
 800a7ca:	b2db      	uxtb	r3, r3
 800a7cc:	f003 0307 	and.w	r3, r3, #7
 800a7d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a7d2:	7bbb      	ldrb	r3, [r7, #14]
 800a7d4:	7b3a      	ldrb	r2, [r7, #12]
 800a7d6:	4911      	ldr	r1, [pc, #68]	@ (800a81c <UARTEx_SetNbDataToProcess+0x94>)
 800a7d8:	5c8a      	ldrb	r2, [r1, r2]
 800a7da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a7de:	7b3a      	ldrb	r2, [r7, #12]
 800a7e0:	490f      	ldr	r1, [pc, #60]	@ (800a820 <UARTEx_SetNbDataToProcess+0x98>)
 800a7e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a7e4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7e8:	b29a      	uxth	r2, r3
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a7f0:	7bfb      	ldrb	r3, [r7, #15]
 800a7f2:	7b7a      	ldrb	r2, [r7, #13]
 800a7f4:	4909      	ldr	r1, [pc, #36]	@ (800a81c <UARTEx_SetNbDataToProcess+0x94>)
 800a7f6:	5c8a      	ldrb	r2, [r1, r2]
 800a7f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a7fc:	7b7a      	ldrb	r2, [r7, #13]
 800a7fe:	4908      	ldr	r1, [pc, #32]	@ (800a820 <UARTEx_SetNbDataToProcess+0x98>)
 800a800:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a802:	fb93 f3f2 	sdiv	r3, r3, r2
 800a806:	b29a      	uxth	r2, r3
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a80e:	bf00      	nop
 800a810:	3714      	adds	r7, #20
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr
 800a81a:	bf00      	nop
 800a81c:	0800b4bc 	.word	0x0800b4bc
 800a820:	0800b4c4 	.word	0x0800b4c4

0800a824 <atoi>:
 800a824:	220a      	movs	r2, #10
 800a826:	2100      	movs	r1, #0
 800a828:	f000 b87a 	b.w	800a920 <strtol>

0800a82c <_strtol_l.isra.0>:
 800a82c:	2b24      	cmp	r3, #36	@ 0x24
 800a82e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a832:	4686      	mov	lr, r0
 800a834:	4690      	mov	r8, r2
 800a836:	d801      	bhi.n	800a83c <_strtol_l.isra.0+0x10>
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d106      	bne.n	800a84a <_strtol_l.isra.0+0x1e>
 800a83c:	f000 f8b8 	bl	800a9b0 <__errno>
 800a840:	2316      	movs	r3, #22
 800a842:	6003      	str	r3, [r0, #0]
 800a844:	2000      	movs	r0, #0
 800a846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a84a:	4834      	ldr	r0, [pc, #208]	@ (800a91c <_strtol_l.isra.0+0xf0>)
 800a84c:	460d      	mov	r5, r1
 800a84e:	462a      	mov	r2, r5
 800a850:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a854:	5d06      	ldrb	r6, [r0, r4]
 800a856:	f016 0608 	ands.w	r6, r6, #8
 800a85a:	d1f8      	bne.n	800a84e <_strtol_l.isra.0+0x22>
 800a85c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a85e:	d110      	bne.n	800a882 <_strtol_l.isra.0+0x56>
 800a860:	782c      	ldrb	r4, [r5, #0]
 800a862:	2601      	movs	r6, #1
 800a864:	1c95      	adds	r5, r2, #2
 800a866:	f033 0210 	bics.w	r2, r3, #16
 800a86a:	d115      	bne.n	800a898 <_strtol_l.isra.0+0x6c>
 800a86c:	2c30      	cmp	r4, #48	@ 0x30
 800a86e:	d10d      	bne.n	800a88c <_strtol_l.isra.0+0x60>
 800a870:	782a      	ldrb	r2, [r5, #0]
 800a872:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a876:	2a58      	cmp	r2, #88	@ 0x58
 800a878:	d108      	bne.n	800a88c <_strtol_l.isra.0+0x60>
 800a87a:	786c      	ldrb	r4, [r5, #1]
 800a87c:	3502      	adds	r5, #2
 800a87e:	2310      	movs	r3, #16
 800a880:	e00a      	b.n	800a898 <_strtol_l.isra.0+0x6c>
 800a882:	2c2b      	cmp	r4, #43	@ 0x2b
 800a884:	bf04      	itt	eq
 800a886:	782c      	ldrbeq	r4, [r5, #0]
 800a888:	1c95      	addeq	r5, r2, #2
 800a88a:	e7ec      	b.n	800a866 <_strtol_l.isra.0+0x3a>
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d1f6      	bne.n	800a87e <_strtol_l.isra.0+0x52>
 800a890:	2c30      	cmp	r4, #48	@ 0x30
 800a892:	bf14      	ite	ne
 800a894:	230a      	movne	r3, #10
 800a896:	2308      	moveq	r3, #8
 800a898:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a89c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	fbbc f9f3 	udiv	r9, ip, r3
 800a8a6:	4610      	mov	r0, r2
 800a8a8:	fb03 ca19 	mls	sl, r3, r9, ip
 800a8ac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a8b0:	2f09      	cmp	r7, #9
 800a8b2:	d80f      	bhi.n	800a8d4 <_strtol_l.isra.0+0xa8>
 800a8b4:	463c      	mov	r4, r7
 800a8b6:	42a3      	cmp	r3, r4
 800a8b8:	dd1b      	ble.n	800a8f2 <_strtol_l.isra.0+0xc6>
 800a8ba:	1c57      	adds	r7, r2, #1
 800a8bc:	d007      	beq.n	800a8ce <_strtol_l.isra.0+0xa2>
 800a8be:	4581      	cmp	r9, r0
 800a8c0:	d314      	bcc.n	800a8ec <_strtol_l.isra.0+0xc0>
 800a8c2:	d101      	bne.n	800a8c8 <_strtol_l.isra.0+0x9c>
 800a8c4:	45a2      	cmp	sl, r4
 800a8c6:	db11      	blt.n	800a8ec <_strtol_l.isra.0+0xc0>
 800a8c8:	fb00 4003 	mla	r0, r0, r3, r4
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a8d2:	e7eb      	b.n	800a8ac <_strtol_l.isra.0+0x80>
 800a8d4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a8d8:	2f19      	cmp	r7, #25
 800a8da:	d801      	bhi.n	800a8e0 <_strtol_l.isra.0+0xb4>
 800a8dc:	3c37      	subs	r4, #55	@ 0x37
 800a8de:	e7ea      	b.n	800a8b6 <_strtol_l.isra.0+0x8a>
 800a8e0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a8e4:	2f19      	cmp	r7, #25
 800a8e6:	d804      	bhi.n	800a8f2 <_strtol_l.isra.0+0xc6>
 800a8e8:	3c57      	subs	r4, #87	@ 0x57
 800a8ea:	e7e4      	b.n	800a8b6 <_strtol_l.isra.0+0x8a>
 800a8ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a8f0:	e7ed      	b.n	800a8ce <_strtol_l.isra.0+0xa2>
 800a8f2:	1c53      	adds	r3, r2, #1
 800a8f4:	d108      	bne.n	800a908 <_strtol_l.isra.0+0xdc>
 800a8f6:	2322      	movs	r3, #34	@ 0x22
 800a8f8:	f8ce 3000 	str.w	r3, [lr]
 800a8fc:	4660      	mov	r0, ip
 800a8fe:	f1b8 0f00 	cmp.w	r8, #0
 800a902:	d0a0      	beq.n	800a846 <_strtol_l.isra.0+0x1a>
 800a904:	1e69      	subs	r1, r5, #1
 800a906:	e006      	b.n	800a916 <_strtol_l.isra.0+0xea>
 800a908:	b106      	cbz	r6, 800a90c <_strtol_l.isra.0+0xe0>
 800a90a:	4240      	negs	r0, r0
 800a90c:	f1b8 0f00 	cmp.w	r8, #0
 800a910:	d099      	beq.n	800a846 <_strtol_l.isra.0+0x1a>
 800a912:	2a00      	cmp	r2, #0
 800a914:	d1f6      	bne.n	800a904 <_strtol_l.isra.0+0xd8>
 800a916:	f8c8 1000 	str.w	r1, [r8]
 800a91a:	e794      	b.n	800a846 <_strtol_l.isra.0+0x1a>
 800a91c:	0800b4cd 	.word	0x0800b4cd

0800a920 <strtol>:
 800a920:	4613      	mov	r3, r2
 800a922:	460a      	mov	r2, r1
 800a924:	4601      	mov	r1, r0
 800a926:	4802      	ldr	r0, [pc, #8]	@ (800a930 <strtol+0x10>)
 800a928:	6800      	ldr	r0, [r0, #0]
 800a92a:	f7ff bf7f 	b.w	800a82c <_strtol_l.isra.0>
 800a92e:	bf00      	nop
 800a930:	20000010 	.word	0x20000010

0800a934 <sniprintf>:
 800a934:	b40c      	push	{r2, r3}
 800a936:	b530      	push	{r4, r5, lr}
 800a938:	4b18      	ldr	r3, [pc, #96]	@ (800a99c <sniprintf+0x68>)
 800a93a:	1e0c      	subs	r4, r1, #0
 800a93c:	681d      	ldr	r5, [r3, #0]
 800a93e:	b09d      	sub	sp, #116	@ 0x74
 800a940:	da08      	bge.n	800a954 <sniprintf+0x20>
 800a942:	238b      	movs	r3, #139	@ 0x8b
 800a944:	602b      	str	r3, [r5, #0]
 800a946:	f04f 30ff 	mov.w	r0, #4294967295
 800a94a:	b01d      	add	sp, #116	@ 0x74
 800a94c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a950:	b002      	add	sp, #8
 800a952:	4770      	bx	lr
 800a954:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a958:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a95c:	f04f 0300 	mov.w	r3, #0
 800a960:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a962:	bf14      	ite	ne
 800a964:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a968:	4623      	moveq	r3, r4
 800a96a:	9304      	str	r3, [sp, #16]
 800a96c:	9307      	str	r3, [sp, #28]
 800a96e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a972:	9002      	str	r0, [sp, #8]
 800a974:	9006      	str	r0, [sp, #24]
 800a976:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a97a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a97c:	ab21      	add	r3, sp, #132	@ 0x84
 800a97e:	a902      	add	r1, sp, #8
 800a980:	4628      	mov	r0, r5
 800a982:	9301      	str	r3, [sp, #4]
 800a984:	f000 f994 	bl	800acb0 <_svfiprintf_r>
 800a988:	1c43      	adds	r3, r0, #1
 800a98a:	bfbc      	itt	lt
 800a98c:	238b      	movlt	r3, #139	@ 0x8b
 800a98e:	602b      	strlt	r3, [r5, #0]
 800a990:	2c00      	cmp	r4, #0
 800a992:	d0da      	beq.n	800a94a <sniprintf+0x16>
 800a994:	9b02      	ldr	r3, [sp, #8]
 800a996:	2200      	movs	r2, #0
 800a998:	701a      	strb	r2, [r3, #0]
 800a99a:	e7d6      	b.n	800a94a <sniprintf+0x16>
 800a99c:	20000010 	.word	0x20000010

0800a9a0 <memset>:
 800a9a0:	4402      	add	r2, r0
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	4293      	cmp	r3, r2
 800a9a6:	d100      	bne.n	800a9aa <memset+0xa>
 800a9a8:	4770      	bx	lr
 800a9aa:	f803 1b01 	strb.w	r1, [r3], #1
 800a9ae:	e7f9      	b.n	800a9a4 <memset+0x4>

0800a9b0 <__errno>:
 800a9b0:	4b01      	ldr	r3, [pc, #4]	@ (800a9b8 <__errno+0x8>)
 800a9b2:	6818      	ldr	r0, [r3, #0]
 800a9b4:	4770      	bx	lr
 800a9b6:	bf00      	nop
 800a9b8:	20000010 	.word	0x20000010

0800a9bc <__libc_init_array>:
 800a9bc:	b570      	push	{r4, r5, r6, lr}
 800a9be:	4d0d      	ldr	r5, [pc, #52]	@ (800a9f4 <__libc_init_array+0x38>)
 800a9c0:	4c0d      	ldr	r4, [pc, #52]	@ (800a9f8 <__libc_init_array+0x3c>)
 800a9c2:	1b64      	subs	r4, r4, r5
 800a9c4:	10a4      	asrs	r4, r4, #2
 800a9c6:	2600      	movs	r6, #0
 800a9c8:	42a6      	cmp	r6, r4
 800a9ca:	d109      	bne.n	800a9e0 <__libc_init_array+0x24>
 800a9cc:	4d0b      	ldr	r5, [pc, #44]	@ (800a9fc <__libc_init_array+0x40>)
 800a9ce:	4c0c      	ldr	r4, [pc, #48]	@ (800aa00 <__libc_init_array+0x44>)
 800a9d0:	f000 fc64 	bl	800b29c <_init>
 800a9d4:	1b64      	subs	r4, r4, r5
 800a9d6:	10a4      	asrs	r4, r4, #2
 800a9d8:	2600      	movs	r6, #0
 800a9da:	42a6      	cmp	r6, r4
 800a9dc:	d105      	bne.n	800a9ea <__libc_init_array+0x2e>
 800a9de:	bd70      	pop	{r4, r5, r6, pc}
 800a9e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9e4:	4798      	blx	r3
 800a9e6:	3601      	adds	r6, #1
 800a9e8:	e7ee      	b.n	800a9c8 <__libc_init_array+0xc>
 800a9ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9ee:	4798      	blx	r3
 800a9f0:	3601      	adds	r6, #1
 800a9f2:	e7f2      	b.n	800a9da <__libc_init_array+0x1e>
 800a9f4:	0800b608 	.word	0x0800b608
 800a9f8:	0800b608 	.word	0x0800b608
 800a9fc:	0800b608 	.word	0x0800b608
 800aa00:	0800b60c 	.word	0x0800b60c

0800aa04 <__retarget_lock_acquire_recursive>:
 800aa04:	4770      	bx	lr

0800aa06 <__retarget_lock_release_recursive>:
 800aa06:	4770      	bx	lr

0800aa08 <_free_r>:
 800aa08:	b538      	push	{r3, r4, r5, lr}
 800aa0a:	4605      	mov	r5, r0
 800aa0c:	2900      	cmp	r1, #0
 800aa0e:	d041      	beq.n	800aa94 <_free_r+0x8c>
 800aa10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa14:	1f0c      	subs	r4, r1, #4
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	bfb8      	it	lt
 800aa1a:	18e4      	addlt	r4, r4, r3
 800aa1c:	f000 f8e0 	bl	800abe0 <__malloc_lock>
 800aa20:	4a1d      	ldr	r2, [pc, #116]	@ (800aa98 <_free_r+0x90>)
 800aa22:	6813      	ldr	r3, [r2, #0]
 800aa24:	b933      	cbnz	r3, 800aa34 <_free_r+0x2c>
 800aa26:	6063      	str	r3, [r4, #4]
 800aa28:	6014      	str	r4, [r2, #0]
 800aa2a:	4628      	mov	r0, r5
 800aa2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa30:	f000 b8dc 	b.w	800abec <__malloc_unlock>
 800aa34:	42a3      	cmp	r3, r4
 800aa36:	d908      	bls.n	800aa4a <_free_r+0x42>
 800aa38:	6820      	ldr	r0, [r4, #0]
 800aa3a:	1821      	adds	r1, r4, r0
 800aa3c:	428b      	cmp	r3, r1
 800aa3e:	bf01      	itttt	eq
 800aa40:	6819      	ldreq	r1, [r3, #0]
 800aa42:	685b      	ldreq	r3, [r3, #4]
 800aa44:	1809      	addeq	r1, r1, r0
 800aa46:	6021      	streq	r1, [r4, #0]
 800aa48:	e7ed      	b.n	800aa26 <_free_r+0x1e>
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	685b      	ldr	r3, [r3, #4]
 800aa4e:	b10b      	cbz	r3, 800aa54 <_free_r+0x4c>
 800aa50:	42a3      	cmp	r3, r4
 800aa52:	d9fa      	bls.n	800aa4a <_free_r+0x42>
 800aa54:	6811      	ldr	r1, [r2, #0]
 800aa56:	1850      	adds	r0, r2, r1
 800aa58:	42a0      	cmp	r0, r4
 800aa5a:	d10b      	bne.n	800aa74 <_free_r+0x6c>
 800aa5c:	6820      	ldr	r0, [r4, #0]
 800aa5e:	4401      	add	r1, r0
 800aa60:	1850      	adds	r0, r2, r1
 800aa62:	4283      	cmp	r3, r0
 800aa64:	6011      	str	r1, [r2, #0]
 800aa66:	d1e0      	bne.n	800aa2a <_free_r+0x22>
 800aa68:	6818      	ldr	r0, [r3, #0]
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	6053      	str	r3, [r2, #4]
 800aa6e:	4408      	add	r0, r1
 800aa70:	6010      	str	r0, [r2, #0]
 800aa72:	e7da      	b.n	800aa2a <_free_r+0x22>
 800aa74:	d902      	bls.n	800aa7c <_free_r+0x74>
 800aa76:	230c      	movs	r3, #12
 800aa78:	602b      	str	r3, [r5, #0]
 800aa7a:	e7d6      	b.n	800aa2a <_free_r+0x22>
 800aa7c:	6820      	ldr	r0, [r4, #0]
 800aa7e:	1821      	adds	r1, r4, r0
 800aa80:	428b      	cmp	r3, r1
 800aa82:	bf04      	itt	eq
 800aa84:	6819      	ldreq	r1, [r3, #0]
 800aa86:	685b      	ldreq	r3, [r3, #4]
 800aa88:	6063      	str	r3, [r4, #4]
 800aa8a:	bf04      	itt	eq
 800aa8c:	1809      	addeq	r1, r1, r0
 800aa8e:	6021      	streq	r1, [r4, #0]
 800aa90:	6054      	str	r4, [r2, #4]
 800aa92:	e7ca      	b.n	800aa2a <_free_r+0x22>
 800aa94:	bd38      	pop	{r3, r4, r5, pc}
 800aa96:	bf00      	nop
 800aa98:	2000095c 	.word	0x2000095c

0800aa9c <sbrk_aligned>:
 800aa9c:	b570      	push	{r4, r5, r6, lr}
 800aa9e:	4e0f      	ldr	r6, [pc, #60]	@ (800aadc <sbrk_aligned+0x40>)
 800aaa0:	460c      	mov	r4, r1
 800aaa2:	6831      	ldr	r1, [r6, #0]
 800aaa4:	4605      	mov	r5, r0
 800aaa6:	b911      	cbnz	r1, 800aaae <sbrk_aligned+0x12>
 800aaa8:	f000 fba4 	bl	800b1f4 <_sbrk_r>
 800aaac:	6030      	str	r0, [r6, #0]
 800aaae:	4621      	mov	r1, r4
 800aab0:	4628      	mov	r0, r5
 800aab2:	f000 fb9f 	bl	800b1f4 <_sbrk_r>
 800aab6:	1c43      	adds	r3, r0, #1
 800aab8:	d103      	bne.n	800aac2 <sbrk_aligned+0x26>
 800aaba:	f04f 34ff 	mov.w	r4, #4294967295
 800aabe:	4620      	mov	r0, r4
 800aac0:	bd70      	pop	{r4, r5, r6, pc}
 800aac2:	1cc4      	adds	r4, r0, #3
 800aac4:	f024 0403 	bic.w	r4, r4, #3
 800aac8:	42a0      	cmp	r0, r4
 800aaca:	d0f8      	beq.n	800aabe <sbrk_aligned+0x22>
 800aacc:	1a21      	subs	r1, r4, r0
 800aace:	4628      	mov	r0, r5
 800aad0:	f000 fb90 	bl	800b1f4 <_sbrk_r>
 800aad4:	3001      	adds	r0, #1
 800aad6:	d1f2      	bne.n	800aabe <sbrk_aligned+0x22>
 800aad8:	e7ef      	b.n	800aaba <sbrk_aligned+0x1e>
 800aada:	bf00      	nop
 800aadc:	20000958 	.word	0x20000958

0800aae0 <_malloc_r>:
 800aae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aae4:	1ccd      	adds	r5, r1, #3
 800aae6:	f025 0503 	bic.w	r5, r5, #3
 800aaea:	3508      	adds	r5, #8
 800aaec:	2d0c      	cmp	r5, #12
 800aaee:	bf38      	it	cc
 800aaf0:	250c      	movcc	r5, #12
 800aaf2:	2d00      	cmp	r5, #0
 800aaf4:	4606      	mov	r6, r0
 800aaf6:	db01      	blt.n	800aafc <_malloc_r+0x1c>
 800aaf8:	42a9      	cmp	r1, r5
 800aafa:	d904      	bls.n	800ab06 <_malloc_r+0x26>
 800aafc:	230c      	movs	r3, #12
 800aafe:	6033      	str	r3, [r6, #0]
 800ab00:	2000      	movs	r0, #0
 800ab02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800abdc <_malloc_r+0xfc>
 800ab0a:	f000 f869 	bl	800abe0 <__malloc_lock>
 800ab0e:	f8d8 3000 	ldr.w	r3, [r8]
 800ab12:	461c      	mov	r4, r3
 800ab14:	bb44      	cbnz	r4, 800ab68 <_malloc_r+0x88>
 800ab16:	4629      	mov	r1, r5
 800ab18:	4630      	mov	r0, r6
 800ab1a:	f7ff ffbf 	bl	800aa9c <sbrk_aligned>
 800ab1e:	1c43      	adds	r3, r0, #1
 800ab20:	4604      	mov	r4, r0
 800ab22:	d158      	bne.n	800abd6 <_malloc_r+0xf6>
 800ab24:	f8d8 4000 	ldr.w	r4, [r8]
 800ab28:	4627      	mov	r7, r4
 800ab2a:	2f00      	cmp	r7, #0
 800ab2c:	d143      	bne.n	800abb6 <_malloc_r+0xd6>
 800ab2e:	2c00      	cmp	r4, #0
 800ab30:	d04b      	beq.n	800abca <_malloc_r+0xea>
 800ab32:	6823      	ldr	r3, [r4, #0]
 800ab34:	4639      	mov	r1, r7
 800ab36:	4630      	mov	r0, r6
 800ab38:	eb04 0903 	add.w	r9, r4, r3
 800ab3c:	f000 fb5a 	bl	800b1f4 <_sbrk_r>
 800ab40:	4581      	cmp	r9, r0
 800ab42:	d142      	bne.n	800abca <_malloc_r+0xea>
 800ab44:	6821      	ldr	r1, [r4, #0]
 800ab46:	1a6d      	subs	r5, r5, r1
 800ab48:	4629      	mov	r1, r5
 800ab4a:	4630      	mov	r0, r6
 800ab4c:	f7ff ffa6 	bl	800aa9c <sbrk_aligned>
 800ab50:	3001      	adds	r0, #1
 800ab52:	d03a      	beq.n	800abca <_malloc_r+0xea>
 800ab54:	6823      	ldr	r3, [r4, #0]
 800ab56:	442b      	add	r3, r5
 800ab58:	6023      	str	r3, [r4, #0]
 800ab5a:	f8d8 3000 	ldr.w	r3, [r8]
 800ab5e:	685a      	ldr	r2, [r3, #4]
 800ab60:	bb62      	cbnz	r2, 800abbc <_malloc_r+0xdc>
 800ab62:	f8c8 7000 	str.w	r7, [r8]
 800ab66:	e00f      	b.n	800ab88 <_malloc_r+0xa8>
 800ab68:	6822      	ldr	r2, [r4, #0]
 800ab6a:	1b52      	subs	r2, r2, r5
 800ab6c:	d420      	bmi.n	800abb0 <_malloc_r+0xd0>
 800ab6e:	2a0b      	cmp	r2, #11
 800ab70:	d917      	bls.n	800aba2 <_malloc_r+0xc2>
 800ab72:	1961      	adds	r1, r4, r5
 800ab74:	42a3      	cmp	r3, r4
 800ab76:	6025      	str	r5, [r4, #0]
 800ab78:	bf18      	it	ne
 800ab7a:	6059      	strne	r1, [r3, #4]
 800ab7c:	6863      	ldr	r3, [r4, #4]
 800ab7e:	bf08      	it	eq
 800ab80:	f8c8 1000 	streq.w	r1, [r8]
 800ab84:	5162      	str	r2, [r4, r5]
 800ab86:	604b      	str	r3, [r1, #4]
 800ab88:	4630      	mov	r0, r6
 800ab8a:	f000 f82f 	bl	800abec <__malloc_unlock>
 800ab8e:	f104 000b 	add.w	r0, r4, #11
 800ab92:	1d23      	adds	r3, r4, #4
 800ab94:	f020 0007 	bic.w	r0, r0, #7
 800ab98:	1ac2      	subs	r2, r0, r3
 800ab9a:	bf1c      	itt	ne
 800ab9c:	1a1b      	subne	r3, r3, r0
 800ab9e:	50a3      	strne	r3, [r4, r2]
 800aba0:	e7af      	b.n	800ab02 <_malloc_r+0x22>
 800aba2:	6862      	ldr	r2, [r4, #4]
 800aba4:	42a3      	cmp	r3, r4
 800aba6:	bf0c      	ite	eq
 800aba8:	f8c8 2000 	streq.w	r2, [r8]
 800abac:	605a      	strne	r2, [r3, #4]
 800abae:	e7eb      	b.n	800ab88 <_malloc_r+0xa8>
 800abb0:	4623      	mov	r3, r4
 800abb2:	6864      	ldr	r4, [r4, #4]
 800abb4:	e7ae      	b.n	800ab14 <_malloc_r+0x34>
 800abb6:	463c      	mov	r4, r7
 800abb8:	687f      	ldr	r7, [r7, #4]
 800abba:	e7b6      	b.n	800ab2a <_malloc_r+0x4a>
 800abbc:	461a      	mov	r2, r3
 800abbe:	685b      	ldr	r3, [r3, #4]
 800abc0:	42a3      	cmp	r3, r4
 800abc2:	d1fb      	bne.n	800abbc <_malloc_r+0xdc>
 800abc4:	2300      	movs	r3, #0
 800abc6:	6053      	str	r3, [r2, #4]
 800abc8:	e7de      	b.n	800ab88 <_malloc_r+0xa8>
 800abca:	230c      	movs	r3, #12
 800abcc:	6033      	str	r3, [r6, #0]
 800abce:	4630      	mov	r0, r6
 800abd0:	f000 f80c 	bl	800abec <__malloc_unlock>
 800abd4:	e794      	b.n	800ab00 <_malloc_r+0x20>
 800abd6:	6005      	str	r5, [r0, #0]
 800abd8:	e7d6      	b.n	800ab88 <_malloc_r+0xa8>
 800abda:	bf00      	nop
 800abdc:	2000095c 	.word	0x2000095c

0800abe0 <__malloc_lock>:
 800abe0:	4801      	ldr	r0, [pc, #4]	@ (800abe8 <__malloc_lock+0x8>)
 800abe2:	f7ff bf0f 	b.w	800aa04 <__retarget_lock_acquire_recursive>
 800abe6:	bf00      	nop
 800abe8:	20000954 	.word	0x20000954

0800abec <__malloc_unlock>:
 800abec:	4801      	ldr	r0, [pc, #4]	@ (800abf4 <__malloc_unlock+0x8>)
 800abee:	f7ff bf0a 	b.w	800aa06 <__retarget_lock_release_recursive>
 800abf2:	bf00      	nop
 800abf4:	20000954 	.word	0x20000954

0800abf8 <__ssputs_r>:
 800abf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abfc:	688e      	ldr	r6, [r1, #8]
 800abfe:	461f      	mov	r7, r3
 800ac00:	42be      	cmp	r6, r7
 800ac02:	680b      	ldr	r3, [r1, #0]
 800ac04:	4682      	mov	sl, r0
 800ac06:	460c      	mov	r4, r1
 800ac08:	4690      	mov	r8, r2
 800ac0a:	d82d      	bhi.n	800ac68 <__ssputs_r+0x70>
 800ac0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ac10:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ac14:	d026      	beq.n	800ac64 <__ssputs_r+0x6c>
 800ac16:	6965      	ldr	r5, [r4, #20]
 800ac18:	6909      	ldr	r1, [r1, #16]
 800ac1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ac1e:	eba3 0901 	sub.w	r9, r3, r1
 800ac22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ac26:	1c7b      	adds	r3, r7, #1
 800ac28:	444b      	add	r3, r9
 800ac2a:	106d      	asrs	r5, r5, #1
 800ac2c:	429d      	cmp	r5, r3
 800ac2e:	bf38      	it	cc
 800ac30:	461d      	movcc	r5, r3
 800ac32:	0553      	lsls	r3, r2, #21
 800ac34:	d527      	bpl.n	800ac86 <__ssputs_r+0x8e>
 800ac36:	4629      	mov	r1, r5
 800ac38:	f7ff ff52 	bl	800aae0 <_malloc_r>
 800ac3c:	4606      	mov	r6, r0
 800ac3e:	b360      	cbz	r0, 800ac9a <__ssputs_r+0xa2>
 800ac40:	6921      	ldr	r1, [r4, #16]
 800ac42:	464a      	mov	r2, r9
 800ac44:	f000 fae6 	bl	800b214 <memcpy>
 800ac48:	89a3      	ldrh	r3, [r4, #12]
 800ac4a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ac4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac52:	81a3      	strh	r3, [r4, #12]
 800ac54:	6126      	str	r6, [r4, #16]
 800ac56:	6165      	str	r5, [r4, #20]
 800ac58:	444e      	add	r6, r9
 800ac5a:	eba5 0509 	sub.w	r5, r5, r9
 800ac5e:	6026      	str	r6, [r4, #0]
 800ac60:	60a5      	str	r5, [r4, #8]
 800ac62:	463e      	mov	r6, r7
 800ac64:	42be      	cmp	r6, r7
 800ac66:	d900      	bls.n	800ac6a <__ssputs_r+0x72>
 800ac68:	463e      	mov	r6, r7
 800ac6a:	6820      	ldr	r0, [r4, #0]
 800ac6c:	4632      	mov	r2, r6
 800ac6e:	4641      	mov	r1, r8
 800ac70:	f000 faa6 	bl	800b1c0 <memmove>
 800ac74:	68a3      	ldr	r3, [r4, #8]
 800ac76:	1b9b      	subs	r3, r3, r6
 800ac78:	60a3      	str	r3, [r4, #8]
 800ac7a:	6823      	ldr	r3, [r4, #0]
 800ac7c:	4433      	add	r3, r6
 800ac7e:	6023      	str	r3, [r4, #0]
 800ac80:	2000      	movs	r0, #0
 800ac82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac86:	462a      	mov	r2, r5
 800ac88:	f000 fad2 	bl	800b230 <_realloc_r>
 800ac8c:	4606      	mov	r6, r0
 800ac8e:	2800      	cmp	r0, #0
 800ac90:	d1e0      	bne.n	800ac54 <__ssputs_r+0x5c>
 800ac92:	6921      	ldr	r1, [r4, #16]
 800ac94:	4650      	mov	r0, sl
 800ac96:	f7ff feb7 	bl	800aa08 <_free_r>
 800ac9a:	230c      	movs	r3, #12
 800ac9c:	f8ca 3000 	str.w	r3, [sl]
 800aca0:	89a3      	ldrh	r3, [r4, #12]
 800aca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aca6:	81a3      	strh	r3, [r4, #12]
 800aca8:	f04f 30ff 	mov.w	r0, #4294967295
 800acac:	e7e9      	b.n	800ac82 <__ssputs_r+0x8a>
	...

0800acb0 <_svfiprintf_r>:
 800acb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb4:	4698      	mov	r8, r3
 800acb6:	898b      	ldrh	r3, [r1, #12]
 800acb8:	061b      	lsls	r3, r3, #24
 800acba:	b09d      	sub	sp, #116	@ 0x74
 800acbc:	4607      	mov	r7, r0
 800acbe:	460d      	mov	r5, r1
 800acc0:	4614      	mov	r4, r2
 800acc2:	d510      	bpl.n	800ace6 <_svfiprintf_r+0x36>
 800acc4:	690b      	ldr	r3, [r1, #16]
 800acc6:	b973      	cbnz	r3, 800ace6 <_svfiprintf_r+0x36>
 800acc8:	2140      	movs	r1, #64	@ 0x40
 800acca:	f7ff ff09 	bl	800aae0 <_malloc_r>
 800acce:	6028      	str	r0, [r5, #0]
 800acd0:	6128      	str	r0, [r5, #16]
 800acd2:	b930      	cbnz	r0, 800ace2 <_svfiprintf_r+0x32>
 800acd4:	230c      	movs	r3, #12
 800acd6:	603b      	str	r3, [r7, #0]
 800acd8:	f04f 30ff 	mov.w	r0, #4294967295
 800acdc:	b01d      	add	sp, #116	@ 0x74
 800acde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ace2:	2340      	movs	r3, #64	@ 0x40
 800ace4:	616b      	str	r3, [r5, #20]
 800ace6:	2300      	movs	r3, #0
 800ace8:	9309      	str	r3, [sp, #36]	@ 0x24
 800acea:	2320      	movs	r3, #32
 800acec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800acf0:	f8cd 800c 	str.w	r8, [sp, #12]
 800acf4:	2330      	movs	r3, #48	@ 0x30
 800acf6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ae94 <_svfiprintf_r+0x1e4>
 800acfa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800acfe:	f04f 0901 	mov.w	r9, #1
 800ad02:	4623      	mov	r3, r4
 800ad04:	469a      	mov	sl, r3
 800ad06:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad0a:	b10a      	cbz	r2, 800ad10 <_svfiprintf_r+0x60>
 800ad0c:	2a25      	cmp	r2, #37	@ 0x25
 800ad0e:	d1f9      	bne.n	800ad04 <_svfiprintf_r+0x54>
 800ad10:	ebba 0b04 	subs.w	fp, sl, r4
 800ad14:	d00b      	beq.n	800ad2e <_svfiprintf_r+0x7e>
 800ad16:	465b      	mov	r3, fp
 800ad18:	4622      	mov	r2, r4
 800ad1a:	4629      	mov	r1, r5
 800ad1c:	4638      	mov	r0, r7
 800ad1e:	f7ff ff6b 	bl	800abf8 <__ssputs_r>
 800ad22:	3001      	adds	r0, #1
 800ad24:	f000 80a7 	beq.w	800ae76 <_svfiprintf_r+0x1c6>
 800ad28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad2a:	445a      	add	r2, fp
 800ad2c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ad2e:	f89a 3000 	ldrb.w	r3, [sl]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	f000 809f 	beq.w	800ae76 <_svfiprintf_r+0x1c6>
 800ad38:	2300      	movs	r3, #0
 800ad3a:	f04f 32ff 	mov.w	r2, #4294967295
 800ad3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad42:	f10a 0a01 	add.w	sl, sl, #1
 800ad46:	9304      	str	r3, [sp, #16]
 800ad48:	9307      	str	r3, [sp, #28]
 800ad4a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ad4e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad50:	4654      	mov	r4, sl
 800ad52:	2205      	movs	r2, #5
 800ad54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad58:	484e      	ldr	r0, [pc, #312]	@ (800ae94 <_svfiprintf_r+0x1e4>)
 800ad5a:	f7f5 fa71 	bl	8000240 <memchr>
 800ad5e:	9a04      	ldr	r2, [sp, #16]
 800ad60:	b9d8      	cbnz	r0, 800ad9a <_svfiprintf_r+0xea>
 800ad62:	06d0      	lsls	r0, r2, #27
 800ad64:	bf44      	itt	mi
 800ad66:	2320      	movmi	r3, #32
 800ad68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad6c:	0711      	lsls	r1, r2, #28
 800ad6e:	bf44      	itt	mi
 800ad70:	232b      	movmi	r3, #43	@ 0x2b
 800ad72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad76:	f89a 3000 	ldrb.w	r3, [sl]
 800ad7a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad7c:	d015      	beq.n	800adaa <_svfiprintf_r+0xfa>
 800ad7e:	9a07      	ldr	r2, [sp, #28]
 800ad80:	4654      	mov	r4, sl
 800ad82:	2000      	movs	r0, #0
 800ad84:	f04f 0c0a 	mov.w	ip, #10
 800ad88:	4621      	mov	r1, r4
 800ad8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad8e:	3b30      	subs	r3, #48	@ 0x30
 800ad90:	2b09      	cmp	r3, #9
 800ad92:	d94b      	bls.n	800ae2c <_svfiprintf_r+0x17c>
 800ad94:	b1b0      	cbz	r0, 800adc4 <_svfiprintf_r+0x114>
 800ad96:	9207      	str	r2, [sp, #28]
 800ad98:	e014      	b.n	800adc4 <_svfiprintf_r+0x114>
 800ad9a:	eba0 0308 	sub.w	r3, r0, r8
 800ad9e:	fa09 f303 	lsl.w	r3, r9, r3
 800ada2:	4313      	orrs	r3, r2
 800ada4:	9304      	str	r3, [sp, #16]
 800ada6:	46a2      	mov	sl, r4
 800ada8:	e7d2      	b.n	800ad50 <_svfiprintf_r+0xa0>
 800adaa:	9b03      	ldr	r3, [sp, #12]
 800adac:	1d19      	adds	r1, r3, #4
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	9103      	str	r1, [sp, #12]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	bfbb      	ittet	lt
 800adb6:	425b      	neglt	r3, r3
 800adb8:	f042 0202 	orrlt.w	r2, r2, #2
 800adbc:	9307      	strge	r3, [sp, #28]
 800adbe:	9307      	strlt	r3, [sp, #28]
 800adc0:	bfb8      	it	lt
 800adc2:	9204      	strlt	r2, [sp, #16]
 800adc4:	7823      	ldrb	r3, [r4, #0]
 800adc6:	2b2e      	cmp	r3, #46	@ 0x2e
 800adc8:	d10a      	bne.n	800ade0 <_svfiprintf_r+0x130>
 800adca:	7863      	ldrb	r3, [r4, #1]
 800adcc:	2b2a      	cmp	r3, #42	@ 0x2a
 800adce:	d132      	bne.n	800ae36 <_svfiprintf_r+0x186>
 800add0:	9b03      	ldr	r3, [sp, #12]
 800add2:	1d1a      	adds	r2, r3, #4
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	9203      	str	r2, [sp, #12]
 800add8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800addc:	3402      	adds	r4, #2
 800adde:	9305      	str	r3, [sp, #20]
 800ade0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800aea4 <_svfiprintf_r+0x1f4>
 800ade4:	7821      	ldrb	r1, [r4, #0]
 800ade6:	2203      	movs	r2, #3
 800ade8:	4650      	mov	r0, sl
 800adea:	f7f5 fa29 	bl	8000240 <memchr>
 800adee:	b138      	cbz	r0, 800ae00 <_svfiprintf_r+0x150>
 800adf0:	9b04      	ldr	r3, [sp, #16]
 800adf2:	eba0 000a 	sub.w	r0, r0, sl
 800adf6:	2240      	movs	r2, #64	@ 0x40
 800adf8:	4082      	lsls	r2, r0
 800adfa:	4313      	orrs	r3, r2
 800adfc:	3401      	adds	r4, #1
 800adfe:	9304      	str	r3, [sp, #16]
 800ae00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae04:	4824      	ldr	r0, [pc, #144]	@ (800ae98 <_svfiprintf_r+0x1e8>)
 800ae06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ae0a:	2206      	movs	r2, #6
 800ae0c:	f7f5 fa18 	bl	8000240 <memchr>
 800ae10:	2800      	cmp	r0, #0
 800ae12:	d036      	beq.n	800ae82 <_svfiprintf_r+0x1d2>
 800ae14:	4b21      	ldr	r3, [pc, #132]	@ (800ae9c <_svfiprintf_r+0x1ec>)
 800ae16:	bb1b      	cbnz	r3, 800ae60 <_svfiprintf_r+0x1b0>
 800ae18:	9b03      	ldr	r3, [sp, #12]
 800ae1a:	3307      	adds	r3, #7
 800ae1c:	f023 0307 	bic.w	r3, r3, #7
 800ae20:	3308      	adds	r3, #8
 800ae22:	9303      	str	r3, [sp, #12]
 800ae24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae26:	4433      	add	r3, r6
 800ae28:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae2a:	e76a      	b.n	800ad02 <_svfiprintf_r+0x52>
 800ae2c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae30:	460c      	mov	r4, r1
 800ae32:	2001      	movs	r0, #1
 800ae34:	e7a8      	b.n	800ad88 <_svfiprintf_r+0xd8>
 800ae36:	2300      	movs	r3, #0
 800ae38:	3401      	adds	r4, #1
 800ae3a:	9305      	str	r3, [sp, #20]
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	f04f 0c0a 	mov.w	ip, #10
 800ae42:	4620      	mov	r0, r4
 800ae44:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae48:	3a30      	subs	r2, #48	@ 0x30
 800ae4a:	2a09      	cmp	r2, #9
 800ae4c:	d903      	bls.n	800ae56 <_svfiprintf_r+0x1a6>
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d0c6      	beq.n	800ade0 <_svfiprintf_r+0x130>
 800ae52:	9105      	str	r1, [sp, #20]
 800ae54:	e7c4      	b.n	800ade0 <_svfiprintf_r+0x130>
 800ae56:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae5a:	4604      	mov	r4, r0
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	e7f0      	b.n	800ae42 <_svfiprintf_r+0x192>
 800ae60:	ab03      	add	r3, sp, #12
 800ae62:	9300      	str	r3, [sp, #0]
 800ae64:	462a      	mov	r2, r5
 800ae66:	4b0e      	ldr	r3, [pc, #56]	@ (800aea0 <_svfiprintf_r+0x1f0>)
 800ae68:	a904      	add	r1, sp, #16
 800ae6a:	4638      	mov	r0, r7
 800ae6c:	f3af 8000 	nop.w
 800ae70:	1c42      	adds	r2, r0, #1
 800ae72:	4606      	mov	r6, r0
 800ae74:	d1d6      	bne.n	800ae24 <_svfiprintf_r+0x174>
 800ae76:	89ab      	ldrh	r3, [r5, #12]
 800ae78:	065b      	lsls	r3, r3, #25
 800ae7a:	f53f af2d 	bmi.w	800acd8 <_svfiprintf_r+0x28>
 800ae7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae80:	e72c      	b.n	800acdc <_svfiprintf_r+0x2c>
 800ae82:	ab03      	add	r3, sp, #12
 800ae84:	9300      	str	r3, [sp, #0]
 800ae86:	462a      	mov	r2, r5
 800ae88:	4b05      	ldr	r3, [pc, #20]	@ (800aea0 <_svfiprintf_r+0x1f0>)
 800ae8a:	a904      	add	r1, sp, #16
 800ae8c:	4638      	mov	r0, r7
 800ae8e:	f000 f879 	bl	800af84 <_printf_i>
 800ae92:	e7ed      	b.n	800ae70 <_svfiprintf_r+0x1c0>
 800ae94:	0800b5cd 	.word	0x0800b5cd
 800ae98:	0800b5d7 	.word	0x0800b5d7
 800ae9c:	00000000 	.word	0x00000000
 800aea0:	0800abf9 	.word	0x0800abf9
 800aea4:	0800b5d3 	.word	0x0800b5d3

0800aea8 <_printf_common>:
 800aea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aeac:	4616      	mov	r6, r2
 800aeae:	4698      	mov	r8, r3
 800aeb0:	688a      	ldr	r2, [r1, #8]
 800aeb2:	690b      	ldr	r3, [r1, #16]
 800aeb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	bfb8      	it	lt
 800aebc:	4613      	movlt	r3, r2
 800aebe:	6033      	str	r3, [r6, #0]
 800aec0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aec4:	4607      	mov	r7, r0
 800aec6:	460c      	mov	r4, r1
 800aec8:	b10a      	cbz	r2, 800aece <_printf_common+0x26>
 800aeca:	3301      	adds	r3, #1
 800aecc:	6033      	str	r3, [r6, #0]
 800aece:	6823      	ldr	r3, [r4, #0]
 800aed0:	0699      	lsls	r1, r3, #26
 800aed2:	bf42      	ittt	mi
 800aed4:	6833      	ldrmi	r3, [r6, #0]
 800aed6:	3302      	addmi	r3, #2
 800aed8:	6033      	strmi	r3, [r6, #0]
 800aeda:	6825      	ldr	r5, [r4, #0]
 800aedc:	f015 0506 	ands.w	r5, r5, #6
 800aee0:	d106      	bne.n	800aef0 <_printf_common+0x48>
 800aee2:	f104 0a19 	add.w	sl, r4, #25
 800aee6:	68e3      	ldr	r3, [r4, #12]
 800aee8:	6832      	ldr	r2, [r6, #0]
 800aeea:	1a9b      	subs	r3, r3, r2
 800aeec:	42ab      	cmp	r3, r5
 800aeee:	dc26      	bgt.n	800af3e <_printf_common+0x96>
 800aef0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aef4:	6822      	ldr	r2, [r4, #0]
 800aef6:	3b00      	subs	r3, #0
 800aef8:	bf18      	it	ne
 800aefa:	2301      	movne	r3, #1
 800aefc:	0692      	lsls	r2, r2, #26
 800aefe:	d42b      	bmi.n	800af58 <_printf_common+0xb0>
 800af00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800af04:	4641      	mov	r1, r8
 800af06:	4638      	mov	r0, r7
 800af08:	47c8      	blx	r9
 800af0a:	3001      	adds	r0, #1
 800af0c:	d01e      	beq.n	800af4c <_printf_common+0xa4>
 800af0e:	6823      	ldr	r3, [r4, #0]
 800af10:	6922      	ldr	r2, [r4, #16]
 800af12:	f003 0306 	and.w	r3, r3, #6
 800af16:	2b04      	cmp	r3, #4
 800af18:	bf02      	ittt	eq
 800af1a:	68e5      	ldreq	r5, [r4, #12]
 800af1c:	6833      	ldreq	r3, [r6, #0]
 800af1e:	1aed      	subeq	r5, r5, r3
 800af20:	68a3      	ldr	r3, [r4, #8]
 800af22:	bf0c      	ite	eq
 800af24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af28:	2500      	movne	r5, #0
 800af2a:	4293      	cmp	r3, r2
 800af2c:	bfc4      	itt	gt
 800af2e:	1a9b      	subgt	r3, r3, r2
 800af30:	18ed      	addgt	r5, r5, r3
 800af32:	2600      	movs	r6, #0
 800af34:	341a      	adds	r4, #26
 800af36:	42b5      	cmp	r5, r6
 800af38:	d11a      	bne.n	800af70 <_printf_common+0xc8>
 800af3a:	2000      	movs	r0, #0
 800af3c:	e008      	b.n	800af50 <_printf_common+0xa8>
 800af3e:	2301      	movs	r3, #1
 800af40:	4652      	mov	r2, sl
 800af42:	4641      	mov	r1, r8
 800af44:	4638      	mov	r0, r7
 800af46:	47c8      	blx	r9
 800af48:	3001      	adds	r0, #1
 800af4a:	d103      	bne.n	800af54 <_printf_common+0xac>
 800af4c:	f04f 30ff 	mov.w	r0, #4294967295
 800af50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af54:	3501      	adds	r5, #1
 800af56:	e7c6      	b.n	800aee6 <_printf_common+0x3e>
 800af58:	18e1      	adds	r1, r4, r3
 800af5a:	1c5a      	adds	r2, r3, #1
 800af5c:	2030      	movs	r0, #48	@ 0x30
 800af5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800af62:	4422      	add	r2, r4
 800af64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af6c:	3302      	adds	r3, #2
 800af6e:	e7c7      	b.n	800af00 <_printf_common+0x58>
 800af70:	2301      	movs	r3, #1
 800af72:	4622      	mov	r2, r4
 800af74:	4641      	mov	r1, r8
 800af76:	4638      	mov	r0, r7
 800af78:	47c8      	blx	r9
 800af7a:	3001      	adds	r0, #1
 800af7c:	d0e6      	beq.n	800af4c <_printf_common+0xa4>
 800af7e:	3601      	adds	r6, #1
 800af80:	e7d9      	b.n	800af36 <_printf_common+0x8e>
	...

0800af84 <_printf_i>:
 800af84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af88:	7e0f      	ldrb	r7, [r1, #24]
 800af8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af8c:	2f78      	cmp	r7, #120	@ 0x78
 800af8e:	4691      	mov	r9, r2
 800af90:	4680      	mov	r8, r0
 800af92:	460c      	mov	r4, r1
 800af94:	469a      	mov	sl, r3
 800af96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af9a:	d807      	bhi.n	800afac <_printf_i+0x28>
 800af9c:	2f62      	cmp	r7, #98	@ 0x62
 800af9e:	d80a      	bhi.n	800afb6 <_printf_i+0x32>
 800afa0:	2f00      	cmp	r7, #0
 800afa2:	f000 80d1 	beq.w	800b148 <_printf_i+0x1c4>
 800afa6:	2f58      	cmp	r7, #88	@ 0x58
 800afa8:	f000 80b8 	beq.w	800b11c <_printf_i+0x198>
 800afac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800afb4:	e03a      	b.n	800b02c <_printf_i+0xa8>
 800afb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800afba:	2b15      	cmp	r3, #21
 800afbc:	d8f6      	bhi.n	800afac <_printf_i+0x28>
 800afbe:	a101      	add	r1, pc, #4	@ (adr r1, 800afc4 <_printf_i+0x40>)
 800afc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800afc4:	0800b01d 	.word	0x0800b01d
 800afc8:	0800b031 	.word	0x0800b031
 800afcc:	0800afad 	.word	0x0800afad
 800afd0:	0800afad 	.word	0x0800afad
 800afd4:	0800afad 	.word	0x0800afad
 800afd8:	0800afad 	.word	0x0800afad
 800afdc:	0800b031 	.word	0x0800b031
 800afe0:	0800afad 	.word	0x0800afad
 800afe4:	0800afad 	.word	0x0800afad
 800afe8:	0800afad 	.word	0x0800afad
 800afec:	0800afad 	.word	0x0800afad
 800aff0:	0800b12f 	.word	0x0800b12f
 800aff4:	0800b05b 	.word	0x0800b05b
 800aff8:	0800b0e9 	.word	0x0800b0e9
 800affc:	0800afad 	.word	0x0800afad
 800b000:	0800afad 	.word	0x0800afad
 800b004:	0800b151 	.word	0x0800b151
 800b008:	0800afad 	.word	0x0800afad
 800b00c:	0800b05b 	.word	0x0800b05b
 800b010:	0800afad 	.word	0x0800afad
 800b014:	0800afad 	.word	0x0800afad
 800b018:	0800b0f1 	.word	0x0800b0f1
 800b01c:	6833      	ldr	r3, [r6, #0]
 800b01e:	1d1a      	adds	r2, r3, #4
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	6032      	str	r2, [r6, #0]
 800b024:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b028:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b02c:	2301      	movs	r3, #1
 800b02e:	e09c      	b.n	800b16a <_printf_i+0x1e6>
 800b030:	6833      	ldr	r3, [r6, #0]
 800b032:	6820      	ldr	r0, [r4, #0]
 800b034:	1d19      	adds	r1, r3, #4
 800b036:	6031      	str	r1, [r6, #0]
 800b038:	0606      	lsls	r6, r0, #24
 800b03a:	d501      	bpl.n	800b040 <_printf_i+0xbc>
 800b03c:	681d      	ldr	r5, [r3, #0]
 800b03e:	e003      	b.n	800b048 <_printf_i+0xc4>
 800b040:	0645      	lsls	r5, r0, #25
 800b042:	d5fb      	bpl.n	800b03c <_printf_i+0xb8>
 800b044:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b048:	2d00      	cmp	r5, #0
 800b04a:	da03      	bge.n	800b054 <_printf_i+0xd0>
 800b04c:	232d      	movs	r3, #45	@ 0x2d
 800b04e:	426d      	negs	r5, r5
 800b050:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b054:	4858      	ldr	r0, [pc, #352]	@ (800b1b8 <_printf_i+0x234>)
 800b056:	230a      	movs	r3, #10
 800b058:	e011      	b.n	800b07e <_printf_i+0xfa>
 800b05a:	6821      	ldr	r1, [r4, #0]
 800b05c:	6833      	ldr	r3, [r6, #0]
 800b05e:	0608      	lsls	r0, r1, #24
 800b060:	f853 5b04 	ldr.w	r5, [r3], #4
 800b064:	d402      	bmi.n	800b06c <_printf_i+0xe8>
 800b066:	0649      	lsls	r1, r1, #25
 800b068:	bf48      	it	mi
 800b06a:	b2ad      	uxthmi	r5, r5
 800b06c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b06e:	4852      	ldr	r0, [pc, #328]	@ (800b1b8 <_printf_i+0x234>)
 800b070:	6033      	str	r3, [r6, #0]
 800b072:	bf14      	ite	ne
 800b074:	230a      	movne	r3, #10
 800b076:	2308      	moveq	r3, #8
 800b078:	2100      	movs	r1, #0
 800b07a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b07e:	6866      	ldr	r6, [r4, #4]
 800b080:	60a6      	str	r6, [r4, #8]
 800b082:	2e00      	cmp	r6, #0
 800b084:	db05      	blt.n	800b092 <_printf_i+0x10e>
 800b086:	6821      	ldr	r1, [r4, #0]
 800b088:	432e      	orrs	r6, r5
 800b08a:	f021 0104 	bic.w	r1, r1, #4
 800b08e:	6021      	str	r1, [r4, #0]
 800b090:	d04b      	beq.n	800b12a <_printf_i+0x1a6>
 800b092:	4616      	mov	r6, r2
 800b094:	fbb5 f1f3 	udiv	r1, r5, r3
 800b098:	fb03 5711 	mls	r7, r3, r1, r5
 800b09c:	5dc7      	ldrb	r7, [r0, r7]
 800b09e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b0a2:	462f      	mov	r7, r5
 800b0a4:	42bb      	cmp	r3, r7
 800b0a6:	460d      	mov	r5, r1
 800b0a8:	d9f4      	bls.n	800b094 <_printf_i+0x110>
 800b0aa:	2b08      	cmp	r3, #8
 800b0ac:	d10b      	bne.n	800b0c6 <_printf_i+0x142>
 800b0ae:	6823      	ldr	r3, [r4, #0]
 800b0b0:	07df      	lsls	r7, r3, #31
 800b0b2:	d508      	bpl.n	800b0c6 <_printf_i+0x142>
 800b0b4:	6923      	ldr	r3, [r4, #16]
 800b0b6:	6861      	ldr	r1, [r4, #4]
 800b0b8:	4299      	cmp	r1, r3
 800b0ba:	bfde      	ittt	le
 800b0bc:	2330      	movle	r3, #48	@ 0x30
 800b0be:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b0c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b0c6:	1b92      	subs	r2, r2, r6
 800b0c8:	6122      	str	r2, [r4, #16]
 800b0ca:	f8cd a000 	str.w	sl, [sp]
 800b0ce:	464b      	mov	r3, r9
 800b0d0:	aa03      	add	r2, sp, #12
 800b0d2:	4621      	mov	r1, r4
 800b0d4:	4640      	mov	r0, r8
 800b0d6:	f7ff fee7 	bl	800aea8 <_printf_common>
 800b0da:	3001      	adds	r0, #1
 800b0dc:	d14a      	bne.n	800b174 <_printf_i+0x1f0>
 800b0de:	f04f 30ff 	mov.w	r0, #4294967295
 800b0e2:	b004      	add	sp, #16
 800b0e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0e8:	6823      	ldr	r3, [r4, #0]
 800b0ea:	f043 0320 	orr.w	r3, r3, #32
 800b0ee:	6023      	str	r3, [r4, #0]
 800b0f0:	4832      	ldr	r0, [pc, #200]	@ (800b1bc <_printf_i+0x238>)
 800b0f2:	2778      	movs	r7, #120	@ 0x78
 800b0f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b0f8:	6823      	ldr	r3, [r4, #0]
 800b0fa:	6831      	ldr	r1, [r6, #0]
 800b0fc:	061f      	lsls	r7, r3, #24
 800b0fe:	f851 5b04 	ldr.w	r5, [r1], #4
 800b102:	d402      	bmi.n	800b10a <_printf_i+0x186>
 800b104:	065f      	lsls	r7, r3, #25
 800b106:	bf48      	it	mi
 800b108:	b2ad      	uxthmi	r5, r5
 800b10a:	6031      	str	r1, [r6, #0]
 800b10c:	07d9      	lsls	r1, r3, #31
 800b10e:	bf44      	itt	mi
 800b110:	f043 0320 	orrmi.w	r3, r3, #32
 800b114:	6023      	strmi	r3, [r4, #0]
 800b116:	b11d      	cbz	r5, 800b120 <_printf_i+0x19c>
 800b118:	2310      	movs	r3, #16
 800b11a:	e7ad      	b.n	800b078 <_printf_i+0xf4>
 800b11c:	4826      	ldr	r0, [pc, #152]	@ (800b1b8 <_printf_i+0x234>)
 800b11e:	e7e9      	b.n	800b0f4 <_printf_i+0x170>
 800b120:	6823      	ldr	r3, [r4, #0]
 800b122:	f023 0320 	bic.w	r3, r3, #32
 800b126:	6023      	str	r3, [r4, #0]
 800b128:	e7f6      	b.n	800b118 <_printf_i+0x194>
 800b12a:	4616      	mov	r6, r2
 800b12c:	e7bd      	b.n	800b0aa <_printf_i+0x126>
 800b12e:	6833      	ldr	r3, [r6, #0]
 800b130:	6825      	ldr	r5, [r4, #0]
 800b132:	6961      	ldr	r1, [r4, #20]
 800b134:	1d18      	adds	r0, r3, #4
 800b136:	6030      	str	r0, [r6, #0]
 800b138:	062e      	lsls	r6, r5, #24
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	d501      	bpl.n	800b142 <_printf_i+0x1be>
 800b13e:	6019      	str	r1, [r3, #0]
 800b140:	e002      	b.n	800b148 <_printf_i+0x1c4>
 800b142:	0668      	lsls	r0, r5, #25
 800b144:	d5fb      	bpl.n	800b13e <_printf_i+0x1ba>
 800b146:	8019      	strh	r1, [r3, #0]
 800b148:	2300      	movs	r3, #0
 800b14a:	6123      	str	r3, [r4, #16]
 800b14c:	4616      	mov	r6, r2
 800b14e:	e7bc      	b.n	800b0ca <_printf_i+0x146>
 800b150:	6833      	ldr	r3, [r6, #0]
 800b152:	1d1a      	adds	r2, r3, #4
 800b154:	6032      	str	r2, [r6, #0]
 800b156:	681e      	ldr	r6, [r3, #0]
 800b158:	6862      	ldr	r2, [r4, #4]
 800b15a:	2100      	movs	r1, #0
 800b15c:	4630      	mov	r0, r6
 800b15e:	f7f5 f86f 	bl	8000240 <memchr>
 800b162:	b108      	cbz	r0, 800b168 <_printf_i+0x1e4>
 800b164:	1b80      	subs	r0, r0, r6
 800b166:	6060      	str	r0, [r4, #4]
 800b168:	6863      	ldr	r3, [r4, #4]
 800b16a:	6123      	str	r3, [r4, #16]
 800b16c:	2300      	movs	r3, #0
 800b16e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b172:	e7aa      	b.n	800b0ca <_printf_i+0x146>
 800b174:	6923      	ldr	r3, [r4, #16]
 800b176:	4632      	mov	r2, r6
 800b178:	4649      	mov	r1, r9
 800b17a:	4640      	mov	r0, r8
 800b17c:	47d0      	blx	sl
 800b17e:	3001      	adds	r0, #1
 800b180:	d0ad      	beq.n	800b0de <_printf_i+0x15a>
 800b182:	6823      	ldr	r3, [r4, #0]
 800b184:	079b      	lsls	r3, r3, #30
 800b186:	d413      	bmi.n	800b1b0 <_printf_i+0x22c>
 800b188:	68e0      	ldr	r0, [r4, #12]
 800b18a:	9b03      	ldr	r3, [sp, #12]
 800b18c:	4298      	cmp	r0, r3
 800b18e:	bfb8      	it	lt
 800b190:	4618      	movlt	r0, r3
 800b192:	e7a6      	b.n	800b0e2 <_printf_i+0x15e>
 800b194:	2301      	movs	r3, #1
 800b196:	4632      	mov	r2, r6
 800b198:	4649      	mov	r1, r9
 800b19a:	4640      	mov	r0, r8
 800b19c:	47d0      	blx	sl
 800b19e:	3001      	adds	r0, #1
 800b1a0:	d09d      	beq.n	800b0de <_printf_i+0x15a>
 800b1a2:	3501      	adds	r5, #1
 800b1a4:	68e3      	ldr	r3, [r4, #12]
 800b1a6:	9903      	ldr	r1, [sp, #12]
 800b1a8:	1a5b      	subs	r3, r3, r1
 800b1aa:	42ab      	cmp	r3, r5
 800b1ac:	dcf2      	bgt.n	800b194 <_printf_i+0x210>
 800b1ae:	e7eb      	b.n	800b188 <_printf_i+0x204>
 800b1b0:	2500      	movs	r5, #0
 800b1b2:	f104 0619 	add.w	r6, r4, #25
 800b1b6:	e7f5      	b.n	800b1a4 <_printf_i+0x220>
 800b1b8:	0800b5de 	.word	0x0800b5de
 800b1bc:	0800b5ef 	.word	0x0800b5ef

0800b1c0 <memmove>:
 800b1c0:	4288      	cmp	r0, r1
 800b1c2:	b510      	push	{r4, lr}
 800b1c4:	eb01 0402 	add.w	r4, r1, r2
 800b1c8:	d902      	bls.n	800b1d0 <memmove+0x10>
 800b1ca:	4284      	cmp	r4, r0
 800b1cc:	4623      	mov	r3, r4
 800b1ce:	d807      	bhi.n	800b1e0 <memmove+0x20>
 800b1d0:	1e43      	subs	r3, r0, #1
 800b1d2:	42a1      	cmp	r1, r4
 800b1d4:	d008      	beq.n	800b1e8 <memmove+0x28>
 800b1d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1da:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b1de:	e7f8      	b.n	800b1d2 <memmove+0x12>
 800b1e0:	4402      	add	r2, r0
 800b1e2:	4601      	mov	r1, r0
 800b1e4:	428a      	cmp	r2, r1
 800b1e6:	d100      	bne.n	800b1ea <memmove+0x2a>
 800b1e8:	bd10      	pop	{r4, pc}
 800b1ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b1ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b1f2:	e7f7      	b.n	800b1e4 <memmove+0x24>

0800b1f4 <_sbrk_r>:
 800b1f4:	b538      	push	{r3, r4, r5, lr}
 800b1f6:	4d06      	ldr	r5, [pc, #24]	@ (800b210 <_sbrk_r+0x1c>)
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	4604      	mov	r4, r0
 800b1fc:	4608      	mov	r0, r1
 800b1fe:	602b      	str	r3, [r5, #0]
 800b200:	f7f6 fa8c 	bl	800171c <_sbrk>
 800b204:	1c43      	adds	r3, r0, #1
 800b206:	d102      	bne.n	800b20e <_sbrk_r+0x1a>
 800b208:	682b      	ldr	r3, [r5, #0]
 800b20a:	b103      	cbz	r3, 800b20e <_sbrk_r+0x1a>
 800b20c:	6023      	str	r3, [r4, #0]
 800b20e:	bd38      	pop	{r3, r4, r5, pc}
 800b210:	20000950 	.word	0x20000950

0800b214 <memcpy>:
 800b214:	440a      	add	r2, r1
 800b216:	4291      	cmp	r1, r2
 800b218:	f100 33ff 	add.w	r3, r0, #4294967295
 800b21c:	d100      	bne.n	800b220 <memcpy+0xc>
 800b21e:	4770      	bx	lr
 800b220:	b510      	push	{r4, lr}
 800b222:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b226:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b22a:	4291      	cmp	r1, r2
 800b22c:	d1f9      	bne.n	800b222 <memcpy+0xe>
 800b22e:	bd10      	pop	{r4, pc}

0800b230 <_realloc_r>:
 800b230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b234:	4607      	mov	r7, r0
 800b236:	4614      	mov	r4, r2
 800b238:	460d      	mov	r5, r1
 800b23a:	b921      	cbnz	r1, 800b246 <_realloc_r+0x16>
 800b23c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b240:	4611      	mov	r1, r2
 800b242:	f7ff bc4d 	b.w	800aae0 <_malloc_r>
 800b246:	b92a      	cbnz	r2, 800b254 <_realloc_r+0x24>
 800b248:	f7ff fbde 	bl	800aa08 <_free_r>
 800b24c:	4625      	mov	r5, r4
 800b24e:	4628      	mov	r0, r5
 800b250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b254:	f000 f81a 	bl	800b28c <_malloc_usable_size_r>
 800b258:	4284      	cmp	r4, r0
 800b25a:	4606      	mov	r6, r0
 800b25c:	d802      	bhi.n	800b264 <_realloc_r+0x34>
 800b25e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b262:	d8f4      	bhi.n	800b24e <_realloc_r+0x1e>
 800b264:	4621      	mov	r1, r4
 800b266:	4638      	mov	r0, r7
 800b268:	f7ff fc3a 	bl	800aae0 <_malloc_r>
 800b26c:	4680      	mov	r8, r0
 800b26e:	b908      	cbnz	r0, 800b274 <_realloc_r+0x44>
 800b270:	4645      	mov	r5, r8
 800b272:	e7ec      	b.n	800b24e <_realloc_r+0x1e>
 800b274:	42b4      	cmp	r4, r6
 800b276:	4622      	mov	r2, r4
 800b278:	4629      	mov	r1, r5
 800b27a:	bf28      	it	cs
 800b27c:	4632      	movcs	r2, r6
 800b27e:	f7ff ffc9 	bl	800b214 <memcpy>
 800b282:	4629      	mov	r1, r5
 800b284:	4638      	mov	r0, r7
 800b286:	f7ff fbbf 	bl	800aa08 <_free_r>
 800b28a:	e7f1      	b.n	800b270 <_realloc_r+0x40>

0800b28c <_malloc_usable_size_r>:
 800b28c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b290:	1f18      	subs	r0, r3, #4
 800b292:	2b00      	cmp	r3, #0
 800b294:	bfbc      	itt	lt
 800b296:	580b      	ldrlt	r3, [r1, r0]
 800b298:	18c0      	addlt	r0, r0, r3
 800b29a:	4770      	bx	lr

0800b29c <_init>:
 800b29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b29e:	bf00      	nop
 800b2a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2a2:	bc08      	pop	{r3}
 800b2a4:	469e      	mov	lr, r3
 800b2a6:	4770      	bx	lr

0800b2a8 <_fini>:
 800b2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2aa:	bf00      	nop
 800b2ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ae:	bc08      	pop	{r3}
 800b2b0:	469e      	mov	lr, r3
 800b2b2:	4770      	bx	lr
