<def f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='461' ll='463' type='const std::vector&lt;unsigned int&gt; &amp; llvm::RegPressureTracker::getRegSetPressureAtPos() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='459'>/// Get the register set pressure at the current position, which may be less
  /// than the pressure across the traversed region.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1035' u='c' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1037' u='c' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1413' u='c' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1450' u='c' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='146' u='c' c='_ZN4llvm28GCNMaxOccupancySchedStrategy17pickNodeFromQueueERNS_13SchedBoundaryERKNS_20GenericSchedulerBase10CandPolicyERKNS_18RegPressureTrackerERNS3_14SchedCandidateE'/>
