# Sequential Adder UVM Testbench
A comprehensive testbench for a sequential adder circuit written in **SystemVerilog** and **UVM**.
