Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 12 19:41:29 2024
| Host         : archlinux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file z1top_adder_timing_summary_routed.rpt -pb z1top_adder_timing_summary_routed.pb -rpx z1top_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top_adder
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            C[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.304ns  (logic 4.963ns (59.767%)  route 3.341ns (40.233%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T17                  IBUF (Prop_ibuf_I_O)         1.413     1.413 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           1.957     3.370    B_IBUF[1]
    SLICE_X113Y101       LUT4 (Prop_lut4_I2_O)        0.115     3.485 r  C_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.384     4.869    C_OBUF[1]
    K16                  OBUF (Prop_obuf_I_O)         3.435     8.304 r  C_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.304    C[1]
    K16                                                               r  C[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.293ns  (logic 4.846ns (58.436%)  route 3.447ns (41.564%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T17                  IBUF (Prop_ibuf_I_O)         1.413     1.413 r  B_IBUF[1]_inst/O
                         net (fo=2, routed)           1.957     3.370    B_IBUF[1]
    SLICE_X113Y101       LUT4 (Prop_lut4_I0_O)        0.105     3.475 r  C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.490     4.965    C_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.328     8.293 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.293    C[2]
    M15                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.932ns  (logic 4.775ns (60.199%)  route 3.157ns (39.801%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           1.904     3.308    B_IBUF[0]
    SLICE_X113Y101       LUT2 (Prop_lut2_I1_O)        0.105     3.413 r  C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.253     4.666    C_OBUF[0]
    J16                  OBUF (Prop_obuf_I_O)         3.266     7.932 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.932    C[0]
    J16                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.551ns (69.370%)  route 0.685ns (30.630%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.412     0.697    A_IBUF[0]
    SLICE_X113Y101       LUT2 (Prop_lut2_I0_O)        0.045     0.742 r  C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.273     1.015    C_OBUF[0]
    J16                  OBUF (Prop_obuf_I_O)         1.221     2.236 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.236    C[0]
    J16                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            C[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.622ns (67.448%)  route 0.783ns (32.552%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.464     0.749    A_IBUF[0]
    SLICE_X113Y101       LUT4 (Prop_lut4_I0_O)        0.046     0.795 r  C_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.114    C_OBUF[1]
    K16                  OBUF (Prop_obuf_I_O)         1.290     2.404 r  C_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.404    C[1]
    K16                                                               r  C[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.613ns (65.607%)  route 0.846ns (34.393%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.464     0.749    A_IBUF[0]
    SLICE_X113Y101       LUT4 (Prop_lut4_I2_O)        0.045     0.794 r  C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.382     1.176    C_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.459 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.459    C[2]
    M15                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------





