project -fileorder "C:/lscc/diamond/3.11_x64/cae_library/synthesis/vhdl/machxo2.vhd" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/div00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/osc00.vhd" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/packagediv00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/word00/contring00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/word00/coder00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/word00/packageword00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/div00VHDL/topdiv00.vhdl" "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/word00/topword00.vhdl" 