read -sv run_verilog_mid/adder_32b_10_92_7e9eb3b4d92e21ece8ec7c1e6c501194.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_92_7e9eb3b4d92e21ece8ec7c1e6c501194_yosys.v
