Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3641002f22d440489641790b3b72d1a2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_128bit_behav xil_defaultlib.alu_128bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port out_cin [C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/arith.sv:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carrygen
Compiling module xil_defaultlib.asel1
Compiling module xil_defaultlib.asel2
Compiling module xil_defaultlib.f_adder
Compiling module xil_defaultlib.arith
Compiling module xil_defaultlib.log
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.alu_1bit
Compiling module xil_defaultlib.flaggen_default
Compiling module xil_defaultlib.alu_128bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_128bit_behav
