{"sha": "e6110da479951b759a12c5618f5304187b650326", "node_id": "C_kwDOANBUbNoAKGU2MTEwZGE0Nzk5NTFiNzU5YTEyYzU2MThmNTMwNDE4N2I2NTAzMjY", "commit": {"author": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2022-12-09T00:18:54Z"}, "committer": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2022-12-09T00:18:54Z"}, "message": "Daily bump.", "tree": {"sha": "d35a33160a9ed0a45b7b9fadaeba247e6f501563", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d35a33160a9ed0a45b7b9fadaeba247e6f501563"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e6110da479951b759a12c5618f5304187b650326", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e6110da479951b759a12c5618f5304187b650326", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e6110da479951b759a12c5618f5304187b650326", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e6110da479951b759a12c5618f5304187b650326/comments", "author": null, "committer": null, "parents": [{"sha": "6a07798c6bc602c355a546057187169f79872696", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6a07798c6bc602c355a546057187169f79872696", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6a07798c6bc602c355a546057187169f79872696"}], "stats": {"total": 1059, "additions": 1058, "deletions": 1}, "files": [{"sha": "b6ebbf52af6df53fb2b9921d414380a680a9d06c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 88, "deletions": 0, "changes": 88, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6110da479951b759a12c5618f5304187b650326/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6110da479951b759a12c5618f5304187b650326/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e6110da479951b759a12c5618f5304187b650326", "patch": "@@ -1,3 +1,91 @@\n+2022-12-08  Marek Polacek  <polacek@redhat.com>\n+\n+\t* doc/invoke.texi (-fsanitize=address): Suggest options to improve\n+\tstack traces.\n+\n+2022-12-08  Eugene Rozenfeld  <erozen@microsoft.com>\n+\n+\tPR ipa/108000\n+\t* ipa-cp.cc (ipcp_propagate_stage): Fix profile count comparison\n+\n+2022-12-08  David Faust  <david.faust@oracle.com>\n+\n+\t* config/bpf/bpf.md (bswap<mode>2): New define_insn.\n+\n+2022-12-08  Sebastian Pop  <spop@amazon.com>\n+\n+\tPR target/98776\n+\t* config/aarch64/aarch64-protos.h (aarch64_output_patchable_area):\n+\tDeclared.\n+\t* config/aarch64/aarch64.cc (aarch64_print_patchable_function_entry):\n+\tEmit an UNSPECV_PATCHABLE_AREA pseudo instruction.\n+\t(aarch64_output_patchable_area): New.\n+\t* config/aarch64/aarch64.md (UNSPECV_PATCHABLE_AREA): New.\n+\t(patchable_area): Define.\n+\n+2022-12-08  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR debug/106719\n+\t* cfgbuild.cc (find_bb_boundaries): If there are NOTEs in between\n+\tdebug_insn (seen after flow_transfer_insn) and insn, move NOTEs\n+\tbefore all the DEBUG_INSNs and split after NOTEs.  If there are\n+\tother insns like jump table data, clear debug_insn.\n+\n+2022-12-08  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR target/107627\n+\t* config/i386/i386.md (HALF, half): New mode attributes.\n+\t(*concat<half><mode>3_5, *concat<mode><dwi>3_6,\n+\t*concat<mode><dwi>3_7): New define_insn_and_split patterns.\n+\n+2022-12-08  Andrew MacLeod  <amacleod@redhat.com>\n+\n+\tPR tree-optimization/107985\n+\t* gimple-range-op.cc\n+\t(gimple_range_op_handler::gimple_range_op_handler): Check if type\n+\tof the operands is supported.\n+\t* gimple-range.cc (gimple_ranger::prefill_stmt_dependencies): Do\n+\tnot assert if here is no range-op handler.\n+\n+2022-12-08  Jiufu Guo  <guojiufu@linux.ibm.com>\n+\n+\t* config/rs6000/predicates.md: Use sext_hwi.\n+\t* config/rs6000/rs6000.cc (num_insns_constant_gpr): Likewise.\n+\t(darwin_rs6000_legitimate_lo_sum_const_p): Likewise.\n+\t(mem_operand_gpr): Likewise.\n+\t(mem_operand_ds_form): Likewise.\n+\t(rs6000_legitimize_address): Likewise.\n+\t(rs6000_emit_set_const): Likewise.\n+\t(rs6000_emit_set_long_const): Likewise.\n+\t(print_operand): Likewise.\n+\t(constant_generates_xxspltiw): Remove unnecessary expressions.\n+\t* config/rs6000/rs6000.md: Use sext_hwi.\n+\n+2022-12-08  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/107699\n+\t* match.pd (&a !=/== &a.b + c -> (&a - &a.b) !=/== c): New\n+\tpattern variant.\n+\n+2022-12-08  Jakub Jelinek  <jakub@redhat.com>\n+\n+\t* range-op-float.cc (frange_nextafter): For MODE_COMPOSITE_P from\n+\tdenormal or zero, use real_nextafter on DFmode with conversions\n+\taround it.\n+\t(frange_arithmetic): For mode_composite, on top of rounding in the\n+\tright direction accept extra 1ulp error for PLUS/MINUS_EXPR, extra\n+\t2ulps error for MULT_EXPR and extra 3ulps error for RDIV_EXPR.\n+\n+2022-12-08  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR tree-optimization/107967\n+\t* range-op-float.cc (frange_arithmetic): Fix a thinko - if\n+\tinf is negative, use nextafter if !real_less (&result, &value)\n+\trather than if real_less (&result, &value).  If result is +-INF\n+\twhile value is finite and -fno-rounding-math, don't do rounding\n+\tif !inexact or if result is significantly above max representable\n+\tvalue or below min representable value.\n+\n 2022-12-07  Max Filippov  <jcmvbkbc@gmail.com>\n \n \t* config.gcc (xtensa*-*-*): Add xtensa-dynconfig.o to extra_objs."}, {"sha": "6f787fd296df41ae92931378bfc25aeaeb6e6f69", "filename": "gcc/DATESTAMP", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6110da479951b759a12c5618f5304187b650326/gcc%2FDATESTAMP", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6110da479951b759a12c5618f5304187b650326/gcc%2FDATESTAMP", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FDATESTAMP?ref=e6110da479951b759a12c5618f5304187b650326", "patch": "@@ -1 +1 @@\n-20221208\n+20221209"}, {"sha": "b1973dde4254a4add2e565b18e1e619be9dec789", "filename": "gcc/cp/ChangeLog", "status": "modified", "additions": 38, "deletions": 0, "changes": 38, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6110da479951b759a12c5618f5304187b650326/gcc%2Fcp%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6110da479951b759a12c5618f5304187b650326/gcc%2Fcp%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fcp%2FChangeLog?ref=e6110da479951b759a12c5618f5304187b650326", "patch": "@@ -1,3 +1,41 @@\n+2022-12-08  Jason Merrill  <jason@redhat.com>\n+\n+\tPR c++/105838\n+\t* call.cc (convert_like_internal) [ck_list]: Use\n+\tmaybe_init_list_as_array.\n+\t* constexpr.cc (cxx_eval_vec_init_1): Init might have\n+\ta different type.\n+\t* tree.cc (build_vec_init_elt): Likewise.\n+\t* init.cc (build_vec_init): Handle from_array from a\n+\tTARGET_EXPR.  Retain TARGET_EXPR of a different type.\n+\n+2022-12-08  Jason Merrill  <jason@redhat.com>\n+\n+\tPR c++/105838\n+\t* call.cc (list_ctor_element_type): New.\n+\t(braced_init_element_type): New.\n+\t(has_non_trivial_temporaries): New.\n+\t(maybe_init_list_as_array): New.\n+\t(maybe_init_list_as_range): New.\n+\t(build_user_type_conversion_1): Use maybe_init_list_as_range.\n+\t* parser.cc (cp_parser_braced_list): Call\n+\trecompute_constructor_flags.\n+\t* cp-tree.h (find_temps_r): Declare.\n+\n+2022-12-08  Jason Merrill  <jason@redhat.com>\n+\n+\tPR c++/105838\n+\t* cp-tree.h (is_std_allocator): Declare.\n+\t* constexpr.cc (is_std_allocator): Split out  from...\n+\t(is_std_allocator_allocate): ...here.\n+\t* init.cc (find_temps_r): New.\n+\t(find_allocator_temp): New.\n+\t(build_vec_init): Use it.\n+\n+2022-12-08  Jason Merrill  <jason@redhat.com>\n+\n+\t* constexpr.cc (maybe_constant_value): Add default arg comments.\n+\n 2022-12-05  Scott Snyder  <sss@li-snyder.org>\n \n \tPR plugins/107964"}, {"sha": "b53a30631ed8372c654277086ee92f53c395fe5d", "filename": "gcc/fortran/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6110da479951b759a12c5618f5304187b650326/gcc%2Ffortran%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6110da479951b759a12c5618f5304187b650326/gcc%2Ffortran%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ffortran%2FChangeLog?ref=e6110da479951b759a12c5618f5304187b650326", "patch": "@@ -1,3 +1,9 @@\n+2022-12-08  Harald Anlauf  <anlauf@gmx.de>\n+\n+\tPR fortran/108025\n+\t* symbol.cc (gfc_add_contiguous): Diagnose and reject duplicate\n+\tCONTIGUOUS attribute.\n+\n 2022-12-07  Harald Anlauf  <anlauf@gmx.de>\n \n \tPR fortran/108010"}, {"sha": "ee88e157071b55afca8c2dd577ccdd052116e9dc", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 876, "deletions": 0, "changes": 876, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6110da479951b759a12c5618f5304187b650326/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6110da479951b759a12c5618f5304187b650326/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=e6110da479951b759a12c5618f5304187b650326", "patch": "@@ -1,3 +1,879 @@\n+2022-12-08  Harald Anlauf  <anlauf@gmx.de>\n+\n+\tPR fortran/108025\n+\t* gfortran.dg/contiguous_12.f90: New test.\n+\n+2022-12-08  Eugene Rozenfeld  <erozen@microsoft.com>\n+\n+\t* gcc.dg/tree-prof/pr108000.c: Regression test\n+\n+2022-12-08  David Faust  <david.faust@oracle.com>\n+\n+\t* gcc.target/bpf/bswap-1.c: New test.\n+\n+2022-12-08  Jason Merrill  <jason@redhat.com>\n+\n+\tPR c++/105838\n+\t* g++.dg/tree-ssa/initlist-opt2.C: New test.\n+\n+2022-12-08  Jason Merrill  <jason@redhat.com>\n+\n+\tPR c++/105838\n+\t* g++.dg/tree-ssa/initlist-opt1.C: New test.\n+\n+2022-12-08  Jason Merrill  <jason@redhat.com>\n+\n+\tPR c++/105838\n+\t* g++.dg/tree-ssa/allocator-opt1.C: New test.\n+\n+2022-12-08  Sebastian Pop  <spop@amazon.com>\n+\n+\tPR target/98776\n+\t* gcc.target/aarch64/pr98776.c: New.\n+\t* gcc.target/aarch64/pr92424-2.c: Adjust pattern.\n+\t* gcc.target/aarch64/pr92424-3.c: Adjust pattern.\n+\n+2022-12-08  Siddhesh Poyarekar  <siddhesh@gotplt.org>\n+\n+\t* gcc.dg/builtin-dynamic-object-size-0.c (test_strdup,\n+\ttest_strndup, test_strdup_min, test_strndup_min): Free RES\n+\tbefore returning from function.\n+\n+2022-12-08  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR debug/106719\n+\t* gcc.dg/pr106719.c: New test.\n+\n+2022-12-08  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR target/107627\n+\t* gcc.target/i386/pr107627-3.c: New test.\n+\t* gcc.target/i386/pr107627-4.c: New test.\n+\n+2022-12-08  Andrew MacLeod  <amacleod@redhat.com>\n+\n+\tPR tree-optimization/107985\n+\t* g++.dg/pr107985.C: New.\n+\n+2022-12-08  Richard Biener  <rguenther@suse.de>\n+\n+\tPR tree-optimization/107699\n+\t* gcc.dg/tree-ssa/pr107699.c: New testcase.\n+\n+2022-12-08  Alexandre Oliva  <oliva@adacore.com>\n+\n+\tPR tree-optimization/102706\n+\t* gcc.dg/Warray-bounds-48.c: Disable -Wstringop-overflow.\n+\t* gcc.dg/Wzero-length-array-bounds-2.c: Likewise.\n+\n+2022-12-08  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* gcc.dg/torture/fp-uint64-convert-double-1.c: Expect fail on\n+\tarm-*-eabi*.\n+\t* gcc.dg/torture/fp-uint64-convert-double-2.c: Likewise.\n+\n+2022-12-08  Alexandre Oliva  <oliva@adacore.com>\n+\n+\t* c-c++-common/auto-init-1.c: Add -fno-short-enums.\n+\t* c-c++-common/auto-init-2.c: Likewise.\n+\t* gcc.dg/debug/btf/btf-enum-1.c: Likewise.\n+\n+2022-12-08  Andrea Corallo  <andrea.corallo@arm.com>\n+\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_s16.c: Extern functions\n+\tas \"C\".\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabavq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabdq_x_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vabsq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddlvq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddq_x_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvaq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vaddvq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmphiq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpleq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpltq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcmpneq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_s64.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_u64.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vcreateq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_m_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vdwdupq_x_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_m_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/viwdupq_x_wb_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxaq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxavq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmaxvq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminaq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminavq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmaq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmaq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmavq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmavq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmavq_p_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmavq_p_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmvq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmvq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminq_x_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vminvq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmladavaq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlaldavaxq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlaldavaxq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlaldavaxq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vmulq_x_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqrdmlashq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vqsubq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrmlaldavhaq_p_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrmlaldavhaq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrmlaldavhaq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_m_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_s16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_s32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_s8.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_u16.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_u32.c: Likewise.\n+\t* gcc.target/arm/mve/intrinsics/vsubq_x_u8.c: Likewise.\n+\n+2022-12-08  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR tree-optimization/107967\n+\t* gcc.dg/pr107967-1.c: New test.\n+\t* gcc.dg/pr107967-2.c: New test.\n+\t* gcc.dg/pr107967-3.c: New test.\n+\n 2022-12-07  Harald Anlauf  <anlauf@gmx.de>\n \n \tPR fortran/108010"}, {"sha": "1ced6c07489055d0a2be99073479788a3e2f1d83", "filename": "libbacktrace/ChangeLog", "status": "modified", "additions": 42, "deletions": 0, "changes": 42, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6110da479951b759a12c5618f5304187b650326/libbacktrace%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6110da479951b759a12c5618f5304187b650326/libbacktrace%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libbacktrace%2FChangeLog?ref=e6110da479951b759a12c5618f5304187b650326", "patch": "@@ -1,3 +1,45 @@\n+2022-12-08  Ian Lance Taylor  <iant@golang.org>\n+\n+\t* configure.ac: Check for zstd library and\n+\t--compress-debug-sections=zstd linker option.\n+\t* Makefile.am (zstdtest_*): New targets.\n+\t(zstdtest_alloc_*, ctestzstd_*): New targets.\n+\t(BUILDTESTS): Add zstdtest, zstdtest_alloc, ctestzstd as\n+\tappropriate.\n+\t* elf.c (ELFCOMPRESS_ZSTD): Define.\n+\t(elf_fetch_bits): Rename from elf_zlib_fetch.  Update uses.\n+\t(elf_fetch_bits_backward): New static function.\n+\t(ZLIB_HUFFMAN_*): Rename from HUFFMAN_*.  Update uses.\n+\t(ZLIB_TABLE_*): Rename from ZDEBUG_TABLE_*.  Update uses.\n+\t(ZSTD_TABLE_*): Define.\n+\t(struct elf_zstd_fse_entry): Define.\n+\t(elf_zstd_read_fse): New static function.\n+\t(elf_zstd_build_fse): Likewise.\n+\t(lit): Define if BACKTRACE_GENERATE_ZSTD_FSE_TABLES.\n+\t(match, offset, next, print_table, main): Likewise.\n+\t(elf_zstd_lit_table): New static const array.\n+\t(elf_zstd_match_table, elf_zstd_offset_table): Likewise.\n+\t(elf_zstd_read_huff): New static function.\n+\t(struct elf_zstd_seq_decode): Define.\n+\t(elf_zstd_unpack_seq_decode): New static function.\n+\t(ZSTD_LIT_*): Define.\n+\t(struct elf_zstd_literals): Define.\n+\t(elf_zstd_literal_output): New static function.\n+\t(ZSTD_LITERAL_LENGTH_BASELINE_OFFSET): Define.\n+\t(elf_zstd_literal_length_baseline): New static const array.\n+\t(elf_zstd_literal_length_bits): Likewise.\n+\t(ZSTD_MATCH_LENGTH_BASELINE_OFFSET): Define.\n+\t(elf_zstd_match_length_baseline): New static const array.\n+\t(elf_zstd_match_length_bits): Likewise.\n+\t(elf_zstd_decompress): New static function.\n+\t(ZDEBUG_TABLE_SIZE): New definition.\n+\t(elf_uncompress_chdr): Support ELF_COMPRESS_ZSTD.\n+\t(backtrace_uncompress_zstd): New function.\n+\t(elf_add): Use ZLIB_TABLE_SIZE for zlib-gnu sections.\n+\t* internal.h (backtrace_uncompress_zstd): Declare.\n+\t* zstdtest.c: New file.\n+\t* configure, config.h.in, Makefile.in: Regenerate.\n+\n 2022-10-12  Martin Liska  <mliska@suse.cz>\n \n \t* configure: Regenerate."}, {"sha": "03119bbe2c5aa94354cb328aa13c71cb4c3f72a5", "filename": "libgcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e6110da479951b759a12c5618f5304187b650326/libgcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e6110da479951b759a12c5618f5304187b650326/libgcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2FChangeLog?ref=e6110da479951b759a12c5618f5304187b650326", "patch": "@@ -1,3 +1,10 @@\n+2022-12-08  Max Filippov  <jcmvbkbc@gmail.com>\n+\n+\t* config/xtensa/xtensa-config-builtin.h (XCHAL_NUM_AREGS)\n+\t(XCHAL_ICACHE_SIZE, XCHAL_DCACHE_SIZE, XCHAL_ICACHE_LINESIZE)\n+\t(XCHAL_DCACHE_LINESIZE, XCHAL_MMU_MIN_PTE_PAGE_SIZE)\n+\t(XSHAL_ABI): Remove stray symbols from macro definitions.\n+\n 2022-12-07  Max Filippov  <jcmvbkbc@gmail.com>\n \n \t* config/xtensa/crti.S (xtensa-config.h): Replace #inlcude with"}]}