<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonGenInsert.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonGenInsert.cpp.html'>HexagonGenInsert.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonGenInsert.cpp -----------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="BitTracker.h.html">"BitTracker.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="HexagonBitTracker.h.html">"HexagonBitTracker.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/GraphTraits.h.html">"llvm/ADT/GraphTraits.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/Timer.h.html">"llvm/Support/Timer.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexinsert"</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="VRegIndexCutoff" title='VRegIndexCutoff' data-type='cl::opt&lt;unsigned int&gt;' data-ref="VRegIndexCutoff">VRegIndexCutoff</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"insert-vreg-cutoff"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(~<var>0U</var>),</td></tr>
<tr><th id="50">50</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Vreg# cutoff for insert generation."</q>));</td></tr>
<tr><th id="51">51</th><td><i  data-doc="VRegDistCutoff">// The distance cutoff is selected based on the precheckin-perf results:</i></td></tr>
<tr><th id="52">52</th><td><i  data-doc="VRegDistCutoff">// cutoffs 20, 25, 35, and 40 are worse than 30.</i></td></tr>
<tr><th id="53">53</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="VRegDistCutoff" title='VRegDistCutoff' data-type='cl::opt&lt;unsigned int&gt;' data-ref="VRegDistCutoff">VRegDistCutoff</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"insert-dist-cutoff"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>30U</var>),</td></tr>
<tr><th id="54">54</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Vreg distance cutoff for insert "</q></td></tr>
<tr><th id="55">55</th><td>  <q>"generation."</q>));</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i  data-doc="MaxORLSize">// Limit the container sizes for extreme cases where we run out of memory.</i></td></tr>
<tr><th id="58">58</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="MaxORLSize" title='MaxORLSize' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxORLSize">MaxORLSize</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"insert-max-orl"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>4096</var>),</td></tr>
<tr><th id="59">59</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum size of OrderedRegisterList"</q>));</td></tr>
<tr><th id="60">60</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="MaxIFMSize" title='MaxIFMSize' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxIFMSize">MaxIFMSize</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"insert-max-ifmap"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>1024</var>),</td></tr>
<tr><th id="61">61</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum size of IFMap"</q>));</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="OptTiming" title='OptTiming' data-type='cl::opt&lt;bool&gt;' data-ref="OptTiming">OptTiming</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"insert-timing"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="64">64</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable timing of insert generation"</q>));</td></tr>
<tr><th id="65">65</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="OptTimingDetail" title='OptTimingDetail' data-type='cl::opt&lt;bool&gt;' data-ref="OptTimingDetail">OptTimingDetail</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"insert-timing-detail"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="66">66</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable detailed timing of insert "</q></td></tr>
<tr><th id="67">67</th><td>  <q>"generation"</q>));</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="OptSelectAll0" title='OptSelectAll0' data-type='cl::opt&lt;bool&gt;' data-ref="OptSelectAll0">OptSelectAll0</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"insert-all0"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="70">70</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>);</td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="OptSelectHas0" title='OptSelectHas0' data-type='cl::opt&lt;bool&gt;' data-ref="OptSelectHas0">OptSelectHas0</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"insert-has0"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="72">72</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>);</td></tr>
<tr><th id="73">73</th><td><i  data-doc="OptConst">// Whether to construct constant values via "insert". Could eliminate constant</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="OptConst">// extenders, but often not practical.</i></td></tr>
<tr><th id="75">75</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="OptConst" title='OptConst' data-type='cl::opt&lt;bool&gt;' data-ref="OptConst">OptConst</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"insert-const"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="76">76</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i  data-doc="_ZL7isDebugv">// The preprocessor gets confused when the DEBUG macro is passed larger</i></td></tr>
<tr><th id="79">79</th><td><i  data-doc="_ZL7isDebugv">// chunks of code. Use this function to detect debugging.</i></td></tr>
<tr><th id="80">80</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL7isDebugv" title='isDebug' data-type='bool isDebug()' data-ref="_ZL7isDebugv">isDebug</dfn>() {</td></tr>
<tr><th id="81">81</th><td><u>#<span data-ppcond="81">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="82">82</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/Debug.h.html#llvm::DebugFlag" title='llvm::DebugFlag' data-ref="llvm::DebugFlag">DebugFlag</a> &amp;&amp; <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm18isCurrentDebugTypeEPKc" title='llvm::isCurrentDebugType' data-ref="_ZN4llvm18isCurrentDebugTypeEPKc">isCurrentDebugType</a>(<a class="macro" href="#45" title="&quot;hexinsert&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>);</td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="81">else</span></u></td></tr>
<tr><th id="84">84</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="85">85</th><td><u>#<span data-ppcond="81">endif</span></u></td></tr>
<tr><th id="86">86</th><td>}</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><b>namespace</b> {</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i  data-doc="(anonymousnamespace)::RegisterSet">// Set of virtual registers, based on BitVector.</i></td></tr>
<tr><th id="91">91</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</dfn> : <b>private</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> {</td></tr>
<tr><th id="92">92</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-type='void (anonymous namespace)::RegisterSet::RegisterSet()' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev">RegisterSet</dfn>() = <b>default</b>;</td></tr>
<tr><th id="93">93</th><td>    <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSetC1Ejb" title='(anonymous namespace)::RegisterSet::RegisterSet' data-type='void (anonymous namespace)::RegisterSet::RegisterSet(unsigned int s, bool t = false)' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ejb">RegisterSet</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1s" title='s' data-type='unsigned int' data-ref="1s">s</dfn>, <em>bool</em> <dfn class="local col2 decl" id="2t" title='t' data-type='bool' data-ref="2t">t</dfn> = <b>false</b>) : <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col1 ref" href="#1s" title='s' data-ref="1s">s</a>, <a class="local col2 ref" href="#2t" title='t' data-ref="2t">t</a>) {}</td></tr>
<tr><th id="94">94</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSetC1ERKS0_" title='(anonymous namespace)::RegisterSet::RegisterSet' data-type='void (anonymous namespace)::RegisterSet::RegisterSet(const (anonymous namespace)::RegisterSet &amp; RS)' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1ERKS0_">RegisterSet</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col3 decl" id="3RS" title='RS' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="3RS">RS</dfn>) : <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1ERKS0_" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1ERKS0_">(</a><a class="local col3 ref" href="#3RS" title='RS' data-ref="3RS">RS</a>) {}</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>    <b>using</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::clear;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-type='unsigned int (anonymous namespace)::RegisterSet::find_first() const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</dfn>() <em>const</em> {</td></tr>
<tr><th id="99">99</th><td>      <em>int</em> <dfn class="local col4 decl" id="4First" title='First' data-type='int' data-ref="4First">First</dfn> = <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="100">100</th><td>      <b>if</b> (<a class="local col4 ref" href="#4First" title='First' data-ref="4First">First</a> &lt; <var>0</var>)</td></tr>
<tr><th id="101">101</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="102">102</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3x2vEj" title='(anonymous namespace)::RegisterSet::x2v' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3x2vEj">x2v</a>(<a class="local col4 ref" href="#4First" title='First' data-ref="4First">First</a>);</td></tr>
<tr><th id="103">103</th><td>    }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-type='unsigned int (anonymous namespace)::RegisterSet::find_next(unsigned int Prev) const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="5Prev" title='Prev' data-type='unsigned int' data-ref="5Prev">Prev</dfn>) <em>const</em> {</td></tr>
<tr><th id="106">106</th><td>      <em>int</em> <dfn class="local col6 decl" id="6Next" title='Next' data-type='int' data-ref="6Next">Next</dfn> = <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col5 ref" href="#5Prev" title='Prev' data-ref="5Prev">Prev</a>));</td></tr>
<tr><th id="107">107</th><td>      <b>if</b> (<a class="local col6 ref" href="#6Next" title='Next' data-ref="6Next">Next</a> &lt; <var>0</var>)</td></tr>
<tr><th id="108">108</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="109">109</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3x2vEj" title='(anonymous namespace)::RegisterSet::x2v' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3x2vEj">x2v</a>(<a class="local col6 ref" href="#6Next" title='Next' data-ref="6Next">Next</a>);</td></tr>
<tr><th id="110">110</th><td>    }</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-type='(anonymous namespace)::RegisterSet &amp; (anonymous namespace)::RegisterSet::insert(unsigned int R)' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7R" title='R' data-type='unsigned int' data-ref="7R">R</dfn>) {</td></tr>
<tr><th id="113">113</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="8Idx" title='Idx' data-type='unsigned int' data-ref="8Idx">Idx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col7 ref" href="#7R" title='R' data-ref="7R">R</a>);</td></tr>
<tr><th id="114">114</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet6ensureEj" title='(anonymous namespace)::RegisterSet::ensure' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6ensureEj">ensure</a>(<a class="local col8 ref" href="#8Idx" title='Idx' data-ref="8Idx">Idx</a>);</td></tr>
<tr><th id="115">115</th><td>      <b>return</b> <b>static_cast</b>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;&gt;(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col8 ref" href="#8Idx" title='Idx' data-ref="8Idx">Idx</a>));</td></tr>
<tr><th id="116">116</th><td>    }</td></tr>
<tr><th id="117">117</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet6removeEj" title='(anonymous namespace)::RegisterSet::remove' data-type='(anonymous namespace)::RegisterSet &amp; (anonymous namespace)::RegisterSet::remove(unsigned int R)' data-ref="_ZN12_GLOBAL__N_111RegisterSet6removeEj">remove</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9R" title='R' data-type='unsigned int' data-ref="9R">R</dfn>) {</td></tr>
<tr><th id="118">118</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="10Idx" title='Idx' data-type='unsigned int' data-ref="10Idx">Idx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col9 ref" href="#9R" title='R' data-ref="9R">R</a>);</td></tr>
<tr><th id="119">119</th><td>      <b>if</b> (<a class="local col0 ref" href="#10Idx" title='Idx' data-ref="10Idx">Idx</a> &gt;= <a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>())</td></tr>
<tr><th id="120">120</th><td>        <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="121">121</th><td>      <b>return</b> <b>static_cast</b>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;&gt;(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col0 ref" href="#10Idx" title='Idx' data-ref="10Idx">Idx</a>));</td></tr>
<tr><th id="122">122</th><td>    }</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_" title='(anonymous namespace)::RegisterSet::insert' data-type='(anonymous namespace)::RegisterSet &amp; (anonymous namespace)::RegisterSet::insert(const (anonymous namespace)::RegisterSet &amp; Rs)' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_">insert</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col1 decl" id="11Rs" title='Rs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="11Rs">Rs</dfn>) {</td></tr>
<tr><th id="125">125</th><td>      <b>return</b> <b>static_cast</b>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;&gt;(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoroRERKS0_" title='llvm::BitVector::operator|=' data-ref="_ZN4llvm9BitVectoroRERKS0_"><b>operator</b>|=</a>(<a class="local col1 ref" href="#11Rs" title='Rs' data-ref="11Rs">Rs</a>));</td></tr>
<tr><th id="126">126</th><td>    }</td></tr>
<tr><th id="127">127</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet6removeERKS0_" title='(anonymous namespace)::RegisterSet::remove' data-type='(anonymous namespace)::RegisterSet &amp; (anonymous namespace)::RegisterSet::remove(const (anonymous namespace)::RegisterSet &amp; Rs)' data-ref="_ZN12_GLOBAL__N_111RegisterSet6removeERKS0_">remove</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col2 decl" id="12Rs" title='Rs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="12Rs">Rs</dfn>) {</td></tr>
<tr><th id="128">128</th><td>      <b>return</b> <b>static_cast</b>&lt;<a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&amp;&gt;(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetERKS0_" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetERKS0_">reset</a>(<a class="local col2 ref" href="#12Rs" title='Rs' data-ref="12Rs">Rs</a>));</td></tr>
<tr><th id="129">129</th><td>    }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>    <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector::reference" title='llvm::BitVector::reference' data-ref="llvm::BitVector::reference">reference</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSetixEj" title='(anonymous namespace)::RegisterSet::operator[]' data-type='llvm::BitVector::reference (anonymous namespace)::RegisterSet::operator[](unsigned int R)' data-ref="_ZN12_GLOBAL__N_111RegisterSetixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13R" title='R' data-type='unsigned int' data-ref="13R">R</dfn>) {</td></tr>
<tr><th id="132">132</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="14Idx" title='Idx' data-type='unsigned int' data-ref="14Idx">Idx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col3 ref" href="#13R" title='R' data-ref="13R">R</a>);</td></tr>
<tr><th id="133">133</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet6ensureEj" title='(anonymous namespace)::RegisterSet::ensure' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6ensureEj">ensure</a>(<a class="local col4 ref" href="#14Idx" title='Idx' data-ref="14Idx">Idx</a>);</td></tr>
<tr><th id="134">134</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj"><b>operator</b>[]</a>(<a class="local col4 ref" href="#14Idx" title='Idx' data-ref="14Idx">Idx</a>);</td></tr>
<tr><th id="135">135</th><td>    }</td></tr>
<tr><th id="136">136</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSetixEj" title='(anonymous namespace)::RegisterSet::operator[]' data-type='bool (anonymous namespace)::RegisterSet::operator[](unsigned int R) const' data-ref="_ZNK12_GLOBAL__N_111RegisterSetixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15R" title='R' data-type='unsigned int' data-ref="15R">R</dfn>) <em>const</em> {</td></tr>
<tr><th id="137">137</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="16Idx" title='Idx' data-type='unsigned int' data-ref="16Idx">Idx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col5 ref" href="#15R" title='R' data-ref="15R">R</a>);</td></tr>
<tr><th id="138">138</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; size()) ? void (0) : __assert_fail (&quot;Idx &lt; size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 138, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#16Idx" title='Idx' data-ref="16Idx">Idx</a> &lt; <a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>());</td></tr>
<tr><th id="139">139</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj"><b>operator</b>[]</a>(<a class="local col6 ref" href="#16Idx" title='Idx' data-ref="16Idx">Idx</a>);</td></tr>
<tr><th id="140">140</th><td>    }</td></tr>
<tr><th id="141">141</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet3hasEj" title='(anonymous namespace)::RegisterSet::has' data-type='bool (anonymous namespace)::RegisterSet::has(unsigned int R) const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet3hasEj">has</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="17R" title='R' data-type='unsigned int' data-ref="17R">R</dfn>) <em>const</em> {</td></tr>
<tr><th id="142">142</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="18Idx" title='Idx' data-type='unsigned int' data-ref="18Idx">Idx</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</a>(<a class="local col7 ref" href="#17R" title='R' data-ref="17R">R</a>);</td></tr>
<tr><th id="143">143</th><td>      <b>if</b> (<a class="local col8 ref" href="#18Idx" title='Idx' data-ref="18Idx">Idx</a> &gt;= <a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>())</td></tr>
<tr><th id="144">144</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="145">145</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col8 ref" href="#18Idx" title='Idx' data-ref="18Idx">Idx</a>);</td></tr>
<tr><th id="146">146</th><td>    }</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet5emptyEv" title='(anonymous namespace)::RegisterSet::empty' data-type='bool (anonymous namespace)::RegisterSet::empty() const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet5emptyEv">empty</dfn>() <em>const</em> {</td></tr>
<tr><th id="149">149</th><td>      <b>return</b> !<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>();</td></tr>
<tr><th id="150">150</th><td>    }</td></tr>
<tr><th id="151">151</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet8includesERKS0_" title='(anonymous namespace)::RegisterSet::includes' data-type='bool (anonymous namespace)::RegisterSet::includes(const (anonymous namespace)::RegisterSet &amp; Rs) const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet8includesERKS0_">includes</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col9 decl" id="19Rs" title='Rs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="19Rs">Rs</dfn>) <em>const</em> {</td></tr>
<tr><th id="152">152</th><td>      <i>// A.BitVector::test(B)  &lt;=&gt;  A-B != {}</i></td></tr>
<tr><th id="153">153</th><td>      <b>return</b> !<a class="local col9 ref" href="#19Rs" title='Rs' data-ref="19Rs">Rs</a>.<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testERKS0_" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testERKS0_">test</a>(*<b>this</b>);</td></tr>
<tr><th id="154">154</th><td>    }</td></tr>
<tr><th id="155">155</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111RegisterSet10intersectsERKS0_" title='(anonymous namespace)::RegisterSet::intersects' data-type='bool (anonymous namespace)::RegisterSet::intersects(const (anonymous namespace)::RegisterSet &amp; Rs) const' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10intersectsERKS0_">intersects</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col0 decl" id="20Rs" title='Rs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="20Rs">Rs</dfn>) <em>const</em> {</td></tr>
<tr><th id="156">156</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a>::<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9anyCommonERKS0_" title='llvm::BitVector::anyCommon' data-ref="_ZNK4llvm9BitVector9anyCommonERKS0_">anyCommon</a>(<a class="local col0 ref" href="#20Rs" title='Rs' data-ref="20Rs">Rs</a>);</td></tr>
<tr><th id="157">157</th><td>    }</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <b>private</b>:</td></tr>
<tr><th id="160">160</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet6ensureEj" title='(anonymous namespace)::RegisterSet::ensure' data-type='void (anonymous namespace)::RegisterSet::ensure(unsigned int Idx)' data-ref="_ZN12_GLOBAL__N_111RegisterSet6ensureEj">ensure</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="21Idx" title='Idx' data-type='unsigned int' data-ref="21Idx">Idx</dfn>) {</td></tr>
<tr><th id="161">161</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>() &lt;= <a class="local col1 ref" href="#21Idx" title='Idx' data-ref="21Idx">Idx</a>)</td></tr>
<tr><th id="162">162</th><td>        <a class="member" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col1 ref" href="#21Idx" title='Idx' data-ref="21Idx">Idx</a>+<var>1</var>, <var>32U</var>));</td></tr>
<tr><th id="163">163</th><td>    }</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>    <em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet3v2xEj" title='(anonymous namespace)::RegisterSet::v2x' data-type='static unsigned int (anonymous namespace)::RegisterSet::v2x(unsigned int v)' data-ref="_ZN12_GLOBAL__N_111RegisterSet3v2xEj">v2x</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22v" title='v' data-type='unsigned int' data-ref="22v">v</dfn>) {</td></tr>
<tr><th id="166">166</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col2 ref" href="#22v" title='v' data-ref="22v">v</a>);</td></tr>
<tr><th id="167">167</th><td>    }</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>    <em>static</em> <b>inline</b> <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111RegisterSet3x2vEj" title='(anonymous namespace)::RegisterSet::x2v' data-type='static unsigned int (anonymous namespace)::RegisterSet::x2v(unsigned int x)' data-ref="_ZN12_GLOBAL__N_111RegisterSet3x2vEj">x2v</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="23x" title='x' data-type='unsigned int' data-ref="23x">x</dfn>) {</td></tr>
<tr><th id="170">170</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col3 ref" href="#23x" title='x' data-ref="23x">x</a>);</td></tr>
<tr><th id="171">171</th><td>    }</td></tr>
<tr><th id="172">172</th><td>  };</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PrintRegSet" title='(anonymous namespace)::PrintRegSet' data-ref="(anonymousnamespace)::PrintRegSet">PrintRegSet</dfn> {</td></tr>
<tr><th id="175">175</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111PrintRegSetC1ERKNS_11RegisterSetEPKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::PrintRegSet::PrintRegSet' data-type='void (anonymous namespace)::PrintRegSet::PrintRegSet(const (anonymous namespace)::RegisterSet &amp; S, const llvm::TargetRegisterInfo * RI)' data-ref="_ZN12_GLOBAL__N_111PrintRegSetC1ERKNS_11RegisterSetEPKN4llvm18TargetRegisterInfoE">PrintRegSet</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col4 decl" id="24S" title='S' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="24S">S</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="25RI" title='RI' data-type='const llvm::TargetRegisterInfo *' data-ref="25RI">RI</dfn>)</td></tr>
<tr><th id="176">176</th><td>      : <a class="tu member" href="#(anonymousnamespace)::PrintRegSet::RS" title='(anonymous namespace)::PrintRegSet::RS' data-use='w' data-ref="(anonymousnamespace)::PrintRegSet::RS">RS</a>(<a class="local col4 ref" href="#24S" title='S' data-ref="24S">S</a>), <a class="tu member" href="#(anonymousnamespace)::PrintRegSet::TRI" title='(anonymous namespace)::PrintRegSet::TRI' data-use='w' data-ref="(anonymousnamespace)::PrintRegSet::TRI">TRI</a>(<a class="local col5 ref" href="#25RI" title='RI' data-ref="25RI">RI</a>) {}</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>    <b>friend</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegSet &amp; P)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE"><b>operator</b>&lt;&lt;</a> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="26OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="26OS">OS</dfn>,</td></tr>
<tr><th id="179">179</th><td>          <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegSet" title='(anonymous namespace)::PrintRegSet' data-ref="(anonymousnamespace)::PrintRegSet">PrintRegSet</a> &amp;<dfn class="local col7 decl" id="27P" title='P' data-type='const (anonymous namespace)::PrintRegSet &amp;' data-ref="27P">P</dfn>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <b>private</b>:</td></tr>
<tr><th id="182">182</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::PrintRegSet::RS" title='(anonymous namespace)::PrintRegSet::RS' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="(anonymousnamespace)::PrintRegSet::RS">RS</dfn>;</td></tr>
<tr><th id="183">183</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PrintRegSet::TRI" title='(anonymous namespace)::PrintRegSet::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::PrintRegSet::TRI">TRI</dfn>;</td></tr>
<tr><th id="184">184</th><td>  };</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintRegSet &amp; P)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_11PrintRegSetE"><b>operator</b>&lt;&lt;</dfn> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="28OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="28OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintRegSet" title='(anonymous namespace)::PrintRegSet' data-ref="(anonymousnamespace)::PrintRegSet">PrintRegSet</a> &amp;<dfn class="local col9 decl" id="29P" title='P' data-type='const (anonymous namespace)::PrintRegSet &amp;' data-ref="29P">P</dfn>) {</td></tr>
<tr><th id="187">187</th><td>    <a class="local col8 ref" href="#28OS" title='OS' data-ref="28OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'{'</kbd>;</td></tr>
<tr><th id="188">188</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="30R" title='R' data-type='unsigned int' data-ref="30R">R</dfn> = <a class="local col9 ref" href="#29P" title='P' data-ref="29P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintRegSet::RS" title='(anonymous namespace)::PrintRegSet::RS' data-use='m' data-ref="(anonymousnamespace)::PrintRegSet::RS">RS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col0 ref" href="#30R" title='R' data-ref="30R">R</a>; <a class="local col0 ref" href="#30R" title='R' data-ref="30R">R</a> = <a class="local col9 ref" href="#29P" title='P' data-ref="29P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintRegSet::RS" title='(anonymous namespace)::PrintRegSet::RS' data-use='m' data-ref="(anonymousnamespace)::PrintRegSet::RS">RS</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col0 ref" href="#30R" title='R' data-ref="30R">R</a>))</td></tr>
<tr><th id="189">189</th><td>      <a class="local col8 ref" href="#28OS" title='OS' data-ref="28OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#30R" title='R' data-ref="30R">R</a>, <a class="local col9 ref" href="#29P" title='P' data-ref="29P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintRegSet::TRI" title='(anonymous namespace)::PrintRegSet::TRI' data-use='r' data-ref="(anonymousnamespace)::PrintRegSet::TRI">TRI</a>);</td></tr>
<tr><th id="190">190</th><td>    <a class="local col8 ref" href="#28OS" title='OS' data-ref="28OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }"</q>;</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <a class="local col8 ref" href="#28OS" title='OS' data-ref="28OS">OS</a>;</td></tr>
<tr><th id="192">192</th><td>  }</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i  data-doc="(anonymousnamespace)::UnsignedMap">// A convenience class to associate unsigned numbers (such as virtual</i></td></tr>
<tr><th id="195">195</th><td><i  data-doc="(anonymousnamespace)::UnsignedMap">  // registers) with unsigned numbers.</i></td></tr>
<tr><th id="196">196</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>,<em>unsigned</em>&gt; {</td></tr>
<tr><th id="197">197</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111UnsignedMapC1Ev" title='(anonymous namespace)::UnsignedMap::UnsignedMap' data-type='void (anonymous namespace)::UnsignedMap::UnsignedMap()' data-ref="_ZN12_GLOBAL__N_111UnsignedMapC1Ev">UnsignedMap</dfn>() = <b>default</b>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <b>private</b>:</td></tr>
<tr><th id="200">200</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::UnsignedMap::BaseType" title='(anonymous namespace)::UnsignedMap::BaseType' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::UnsignedMap::BaseType">BaseType</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="201">201</th><td>  };</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i  data-doc="(anonymousnamespace)::RegisterOrdering">// A utility to establish an ordering between virtual registers:</i></td></tr>
<tr><th id="204">204</th><td><i  data-doc="(anonymousnamespace)::RegisterOrdering">  // VRegA &lt; VRegB  &lt;=&gt;  RegisterOrdering[VRegA] &lt; RegisterOrdering[VRegB]</i></td></tr>
<tr><th id="205">205</th><td><i  data-doc="(anonymousnamespace)::RegisterOrdering">  // This is meant as a cache for the ordering of virtual registers defined</i></td></tr>
<tr><th id="206">206</th><td><i  data-doc="(anonymousnamespace)::RegisterOrdering">  // by a potentially expensive comparison function, or obtained by a proce-</i></td></tr>
<tr><th id="207">207</th><td><i  data-doc="(anonymousnamespace)::RegisterOrdering">  // dure that should not be repeated each time two registers are compared.</i></td></tr>
<tr><th id="208">208</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> {</td></tr>
<tr><th id="209">209</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116RegisterOrderingC1Ev" title='(anonymous namespace)::RegisterOrdering::RegisterOrdering' data-type='void (anonymous namespace)::RegisterOrdering::RegisterOrdering()' data-ref="_ZN12_GLOBAL__N_116RegisterOrderingC1Ev">RegisterOrdering</dfn>() = <b>default</b>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-type='unsigned int (anonymous namespace)::RegisterOrdering::operator[](unsigned int VR) const' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="31VR" title='VR' data-type='unsigned int' data-ref="31VR">VR</dfn>) <em>const</em> {</td></tr>
<tr><th id="212">212</th><td>      <a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208">const_iterator</a> <dfn class="local col2 decl" id="32F" title='F' data-type='const_iterator' data-ref="32F">F</dfn> = <a class="member" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col1 ref" href="#31VR" title='VR' data-ref="31VR">VR</a>);</td></tr>
<tr><th id="213">213</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != end()) ? void (0) : __assert_fail (&quot;F != end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 213, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32F" title='F' data-ref="32F">F</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="member" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>());</td></tr>
<tr><th id="214">214</th><td>      <b>return</b> <a class="local col2 ref" href="#32F" title='F' data-ref="32F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="215">215</th><td>    }</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>    <i  data-doc="_ZNK12_GLOBAL__N_116RegisterOrderingclEjj">// Add operator(), so that objects of this class can be used as</i></td></tr>
<tr><th id="218">218</th><td><i  data-doc="_ZNK12_GLOBAL__N_116RegisterOrderingclEjj">    // comparators in std::sort et al.</i></td></tr>
<tr><th id="219">219</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116RegisterOrderingclEjj" title='(anonymous namespace)::RegisterOrdering::operator()' data-type='bool (anonymous namespace)::RegisterOrdering::operator()(unsigned int VR1, unsigned int VR2) const' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingclEjj"><b>operator</b>()</dfn> (<em>unsigned</em> <dfn class="local col3 decl" id="33VR1" title='VR1' data-type='unsigned int' data-ref="33VR1">VR1</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="34VR2" title='VR2' data-type='unsigned int' data-ref="34VR2">VR2</dfn>) <em>const</em> {</td></tr>
<tr><th id="220">220</th><td>      <b>return</b> <a class="tu member" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj"><b>operator</b>[]</a>(<a class="local col3 ref" href="#33VR1" title='VR1' data-ref="33VR1">VR1</a>) &lt; <a class="tu member" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj"><b>operator</b>[]</a>(<a class="local col4 ref" href="#34VR2" title='VR2' data-ref="34VR2">VR2</a>);</td></tr>
<tr><th id="221">221</th><td>    }</td></tr>
<tr><th id="222">222</th><td>  };</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <i  data-doc="(anonymousnamespace)::BitValueOrdering">// Ordering of bit values. This class does not have operator[], but</i></td></tr>
<tr><th id="225">225</th><td><i  data-doc="(anonymousnamespace)::BitValueOrdering">  // is supplies a comparison operator() for use in std:: algorithms.</i></td></tr>
<tr><th id="226">226</th><td><i  data-doc="(anonymousnamespace)::BitValueOrdering">  // The order is as follows:</i></td></tr>
<tr><th id="227">227</th><td><i  data-doc="(anonymousnamespace)::BitValueOrdering">  // - 0 &lt; 1 &lt; ref</i></td></tr>
<tr><th id="228">228</th><td><i  data-doc="(anonymousnamespace)::BitValueOrdering">  // - ref1 &lt; ref2, if ord(ref1.Reg) &lt; ord(ref2.Reg),</i></td></tr>
<tr><th id="229">229</th><td><i  data-doc="(anonymousnamespace)::BitValueOrdering">  //   or ord(ref1.Reg) == ord(ref2.Reg), and ref1.Pos &lt; ref2.Pos.</i></td></tr>
<tr><th id="230">230</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::BitValueOrdering" title='(anonymous namespace)::BitValueOrdering' data-ref="(anonymousnamespace)::BitValueOrdering">BitValueOrdering</dfn> {</td></tr>
<tr><th id="231">231</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116BitValueOrderingC1ERKNS_16RegisterOrderingE" title='(anonymous namespace)::BitValueOrdering::BitValueOrdering' data-type='void (anonymous namespace)::BitValueOrdering::BitValueOrdering(const (anonymous namespace)::RegisterOrdering &amp; RB)' data-ref="_ZN12_GLOBAL__N_116BitValueOrderingC1ERKNS_16RegisterOrderingE">BitValueOrdering</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="local col5 decl" id="35RB" title='RB' data-type='const (anonymous namespace)::RegisterOrdering &amp;' data-ref="35RB">RB</dfn>) : <a class="tu member" href="#(anonymousnamespace)::BitValueOrdering::BaseOrd" title='(anonymous namespace)::BitValueOrdering::BaseOrd' data-use='w' data-ref="(anonymousnamespace)::BitValueOrdering::BaseOrd">BaseOrd</a>(<a class="local col5 ref" href="#35RB" title='RB' data-ref="35RB">RB</a>) {}</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116BitValueOrderingclERKN4llvm10BitTracker8BitValueES5_" title='(anonymous namespace)::BitValueOrdering::operator()' data-type='bool (anonymous namespace)::BitValueOrdering::operator()(const BitTracker::BitValue &amp; V1, const BitTracker::BitValue &amp; V2) const' data-ref="_ZNK12_GLOBAL__N_116BitValueOrderingclERKN4llvm10BitTracker8BitValueES5_"><b>operator</b>()</a> (<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col6 decl" id="36V1" title='V1' data-type='const BitTracker::BitValue &amp;' data-ref="36V1">V1</dfn>,</td></tr>
<tr><th id="234">234</th><td>          <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col7 decl" id="37V2" title='V2' data-type='const BitTracker::BitValue &amp;' data-ref="37V2">V2</dfn>) <em>const</em>;</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::BitValueOrdering::BaseOrd" title='(anonymous namespace)::BitValueOrdering::BaseOrd' data-type='const (anonymous namespace)::RegisterOrdering &amp;' data-ref="(anonymousnamespace)::BitValueOrdering::BaseOrd">BaseOrd</dfn>;</td></tr>
<tr><th id="237">237</th><td>  };</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::BitValueOrdering" title='(anonymous namespace)::BitValueOrdering' data-ref="(anonymousnamespace)::BitValueOrdering">BitValueOrdering</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116BitValueOrderingclERKN4llvm10BitTracker8BitValueES5_" title='(anonymous namespace)::BitValueOrdering::operator()' data-type='bool (anonymous namespace)::BitValueOrdering::operator()(const BitTracker::BitValue &amp; V1, const BitTracker::BitValue &amp; V2) const' data-ref="_ZNK12_GLOBAL__N_116BitValueOrderingclERKN4llvm10BitTracker8BitValueES5_"><b>operator</b>()</dfn> (<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col8 decl" id="38V1" title='V1' data-type='const BitTracker::BitValue &amp;' data-ref="38V1">V1</dfn>,</td></tr>
<tr><th id="242">242</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col9 decl" id="39V2" title='V2' data-type='const BitTracker::BitValue &amp;' data-ref="39V2">V2</dfn>) <em>const</em> {</td></tr>
<tr><th id="243">243</th><td>  <b>if</b> (<a class="local col8 ref" href="#38V1" title='V1' data-ref="38V1">V1</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col9 ref" href="#39V2" title='V2' data-ref="39V2">V2</a>)</td></tr>
<tr><th id="244">244</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="245">245</th><td>  <i>// V1==0 =&gt; true, V2==0 =&gt; false</i></td></tr>
<tr><th id="246">246</th><td>  <b>if</b> (<a class="local col8 ref" href="#38V1" title='V1' data-ref="38V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) || <a class="local col9 ref" href="#39V2" title='V2' data-ref="39V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="247">247</th><td>    <b>return</b> <a class="local col8 ref" href="#38V1" title='V1' data-ref="38V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>);</td></tr>
<tr><th id="248">248</th><td>  <i>// Neither of V1,V2 is 0, and V1!=V2.</i></td></tr>
<tr><th id="249">249</th><td><i>  // V2==1 =&gt; false, V1==1 =&gt; true</i></td></tr>
<tr><th id="250">250</th><td>  <b>if</b> (<a class="local col9 ref" href="#39V2" title='V2' data-ref="39V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>) || <a class="local col8 ref" href="#38V1" title='V1' data-ref="38V1">V1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="251">251</th><td>    <b>return</b> !<a class="local col9 ref" href="#39V2" title='V2' data-ref="39V2">V2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>);</td></tr>
<tr><th id="252">252</th><td>  <i>// Both V1,V2 are refs.</i></td></tr>
<tr><th id="253">253</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40Ind1" title='Ind1' data-type='unsigned int' data-ref="40Ind1">Ind1</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitValueOrdering::BaseOrd" title='(anonymous namespace)::BitValueOrdering::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::BitValueOrdering::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col8 ref" href="#38V1" title='V1' data-ref="38V1">V1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>]</a>, <dfn class="local col1 decl" id="41Ind2" title='Ind2' data-type='unsigned int' data-ref="41Ind2">Ind2</dfn> = <a class="tu member" href="#(anonymousnamespace)::BitValueOrdering::BaseOrd" title='(anonymous namespace)::BitValueOrdering::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::BitValueOrdering::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col9 ref" href="#39V2" title='V2' data-ref="39V2">V2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>]</a>;</td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<a class="local col0 ref" href="#40Ind1" title='Ind1' data-ref="40Ind1">Ind1</a> != <a class="local col1 ref" href="#41Ind2" title='Ind2' data-ref="41Ind2">Ind2</a>)</td></tr>
<tr><th id="255">255</th><td>    <b>return</b> <a class="local col0 ref" href="#40Ind1" title='Ind1' data-ref="40Ind1">Ind1</a> &lt; <a class="local col1 ref" href="#41Ind2" title='Ind2' data-ref="41Ind2">Ind2</a>;</td></tr>
<tr><th id="256">256</th><td>  <i>// If V1.Pos==V2.Pos</i></td></tr>
<tr><th id="257">257</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (V1.RefI.Pos != V2.RefI.Pos &amp;&amp; &quot;Bit values should be different&quot;) ? void (0) : __assert_fail (&quot;V1.RefI.Pos != V2.RefI.Pos &amp;&amp; \&quot;Bit values should be different\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 257, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#38V1" title='V1' data-ref="38V1">V1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> != <a class="local col9 ref" href="#39V2" title='V2' data-ref="39V2">V2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> &amp;&amp; <q>"Bit values should be different"</q>);</td></tr>
<tr><th id="258">258</th><td>  <b>return</b> <a class="local col8 ref" href="#38V1" title='V1' data-ref="38V1">V1</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> &lt; <a class="local col9 ref" href="#39V2" title='V2' data-ref="39V2">V2</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>;</td></tr>
<tr><th id="259">259</th><td>}</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><b>namespace</b> {</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <i  data-doc="(anonymousnamespace)::CellMapShadow">// Cache for the BitTracker's cell map. Map lookup has a logarithmic</i></td></tr>
<tr><th id="264">264</th><td><i  data-doc="(anonymousnamespace)::CellMapShadow">  // complexity, this class will memoize the lookup results to reduce</i></td></tr>
<tr><th id="265">265</th><td><i  data-doc="(anonymousnamespace)::CellMapShadow">  // the access time for repeated lookups of the same cell.</i></td></tr>
<tr><th id="266">266</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::CellMapShadow" title='(anonymous namespace)::CellMapShadow' data-ref="(anonymousnamespace)::CellMapShadow">CellMapShadow</dfn> {</td></tr>
<tr><th id="267">267</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113CellMapShadowC1ERKN4llvm10BitTrackerE" title='(anonymous namespace)::CellMapShadow::CellMapShadow' data-type='void (anonymous namespace)::CellMapShadow::CellMapShadow(const llvm::BitTracker &amp; T)' data-ref="_ZN12_GLOBAL__N_113CellMapShadowC1ERKN4llvm10BitTrackerE">CellMapShadow</dfn>(<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> &amp;<dfn class="local col2 decl" id="42T" title='T' data-type='const llvm::BitTracker &amp;' data-ref="42T">T</dfn>) : <a class="tu member" href="#(anonymousnamespace)::CellMapShadow::BT" title='(anonymous namespace)::CellMapShadow::BT' data-use='w' data-ref="(anonymousnamespace)::CellMapShadow::BT">BT</a>(<a class="local col2 ref" href="#42T" title='T' data-ref="42T">T</a>) {}</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-type='const BitTracker::RegisterCell &amp; (anonymous namespace)::CellMapShadow::lookup(unsigned int VR)' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="43VR" title='VR' data-type='unsigned int' data-ref="43VR">VR</dfn>) {</td></tr>
<tr><th id="270">270</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="44RInd" title='RInd' data-type='unsigned int' data-ref="44RInd">RInd</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col3 ref" href="#43VR" title='VR' data-ref="43VR">VR</a>);</td></tr>
<tr><th id="271">271</th><td>      <i>// Grow the vector to at least 32 elements.</i></td></tr>
<tr><th id="272">272</th><td>      <b>if</b> (<a class="local col4 ref" href="#44RInd" title='RInd' data-ref="44RInd">RInd</a> &gt;= <a class="tu member" href="#(anonymousnamespace)::CellMapShadow::CVect" title='(anonymous namespace)::CellMapShadow::CVect' data-use='m' data-ref="(anonymousnamespace)::CellMapShadow::CVect">CVect</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="273">273</th><td>        <a class="tu member" href="#(anonymousnamespace)::CellMapShadow::CVect" title='(anonymous namespace)::CellMapShadow::CVect' data-use='m' data-ref="(anonymousnamespace)::CellMapShadow::CVect">CVect</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col4 ref" href="#44RInd" title='RInd' data-ref="44RInd">RInd</a>+<var>16</var>, <var>32U</var>), <b>nullptr</b>);</td></tr>
<tr><th id="274">274</th><td>      <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> *<dfn class="local col5 decl" id="45CP" title='CP' data-type='const BitTracker::RegisterCell *' data-ref="45CP">CP</dfn> = <a class="tu member" href="#(anonymousnamespace)::CellMapShadow::CVect" title='(anonymous namespace)::CellMapShadow::CVect' data-use='m' data-ref="(anonymousnamespace)::CellMapShadow::CVect">CVect</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#44RInd" title='RInd' data-ref="44RInd">RInd</a>]</a>;</td></tr>
<tr><th id="275">275</th><td>      <b>if</b> (<a class="local col5 ref" href="#45CP" title='CP' data-ref="45CP">CP</a> == <b>nullptr</b>)</td></tr>
<tr><th id="276">276</th><td>        <a class="local col5 ref" href="#45CP" title='CP' data-ref="45CP">CP</a> = <a class="tu member" href="#(anonymousnamespace)::CellMapShadow::CVect" title='(anonymous namespace)::CellMapShadow::CVect' data-use='m' data-ref="(anonymousnamespace)::CellMapShadow::CVect">CVect</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#44RInd" title='RInd' data-ref="44RInd">RInd</a>]</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::CellMapShadow::BT" title='(anonymous namespace)::CellMapShadow::BT' data-use='m' data-ref="(anonymousnamespace)::CellMapShadow::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<a class="local col3 ref" href="#43VR" title='VR' data-ref="43VR">VR</a>);</td></tr>
<tr><th id="277">277</th><td>      <b>return</b> *<a class="local col5 ref" href="#45CP" title='CP' data-ref="45CP">CP</a>;</td></tr>
<tr><th id="278">278</th><td>    }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::CellMapShadow::BT" title='(anonymous namespace)::CellMapShadow::BT' data-type='const llvm::BitTracker &amp;' data-ref="(anonymousnamespace)::CellMapShadow::BT">BT</dfn>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <b>private</b>:</td></tr>
<tr><th id="283">283</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::CellMapShadow::CellVectType" title='(anonymous namespace)::CellMapShadow::CellVectType' data-type='std::vector&lt;const BitTracker::RegisterCell *&gt;' data-ref="(anonymousnamespace)::CellMapShadow::CellVectType">CellVectType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> *&gt;;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::CellMapShadow::CellVectType" title='(anonymous namespace)::CellMapShadow::CellVectType' data-type='std::vector&lt;const BitTracker::RegisterCell *&gt;' data-ref="(anonymousnamespace)::CellMapShadow::CellVectType">CellVectType</a> <dfn class="tu decl" id="(anonymousnamespace)::CellMapShadow::CVect" title='(anonymous namespace)::CellMapShadow::CVect' data-type='CellVectType' data-ref="(anonymousnamespace)::CellMapShadow::CVect">CVect</dfn>;</td></tr>
<tr><th id="286">286</th><td>  };</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <i  data-doc="(anonymousnamespace)::RegisterCellLexCompare">// Comparator class for lexicographic ordering of virtual registers</i></td></tr>
<tr><th id="289">289</th><td><i  data-doc="(anonymousnamespace)::RegisterCellLexCompare">  // according to the corresponding BitTracker::RegisterCell objects.</i></td></tr>
<tr><th id="290">290</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterCellLexCompare" title='(anonymous namespace)::RegisterCellLexCompare' data-ref="(anonymousnamespace)::RegisterCellLexCompare">RegisterCellLexCompare</dfn> {</td></tr>
<tr><th id="291">291</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_122RegisterCellLexCompareC1ERKNS_16BitValueOrderingERNS_13CellMapShadowE" title='(anonymous namespace)::RegisterCellLexCompare::RegisterCellLexCompare' data-type='void (anonymous namespace)::RegisterCellLexCompare::RegisterCellLexCompare(const (anonymous namespace)::BitValueOrdering &amp; BO, (anonymous namespace)::CellMapShadow &amp; M)' data-ref="_ZN12_GLOBAL__N_122RegisterCellLexCompareC1ERKNS_16BitValueOrderingERNS_13CellMapShadowE">RegisterCellLexCompare</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::BitValueOrdering" title='(anonymous namespace)::BitValueOrdering' data-ref="(anonymousnamespace)::BitValueOrdering">BitValueOrdering</a> &amp;<dfn class="local col6 decl" id="46BO" title='BO' data-type='const (anonymous namespace)::BitValueOrdering &amp;' data-ref="46BO">BO</dfn>, <a class="tu type" href="#(anonymousnamespace)::CellMapShadow" title='(anonymous namespace)::CellMapShadow' data-ref="(anonymousnamespace)::CellMapShadow">CellMapShadow</a> &amp;<dfn class="local col7 decl" id="47M" title='M' data-type='(anonymous namespace)::CellMapShadow &amp;' data-ref="47M">M</dfn>)</td></tr>
<tr><th id="292">292</th><td>      : <a class="tu member" href="#(anonymousnamespace)::RegisterCellLexCompare::BitOrd" title='(anonymous namespace)::RegisterCellLexCompare::BitOrd' data-use='w' data-ref="(anonymousnamespace)::RegisterCellLexCompare::BitOrd">BitOrd</a>(<a class="local col6 ref" href="#46BO" title='BO' data-ref="46BO">BO</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterCellLexCompare::CM" title='(anonymous namespace)::RegisterCellLexCompare::CM' data-use='w' data-ref="(anonymousnamespace)::RegisterCellLexCompare::CM">CM</a>(<a class="local col7 ref" href="#47M" title='M' data-ref="47M">M</a>) {}</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_122RegisterCellLexCompareclEjj" title='(anonymous namespace)::RegisterCellLexCompare::operator()' data-type='bool (anonymous namespace)::RegisterCellLexCompare::operator()(unsigned int VR1, unsigned int VR2) const' data-ref="_ZNK12_GLOBAL__N_122RegisterCellLexCompareclEjj"><b>operator</b>()</a> (<em>unsigned</em> <dfn class="local col8 decl" id="48VR1" title='VR1' data-type='unsigned int' data-ref="48VR1">VR1</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="49VR2" title='VR2' data-type='unsigned int' data-ref="49VR2">VR2</dfn>) <em>const</em>;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <b>private</b>:</td></tr>
<tr><th id="297">297</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::BitValueOrdering" title='(anonymous namespace)::BitValueOrdering' data-ref="(anonymousnamespace)::BitValueOrdering">BitValueOrdering</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegisterCellLexCompare::BitOrd" title='(anonymous namespace)::RegisterCellLexCompare::BitOrd' data-type='const (anonymous namespace)::BitValueOrdering &amp;' data-ref="(anonymousnamespace)::RegisterCellLexCompare::BitOrd">BitOrd</dfn>;</td></tr>
<tr><th id="298">298</th><td>    <a class="tu type" href="#(anonymousnamespace)::CellMapShadow" title='(anonymous namespace)::CellMapShadow' data-ref="(anonymousnamespace)::CellMapShadow">CellMapShadow</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegisterCellLexCompare::CM" title='(anonymous namespace)::RegisterCellLexCompare::CM' data-type='(anonymous namespace)::CellMapShadow &amp;' data-ref="(anonymousnamespace)::RegisterCellLexCompare::CM">CM</dfn>;</td></tr>
<tr><th id="299">299</th><td>  };</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <i  data-doc="(anonymousnamespace)::RegisterCellBitCompareSel">// Comparator class for lexicographic ordering of virtual registers</i></td></tr>
<tr><th id="302">302</th><td><i  data-doc="(anonymousnamespace)::RegisterCellBitCompareSel">  // according to the specified bits of the corresponding BitTracker::</i></td></tr>
<tr><th id="303">303</th><td><i  data-doc="(anonymousnamespace)::RegisterCellBitCompareSel">  // RegisterCell objects.</i></td></tr>
<tr><th id="304">304</th><td><i  data-doc="(anonymousnamespace)::RegisterCellBitCompareSel">  // Specifically, this class will be used to compare bit B of a register</i></td></tr>
<tr><th id="305">305</th><td><i  data-doc="(anonymousnamespace)::RegisterCellBitCompareSel">  // cell for a selected virtual register R with bit N of any register</i></td></tr>
<tr><th id="306">306</th><td><i  data-doc="(anonymousnamespace)::RegisterCellBitCompareSel">  // other than R.</i></td></tr>
<tr><th id="307">307</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RegisterCellBitCompareSel" title='(anonymous namespace)::RegisterCellBitCompareSel' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel">RegisterCellBitCompareSel</dfn> {</td></tr>
<tr><th id="308">308</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125RegisterCellBitCompareSelC1EjjjRKNS_16BitValueOrderingERNS_13CellMapShadowE" title='(anonymous namespace)::RegisterCellBitCompareSel::RegisterCellBitCompareSel' data-type='void (anonymous namespace)::RegisterCellBitCompareSel::RegisterCellBitCompareSel(unsigned int R, unsigned int B, unsigned int N, const (anonymous namespace)::BitValueOrdering &amp; BO, (anonymous namespace)::CellMapShadow &amp; M)' data-ref="_ZN12_GLOBAL__N_125RegisterCellBitCompareSelC1EjjjRKNS_16BitValueOrderingERNS_13CellMapShadowE">RegisterCellBitCompareSel</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="50R" title='R' data-type='unsigned int' data-ref="50R">R</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51B" title='B' data-type='unsigned int' data-ref="51B">B</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="52N" title='N' data-type='unsigned int' data-ref="52N">N</dfn>,</td></tr>
<tr><th id="309">309</th><td>          <em>const</em> <a class="tu type" href="#(anonymousnamespace)::BitValueOrdering" title='(anonymous namespace)::BitValueOrdering' data-ref="(anonymousnamespace)::BitValueOrdering">BitValueOrdering</a> &amp;<dfn class="local col3 decl" id="53BO" title='BO' data-type='const (anonymous namespace)::BitValueOrdering &amp;' data-ref="53BO">BO</dfn>, <a class="tu type" href="#(anonymousnamespace)::CellMapShadow" title='(anonymous namespace)::CellMapShadow' data-ref="(anonymousnamespace)::CellMapShadow">CellMapShadow</a> &amp;<dfn class="local col4 decl" id="54M" title='M' data-type='(anonymous namespace)::CellMapShadow &amp;' data-ref="54M">M</dfn>)</td></tr>
<tr><th id="310">310</th><td>      : <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::SelR" title='(anonymous namespace)::RegisterCellBitCompareSel::SelR' data-use='w' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::SelR">SelR</a>(<a class="local col0 ref" href="#50R" title='R' data-ref="50R">R</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::SelB" title='(anonymous namespace)::RegisterCellBitCompareSel::SelB' data-use='w' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::SelB">SelB</a>(<a class="local col1 ref" href="#51B" title='B' data-ref="51B">B</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::BitN" title='(anonymous namespace)::RegisterCellBitCompareSel::BitN' data-use='w' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::BitN">BitN</a>(<a class="local col2 ref" href="#52N" title='N' data-ref="52N">N</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::BitOrd" title='(anonymous namespace)::RegisterCellBitCompareSel::BitOrd' data-use='w' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::BitOrd">BitOrd</a>(<a class="local col3 ref" href="#53BO" title='BO' data-ref="53BO">BO</a>), <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::CM" title='(anonymous namespace)::RegisterCellBitCompareSel::CM' data-use='w' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::CM">CM</a>(<a class="local col4 ref" href="#54M" title='M' data-ref="54M">M</a>) {}</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_125RegisterCellBitCompareSelclEjj" title='(anonymous namespace)::RegisterCellBitCompareSel::operator()' data-type='bool (anonymous namespace)::RegisterCellBitCompareSel::operator()(unsigned int VR1, unsigned int VR2) const' data-ref="_ZNK12_GLOBAL__N_125RegisterCellBitCompareSelclEjj"><b>operator</b>()</a> (<em>unsigned</em> <dfn class="local col5 decl" id="55VR1" title='VR1' data-type='unsigned int' data-ref="55VR1">VR1</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="56VR2" title='VR2' data-type='unsigned int' data-ref="56VR2">VR2</dfn>) <em>const</em>;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <b>private</b>:</td></tr>
<tr><th id="315">315</th><td>    <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RegisterCellBitCompareSel::SelR" title='(anonymous namespace)::RegisterCellBitCompareSel::SelR' data-type='const unsigned int' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::SelR">SelR</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::RegisterCellBitCompareSel::SelB" title='(anonymous namespace)::RegisterCellBitCompareSel::SelB' data-type='const unsigned int' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::SelB">SelB</dfn>;</td></tr>
<tr><th id="316">316</th><td>    <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RegisterCellBitCompareSel::BitN" title='(anonymous namespace)::RegisterCellBitCompareSel::BitN' data-type='const unsigned int' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::BitN">BitN</dfn>;</td></tr>
<tr><th id="317">317</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::BitValueOrdering" title='(anonymous namespace)::BitValueOrdering' data-ref="(anonymousnamespace)::BitValueOrdering">BitValueOrdering</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegisterCellBitCompareSel::BitOrd" title='(anonymous namespace)::RegisterCellBitCompareSel::BitOrd' data-type='const (anonymous namespace)::BitValueOrdering &amp;' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::BitOrd">BitOrd</dfn>;</td></tr>
<tr><th id="318">318</th><td>    <a class="tu type" href="#(anonymousnamespace)::CellMapShadow" title='(anonymous namespace)::CellMapShadow' data-ref="(anonymousnamespace)::CellMapShadow">CellMapShadow</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegisterCellBitCompareSel::CM" title='(anonymous namespace)::RegisterCellBitCompareSel::CM' data-type='(anonymous namespace)::CellMapShadow &amp;' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::CM">CM</dfn>;</td></tr>
<tr><th id="319">319</th><td>  };</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCellLexCompare" title='(anonymous namespace)::RegisterCellLexCompare' data-ref="(anonymousnamespace)::RegisterCellLexCompare">RegisterCellLexCompare</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_122RegisterCellLexCompareclEjj" title='(anonymous namespace)::RegisterCellLexCompare::operator()' data-type='bool (anonymous namespace)::RegisterCellLexCompare::operator()(unsigned int VR1, unsigned int VR2) const' data-ref="_ZNK12_GLOBAL__N_122RegisterCellLexCompareclEjj"><b>operator</b>()</dfn> (<em>unsigned</em> <dfn class="local col7 decl" id="57VR1" title='VR1' data-type='unsigned int' data-ref="57VR1">VR1</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="58VR2" title='VR2' data-type='unsigned int' data-ref="58VR2">VR2</dfn>) <em>const</em> {</td></tr>
<tr><th id="324">324</th><td>  <i>// Ordering of registers, made up from two given orderings:</i></td></tr>
<tr><th id="325">325</th><td><i>  // - the ordering of the register numbers, and</i></td></tr>
<tr><th id="326">326</th><td><i>  // - the ordering of register cells.</i></td></tr>
<tr><th id="327">327</th><td><i>  // Def. R1 &lt; R2 if:</i></td></tr>
<tr><th id="328">328</th><td><i>  // - cell(R1) &lt; cell(R2), or</i></td></tr>
<tr><th id="329">329</th><td><i>  // - cell(R1) == cell(R2), and index(R1) &lt; index(R2).</i></td></tr>
<tr><th id="330">330</th><td><i>  //</i></td></tr>
<tr><th id="331">331</th><td><i>  // For register cells, the ordering is lexicographic, with index 0 being</i></td></tr>
<tr><th id="332">332</th><td><i>  // the most significant.</i></td></tr>
<tr><th id="333">333</th><td>  <b>if</b> (<a class="local col7 ref" href="#57VR1" title='VR1' data-ref="57VR1">VR1</a> == <a class="local col8 ref" href="#58VR2" title='VR2' data-ref="58VR2">VR2</a>)</td></tr>
<tr><th id="334">334</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="59RC1" title='RC1' data-type='const BitTracker::RegisterCell &amp;' data-ref="59RC1">RC1</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCellLexCompare::CM" title='(anonymous namespace)::RegisterCellLexCompare::CM' data-use='m' data-ref="(anonymousnamespace)::RegisterCellLexCompare::CM">CM</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</a>(<a class="local col7 ref" href="#57VR1" title='VR1' data-ref="57VR1">VR1</a>), &amp;<dfn class="local col0 decl" id="60RC2" title='RC2' data-type='const BitTracker::RegisterCell &amp;' data-ref="60RC2">RC2</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCellLexCompare::CM" title='(anonymous namespace)::RegisterCellLexCompare::CM' data-use='m' data-ref="(anonymousnamespace)::RegisterCellLexCompare::CM">CM</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</a>(<a class="local col8 ref" href="#58VR2" title='VR2' data-ref="58VR2">VR2</a>);</td></tr>
<tr><th id="337">337</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="61W1" title='W1' data-type='uint16_t' data-ref="61W1">W1</dfn> = <a class="local col9 ref" href="#59RC1" title='RC1' data-ref="59RC1">RC1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(), <dfn class="local col2 decl" id="62W2" title='W2' data-type='uint16_t' data-ref="62W2">W2</dfn> = <a class="local col0 ref" href="#60RC2" title='RC2' data-ref="60RC2">RC2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="338">338</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="63i" title='i' data-type='uint16_t' data-ref="63i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="64w" title='w' data-type='uint16_t' data-ref="64w">w</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col1 ref" href="#61W1" title='W1' data-ref="61W1">W1</a>, <a class="local col2 ref" href="#62W2" title='W2' data-ref="62W2">W2</a>); <a class="local col3 ref" href="#63i" title='i' data-ref="63i">i</a> &lt; <a class="local col4 ref" href="#64w" title='w' data-ref="64w">w</a>; ++<a class="local col3 ref" href="#63i" title='i' data-ref="63i">i</a>) {</td></tr>
<tr><th id="339">339</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col5 decl" id="65V1" title='V1' data-type='const BitTracker::BitValue &amp;' data-ref="65V1">V1</dfn> = <a class="local col9 ref" href="#59RC1" title='RC1' data-ref="59RC1">RC1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#63i" title='i' data-ref="63i">i</a>]</a>, &amp;<dfn class="local col6 decl" id="66V2" title='V2' data-type='const BitTracker::BitValue &amp;' data-ref="66V2">V2</dfn> = <a class="local col0 ref" href="#60RC2" title='RC2' data-ref="60RC2">RC2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#63i" title='i' data-ref="63i">i</a>]</a>;</td></tr>
<tr><th id="340">340</th><td>    <b>if</b> (<a class="local col5 ref" href="#65V1" title='V1' data-ref="65V1">V1</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueneERKS1_" title='llvm::BitTracker::BitValue::operator!=' data-ref="_ZNK4llvm10BitTracker8BitValueneERKS1_">!=</a> <a class="local col6 ref" href="#66V2" title='V2' data-ref="66V2">V2</a>)</td></tr>
<tr><th id="341">341</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegisterCellLexCompare::BitOrd" title='(anonymous namespace)::RegisterCellLexCompare::BitOrd' data-use='m' data-ref="(anonymousnamespace)::RegisterCellLexCompare::BitOrd">BitOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116BitValueOrderingclERKN4llvm10BitTracker8BitValueES5_" title='(anonymous namespace)::BitValueOrdering::operator()' data-use='c' data-ref="_ZNK12_GLOBAL__N_116BitValueOrderingclERKN4llvm10BitTracker8BitValueES5_">(<a class="local col5 ref" href="#65V1" title='V1' data-ref="65V1">V1</a>, <a class="local col6 ref" href="#66V2" title='V2' data-ref="66V2">V2</a>)</a>;</td></tr>
<tr><th id="342">342</th><td>  }</td></tr>
<tr><th id="343">343</th><td>  <i>// Cells are equal up until the common length.</i></td></tr>
<tr><th id="344">344</th><td>  <b>if</b> (<a class="local col1 ref" href="#61W1" title='W1' data-ref="61W1">W1</a> != <a class="local col2 ref" href="#62W2" title='W2' data-ref="62W2">W2</a>)</td></tr>
<tr><th id="345">345</th><td>    <b>return</b> <a class="local col1 ref" href="#61W1" title='W1' data-ref="61W1">W1</a> &lt; <a class="local col2 ref" href="#62W2" title='W2' data-ref="62W2">W2</a>;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegisterCellLexCompare::BitOrd" title='(anonymous namespace)::RegisterCellLexCompare::BitOrd' data-use='m' data-ref="(anonymousnamespace)::RegisterCellLexCompare::BitOrd">BitOrd</a>.<a class="tu ref" href="#(anonymousnamespace)::BitValueOrdering::BaseOrd" title='(anonymous namespace)::BitValueOrdering::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::BitValueOrdering::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col7 ref" href="#57VR1" title='VR1' data-ref="57VR1">VR1</a>]</a> &lt; <a class="tu member" href="#(anonymousnamespace)::RegisterCellLexCompare::BitOrd" title='(anonymous namespace)::RegisterCellLexCompare::BitOrd' data-use='m' data-ref="(anonymousnamespace)::RegisterCellLexCompare::BitOrd">BitOrd</a>.<a class="tu ref" href="#(anonymousnamespace)::BitValueOrdering::BaseOrd" title='(anonymous namespace)::BitValueOrdering::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::BitValueOrdering::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col8 ref" href="#58VR2" title='VR2' data-ref="58VR2">VR2</a>]</a>;</td></tr>
<tr><th id="348">348</th><td>}</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegisterCellBitCompareSel" title='(anonymous namespace)::RegisterCellBitCompareSel' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel">RegisterCellBitCompareSel</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_125RegisterCellBitCompareSelclEjj" title='(anonymous namespace)::RegisterCellBitCompareSel::operator()' data-type='bool (anonymous namespace)::RegisterCellBitCompareSel::operator()(unsigned int VR1, unsigned int VR2) const' data-ref="_ZNK12_GLOBAL__N_125RegisterCellBitCompareSelclEjj"><b>operator</b>()</dfn> (<em>unsigned</em> <dfn class="local col7 decl" id="67VR1" title='VR1' data-type='unsigned int' data-ref="67VR1">VR1</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="68VR2" title='VR2' data-type='unsigned int' data-ref="68VR2">VR2</dfn>) <em>const</em> {</td></tr>
<tr><th id="351">351</th><td>  <b>if</b> (<a class="local col7 ref" href="#67VR1" title='VR1' data-ref="67VR1">VR1</a> == <a class="local col8 ref" href="#68VR2" title='VR2' data-ref="68VR2">VR2</a>)</td></tr>
<tr><th id="352">352</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="353">353</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="69RC1" title='RC1' data-type='const BitTracker::RegisterCell &amp;' data-ref="69RC1">RC1</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::CM" title='(anonymous namespace)::RegisterCellBitCompareSel::CM' data-use='m' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::CM">CM</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</a>(<a class="local col7 ref" href="#67VR1" title='VR1' data-ref="67VR1">VR1</a>);</td></tr>
<tr><th id="354">354</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="70RC2" title='RC2' data-type='const BitTracker::RegisterCell &amp;' data-ref="70RC2">RC2</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::CM" title='(anonymous namespace)::RegisterCellBitCompareSel::CM' data-use='m' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::CM">CM</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</a>(<a class="local col8 ref" href="#68VR2" title='VR2' data-ref="68VR2">VR2</a>);</td></tr>
<tr><th id="355">355</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="71W1" title='W1' data-type='uint16_t' data-ref="71W1">W1</dfn> = <a class="local col9 ref" href="#69RC1" title='RC1' data-ref="69RC1">RC1</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(), <dfn class="local col2 decl" id="72W2" title='W2' data-type='uint16_t' data-ref="72W2">W2</dfn> = <a class="local col0 ref" href="#70RC2" title='RC2' data-ref="70RC2">RC2</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="356">356</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="73Bit1" title='Bit1' data-type='uint16_t' data-ref="73Bit1">Bit1</dfn> = (<a class="local col7 ref" href="#67VR1" title='VR1' data-ref="67VR1">VR1</a> == <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::SelR" title='(anonymous namespace)::RegisterCellBitCompareSel::SelR' data-use='r' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::SelR">SelR</a>) ? <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::SelB" title='(anonymous namespace)::RegisterCellBitCompareSel::SelB' data-use='r' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::SelB">SelB</a> : <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::BitN" title='(anonymous namespace)::RegisterCellBitCompareSel::BitN' data-use='r' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::BitN">BitN</a>;</td></tr>
<tr><th id="357">357</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="74Bit2" title='Bit2' data-type='uint16_t' data-ref="74Bit2">Bit2</dfn> = (<a class="local col8 ref" href="#68VR2" title='VR2' data-ref="68VR2">VR2</a> == <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::SelR" title='(anonymous namespace)::RegisterCellBitCompareSel::SelR' data-use='r' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::SelR">SelR</a>) ? <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::SelB" title='(anonymous namespace)::RegisterCellBitCompareSel::SelB' data-use='r' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::SelB">SelB</a> : <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::BitN" title='(anonymous namespace)::RegisterCellBitCompareSel::BitN' data-use='r' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::BitN">BitN</a>;</td></tr>
<tr><th id="358">358</th><td>  <i>// If Bit1 exceeds the width of VR1, then:</i></td></tr>
<tr><th id="359">359</th><td><i>  // - return false, if at the same time Bit2 exceeds VR2, or</i></td></tr>
<tr><th id="360">360</th><td><i>  // - return true, otherwise.</i></td></tr>
<tr><th id="361">361</th><td><i>  // (I.e. "a bit value that does not exist is less than any bit value</i></td></tr>
<tr><th id="362">362</th><td><i>  // that does exist".)</i></td></tr>
<tr><th id="363">363</th><td>  <b>if</b> (<a class="local col1 ref" href="#71W1" title='W1' data-ref="71W1">W1</a> &lt;= <a class="local col3 ref" href="#73Bit1" title='Bit1' data-ref="73Bit1">Bit1</a>)</td></tr>
<tr><th id="364">364</th><td>    <b>return</b> <a class="local col4 ref" href="#74Bit2" title='Bit2' data-ref="74Bit2">Bit2</a> &lt; <a class="local col2 ref" href="#72W2" title='W2' data-ref="72W2">W2</a>;</td></tr>
<tr><th id="365">365</th><td>  <i>// If Bit1 is within VR1, but Bit2 is not within VR2, return false.</i></td></tr>
<tr><th id="366">366</th><td>  <b>if</b> (<a class="local col2 ref" href="#72W2" title='W2' data-ref="72W2">W2</a> &lt;= <a class="local col4 ref" href="#74Bit2" title='Bit2' data-ref="74Bit2">Bit2</a>)</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col5 decl" id="75V1" title='V1' data-type='const BitTracker::BitValue &amp;' data-ref="75V1">V1</dfn> = <a class="local col9 ref" href="#69RC1" title='RC1' data-ref="69RC1">RC1</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#73Bit1" title='Bit1' data-ref="73Bit1">Bit1</a>]</a>, <dfn class="local col6 decl" id="76V2" title='V2' data-type='const BitTracker::BitValue' data-ref="76V2">V2</dfn> = <a class="ref fake" href="BitTracker.h.html#154" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ERKS1_"></a><a class="local col0 ref" href="#70RC2" title='RC2' data-ref="70RC2">RC2</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#74Bit2" title='Bit2' data-ref="74Bit2">Bit2</a>]</a>;</td></tr>
<tr><th id="370">370</th><td>  <b>if</b> (<a class="local col5 ref" href="#75V1" title='V1' data-ref="75V1">V1</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueneERKS1_" title='llvm::BitTracker::BitValue::operator!=' data-ref="_ZNK4llvm10BitTracker8BitValueneERKS1_">!=</a> <a class="local col6 ref" href="#76V2" title='V2' data-ref="76V2">V2</a>)</td></tr>
<tr><th id="371">371</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegisterCellBitCompareSel::BitOrd" title='(anonymous namespace)::RegisterCellBitCompareSel::BitOrd' data-use='m' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel::BitOrd">BitOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116BitValueOrderingclERKN4llvm10BitTracker8BitValueES5_" title='(anonymous namespace)::BitValueOrdering::operator()' data-use='c' data-ref="_ZNK12_GLOBAL__N_116BitValueOrderingclERKN4llvm10BitTracker8BitValueES5_">(<a class="local col5 ref" href="#75V1" title='V1' data-ref="75V1">V1</a>, <a class="local col6 ref" href="#76V2" title='V2' data-ref="76V2">V2</a>)</a>;</td></tr>
<tr><th id="372">372</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="373">373</th><td>}</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><b>namespace</b> {</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</dfn> {</td></tr>
<tr><th id="378">378</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::OrderedRegisterList::ListType" title='(anonymous namespace)::OrderedRegisterList::ListType' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::OrderedRegisterList::ListType">ListType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;;</td></tr>
<tr><th id="379">379</th><td>    <em>const</em> <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::OrderedRegisterList::MaxSize" title='(anonymous namespace)::OrderedRegisterList::MaxSize' data-type='const unsigned int' data-ref="(anonymousnamespace)::OrderedRegisterList::MaxSize">MaxSize</dfn>;</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <b>public</b>:</td></tr>
<tr><th id="382">382</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119OrderedRegisterListC1ERKNS_16RegisterOrderingE" title='(anonymous namespace)::OrderedRegisterList::OrderedRegisterList' data-type='void (anonymous namespace)::OrderedRegisterList::OrderedRegisterList(const (anonymous namespace)::RegisterOrdering &amp; RO)' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterListC1ERKNS_16RegisterOrderingE">OrderedRegisterList</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="local col7 decl" id="77RO" title='RO' data-type='const (anonymous namespace)::RegisterOrdering &amp;' data-ref="77RO">RO</dfn>)</td></tr>
<tr><th id="383">383</th><td>      : <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::MaxSize" title='(anonymous namespace)::OrderedRegisterList::MaxSize' data-use='w' data-ref="(anonymousnamespace)::OrderedRegisterList::MaxSize">MaxSize</a>(<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxORLSize" title='MaxORLSize' data-use='m' data-ref="MaxORLSize">MaxORLSize</a>), <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Ord" title='(anonymous namespace)::OrderedRegisterList::Ord' data-use='w' data-ref="(anonymousnamespace)::OrderedRegisterList::Ord">Ord</a>(<a class="local col7 ref" href="#77RO" title='RO' data-ref="77RO">RO</a>) {}</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119OrderedRegisterList6insertEj" title='(anonymous namespace)::OrderedRegisterList::insert' data-type='void (anonymous namespace)::OrderedRegisterList::insert(unsigned int VR)' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList6insertEj">insert</a>(<em>unsigned</em> <dfn class="local col8 decl" id="78VR" title='VR' data-type='unsigned int' data-ref="78VR">VR</dfn>);</td></tr>
<tr><th id="386">386</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119OrderedRegisterList6removeEj" title='(anonymous namespace)::OrderedRegisterList::remove' data-type='void (anonymous namespace)::OrderedRegisterList::remove(unsigned int VR)' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList6removeEj">remove</a>(<em>unsigned</em> <dfn class="local col9 decl" id="79VR" title='VR' data-type='unsigned int' data-ref="79VR">VR</dfn>);</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119OrderedRegisterListixEj" title='(anonymous namespace)::OrderedRegisterList::operator[]' data-type='unsigned int (anonymous namespace)::OrderedRegisterList::operator[](unsigned int Idx) const' data-ref="_ZNK12_GLOBAL__N_119OrderedRegisterListixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="80Idx" title='Idx' data-type='unsigned int' data-ref="80Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="389">389</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Idx &lt; Seq.size()) ? void (0) : __assert_fail (&quot;Idx &lt; Seq.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 389, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#80Idx" title='Idx' data-ref="80Idx">Idx</a> &lt; <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="390">390</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#80Idx" title='Idx' data-ref="80Idx">Idx</a>]</a>;</td></tr>
<tr><th id="391">391</th><td>    }</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119OrderedRegisterList4sizeEv" title='(anonymous namespace)::OrderedRegisterList::size' data-type='unsigned int (anonymous namespace)::OrderedRegisterList::size() const' data-ref="_ZNK12_GLOBAL__N_119OrderedRegisterList4sizeEv">size</dfn>() <em>const</em> {</td></tr>
<tr><th id="394">394</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="395">395</th><td>    }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::OrderedRegisterList::iterator" title='(anonymous namespace)::OrderedRegisterList::iterator' data-type='ListType::iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::iterator">iterator</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::ListType" title='(anonymous namespace)::OrderedRegisterList::ListType' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::OrderedRegisterList::ListType">ListType</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{unsignedint,std::allocator{unsignedint}}::iterator" title='std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;unsigned int, allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="std::vector{unsignedint,std::allocator{unsignedint}}::iterator">iterator</a>;</td></tr>
<tr><th id="398">398</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::OrderedRegisterList::const_iterator" title='(anonymous namespace)::OrderedRegisterList::const_iterator' data-type='ListType::const_iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::const_iterator">const_iterator</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::ListType" title='(anonymous namespace)::OrderedRegisterList::ListType' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::OrderedRegisterList::ListType">ListType</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{unsignedint,std::allocator{unsignedint}}::const_iterator" title='std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;unsigned int, allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="std::vector{unsignedint,std::allocator{unsignedint}}::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::iterator" title='(anonymous namespace)::OrderedRegisterList::iterator' data-type='ListType::iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::iterator">iterator</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119OrderedRegisterList5beginEv" title='(anonymous namespace)::OrderedRegisterList::begin' data-type='iterator (anonymous namespace)::OrderedRegisterList::begin()' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList5beginEv">begin</dfn>() { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(); }</td></tr>
<tr><th id="401">401</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::iterator" title='(anonymous namespace)::OrderedRegisterList::iterator' data-type='ListType::iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::iterator">iterator</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119OrderedRegisterList3endEv" title='(anonymous namespace)::OrderedRegisterList::end' data-type='iterator (anonymous namespace)::OrderedRegisterList::end()' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList3endEv">end</dfn>() { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); }</td></tr>
<tr><th id="402">402</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::const_iterator" title='(anonymous namespace)::OrderedRegisterList::const_iterator' data-type='ListType::const_iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::const_iterator">const_iterator</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119OrderedRegisterList5beginEv" title='(anonymous namespace)::OrderedRegisterList::begin' data-type='const_iterator (anonymous namespace)::OrderedRegisterList::begin() const' data-ref="_ZNK12_GLOBAL__N_119OrderedRegisterList5beginEv">begin</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(); }</td></tr>
<tr><th id="403">403</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::const_iterator" title='(anonymous namespace)::OrderedRegisterList::const_iterator' data-type='ListType::const_iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::const_iterator">const_iterator</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119OrderedRegisterList3endEv" title='(anonymous namespace)::OrderedRegisterList::end' data-type='const_iterator (anonymous namespace)::OrderedRegisterList::end() const' data-ref="_ZNK12_GLOBAL__N_119OrderedRegisterList3endEv">end</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>    <i  data-doc="_ZNK12_GLOBAL__N_119OrderedRegisterList3idxEN9__gnu_cxx17__normal_iteratorIPjSt6vectorIjSaIjEEEE">// Convenience function to convert an iterator to the corresponding index.</i></td></tr>
<tr><th id="406">406</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119OrderedRegisterList3idxEN9__gnu_cxx17__normal_iteratorIPjSt6vectorIjSaIjEEEE" title='(anonymous namespace)::OrderedRegisterList::idx' data-type='unsigned int (anonymous namespace)::OrderedRegisterList::idx(iterator It) const' data-ref="_ZNK12_GLOBAL__N_119OrderedRegisterList3idxEN9__gnu_cxx17__normal_iteratorIPjSt6vectorIjSaIjEEEE">idx</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::iterator" title='(anonymous namespace)::OrderedRegisterList::iterator' data-type='ListType::iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::iterator">iterator</a> <dfn class="local col1 decl" id="81It" title='It' data-type='iterator' data-ref="81It">It</dfn>) <em>const</em> { <b>return</b> <a class="local col1 ref" href="#81It" title='It' data-ref="81It">It</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator-" title='__gnu_cxx::operator-' data-ref="__gnu_cxx::operator-">-</a><a class="tu member" href="#_ZNK12_GLOBAL__N_119OrderedRegisterList5beginEv" title='(anonymous namespace)::OrderedRegisterList::begin' data-use='c' data-ref="_ZNK12_GLOBAL__N_119OrderedRegisterList5beginEv">begin</a>(); }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <b>private</b>:</td></tr>
<tr><th id="409">409</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::ListType" title='(anonymous namespace)::OrderedRegisterList::ListType' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::OrderedRegisterList::ListType">ListType</a> <dfn class="tu decl" id="(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-type='ListType' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</dfn>;</td></tr>
<tr><th id="410">410</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::OrderedRegisterList::Ord" title='(anonymous namespace)::OrderedRegisterList::Ord' data-type='const (anonymous namespace)::RegisterOrdering &amp;' data-ref="(anonymousnamespace)::OrderedRegisterList::Ord">Ord</dfn>;</td></tr>
<tr><th id="411">411</th><td>  };</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PrintORL" title='(anonymous namespace)::PrintORL' data-ref="(anonymousnamespace)::PrintORL">PrintORL</dfn> {</td></tr>
<tr><th id="414">414</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18PrintORLC1ERKNS_19OrderedRegisterListEPKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::PrintORL::PrintORL' data-type='void (anonymous namespace)::PrintORL::PrintORL(const (anonymous namespace)::OrderedRegisterList &amp; L, const llvm::TargetRegisterInfo * RI)' data-ref="_ZN12_GLOBAL__N_18PrintORLC1ERKNS_19OrderedRegisterListEPKN4llvm18TargetRegisterInfoE">PrintORL</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a> &amp;<dfn class="local col2 decl" id="82L" title='L' data-type='const (anonymous namespace)::OrderedRegisterList &amp;' data-ref="82L">L</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="83RI" title='RI' data-type='const llvm::TargetRegisterInfo *' data-ref="83RI">RI</dfn>)</td></tr>
<tr><th id="415">415</th><td>      : <a class="tu member" href="#(anonymousnamespace)::PrintORL::RL" title='(anonymous namespace)::PrintORL::RL' data-use='w' data-ref="(anonymousnamespace)::PrintORL::RL">RL</a>(<a class="local col2 ref" href="#82L" title='L' data-ref="82L">L</a>), <a class="tu member" href="#(anonymousnamespace)::PrintORL::TRI" title='(anonymous namespace)::PrintORL::TRI' data-use='w' data-ref="(anonymousnamespace)::PrintORL::TRI">TRI</a>(<a class="local col3 ref" href="#83RI" title='RI' data-ref="83RI">RI</a>) {}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>    <b>friend</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintORLE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintORL &amp; P)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintORLE"><b>operator</b>&lt;&lt;</a> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="84OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="84OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintORL" title='(anonymous namespace)::PrintORL' data-ref="(anonymousnamespace)::PrintORL">PrintORL</a> &amp;<dfn class="local col5 decl" id="85P" title='P' data-type='const (anonymous namespace)::PrintORL &amp;' data-ref="85P">P</dfn>);</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <b>private</b>:</td></tr>
<tr><th id="420">420</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::PrintORL::RL" title='(anonymous namespace)::PrintORL::RL' data-type='const (anonymous namespace)::OrderedRegisterList &amp;' data-ref="(anonymousnamespace)::PrintORL::RL">RL</dfn>;</td></tr>
<tr><th id="421">421</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PrintORL::TRI" title='(anonymous namespace)::PrintORL::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::PrintORL::TRI">TRI</dfn>;</td></tr>
<tr><th id="422">422</th><td>  };</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintORLE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintORL &amp; P)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintORLE"><b>operator</b>&lt;&lt;</dfn> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="86OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="86OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintORL" title='(anonymous namespace)::PrintORL' data-ref="(anonymousnamespace)::PrintORL">PrintORL</a> &amp;<dfn class="local col7 decl" id="87P" title='P' data-type='const (anonymous namespace)::PrintORL &amp;' data-ref="87P">P</dfn>) {</td></tr>
<tr><th id="425">425</th><td>    <a class="local col6 ref" href="#86OS" title='OS' data-ref="86OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'('</kbd>;</td></tr>
<tr><th id="426">426</th><td>    <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a>::<a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::const_iterator" title='(anonymous namespace)::OrderedRegisterList::const_iterator' data-type='ListType::const_iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="88B" title='B' data-type='OrderedRegisterList::const_iterator' data-ref="88B">B</dfn> = <a class="local col7 ref" href="#87P" title='P' data-ref="87P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintORL::RL" title='(anonymous namespace)::PrintORL::RL' data-use='m' data-ref="(anonymousnamespace)::PrintORL::RL">RL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_119OrderedRegisterList5beginEv" title='(anonymous namespace)::OrderedRegisterList::begin' data-use='c' data-ref="_ZNK12_GLOBAL__N_119OrderedRegisterList5beginEv">begin</a>(), <dfn class="local col9 decl" id="89E" title='E' data-type='OrderedRegisterList::const_iterator' data-ref="89E">E</dfn> = <a class="local col7 ref" href="#87P" title='P' data-ref="87P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintORL::RL" title='(anonymous namespace)::PrintORL::RL' data-use='m' data-ref="(anonymousnamespace)::PrintORL::RL">RL</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_119OrderedRegisterList3endEv" title='(anonymous namespace)::OrderedRegisterList::end' data-use='c' data-ref="_ZNK12_GLOBAL__N_119OrderedRegisterList3endEv">end</a>();</td></tr>
<tr><th id="427">427</th><td>    <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a>::<a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::const_iterator" title='(anonymous namespace)::OrderedRegisterList::const_iterator' data-type='ListType::const_iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::const_iterator">const_iterator</a> <dfn class="local col0 decl" id="90I" title='I' data-type='OrderedRegisterList::const_iterator' data-ref="90I">I</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;const unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{constunsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col8 ref" href="#88B" title='B' data-ref="88B">B</a>; <a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col9 ref" href="#89E" title='E' data-ref="89E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a>) {</td></tr>
<tr><th id="428">428</th><td>      <b>if</b> (<a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#88B" title='B' data-ref="88B">B</a>)</td></tr>
<tr><th id="429">429</th><td>        <a class="local col6 ref" href="#86OS" title='OS' data-ref="86OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q>;</td></tr>
<tr><th id="430">430</th><td>      <a class="local col6 ref" href="#86OS" title='OS' data-ref="86OS">OS</a> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a>, <a class="local col7 ref" href="#87P" title='P' data-ref="87P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintORL::TRI" title='(anonymous namespace)::PrintORL::TRI' data-use='r' data-ref="(anonymousnamespace)::PrintORL::TRI">TRI</a>);</td></tr>
<tr><th id="431">431</th><td>    }</td></tr>
<tr><th id="432">432</th><td>    <a class="local col6 ref" href="#86OS" title='OS' data-ref="86OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="433">433</th><td>    <b>return</b> <a class="local col6 ref" href="#86OS" title='OS' data-ref="86OS">OS</a>;</td></tr>
<tr><th id="434">434</th><td>  }</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119OrderedRegisterList6insertEj" title='(anonymous namespace)::OrderedRegisterList::insert' data-type='void (anonymous namespace)::OrderedRegisterList::insert(unsigned int VR)' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList6insertEj">insert</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="91VR" title='VR' data-type='unsigned int' data-ref="91VR">VR</dfn>) {</td></tr>
<tr><th id="439">439</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::iterator" title='(anonymous namespace)::OrderedRegisterList::iterator' data-type='ListType::iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::iterator">iterator</a> <dfn class="local col2 decl" id="92L" title='L' data-type='iterator' data-ref="92L">L</dfn> = <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11lower_boundT_S_RKT0_T1_" title='std::lower_bound' data-use='c' data-ref="_ZSt11lower_boundT_S_RKT0_T1_">lower_bound</a>(<a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="local col1 ref" href="#91VR" title='VR' data-ref="91VR">VR</a>, <a class="tu ref fake" href="#208" title='(anonymous namespace)::RegisterOrdering::RegisterOrdering' data-use='c' data-ref="_ZN12_GLOBAL__N_116RegisterOrderingC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Ord" title='(anonymous namespace)::OrderedRegisterList::Ord' data-use='r' data-ref="(anonymousnamespace)::OrderedRegisterList::Ord">Ord</a>);</td></tr>
<tr><th id="440">440</th><td>  <b>if</b> (<a class="local col2 ref" href="#92L" title='L' data-ref="92L">L</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="441">441</th><td>    <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#91VR" title='VR' data-ref="91VR">VR</a>);</td></tr>
<tr><th id="442">442</th><td>  <b>else</b></td></tr>
<tr><th id="443">443</th><td>    <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEERKS4_" title='std::vector::insert' data-ref="_ZNSt6vector6insertEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEERKS4_">insert</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col2 ref" href="#92L" title='L' data-ref="92L">L</a>, <a class="local col1 ref" href="#91VR" title='VR' data-ref="91VR">VR</a>);</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="93S" title='S' data-type='unsigned int' data-ref="93S">S</dfn> = <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="446">446</th><td>  <b>if</b> (<a class="local col3 ref" href="#93S" title='S' data-ref="93S">S</a> &gt; <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::MaxSize" title='(anonymous namespace)::OrderedRegisterList::MaxSize' data-use='r' data-ref="(anonymousnamespace)::OrderedRegisterList::MaxSize">MaxSize</a>)</td></tr>
<tr><th id="447">447</th><td>    <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::MaxSize" title='(anonymous namespace)::OrderedRegisterList::MaxSize' data-use='r' data-ref="(anonymousnamespace)::OrderedRegisterList::MaxSize">MaxSize</a>);</td></tr>
<tr><th id="448">448</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Seq.size() &lt;= MaxSize) ? void (0) : __assert_fail (&quot;Seq.size() &lt;= MaxSize&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 448, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &lt;= <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::MaxSize" title='(anonymous namespace)::OrderedRegisterList::MaxSize' data-use='r' data-ref="(anonymousnamespace)::OrderedRegisterList::MaxSize">MaxSize</a>);</td></tr>
<tr><th id="449">449</th><td>}</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119OrderedRegisterList6removeEj" title='(anonymous namespace)::OrderedRegisterList::remove' data-type='void (anonymous namespace)::OrderedRegisterList::remove(unsigned int VR)' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList6removeEj">remove</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="94VR" title='VR' data-type='unsigned int' data-ref="94VR">VR</dfn>) {</td></tr>
<tr><th id="452">452</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::iterator" title='(anonymous namespace)::OrderedRegisterList::iterator' data-type='ListType::iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::iterator">iterator</a> <dfn class="local col5 decl" id="95L" title='L' data-type='iterator' data-ref="95L">L</dfn> = <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11lower_boundT_S_RKT0_T1_" title='std::lower_bound' data-use='c' data-ref="_ZSt11lower_boundT_S_RKT0_T1_">lower_bound</a>(<a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="local col4 ref" href="#94VR" title='VR' data-ref="94VR">VR</a>, <a class="tu ref fake" href="#208" title='(anonymous namespace)::RegisterOrdering::RegisterOrdering' data-use='c' data-ref="_ZN12_GLOBAL__N_116RegisterOrderingC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Ord" title='(anonymous namespace)::OrderedRegisterList::Ord' data-use='r' data-ref="(anonymousnamespace)::OrderedRegisterList::Ord">Ord</a>);</td></tr>
<tr><th id="453">453</th><td>  <b>if</b> (<a class="local col5 ref" href="#95L" title='L' data-ref="95L">L</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="454">454</th><td>    <a class="tu member" href="#(anonymousnamespace)::OrderedRegisterList::Seq" title='(anonymous namespace)::OrderedRegisterList::Seq' data-use='m' data-ref="(anonymousnamespace)::OrderedRegisterList::Seq">Seq</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col5 ref" href="#95L" title='L' data-ref="95L">L</a>);</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><b>namespace</b> {</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <i  data-doc="(anonymousnamespace)::IFRecord">// A record of the insert form. The fields correspond to the operands</i></td></tr>
<tr><th id="460">460</th><td><i  data-doc="(anonymousnamespace)::IFRecord">  // of the "insert" instruction:</i></td></tr>
<tr><th id="461">461</th><td><i  data-doc="(anonymousnamespace)::IFRecord">  // ... = insert(SrcR, InsR, #Wdh, #Off)</i></td></tr>
<tr><th id="462">462</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::IFRecord" title='(anonymous namespace)::IFRecord' data-ref="(anonymousnamespace)::IFRecord">IFRecord</dfn> {</td></tr>
<tr><th id="463">463</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18IFRecordC1Ejjtt" title='(anonymous namespace)::IFRecord::IFRecord' data-type='void (anonymous namespace)::IFRecord::IFRecord(unsigned int SR = 0, unsigned int IR = 0, uint16_t W = 0, uint16_t O = 0)' data-ref="_ZN12_GLOBAL__N_18IFRecordC1Ejjtt">IFRecord</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="96SR" title='SR' data-type='unsigned int' data-ref="96SR">SR</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col7 decl" id="97IR" title='IR' data-type='unsigned int' data-ref="97IR">IR</dfn> = <var>0</var>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="98W" title='W' data-type='uint16_t' data-ref="98W">W</dfn> = <var>0</var>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="99O" title='O' data-type='uint16_t' data-ref="99O">O</dfn> = <var>0</var>)</td></tr>
<tr><th id="464">464</th><td>      : <a class="tu member" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='w' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a>(<a class="local col6 ref" href="#96SR" title='SR' data-ref="96SR">SR</a>), <a class="tu member" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='w' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>(<a class="local col7 ref" href="#97IR" title='IR' data-ref="97IR">IR</a>), <a class="tu member" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='w' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a>(<a class="local col8 ref" href="#98W" title='W' data-ref="98W">W</a>), <a class="tu member" href="#(anonymousnamespace)::IFRecord::Off" title='(anonymous namespace)::IFRecord::Off' data-use='w' data-ref="(anonymousnamespace)::IFRecord::Off">Off</a>(<a class="local col9 ref" href="#99O" title='O' data-ref="99O">O</a>) {}</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-type='unsigned int' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-type='unsigned int' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</dfn>;</td></tr>
<tr><th id="467">467</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-type='uint16_t' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::IFRecord::Off" title='(anonymous namespace)::IFRecord::Off' data-type='uint16_t' data-ref="(anonymousnamespace)::IFRecord::Off">Off</dfn>;</td></tr>
<tr><th id="468">468</th><td>  };</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::PrintIFR" title='(anonymous namespace)::PrintIFR' data-ref="(anonymousnamespace)::PrintIFR">PrintIFR</dfn> {</td></tr>
<tr><th id="471">471</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18PrintIFRC1ERKNS_8IFRecordEPKN4llvm18TargetRegisterInfoE" title='(anonymous namespace)::PrintIFR::PrintIFR' data-type='void (anonymous namespace)::PrintIFR::PrintIFR(const (anonymous namespace)::IFRecord &amp; R, const llvm::TargetRegisterInfo * RI)' data-ref="_ZN12_GLOBAL__N_18PrintIFRC1ERKNS_8IFRecordEPKN4llvm18TargetRegisterInfoE">PrintIFR</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::IFRecord" title='(anonymous namespace)::IFRecord' data-ref="(anonymousnamespace)::IFRecord">IFRecord</a> &amp;<dfn class="local col0 decl" id="100R" title='R' data-type='const (anonymous namespace)::IFRecord &amp;' data-ref="100R">R</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="101RI" title='RI' data-type='const llvm::TargetRegisterInfo *' data-ref="101RI">RI</dfn>)</td></tr>
<tr><th id="472">472</th><td>      : <a class="tu member" href="#(anonymousnamespace)::PrintIFR::IFR" title='(anonymous namespace)::PrintIFR::IFR' data-use='w' data-ref="(anonymousnamespace)::PrintIFR::IFR">IFR</a>(<a class="local col0 ref" href="#100R" title='R' data-ref="100R">R</a>), <a class="tu member" href="#(anonymousnamespace)::PrintIFR::TRI" title='(anonymous namespace)::PrintIFR::TRI' data-use='w' data-ref="(anonymousnamespace)::PrintIFR::TRI">TRI</a>(<a class="local col1 ref" href="#101RI" title='RI' data-ref="101RI">RI</a>) {}</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <b>private</b>:</td></tr>
<tr><th id="475">475</th><td>    <b>friend</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintIFRE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintIFR &amp; P)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintIFRE"><b>operator</b>&lt;&lt;</a> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="102OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="102OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintIFR" title='(anonymous namespace)::PrintIFR' data-ref="(anonymousnamespace)::PrintIFR">PrintIFR</a> &amp;<dfn class="local col3 decl" id="103P" title='P' data-type='const (anonymous namespace)::PrintIFR &amp;' data-ref="103P">P</dfn>);</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::IFRecord" title='(anonymous namespace)::IFRecord' data-ref="(anonymousnamespace)::IFRecord">IFRecord</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::PrintIFR::IFR" title='(anonymous namespace)::PrintIFR::IFR' data-type='const (anonymous namespace)::IFRecord &amp;' data-ref="(anonymousnamespace)::PrintIFR::IFR">IFR</dfn>;</td></tr>
<tr><th id="478">478</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::PrintIFR::TRI" title='(anonymous namespace)::PrintIFR::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::PrintIFR::TRI">TRI</dfn>;</td></tr>
<tr><th id="479">479</th><td>  };</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintIFRE" title='(anonymous namespace)::operator&lt;&lt;' data-type='llvm::raw_ostream &amp; (anonymous namespace)::operator&lt;&lt;(llvm::raw_ostream &amp; OS, const (anonymous namespace)::PrintIFR &amp; P)' data-ref="_ZN12_GLOBAL__N_1lsERN4llvm11raw_ostreamERKNS_8PrintIFRE"><b>operator</b>&lt;&lt;</dfn> (<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="104OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="104OS">OS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::PrintIFR" title='(anonymous namespace)::PrintIFR' data-ref="(anonymousnamespace)::PrintIFR">PrintIFR</a> &amp;<dfn class="local col5 decl" id="105P" title='P' data-type='const (anonymous namespace)::PrintIFR &amp;' data-ref="105P">P</dfn>) {</td></tr>
<tr><th id="482">482</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="106SrcR" title='SrcR' data-type='unsigned int' data-ref="106SrcR">SrcR</dfn> = <a class="local col5 ref" href="#105P" title='P' data-ref="105P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintIFR::IFR" title='(anonymous namespace)::PrintIFR::IFR' data-use='m' data-ref="(anonymousnamespace)::PrintIFR::IFR">IFR</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a>, <dfn class="local col7 decl" id="107InsR" title='InsR' data-type='unsigned int' data-ref="107InsR">InsR</dfn> = <a class="local col5 ref" href="#105P" title='P' data-ref="105P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintIFR::IFR" title='(anonymous namespace)::PrintIFR::IFR' data-use='m' data-ref="(anonymousnamespace)::PrintIFR::IFR">IFR</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>;</td></tr>
<tr><th id="483">483</th><td>    <a class="local col4 ref" href="#104OS" title='OS' data-ref="104OS">OS</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'('</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#106SrcR" title='SrcR' data-ref="106SrcR">SrcR</a>, <a class="local col5 ref" href="#105P" title='P' data-ref="105P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintIFR::TRI" title='(anonymous namespace)::PrintIFR::TRI' data-use='r' data-ref="(anonymousnamespace)::PrintIFR::TRI">TRI</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>','</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#107InsR" title='InsR' data-ref="107InsR">InsR</a>, <a class="local col5 ref" href="#105P" title='P' data-ref="105P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintIFR::TRI" title='(anonymous namespace)::PrintIFR::TRI' data-use='r' data-ref="(anonymousnamespace)::PrintIFR::TRI">TRI</a>)</td></tr>
<tr><th id="484">484</th><td>       <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",#"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#105P" title='P' data-ref="105P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintIFR::IFR" title='(anonymous namespace)::PrintIFR::IFR' data-use='m' data-ref="(anonymousnamespace)::PrintIFR::IFR">IFR</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",#"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#105P" title='P' data-ref="105P">P</a>.<a class="tu ref" href="#(anonymousnamespace)::PrintIFR::IFR" title='(anonymous namespace)::PrintIFR::IFR' data-use='m' data-ref="(anonymousnamespace)::PrintIFR::IFR">IFR</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Off" title='(anonymous namespace)::IFRecord::Off' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Off">Off</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="485">485</th><td>    <b>return</b> <a class="local col4 ref" href="#104OS" title='OS' data-ref="104OS">OS</a>;</td></tr>
<tr><th id="486">486</th><td>  }</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::IFRecordWithRegSet" title='(anonymous namespace)::IFRecordWithRegSet' data-type='std::pair&lt;IFRecord, RegisterSet&gt;' data-ref="(anonymousnamespace)::IFRecordWithRegSet">IFRecordWithRegSet</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="tu type" href="#(anonymousnamespace)::IFRecord" title='(anonymous namespace)::IFRecord' data-ref="(anonymousnamespace)::IFRecord">IFRecord</a>, <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a>&gt;;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <em>void</em> <a class="decl" href="#1631" title='llvm::initializeHexagonGenInsertPass' data-ref="_ZN4llvm30initializeHexagonGenInsertPassERNS_12PassRegistryE">initializeHexagonGenInsertPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="495">495</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm22createHexagonGenInsertEv" title='llvm::createHexagonGenInsert' data-ref="_ZN4llvm22createHexagonGenInsertEv">createHexagonGenInsert</a>();</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><b>namespace</b> {</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="502">502</th><td>  <b>public</b>:</td></tr>
<tr><th id="503">503</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonGenInsert::ID" title='(anonymous namespace)::HexagonGenInsert::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonGenInsert::ID">ID</dfn>;</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsertC1Ev" title='(anonymous namespace)::HexagonGenInsert::HexagonGenInsert' data-type='void (anonymous namespace)::HexagonGenInsert::HexagonGenInsert()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsertC1Ev">HexagonGenInsert</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::ID" title='(anonymous namespace)::HexagonGenInsert::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonGenInsert::ID">ID</a>) {</td></tr>
<tr><th id="506">506</th><td>      <a class="ref" href="#1631" title='llvm::initializeHexagonGenInsertPass' data-ref="_ZN4llvm30initializeHexagonGenInsertPassERNS_12PassRegistryE">initializeHexagonGenInsertPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="507">507</th><td>    }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert11getPassNameEv" title='(anonymous namespace)::HexagonGenInsert::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonGenInsert::getPassName() const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="510">510</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon generate \"insert\" instructions"</q>;</td></tr>
<tr><th id="511">511</th><td>    }</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonGenInsert::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonGenInsert::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col8 decl" id="108AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="108AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="514">514</th><td>      <a class="local col8 ref" href="#108AU" title='AU' data-ref="108AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="515">515</th><td>      <a class="local col8 ref" href="#108AU" title='AU' data-ref="108AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="516">516</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col8 ref" href="#108AU" title='AU' data-ref="108AU">AU</a></span>);</td></tr>
<tr><th id="517">517</th><td>    }</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenInsert::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonGenInsert::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="109MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="109MF">MF</dfn>) override;</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <b>private</b>:</td></tr>
<tr><th id="522">522</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonGenInsert::PairMapType" title='(anonymous namespace)::HexagonGenInsert::PairMapType' data-type='DenseMap&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::PairMapType">PairMapType</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingMFERNS_16RegisterOrderingE" title='(anonymous namespace)::HexagonGenInsert::buildOrderingMF' data-type='void (anonymous namespace)::HexagonGenInsert::buildOrderingMF((anonymous namespace)::RegisterOrdering &amp; RO) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingMFERNS_16RegisterOrderingE">buildOrderingMF</a>(<a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="local col0 decl" id="110RO" title='RO' data-type='(anonymous namespace)::RegisterOrdering &amp;' data-ref="110RO">RO</dfn>) <em>const</em>;</td></tr>
<tr><th id="525">525</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingBTERNS_16RegisterOrderingES2_" title='(anonymous namespace)::HexagonGenInsert::buildOrderingBT' data-type='void (anonymous namespace)::HexagonGenInsert::buildOrderingBT((anonymous namespace)::RegisterOrdering &amp; RB, (anonymous namespace)::RegisterOrdering &amp; RO) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingBTERNS_16RegisterOrderingES2_">buildOrderingBT</a>(<a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="local col1 decl" id="111RB" title='RB' data-type='(anonymous namespace)::RegisterOrdering &amp;' data-ref="111RB">RB</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="local col2 decl" id="112RO" title='RO' data-type='(anonymous namespace)::RegisterOrdering &amp;' data-ref="112RO">RO</dfn>) <em>const</em>;</td></tr>
<tr><th id="526">526</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert10isIntClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::HexagonGenInsert::isIntClass' data-type='bool (anonymous namespace)::HexagonGenInsert::isIntClass(const llvm::TargetRegisterClass * RC) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert10isIntClassEPKN4llvm19TargetRegisterClassE">isIntClass</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="113RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="113RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="527">527</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert10isConstantEj" title='(anonymous namespace)::HexagonGenInsert::isConstant' data-type='bool (anonymous namespace)::HexagonGenInsert::isConstant(unsigned int VR) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert10isConstantEj">isConstant</a>(<em>unsigned</em> <dfn class="local col4 decl" id="114VR" title='VR' data-type='unsigned int' data-ref="114VR">VR</dfn>) <em>const</em>;</td></tr>
<tr><th id="528">528</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert15isSmallConstantEj" title='(anonymous namespace)::HexagonGenInsert::isSmallConstant' data-type='bool (anonymous namespace)::HexagonGenInsert::isSmallConstant(unsigned int VR) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert15isSmallConstantEj">isSmallConstant</a>(<em>unsigned</em> <dfn class="local col5 decl" id="115VR" title='VR' data-type='unsigned int' data-ref="115VR">VR</dfn>) <em>const</em>;</td></tr>
<tr><th id="529">529</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert17isValidInsertFormEjjjtt" title='(anonymous namespace)::HexagonGenInsert::isValidInsertForm' data-type='bool (anonymous namespace)::HexagonGenInsert::isValidInsertForm(unsigned int DstR, unsigned int SrcR, unsigned int InsR, uint16_t L, uint16_t S) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert17isValidInsertFormEjjjtt">isValidInsertForm</a>(<em>unsigned</em> <dfn class="local col6 decl" id="116DstR" title='DstR' data-type='unsigned int' data-ref="116DstR">DstR</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="117SrcR" title='SrcR' data-type='unsigned int' data-ref="117SrcR">SrcR</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="118InsR" title='InsR' data-type='unsigned int' data-ref="118InsR">InsR</dfn>,</td></tr>
<tr><th id="530">530</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="119L" title='L' data-type='uint16_t' data-ref="119L">L</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="120S" title='S' data-type='uint16_t' data-ref="120S">S</dfn>) <em>const</em>;</td></tr>
<tr><th id="531">531</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert17findSelfReferenceEj" title='(anonymous namespace)::HexagonGenInsert::findSelfReference' data-type='bool (anonymous namespace)::HexagonGenInsert::findSelfReference(unsigned int VR) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert17findSelfReferenceEj">findSelfReference</a>(<em>unsigned</em> <dfn class="local col1 decl" id="121VR" title='VR' data-type='unsigned int' data-ref="121VR">VR</dfn>) <em>const</em>;</td></tr>
<tr><th id="532">532</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert20findNonSelfReferenceEj" title='(anonymous namespace)::HexagonGenInsert::findNonSelfReference' data-type='bool (anonymous namespace)::HexagonGenInsert::findNonSelfReference(unsigned int VR) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert20findNonSelfReferenceEj">findNonSelfReference</a>(<em>unsigned</em> <dfn class="local col2 decl" id="122VR" title='VR' data-type='unsigned int' data-ref="122VR">VR</dfn>) <em>const</em>;</td></tr>
<tr><th id="533">533</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrDefsEPKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonGenInsert::getInstrDefs' data-type='void (anonymous namespace)::HexagonGenInsert::getInstrDefs(const llvm::MachineInstr * MI, (anonymous namespace)::RegisterSet &amp; Defs) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrDefsEPKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="123MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="123MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col4 decl" id="124Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="124Defs">Defs</dfn>) <em>const</em>;</td></tr>
<tr><th id="534">534</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrUsesEPKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonGenInsert::getInstrUses' data-type='void (anonymous namespace)::HexagonGenInsert::getInstrUses(const llvm::MachineInstr * MI, (anonymous namespace)::RegisterSet &amp; Uses) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrUsesEPKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrUses</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="125MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="125MI">MI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col6 decl" id="126Uses" title='Uses' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="126Uses">Uses</dfn>) <em>const</em>;</td></tr>
<tr><th id="535">535</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEPKN4llvm17MachineBasicBlockES4_RKNS_11UnsignedMapERNS1_8DenseMapISt4pairIjjEjNS1_12DenseMapInfoISA_EENS134079" title='(anonymous namespace)::HexagonGenInsert::distance' data-type='unsigned int (anonymous namespace)::HexagonGenInsert::distance(const llvm::MachineBasicBlock * FromB, const llvm::MachineBasicBlock * ToB, const (anonymous namespace)::UnsignedMap &amp; RPO, PairMapType &amp; M) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEPKN4llvm17MachineBasicBlockES4_RKNS_11UnsignedMapERNS1_8DenseMapISt4pairIjjEjNS1_12DenseMapInfoISA_EENS134079">distance</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="127FromB" title='FromB' data-type='const llvm::MachineBasicBlock *' data-ref="127FromB">FromB</dfn>,</td></tr>
<tr><th id="536">536</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="128ToB" title='ToB' data-type='const llvm::MachineBasicBlock *' data-ref="128ToB">ToB</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> &amp;<dfn class="local col9 decl" id="129RPO" title='RPO' data-type='const (anonymous namespace)::UnsignedMap &amp;' data-ref="129RPO">RPO</dfn>,</td></tr>
<tr><th id="537">537</th><td>          <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::PairMapType" title='(anonymous namespace)::HexagonGenInsert::PairMapType' data-type='DenseMap&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::PairMapType">PairMapType</a> &amp;<dfn class="local col0 decl" id="130M" title='M' data-type='PairMapType &amp;' data-ref="130M">M</dfn>) <em>const</em>;</td></tr>
<tr><th id="538">538</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_RKNS_11UnsignedMapERNS1_8DenseMapISt4pai12827245" title='(anonymous namespace)::HexagonGenInsert::distance' data-type='unsigned int (anonymous namespace)::HexagonGenInsert::distance(MachineBasicBlock::const_iterator FromI, MachineBasicBlock::const_iterator ToI, const (anonymous namespace)::UnsignedMap &amp; RPO, PairMapType &amp; M) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_RKNS_11UnsignedMapERNS1_8DenseMapISt4pai12827245">distance</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col1 decl" id="131FromI" title='FromI' data-type='MachineBasicBlock::const_iterator' data-ref="131FromI">FromI</dfn>,</td></tr>
<tr><th id="539">539</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col2 decl" id="132ToI" title='ToI' data-type='MachineBasicBlock::const_iterator' data-ref="132ToI">ToI</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> &amp;<dfn class="local col3 decl" id="133RPO" title='RPO' data-type='const (anonymous namespace)::UnsignedMap &amp;' data-ref="133RPO">RPO</dfn>,</td></tr>
<tr><th id="540">540</th><td>          <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::PairMapType" title='(anonymous namespace)::HexagonGenInsert::PairMapType' data-type='DenseMap&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::PairMapType">PairMapType</a> &amp;<dfn class="local col4 decl" id="134M" title='M' data-type='PairMapType &amp;' data-ref="134M">M</dfn>) <em>const</em>;</td></tr>
<tr><th id="541">541</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE" title='(anonymous namespace)::HexagonGenInsert::findRecordInsertForms' data-type='bool (anonymous namespace)::HexagonGenInsert::findRecordInsertForms(unsigned int VR, (anonymous namespace)::OrderedRegisterList &amp; AVs)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE">findRecordInsertForms</a>(<em>unsigned</em> <dfn class="local col5 decl" id="135VR" title='VR' data-type='unsigned int' data-ref="135VR">VR</dfn>, <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a> &amp;<dfn class="local col6 decl" id="136AVs" title='AVs' data-type='(anonymous namespace)::OrderedRegisterList &amp;' data-ref="136AVs">AVs</dfn>);</td></tr>
<tr><th id="542">542</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert14collectInBlockEPN4llvm17MachineBasicBlockERNS_19OrderedRegisterListE" title='(anonymous namespace)::HexagonGenInsert::collectInBlock' data-type='void (anonymous namespace)::HexagonGenInsert::collectInBlock(llvm::MachineBasicBlock * B, (anonymous namespace)::OrderedRegisterList &amp; AVs)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14collectInBlockEPN4llvm17MachineBasicBlockERNS_19OrderedRegisterListE">collectInBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="137B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="137B">B</dfn>, <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a> &amp;<dfn class="local col8 decl" id="138AVs" title='AVs' data-type='(anonymous namespace)::OrderedRegisterList &amp;' data-ref="138AVs">AVs</dfn>);</td></tr>
<tr><th id="543">543</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert22findRemovableRegistersEjNS_8IFRecordERNS_11RegisterSetE" title='(anonymous namespace)::HexagonGenInsert::findRemovableRegisters' data-type='void (anonymous namespace)::HexagonGenInsert::findRemovableRegisters(unsigned int VR, (anonymous namespace)::IFRecord IF, (anonymous namespace)::RegisterSet &amp; RMs) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert22findRemovableRegistersEjNS_8IFRecordERNS_11RegisterSetE">findRemovableRegisters</a>(<em>unsigned</em> <dfn class="local col9 decl" id="139VR" title='VR' data-type='unsigned int' data-ref="139VR">VR</dfn>, <a class="tu type" href="#(anonymousnamespace)::IFRecord" title='(anonymous namespace)::IFRecord' data-ref="(anonymousnamespace)::IFRecord">IFRecord</a> <dfn class="local col0 decl" id="140IF" title='IF' data-type='(anonymous namespace)::IFRecord' data-ref="140IF">IF</dfn>,</td></tr>
<tr><th id="544">544</th><td>          <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col1 decl" id="141RMs" title='RMs' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="141RMs">RMs</dfn>) <em>const</em>;</td></tr>
<tr><th id="545">545</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert25computeRemovableRegistersEv" title='(anonymous namespace)::HexagonGenInsert::computeRemovableRegisters' data-type='void (anonymous namespace)::HexagonGenInsert::computeRemovableRegisters()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert25computeRemovableRegistersEv">computeRemovableRegisters</a>();</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert15pruneEmptyListsEv" title='(anonymous namespace)::HexagonGenInsert::pruneEmptyLists' data-type='void (anonymous namespace)::HexagonGenInsert::pruneEmptyLists()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneEmptyListsEv">pruneEmptyLists</a>();</td></tr>
<tr><th id="548">548</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert16pruneCoveredSetsEj" title='(anonymous namespace)::HexagonGenInsert::pruneCoveredSets' data-type='void (anonymous namespace)::HexagonGenInsert::pruneCoveredSets(unsigned int VR)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert16pruneCoveredSetsEj">pruneCoveredSets</a>(<em>unsigned</em> <dfn class="local col2 decl" id="142VR" title='VR' data-type='unsigned int' data-ref="142VR">VR</dfn>);</td></tr>
<tr><th id="549">549</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert15pruneUsesTooFarEjRKNS_11UnsignedMapERN4llvm8DenseMapISt4pairIjjEjNS4_12DenseMapInfoIS7_EENS4_6detail12DenseMapPairIS7_jEEEE" title='(anonymous namespace)::HexagonGenInsert::pruneUsesTooFar' data-type='void (anonymous namespace)::HexagonGenInsert::pruneUsesTooFar(unsigned int VR, const (anonymous namespace)::UnsignedMap &amp; RPO, PairMapType &amp; M)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneUsesTooFarEjRKNS_11UnsignedMapERN4llvm8DenseMapISt4pairIjjEjNS4_12DenseMapInfoIS7_EENS4_6detail12DenseMapPairIS7_jEEEE">pruneUsesTooFar</a>(<em>unsigned</em> <dfn class="local col3 decl" id="143VR" title='VR' data-type='unsigned int' data-ref="143VR">VR</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> &amp;<dfn class="local col4 decl" id="144RPO" title='RPO' data-type='const (anonymous namespace)::UnsignedMap &amp;' data-ref="144RPO">RPO</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::PairMapType" title='(anonymous namespace)::HexagonGenInsert::PairMapType' data-type='DenseMap&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::PairMapType">PairMapType</a> &amp;<dfn class="local col5 decl" id="145M" title='M' data-type='PairMapType &amp;' data-ref="145M">M</dfn>);</td></tr>
<tr><th id="550">550</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert14pruneRegCopiesEj" title='(anonymous namespace)::HexagonGenInsert::pruneRegCopies' data-type='void (anonymous namespace)::HexagonGenInsert::pruneRegCopies(unsigned int VR)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14pruneRegCopiesEj">pruneRegCopies</a>(<em>unsigned</em> <dfn class="local col6 decl" id="146VR" title='VR' data-type='unsigned int' data-ref="146VR">VR</dfn>);</td></tr>
<tr><th id="551">551</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert15pruneCandidatesEv" title='(anonymous namespace)::HexagonGenInsert::pruneCandidates' data-type='void (anonymous namespace)::HexagonGenInsert::pruneCandidates()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneCandidatesEv">pruneCandidates</a>();</td></tr>
<tr><th id="552">552</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert16selectCandidatesEv" title='(anonymous namespace)::HexagonGenInsert::selectCandidates' data-type='void (anonymous namespace)::HexagonGenInsert::selectCandidates()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert16selectCandidatesEv">selectCandidates</a>();</td></tr>
<tr><th id="553">553</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert15generateInsertsEv" title='(anonymous namespace)::HexagonGenInsert::generateInserts' data-type='bool (anonymous namespace)::HexagonGenInsert::generateInserts()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15generateInsertsEv">generateInserts</a>();</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116HexagonGenInsert14removeDeadCodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::HexagonGenInsert::removeDeadCode' data-type='bool (anonymous namespace)::HexagonGenInsert::removeDeadCode(MachineDomTreeNode * N)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14removeDeadCodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">removeDeadCode</a>(<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col7 decl" id="147N" title='N' data-type='MachineDomTreeNode *' data-ref="147N">N</dfn>);</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>    <i  data-doc="(anonymousnamespace)::HexagonGenInsert::IFListType">// IFRecord coupled with a set of potentially removable registers:</i></td></tr>
<tr><th id="558">558</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::IFRecordWithRegSet" title='(anonymous namespace)::IFRecordWithRegSet' data-type='std::pair&lt;IFRecord, RegisterSet&gt;' data-ref="(anonymousnamespace)::IFRecordWithRegSet">IFRecordWithRegSet</a>&gt;;</td></tr>
<tr><th id="559">559</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a>&gt;; <i  data-doc="(anonymousnamespace)::HexagonGenInsert::IFMapType">// vreg -&gt; IFListType</i></td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv" title='(anonymous namespace)::HexagonGenInsert::dump_map' data-type='void (anonymous namespace)::HexagonGenInsert::dump_map() const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv">dump_map</a>() <em>const</em>;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonGenInsert::HII" title='(anonymous namespace)::HexagonGenInsert::HII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonGenInsert::HII">HII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="564">564</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonGenInsert::HRI" title='(anonymous namespace)::HexagonGenInsert::HRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonGenInsert::HRI">HRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonGenInsert::MFN" title='(anonymous namespace)::HexagonGenInsert::MFN' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::HexagonGenInsert::MFN">MFN</dfn>;</td></tr>
<tr><th id="567">567</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</dfn>;</td></tr>
<tr><th id="568">568</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonGenInsert::MDT" title='(anonymous namespace)::HexagonGenInsert::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::HexagonGenInsert::MDT">MDT</dfn>;</td></tr>
<tr><th id="569">569</th><td>    <a class="tu type" href="#(anonymousnamespace)::CellMapShadow" title='(anonymous namespace)::CellMapShadow' data-ref="(anonymousnamespace)::CellMapShadow">CellMapShadow</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-type='(anonymous namespace)::CellMapShadow *' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</dfn>;</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonGenInsert::BaseOrd" title='(anonymous namespace)::HexagonGenInsert::BaseOrd' data-type='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::HexagonGenInsert::BaseOrd">BaseOrd</dfn>;</td></tr>
<tr><th id="572">572</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonGenInsert::CellOrd" title='(anonymous namespace)::HexagonGenInsert::CellOrd' data-type='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::HexagonGenInsert::CellOrd">CellOrd</dfn>;</td></tr>
<tr><th id="573">573</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-type='IFMapType' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</dfn>;</td></tr>
<tr><th id="574">574</th><td>  };</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonGenInsert::ID" title='(anonymous namespace)::HexagonGenInsert::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonGenInsert::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv" title='(anonymous namespace)::HexagonGenInsert::dump_map' data-type='void (anonymous namespace)::HexagonGenInsert::dump_map() const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv">dump_map</dfn>() <em>const</em> {</td></tr>
<tr><th id="581">581</th><td>  <b>using</b> <dfn class="local col8 typedef" id="148iterator" title='iterator' data-type='IFMapType::const_iterator' data-ref="148iterator">iterator</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13400961" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13400961">const_iterator</a>;</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <b>for</b> (<a class="local col8 typedef" href="#148iterator" title='iterator' data-type='IFMapType::const_iterator' data-ref="148iterator">iterator</a> <dfn class="local col9 decl" id="149I" title='I' data-type='iterator' data-ref="149I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZNK4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col0 decl" id="150E" title='E' data-type='iterator' data-ref="150E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>(); <a class="local col9 ref" href="#149I" title='I' data-ref="149I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="local col0 ref" href="#150E" title='E' data-ref="150E">E</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col9 ref" href="#149I" title='I' data-ref="149I">I</a>) {</td></tr>
<tr><th id="584">584</th><td>    dbgs() &lt;&lt; <q>"  "</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(I-&gt;first, HRI) &lt;&lt; <q>":\n"</q>;</td></tr>
<tr><th id="585">585</th><td>    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a> &amp;<dfn class="local col1 decl" id="151LL" title='LL' data-type='const IFListType &amp;' data-ref="151LL">LL</dfn> = <a class="local col9 ref" href="#149I" title='I' data-ref="149I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='r' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="586">586</th><td>    <b>for</b> (<em>unsigned</em> i = <var>0</var>, n = LL.size(); i &lt; n; ++i)</td></tr>
<tr><th id="587">587</th><td>      dbgs() &lt;&lt; <q>"    "</q> &lt;&lt; <span class='error' title="no matching constructor for initialization of &apos;(anonymous namespace)::PrintIFR&apos;">PrintIFR</span>(LL[i].first, HRI) &lt;&lt; <q>", "</q></td></tr>
<tr><th id="588">588</th><td>             &lt;&lt; <span class='error' title="no matching constructor for initialization of &apos;(anonymous namespace)::PrintRegSet&apos;">PrintRegSet</span>(LL[i].second, HRI) &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="589">589</th><td>  }</td></tr>
<tr><th id="590">590</th><td>}</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingMFERNS_16RegisterOrderingE" title='(anonymous namespace)::HexagonGenInsert::buildOrderingMF' data-type='void (anonymous namespace)::HexagonGenInsert::buildOrderingMF((anonymous namespace)::RegisterOrdering &amp; RO) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingMFERNS_16RegisterOrderingE">buildOrderingMF</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="local col2 decl" id="152RO" title='RO' data-type='(anonymous namespace)::RegisterOrdering &amp;' data-ref="152RO">RO</dfn>) <em>const</em> {</td></tr>
<tr><th id="593">593</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="153Index" title='Index' data-type='unsigned int' data-ref="153Index">Index</dfn> = <var>0</var>;</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>  <b>using</b> <dfn class="local col4 typedef" id="154mf_iterator" title='mf_iterator' data-type='MachineFunction::const_iterator' data-ref="154mf_iterator">mf_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <b>for</b> (<a class="local col4 typedef" href="#154mf_iterator" title='mf_iterator' data-type='MachineFunction::const_iterator' data-ref="154mf_iterator">mf_iterator</a> <dfn class="local col5 decl" id="155A" title='A' data-type='mf_iterator' data-ref="155A">A</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE"></a><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MFN" title='(anonymous namespace)::HexagonGenInsert::MFN' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MFN">MFN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col6 decl" id="156Z" title='Z' data-type='mf_iterator' data-ref="156Z">Z</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE"></a><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MFN" title='(anonymous namespace)::HexagonGenInsert::MFN' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MFN">MFN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col5 ref" href="#155A" title='A' data-ref="155A">A</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#156Z" title='Z' data-ref="156Z">Z</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#155A" title='A' data-ref="155A">A</a>) {</td></tr>
<tr><th id="598">598</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="157B" title='B' data-type='const llvm::MachineBasicBlock &amp;' data-ref="157B">B</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#155A" title='A' data-ref="155A">A</a>;</td></tr>
<tr><th id="599">599</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::CellMapShadow::BT" title='(anonymous namespace)::CellMapShadow::BT' data-use='m' data-ref="(anonymousnamespace)::CellMapShadow::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE" title='llvm::BitTracker::reached' data-ref="_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE">reached</a>(&amp;<a class="local col7 ref" href="#157B" title='B' data-ref="157B">B</a>))</td></tr>
<tr><th id="600">600</th><td>      <b>continue</b>;</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>    <b>using</b> <dfn class="local col8 typedef" id="158mb_iterator" title='mb_iterator' data-type='MachineBasicBlock::const_iterator' data-ref="158mb_iterator">mb_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>    <b>for</b> (<a class="local col8 typedef" href="#158mb_iterator" title='mb_iterator' data-type='MachineBasicBlock::const_iterator' data-ref="158mb_iterator">mb_iterator</a> <dfn class="local col9 decl" id="159I" title='I' data-type='mb_iterator' data-ref="159I">I</dfn> = <a class="local col7 ref" href="#157B" title='B' data-ref="157B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col0 decl" id="160E" title='E' data-type='mb_iterator' data-ref="160E">E</dfn> = <a class="local col7 ref" href="#157B" title='B' data-ref="157B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#160E" title='E' data-ref="160E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>) {</td></tr>
<tr><th id="605">605</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="161MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="161MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#159I" title='I' data-ref="159I">I</a>;</td></tr>
<tr><th id="606">606</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="162i" title='i' data-type='unsigned int' data-ref="162i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="163n" title='n' data-type='unsigned int' data-ref="163n">n</dfn> = <a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#162i" title='i' data-ref="162i">i</a> &lt; <a class="local col3 ref" href="#163n" title='n' data-ref="163n">n</a>; ++<a class="local col2 ref" href="#162i" title='i' data-ref="162i">i</a>) {</td></tr>
<tr><th id="607">607</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="164MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="164MO">MO</dfn> = <a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#162i" title='i' data-ref="162i">i</a>);</td></tr>
<tr><th id="608">608</th><td>        <b>if</b> (<a class="local col4 ref" href="#164MO" title='MO' data-ref="164MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#164MO" title='MO' data-ref="164MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="609">609</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="165R" title='R' data-type='unsigned int' data-ref="165R">R</dfn> = <a class="local col4 ref" href="#164MO" title='MO' data-ref="164MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="610">610</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.getSubReg() == 0 &amp;&amp; &quot;Unexpected subregister in definition&quot;) ? void (0) : __assert_fail (&quot;MO.getSubReg() == 0 &amp;&amp; \&quot;Unexpected subregister in definition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 610, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#164MO" title='MO' data-ref="164MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <q>"Unexpected subregister in definition"</q>);</td></tr>
<tr><th id="611">611</th><td>          <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#165R" title='R' data-ref="165R">R</a>))</td></tr>
<tr><th id="612">612</th><td>            <a class="local col2 ref" href="#152RO" title='RO' data-ref="152RO">RO</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#165R" title='R' data-ref="165R">R</a></span>, <a class="local col3 ref" href="#153Index" title='Index' data-ref="153Index">Index</a>++));</td></tr>
<tr><th id="613">613</th><td>        }</td></tr>
<tr><th id="614">614</th><td>      }</td></tr>
<tr><th id="615">615</th><td>    }</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td>  <i>// Since some virtual registers may have had their def and uses eliminated,</i></td></tr>
<tr><th id="618">618</th><td><i>  // they are no longer referenced in the code, and so they will not appear</i></td></tr>
<tr><th id="619">619</th><td><i>  // in the map.</i></td></tr>
<tr><th id="620">620</th><td>}</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingBTERNS_16RegisterOrderingES2_" title='(anonymous namespace)::HexagonGenInsert::buildOrderingBT' data-type='void (anonymous namespace)::HexagonGenInsert::buildOrderingBT((anonymous namespace)::RegisterOrdering &amp; RB, (anonymous namespace)::RegisterOrdering &amp; RO) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingBTERNS_16RegisterOrderingES2_">buildOrderingBT</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="local col6 decl" id="166RB" title='RB' data-type='(anonymous namespace)::RegisterOrdering &amp;' data-ref="166RB">RB</dfn>,</td></tr>
<tr><th id="623">623</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="local col7 decl" id="167RO" title='RO' data-type='(anonymous namespace)::RegisterOrdering &amp;' data-ref="167RO">RO</dfn>) <em>const</em> {</td></tr>
<tr><th id="624">624</th><td>  <i>// Create a vector of all virtual registers (collect them from the base</i></td></tr>
<tr><th id="625">625</th><td><i>  // ordering RB), and then sort it using the RegisterCell comparator.</i></td></tr>
<tr><th id="626">626</th><td>  <a class="tu type" href="#(anonymousnamespace)::BitValueOrdering" title='(anonymous namespace)::BitValueOrdering' data-ref="(anonymousnamespace)::BitValueOrdering">BitValueOrdering</a> <dfn class="local col8 decl" id="168BVO" title='BVO' data-type='(anonymous namespace)::BitValueOrdering' data-ref="168BVO">BVO</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_116BitValueOrderingC1ERKNS_16RegisterOrderingE" title='(anonymous namespace)::BitValueOrdering::BitValueOrdering' data-use='c' data-ref="_ZN12_GLOBAL__N_116BitValueOrderingC1ERKNS_16RegisterOrderingE">(</a><a class="local col6 ref" href="#166RB" title='RB' data-ref="166RB">RB</a>);</td></tr>
<tr><th id="627">627</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterCellLexCompare" title='(anonymous namespace)::RegisterCellLexCompare' data-ref="(anonymousnamespace)::RegisterCellLexCompare">RegisterCellLexCompare</a> <dfn class="local col9 decl" id="169LexCmp" title='LexCmp' data-type='(anonymous namespace)::RegisterCellLexCompare' data-ref="169LexCmp">LexCmp</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_122RegisterCellLexCompareC1ERKNS_16BitValueOrderingERNS_13CellMapShadowE" title='(anonymous namespace)::RegisterCellLexCompare::RegisterCellLexCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_122RegisterCellLexCompareC1ERKNS_16BitValueOrderingERNS_13CellMapShadowE">(</a><a class="local col8 ref" href="#168BVO" title='BVO' data-ref="168BVO">BVO</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a>);</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <b>using</b> <dfn class="local col0 typedef" id="170SortableVectorType" title='SortableVectorType' data-type='std::vector&lt;unsigned int&gt;' data-ref="170SortableVectorType">SortableVectorType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;;</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <a class="local col0 typedef" href="#170SortableVectorType" title='SortableVectorType' data-type='std::vector&lt;unsigned int&gt;' data-ref="170SortableVectorType">SortableVectorType</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col1 decl" id="171VRs" title='VRs' data-type='SortableVectorType' data-ref="171VRs">VRs</dfn>;</td></tr>
<tr><th id="632">632</th><td>  <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935">iterator</a> <dfn class="local col2 decl" id="172I" title='I' data-type='RegisterOrdering::iterator' data-ref="172I">I</dfn> = <a class="local col6 ref" href="#166RB" title='RB' data-ref="166RB">RB</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col3 decl" id="173E" title='E' data-type='RegisterOrdering::iterator' data-ref="173E">E</dfn> = <a class="local col6 ref" href="#166RB" title='RB' data-ref="166RB">RB</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col3 ref" href="#173E" title='E' data-ref="173E">E</a>; <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a>)</td></tr>
<tr><th id="633">633</th><td>    <a class="local col1 ref" href="#171VRs" title='VRs' data-ref="171VRs">VRs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#172I" title='I' data-ref="172I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="634">634</th><td>  <span class="namespace">llvm::</span><a class="tu ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_T0_" title='llvm::sort' data-use='c' data-ref="_ZN4llvm4sortEOT_T0_">sort</a>(<span class='refarg'><a class="local col1 ref" href="#171VRs" title='VRs' data-ref="171VRs">VRs</a></span>, <a class="tu ref fake" href="#290" title='(anonymous namespace)::RegisterCellLexCompare::RegisterCellLexCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_122RegisterCellLexCompareC1ERKS0_"></a><a class="local col9 ref" href="#169LexCmp" title='LexCmp' data-ref="169LexCmp">LexCmp</a>);</td></tr>
<tr><th id="635">635</th><td>  <i>// Transfer the results to the outgoing register ordering.</i></td></tr>
<tr><th id="636">636</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="174i" title='i' data-type='unsigned int' data-ref="174i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="175n" title='n' data-type='unsigned int' data-ref="175n">n</dfn> = <a class="local col1 ref" href="#171VRs" title='VRs' data-ref="171VRs">VRs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a> &lt; <a class="local col5 ref" href="#175n" title='n' data-ref="175n">n</a>; ++<a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a>)</td></tr>
<tr><th id="637">637</th><td>    <a class="local col7 ref" href="#167RO" title='RO' data-ref="167RO">RO</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col1 ref" href="#171VRs" title='VRs' data-ref="171VRs">VRs</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a>]</a></span>, <span class='refarg'><a class="local col4 ref" href="#174i" title='i' data-ref="174i">i</a></span>));</td></tr>
<tr><th id="638">638</th><td>}</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><b>inline</b> <em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert10isIntClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::HexagonGenInsert::isIntClass' data-type='bool (anonymous namespace)::HexagonGenInsert::isIntClass(const llvm::TargetRegisterClass * RC) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert10isIntClassEPKN4llvm19TargetRegisterClassE">isIntClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="176RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="176RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="641">641</th><td>  <b>return</b> RC == &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span> || RC == &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>;</td></tr>
<tr><th id="642">642</th><td>}</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert10isConstantEj" title='(anonymous namespace)::HexagonGenInsert::isConstant' data-type='bool (anonymous namespace)::HexagonGenInsert::isConstant(unsigned int VR) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert10isConstantEj">isConstant</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="177VR" title='VR' data-type='unsigned int' data-ref="177VR">VR</dfn>) <em>const</em> {</td></tr>
<tr><th id="645">645</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="178RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="178RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</a>(<a class="local col7 ref" href="#177VR" title='VR' data-ref="177VR">VR</a>);</td></tr>
<tr><th id="646">646</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="179W" title='W' data-type='uint16_t' data-ref="179W">W</dfn> = <a class="local col8 ref" href="#178RC" title='RC' data-ref="178RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="647">647</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="180i" title='i' data-type='uint16_t' data-ref="180i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a> &lt; <a class="local col9 ref" href="#179W" title='W' data-ref="179W">W</a>; ++<a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a>) {</td></tr>
<tr><th id="648">648</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col1 decl" id="181BV" title='BV' data-type='const BitTracker::BitValue &amp;' data-ref="181BV">BV</dfn> = <a class="local col8 ref" href="#178RC" title='RC' data-ref="178RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a>]</a>;</td></tr>
<tr><th id="649">649</th><td>    <b>if</b> (<a class="local col1 ref" href="#181BV" title='BV' data-ref="181BV">BV</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>) || <a class="local col1 ref" href="#181BV" title='BV' data-ref="181BV">BV</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="650">650</th><td>      <b>continue</b>;</td></tr>
<tr><th id="651">651</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="652">652</th><td>  }</td></tr>
<tr><th id="653">653</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="654">654</th><td>}</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert15isSmallConstantEj" title='(anonymous namespace)::HexagonGenInsert::isSmallConstant' data-type='bool (anonymous namespace)::HexagonGenInsert::isSmallConstant(unsigned int VR) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert15isSmallConstantEj">isSmallConstant</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="182VR" title='VR' data-type='unsigned int' data-ref="182VR">VR</dfn>) <em>const</em> {</td></tr>
<tr><th id="657">657</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="183RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="183RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</a>(<a class="local col2 ref" href="#182VR" title='VR' data-ref="182VR">VR</a>);</td></tr>
<tr><th id="658">658</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="184W" title='W' data-type='uint16_t' data-ref="184W">W</dfn> = <a class="local col3 ref" href="#183RC" title='RC' data-ref="183RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="659">659</th><td>  <b>if</b> (<a class="local col4 ref" href="#184W" title='W' data-ref="184W">W</a> &gt; <var>64</var>)</td></tr>
<tr><th id="660">660</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="661">661</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="185V" title='V' data-type='uint64_t' data-ref="185V">V</dfn> = <var>0</var>, <dfn class="local col6 decl" id="186B" title='B' data-type='uint64_t' data-ref="186B">B</dfn> = <var>1</var>;</td></tr>
<tr><th id="662">662</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="187i" title='i' data-type='uint16_t' data-ref="187i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#187i" title='i' data-ref="187i">i</a> &lt; <a class="local col4 ref" href="#184W" title='W' data-ref="184W">W</a>; ++<a class="local col7 ref" href="#187i" title='i' data-ref="187i">i</a>) {</td></tr>
<tr><th id="663">663</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col8 decl" id="188BV" title='BV' data-type='const BitTracker::BitValue &amp;' data-ref="188BV">BV</dfn> = <a class="local col3 ref" href="#183RC" title='RC' data-ref="183RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col7 ref" href="#187i" title='i' data-ref="187i">i</a>]</a>;</td></tr>
<tr><th id="664">664</th><td>    <b>if</b> (<a class="local col8 ref" href="#188BV" title='BV' data-ref="188BV">BV</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>1</var>))</td></tr>
<tr><th id="665">665</th><td>      <a class="local col5 ref" href="#185V" title='V' data-ref="185V">V</a> |= <a class="local col6 ref" href="#186B" title='B' data-ref="186B">B</a>;</td></tr>
<tr><th id="666">666</th><td>    <b>else</b> <b>if</b> (!<a class="local col8 ref" href="#188BV" title='BV' data-ref="188BV">BV</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</a>(<var>0</var>))</td></tr>
<tr><th id="667">667</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="668">668</th><td>    <a class="local col6 ref" href="#186B" title='B' data-ref="186B">B</a> &lt;&lt;= <var>1</var>;</td></tr>
<tr><th id="669">669</th><td>  }</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <i>// For 32-bit registers, consider: Rd = #s16.</i></td></tr>
<tr><th id="672">672</th><td>  <b>if</b> (<a class="local col4 ref" href="#184W" title='W' data-ref="184W">W</a> == <var>32</var>)</td></tr>
<tr><th id="673">673</th><td>    <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#185V" title='V' data-ref="185V">V</a>);</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <i>// For 64-bit registers, it's Rdd = #s8 or Rdd = combine(#s8,#s8)</i></td></tr>
<tr><th id="676">676</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5Lo_32Em" title='llvm::Lo_32' data-ref="_ZN4llvm5Lo_32Em">Lo_32</a>(<a class="local col5 ref" href="#185V" title='V' data-ref="185V">V</a>)) &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>8</var>&gt;(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5Hi_32Em" title='llvm::Hi_32' data-ref="_ZN4llvm5Hi_32Em">Hi_32</a>(<a class="local col5 ref" href="#185V" title='V' data-ref="185V">V</a>));</td></tr>
<tr><th id="677">677</th><td>}</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert17isValidInsertFormEjjjtt" title='(anonymous namespace)::HexagonGenInsert::isValidInsertForm' data-type='bool (anonymous namespace)::HexagonGenInsert::isValidInsertForm(unsigned int DstR, unsigned int SrcR, unsigned int InsR, uint16_t L, uint16_t S) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert17isValidInsertFormEjjjtt">isValidInsertForm</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="189DstR" title='DstR' data-type='unsigned int' data-ref="189DstR">DstR</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="190SrcR" title='SrcR' data-type='unsigned int' data-ref="190SrcR">SrcR</dfn>,</td></tr>
<tr><th id="680">680</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="191InsR" title='InsR' data-type='unsigned int' data-ref="191InsR">InsR</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="192L" title='L' data-type='uint16_t' data-ref="192L">L</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="193S" title='S' data-type='uint16_t' data-ref="193S">S</dfn>) <em>const</em> {</td></tr>
<tr><th id="681">681</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="194DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="194DstRC">DstRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#189DstR" title='DstR' data-ref="189DstR">DstR</a>);</td></tr>
<tr><th id="682">682</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="195SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="195SrcRC">SrcRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#190SrcR" title='SrcR' data-ref="190SrcR">SrcR</a>);</td></tr>
<tr><th id="683">683</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="196InsRC" title='InsRC' data-type='const llvm::TargetRegisterClass *' data-ref="196InsRC">InsRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#191InsR" title='InsR' data-ref="191InsR">InsR</a>);</td></tr>
<tr><th id="684">684</th><td>  <i>// Only integet (32-/64-bit) register classes.</i></td></tr>
<tr><th id="685">685</th><td>  <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert10isIntClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::HexagonGenInsert::isIntClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert10isIntClassEPKN4llvm19TargetRegisterClassE">isIntClass</a>(<a class="local col4 ref" href="#194DstRC" title='DstRC' data-ref="194DstRC">DstRC</a>) || !<a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert10isIntClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::HexagonGenInsert::isIntClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert10isIntClassEPKN4llvm19TargetRegisterClassE">isIntClass</a>(<a class="local col5 ref" href="#195SrcRC" title='SrcRC' data-ref="195SrcRC">SrcRC</a>) || !<a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert10isIntClassEPKN4llvm19TargetRegisterClassE" title='(anonymous namespace)::HexagonGenInsert::isIntClass' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert10isIntClassEPKN4llvm19TargetRegisterClassE">isIntClass</a>(<a class="local col6 ref" href="#196InsRC" title='InsRC' data-ref="196InsRC">InsRC</a>))</td></tr>
<tr><th id="686">686</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="687">687</th><td>  <i>// The "source" register must be of the same class as DstR.</i></td></tr>
<tr><th id="688">688</th><td>  <b>if</b> (<a class="local col4 ref" href="#194DstRC" title='DstRC' data-ref="194DstRC">DstRC</a> != <a class="local col5 ref" href="#195SrcRC" title='SrcRC' data-ref="195SrcRC">SrcRC</a>)</td></tr>
<tr><th id="689">689</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="690">690</th><td>  <b>if</b> (<a class="local col4 ref" href="#194DstRC" title='DstRC' data-ref="194DstRC">DstRC</a> == <a class="local col6 ref" href="#196InsRC" title='InsRC' data-ref="196InsRC">InsRC</a>)</td></tr>
<tr><th id="691">691</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="692">692</th><td>  <i>// A 64-bit register can only be generated from other 64-bit registers.</i></td></tr>
<tr><th id="693">693</th><td>  <b>if</b> (DstRC == &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>)</td></tr>
<tr><th id="694">694</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="695">695</th><td>  <i>// Otherwise, the L and S cannot span 32-bit word boundary.</i></td></tr>
<tr><th id="696">696</th><td>  <b>if</b> (<a class="local col3 ref" href="#193S" title='S' data-ref="193S">S</a> &lt; <var>32</var> &amp;&amp; <a class="local col3 ref" href="#193S" title='S' data-ref="193S">S</a>+<a class="local col2 ref" href="#192L" title='L' data-ref="192L">L</a> &gt; <var>32</var>)</td></tr>
<tr><th id="697">697</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="698">698</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="699">699</th><td>}</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert17findSelfReferenceEj" title='(anonymous namespace)::HexagonGenInsert::findSelfReference' data-type='bool (anonymous namespace)::HexagonGenInsert::findSelfReference(unsigned int VR) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert17findSelfReferenceEj">findSelfReference</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="197VR" title='VR' data-type='unsigned int' data-ref="197VR">VR</dfn>) <em>const</em> {</td></tr>
<tr><th id="702">702</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="198RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="198RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</a>(<a class="local col7 ref" href="#197VR" title='VR' data-ref="197VR">VR</a>);</td></tr>
<tr><th id="703">703</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="199i" title='i' data-type='uint16_t' data-ref="199i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="200w" title='w' data-type='uint16_t' data-ref="200w">w</dfn> = <a class="local col8 ref" href="#198RC" title='RC' data-ref="198RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(); <a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a> &lt; <a class="local col0 ref" href="#200w" title='w' data-ref="200w">w</a>; ++<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>) {</td></tr>
<tr><th id="704">704</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col1 decl" id="201V" title='V' data-type='const BitTracker::BitValue &amp;' data-ref="201V">V</dfn> = <a class="local col8 ref" href="#198RC" title='RC' data-ref="198RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>]</a>;</td></tr>
<tr><th id="705">705</th><td>    <b>if</b> (<a class="local col1 ref" href="#201V" title='V' data-ref="201V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col1 ref" href="#201V" title='V' data-ref="201V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <a class="local col7 ref" href="#197VR" title='VR' data-ref="197VR">VR</a>)</td></tr>
<tr><th id="706">706</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="707">707</th><td>  }</td></tr>
<tr><th id="708">708</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="709">709</th><td>}</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert20findNonSelfReferenceEj" title='(anonymous namespace)::HexagonGenInsert::findNonSelfReference' data-type='bool (anonymous namespace)::HexagonGenInsert::findNonSelfReference(unsigned int VR) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert20findNonSelfReferenceEj">findNonSelfReference</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="202VR" title='VR' data-type='unsigned int' data-ref="202VR">VR</dfn>) <em>const</em> {</td></tr>
<tr><th id="712">712</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col3 decl" id="203RC" title='RC' data-type='BitTracker::RegisterCell' data-ref="203RC">RC</dfn> = <a class="ref fake" href="BitTracker.h.html#299" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1ERKS1_"></a><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</a>(<a class="local col2 ref" href="#202VR" title='VR' data-ref="202VR">VR</a>);</td></tr>
<tr><th id="713">713</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="204i" title='i' data-type='uint16_t' data-ref="204i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="205w" title='w' data-type='uint16_t' data-ref="205w">w</dfn> = <a class="local col3 ref" href="#203RC" title='RC' data-ref="203RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>(); <a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a> &lt; <a class="local col5 ref" href="#205w" title='w' data-ref="205w">w</a>; ++<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>) {</td></tr>
<tr><th id="714">714</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col6 decl" id="206V" title='V' data-type='const BitTracker::BitValue &amp;' data-ref="206V">V</dfn> = <a class="local col3 ref" href="#203RC" title='RC' data-ref="203RC">RC</a><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>]</a>;</td></tr>
<tr><th id="715">715</th><td>    <b>if</b> (<a class="local col6 ref" href="#206V" title='V' data-ref="206V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="BitTracker.h.html#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="local col6 ref" href="#206V" title='V' data-ref="206V">V</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="BitTracker.h.html#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <a class="local col2 ref" href="#202VR" title='VR' data-ref="202VR">VR</a>)</td></tr>
<tr><th id="716">716</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="717">717</th><td>  }</td></tr>
<tr><th id="718">718</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="719">719</th><td>}</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrDefsEPKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonGenInsert::getInstrDefs' data-type='void (anonymous namespace)::HexagonGenInsert::getInstrDefs(const llvm::MachineInstr * MI, (anonymous namespace)::RegisterSet &amp; Defs) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrDefsEPKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="207MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="207MI">MI</dfn>,</td></tr>
<tr><th id="722">722</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col8 decl" id="208Defs" title='Defs' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="208Defs">Defs</dfn>) <em>const</em> {</td></tr>
<tr><th id="723">723</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="209i" title='i' data-type='unsigned int' data-ref="209i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="210n" title='n' data-type='unsigned int' data-ref="210n">n</dfn> = <a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a> &lt; <a class="local col0 ref" href="#210n" title='n' data-ref="210n">n</a>; ++<a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a>) {</td></tr>
<tr><th id="724">724</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="211MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="211MO">MO</dfn> = <a class="local col7 ref" href="#207MI" title='MI' data-ref="207MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a>);</td></tr>
<tr><th id="725">725</th><td>    <b>if</b> (!<a class="local col1 ref" href="#211MO" title='MO' data-ref="211MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#211MO" title='MO' data-ref="211MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="726">726</th><td>      <b>continue</b>;</td></tr>
<tr><th id="727">727</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="212R" title='R' data-type='unsigned int' data-ref="212R">R</dfn> = <a class="local col1 ref" href="#211MO" title='MO' data-ref="211MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="728">728</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#212R" title='R' data-ref="212R">R</a>))</td></tr>
<tr><th id="729">729</th><td>      <b>continue</b>;</td></tr>
<tr><th id="730">730</th><td>    <a class="local col8 ref" href="#208Defs" title='Defs' data-ref="208Defs">Defs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</a>(<a class="local col2 ref" href="#212R" title='R' data-ref="212R">R</a>);</td></tr>
<tr><th id="731">731</th><td>  }</td></tr>
<tr><th id="732">732</th><td>}</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrUsesEPKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonGenInsert::getInstrUses' data-type='void (anonymous namespace)::HexagonGenInsert::getInstrUses(const llvm::MachineInstr * MI, (anonymous namespace)::RegisterSet &amp; Uses) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrUsesEPKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="213MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="213MI">MI</dfn>,</td></tr>
<tr><th id="735">735</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col4 decl" id="214Uses" title='Uses' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="214Uses">Uses</dfn>) <em>const</em> {</td></tr>
<tr><th id="736">736</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="215i" title='i' data-type='unsigned int' data-ref="215i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="216n" title='n' data-type='unsigned int' data-ref="216n">n</dfn> = <a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#215i" title='i' data-ref="215i">i</a> &lt; <a class="local col6 ref" href="#216n" title='n' data-ref="216n">n</a>; ++<a class="local col5 ref" href="#215i" title='i' data-ref="215i">i</a>) {</td></tr>
<tr><th id="737">737</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="217MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="217MO">MO</dfn> = <a class="local col3 ref" href="#213MI" title='MI' data-ref="213MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#215i" title='i' data-ref="215i">i</a>);</td></tr>
<tr><th id="738">738</th><td>    <b>if</b> (!<a class="local col7 ref" href="#217MO" title='MO' data-ref="217MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col7 ref" href="#217MO" title='MO' data-ref="217MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="739">739</th><td>      <b>continue</b>;</td></tr>
<tr><th id="740">740</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="218R" title='R' data-type='unsigned int' data-ref="218R">R</dfn> = <a class="local col7 ref" href="#217MO" title='MO' data-ref="217MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="741">741</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#218R" title='R' data-ref="218R">R</a>))</td></tr>
<tr><th id="742">742</th><td>      <b>continue</b>;</td></tr>
<tr><th id="743">743</th><td>    <a class="local col4 ref" href="#214Uses" title='Uses' data-ref="214Uses">Uses</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</a>(<a class="local col8 ref" href="#218R" title='R' data-ref="218R">R</a>);</td></tr>
<tr><th id="744">744</th><td>  }</td></tr>
<tr><th id="745">745</th><td>}</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEPKN4llvm17MachineBasicBlockES4_RKNS_11UnsignedMapERNS1_8DenseMapISt4pairIjjEjNS1_12DenseMapInfoISA_EENS134079" title='(anonymous namespace)::HexagonGenInsert::distance' data-type='unsigned int (anonymous namespace)::HexagonGenInsert::distance(const llvm::MachineBasicBlock * FromB, const llvm::MachineBasicBlock * ToB, const (anonymous namespace)::UnsignedMap &amp; RPO, PairMapType &amp; M) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEPKN4llvm17MachineBasicBlockES4_RKNS_11UnsignedMapERNS1_8DenseMapISt4pairIjjEjNS1_12DenseMapInfoISA_EENS134079">distance</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="219FromB" title='FromB' data-type='const llvm::MachineBasicBlock *' data-ref="219FromB">FromB</dfn>,</td></tr>
<tr><th id="748">748</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="220ToB" title='ToB' data-type='const llvm::MachineBasicBlock *' data-ref="220ToB">ToB</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> &amp;<dfn class="local col1 decl" id="221RPO" title='RPO' data-type='const (anonymous namespace)::UnsignedMap &amp;' data-ref="221RPO">RPO</dfn>,</td></tr>
<tr><th id="749">749</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::PairMapType" title='(anonymous namespace)::HexagonGenInsert::PairMapType' data-type='DenseMap&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::PairMapType">PairMapType</a> &amp;<dfn class="local col2 decl" id="222M" title='M' data-type='PairMapType &amp;' data-ref="222M">M</dfn>) <em>const</em> {</td></tr>
<tr><th id="750">750</th><td>  <i>// Forward distance from the end of a block to the beginning of it does</i></td></tr>
<tr><th id="751">751</th><td><i>  // not make sense. This function should not be called with FromB == ToB.</i></td></tr>
<tr><th id="752">752</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FromB != ToB) ? void (0) : __assert_fail (&quot;FromB != ToB&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 752, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#219FromB" title='FromB' data-ref="219FromB">FromB</a> != <a class="local col0 ref" href="#220ToB" title='ToB' data-ref="220ToB">ToB</a>);</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="223FromN" title='FromN' data-type='unsigned int' data-ref="223FromN">FromN</dfn> = <a class="local col9 ref" href="#219FromB" title='FromB' data-ref="219FromB">FromB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>(), <dfn class="local col4 decl" id="224ToN" title='ToN' data-type='unsigned int' data-ref="224ToN">ToN</dfn> = <a class="local col0 ref" href="#220ToB" title='ToB' data-ref="220ToB">ToB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="755">755</th><td>  <i>// If we have already computed it, return the cached result.</i></td></tr>
<tr><th id="756">756</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::PairMapType" title='(anonymous namespace)::HexagonGenInsert::PairMapType' data-type='DenseMap&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::PairMapType">PairMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{std::pair{unsignedint,unsignedint},unsignedint,llvm::DenseMapInfo{std::pair{unsignedint,unsignedint}},llvm::detail::14972415" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, llvm::DenseMapInfo&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;, llvm::detail::DenseMapPair&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt; &gt;, std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, llvm::DenseMapInfo&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;, llvm::detail::DenseMapPair&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int, llvm::DenseMapInfo&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;, llvm::detail::DenseMapPair&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{std::pair{unsignedint,unsignedint},unsignedint,llvm::DenseMapInfo{std::pair{unsignedint,unsignedint}},llvm::detail::14972415">iterator</a> <dfn class="local col5 decl" id="225F" title='F' data-type='PairMapType::iterator' data-ref="225F">F</dfn> = <a class="local col2 ref" href="#222M" title='M' data-ref="222M">M</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#223FromN" title='FromN' data-ref="223FromN">FromN</a></span>, <span class='refarg'><a class="local col4 ref" href="#224ToN" title='ToN' data-ref="224ToN">ToN</a></span>));</td></tr>
<tr><th id="757">757</th><td>  <b>if</b> (<a class="local col5 ref" href="#225F" title='F' data-ref="225F">F</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col2 ref" href="#222M" title='M' data-ref="222M">M</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="758">758</th><td>    <b>return</b> <a class="local col5 ref" href="#225F" title='F' data-ref="225F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="759">759</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="226ToRPO" title='ToRPO' data-type='unsigned int' data-ref="226ToRPO">ToRPO</dfn> = <a class="local col1 ref" href="#221RPO" title='RPO' data-ref="221RPO">RPO</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col4 ref" href="#224ToN" title='ToN' data-ref="224ToN">ToN</a>);</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="227MaxD" title='MaxD' data-type='unsigned int' data-ref="227MaxD">MaxD</dfn> = <var>0</var>;</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <b>using</b> <dfn class="local col8 typedef" id="228pred_iterator" title='pred_iterator' data-type='MachineBasicBlock::const_pred_iterator' data-ref="228pred_iterator">pred_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_pred_iterator" title='llvm::MachineBasicBlock::const_pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_pred_iterator">const_pred_iterator</a>;</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <b>for</b> (<a class="local col8 typedef" href="#228pred_iterator" title='pred_iterator' data-type='MachineBasicBlock::const_pred_iterator' data-ref="228pred_iterator">pred_iterator</a> <dfn class="local col9 decl" id="229I" title='I' data-type='pred_iterator' data-ref="229I">I</dfn> = <a class="local col0 ref" href="#220ToB" title='ToB' data-ref="220ToB">ToB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZNK4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(), <dfn class="local col0 decl" id="230E" title='E' data-type='pred_iterator' data-ref="230E">E</dfn> = <a class="local col0 ref" href="#220ToB" title='ToB' data-ref="220ToB">ToB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZNK4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col9 ref" href="#229I" title='I' data-ref="229I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#230E" title='E' data-ref="230E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#229I" title='I' data-ref="229I">I</a>) {</td></tr>
<tr><th id="766">766</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="231PB" title='PB' data-type='const llvm::MachineBasicBlock *' data-ref="231PB">PB</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#229I" title='I' data-ref="229I">I</a>;</td></tr>
<tr><th id="767">767</th><td>    <i>// Skip back edges. Also, if FromB is a predecessor of ToB, the distance</i></td></tr>
<tr><th id="768">768</th><td><i>    // along that path will be 0, and we don't need to do any calculations</i></td></tr>
<tr><th id="769">769</th><td><i>    // on it.</i></td></tr>
<tr><th id="770">770</th><td>    <b>if</b> (<a class="local col1 ref" href="#231PB" title='PB' data-ref="231PB">PB</a> == <a class="local col9 ref" href="#219FromB" title='FromB' data-ref="219FromB">FromB</a> || <a class="local col1 ref" href="#221RPO" title='RPO' data-ref="221RPO">RPO</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col1 ref" href="#231PB" title='PB' data-ref="231PB">PB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()) &gt;= <a class="local col6 ref" href="#226ToRPO" title='ToRPO' data-ref="226ToRPO">ToRPO</a>)</td></tr>
<tr><th id="771">771</th><td>      <b>continue</b>;</td></tr>
<tr><th id="772">772</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="232D" title='D' data-type='unsigned int' data-ref="232D">D</dfn> = <a class="local col1 ref" href="#231PB" title='PB' data-ref="231PB">PB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>() + <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEPKN4llvm17MachineBasicBlockES4_RKNS_11UnsignedMapERNS1_8DenseMapISt4pairIjjEjNS1_12DenseMapInfoISA_EENS134079" title='(anonymous namespace)::HexagonGenInsert::distance' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEPKN4llvm17MachineBasicBlockES4_RKNS_11UnsignedMapERNS1_8DenseMapISt4pairIjjEjNS1_12DenseMapInfoISA_EENS134079">distance</a>(<a class="local col9 ref" href="#219FromB" title='FromB' data-ref="219FromB">FromB</a>, <a class="local col1 ref" href="#231PB" title='PB' data-ref="231PB">PB</a>, <a class="local col1 ref" href="#221RPO" title='RPO' data-ref="221RPO">RPO</a>, <span class='refarg'><a class="local col2 ref" href="#222M" title='M' data-ref="222M">M</a></span>);</td></tr>
<tr><th id="773">773</th><td>    <b>if</b> (<a class="local col2 ref" href="#232D" title='D' data-ref="232D">D</a> &gt; <a class="local col7 ref" href="#227MaxD" title='MaxD' data-ref="227MaxD">MaxD</a>)</td></tr>
<tr><th id="774">774</th><td>      <a class="local col7 ref" href="#227MaxD" title='MaxD' data-ref="227MaxD">MaxD</a> = <a class="local col2 ref" href="#232D" title='D' data-ref="232D">D</a>;</td></tr>
<tr><th id="775">775</th><td>  }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <i>// Memoize the result for later lookup.</i></td></tr>
<tr><th id="778">778</th><td>  <a class="local col2 ref" href="#222M" title='M' data-ref="222M">M</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#223FromN" title='FromN' data-ref="223FromN">FromN</a></span>, <span class='refarg'><a class="local col4 ref" href="#224ToN" title='ToN' data-ref="224ToN">ToN</a></span>), <span class='refarg'><a class="local col7 ref" href="#227MaxD" title='MaxD' data-ref="227MaxD">MaxD</a></span>));</td></tr>
<tr><th id="779">779</th><td>  <b>return</b> <a class="local col7 ref" href="#227MaxD" title='MaxD' data-ref="227MaxD">MaxD</a>;</td></tr>
<tr><th id="780">780</th><td>}</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_RKNS_11UnsignedMapERNS1_8DenseMapISt4pai12827245" title='(anonymous namespace)::HexagonGenInsert::distance' data-type='unsigned int (anonymous namespace)::HexagonGenInsert::distance(MachineBasicBlock::const_iterator FromI, MachineBasicBlock::const_iterator ToI, const (anonymous namespace)::UnsignedMap &amp; RPO, PairMapType &amp; M) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_RKNS_11UnsignedMapERNS1_8DenseMapISt4pai12827245">distance</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="233FromI" title='FromI' data-type='MachineBasicBlock::const_iterator' data-ref="233FromI">FromI</dfn>,</td></tr>
<tr><th id="783">783</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="234ToI" title='ToI' data-type='MachineBasicBlock::const_iterator' data-ref="234ToI">ToI</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> &amp;<dfn class="local col5 decl" id="235RPO" title='RPO' data-type='const (anonymous namespace)::UnsignedMap &amp;' data-ref="235RPO">RPO</dfn>,</td></tr>
<tr><th id="784">784</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::PairMapType" title='(anonymous namespace)::HexagonGenInsert::PairMapType' data-type='DenseMap&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::PairMapType">PairMapType</a> &amp;<dfn class="local col6 decl" id="236M" title='M' data-type='PairMapType &amp;' data-ref="236M">M</dfn>) <em>const</em> {</td></tr>
<tr><th id="785">785</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="237FB" title='FB' data-type='const llvm::MachineBasicBlock *' data-ref="237FB">FB</dfn> = <a class="local col3 ref" href="#233FromI" title='FromI' data-ref="233FromI">FromI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>(), *<dfn class="local col8 decl" id="238TB" title='TB' data-type='const llvm::MachineBasicBlock *' data-ref="238TB">TB</dfn> = <a class="local col4 ref" href="#234ToI" title='ToI' data-ref="234ToI">ToI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="786">786</th><td>  <b>if</b> (<a class="local col7 ref" href="#237FB" title='FB' data-ref="237FB">FB</a> == <a class="local col8 ref" href="#238TB" title='TB' data-ref="238TB">TB</a>)</td></tr>
<tr><th id="787">787</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col3 ref" href="#233FromI" title='FromI' data-ref="233FromI">FromI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col4 ref" href="#234ToI" title='ToI' data-ref="234ToI">ToI</a>);</td></tr>
<tr><th id="788">788</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="239D1" title='D1' data-type='unsigned int' data-ref="239D1">D1</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="local col8 ref" href="#238TB" title='TB' data-ref="238TB">TB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col4 ref" href="#234ToI" title='ToI' data-ref="234ToI">ToI</a>);</td></tr>
<tr><th id="789">789</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="240D2" title='D2' data-type='unsigned int' data-ref="240D2">D2</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEPKN4llvm17MachineBasicBlockES4_RKNS_11UnsignedMapERNS1_8DenseMapISt4pairIjjEjNS1_12DenseMapInfoISA_EENS134079" title='(anonymous namespace)::HexagonGenInsert::distance' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEPKN4llvm17MachineBasicBlockES4_RKNS_11UnsignedMapERNS1_8DenseMapISt4pairIjjEjNS1_12DenseMapInfoISA_EENS134079">distance</a>(<a class="local col7 ref" href="#237FB" title='FB' data-ref="237FB">FB</a>, <a class="local col8 ref" href="#238TB" title='TB' data-ref="238TB">TB</a>, <a class="local col5 ref" href="#235RPO" title='RPO' data-ref="235RPO">RPO</a>, <span class='refarg'><a class="local col6 ref" href="#236M" title='M' data-ref="236M">M</a></span>);</td></tr>
<tr><th id="790">790</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="241D3" title='D3' data-type='unsigned int' data-ref="241D3">D3</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt8distanceT_S_" title='std::distance' data-ref="_ZSt8distanceT_S_">distance</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col3 ref" href="#233FromI" title='FromI' data-ref="233FromI">FromI</a>, <a class="local col7 ref" href="#237FB" title='FB' data-ref="237FB">FB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="791">791</th><td>  <b>return</b> <a class="local col9 ref" href="#239D1" title='D1' data-ref="239D1">D1</a>+<a class="local col0 ref" href="#240D2" title='D2' data-ref="240D2">D2</a>+<a class="local col1 ref" href="#241D3" title='D3' data-ref="241D3">D3</a>;</td></tr>
<tr><th id="792">792</th><td>}</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE" title='(anonymous namespace)::HexagonGenInsert::findRecordInsertForms' data-type='bool (anonymous namespace)::HexagonGenInsert::findRecordInsertForms(unsigned int VR, (anonymous namespace)::OrderedRegisterList &amp; AVs)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE">findRecordInsertForms</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="242VR" title='VR' data-type='unsigned int' data-ref="242VR">VR</dfn>,</td></tr>
<tr><th id="795">795</th><td>      <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a> &amp;<dfn class="local col3 decl" id="243AVs" title='AVs' data-type='(anonymous namespace)::OrderedRegisterList &amp;' data-ref="243AVs">AVs</dfn>) {</td></tr>
<tr><th id="796">796</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL7isDebugv" title='isDebug' data-use='c' data-ref="_ZL7isDebugv">isDebug</a>()) {</td></tr>
<tr><th id="797">797</th><td>    dbgs() &lt;&lt; <b>__func__</b> &lt;&lt; <q>": "</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(VR, HRI)</td></tr>
<tr><th id="798">798</th><td>           &lt;&lt; <q>"  AVs: "</q> &lt;&lt; <span class='error' title="no matching constructor for initialization of &apos;(anonymous namespace)::PrintORL&apos;">PrintORL</span>(AVs, HRI) &lt;&lt; <q>"\n"</q>;</td></tr>
<tr><th id="799">799</th><td>  }</td></tr>
<tr><th id="800">800</th><td>  <b>if</b> (<a class="local col3 ref" href="#243AVs" title='AVs' data-ref="243AVs">AVs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_119OrderedRegisterList4sizeEv" title='(anonymous namespace)::OrderedRegisterList::size' data-use='c' data-ref="_ZNK12_GLOBAL__N_119OrderedRegisterList4sizeEv">size</a>() == <var>0</var>)</td></tr>
<tr><th id="801">801</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <b>using</b> <dfn class="local col4 typedef" id="244iterator" title='iterator' data-type='OrderedRegisterList::iterator' data-ref="244iterator">iterator</dfn> = <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a>::<a class="tu typedef" href="#(anonymousnamespace)::OrderedRegisterList::iterator" title='(anonymous namespace)::OrderedRegisterList::iterator' data-type='ListType::iterator' data-ref="(anonymousnamespace)::OrderedRegisterList::iterator">iterator</a>;</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>  <a class="tu type" href="#(anonymousnamespace)::BitValueOrdering" title='(anonymous namespace)::BitValueOrdering' data-ref="(anonymousnamespace)::BitValueOrdering">BitValueOrdering</a> <dfn class="local col5 decl" id="245BVO" title='BVO' data-type='(anonymous namespace)::BitValueOrdering' data-ref="245BVO">BVO</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_116BitValueOrderingC1ERKNS_16RegisterOrderingE" title='(anonymous namespace)::BitValueOrdering::BitValueOrdering' data-use='c' data-ref="_ZN12_GLOBAL__N_116BitValueOrderingC1ERKNS_16RegisterOrderingE">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::BaseOrd" title='(anonymous namespace)::HexagonGenInsert::BaseOrd' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::BaseOrd">BaseOrd</a>);</td></tr>
<tr><th id="806">806</th><td>  <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="246RC" title='RC' data-type='const BitTracker::RegisterCell &amp;' data-ref="246RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</a>(<a class="local col2 ref" href="#242VR" title='VR' data-ref="242VR">VR</a>);</td></tr>
<tr><th id="807">807</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="247W" title='W' data-type='uint16_t' data-ref="247W">W</dfn> = <a class="local col6 ref" href="#246RC" title='RC' data-ref="246RC">RC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td>  <b>using</b> <dfn class="local col8 typedef" id="248RSRecord" title='RSRecord' data-type='std::pair&lt;unsigned int, uint16_t&gt;' data-ref="248RSRecord">RSRecord</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;; <i>// (reg,shift)</i></td></tr>
<tr><th id="810">810</th><td>  <b>using</b> <dfn class="local col9 typedef" id="249RSListType" title='RSListType' data-type='std::vector&lt;RSRecord&gt;' data-ref="249RSListType">RSListType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="local col8 typedef" href="#248RSRecord" title='RSRecord' data-type='std::pair&lt;unsigned int, uint16_t&gt;' data-ref="248RSRecord">RSRecord</a>&gt;;</td></tr>
<tr><th id="811">811</th><td>  <i>// Have a map, with key being the matching prefix length, and the value</i></td></tr>
<tr><th id="812">812</th><td><i>  // being the list of pairs (R,S), where R's prefix matches VR at S.</i></td></tr>
<tr><th id="813">813</th><td><i>  // (DenseMap&lt;uint16_t,RSListType&gt; fails to instantiate.)</i></td></tr>
<tr><th id="814">814</th><td>  <b>using</b> <dfn class="local col0 typedef" id="250LRSMapType" title='LRSMapType' data-type='DenseMap&lt;unsigned int, RSListType&gt;' data-ref="250LRSMapType">LRSMapType</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="local col9 typedef" href="#249RSListType" title='RSListType' data-type='std::vector&lt;RSRecord&gt;' data-ref="249RSListType">RSListType</a>&gt;;</td></tr>
<tr><th id="815">815</th><td>  <a class="local col0 typedef" href="#250LRSMapType" title='LRSMapType' data-type='DenseMap&lt;unsigned int, RSListType&gt;' data-ref="250LRSMapType">LRSMapType</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col1 decl" id="251LM" title='LM' data-type='LRSMapType' data-ref="251LM">LM</dfn>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <i>// Conceptually, rotate the cell RC right (i.e. towards the LSB) by S,</i></td></tr>
<tr><th id="818">818</th><td><i>  // and find matching prefixes from AVs with the rotated RC. Such a prefix</i></td></tr>
<tr><th id="819">819</th><td><i>  // would match a string of bits (of length L) in RC starting at S.</i></td></tr>
<tr><th id="820">820</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="252S" title='S' data-type='uint16_t' data-ref="252S">S</dfn> = <var>0</var>; <a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a> &lt; <a class="local col7 ref" href="#247W" title='W' data-ref="247W">W</a>; ++<a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a>) {</td></tr>
<tr><th id="821">821</th><td>    <a class="local col4 typedef" href="#244iterator" title='iterator' data-type='OrderedRegisterList::iterator' data-ref="244iterator">iterator</a> <dfn class="local col3 decl" id="253B" title='B' data-type='iterator' data-ref="253B">B</dfn> = <a class="local col3 ref" href="#243AVs" title='AVs' data-ref="243AVs">AVs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119OrderedRegisterList5beginEv" title='(anonymous namespace)::OrderedRegisterList::begin' data-use='c' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList5beginEv">begin</a>(), <dfn class="local col4 decl" id="254E" title='E' data-type='iterator' data-ref="254E">E</dfn> = <a class="local col3 ref" href="#243AVs" title='AVs' data-ref="243AVs">AVs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119OrderedRegisterList3endEv" title='(anonymous namespace)::OrderedRegisterList::end' data-use='c' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList3endEv">end</a>();</td></tr>
<tr><th id="822">822</th><td>    <i>// The registers in AVs are ordered according to the lexical order of</i></td></tr>
<tr><th id="823">823</th><td><i>    // the corresponding register cells. This means that the range of regis-</i></td></tr>
<tr><th id="824">824</th><td><i>    // ters in AVs that match a prefix of length L+1 will be contained in</i></td></tr>
<tr><th id="825">825</th><td><i>    // the range that matches a prefix of length L. This means that we can</i></td></tr>
<tr><th id="826">826</th><td><i>    // keep narrowing the search space as the prefix length goes up. This</i></td></tr>
<tr><th id="827">827</th><td><i>    // helps reduce the overall complexity of the search.</i></td></tr>
<tr><th id="828">828</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="255L" title='L' data-type='uint16_t' data-ref="255L">L</dfn>;</td></tr>
<tr><th id="829">829</th><td>    <b>for</b> (<a class="local col5 ref" href="#255L" title='L' data-ref="255L">L</a> = <var>0</var>; <a class="local col5 ref" href="#255L" title='L' data-ref="255L">L</a> &lt; <a class="local col7 ref" href="#247W" title='W' data-ref="247W">W</a>-<a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a>; ++<a class="local col5 ref" href="#255L" title='L' data-ref="255L">L</a>) {</td></tr>
<tr><th id="830">830</th><td>      <i>// Compare against VR's bits starting at S, which emulates rotation</i></td></tr>
<tr><th id="831">831</th><td><i>      // of VR by S.</i></td></tr>
<tr><th id="832">832</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterCellBitCompareSel" title='(anonymous namespace)::RegisterCellBitCompareSel' data-ref="(anonymousnamespace)::RegisterCellBitCompareSel">RegisterCellBitCompareSel</a> <dfn class="local col6 decl" id="256RCB" title='RCB' data-type='(anonymous namespace)::RegisterCellBitCompareSel' data-ref="256RCB">RCB</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_125RegisterCellBitCompareSelC1EjjjRKNS_16BitValueOrderingERNS_13CellMapShadowE" title='(anonymous namespace)::RegisterCellBitCompareSel::RegisterCellBitCompareSel' data-use='c' data-ref="_ZN12_GLOBAL__N_125RegisterCellBitCompareSelC1EjjjRKNS_16BitValueOrderingERNS_13CellMapShadowE">(</a><a class="local col2 ref" href="#242VR" title='VR' data-ref="242VR">VR</a>, <a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a>+<a class="local col5 ref" href="#255L" title='L' data-ref="255L">L</a>, <a class="local col5 ref" href="#255L" title='L' data-ref="255L">L</a>, <a class="local col5 ref" href="#245BVO" title='BVO' data-ref="245BVO">BVO</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a>);</td></tr>
<tr><th id="833">833</th><td>      <a class="local col4 typedef" href="#244iterator" title='iterator' data-type='OrderedRegisterList::iterator' data-ref="244iterator">iterator</a> <dfn class="local col7 decl" id="257NewB" title='NewB' data-type='iterator' data-ref="257NewB">NewB</dfn> = <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11lower_boundT_S_RKT0_T1_" title='std::lower_bound' data-use='c' data-ref="_ZSt11lower_boundT_S_RKT0_T1_">lower_bound</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col3 ref" href="#253B" title='B' data-ref="253B">B</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col4 ref" href="#254E" title='E' data-ref="254E">E</a>, <a class="local col2 ref" href="#242VR" title='VR' data-ref="242VR">VR</a>, <a class="tu ref fake" href="#307" title='(anonymous namespace)::RegisterCellBitCompareSel::RegisterCellBitCompareSel' data-use='c' data-ref="_ZN12_GLOBAL__N_125RegisterCellBitCompareSelC1ERKS0_"></a><a class="local col6 ref" href="#256RCB" title='RCB' data-ref="256RCB">RCB</a>);</td></tr>
<tr><th id="834">834</th><td>      <a class="local col4 typedef" href="#244iterator" title='iterator' data-type='OrderedRegisterList::iterator' data-ref="244iterator">iterator</a> <dfn class="local col8 decl" id="258NewE" title='NewE' data-type='iterator' data-ref="258NewE">NewE</dfn> = <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11upper_boundT_S_RKT0_T1_" title='std::upper_bound' data-use='c' data-ref="_ZSt11upper_boundT_S_RKT0_T1_">upper_bound</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col7 ref" href="#257NewB" title='NewB' data-ref="257NewB">NewB</a>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col4 ref" href="#254E" title='E' data-ref="254E">E</a>, <a class="local col2 ref" href="#242VR" title='VR' data-ref="242VR">VR</a>, <a class="tu ref fake" href="#307" title='(anonymous namespace)::RegisterCellBitCompareSel::RegisterCellBitCompareSel' data-use='c' data-ref="_ZN12_GLOBAL__N_125RegisterCellBitCompareSelC1ERKS0_"></a><a class="local col6 ref" href="#256RCB" title='RCB' data-ref="256RCB">RCB</a>);</td></tr>
<tr><th id="835">835</th><td>      <i>// For the registers that are eliminated from the next range, L is</i></td></tr>
<tr><th id="836">836</th><td><i>      // the longest prefix matching VR at position S (their prefixes</i></td></tr>
<tr><th id="837">837</th><td><i>      // differ from VR at S+L). If L&gt;0, record this information for later</i></td></tr>
<tr><th id="838">838</th><td><i>      // use.</i></td></tr>
<tr><th id="839">839</th><td>      <b>if</b> (<a class="local col5 ref" href="#255L" title='L' data-ref="255L">L</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="840">840</th><td>        <b>for</b> (<a class="local col4 typedef" href="#244iterator" title='iterator' data-type='OrderedRegisterList::iterator' data-ref="244iterator">iterator</a> <dfn class="local col9 decl" id="259I" title='I' data-type='iterator' data-ref="259I">I</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col3 ref" href="#253B" title='B' data-ref="253B">B</a>; <a class="local col9 ref" href="#259I" title='I' data-ref="259I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col7 ref" href="#257NewB" title='NewB' data-ref="257NewB">NewB</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#259I" title='I' data-ref="259I">I</a>)</td></tr>
<tr><th id="841">841</th><td>          <a class="local col1 ref" href="#251LM" title='LM' data-ref="251LM">LM</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#255L" title='L' data-ref="255L">L</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#259I" title='I' data-ref="259I">I</a></span>, <span class='refarg'><a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a></span>));</td></tr>
<tr><th id="842">842</th><td>        <b>for</b> (<a class="local col4 typedef" href="#244iterator" title='iterator' data-type='OrderedRegisterList::iterator' data-ref="244iterator">iterator</a> <dfn class="local col0 decl" id="260I" title='I' data-type='iterator' data-ref="260I">I</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col8 ref" href="#258NewE" title='NewE' data-ref="258NewE">NewE</a>; <a class="local col0 ref" href="#260I" title='I' data-ref="260I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#254E" title='E' data-ref="254E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col0 ref" href="#260I" title='I' data-ref="260I">I</a>)</td></tr>
<tr><th id="843">843</th><td>          <a class="local col1 ref" href="#251LM" title='LM' data-ref="251LM">LM</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#255L" title='L' data-ref="255L">L</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#260I" title='I' data-ref="260I">I</a></span>, <span class='refarg'><a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a></span>));</td></tr>
<tr><th id="844">844</th><td>      }</td></tr>
<tr><th id="845">845</th><td>      <a class="local col3 ref" href="#253B" title='B' data-ref="253B">B</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::operator=">=</a> <a class="local col7 ref" href="#257NewB" title='NewB' data-ref="257NewB">NewB</a>, <a class="local col4 ref" href="#254E" title='E' data-ref="254E">E</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::operator=">=</a> <a class="local col8 ref" href="#258NewE" title='NewE' data-ref="258NewE">NewE</a>;</td></tr>
<tr><th id="846">846</th><td>      <b>if</b> (<a class="local col3 ref" href="#253B" title='B' data-ref="253B">B</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="local col4 ref" href="#254E" title='E' data-ref="254E">E</a>)</td></tr>
<tr><th id="847">847</th><td>        <b>break</b>;</td></tr>
<tr><th id="848">848</th><td>    }</td></tr>
<tr><th id="849">849</th><td>    <i>// Record the final register range. If this range is non-empty, then</i></td></tr>
<tr><th id="850">850</th><td><i>    // L=W-S.</i></td></tr>
<tr><th id="851">851</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B == E || L == W-S) ? void (0) : __assert_fail (&quot;B == E || L == W-S&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 851, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#253B" title='B' data-ref="253B">B</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="local col4 ref" href="#254E" title='E' data-ref="254E">E</a> || <a class="local col5 ref" href="#255L" title='L' data-ref="255L">L</a> == <a class="local col7 ref" href="#247W" title='W' data-ref="247W">W</a>-<a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a>);</td></tr>
<tr><th id="852">852</th><td>    <b>if</b> (<a class="local col3 ref" href="#253B" title='B' data-ref="253B">B</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#254E" title='E' data-ref="254E">E</a>) {</td></tr>
<tr><th id="853">853</th><td>      <b>for</b> (<a class="local col4 typedef" href="#244iterator" title='iterator' data-type='OrderedRegisterList::iterator' data-ref="244iterator">iterator</a> <dfn class="local col1 decl" id="261I" title='I' data-type='iterator' data-ref="261I">I</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;unsigned int *, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{unsignedint*,std::vector{unsignedint,std::allocator{unsignedint}}}::__normal_iterator"></a><a class="local col3 ref" href="#253B" title='B' data-ref="253B">B</a>; <a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#254E" title='E' data-ref="254E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a>)</td></tr>
<tr><th id="854">854</th><td>        <a class="local col1 ref" href="#251LM" title='LM' data-ref="251LM">LM</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#255L" title='L' data-ref="255L">L</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#261I" title='I' data-ref="261I">I</a></span>, <span class='refarg'><a class="local col2 ref" href="#252S" title='S' data-ref="252S">S</a></span>));</td></tr>
<tr><th id="855">855</th><td>      <i>// If B!=E, then we found a range of registers whose prefixes cover the</i></td></tr>
<tr><th id="856">856</th><td><i>      // rest of VR from position S. There is no need to further advance S.</i></td></tr>
<tr><th id="857">857</th><td>      <b>break</b>;</td></tr>
<tr><th id="858">858</th><td>    }</td></tr>
<tr><th id="859">859</th><td>  }</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL7isDebugv" title='isDebug' data-use='c' data-ref="_ZL7isDebugv">isDebug</a>()) {</td></tr>
<tr><th id="862">862</th><td>    dbgs() &lt;&lt; <q>"Prefixes matching register "</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(VR, HRI) &lt;&lt; <q>"\n"</q>;</td></tr>
<tr><th id="863">863</th><td>    <b>for</b> (<a class="local col0 typedef" href="#250LRSMapType" title='LRSMapType' data-type='DenseMap&lt;unsigned int, RSListType&gt;' data-ref="250LRSMapType">LRSMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{unsignedint,unsignedshort},std::allocator{std::pair{unsignedint,unsignedshort}}},l2717088" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{unsignedint,unsignedshort},std::allocator{std::pair{unsignedint,unsignedshort}}},l2717088">iterator</a> <dfn class="local col2 decl" id="262I" title='I' data-type='LRSMapType::iterator' data-ref="262I">I</dfn> = <a class="local col1 ref" href="#251LM" title='LM' data-ref="251LM">LM</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col3 decl" id="263E" title='E' data-type='LRSMapType::iterator' data-ref="263E">E</dfn> = <a class="local col1 ref" href="#251LM" title='LM' data-ref="251LM">LM</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col3 ref" href="#263E" title='E' data-ref="263E">E</a>; <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a>) {</td></tr>
<tr><th id="864">864</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  L="</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt; &gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd>;</td></tr>
<tr><th id="865">865</th><td>      <em>const</em> <a class="local col9 typedef" href="#249RSListType" title='RSListType' data-type='std::vector&lt;RSRecord&gt;' data-ref="249RSListType">RSListType</a> &amp;<dfn class="local col4 decl" id="264LL" title='LL' data-type='const RSListType &amp;' data-ref="264LL">LL</dfn> = <a class="local col2 ref" href="#262I" title='I' data-ref="262I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="866">866</th><td>      <b>for</b> (<em>unsigned</em> i = <var>0</var>, n = LL.size(); i &lt; n; ++i)</td></tr>
<tr><th id="867">867</th><td>        dbgs() &lt;&lt; <q>" ("</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(LL[i].first, HRI) &lt;&lt; <q>",@"</q></td></tr>
<tr><th id="868">868</th><td>               &lt;&lt; LL[i].second &lt;&lt; <kbd>')'</kbd>;</td></tr>
<tr><th id="869">869</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="870">870</th><td>    }</td></tr>
<tr><th id="871">871</th><td>  }</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>  <em>bool</em> <dfn class="local col5 decl" id="265Recorded" title='Recorded' data-type='bool' data-ref="265Recorded">Recorded</dfn> = <b>false</b>;</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <b>for</b> (<a class="local col4 typedef" href="#244iterator" title='iterator' data-type='OrderedRegisterList::iterator' data-ref="244iterator">iterator</a> <dfn class="local col6 decl" id="266I" title='I' data-type='iterator' data-ref="266I">I</dfn> = <a class="local col3 ref" href="#243AVs" title='AVs' data-ref="243AVs">AVs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119OrderedRegisterList5beginEv" title='(anonymous namespace)::OrderedRegisterList::begin' data-use='c' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList5beginEv">begin</a>(), <dfn class="local col7 decl" id="267E" title='E' data-type='iterator' data-ref="267E">E</dfn> = <a class="local col3 ref" href="#243AVs" title='AVs' data-ref="243AVs">AVs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119OrderedRegisterList3endEv" title='(anonymous namespace)::OrderedRegisterList::end' data-use='c' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList3endEv">end</a>(); <a class="local col6 ref" href="#266I" title='I' data-ref="266I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col7 ref" href="#267E" title='E' data-ref="267E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col6 ref" href="#266I" title='I' data-ref="266I">I</a>) {</td></tr>
<tr><th id="876">876</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="268SrcR" title='SrcR' data-type='unsigned int' data-ref="268SrcR">SrcR</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#266I" title='I' data-ref="266I">I</a>;</td></tr>
<tr><th id="877">877</th><td>    <em>int</em> <dfn class="local col9 decl" id="269FDi" title='FDi' data-type='int' data-ref="269FDi">FDi</dfn> = -<var>1</var>, <dfn class="local col0 decl" id="270LDi" title='LDi' data-type='int' data-ref="270LDi">LDi</dfn> = -<var>1</var>;   <i>// First/last different bit.</i></td></tr>
<tr><th id="878">878</th><td>    <em>const</em> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="271AC" title='AC' data-type='const BitTracker::RegisterCell &amp;' data-ref="271AC">AC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadow6lookupEj" title='(anonymous namespace)::CellMapShadow::lookup' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadow6lookupEj">lookup</a>(<a class="local col8 ref" href="#268SrcR" title='SrcR' data-ref="268SrcR">SrcR</a>);</td></tr>
<tr><th id="879">879</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="272AW" title='AW' data-type='uint16_t' data-ref="272AW">AW</dfn> = <a class="local col1 ref" href="#271AC" title='AC' data-ref="271AC">AC</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="880">880</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="273i" title='i' data-type='uint16_t' data-ref="273i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="274w" title='w' data-type='uint16_t' data-ref="274w">w</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col7 ref" href="#247W" title='W' data-ref="247W">W</a>, <a class="local col2 ref" href="#272AW" title='AW' data-ref="272AW">AW</a>); <a class="local col3 ref" href="#273i" title='i' data-ref="273i">i</a> &lt; <a class="local col4 ref" href="#274w" title='w' data-ref="274w">w</a>; ++<a class="local col3 ref" href="#273i" title='i' data-ref="273i">i</a>) {</td></tr>
<tr><th id="881">881</th><td>      <b>if</b> (<a class="local col6 ref" href="#246RC" title='RC' data-ref="246RC">RC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#273i" title='i' data-ref="273i">i</a>]</a> <a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col1 ref" href="#271AC" title='AC' data-ref="271AC">AC</a><a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#273i" title='i' data-ref="273i">i</a>]</a>)</td></tr>
<tr><th id="882">882</th><td>        <b>continue</b>;</td></tr>
<tr><th id="883">883</th><td>      <b>if</b> (<a class="local col9 ref" href="#269FDi" title='FDi' data-ref="269FDi">FDi</a> == -<var>1</var>)</td></tr>
<tr><th id="884">884</th><td>        <a class="local col9 ref" href="#269FDi" title='FDi' data-ref="269FDi">FDi</a> = <a class="local col3 ref" href="#273i" title='i' data-ref="273i">i</a>;</td></tr>
<tr><th id="885">885</th><td>      <a class="local col0 ref" href="#270LDi" title='LDi' data-ref="270LDi">LDi</a> = <a class="local col3 ref" href="#273i" title='i' data-ref="273i">i</a>;</td></tr>
<tr><th id="886">886</th><td>    }</td></tr>
<tr><th id="887">887</th><td>    <b>if</b> (<a class="local col9 ref" href="#269FDi" title='FDi' data-ref="269FDi">FDi</a> == -<var>1</var>)</td></tr>
<tr><th id="888">888</th><td>      <b>continue</b>;  <i>// TODO (future): Record identical registers.</i></td></tr>
<tr><th id="889">889</th><td>    <i>// Look for a register whose prefix could patch the range [FD..LD]</i></td></tr>
<tr><th id="890">890</th><td><i>    // where VR and SrcR differ.</i></td></tr>
<tr><th id="891">891</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="275FD" title='FD' data-type='uint16_t' data-ref="275FD">FD</dfn> = <a class="local col9 ref" href="#269FDi" title='FDi' data-ref="269FDi">FDi</a>, <dfn class="local col6 decl" id="276LD" title='LD' data-type='uint16_t' data-ref="276LD">LD</dfn> = <a class="local col0 ref" href="#270LDi" title='LDi' data-ref="270LDi">LDi</a>;  <i>// Switch to unsigned type.</i></td></tr>
<tr><th id="892">892</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="277MinL" title='MinL' data-type='uint16_t' data-ref="277MinL">MinL</dfn> = <a class="local col6 ref" href="#276LD" title='LD' data-ref="276LD">LD</a>-<a class="local col5 ref" href="#275FD" title='FD' data-ref="275FD">FD</a>+<var>1</var>;</td></tr>
<tr><th id="893">893</th><td>    <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="278L" title='L' data-type='uint16_t' data-ref="278L">L</dfn> = <a class="local col7 ref" href="#277MinL" title='MinL' data-ref="277MinL">MinL</a>; <a class="local col8 ref" href="#278L" title='L' data-ref="278L">L</a> &lt; <a class="local col7 ref" href="#247W" title='W' data-ref="247W">W</a>; ++<a class="local col8 ref" href="#278L" title='L' data-ref="278L">L</a>) {</td></tr>
<tr><th id="894">894</th><td>      <a class="local col0 typedef" href="#250LRSMapType" title='LRSMapType' data-type='DenseMap&lt;unsigned int, RSListType&gt;' data-ref="250LRSMapType">LRSMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{unsignedint,unsignedshort},std::allocator{std::pair{unsignedint,unsignedshort}}},l2717088" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{unsignedint,unsignedshort},std::allocator{std::pair{unsignedint,unsignedshort}}},l2717088">iterator</a> <dfn class="local col9 decl" id="279F" title='F' data-type='LRSMapType::iterator' data-ref="279F">F</dfn> = <a class="local col1 ref" href="#251LM" title='LM' data-ref="251LM">LM</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col8 ref" href="#278L" title='L' data-ref="278L">L</a>);</td></tr>
<tr><th id="895">895</th><td>      <b>if</b> (<a class="local col9 ref" href="#279F" title='F' data-ref="279F">F</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col1 ref" href="#251LM" title='LM' data-ref="251LM">LM</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="896">896</th><td>        <b>continue</b>;</td></tr>
<tr><th id="897">897</th><td>      <a class="local col9 typedef" href="#249RSListType" title='RSListType' data-type='std::vector&lt;RSRecord&gt;' data-ref="249RSListType">RSListType</a> &amp;<dfn class="local col0 decl" id="280LL" title='LL' data-type='RSListType &amp;' data-ref="280LL">LL</dfn> = <a class="local col9 ref" href="#279F" title='F' data-ref="279F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;unsigned int, unsigned short&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned short&gt; &gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="898">898</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="281i" title='i' data-type='unsigned int' data-ref="281i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="282n" title='n' data-type='unsigned int' data-ref="282n">n</dfn> = <a class="local col0 ref" href="#280LL" title='LL' data-ref="280LL">LL</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#281i" title='i' data-ref="281i">i</a> &lt; <a class="local col2 ref" href="#282n" title='n' data-ref="282n">n</a>; ++<a class="local col1 ref" href="#281i" title='i' data-ref="281i">i</a>) {</td></tr>
<tr><th id="899">899</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="283S" title='S' data-type='uint16_t' data-ref="283S">S</dfn> = <a class="local col0 ref" href="#280LL" title='LL' data-ref="280LL">LL</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#281i" title='i' data-ref="281i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned short&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="900">900</th><td>        <i>// MinL is the minimum length of the prefix. Any length above MinL</i></td></tr>
<tr><th id="901">901</th><td><i>        // allows some flexibility as to where the prefix can start:</i></td></tr>
<tr><th id="902">902</th><td><i>        // given the extra length EL=L-MinL, the prefix must start between</i></td></tr>
<tr><th id="903">903</th><td><i>        // max(0,FD-EL) and FD.</i></td></tr>
<tr><th id="904">904</th><td>        <b>if</b> (<a class="local col3 ref" href="#283S" title='S' data-ref="283S">S</a> &gt; <a class="local col5 ref" href="#275FD" title='FD' data-ref="275FD">FD</a>)   <i>// Starts too late.</i></td></tr>
<tr><th id="905">905</th><td>          <b>continue</b>;</td></tr>
<tr><th id="906">906</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="284EL" title='EL' data-type='uint16_t' data-ref="284EL">EL</dfn> = <a class="local col8 ref" href="#278L" title='L' data-ref="278L">L</a>-<a class="local col7 ref" href="#277MinL" title='MinL' data-ref="277MinL">MinL</a>;</td></tr>
<tr><th id="907">907</th><td>        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="285LowS" title='LowS' data-type='uint16_t' data-ref="285LowS">LowS</dfn> = (<a class="local col4 ref" href="#284EL" title='EL' data-ref="284EL">EL</a> &lt; <a class="local col5 ref" href="#275FD" title='FD' data-ref="275FD">FD</a>) ? <a class="local col5 ref" href="#275FD" title='FD' data-ref="275FD">FD</a>-<a class="local col4 ref" href="#284EL" title='EL' data-ref="284EL">EL</a> : <var>0</var>;</td></tr>
<tr><th id="908">908</th><td>        <b>if</b> (<a class="local col3 ref" href="#283S" title='S' data-ref="283S">S</a> &lt; <a class="local col5 ref" href="#285LowS" title='LowS' data-ref="285LowS">LowS</a>) <i>// Starts too early.</i></td></tr>
<tr><th id="909">909</th><td>          <b>continue</b>;</td></tr>
<tr><th id="910">910</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="286InsR" title='InsR' data-type='unsigned int' data-ref="286InsR">InsR</dfn> = <a class="local col0 ref" href="#280LL" title='LL' data-ref="280LL">LL</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#281i" title='i' data-ref="281i">i</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned short&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="911">911</th><td>        <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert17isValidInsertFormEjjjtt" title='(anonymous namespace)::HexagonGenInsert::isValidInsertForm' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert17isValidInsertFormEjjjtt">isValidInsertForm</a>(<a class="local col2 ref" href="#242VR" title='VR' data-ref="242VR">VR</a>, <a class="local col8 ref" href="#268SrcR" title='SrcR' data-ref="268SrcR">SrcR</a>, <a class="local col6 ref" href="#286InsR" title='InsR' data-ref="286InsR">InsR</a>, <a class="local col8 ref" href="#278L" title='L' data-ref="278L">L</a>, <a class="local col3 ref" href="#283S" title='S' data-ref="283S">S</a>))</td></tr>
<tr><th id="912">912</th><td>          <b>continue</b>;</td></tr>
<tr><th id="913">913</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL7isDebugv" title='isDebug' data-use='c' data-ref="_ZL7isDebugv">isDebug</a>()) {</td></tr>
<tr><th id="914">914</th><td>          dbgs() &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(VR, HRI) &lt;&lt; <q>" = insert("</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(SrcR, HRI)</td></tr>
<tr><th id="915">915</th><td>                 &lt;&lt; <kbd>','</kbd> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(InsR, HRI) &lt;&lt; <q>",#"</q> &lt;&lt; L &lt;&lt; <q>",#"</q></td></tr>
<tr><th id="916">916</th><td>                 &lt;&lt; S &lt;&lt; <q>")\n"</q>;</td></tr>
<tr><th id="917">917</th><td>        }</td></tr>
<tr><th id="918">918</th><td>        <a class="tu typedef" href="#(anonymousnamespace)::IFRecordWithRegSet" title='(anonymous namespace)::IFRecordWithRegSet' data-type='std::pair&lt;IFRecord, RegisterSet&gt;' data-ref="(anonymousnamespace)::IFRecordWithRegSet">IFRecordWithRegSet</a> <dfn class="local col7 decl" id="287RR" title='RR' data-type='IFRecordWithRegSet' data-ref="287RR">RR</dfn><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-use='c' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><a class="tu type" href="#(anonymousnamespace)::IFRecord" title='(anonymous namespace)::IFRecord' data-ref="(anonymousnamespace)::IFRecord">IFRecord</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18IFRecordC1Ejjtt" title='(anonymous namespace)::IFRecord::IFRecord' data-use='c' data-ref="_ZN12_GLOBAL__N_18IFRecordC1Ejjtt">(</a><a class="local col8 ref" href="#268SrcR" title='SrcR' data-ref="268SrcR">SrcR</a>, <a class="local col6 ref" href="#286InsR" title='InsR' data-ref="286InsR">InsR</a>, <a class="local col8 ref" href="#278L" title='L' data-ref="278L">L</a>, <a class="local col3 ref" href="#283S" title='S' data-ref="283S">S</a>), <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev">(</a>));</td></tr>
<tr><th id="919">919</th><td>        <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#242VR" title='VR' data-ref="242VR">VR</a>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col7 ref" href="#287RR" title='RR' data-ref="287RR">RR</a>);</td></tr>
<tr><th id="920">920</th><td>        <a class="local col5 ref" href="#265Recorded" title='Recorded' data-ref="265Recorded">Recorded</a> = <b>true</b>;</td></tr>
<tr><th id="921">921</th><td>      }</td></tr>
<tr><th id="922">922</th><td>    }</td></tr>
<tr><th id="923">923</th><td>  }</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <b>return</b> <a class="local col5 ref" href="#265Recorded" title='Recorded' data-ref="265Recorded">Recorded</a>;</td></tr>
<tr><th id="926">926</th><td>}</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert14collectInBlockEPN4llvm17MachineBasicBlockERNS_19OrderedRegisterListE" title='(anonymous namespace)::HexagonGenInsert::collectInBlock' data-type='void (anonymous namespace)::HexagonGenInsert::collectInBlock(llvm::MachineBasicBlock * B, (anonymous namespace)::OrderedRegisterList &amp; AVs)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14collectInBlockEPN4llvm17MachineBasicBlockERNS_19OrderedRegisterListE">collectInBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="288B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="288B">B</dfn>,</td></tr>
<tr><th id="929">929</th><td>      <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a> &amp;<dfn class="local col9 decl" id="289AVs" title='AVs' data-type='(anonymous namespace)::OrderedRegisterList &amp;' data-ref="289AVs">AVs</dfn>) {</td></tr>
<tr><th id="930">930</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL7isDebugv" title='isDebug' data-use='c' data-ref="_ZL7isDebugv">isDebug</a>())</td></tr>
<tr><th id="931">931</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"visiting block "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col8 ref" href="#288B" title='B' data-ref="288B">B</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <i>// First, check if this block is reachable at all. If not, the bit tracker</i></td></tr>
<tr><th id="934">934</th><td><i>  // will not have any information about registers in it.</i></td></tr>
<tr><th id="935">935</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::CellMapShadow::BT" title='(anonymous namespace)::CellMapShadow::BT' data-use='m' data-ref="(anonymousnamespace)::CellMapShadow::BT">BT</a>.<a class="ref" href="BitTracker.h.html#_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE" title='llvm::BitTracker::reached' data-ref="_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE">reached</a>(<a class="local col8 ref" href="#288B" title='B' data-ref="288B">B</a>))</td></tr>
<tr><th id="936">936</th><td>    <b>return</b>;</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>  <em>bool</em> <dfn class="local col0 decl" id="290DoConst" title='DoConst' data-type='bool' data-ref="290DoConst">DoConst</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptConst" title='OptConst' data-use='m' data-ref="OptConst">OptConst</a>;</td></tr>
<tr><th id="939">939</th><td>  <i>// Keep a separate set of registers defined in this block, so that we</i></td></tr>
<tr><th id="940">940</th><td><i>  // can remove them from the list of available registers once all DT</i></td></tr>
<tr><th id="941">941</th><td><i>  // successors have been processed.</i></td></tr>
<tr><th id="942">942</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col1 decl" id="291BlockDefs" title='BlockDefs' data-type='(anonymous namespace)::RegisterSet' data-ref="291BlockDefs">BlockDefs</dfn>, <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col2 decl" id="292InsDefs" title='InsDefs' data-type='(anonymous namespace)::RegisterSet' data-ref="292InsDefs">InsDefs</dfn>;</td></tr>
<tr><th id="943">943</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="293I" title='I' data-type='MachineBasicBlock::iterator' data-ref="293I">I</dfn> = <a class="local col8 ref" href="#288B" title='B' data-ref="288B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col4 decl" id="294E" title='E' data-type='MachineBasicBlock::iterator' data-ref="294E">E</dfn> = <a class="local col8 ref" href="#288B" title='B' data-ref="288B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col3 ref" href="#293I" title='I' data-ref="293I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#294E" title='E' data-ref="294E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#293I" title='I' data-ref="293I">I</a>) {</td></tr>
<tr><th id="944">944</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="295MI" title='MI' data-type='llvm::MachineInstr *' data-ref="295MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#293I" title='I' data-ref="293I">I</a>;</td></tr>
<tr><th id="945">945</th><td>    <a class="local col2 ref" href="#292InsDefs" title='InsDefs' data-ref="292InsDefs">InsDefs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="946">946</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrDefsEPKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonGenInsert::getInstrDefs' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrDefsEPKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrDefs</a>(<a class="local col5 ref" href="#295MI" title='MI' data-ref="295MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#292InsDefs" title='InsDefs' data-ref="292InsDefs">InsDefs</a></span>);</td></tr>
<tr><th id="947">947</th><td>    <i>// Leave those alone. They are more transparent than "insert".</i></td></tr>
<tr><th id="948">948</th><td>    <em>bool</em> <dfn class="local col6 decl" id="296Skip" title='Skip' data-type='bool' data-ref="296Skip">Skip</dfn> = <a class="local col5 ref" href="#295MI" title='MI' data-ref="295MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col5 ref" href="#295MI" title='MI' data-ref="295MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>();</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td>    <b>if</b> (!<a class="local col6 ref" href="#296Skip" title='Skip' data-ref="296Skip">Skip</a>) {</td></tr>
<tr><th id="951">951</th><td>      <i>// Visit all defined registers, and attempt to find the corresponding</i></td></tr>
<tr><th id="952">952</th><td><i>      // "insert" representations.</i></td></tr>
<tr><th id="953">953</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="297VR" title='VR' data-type='unsigned int' data-ref="297VR">VR</dfn> = <a class="local col2 ref" href="#292InsDefs" title='InsDefs' data-ref="292InsDefs">InsDefs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col7 ref" href="#297VR" title='VR' data-ref="297VR">VR</a>; <a class="local col7 ref" href="#297VR" title='VR' data-ref="297VR">VR</a> = <a class="local col2 ref" href="#292InsDefs" title='InsDefs' data-ref="292InsDefs">InsDefs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col7 ref" href="#297VR" title='VR' data-ref="297VR">VR</a>)) {</td></tr>
<tr><th id="954">954</th><td>        <i>// Do not collect registers that are known to be compile-time cons-</i></td></tr>
<tr><th id="955">955</th><td><i>        // tants, unless requested.</i></td></tr>
<tr><th id="956">956</th><td>        <b>if</b> (!<a class="local col0 ref" href="#290DoConst" title='DoConst' data-ref="290DoConst">DoConst</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert10isConstantEj" title='(anonymous namespace)::HexagonGenInsert::isConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert10isConstantEj">isConstant</a>(<a class="local col7 ref" href="#297VR" title='VR' data-ref="297VR">VR</a>))</td></tr>
<tr><th id="957">957</th><td>          <b>continue</b>;</td></tr>
<tr><th id="958">958</th><td>        <i>// If VR's cell contains a reference to VR, then VR cannot be defined</i></td></tr>
<tr><th id="959">959</th><td><i>        // via "insert". If VR is a constant that can be generated in a single</i></td></tr>
<tr><th id="960">960</th><td><i>        // instruction (without constant extenders), generating it via insert</i></td></tr>
<tr><th id="961">961</th><td><i>        // makes no sense.</i></td></tr>
<tr><th id="962">962</th><td>        <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert17findSelfReferenceEj" title='(anonymous namespace)::HexagonGenInsert::findSelfReference' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert17findSelfReferenceEj">findSelfReference</a>(<a class="local col7 ref" href="#297VR" title='VR' data-ref="297VR">VR</a>) || <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert15isSmallConstantEj" title='(anonymous namespace)::HexagonGenInsert::isSmallConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert15isSmallConstantEj">isSmallConstant</a>(<a class="local col7 ref" href="#297VR" title='VR' data-ref="297VR">VR</a>))</td></tr>
<tr><th id="963">963</th><td>          <b>continue</b>;</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE" title='(anonymous namespace)::HexagonGenInsert::findRecordInsertForms' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert21findRecordInsertFormsEjRNS_19OrderedRegisterListE">findRecordInsertForms</a>(<a class="local col7 ref" href="#297VR" title='VR' data-ref="297VR">VR</a>, <span class='refarg'><a class="local col9 ref" href="#289AVs" title='AVs' data-ref="289AVs">AVs</a></span>);</td></tr>
<tr><th id="966">966</th><td>        <i>// Stop if the map size is too large.</i></td></tr>
<tr><th id="967">967</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4sizeEv" title='llvm::DenseMapBase::size' data-use='c' data-ref="_ZNK4llvm12DenseMapBase4sizeEv">size</a>() &gt; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxIFMSize" title='MaxIFMSize' data-use='m' data-ref="MaxIFMSize">MaxIFMSize</a>)</td></tr>
<tr><th id="968">968</th><td>          <b>return</b>;</td></tr>
<tr><th id="969">969</th><td>      }</td></tr>
<tr><th id="970">970</th><td>    }</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>    <i>// Insert the defined registers into the list of available registers</i></td></tr>
<tr><th id="973">973</th><td><i>    // after they have been processed.</i></td></tr>
<tr><th id="974">974</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="298VR" title='VR' data-type='unsigned int' data-ref="298VR">VR</dfn> = <a class="local col2 ref" href="#292InsDefs" title='InsDefs' data-ref="292InsDefs">InsDefs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col8 ref" href="#298VR" title='VR' data-ref="298VR">VR</a>; <a class="local col8 ref" href="#298VR" title='VR' data-ref="298VR">VR</a> = <a class="local col2 ref" href="#292InsDefs" title='InsDefs' data-ref="292InsDefs">InsDefs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col8 ref" href="#298VR" title='VR' data-ref="298VR">VR</a>))</td></tr>
<tr><th id="975">975</th><td>      <a class="local col9 ref" href="#289AVs" title='AVs' data-ref="289AVs">AVs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119OrderedRegisterList6insertEj" title='(anonymous namespace)::OrderedRegisterList::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList6insertEj">insert</a>(<a class="local col8 ref" href="#298VR" title='VR' data-ref="298VR">VR</a>);</td></tr>
<tr><th id="976">976</th><td>    <a class="local col1 ref" href="#291BlockDefs" title='BlockDefs' data-ref="291BlockDefs">BlockDefs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_">insert</a>(<a class="local col2 ref" href="#292InsDefs" title='InsDefs' data-ref="292InsDefs">InsDefs</a>);</td></tr>
<tr><th id="977">977</th><td>  }</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col9 decl" id="299DTN" title='DTN' data-type='llvm::DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt; *' data-ref="299DTN">DTN</dfn> : <a class="ref" href="../../../include/llvm/ADT/GraphTraits.h.html#_ZN4llvm8childrenERKNS_11GraphTraitsIT_E7NodeRefE" title='llvm::children' data-ref="_ZN4llvm8childrenERKNS_11GraphTraitsIT_E7NodeRefE">children</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*&gt;(<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MDT" title='(anonymous namespace)::HexagonGenInsert::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::getNode' data-ref="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="local col8 ref" href="#288B" title='B' data-ref="288B">B</a>))) {</td></tr>
<tr><th id="980">980</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="300SB" title='SB' data-type='llvm::MachineBasicBlock *' data-ref="300SB">SB</dfn> = <a class="local col9 ref" href="#299DTN" title='DTN' data-ref="299DTN">DTN</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="981">981</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert14collectInBlockEPN4llvm17MachineBasicBlockERNS_19OrderedRegisterListE" title='(anonymous namespace)::HexagonGenInsert::collectInBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14collectInBlockEPN4llvm17MachineBasicBlockERNS_19OrderedRegisterListE">collectInBlock</a>(<a class="local col0 ref" href="#300SB" title='SB' data-ref="300SB">SB</a>, <span class='refarg'><a class="local col9 ref" href="#289AVs" title='AVs' data-ref="289AVs">AVs</a></span>);</td></tr>
<tr><th id="982">982</th><td>  }</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="301VR" title='VR' data-type='unsigned int' data-ref="301VR">VR</dfn> = <a class="local col1 ref" href="#291BlockDefs" title='BlockDefs' data-ref="291BlockDefs">BlockDefs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col1 ref" href="#301VR" title='VR' data-ref="301VR">VR</a>; <a class="local col1 ref" href="#301VR" title='VR' data-ref="301VR">VR</a> = <a class="local col1 ref" href="#291BlockDefs" title='BlockDefs' data-ref="291BlockDefs">BlockDefs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col1 ref" href="#301VR" title='VR' data-ref="301VR">VR</a>))</td></tr>
<tr><th id="985">985</th><td>    <a class="local col9 ref" href="#289AVs" title='AVs' data-ref="289AVs">AVs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_119OrderedRegisterList6removeEj" title='(anonymous namespace)::OrderedRegisterList::remove' data-use='c' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterList6removeEj">remove</a>(<a class="local col1 ref" href="#301VR" title='VR' data-ref="301VR">VR</a>);</td></tr>
<tr><th id="986">986</th><td>}</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116HexagonGenInsert22findRemovableRegistersEjNS_8IFRecordERNS_11RegisterSetE" title='(anonymous namespace)::HexagonGenInsert::findRemovableRegisters' data-type='void (anonymous namespace)::HexagonGenInsert::findRemovableRegisters(unsigned int VR, (anonymous namespace)::IFRecord IF, (anonymous namespace)::RegisterSet &amp; RMs) const' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert22findRemovableRegistersEjNS_8IFRecordERNS_11RegisterSetE">findRemovableRegisters</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="302VR" title='VR' data-type='unsigned int' data-ref="302VR">VR</dfn>, <a class="tu type" href="#(anonymousnamespace)::IFRecord" title='(anonymous namespace)::IFRecord' data-ref="(anonymousnamespace)::IFRecord">IFRecord</a> <dfn class="local col3 decl" id="303IF" title='IF' data-type='(anonymous namespace)::IFRecord' data-ref="303IF">IF</dfn>,</td></tr>
<tr><th id="989">989</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col4 decl" id="304RMs" title='RMs' data-type='(anonymous namespace)::RegisterSet &amp;' data-ref="304RMs">RMs</dfn>) <em>const</em> {</td></tr>
<tr><th id="990">990</th><td>  <i>// For a given register VR and a insert form, find the registers that are</i></td></tr>
<tr><th id="991">991</th><td><i>  // used by the current definition of VR, and which would no longer be</i></td></tr>
<tr><th id="992">992</th><td><i>  // needed for it after the definition of VR is replaced with the insert</i></td></tr>
<tr><th id="993">993</th><td><i>  // form. These are the registers that could potentially become dead.</i></td></tr>
<tr><th id="994">994</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col5 decl" id="305Regs" title='Regs' data-type='(anonymous namespace)::RegisterSet [2]' data-ref="305Regs">Regs</dfn>[<var>2</var>];</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="306S" title='S' data-type='unsigned int' data-ref="306S">S</dfn> = <var>0</var>;  <i>// Register set selector.</i></td></tr>
<tr><th id="997">997</th><td>  <a class="local col5 ref" href="#305Regs" title='Regs' data-ref="305Regs">Regs</a>[<a class="local col6 ref" href="#306S" title='S' data-ref="306S">S</a>].<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</a>(<a class="local col2 ref" href="#302VR" title='VR' data-ref="302VR">VR</a>);</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <b>while</b> (!<a class="local col5 ref" href="#305Regs" title='Regs' data-ref="305Regs">Regs</a>[<a class="local col6 ref" href="#306S" title='S' data-ref="306S">S</a>].<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet5emptyEv" title='(anonymous namespace)::RegisterSet::empty' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1000">1000</th><td>    <i>// Breadth-first search.</i></td></tr>
<tr><th id="1001">1001</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="307OtherS" title='OtherS' data-type='unsigned int' data-ref="307OtherS">OtherS</dfn> = <var>1</var>-<a class="local col6 ref" href="#306S" title='S' data-ref="306S">S</a>;</td></tr>
<tr><th id="1002">1002</th><td>    <a class="local col5 ref" href="#305Regs" title='Regs' data-ref="305Regs">Regs</a>[<a class="local col7 ref" href="#307OtherS" title='OtherS' data-ref="307OtherS">OtherS</a>].<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="1003">1003</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="308R" title='R' data-type='unsigned int' data-ref="308R">R</dfn> = <a class="local col5 ref" href="#305Regs" title='Regs' data-ref="305Regs">Regs</a>[<a class="local col6 ref" href="#306S" title='S' data-ref="306S">S</a>].<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col8 ref" href="#308R" title='R' data-ref="308R">R</a>; <a class="local col8 ref" href="#308R" title='R' data-ref="308R">R</a> = <a class="local col5 ref" href="#305Regs" title='Regs' data-ref="305Regs">Regs</a>[<a class="local col6 ref" href="#306S" title='S' data-ref="306S">S</a>].<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col8 ref" href="#308R" title='R' data-ref="308R">R</a>)) {</td></tr>
<tr><th id="1004">1004</th><td>      <a class="local col5 ref" href="#305Regs" title='Regs' data-ref="305Regs">Regs</a>[<a class="local col6 ref" href="#306S" title='S' data-ref="306S">S</a>].<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6removeEj" title='(anonymous namespace)::RegisterSet::remove' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6removeEj">remove</a>(<a class="local col8 ref" href="#308R" title='R' data-ref="308R">R</a>);</td></tr>
<tr><th id="1005">1005</th><td>      <b>if</b> (<a class="local col8 ref" href="#308R" title='R' data-ref="308R">R</a> == <a class="local col3 ref" href="#303IF" title='IF' data-ref="303IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a> || <a class="local col8 ref" href="#308R" title='R' data-ref="308R">R</a> == <a class="local col3 ref" href="#303IF" title='IF' data-ref="303IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>)</td></tr>
<tr><th id="1006">1006</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1007">1007</th><td>      <i>// Check if a given register has bits that are references to any other</i></td></tr>
<tr><th id="1008">1008</th><td><i>      // registers. This is to detect situations where the instruction that</i></td></tr>
<tr><th id="1009">1009</th><td><i>      // defines register R takes register Q as an operand, but R itself does</i></td></tr>
<tr><th id="1010">1010</th><td><i>      // not contain any bits from Q. Loads are examples of how this could</i></td></tr>
<tr><th id="1011">1011</th><td><i>      // happen:</i></td></tr>
<tr><th id="1012">1012</th><td><i>      //   R = load Q</i></td></tr>
<tr><th id="1013">1013</th><td><i>      // In this case (assuming we do not have any knowledge about the loaded</i></td></tr>
<tr><th id="1014">1014</th><td><i>      // value), we must not treat R as a "conveyance" of the bits from Q.</i></td></tr>
<tr><th id="1015">1015</th><td><i>      // (The information in BT about R's bits would have them as constants,</i></td></tr>
<tr><th id="1016">1016</th><td><i>      // in case of zero-extending loads, or refs to R.)</i></td></tr>
<tr><th id="1017">1017</th><td>      <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert20findNonSelfReferenceEj" title='(anonymous namespace)::HexagonGenInsert::findNonSelfReference' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert20findNonSelfReferenceEj">findNonSelfReference</a>(<a class="local col8 ref" href="#308R" title='R' data-ref="308R">R</a>))</td></tr>
<tr><th id="1018">1018</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1019">1019</th><td>      <a class="local col4 ref" href="#304RMs" title='RMs' data-ref="304RMs">RMs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertEj" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertEj">insert</a>(<a class="local col8 ref" href="#308R" title='R' data-ref="308R">R</a>);</td></tr>
<tr><th id="1020">1020</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="309DefI" title='DefI' data-type='const llvm::MachineInstr *' data-ref="309DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col8 ref" href="#308R" title='R' data-ref="308R">R</a>);</td></tr>
<tr><th id="1021">1021</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefI) ? void (0) : __assert_fail (&quot;DefI&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 1021, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#309DefI" title='DefI' data-ref="309DefI">DefI</a>);</td></tr>
<tr><th id="1022">1022</th><td>      <i>// Do not iterate past PHI nodes to avoid infinite loops. This can</i></td></tr>
<tr><th id="1023">1023</th><td><i>      // make the final set a bit less accurate, but the removable register</i></td></tr>
<tr><th id="1024">1024</th><td><i>      // sets are an approximation anyway.</i></td></tr>
<tr><th id="1025">1025</th><td>      <b>if</b> (<a class="local col9 ref" href="#309DefI" title='DefI' data-ref="309DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="1026">1026</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1027">1027</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrUsesEPKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonGenInsert::getInstrUses' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrUsesEPKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrUses</a>(<a class="local col9 ref" href="#309DefI" title='DefI' data-ref="309DefI">DefI</a>, <span class='refarg'><a class="local col5 ref" href="#305Regs" title='Regs' data-ref="305Regs">Regs</a>[<a class="local col7 ref" href="#307OtherS" title='OtherS' data-ref="307OtherS">OtherS</a>]</span>);</td></tr>
<tr><th id="1028">1028</th><td>    }</td></tr>
<tr><th id="1029">1029</th><td>    <a class="local col6 ref" href="#306S" title='S' data-ref="306S">S</a> = <a class="local col7 ref" href="#307OtherS" title='OtherS' data-ref="307OtherS">OtherS</a>;</td></tr>
<tr><th id="1030">1030</th><td>  }</td></tr>
<tr><th id="1031">1031</th><td>  <i>// The register VR is added to the list as a side-effect of the algorithm,</i></td></tr>
<tr><th id="1032">1032</th><td><i>  // but it is not "potentially removable". A potentially removable register</i></td></tr>
<tr><th id="1033">1033</th><td><i>  // is one that may become unused (dead) after conversion to the insert form</i></td></tr>
<tr><th id="1034">1034</th><td><i>  // IF, and obviously VR (or its replacement) will not become dead by apply-</i></td></tr>
<tr><th id="1035">1035</th><td><i>  // ing IF.</i></td></tr>
<tr><th id="1036">1036</th><td>  <a class="local col4 ref" href="#304RMs" title='RMs' data-ref="304RMs">RMs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6removeEj" title='(anonymous namespace)::RegisterSet::remove' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6removeEj">remove</a>(<a class="local col2 ref" href="#302VR" title='VR' data-ref="302VR">VR</a>);</td></tr>
<tr><th id="1037">1037</th><td>}</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert25computeRemovableRegistersEv" title='(anonymous namespace)::HexagonGenInsert::computeRemovableRegisters' data-type='void (anonymous namespace)::HexagonGenInsert::computeRemovableRegisters()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert25computeRemovableRegistersEv">computeRemovableRegisters</dfn>() {</td></tr>
<tr><th id="1040">1040</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col0 decl" id="310I" title='I' data-type='IFMapType::iterator' data-ref="310I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col1 decl" id="311E" title='E' data-type='IFMapType::iterator' data-ref="311E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col0 ref" href="#310I" title='I' data-ref="310I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col1 ref" href="#311E" title='E' data-ref="311E">E</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col0 ref" href="#310I" title='I' data-ref="310I">I</a>) {</td></tr>
<tr><th id="1041">1041</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a> &amp;<dfn class="local col2 decl" id="312LL" title='LL' data-type='IFListType &amp;' data-ref="312LL">LL</dfn> = <a class="local col0 ref" href="#310I" title='I' data-ref="310I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='a' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1042">1042</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="313i" title='i' data-type='unsigned int' data-ref="313i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="314n" title='n' data-type='unsigned int' data-ref="314n">n</dfn> = <a class="local col2 ref" href="#312LL" title='LL' data-ref="312LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a> &lt; <a class="local col4 ref" href="#314n" title='n' data-ref="314n">n</a>; ++<a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a>)</td></tr>
<tr><th id="1043">1043</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert22findRemovableRegistersEjNS_8IFRecordERNS_11RegisterSetE" title='(anonymous namespace)::HexagonGenInsert::findRemovableRegisters' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert22findRemovableRegistersEjNS_8IFRecordERNS_11RegisterSetE">findRemovableRegisters</a>(<a class="local col0 ref" href="#310I" title='I' data-ref="310I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>, <a class="tu ref fake" href="#462" title='(anonymous namespace)::IFRecord::IFRecord' data-use='c' data-ref="_ZN12_GLOBAL__N_18IFRecordC1ERKS0_"></a><a class="local col2 ref" href="#312LL" title='LL' data-ref="312LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='r' data-ref="std::pair::first">first</a>, <span class='refarg'><a class="local col2 ref" href="#312LL" title='LL' data-ref="312LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#313i" title='i' data-ref="313i">i</a>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::second' data-use='a' data-ref="std::pair::second">second</a></span>);</td></tr>
<tr><th id="1044">1044</th><td>  }</td></tr>
<tr><th id="1045">1045</th><td>}</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneEmptyListsEv" title='(anonymous namespace)::HexagonGenInsert::pruneEmptyLists' data-type='void (anonymous namespace)::HexagonGenInsert::pruneEmptyLists()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneEmptyListsEv">pruneEmptyLists</dfn>() {</td></tr>
<tr><th id="1048">1048</th><td>  <i>// Remove all entries from the map, where the register has no insert forms</i></td></tr>
<tr><th id="1049">1049</th><td><i>  // associated with it.</i></td></tr>
<tr><th id="1050">1050</th><td>  <b>using</b> <dfn class="local col5 typedef" id="315IterListType" title='IterListType' data-type='SmallVector&lt;IFMapType::iterator, 16&gt;' data-ref="315IterListType">IterListType</dfn> = <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a>, <var>16</var>&gt;;</td></tr>
<tr><th id="1051">1051</th><td>  <a class="local col5 typedef" href="#315IterListType" title='IterListType' data-type='SmallVector&lt;IFMapType::iterator, 16&gt;' data-ref="315IterListType">IterListType</a> <a class="tu ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="316Prune" title='Prune' data-type='IterListType' data-ref="316Prune">Prune</dfn>;</td></tr>
<tr><th id="1052">1052</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col7 decl" id="317I" title='I' data-type='IFMapType::iterator' data-ref="317I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col8 decl" id="318E" title='E' data-type='IFMapType::iterator' data-ref="318E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col7 ref" href="#317I" title='I' data-ref="317I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col8 ref" href="#318E" title='E' data-ref="318E">E</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col7 ref" href="#317I" title='I' data-ref="317I">I</a>) {</td></tr>
<tr><th id="1053">1053</th><td>    <b>if</b> (<a class="local col7 ref" href="#317I" title='I' data-ref="317I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-use='c' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1054">1054</th><td>      <a class="local col6 ref" href="#316Prune" title='Prune' data-ref="316Prune">Prune</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#317I" title='I' data-ref="317I">I</a>);</td></tr>
<tr><th id="1055">1055</th><td>  }</td></tr>
<tr><th id="1056">1056</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="319i" title='i' data-type='unsigned int' data-ref="319i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="320n" title='n' data-type='unsigned int' data-ref="320n">n</dfn> = <a class="local col6 ref" href="#316Prune" title='Prune' data-ref="316Prune">Prune</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#319i" title='i' data-ref="319i">i</a> &lt; <a class="local col0 ref" href="#320n" title='n' data-ref="320n">n</a>; ++<a class="local col9 ref" href="#319i" title='i' data-ref="319i">i</a>)</td></tr>
<tr><th id="1057">1057</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-use='c' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;, false&gt;::DenseMapIterator' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorIjSt6vectorISt4pairIN12_GLOBAL__N_18IFRecordENS3_11RegisterSetEESaIS6_EENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS8_EELb0EEC1ERKSE_"></a><a class="local col6 ref" href="#316Prune" title='Prune' data-ref="316Prune">Prune</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#319i" title='i' data-ref="319i">i</a>]</a>);</td></tr>
<tr><th id="1058">1058</th><td>}</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert16pruneCoveredSetsEj" title='(anonymous namespace)::HexagonGenInsert::pruneCoveredSets' data-type='void (anonymous namespace)::HexagonGenInsert::pruneCoveredSets(unsigned int VR)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert16pruneCoveredSetsEj">pruneCoveredSets</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="321VR" title='VR' data-type='unsigned int' data-ref="321VR">VR</dfn>) {</td></tr>
<tr><th id="1061">1061</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col2 decl" id="322F" title='F' data-type='IFMapType::iterator' data-ref="322F">F</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-use='c' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col1 ref" href="#321VR" title='VR' data-ref="321VR">VR</a>);</td></tr>
<tr><th id="1062">1062</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != IFMap.end()) ? void (0) : __assert_fail (&quot;F != IFMap.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 1062, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#322F" title='F' data-ref="322F">F</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>());</td></tr>
<tr><th id="1063">1063</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a> &amp;<dfn class="local col3 decl" id="323LL" title='LL' data-type='IFListType &amp;' data-ref="323LL">LL</dfn> = <a class="local col2 ref" href="#322F" title='F' data-ref="322F">F</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='a' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>  <i>// First, examine the IF candidates for register VR whose removable-regis-</i></td></tr>
<tr><th id="1066">1066</th><td><i>  // ter sets are empty. This means that a given candidate will not help eli-</i></td></tr>
<tr><th id="1067">1067</th><td><i>  // minate any registers, but since "insert" is not a constant-extendable</i></td></tr>
<tr><th id="1068">1068</th><td><i>  // instruction, using such a candidate may reduce code size if the defini-</i></td></tr>
<tr><th id="1069">1069</th><td><i>  // tion of VR is constant-extended.</i></td></tr>
<tr><th id="1070">1070</th><td><i>  // If there exists a candidate with a non-empty set, the ones with empty</i></td></tr>
<tr><th id="1071">1071</th><td><i>  // sets will not be used and can be removed.</i></td></tr>
<tr><th id="1072">1072</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="324DefVR" title='DefVR' data-type='llvm::MachineInstr *' data-ref="324DefVR">DefVR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col1 ref" href="#321VR" title='VR' data-ref="321VR">VR</a>);</td></tr>
<tr><th id="1073">1073</th><td>  <em>bool</em> <dfn class="local col5 decl" id="325DefEx" title='DefEx' data-type='bool' data-ref="325DefEx">DefEx</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::HII" title='(anonymous namespace)::HexagonGenInsert::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isConstExtended' data-ref="_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE">isConstExtended</a>(*<a class="local col4 ref" href="#324DefVR" title='DefVR' data-ref="324DefVR">DefVR</a>);</td></tr>
<tr><th id="1074">1074</th><td>  <em>bool</em> <dfn class="local col6 decl" id="326HasNE" title='HasNE' data-type='bool' data-ref="326HasNE">HasNE</dfn> = <b>false</b>;</td></tr>
<tr><th id="1075">1075</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="327i" title='i' data-type='unsigned int' data-ref="327i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="328n" title='n' data-type='unsigned int' data-ref="328n">n</dfn> = <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col7 ref" href="#327i" title='i' data-ref="327i">i</a> &lt; <a class="local col8 ref" href="#328n" title='n' data-ref="328n">n</a>; ++<a class="local col7 ref" href="#327i" title='i' data-ref="327i">i</a>) {</td></tr>
<tr><th id="1076">1076</th><td>    <b>if</b> (<a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#327i" title='i' data-ref="327i">i</a>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet5emptyEv" title='(anonymous namespace)::RegisterSet::empty' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet5emptyEv">empty</a>())</td></tr>
<tr><th id="1077">1077</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1078">1078</th><td>    <a class="local col6 ref" href="#326HasNE" title='HasNE' data-ref="326HasNE">HasNE</a> = <b>true</b>;</td></tr>
<tr><th id="1079">1079</th><td>    <b>break</b>;</td></tr>
<tr><th id="1080">1080</th><td>  }</td></tr>
<tr><th id="1081">1081</th><td>  <b>if</b> (!<a class="local col5 ref" href="#325DefEx" title='DefEx' data-ref="325DefEx">DefEx</a> || <a class="local col6 ref" href="#326HasNE" title='HasNE' data-ref="326HasNE">HasNE</a>) {</td></tr>
<tr><th id="1082">1082</th><td>    <i>// The definition of VR is not constant-extended, or there is a candidate</i></td></tr>
<tr><th id="1083">1083</th><td><i>    // with a non-empty set. Remove all candidates with empty sets.</i></td></tr>
<tr><th id="1084">1084</th><td>    <em>auto</em> <dfn class="local col9 decl" id="329IsEmpty" title='IsEmpty' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp:1084:20)' data-ref="329IsEmpty">IsEmpty</dfn> = [] (<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::IFRecordWithRegSet" title='(anonymous namespace)::IFRecordWithRegSet' data-type='std::pair&lt;IFRecord, RegisterSet&gt;' data-ref="(anonymousnamespace)::IFRecordWithRegSet">IFRecordWithRegSet</a> &amp;<dfn class="local col0 decl" id="330IR" title='IR' data-type='const IFRecordWithRegSet &amp;' data-ref="330IR">IR</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1085">1085</th><td>      <b>return</b> <a class="local col0 ref" href="#330IR" title='IR' data-ref="330IR">IR</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet5emptyEv" title='(anonymous namespace)::RegisterSet::empty' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet5emptyEv">empty</a>();</td></tr>
<tr><th id="1086">1086</th><td>    };</td></tr>
<tr><th id="1087">1087</th><td>    <em>auto</em> <dfn class="local col1 decl" id="331End" title='End' data-type='__gnu_cxx::__normal_iterator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; *, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;' data-ref="331End">End</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm9remove_ifEOT_T0_" title='llvm::remove_if' data-ref="_ZN4llvm9remove_ifEOT_T0_">remove_if</a>(<span class='refarg'><a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a></span>, <a class="local col9 ref" href="#329IsEmpty" title='IsEmpty' data-ref="329IsEmpty">IsEmpty</a>);</td></tr>
<tr><th id="1088">1088</th><td>    <b>if</b> (<a class="local col1 ref" href="#331End" title='End' data-ref="331End">End</a> <a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-use='c' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-use='c' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="1089">1089</th><td>      <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_" title='std::vector::erase' data-use='c' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_">erase</a>(<a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col1 ref" href="#331End" title='End' data-ref="331End">End</a>, <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-use='c' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="1090">1090</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1091">1091</th><td>    <i>// The definition of VR is constant-extended, and all candidates have</i></td></tr>
<tr><th id="1092">1092</th><td><i>    // empty removable-register sets. Pick the maximum candidate, and remove</i></td></tr>
<tr><th id="1093">1093</th><td><i>    // all others. The "maximum" does not have any special meaning here, it</i></td></tr>
<tr><th id="1094">1094</th><td><i>    // is only so that the candidate that will remain on the list is selec-</i></td></tr>
<tr><th id="1095">1095</th><td><i>    // ted deterministically.</i></td></tr>
<tr><th id="1096">1096</th><td>    <a class="tu type" href="#(anonymousnamespace)::IFRecord" title='(anonymous namespace)::IFRecord' data-ref="(anonymousnamespace)::IFRecord">IFRecord</a> <dfn class="local col2 decl" id="332MaxIF" title='MaxIF' data-type='(anonymous namespace)::IFRecord' data-ref="332MaxIF">MaxIF</dfn> = <a class="tu ref fake" href="#462" title='(anonymous namespace)::IFRecord::IFRecord' data-use='c' data-ref="_ZN12_GLOBAL__N_18IFRecordC1ERKS0_"></a><a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='r' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1097">1097</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="333i" title='i' data-type='unsigned int' data-ref="333i">i</dfn> = <var>1</var>, <dfn class="local col4 decl" id="334n" title='n' data-type='unsigned int' data-ref="334n">n</dfn> = <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#333i" title='i' data-ref="333i">i</a> &lt; <a class="local col4 ref" href="#334n" title='n' data-ref="334n">n</a>; ++<a class="local col3 ref" href="#333i" title='i' data-ref="333i">i</a>) {</td></tr>
<tr><th id="1098">1098</th><td>      <i>// If LL[MaxI] &lt; LL[i], then MaxI = i.</i></td></tr>
<tr><th id="1099">1099</th><td>      <em>const</em> <a class="tu type" href="#(anonymousnamespace)::IFRecord" title='(anonymous namespace)::IFRecord' data-ref="(anonymousnamespace)::IFRecord">IFRecord</a> &amp;<dfn class="local col5 decl" id="335IF" title='IF' data-type='const (anonymous namespace)::IFRecord &amp;' data-ref="335IF">IF</dfn> = <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#333i" title='i' data-ref="333i">i</a>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='r' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1100">1100</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="336M0" title='M0' data-type='unsigned int' data-ref="336M0">M0</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::BaseOrd" title='(anonymous namespace)::HexagonGenInsert::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col2 ref" href="#332MaxIF" title='MaxIF' data-ref="332MaxIF">MaxIF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a>]</a>, <dfn class="local col7 decl" id="337M1" title='M1' data-type='unsigned int' data-ref="337M1">M1</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::BaseOrd" title='(anonymous namespace)::HexagonGenInsert::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col2 ref" href="#332MaxIF" title='MaxIF' data-ref="332MaxIF">MaxIF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>]</a>;</td></tr>
<tr><th id="1101">1101</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="338R0" title='R0' data-type='unsigned int' data-ref="338R0">R0</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::BaseOrd" title='(anonymous namespace)::HexagonGenInsert::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col5 ref" href="#335IF" title='IF' data-ref="335IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a>]</a>, <dfn class="local col9 decl" id="339R1" title='R1' data-type='unsigned int' data-ref="339R1">R1</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::BaseOrd" title='(anonymous namespace)::HexagonGenInsert::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col5 ref" href="#335IF" title='IF' data-ref="335IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>]</a>;</td></tr>
<tr><th id="1102">1102</th><td>      <b>if</b> (<a class="local col6 ref" href="#336M0" title='M0' data-ref="336M0">M0</a> &gt; <a class="local col8 ref" href="#338R0" title='R0' data-ref="338R0">R0</a>)</td></tr>
<tr><th id="1103">1103</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1104">1104</th><td>      <b>if</b> (<a class="local col6 ref" href="#336M0" title='M0' data-ref="336M0">M0</a> == <a class="local col8 ref" href="#338R0" title='R0' data-ref="338R0">R0</a>) {</td></tr>
<tr><th id="1105">1105</th><td>        <b>if</b> (<a class="local col7 ref" href="#337M1" title='M1' data-ref="337M1">M1</a> &gt; <a class="local col9 ref" href="#339R1" title='R1' data-ref="339R1">R1</a>)</td></tr>
<tr><th id="1106">1106</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1107">1107</th><td>        <b>if</b> (<a class="local col7 ref" href="#337M1" title='M1' data-ref="337M1">M1</a> == <a class="local col9 ref" href="#339R1" title='R1' data-ref="339R1">R1</a>) {</td></tr>
<tr><th id="1108">1108</th><td>          <b>if</b> (<a class="local col2 ref" href="#332MaxIF" title='MaxIF' data-ref="332MaxIF">MaxIF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a> &gt; <a class="local col5 ref" href="#335IF" title='IF' data-ref="335IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a>)</td></tr>
<tr><th id="1109">1109</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1110">1110</th><td>          <b>if</b> (<a class="local col2 ref" href="#332MaxIF" title='MaxIF' data-ref="332MaxIF">MaxIF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a> == <a class="local col5 ref" href="#335IF" title='IF' data-ref="335IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a> &amp;&amp; <a class="local col2 ref" href="#332MaxIF" title='MaxIF' data-ref="332MaxIF">MaxIF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Off" title='(anonymous namespace)::IFRecord::Off' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Off">Off</a> &gt;= <a class="local col5 ref" href="#335IF" title='IF' data-ref="335IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Off" title='(anonymous namespace)::IFRecord::Off' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Off">Off</a>)</td></tr>
<tr><th id="1111">1111</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1112">1112</th><td>        }</td></tr>
<tr><th id="1113">1113</th><td>      }</td></tr>
<tr><th id="1114">1114</th><td>      <i>// MaxIF &lt; IF.</i></td></tr>
<tr><th id="1115">1115</th><td>      <a class="local col2 ref" href="#332MaxIF" title='MaxIF' data-ref="332MaxIF">MaxIF</a> <a class="tu ref" href="#462" title='(anonymous namespace)::IFRecord::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_18IFRecordaSERKS0_">=</a> <a class="local col5 ref" href="#335IF" title='IF' data-ref="335IF">IF</a>;</td></tr>
<tr><th id="1116">1116</th><td>    }</td></tr>
<tr><th id="1117">1117</th><td>    <i>// Remove everything except the maximum candidate. All register sets</i></td></tr>
<tr><th id="1118">1118</th><td><i>    // are empty, so no need to preserve anything.</i></td></tr>
<tr><th id="1119">1119</th><td>    <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-use='c' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1120">1120</th><td>    <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-use='c' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col2 ref" href="#332MaxIF" title='MaxIF' data-ref="332MaxIF">MaxIF</a></span>, <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev">(</a>)));</td></tr>
<tr><th id="1121">1121</th><td>  }</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td>  <i>// Now, remove those whose sets of potentially removable registers are</i></td></tr>
<tr><th id="1124">1124</th><td><i>  // contained in another IF candidate for VR. For example, given these</i></td></tr>
<tr><th id="1125">1125</th><td><i>  // candidates for %45,</i></td></tr>
<tr><th id="1126">1126</th><td><i>  //   %45:</i></td></tr>
<tr><th id="1127">1127</th><td><i>  //     (%44,%41,#9,#8), { %42 }</i></td></tr>
<tr><th id="1128">1128</th><td><i>  //     (%43,%41,#9,#8), { %42 %44 }</i></td></tr>
<tr><th id="1129">1129</th><td><i>  // remove the first one, since it is contained in the second one.</i></td></tr>
<tr><th id="1130">1130</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="340i" title='i' data-type='unsigned int' data-ref="340i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="341n" title='n' data-type='unsigned int' data-ref="341n">n</dfn> = <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col0 ref" href="#340i" title='i' data-ref="340i">i</a> &lt; <a class="local col1 ref" href="#341n" title='n' data-ref="341n">n</a>; ) {</td></tr>
<tr><th id="1131">1131</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col2 decl" id="342RMi" title='RMi' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="342RMi">RMi</dfn> = <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#340i" title='i' data-ref="340i">i</a>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::second' data-use='r' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1132">1132</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="343j" title='j' data-type='unsigned int' data-ref="343j">j</dfn> = <var>0</var>;</td></tr>
<tr><th id="1133">1133</th><td>    <b>while</b> (<a class="local col3 ref" href="#343j" title='j' data-ref="343j">j</a> &lt; <a class="local col1 ref" href="#341n" title='n' data-ref="341n">n</a>) {</td></tr>
<tr><th id="1134">1134</th><td>      <b>if</b> (<a class="local col3 ref" href="#343j" title='j' data-ref="343j">j</a> != <a class="local col0 ref" href="#340i" title='i' data-ref="340i">i</a> &amp;&amp; <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#343j" title='j' data-ref="343j">j</a>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet8includesERKS0_" title='(anonymous namespace)::RegisterSet::includes' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet8includesERKS0_">includes</a>(<a class="local col2 ref" href="#342RMi" title='RMi' data-ref="342RMi">RMi</a>))</td></tr>
<tr><th id="1135">1135</th><td>        <b>break</b>;</td></tr>
<tr><th id="1136">1136</th><td>      <a class="local col3 ref" href="#343j" title='j' data-ref="343j">j</a>++;</td></tr>
<tr><th id="1137">1137</th><td>    }</td></tr>
<tr><th id="1138">1138</th><td>    <b>if</b> (<a class="local col3 ref" href="#343j" title='j' data-ref="343j">j</a> == <a class="local col1 ref" href="#341n" title='n' data-ref="341n">n</a>) {   <i>// RMi not contained in anything else.</i></td></tr>
<tr><th id="1139">1139</th><td>      <a class="local col0 ref" href="#340i" title='i' data-ref="340i">i</a>++;</td></tr>
<tr><th id="1140">1140</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1141">1141</th><td>    }</td></tr>
<tr><th id="1142">1142</th><td>    <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-use='c' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-use='c' data-ref="_ZNSt6vector5beginEv">begin</a>()<a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a><a class="local col0 ref" href="#340i" title='i' data-ref="340i">i</a>);</td></tr>
<tr><th id="1143">1143</th><td>    <a class="local col1 ref" href="#341n" title='n' data-ref="341n">n</a> = <a class="local col3 ref" href="#323LL" title='LL' data-ref="323LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="1144">1144</th><td>  }</td></tr>
<tr><th id="1145">1145</th><td>}</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneUsesTooFarEjRKNS_11UnsignedMapERN4llvm8DenseMapISt4pairIjjEjNS4_12DenseMapInfoIS7_EENS4_6detail12DenseMapPairIS7_jEEEE" title='(anonymous namespace)::HexagonGenInsert::pruneUsesTooFar' data-type='void (anonymous namespace)::HexagonGenInsert::pruneUsesTooFar(unsigned int VR, const (anonymous namespace)::UnsignedMap &amp; RPO, PairMapType &amp; M)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneUsesTooFarEjRKNS_11UnsignedMapERN4llvm8DenseMapISt4pairIjjEjNS4_12DenseMapInfoIS7_EENS4_6detail12DenseMapPairIS7_jEEEE">pruneUsesTooFar</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="344VR" title='VR' data-type='unsigned int' data-ref="344VR">VR</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> &amp;<dfn class="local col5 decl" id="345RPO" title='RPO' data-type='const (anonymous namespace)::UnsignedMap &amp;' data-ref="345RPO">RPO</dfn>,</td></tr>
<tr><th id="1148">1148</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::PairMapType" title='(anonymous namespace)::HexagonGenInsert::PairMapType' data-type='DenseMap&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::PairMapType">PairMapType</a> &amp;<dfn class="local col6 decl" id="346M" title='M' data-type='PairMapType &amp;' data-ref="346M">M</dfn>) {</td></tr>
<tr><th id="1149">1149</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col7 decl" id="347F" title='F' data-type='IFMapType::iterator' data-ref="347F">F</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-use='c' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col4 ref" href="#344VR" title='VR' data-ref="344VR">VR</a>);</td></tr>
<tr><th id="1150">1150</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != IFMap.end()) ? void (0) : __assert_fail (&quot;F != IFMap.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 1150, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#347F" title='F' data-ref="347F">F</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>());</td></tr>
<tr><th id="1151">1151</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a> &amp;<dfn class="local col8 decl" id="348LL" title='LL' data-type='IFListType &amp;' data-ref="348LL">LL</dfn> = <a class="local col7 ref" href="#347F" title='F' data-ref="347F">F</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='a' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1152">1152</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="349Cutoff" title='Cutoff' data-type='unsigned int' data-ref="349Cutoff">Cutoff</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VRegDistCutoff" title='VRegDistCutoff' data-use='m' data-ref="VRegDistCutoff">VRegDistCutoff</a>;</td></tr>
<tr><th id="1153">1153</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="350DefV" title='DefV' data-type='const llvm::MachineInstr *' data-ref="350DefV">DefV</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col4 ref" href="#344VR" title='VR' data-ref="344VR">VR</a>);</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="351i" title='i' data-type='unsigned int' data-ref="351i">i</dfn> = <a class="local col8 ref" href="#348LL" title='LL' data-ref="348LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#351i" title='i' data-ref="351i">i</a> &gt; <var>0</var>; --<a class="local col1 ref" href="#351i" title='i' data-ref="351i">i</a>) {</td></tr>
<tr><th id="1156">1156</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="352SR" title='SR' data-type='unsigned int' data-ref="352SR">SR</dfn> = <a class="local col8 ref" href="#348LL" title='LL' data-ref="348LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#351i" title='i' data-ref="351i">i</a>-<var>1</var>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a>, <dfn class="local col3 decl" id="353IR" title='IR' data-type='unsigned int' data-ref="353IR">IR</dfn> = <a class="local col8 ref" href="#348LL" title='LL' data-ref="348LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#351i" title='i' data-ref="351i">i</a>-<var>1</var>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>;</td></tr>
<tr><th id="1157">1157</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="354DefS" title='DefS' data-type='const llvm::MachineInstr *' data-ref="354DefS">DefS</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col2 ref" href="#352SR" title='SR' data-ref="352SR">SR</a>);</td></tr>
<tr><th id="1158">1158</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="355DefI" title='DefI' data-type='const llvm::MachineInstr *' data-ref="355DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#353IR" title='IR' data-ref="353IR">IR</a>);</td></tr>
<tr><th id="1159">1159</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="356DSV" title='DSV' data-type='unsigned int' data-ref="356DSV">DSV</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_RKNS_11UnsignedMapERNS1_8DenseMapISt4pai12827245" title='(anonymous namespace)::HexagonGenInsert::distance' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_RKNS_11UnsignedMapERNS1_8DenseMapISt4pai12827245">distance</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#354DefS" title='DefS' data-ref="354DefS">DefS</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#350DefV" title='DefV' data-ref="350DefV">DefV</a>, <a class="local col5 ref" href="#345RPO" title='RPO' data-ref="345RPO">RPO</a>, <span class='refarg'><a class="local col6 ref" href="#346M" title='M' data-ref="346M">M</a></span>);</td></tr>
<tr><th id="1160">1160</th><td>    <b>if</b> (<a class="local col6 ref" href="#356DSV" title='DSV' data-ref="356DSV">DSV</a> &lt; <a class="local col9 ref" href="#349Cutoff" title='Cutoff' data-ref="349Cutoff">Cutoff</a>) {</td></tr>
<tr><th id="1161">1161</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="357DIV" title='DIV' data-type='unsigned int' data-ref="357DIV">DIV</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_RKNS_11UnsignedMapERNS1_8DenseMapISt4pai12827245" title='(anonymous namespace)::HexagonGenInsert::distance' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8distanceEN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_RKNS_11UnsignedMapERNS1_8DenseMapISt4pai12827245">distance</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#355DefI" title='DefI' data-ref="355DefI">DefI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#350DefV" title='DefV' data-ref="350DefV">DefV</a>, <a class="local col5 ref" href="#345RPO" title='RPO' data-ref="345RPO">RPO</a>, <span class='refarg'><a class="local col6 ref" href="#346M" title='M' data-ref="346M">M</a></span>);</td></tr>
<tr><th id="1162">1162</th><td>      <b>if</b> (<a class="local col7 ref" href="#357DIV" title='DIV' data-ref="357DIV">DIV</a> &lt; <a class="local col9 ref" href="#349Cutoff" title='Cutoff' data-ref="349Cutoff">Cutoff</a>)</td></tr>
<tr><th id="1163">1163</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1164">1164</th><td>    }</td></tr>
<tr><th id="1165">1165</th><td>    <a class="local col8 ref" href="#348LL" title='LL' data-ref="348LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-use='c' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col8 ref" href="#348LL" title='LL' data-ref="348LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-use='c' data-ref="_ZNSt6vector5beginEv">begin</a>()<a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator+" title='__gnu_cxx::__normal_iterator::operator+' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator+">+</a>(<a class="local col1 ref" href="#351i" title='i' data-ref="351i">i</a>-<var>1</var>));</td></tr>
<tr><th id="1166">1166</th><td>  }</td></tr>
<tr><th id="1167">1167</th><td>}</td></tr>
<tr><th id="1168">1168</th><td></td></tr>
<tr><th id="1169">1169</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert14pruneRegCopiesEj" title='(anonymous namespace)::HexagonGenInsert::pruneRegCopies' data-type='void (anonymous namespace)::HexagonGenInsert::pruneRegCopies(unsigned int VR)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14pruneRegCopiesEj">pruneRegCopies</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="358VR" title='VR' data-type='unsigned int' data-ref="358VR">VR</dfn>) {</td></tr>
<tr><th id="1170">1170</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col9 decl" id="359F" title='F' data-type='IFMapType::iterator' data-ref="359F">F</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-use='c' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col8 ref" href="#358VR" title='VR' data-ref="358VR">VR</a>);</td></tr>
<tr><th id="1171">1171</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != IFMap.end()) ? void (0) : __assert_fail (&quot;F != IFMap.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 1171, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#359F" title='F' data-ref="359F">F</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>());</td></tr>
<tr><th id="1172">1172</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a> &amp;<dfn class="local col0 decl" id="360LL" title='LL' data-type='IFListType &amp;' data-ref="360LL">LL</dfn> = <a class="local col9 ref" href="#359F" title='F' data-ref="359F">F</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='a' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td>  <em>auto</em> <dfn class="local col1 decl" id="361IsCopy" title='IsCopy' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp:1174:17)' data-ref="361IsCopy">IsCopy</dfn> = [] (<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::IFRecordWithRegSet" title='(anonymous namespace)::IFRecordWithRegSet' data-type='std::pair&lt;IFRecord, RegisterSet&gt;' data-ref="(anonymousnamespace)::IFRecordWithRegSet">IFRecordWithRegSet</a> &amp;<dfn class="local col2 decl" id="362IR" title='IR' data-type='const IFRecordWithRegSet &amp;' data-ref="362IR">IR</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1175">1175</th><td>    <b>return</b> <a class="local col2 ref" href="#362IR" title='IR' data-ref="362IR">IR</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a> == <var>32</var> &amp;&amp; (<a class="local col2 ref" href="#362IR" title='IR' data-ref="362IR">IR</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Off" title='(anonymous namespace)::IFRecord::Off' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Off">Off</a> == <var>0</var> || <a class="local col2 ref" href="#362IR" title='IR' data-ref="362IR">IR</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Off" title='(anonymous namespace)::IFRecord::Off' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Off">Off</a> == <var>32</var>);</td></tr>
<tr><th id="1176">1176</th><td>  };</td></tr>
<tr><th id="1177">1177</th><td>  <em>auto</em> <dfn class="local col3 decl" id="363End" title='End' data-type='__gnu_cxx::__normal_iterator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; *, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;' data-ref="363End">End</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm9remove_ifEOT_T0_" title='llvm::remove_if' data-ref="_ZN4llvm9remove_ifEOT_T0_">remove_if</a>(<span class='refarg'><a class="local col0 ref" href="#360LL" title='LL' data-ref="360LL">LL</a></span>, <a class="local col1 ref" href="#361IsCopy" title='IsCopy' data-ref="361IsCopy">IsCopy</a>);</td></tr>
<tr><th id="1178">1178</th><td>  <b>if</b> (<a class="local col3 ref" href="#363End" title='End' data-ref="363End">End</a> <a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-use='c' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#360LL" title='LL' data-ref="360LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-use='c' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="1179">1179</th><td>    <a class="local col0 ref" href="#360LL" title='LL' data-ref="360LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_" title='std::vector::erase' data-use='c' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_">erase</a>(<a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col3 ref" href="#363End" title='End' data-ref="363End">End</a>, <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-use='c' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col0 ref" href="#360LL" title='LL' data-ref="360LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-use='c' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="1180">1180</th><td>}</td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneCandidatesEv" title='(anonymous namespace)::HexagonGenInsert::pruneCandidates' data-type='void (anonymous namespace)::HexagonGenInsert::pruneCandidates()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneCandidatesEv">pruneCandidates</dfn>() {</td></tr>
<tr><th id="1183">1183</th><td>  <i>// Remove candidates that are not beneficial, regardless of the final</i></td></tr>
<tr><th id="1184">1184</th><td><i>  // selection method.</i></td></tr>
<tr><th id="1185">1185</th><td><i>  // First, remove candidates whose potentially removable set is a subset</i></td></tr>
<tr><th id="1186">1186</th><td><i>  // of another candidate's set.</i></td></tr>
<tr><th id="1187">1187</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col4 decl" id="364I" title='I' data-type='IFMapType::iterator' data-ref="364I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col5 decl" id="365E" title='E' data-type='IFMapType::iterator' data-ref="365E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col4 ref" href="#364I" title='I' data-ref="364I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col5 ref" href="#365E" title='E' data-ref="365E">E</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col4 ref" href="#364I" title='I' data-ref="364I">I</a>)</td></tr>
<tr><th id="1188">1188</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert16pruneCoveredSetsEj" title='(anonymous namespace)::HexagonGenInsert::pruneCoveredSets' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert16pruneCoveredSetsEj">pruneCoveredSets</a>(<a class="local col4 ref" href="#364I" title='I' data-ref="364I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>  <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111UnsignedMapC1Ev" title='(anonymous namespace)::UnsignedMap::UnsignedMap' data-use='c' data-ref="_ZN12_GLOBAL__N_111UnsignedMapC1Ev"></a><dfn class="local col6 decl" id="366RPO" title='RPO' data-type='(anonymous namespace)::UnsignedMap' data-ref="366RPO">RPO</dfn>;</td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td>  <b>using</b> <dfn class="local col7 typedef" id="367RPOTType" title='RPOTType' data-type='ReversePostOrderTraversal&lt;const llvm::MachineFunction *&gt;' data-ref="367RPOTType">RPOTType</dfn> = <a class="type" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *&gt;;</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>  <a class="local col7 typedef" href="#367RPOTType" title='RPOTType' data-type='ReversePostOrderTraversal&lt;const llvm::MachineFunction *&gt;' data-ref="367RPOTType">RPOTType</a> <dfn class="local col8 decl" id="368RPOT" title='RPOT' data-type='RPOTType' data-ref="368RPOT">RPOT</dfn><a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversalC1ET_" title='llvm::ReversePostOrderTraversal::ReversePostOrderTraversal&lt;GraphT, GT&gt;' data-ref="_ZN4llvm25ReversePostOrderTraversalC1ET_">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MFN" title='(anonymous namespace)::HexagonGenInsert::MFN' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MFN">MFN</a>);</td></tr>
<tr><th id="1195">1195</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="369RPON" title='RPON' data-type='unsigned int' data-ref="369RPON">RPON</dfn> = <var>0</var>;</td></tr>
<tr><th id="1196">1196</th><td>  <b>for</b> (<a class="local col7 typedef" href="#367RPOTType" title='RPOTType' data-type='ReversePostOrderTraversal&lt;const llvm::MachineFunction *&gt;' data-ref="367RPOTType">RPOTType</a>::<a class="typedef" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal{constllvm::MachineFunction*,llvm::GraphTraits{constllvm::MachineFunction*}}::rpo_iterator" title='llvm::ReversePostOrderTraversal&lt;const llvm::MachineFunction *, llvm::GraphTraits&lt;const llvm::MachineFunction *&gt; &gt;::rpo_iterator' data-type='typename std::vector&lt;NodeRef&gt;::reverse_iterator' data-ref="llvm::ReversePostOrderTraversal{constllvm::MachineFunction*,llvm::GraphTraits{constllvm::MachineFunction*}}::rpo_iterator">rpo_iterator</a> <dfn class="local col0 decl" id="370I" title='I' data-type='RPOTType::rpo_iterator' data-ref="370I">I</dfn> = <a class="local col8 ref" href="#368RPOT" title='RPOT' data-ref="368RPOT">RPOT</a>.<a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversal5beginEv" title='llvm::ReversePostOrderTraversal::begin' data-ref="_ZN4llvm25ReversePostOrderTraversal5beginEv">begin</a>(), <dfn class="local col1 decl" id="371E" title='E' data-type='RPOTType::rpo_iterator' data-ref="371E">E</dfn> = <a class="local col8 ref" href="#368RPOT" title='RPOT' data-ref="368RPOT">RPOT</a>.<a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversal3endEv" title='llvm::ReversePostOrderTraversal::end' data-ref="_ZN4llvm25ReversePostOrderTraversal3endEv">end</a>(); <a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col1 ref" href="#371E" title='E' data-ref="371E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a>)</td></tr>
<tr><th id="1197">1197</th><td>    <a class="local col6 ref" href="#366RPO" title='RPO' data-ref="366RPO">RPO</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col0 ref" href="#370I" title='I' data-ref="370I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a> = <a class="local col9 ref" href="#369RPON" title='RPON' data-ref="369RPON">RPON</a>++;</td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::PairMapType" title='(anonymous namespace)::HexagonGenInsert::PairMapType' data-type='DenseMap&lt;std::pair&lt;unsigned int, unsigned int&gt;, unsigned int&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::PairMapType">PairMapType</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="372Memo" title='Memo' data-type='PairMapType' data-ref="372Memo">Memo</dfn>; <i>// Memoization map for distance calculation.</i></td></tr>
<tr><th id="1200">1200</th><td>  <i>// Remove candidates that would use registers defined too far away.</i></td></tr>
<tr><th id="1201">1201</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col3 decl" id="373I" title='I' data-type='IFMapType::iterator' data-ref="373I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col4 decl" id="374E" title='E' data-type='IFMapType::iterator' data-ref="374E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col3 ref" href="#373I" title='I' data-ref="373I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col4 ref" href="#374E" title='E' data-ref="374E">E</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col3 ref" href="#373I" title='I' data-ref="373I">I</a>)</td></tr>
<tr><th id="1202">1202</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert15pruneUsesTooFarEjRKNS_11UnsignedMapERN4llvm8DenseMapISt4pairIjjEjNS4_12DenseMapInfoIS7_EENS4_6detail12DenseMapPairIS7_jEEEE" title='(anonymous namespace)::HexagonGenInsert::pruneUsesTooFar' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneUsesTooFarEjRKNS_11UnsignedMapERN4llvm8DenseMapISt4pairIjjEjNS4_12DenseMapInfoIS7_EENS4_6detail12DenseMapPairIS7_jEEEE">pruneUsesTooFar</a>(<a class="local col3 ref" href="#373I" title='I' data-ref="373I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>, <a class="local col6 ref" href="#366RPO" title='RPO' data-ref="366RPO">RPO</a>, <span class='refarg'><a class="local col2 ref" href="#372Memo" title='Memo' data-ref="372Memo">Memo</a></span>);</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert15pruneEmptyListsEv" title='(anonymous namespace)::HexagonGenInsert::pruneEmptyLists' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneEmptyListsEv">pruneEmptyLists</a>();</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col5 decl" id="375I" title='I' data-type='IFMapType::iterator' data-ref="375I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col6 decl" id="376E" title='E' data-type='IFMapType::iterator' data-ref="376E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col5 ref" href="#375I" title='I' data-ref="375I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col6 ref" href="#376E" title='E' data-ref="376E">E</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col5 ref" href="#375I" title='I' data-ref="375I">I</a>)</td></tr>
<tr><th id="1207">1207</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert14pruneRegCopiesEj" title='(anonymous namespace)::HexagonGenInsert::pruneRegCopies' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14pruneRegCopiesEj">pruneRegCopies</a>(<a class="local col5 ref" href="#375I" title='I' data-ref="375I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1208">1208</th><td>}</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><b>namespace</b> {</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>  <i  data-doc="(anonymousnamespace)::IFOrdering">// Class for comparing IF candidates for registers that have multiple of</i></td></tr>
<tr><th id="1213">1213</th><td><i  data-doc="(anonymousnamespace)::IFOrdering">  // them. The smaller the candidate, according to this ordering, the better.</i></td></tr>
<tr><th id="1214">1214</th><td><i  data-doc="(anonymousnamespace)::IFOrdering">  // First, compare the number of zeros in the associated potentially remova-</i></td></tr>
<tr><th id="1215">1215</th><td><i  data-doc="(anonymousnamespace)::IFOrdering">  // ble register sets. "Zero" indicates that the register is very likely to</i></td></tr>
<tr><th id="1216">1216</th><td><i  data-doc="(anonymousnamespace)::IFOrdering">  // become dead after this transformation.</i></td></tr>
<tr><th id="1217">1217</th><td><i  data-doc="(anonymousnamespace)::IFOrdering">  // Second, compare "averages", i.e. use-count per size. The lower wins.</i></td></tr>
<tr><th id="1218">1218</th><td><i  data-doc="(anonymousnamespace)::IFOrdering">  // After that, it does not really matter which one is smaller. Resolve</i></td></tr>
<tr><th id="1219">1219</th><td><i  data-doc="(anonymousnamespace)::IFOrdering">  // the tie in some deterministic way.</i></td></tr>
<tr><th id="1220">1220</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::IFOrdering" title='(anonymous namespace)::IFOrdering' data-ref="(anonymousnamespace)::IFOrdering">IFOrdering</dfn> {</td></tr>
<tr><th id="1221">1221</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110IFOrderingC1ERKNS_11UnsignedMapERKNS_16RegisterOrderingE" title='(anonymous namespace)::IFOrdering::IFOrdering' data-type='void (anonymous namespace)::IFOrdering::IFOrdering(const (anonymous namespace)::UnsignedMap &amp; UC, const (anonymous namespace)::RegisterOrdering &amp; BO)' data-ref="_ZN12_GLOBAL__N_110IFOrderingC1ERKNS_11UnsignedMapERKNS_16RegisterOrderingE">IFOrdering</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> &amp;<dfn class="local col7 decl" id="377UC" title='UC' data-type='const (anonymous namespace)::UnsignedMap &amp;' data-ref="377UC">UC</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="local col8 decl" id="378BO" title='BO' data-type='const (anonymous namespace)::RegisterOrdering &amp;' data-ref="378BO">BO</dfn>)</td></tr>
<tr><th id="1222">1222</th><td>      : <a class="tu member" href="#(anonymousnamespace)::IFOrdering::UseC" title='(anonymous namespace)::IFOrdering::UseC' data-use='w' data-ref="(anonymousnamespace)::IFOrdering::UseC">UseC</a>(<a class="local col7 ref" href="#377UC" title='UC' data-ref="377UC">UC</a>), <a class="tu member" href="#(anonymousnamespace)::IFOrdering::BaseOrd" title='(anonymous namespace)::IFOrdering::BaseOrd' data-use='w' data-ref="(anonymousnamespace)::IFOrdering::BaseOrd">BaseOrd</a>(<a class="local col8 ref" href="#378BO" title='BO' data-ref="378BO">BO</a>) {}</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_110IFOrderingclERKSt4pairINS_8IFRecordENS_11RegisterSetEES6_" title='(anonymous namespace)::IFOrdering::operator()' data-type='bool (anonymous namespace)::IFOrdering::operator()(const IFRecordWithRegSet &amp; A, const IFRecordWithRegSet &amp; B) const' data-ref="_ZNK12_GLOBAL__N_110IFOrderingclERKSt4pairINS_8IFRecordENS_11RegisterSetEES6_"><b>operator</b>()</a> (<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::IFRecordWithRegSet" title='(anonymous namespace)::IFRecordWithRegSet' data-type='std::pair&lt;IFRecord, RegisterSet&gt;' data-ref="(anonymousnamespace)::IFRecordWithRegSet">IFRecordWithRegSet</a> &amp;<dfn class="local col9 decl" id="379A" title='A' data-type='const IFRecordWithRegSet &amp;' data-ref="379A">A</dfn>,</td></tr>
<tr><th id="1225">1225</th><td>                     <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::IFRecordWithRegSet" title='(anonymous namespace)::IFRecordWithRegSet' data-type='std::pair&lt;IFRecord, RegisterSet&gt;' data-ref="(anonymousnamespace)::IFRecordWithRegSet">IFRecordWithRegSet</a> &amp;<dfn class="local col0 decl" id="380B" title='B' data-type='const IFRecordWithRegSet &amp;' data-ref="380B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>  <b>private</b>:</td></tr>
<tr><th id="1228">1228</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_110IFOrdering5statsERKNS_11RegisterSetERjS4_S4_" title='(anonymous namespace)::IFOrdering::stats' data-type='void (anonymous namespace)::IFOrdering::stats(const (anonymous namespace)::RegisterSet &amp; Rs, unsigned int &amp; Size, unsigned int &amp; Zero, unsigned int &amp; Sum) const' data-ref="_ZNK12_GLOBAL__N_110IFOrdering5statsERKNS_11RegisterSetERjS4_S4_">stats</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col1 decl" id="381Rs" title='Rs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="381Rs">Rs</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="382Size" title='Size' data-type='unsigned int &amp;' data-ref="382Size">Size</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="383Zero" title='Zero' data-type='unsigned int &amp;' data-ref="383Zero">Zero</dfn>,</td></tr>
<tr><th id="1229">1229</th><td>          <em>unsigned</em> &amp;<dfn class="local col4 decl" id="384Sum" title='Sum' data-type='unsigned int &amp;' data-ref="384Sum">Sum</dfn>) <em>const</em>;</td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::IFOrdering::UseC" title='(anonymous namespace)::IFOrdering::UseC' data-type='const (anonymous namespace)::UnsignedMap &amp;' data-ref="(anonymousnamespace)::IFOrdering::UseC">UseC</dfn>;</td></tr>
<tr><th id="1232">1232</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::IFOrdering::BaseOrd" title='(anonymous namespace)::IFOrdering::BaseOrd' data-type='const (anonymous namespace)::RegisterOrdering &amp;' data-ref="(anonymousnamespace)::IFOrdering::BaseOrd">BaseOrd</dfn>;</td></tr>
<tr><th id="1233">1233</th><td>  };</td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::IFOrdering" title='(anonymous namespace)::IFOrdering' data-ref="(anonymousnamespace)::IFOrdering">IFOrdering</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110IFOrderingclERKSt4pairINS_8IFRecordENS_11RegisterSetEES6_" title='(anonymous namespace)::IFOrdering::operator()' data-type='bool (anonymous namespace)::IFOrdering::operator()(const IFRecordWithRegSet &amp; A, const IFRecordWithRegSet &amp; B) const' data-ref="_ZNK12_GLOBAL__N_110IFOrderingclERKSt4pairINS_8IFRecordENS_11RegisterSetEES6_"><b>operator</b>()</dfn> (<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::IFRecordWithRegSet" title='(anonymous namespace)::IFRecordWithRegSet' data-type='std::pair&lt;IFRecord, RegisterSet&gt;' data-ref="(anonymousnamespace)::IFRecordWithRegSet">IFRecordWithRegSet</a> &amp;<dfn class="local col5 decl" id="385A" title='A' data-type='const IFRecordWithRegSet &amp;' data-ref="385A">A</dfn>,</td></tr>
<tr><th id="1238">1238</th><td>      <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::IFRecordWithRegSet" title='(anonymous namespace)::IFRecordWithRegSet' data-type='std::pair&lt;IFRecord, RegisterSet&gt;' data-ref="(anonymousnamespace)::IFRecordWithRegSet">IFRecordWithRegSet</a> &amp;<dfn class="local col6 decl" id="386B" title='B' data-type='const IFRecordWithRegSet &amp;' data-ref="386B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="1239">1239</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="387SizeA" title='SizeA' data-type='unsigned int' data-ref="387SizeA">SizeA</dfn> = <var>0</var>, <dfn class="local col8 decl" id="388ZeroA" title='ZeroA' data-type='unsigned int' data-ref="388ZeroA">ZeroA</dfn> = <var>0</var>, <dfn class="local col9 decl" id="389SumA" title='SumA' data-type='unsigned int' data-ref="389SumA">SumA</dfn> = <var>0</var>;</td></tr>
<tr><th id="1240">1240</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="390SizeB" title='SizeB' data-type='unsigned int' data-ref="390SizeB">SizeB</dfn> = <var>0</var>, <dfn class="local col1 decl" id="391ZeroB" title='ZeroB' data-type='unsigned int' data-ref="391ZeroB">ZeroB</dfn> = <var>0</var>, <dfn class="local col2 decl" id="392SumB" title='SumB' data-type='unsigned int' data-ref="392SumB">SumB</dfn> = <var>0</var>;</td></tr>
<tr><th id="1241">1241</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_110IFOrdering5statsERKNS_11RegisterSetERjS4_S4_" title='(anonymous namespace)::IFOrdering::stats' data-use='c' data-ref="_ZNK12_GLOBAL__N_110IFOrdering5statsERKNS_11RegisterSetERjS4_S4_">stats</a>(<a class="local col5 ref" href="#385A" title='A' data-ref="385A">A</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::second' data-use='r' data-ref="std::pair::second">second</a>, <span class='refarg'><a class="local col7 ref" href="#387SizeA" title='SizeA' data-ref="387SizeA">SizeA</a></span>, <span class='refarg'><a class="local col8 ref" href="#388ZeroA" title='ZeroA' data-ref="388ZeroA">ZeroA</a></span>, <span class='refarg'><a class="local col9 ref" href="#389SumA" title='SumA' data-ref="389SumA">SumA</a></span>);</td></tr>
<tr><th id="1242">1242</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_110IFOrdering5statsERKNS_11RegisterSetERjS4_S4_" title='(anonymous namespace)::IFOrdering::stats' data-use='c' data-ref="_ZNK12_GLOBAL__N_110IFOrdering5statsERKNS_11RegisterSetERjS4_S4_">stats</a>(<a class="local col6 ref" href="#386B" title='B' data-ref="386B">B</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::second' data-use='r' data-ref="std::pair::second">second</a>, <span class='refarg'><a class="local col0 ref" href="#390SizeB" title='SizeB' data-ref="390SizeB">SizeB</a></span>, <span class='refarg'><a class="local col1 ref" href="#391ZeroB" title='ZeroB' data-ref="391ZeroB">ZeroB</a></span>, <span class='refarg'><a class="local col2 ref" href="#392SumB" title='SumB' data-ref="392SumB">SumB</a></span>);</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td>  <i>// We will pick the minimum element. The more zeros, the better.</i></td></tr>
<tr><th id="1245">1245</th><td>  <b>if</b> (<a class="local col8 ref" href="#388ZeroA" title='ZeroA' data-ref="388ZeroA">ZeroA</a> != <a class="local col1 ref" href="#391ZeroB" title='ZeroB' data-ref="391ZeroB">ZeroB</a>)</td></tr>
<tr><th id="1246">1246</th><td>    <b>return</b> <a class="local col8 ref" href="#388ZeroA" title='ZeroA' data-ref="388ZeroA">ZeroA</a> &gt; <a class="local col1 ref" href="#391ZeroB" title='ZeroB' data-ref="391ZeroB">ZeroB</a>;</td></tr>
<tr><th id="1247">1247</th><td>  <i>// Compare SumA/SizeA with SumB/SizeB, lower is better.</i></td></tr>
<tr><th id="1248">1248</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="393AvgA" title='AvgA' data-type='uint64_t' data-ref="393AvgA">AvgA</dfn> = <a class="local col9 ref" href="#389SumA" title='SumA' data-ref="389SumA">SumA</a>*<a class="local col0 ref" href="#390SizeB" title='SizeB' data-ref="390SizeB">SizeB</a>, <dfn class="local col4 decl" id="394AvgB" title='AvgB' data-type='uint64_t' data-ref="394AvgB">AvgB</dfn> = <a class="local col2 ref" href="#392SumB" title='SumB' data-ref="392SumB">SumB</a>*<a class="local col7 ref" href="#387SizeA" title='SizeA' data-ref="387SizeA">SizeA</a>;</td></tr>
<tr><th id="1249">1249</th><td>  <b>if</b> (<a class="local col3 ref" href="#393AvgA" title='AvgA' data-ref="393AvgA">AvgA</a> != <a class="local col4 ref" href="#394AvgB" title='AvgB' data-ref="394AvgB">AvgB</a>)</td></tr>
<tr><th id="1250">1250</th><td>    <b>return</b> <a class="local col3 ref" href="#393AvgA" title='AvgA' data-ref="393AvgA">AvgA</a> &lt; <a class="local col4 ref" href="#394AvgB" title='AvgB' data-ref="394AvgB">AvgB</a>;</td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td>  <i>// The sets compare identical so far. Resort to comparing the IF records.</i></td></tr>
<tr><th id="1253">1253</th><td><i>  // The actual values don't matter, this is only for determinism.</i></td></tr>
<tr><th id="1254">1254</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="395OSA" title='OSA' data-type='unsigned int' data-ref="395OSA">OSA</dfn> = <a class="tu member" href="#(anonymousnamespace)::IFOrdering::BaseOrd" title='(anonymous namespace)::IFOrdering::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::IFOrdering::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col5 ref" href="#385A" title='A' data-ref="385A">A</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a>]</a>, <dfn class="local col6 decl" id="396OSB" title='OSB' data-type='unsigned int' data-ref="396OSB">OSB</dfn> = <a class="tu member" href="#(anonymousnamespace)::IFOrdering::BaseOrd" title='(anonymous namespace)::IFOrdering::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::IFOrdering::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col6 ref" href="#386B" title='B' data-ref="386B">B</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a>]</a>;</td></tr>
<tr><th id="1255">1255</th><td>  <b>if</b> (<a class="local col5 ref" href="#395OSA" title='OSA' data-ref="395OSA">OSA</a> != <a class="local col6 ref" href="#396OSB" title='OSB' data-ref="396OSB">OSB</a>)</td></tr>
<tr><th id="1256">1256</th><td>    <b>return</b> <a class="local col5 ref" href="#395OSA" title='OSA' data-ref="395OSA">OSA</a> &lt; <a class="local col6 ref" href="#396OSB" title='OSB' data-ref="396OSB">OSB</a>;</td></tr>
<tr><th id="1257">1257</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="397OIA" title='OIA' data-type='unsigned int' data-ref="397OIA">OIA</dfn> = <a class="tu member" href="#(anonymousnamespace)::IFOrdering::BaseOrd" title='(anonymous namespace)::IFOrdering::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::IFOrdering::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col5 ref" href="#385A" title='A' data-ref="385A">A</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>]</a>, <dfn class="local col8 decl" id="398OIB" title='OIB' data-type='unsigned int' data-ref="398OIB">OIB</dfn> = <a class="tu member" href="#(anonymousnamespace)::IFOrdering::BaseOrd" title='(anonymous namespace)::IFOrdering::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::IFOrdering::BaseOrd">BaseOrd</a><a class="tu ref" href="#_ZNK12_GLOBAL__N_116RegisterOrderingixEj" title='(anonymous namespace)::RegisterOrdering::operator[]' data-use='c' data-ref="_ZNK12_GLOBAL__N_116RegisterOrderingixEj">[<a class="local col6 ref" href="#386B" title='B' data-ref="386B">B</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>]</a>;</td></tr>
<tr><th id="1258">1258</th><td>  <b>if</b> (<a class="local col7 ref" href="#397OIA" title='OIA' data-ref="397OIA">OIA</a> != <a class="local col8 ref" href="#398OIB" title='OIB' data-ref="398OIB">OIB</a>)</td></tr>
<tr><th id="1259">1259</th><td>    <b>return</b> <a class="local col7 ref" href="#397OIA" title='OIA' data-ref="397OIA">OIA</a> &lt; <a class="local col8 ref" href="#398OIB" title='OIB' data-ref="398OIB">OIB</a>;</td></tr>
<tr><th id="1260">1260</th><td>  <b>if</b> (<a class="local col5 ref" href="#385A" title='A' data-ref="385A">A</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a> != <a class="local col6 ref" href="#386B" title='B' data-ref="386B">B</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a>)</td></tr>
<tr><th id="1261">1261</th><td>    <b>return</b> <a class="local col5 ref" href="#385A" title='A' data-ref="385A">A</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a> &lt; <a class="local col6 ref" href="#386B" title='B' data-ref="386B">B</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a>;</td></tr>
<tr><th id="1262">1262</th><td>  <b>return</b> <a class="local col5 ref" href="#385A" title='A' data-ref="385A">A</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Off" title='(anonymous namespace)::IFRecord::Off' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Off">Off</a> &lt; <a class="local col6 ref" href="#386B" title='B' data-ref="386B">B</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Off" title='(anonymous namespace)::IFRecord::Off' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Off">Off</a>;</td></tr>
<tr><th id="1263">1263</th><td>}</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::IFOrdering" title='(anonymous namespace)::IFOrdering' data-ref="(anonymousnamespace)::IFOrdering">IFOrdering</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110IFOrdering5statsERKNS_11RegisterSetERjS4_S4_" title='(anonymous namespace)::IFOrdering::stats' data-type='void (anonymous namespace)::IFOrdering::stats(const (anonymous namespace)::RegisterSet &amp; Rs, unsigned int &amp; Size, unsigned int &amp; Zero, unsigned int &amp; Sum) const' data-ref="_ZNK12_GLOBAL__N_110IFOrdering5statsERKNS_11RegisterSetERjS4_S4_">stats</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> &amp;<dfn class="local col9 decl" id="399Rs" title='Rs' data-type='const (anonymous namespace)::RegisterSet &amp;' data-ref="399Rs">Rs</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="400Size" title='Size' data-type='unsigned int &amp;' data-ref="400Size">Size</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="401Zero" title='Zero' data-type='unsigned int &amp;' data-ref="401Zero">Zero</dfn>,</td></tr>
<tr><th id="1266">1266</th><td>      <em>unsigned</em> &amp;<dfn class="local col2 decl" id="402Sum" title='Sum' data-type='unsigned int &amp;' data-ref="402Sum">Sum</dfn>) <em>const</em> {</td></tr>
<tr><th id="1267">1267</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="403R" title='R' data-type='unsigned int' data-ref="403R">R</dfn> = <a class="local col9 ref" href="#399Rs" title='Rs' data-ref="399Rs">Rs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col3 ref" href="#403R" title='R' data-ref="403R">R</a>; <a class="local col3 ref" href="#403R" title='R' data-ref="403R">R</a> = <a class="local col9 ref" href="#399Rs" title='Rs' data-ref="399Rs">Rs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col3 ref" href="#403R" title='R' data-ref="403R">R</a>)) {</td></tr>
<tr><th id="1268">1268</th><td>    <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208">const_iterator</a> <dfn class="local col4 decl" id="404F" title='F' data-type='UnsignedMap::const_iterator' data-ref="404F">F</dfn> = <a class="tu member" href="#(anonymousnamespace)::IFOrdering::UseC" title='(anonymous namespace)::IFOrdering::UseC' data-use='m' data-ref="(anonymousnamespace)::IFOrdering::UseC">UseC</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col3 ref" href="#403R" title='R' data-ref="403R">R</a>);</td></tr>
<tr><th id="1269">1269</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != UseC.end()) ? void (0) : __assert_fail (&quot;F != UseC.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 1269, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#404F" title='F' data-ref="404F">F</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu member" href="#(anonymousnamespace)::IFOrdering::UseC" title='(anonymous namespace)::IFOrdering::UseC' data-use='m' data-ref="(anonymousnamespace)::IFOrdering::UseC">UseC</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>());</td></tr>
<tr><th id="1270">1270</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="405UC" title='UC' data-type='unsigned int' data-ref="405UC">UC</dfn> = <a class="local col4 ref" href="#404F" title='F' data-ref="404F">F</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1271">1271</th><td>    <b>if</b> (<a class="local col5 ref" href="#405UC" title='UC' data-ref="405UC">UC</a> == <var>0</var>)</td></tr>
<tr><th id="1272">1272</th><td>      <a class="local col1 ref" href="#401Zero" title='Zero' data-ref="401Zero">Zero</a>++;</td></tr>
<tr><th id="1273">1273</th><td>    <a class="local col2 ref" href="#402Sum" title='Sum' data-ref="402Sum">Sum</a> += <a class="local col5 ref" href="#405UC" title='UC' data-ref="405UC">UC</a>;</td></tr>
<tr><th id="1274">1274</th><td>    <a class="local col0 ref" href="#400Size" title='Size' data-ref="400Size">Size</a>++;</td></tr>
<tr><th id="1275">1275</th><td>  }</td></tr>
<tr><th id="1276">1276</th><td>}</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert16selectCandidatesEv" title='(anonymous namespace)::HexagonGenInsert::selectCandidates' data-type='void (anonymous namespace)::HexagonGenInsert::selectCandidates()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert16selectCandidatesEv">selectCandidates</dfn>() {</td></tr>
<tr><th id="1279">1279</th><td>  <i>// Some registers may have multiple valid candidates. Pick the best one</i></td></tr>
<tr><th id="1280">1280</th><td><i>  // (or decide not to use any).</i></td></tr>
<tr><th id="1281">1281</th><td><i></i></td></tr>
<tr><th id="1282">1282</th><td><i>  // Compute the "removability" measure of R:</i></td></tr>
<tr><th id="1283">1283</th><td><i>  // For each potentially removable register R, record the number of regis-</i></td></tr>
<tr><th id="1284">1284</th><td><i>  // ters with IF candidates, where R appears in at least one set.</i></td></tr>
<tr><th id="1285">1285</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col6 decl" id="406AllRMs" title='AllRMs' data-type='(anonymous namespace)::RegisterSet' data-ref="406AllRMs">AllRMs</dfn>;</td></tr>
<tr><th id="1286">1286</th><td>  <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111UnsignedMapC1Ev" title='(anonymous namespace)::UnsignedMap::UnsignedMap' data-use='c' data-ref="_ZN12_GLOBAL__N_111UnsignedMapC1Ev"></a><dfn class="local col7 decl" id="407UseC" title='UseC' data-type='(anonymous namespace)::UnsignedMap' data-ref="407UseC">UseC</dfn>, <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111UnsignedMapC1Ev" title='(anonymous namespace)::UnsignedMap::UnsignedMap' data-use='c' data-ref="_ZN12_GLOBAL__N_111UnsignedMapC1Ev"></a><dfn class="local col8 decl" id="408RemC" title='RemC' data-type='(anonymous namespace)::UnsignedMap' data-ref="408RemC">RemC</dfn>;</td></tr>
<tr><th id="1287">1287</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col9 decl" id="409End" title='End' data-type='IFMapType::iterator' data-ref="409End">End</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>();</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col0 decl" id="410I" title='I' data-type='IFMapType::iterator' data-ref="410I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(); <a class="local col0 ref" href="#410I" title='I' data-ref="410I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col9 ref" href="#409End" title='End' data-ref="409End">End</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col0 ref" href="#410I" title='I' data-ref="410I">I</a>) {</td></tr>
<tr><th id="1290">1290</th><td>    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a> &amp;<dfn class="local col1 decl" id="411LL" title='LL' data-type='const IFListType &amp;' data-ref="411LL">LL</dfn> = <a class="local col0 ref" href="#410I" title='I' data-ref="410I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='r' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1291">1291</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col2 decl" id="412TT" title='TT' data-type='(anonymous namespace)::RegisterSet' data-ref="412TT">TT</dfn>;</td></tr>
<tr><th id="1292">1292</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="413i" title='i' data-type='unsigned int' data-ref="413i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="414n" title='n' data-type='unsigned int' data-ref="414n">n</dfn> = <a class="local col1 ref" href="#411LL" title='LL' data-ref="411LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-use='c' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#413i" title='i' data-ref="413i">i</a> &lt; <a class="local col4 ref" href="#414n" title='n' data-ref="414n">n</a>; ++<a class="local col3 ref" href="#413i" title='i' data-ref="413i">i</a>)</td></tr>
<tr><th id="1293">1293</th><td>      <a class="local col2 ref" href="#412TT" title='TT' data-ref="412TT">TT</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_">insert</a>(<a class="local col1 ref" href="#411LL" title='LL' data-ref="411LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#413i" title='i' data-ref="413i">i</a>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::second' data-use='r' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1294">1294</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="415R" title='R' data-type='unsigned int' data-ref="415R">R</dfn> = <a class="local col2 ref" href="#412TT" title='TT' data-ref="412TT">TT</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col5 ref" href="#415R" title='R' data-ref="415R">R</a>; <a class="local col5 ref" href="#415R" title='R' data-ref="415R">R</a> = <a class="local col2 ref" href="#412TT" title='TT' data-ref="412TT">TT</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col5 ref" href="#415R" title='R' data-ref="415R">R</a>))</td></tr>
<tr><th id="1295">1295</th><td>      <a class="local col8 ref" href="#408RemC" title='RemC' data-ref="408RemC">RemC</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#415R" title='R' data-ref="415R">R</a>]</a>++;</td></tr>
<tr><th id="1296">1296</th><td>    <a class="local col6 ref" href="#406AllRMs" title='AllRMs' data-ref="406AllRMs">AllRMs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_">insert</a>(<a class="local col2 ref" href="#412TT" title='TT' data-ref="412TT">TT</a>);</td></tr>
<tr><th id="1297">1297</th><td>  }</td></tr>
<tr><th id="1298">1298</th><td></td></tr>
<tr><th id="1299">1299</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="416R" title='R' data-type='unsigned int' data-ref="416R">R</dfn> = <a class="local col6 ref" href="#406AllRMs" title='AllRMs' data-ref="406AllRMs">AllRMs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col6 ref" href="#416R" title='R' data-ref="416R">R</a>; <a class="local col6 ref" href="#416R" title='R' data-ref="416R">R</a> = <a class="local col6 ref" href="#406AllRMs" title='AllRMs' data-ref="406AllRMs">AllRMs</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col6 ref" href="#416R" title='R' data-ref="416R">R</a>)) {</td></tr>
<tr><th id="1300">1300</th><td>    <b>using</b> <dfn class="local col7 typedef" id="417use_iterator" title='use_iterator' data-type='MachineRegisterInfo::use_nodbg_iterator' data-ref="417use_iterator">use_iterator</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_nodbg_iterator" title='llvm::MachineRegisterInfo::use_nodbg_iterator' data-type='defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_nodbg_iterator">use_nodbg_iterator</a>;</td></tr>
<tr><th id="1301">1301</th><td>    <b>using</b> <dfn class="local col8 typedef" id="418InstrSet" title='InstrSet' data-type='SmallSet&lt;const llvm::MachineInstr *, 16&gt;' data-ref="418InstrSet">InstrSet</dfn> = <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>16</var>&gt;;</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td>    <a class="local col8 typedef" href="#418InstrSet" title='InstrSet' data-type='SmallSet&lt;const llvm::MachineInstr *, 16&gt;' data-ref="418InstrSet">InstrSet</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#249" title='llvm::SmallSet&lt;const llvm::MachineInstr *, 16, std::less&lt;const llvm::MachineInstr *&gt; &gt;::SmallSet' data-ref="_ZN4llvm8SmallSetIPKNS_12MachineInstrELj16ESt4lessIS3_EEC1Ev"></a><dfn class="local col9 decl" id="419UIs" title='UIs' data-type='InstrSet' data-ref="419UIs">UIs</dfn>;</td></tr>
<tr><th id="1304">1304</th><td>    <i>// Count as the number of instructions in which R is used, not the</i></td></tr>
<tr><th id="1305">1305</th><td><i>    // number of operands.</i></td></tr>
<tr><th id="1306">1306</th><td>    <a class="local col7 typedef" href="#417use_iterator" title='use_iterator' data-type='MachineRegisterInfo::use_nodbg_iterator' data-ref="417use_iterator">use_iterator</a> <dfn class="local col0 decl" id="420E" title='E' data-type='use_iterator' data-ref="420E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>();</td></tr>
<tr><th id="1307">1307</th><td>    <b>for</b> (<a class="local col7 typedef" href="#417use_iterator" title='use_iterator' data-type='MachineRegisterInfo::use_nodbg_iterator' data-ref="417use_iterator">use_iterator</a> <dfn class="local col1 decl" id="421I" title='I' data-type='use_iterator' data-ref="421I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col6 ref" href="#416R" title='R' data-ref="416R">R</a>); <a class="local col1 ref" href="#421I" title='I' data-ref="421I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col0 ref" href="#420E" title='E' data-ref="420E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col1 ref" href="#421I" title='I' data-ref="421I">I</a>)</td></tr>
<tr><th id="1308">1308</th><td>      <a class="local col9 ref" href="#419UIs" title='UIs' data-ref="419UIs">UIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col1 ref" href="#421I" title='I' data-ref="421I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>());</td></tr>
<tr><th id="1309">1309</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="422C" title='C' data-type='unsigned int' data-ref="422C">C</dfn> = <a class="local col9 ref" href="#419UIs" title='UIs' data-ref="419UIs">UIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase4sizeEv" title='llvm::SmallPtrSetImplBase::size' data-ref="_ZNK4llvm19SmallPtrSetImplBase4sizeEv">size</a>();</td></tr>
<tr><th id="1310">1310</th><td>    <i>// Calculate a measure, which is the number of instructions using R,</i></td></tr>
<tr><th id="1311">1311</th><td><i>    // minus the "removability" count computed earlier.</i></td></tr>
<tr><th id="1312">1312</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="423D" title='D' data-type='unsigned int' data-ref="423D">D</dfn> = <a class="local col8 ref" href="#408RemC" title='RemC' data-ref="408RemC">RemC</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#416R" title='R' data-ref="416R">R</a>]</a>;</td></tr>
<tr><th id="1313">1313</th><td>    <a class="local col7 ref" href="#407UseC" title='UseC' data-ref="407UseC">UseC</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#416R" title='R' data-ref="416R">R</a>]</a> = (<a class="local col2 ref" href="#422C" title='C' data-ref="422C">C</a> &gt; <a class="local col3 ref" href="#423D" title='D' data-ref="423D">D</a>) ? <a class="local col2 ref" href="#422C" title='C' data-ref="422C">C</a>-<a class="local col3 ref" href="#423D" title='D' data-ref="423D">D</a> : <var>0</var>;  <i>// doz</i></td></tr>
<tr><th id="1314">1314</th><td>  }</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td>  <em>bool</em> <dfn class="local col4 decl" id="424SelectAll0" title='SelectAll0' data-type='bool' data-ref="424SelectAll0">SelectAll0</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptSelectAll0" title='OptSelectAll0' data-use='m' data-ref="OptSelectAll0">OptSelectAll0</a>, <dfn class="local col5 decl" id="425SelectHas0" title='SelectHas0' data-type='bool' data-ref="425SelectHas0">SelectHas0</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptSelectHas0" title='OptSelectHas0' data-use='m' data-ref="OptSelectHas0">OptSelectHas0</a>;</td></tr>
<tr><th id="1317">1317</th><td>  <b>if</b> (!<a class="local col4 ref" href="#424SelectAll0" title='SelectAll0' data-ref="424SelectAll0">SelectAll0</a> &amp;&amp; !<a class="local col5 ref" href="#425SelectHas0" title='SelectHas0' data-ref="425SelectHas0">SelectHas0</a>)</td></tr>
<tr><th id="1318">1318</th><td>    <a class="local col4 ref" href="#424SelectAll0" title='SelectAll0' data-ref="424SelectAll0">SelectAll0</a> = <b>true</b>;</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td>  <i>// The smaller the number UseC for a given register R, the "less used"</i></td></tr>
<tr><th id="1321">1321</th><td><i>  // R is aside from the opportunities for removal offered by generating</i></td></tr>
<tr><th id="1322">1322</th><td><i>  // "insert" instructions.</i></td></tr>
<tr><th id="1323">1323</th><td><i>  // Iterate over the IF map, and for those registers that have multiple</i></td></tr>
<tr><th id="1324">1324</th><td><i>  // candidates, pick the minimum one according to IFOrdering.</i></td></tr>
<tr><th id="1325">1325</th><td>  <a class="tu type" href="#(anonymousnamespace)::IFOrdering" title='(anonymous namespace)::IFOrdering' data-ref="(anonymousnamespace)::IFOrdering">IFOrdering</a> <dfn class="local col6 decl" id="426IFO" title='IFO' data-type='(anonymous namespace)::IFOrdering' data-ref="426IFO">IFO</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_110IFOrderingC1ERKNS_11UnsignedMapERKNS_16RegisterOrderingE" title='(anonymous namespace)::IFOrdering::IFOrdering' data-use='c' data-ref="_ZN12_GLOBAL__N_110IFOrderingC1ERKNS_11UnsignedMapERKNS_16RegisterOrderingE">(</a><a class="local col7 ref" href="#407UseC" title='UseC' data-ref="407UseC">UseC</a>, <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::BaseOrd" title='(anonymous namespace)::HexagonGenInsert::BaseOrd' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::BaseOrd">BaseOrd</a>);</td></tr>
<tr><th id="1326">1326</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col7 decl" id="427I" title='I' data-type='IFMapType::iterator' data-ref="427I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(); <a class="local col7 ref" href="#427I" title='I' data-ref="427I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col9 ref" href="#409End" title='End' data-ref="409End">End</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col7 ref" href="#427I" title='I' data-ref="427I">I</a>) {</td></tr>
<tr><th id="1327">1327</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a> &amp;<dfn class="local col8 decl" id="428LL" title='LL' data-type='IFListType &amp;' data-ref="428LL">LL</dfn> = <a class="local col7 ref" href="#427I" title='I' data-ref="427I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='a' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1328">1328</th><td>    <b>if</b> (<a class="local col8 ref" href="#428LL" title='LL' data-ref="428LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-use='c' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1329">1329</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1330">1330</th><td>    <i>// Get the minimum element, remember it and clear the list. If the</i></td></tr>
<tr><th id="1331">1331</th><td><i>    // element found is adequate, we will put it back on the list, other-</i></td></tr>
<tr><th id="1332">1332</th><td><i>    // wise the list will remain empty, and the entry for this register</i></td></tr>
<tr><th id="1333">1333</th><td><i>    // will be removed (i.e. this register will not be replaced by insert).</i></td></tr>
<tr><th id="1334">1334</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{std::pair{(anonymousnamespace)::IFRecord,(anony9881575" title='std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;pair&lt;IFRecord, RegisterSet&gt;, allocator&lt;pair&lt;IFRecord, RegisterSet&gt; &gt; &gt; &gt;' data-ref="std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{std::pair{(anonymousnamespace)::IFRecord,(anony9881575">iterator</a> <dfn class="local col9 decl" id="429MinI" title='MinI' data-type='IFListType::iterator' data-ref="429MinI">MinI</dfn> = <span class="namespace">std::</span><a class="tu ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt11min_elementT_S_T0_" title='std::min_element' data-use='c' data-ref="_ZSt11min_elementT_S_T0_">min_element</a>(<a class="local col8 ref" href="#428LL" title='LL' data-ref="428LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-use='c' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="local col8 ref" href="#428LL" title='LL' data-ref="428LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-use='c' data-ref="_ZNSt6vector3endEv">end</a>(), <a class="tu ref fake" href="#1220" title='(anonymous namespace)::IFOrdering::IFOrdering' data-use='c' data-ref="_ZN12_GLOBAL__N_110IFOrderingC1ERKS0_"></a><a class="local col6 ref" href="#426IFO" title='IFO' data-ref="426IFO">IFO</a>);</td></tr>
<tr><th id="1335">1335</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MinI != LL.end()) ? void (0) : __assert_fail (&quot;MinI != LL.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 1335, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#429MinI" title='MinI' data-ref="429MinI">MinI</a> <a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-use='c' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col8 ref" href="#428LL" title='LL' data-ref="428LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-use='c' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="1336">1336</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::IFRecordWithRegSet" title='(anonymous namespace)::IFRecordWithRegSet' data-type='std::pair&lt;IFRecord, RegisterSet&gt;' data-ref="(anonymousnamespace)::IFRecordWithRegSet">IFRecordWithRegSet</a> <dfn class="local col0 decl" id="430M" title='M' data-type='IFRecordWithRegSet' data-ref="430M">M</dfn> = <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-use='c' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-use='c' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#429MinI" title='MinI' data-ref="429MinI">MinI</a>;</td></tr>
<tr><th id="1337">1337</th><td>    <a class="local col8 ref" href="#428LL" title='LL' data-ref="428LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-use='c' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>    <i>// We want to make sure that this replacement will have a chance to be</i></td></tr>
<tr><th id="1340">1340</th><td><i>    // beneficial, and that means that we want to have indication that some</i></td></tr>
<tr><th id="1341">1341</th><td><i>    // register will be removed. The most likely registers to be eliminated</i></td></tr>
<tr><th id="1342">1342</th><td><i>    // are the use operands in the definition of I-&gt;first. Accept/reject a</i></td></tr>
<tr><th id="1343">1343</th><td><i>    // candidate based on how many of its uses it can potentially eliminate.</i></td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegisterSet" title='(anonymous namespace)::RegisterSet' data-ref="(anonymousnamespace)::RegisterSet">RegisterSet</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111RegisterSetC1Ev" title='(anonymous namespace)::RegisterSet::RegisterSet' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetC1Ev"></a><dfn class="local col1 decl" id="431Us" title='Us' data-type='(anonymous namespace)::RegisterSet' data-ref="431Us">Us</dfn>;</td></tr>
<tr><th id="1346">1346</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="432DefI" title='DefI' data-type='const llvm::MachineInstr *' data-ref="432DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#427I" title='I' data-ref="427I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1347">1347</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrUsesEPKN4llvm12MachineInstrERNS_11RegisterSetE" title='(anonymous namespace)::HexagonGenInsert::getInstrUses' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert12getInstrUsesEPKN4llvm12MachineInstrERNS_11RegisterSetE">getInstrUses</a>(<a class="local col2 ref" href="#432DefI" title='DefI' data-ref="432DefI">DefI</a>, <span class='refarg'><a class="local col1 ref" href="#431Us" title='Us' data-ref="431Us">Us</a></span>);</td></tr>
<tr><th id="1348">1348</th><td>    <em>bool</em> <dfn class="local col3 decl" id="433Accept" title='Accept' data-type='bool' data-ref="433Accept">Accept</dfn> = <b>false</b>;</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>    <b>if</b> (<a class="local col4 ref" href="#424SelectAll0" title='SelectAll0' data-ref="424SelectAll0">SelectAll0</a>) {</td></tr>
<tr><th id="1351">1351</th><td>      <em>bool</em> <dfn class="local col4 decl" id="434All0" title='All0' data-type='bool' data-ref="434All0">All0</dfn> = <b>true</b>;</td></tr>
<tr><th id="1352">1352</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="435R" title='R' data-type='unsigned int' data-ref="435R">R</dfn> = <a class="local col1 ref" href="#431Us" title='Us' data-ref="431Us">Us</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col5 ref" href="#435R" title='R' data-ref="435R">R</a>; <a class="local col5 ref" href="#435R" title='R' data-ref="435R">R</a> = <a class="local col1 ref" href="#431Us" title='Us' data-ref="431Us">Us</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col5 ref" href="#435R" title='R' data-ref="435R">R</a>)) {</td></tr>
<tr><th id="1353">1353</th><td>        <b>if</b> (<a class="local col7 ref" href="#407UseC" title='UseC' data-ref="407UseC">UseC</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#435R" title='R' data-ref="435R">R</a>]</a> == <var>0</var>)</td></tr>
<tr><th id="1354">1354</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1355">1355</th><td>        <a class="local col4 ref" href="#434All0" title='All0' data-ref="434All0">All0</a> = <b>false</b>;</td></tr>
<tr><th id="1356">1356</th><td>        <b>break</b>;</td></tr>
<tr><th id="1357">1357</th><td>      }</td></tr>
<tr><th id="1358">1358</th><td>      <a class="local col3 ref" href="#433Accept" title='Accept' data-ref="433Accept">Accept</a> = <a class="local col4 ref" href="#434All0" title='All0' data-ref="434All0">All0</a>;</td></tr>
<tr><th id="1359">1359</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#425SelectHas0" title='SelectHas0' data-ref="425SelectHas0">SelectHas0</a>) {</td></tr>
<tr><th id="1360">1360</th><td>      <em>bool</em> <dfn class="local col6 decl" id="436Has0" title='Has0' data-type='bool' data-ref="436Has0">Has0</dfn> = <b>false</b>;</td></tr>
<tr><th id="1361">1361</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="437R" title='R' data-type='unsigned int' data-ref="437R">R</dfn> = <a class="local col1 ref" href="#431Us" title='Us' data-ref="431Us">Us</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv" title='(anonymous namespace)::RegisterSet::find_first' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet10find_firstEv">find_first</a>(); <a class="local col7 ref" href="#437R" title='R' data-ref="437R">R</a>; <a class="local col7 ref" href="#437R" title='R' data-ref="437R">R</a> = <a class="local col1 ref" href="#431Us" title='Us' data-ref="431Us">Us</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj" title='(anonymous namespace)::RegisterSet::find_next' data-use='c' data-ref="_ZNK12_GLOBAL__N_111RegisterSet9find_nextEj">find_next</a>(<a class="local col7 ref" href="#437R" title='R' data-ref="437R">R</a>)) {</td></tr>
<tr><th id="1362">1362</th><td>        <b>if</b> (<a class="local col7 ref" href="#407UseC" title='UseC' data-ref="407UseC">UseC</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#437R" title='R' data-ref="437R">R</a>]</a> != <var>0</var>)</td></tr>
<tr><th id="1363">1363</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1364">1364</th><td>        <a class="local col6 ref" href="#436Has0" title='Has0' data-ref="436Has0">Has0</a> = <b>true</b>;</td></tr>
<tr><th id="1365">1365</th><td>        <b>break</b>;</td></tr>
<tr><th id="1366">1366</th><td>      }</td></tr>
<tr><th id="1367">1367</th><td>      <a class="local col3 ref" href="#433Accept" title='Accept' data-ref="433Accept">Accept</a> = <a class="local col6 ref" href="#436Has0" title='Has0' data-ref="436Has0">Has0</a>;</td></tr>
<tr><th id="1368">1368</th><td>    }</td></tr>
<tr><th id="1369">1369</th><td>    <b>if</b> (<a class="local col3 ref" href="#433Accept" title='Accept' data-ref="433Accept">Accept</a>)</td></tr>
<tr><th id="1370">1370</th><td>      <a class="local col8 ref" href="#428LL" title='LL' data-ref="428LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-use='c' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#430M" title='M' data-ref="430M">M</a>);</td></tr>
<tr><th id="1371">1371</th><td>  }</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>  <i>// Remove candidates that add uses of removable registers, unless the</i></td></tr>
<tr><th id="1374">1374</th><td><i>  // removable registers are among replacement candidates.</i></td></tr>
<tr><th id="1375">1375</th><td><i>  // Recompute the removable registers, since some candidates may have</i></td></tr>
<tr><th id="1376">1376</th><td><i>  // been eliminated.</i></td></tr>
<tr><th id="1377">1377</th><td>  <a class="local col6 ref" href="#406AllRMs" title='AllRMs' data-ref="406AllRMs">AllRMs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="1378">1378</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col8 decl" id="438I" title='I' data-type='IFMapType::iterator' data-ref="438I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(); <a class="local col8 ref" href="#438I" title='I' data-ref="438I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col9 ref" href="#409End" title='End' data-ref="409End">End</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col8 ref" href="#438I" title='I' data-ref="438I">I</a>) {</td></tr>
<tr><th id="1379">1379</th><td>    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a> &amp;<dfn class="local col9 decl" id="439LL" title='LL' data-type='const IFListType &amp;' data-ref="439LL">LL</dfn> = <a class="local col8 ref" href="#438I" title='I' data-ref="438I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='r' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1380">1380</th><td>    <b>if</b> (!<a class="local col9 ref" href="#439LL" title='LL' data-ref="439LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-use='c' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1381">1381</th><td>      <a class="local col6 ref" href="#406AllRMs" title='AllRMs' data-ref="406AllRMs">AllRMs</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_" title='(anonymous namespace)::RegisterSet::insert' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSet6insertERKS0_">insert</a>(<a class="local col9 ref" href="#439LL" title='LL' data-ref="439LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNKSt6vectorixEm">[<var>0</var>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::second' data-use='r' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1382">1382</th><td>  }</td></tr>
<tr><th id="1383">1383</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col0 decl" id="440I" title='I' data-type='IFMapType::iterator' data-ref="440I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(); <a class="local col0 ref" href="#440I" title='I' data-ref="440I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col9 ref" href="#409End" title='End' data-ref="409End">End</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col0 ref" href="#440I" title='I' data-ref="440I">I</a>) {</td></tr>
<tr><th id="1384">1384</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFListType" title='(anonymous namespace)::HexagonGenInsert::IFListType' data-type='std::vector&lt;IFRecordWithRegSet&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFListType">IFListType</a> &amp;<dfn class="local col1 decl" id="441LL" title='LL' data-type='IFListType &amp;' data-ref="441LL">LL</dfn> = <a class="local col0 ref" href="#440I" title='I' data-ref="440I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='a' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1385">1385</th><td>    <b>if</b> (<a class="local col1 ref" href="#441LL" title='LL' data-ref="441LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-use='c' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1386">1386</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1387">1387</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="442SR" title='SR' data-type='unsigned int' data-ref="442SR">SR</dfn> = <a class="local col1 ref" href="#441LL" title='LL' data-ref="441LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a>, <dfn class="local col3 decl" id="443IR" title='IR' data-type='unsigned int' data-ref="443IR">IR</dfn> = <a class="local col1 ref" href="#441LL" title='LL' data-ref="441LL">LL</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='m' data-ref="std::pair::first">first</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>;</td></tr>
<tr><th id="1388">1388</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col6 ref" href="#406AllRMs" title='AllRMs' data-ref="406AllRMs">AllRMs</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSetixEj" title='(anonymous namespace)::RegisterSet::operator[]' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetixEj">[<a class="local col2 ref" href="#442SR" title='SR' data-ref="442SR">SR</a>]</a> || <a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col6 ref" href="#406AllRMs" title='AllRMs' data-ref="406AllRMs">AllRMs</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111RegisterSetixEj" title='(anonymous namespace)::RegisterSet::operator[]' data-use='c' data-ref="_ZN12_GLOBAL__N_111RegisterSetixEj">[<a class="local col3 ref" href="#443IR" title='IR' data-ref="443IR">IR</a>]</a>)</td></tr>
<tr><th id="1389">1389</th><td>      <a class="local col1 ref" href="#441LL" title='LL' data-ref="441LL">LL</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-use='c' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1390">1390</th><td>  }</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert15pruneEmptyListsEv" title='(anonymous namespace)::HexagonGenInsert::pruneEmptyLists' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneEmptyListsEv">pruneEmptyLists</a>();</td></tr>
<tr><th id="1393">1393</th><td>}</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert15generateInsertsEv" title='(anonymous namespace)::HexagonGenInsert::generateInserts' data-type='bool (anonymous namespace)::HexagonGenInsert::generateInserts()' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15generateInsertsEv">generateInserts</dfn>() {</td></tr>
<tr><th id="1396">1396</th><td>  <i>// Create a new register for each one from IFMap, and store them in the</i></td></tr>
<tr><th id="1397">1397</th><td><i>  // map.</i></td></tr>
<tr><th id="1398">1398</th><td>  <a class="tu type" href="#(anonymousnamespace)::UnsignedMap" title='(anonymous namespace)::UnsignedMap' data-ref="(anonymousnamespace)::UnsignedMap">UnsignedMap</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_111UnsignedMapC1Ev" title='(anonymous namespace)::UnsignedMap::UnsignedMap' data-use='c' data-ref="_ZN12_GLOBAL__N_111UnsignedMapC1Ev"></a><dfn class="local col4 decl" id="444RegMap" title='RegMap' data-type='(anonymous namespace)::UnsignedMap' data-ref="444RegMap">RegMap</dfn>;</td></tr>
<tr><th id="1399">1399</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col5 decl" id="445I" title='I' data-type='IFMapType::iterator' data-ref="445I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col6 decl" id="446E" title='E' data-type='IFMapType::iterator' data-ref="446E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col5 ref" href="#445I" title='I' data-ref="445I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col6 ref" href="#446E" title='E' data-ref="446E">E</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col5 ref" href="#445I" title='I' data-ref="445I">I</a>) {</td></tr>
<tr><th id="1400">1400</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="447VR" title='VR' data-type='unsigned int' data-ref="447VR">VR</dfn> = <a class="local col5 ref" href="#445I" title='I' data-ref="445I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1401">1401</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="448RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="448RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#447VR" title='VR' data-ref="447VR">VR</a>);</td></tr>
<tr><th id="1402">1402</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="449NewVR" title='NewVR' data-type='unsigned int' data-ref="449NewVR">NewVR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#448RC" title='RC' data-ref="448RC">RC</a>);</td></tr>
<tr><th id="1403">1403</th><td>    <a class="local col4 ref" href="#444RegMap" title='RegMap' data-ref="444RegMap">RegMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#447VR" title='VR' data-ref="447VR">VR</a>]</a> = <a class="local col9 ref" href="#449NewVR" title='NewVR' data-ref="449NewVR">NewVR</a>;</td></tr>
<tr><th id="1404">1404</th><td>  }</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>  <i>// We can generate the "insert" instructions using potentially stale re-</i></td></tr>
<tr><th id="1407">1407</th><td><i>  // gisters: SrcR and InsR for a given VR may be among other registers that</i></td></tr>
<tr><th id="1408">1408</th><td><i>  // are also replaced. This is fine, we will do the mass "rauw" a bit later.</i></td></tr>
<tr><th id="1409">1409</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col0 decl" id="450I" title='I' data-type='IFMapType::iterator' data-ref="450I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col1 decl" id="451E" title='E' data-type='IFMapType::iterator' data-ref="451E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col1 ref" href="#451E" title='E' data-ref="451E">E</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a>) {</td></tr>
<tr><th id="1410">1410</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="452MI" title='MI' data-type='llvm::MachineInstr *' data-ref="452MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1411">1411</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="453B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="453B">B</dfn> = *<a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1412">1412</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="454DL" title='DL' data-type='llvm::DebugLoc' data-ref="454DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1413">1413</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="455NewR" title='NewR' data-type='unsigned int' data-ref="455NewR">NewR</dfn> = <a class="local col4 ref" href="#444RegMap" title='RegMap' data-ref="444RegMap">RegMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>]</a>;</td></tr>
<tr><th id="1414">1414</th><td>    <em>bool</em> <dfn class="local col6 decl" id="456R32" title='R32' data-type='bool' data-ref="456R32">R32</dfn> = MRI-&gt;getRegClass(NewR) == &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>;</td></tr>
<tr><th id="1415">1415</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="457D" title='D' data-type='const llvm::MCInstrDesc &amp;' data-ref="457D">D</dfn> = R32 ? HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_insert&apos; in namespace &apos;llvm::Hexagon&apos;">S2_insert</span>)</td></tr>
<tr><th id="1416">1416</th><td>                               : HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_insertp&apos; in namespace &apos;llvm::Hexagon&apos;">S2_insertp</span>);</td></tr>
<tr><th id="1417">1417</th><td>    <a class="tu type" href="#(anonymousnamespace)::IFRecord" title='(anonymous namespace)::IFRecord' data-ref="(anonymousnamespace)::IFRecord">IFRecord</a> <dfn class="local col8 decl" id="458IF" title='IF' data-type='(anonymous namespace)::IFRecord' data-ref="458IF">IF</dfn> = <a class="tu ref fake" href="#462" title='(anonymous namespace)::IFRecord::IFRecord' data-use='c' data-ref="_ZN12_GLOBAL__N_18IFRecordC1ERKS0_"></a><a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::second' data-use='m' data-ref="std::pair::second">second</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-use='c' data-ref="_ZNSt6vectorixEm">[<var>0</var>]</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;::first' data-use='r' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1418">1418</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="459Wdh" title='Wdh' data-type='unsigned int' data-ref="459Wdh">Wdh</dfn> = <a class="local col8 ref" href="#458IF" title='IF' data-ref="458IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Wdh" title='(anonymous namespace)::IFRecord::Wdh' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Wdh">Wdh</a>, <dfn class="local col0 decl" id="460Off" title='Off' data-type='unsigned int' data-ref="460Off">Off</dfn> = <a class="local col8 ref" href="#458IF" title='IF' data-ref="458IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::Off" title='(anonymous namespace)::IFRecord::Off' data-use='r' data-ref="(anonymousnamespace)::IFRecord::Off">Off</a>;</td></tr>
<tr><th id="1419">1419</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="461InsS" title='InsS' data-type='unsigned int' data-ref="461InsS">InsS</dfn> = <var>0</var>;</td></tr>
<tr><th id="1420">1420</th><td>    <b>if</b> (R32 &amp;&amp; MRI-&gt;getRegClass(IF.InsR) == &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>) {</td></tr>
<tr><th id="1421">1421</th><td>      <a class="local col1 ref" href="#461InsS" title='InsS' data-ref="461InsS">InsS</a> = <span class="namespace">Hexagon::</span><span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_lo&apos;?"><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">isub_lo</a></span>;</td></tr>
<tr><th id="1422">1422</th><td>      <b>if</b> (<a class="local col0 ref" href="#460Off" title='Off' data-ref="460Off">Off</a> &gt;= <var>32</var>) {</td></tr>
<tr><th id="1423">1423</th><td>        <a class="local col1 ref" href="#461InsS" title='InsS' data-ref="461InsS">InsS</a> = <span class="namespace">Hexagon::</span><span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_hi&apos;?"><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">isub_hi</a></span>;</td></tr>
<tr><th id="1424">1424</th><td>        <a class="local col0 ref" href="#460Off" title='Off' data-ref="460Off">Off</a> -= <var>32</var>;</td></tr>
<tr><th id="1425">1425</th><td>      }</td></tr>
<tr><th id="1426">1426</th><td>    }</td></tr>
<tr><th id="1427">1427</th><td>    <i>// Advance to the proper location for inserting instructions. This could</i></td></tr>
<tr><th id="1428">1428</th><td><i>    // be B.end().</i></td></tr>
<tr><th id="1429">1429</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="462At" title='At' data-type='MachineBasicBlock::iterator' data-ref="462At">At</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>;</td></tr>
<tr><th id="1430">1430</th><td>    <b>if</b> (<a class="local col2 ref" href="#452MI" title='MI' data-ref="452MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="1431">1431</th><td>      <a class="local col2 ref" href="#462At" title='At' data-ref="462At">At</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col3 ref" href="#453B" title='B' data-ref="453B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#453B" title='B' data-ref="453B">B</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#462At" title='At' data-ref="462At">At</a>, <a class="local col4 ref" href="#454DL" title='DL' data-ref="454DL">DL</a>, <a class="local col7 ref" href="#457D" title='D' data-ref="457D">D</a>, <a class="local col5 ref" href="#455NewR" title='NewR' data-ref="455NewR">NewR</a>)</td></tr>
<tr><th id="1434">1434</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#458IF" title='IF' data-ref="458IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a>)</td></tr>
<tr><th id="1435">1435</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#458IF" title='IF' data-ref="458IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>, <var>0</var>, <a class="local col1 ref" href="#461InsS" title='InsS' data-ref="461InsS">InsS</a>)</td></tr>
<tr><th id="1436">1436</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#459Wdh" title='Wdh' data-ref="459Wdh">Wdh</a>)</td></tr>
<tr><th id="1437">1437</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#460Off" title='Off' data-ref="460Off">Off</a>);</td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col8 ref" href="#458IF" title='IF' data-ref="458IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::SrcR" title='(anonymous namespace)::IFRecord::SrcR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::SrcR">SrcR</a>);</td></tr>
<tr><th id="1440">1440</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col8 ref" href="#458IF" title='IF' data-ref="458IF">IF</a>.<a class="tu ref" href="#(anonymousnamespace)::IFRecord::InsR" title='(anonymous namespace)::IFRecord::InsR' data-use='r' data-ref="(anonymousnamespace)::IFRecord::InsR">InsR</a>);</td></tr>
<tr><th id="1441">1441</th><td>  }</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col3 decl" id="463I" title='I' data-type='IFMapType::iterator' data-ref="463I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col4 decl" id="464E" title='E' data-type='IFMapType::iterator' data-ref="464E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col3 ref" href="#463I" title='I' data-ref="463I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col4 ref" href="#464E" title='E' data-ref="464E">E</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col3 ref" href="#463I" title='I' data-ref="463I">I</a>) {</td></tr>
<tr><th id="1444">1444</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="465DefI" title='DefI' data-type='llvm::MachineInstr *' data-ref="465DefI">DefI</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col3 ref" href="#463I" title='I' data-ref="463I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1445">1445</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col3 ref" href="#463I" title='I' data-ref="463I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>, <a class="local col4 ref" href="#444RegMap" title='RegMap' data-ref="444RegMap">RegMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#463I" title='I' data-ref="463I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>]</a>);</td></tr>
<tr><th id="1446">1446</th><td>    <a class="local col5 ref" href="#465DefI" title='DefI' data-ref="465DefI">DefI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1447">1447</th><td>  }</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1450">1450</th><td>}</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert14removeDeadCodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::HexagonGenInsert::removeDeadCode' data-type='bool (anonymous namespace)::HexagonGenInsert::removeDeadCode(MachineDomTreeNode * N)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14removeDeadCodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">removeDeadCode</dfn>(<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col6 decl" id="466N" title='N' data-type='MachineDomTreeNode *' data-ref="466N">N</dfn>) {</td></tr>
<tr><th id="1453">1453</th><td>  <em>bool</em> <dfn class="local col7 decl" id="467Changed" title='Changed' data-type='bool' data-ref="467Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col8 decl" id="468DTN" title='DTN' data-type='llvm::DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt; *' data-ref="468DTN">DTN</dfn> : <a class="ref" href="../../../include/llvm/ADT/GraphTraits.h.html#_ZN4llvm8childrenERKNS_11GraphTraitsIT_E7NodeRefE" title='llvm::children' data-ref="_ZN4llvm8childrenERKNS_11GraphTraitsIT_E7NodeRefE">children</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*&gt;(<a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>))</td></tr>
<tr><th id="1456">1456</th><td>    <a class="local col7 ref" href="#467Changed" title='Changed' data-ref="467Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert14removeDeadCodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::HexagonGenInsert::removeDeadCode' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14removeDeadCodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">removeDeadCode</a>(<a class="local col8 ref" href="#468DTN" title='DTN' data-ref="468DTN">DTN</a>);</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="469B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="469B">B</dfn> = <a class="local col6 ref" href="#466N" title='N' data-ref="466N">N</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="1459">1459</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col0 decl" id="470Instrs" title='Instrs' data-type='std::vector&lt;MachineInstr *&gt;' data-ref="470Instrs">Instrs</dfn>;</td></tr>
<tr><th id="1460">1460</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="471I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="471I">I</dfn> = <a class="local col9 ref" href="#469B" title='B' data-ref="469B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col2 decl" id="472E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="472E">E</dfn> = <a class="local col9 ref" href="#469B" title='B' data-ref="469B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col1 ref" href="#471I" title='I' data-ref="471I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#472E" title='E' data-ref="472E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#471I" title='I' data-ref="471I">I</a>)</td></tr>
<tr><th id="1461">1461</th><td>    <a class="local col0 ref" href="#470Instrs" title='Instrs' data-ref="470Instrs">Instrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#471I" title='I' data-ref="471I">I</a>);</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="473I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;' data-ref="473I">I</dfn> = <a class="local col0 ref" href="#470Instrs" title='Instrs' data-ref="470Instrs">Instrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <dfn class="local col4 decl" id="474E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;' data-ref="474E">E</dfn> = <a class="local col0 ref" href="#470Instrs" title='Instrs' data-ref="470Instrs">Instrs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col3 ref" href="#473I" title='I' data-ref="473I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col4 ref" href="#474E" title='E' data-ref="474E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col3 ref" href="#473I" title='I' data-ref="473I">I</a>) {</td></tr>
<tr><th id="1464">1464</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="475MI" title='MI' data-type='llvm::MachineInstr *' data-ref="475MI">MI</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col3 ref" href="#473I" title='I' data-ref="473I">I</a>;</td></tr>
<tr><th id="1465">1465</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="476Opc" title='Opc' data-type='unsigned int' data-ref="476Opc">Opc</dfn> = <a class="local col5 ref" href="#475MI" title='MI' data-ref="475MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1466">1466</th><td>    <i>// Do not touch lifetime markers. This is why the target-independent DCE</i></td></tr>
<tr><th id="1467">1467</th><td><i>    // cannot be used.</i></td></tr>
<tr><th id="1468">1468</th><td>    <b>if</b> (<a class="local col6 ref" href="#476Opc" title='Opc' data-ref="476Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#106" title='llvm::TargetOpcode::LIFETIME_START' data-ref="llvm::TargetOpcode::LIFETIME_START">LIFETIME_START</a> ||</td></tr>
<tr><th id="1469">1469</th><td>        <a class="local col6 ref" href="#476Opc" title='Opc' data-ref="476Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#107" title='llvm::TargetOpcode::LIFETIME_END' data-ref="llvm::TargetOpcode::LIFETIME_END">LIFETIME_END</a>)</td></tr>
<tr><th id="1470">1470</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1471">1471</th><td>    <em>bool</em> <dfn class="local col7 decl" id="477Store" title='Store' data-type='bool' data-ref="477Store">Store</dfn> = <b>false</b>;</td></tr>
<tr><th id="1472">1472</th><td>    <b>if</b> (<a class="local col5 ref" href="#475MI" title='MI' data-ref="475MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() || !<a class="local col5 ref" href="#475MI" title='MI' data-ref="475MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<b>nullptr</b>, <span class='refarg'><a class="local col7 ref" href="#477Store" title='Store' data-ref="477Store">Store</a></span>))</td></tr>
<tr><th id="1473">1473</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td>    <em>bool</em> <dfn class="local col8 decl" id="478AllDead" title='AllDead' data-type='bool' data-ref="478AllDead">AllDead</dfn> = <b>true</b>;</td></tr>
<tr><th id="1476">1476</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="479Regs" title='Regs' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="479Regs">Regs</dfn>;</td></tr>
<tr><th id="1477">1477</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="480MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="480MO">MO</dfn> : <a class="local col5 ref" href="#475MI" title='MI' data-ref="475MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1478">1478</th><td>      <b>if</b> (!<a class="local col0 ref" href="#480MO" title='MO' data-ref="480MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#480MO" title='MO' data-ref="480MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1479">1479</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1480">1480</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="481R" title='R' data-type='unsigned int' data-ref="481R">R</dfn> = <a class="local col0 ref" href="#480MO" title='MO' data-ref="480MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1481">1481</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#481R" title='R' data-ref="481R">R</a>) ||</td></tr>
<tr><th id="1482">1482</th><td>          !<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col1 ref" href="#481R" title='R' data-ref="481R">R</a>)) {</td></tr>
<tr><th id="1483">1483</th><td>        <a class="local col8 ref" href="#478AllDead" title='AllDead' data-ref="478AllDead">AllDead</a> = <b>false</b>;</td></tr>
<tr><th id="1484">1484</th><td>        <b>break</b>;</td></tr>
<tr><th id="1485">1485</th><td>      }</td></tr>
<tr><th id="1486">1486</th><td>      <a class="local col9 ref" href="#479Regs" title='Regs' data-ref="479Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#481R" title='R' data-ref="481R">R</a>);</td></tr>
<tr><th id="1487">1487</th><td>    }</td></tr>
<tr><th id="1488">1488</th><td>    <b>if</b> (!<a class="local col8 ref" href="#478AllDead" title='AllDead' data-ref="478AllDead">AllDead</a>)</td></tr>
<tr><th id="1489">1489</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1490">1490</th><td></td></tr>
<tr><th id="1491">1491</th><td>    <a class="local col9 ref" href="#469B" title='B' data-ref="469B">B</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col5 ref" href="#475MI" title='MI' data-ref="475MI">MI</a>);</td></tr>
<tr><th id="1492">1492</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="482I" title='I' data-type='unsigned int' data-ref="482I">I</dfn> = <var>0</var>, <dfn class="local col3 decl" id="483N" title='N' data-type='unsigned int' data-ref="483N">N</dfn> = <a class="local col9 ref" href="#479Regs" title='Regs' data-ref="479Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col2 ref" href="#482I" title='I' data-ref="482I">I</a> != <a class="local col3 ref" href="#483N" title='N' data-ref="483N">N</a>; ++<a class="local col2 ref" href="#482I" title='I' data-ref="482I">I</a>)</td></tr>
<tr><th id="1493">1493</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj" title='llvm::MachineRegisterInfo::markUsesInDebugValueAsUndef' data-ref="_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj">markUsesInDebugValueAsUndef</a>(<a class="local col9 ref" href="#479Regs" title='Regs' data-ref="479Regs">Regs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#482I" title='I' data-ref="482I">I</a>]</a>);</td></tr>
<tr><th id="1494">1494</th><td>    <a class="local col7 ref" href="#467Changed" title='Changed' data-ref="467Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1495">1495</th><td>  }</td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td>  <b>return</b> <a class="local col7 ref" href="#467Changed" title='Changed' data-ref="467Changed">Changed</a>;</td></tr>
<tr><th id="1498">1498</th><td>}</td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116HexagonGenInsert20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonGenInsert::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonGenInsert::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="484MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="484MF">MF</dfn>) {</td></tr>
<tr><th id="1501">1501</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col4 ref" href="#484MF" title='MF' data-ref="484MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1502">1502</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td>  <em>bool</em> <dfn class="local col5 decl" id="485Timing" title='Timing' data-type='bool' data-ref="485Timing">Timing</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptTiming" title='OptTiming' data-use='m' data-ref="OptTiming">OptTiming</a>, <dfn class="local col6 decl" id="486TimingDetail" title='TimingDetail' data-type='bool' data-ref="486TimingDetail">TimingDetail</dfn> = <a class="local col5 ref" href="#485Timing" title='Timing' data-ref="485Timing">Timing</a> &amp;&amp; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptTimingDetail" title='OptTimingDetail' data-use='m' data-ref="OptTimingDetail">OptTimingDetail</a>;</td></tr>
<tr><th id="1505">1505</th><td>  <em>bool</em> <dfn class="local col7 decl" id="487Changed" title='Changed' data-type='bool' data-ref="487Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>  <i>// Sanity check: one, but not both.</i></td></tr>
<tr><th id="1508">1508</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!OptSelectAll0 || !OptSelectHas0) ? void (0) : __assert_fail (&quot;!OptSelectAll0 || !OptSelectHas0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp&quot;, 1508, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptSelectAll0" title='OptSelectAll0' data-use='m' data-ref="OptSelectAll0">OptSelectAll0</a> || !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptSelectHas0" title='OptSelectHas0' data-use='m' data-ref="OptSelectHas0">OptSelectHas0</a>);</td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-use='c' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1511">1511</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::BaseOrd" title='(anonymous namespace)::HexagonGenInsert::BaseOrd' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::BaseOrd">BaseOrd</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1512">1512</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CellOrd" title='(anonymous namespace)::HexagonGenInsert::CellOrd' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::CellOrd">CellOrd</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="488ST" title='ST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="488ST">ST</dfn> = <a class="local col4 ref" href="#484MF" title='MF' data-ref="484MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="1515">1515</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::HII" title='(anonymous namespace)::HexagonGenInsert::HII' data-use='w' data-ref="(anonymousnamespace)::HexagonGenInsert::HII">HII</a> = <a class="local col8 ref" href="#488ST" title='ST' data-ref="488ST">ST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1516">1516</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::HRI" title='(anonymous namespace)::HexagonGenInsert::HRI' data-use='w' data-ref="(anonymousnamespace)::HexagonGenInsert::HRI">HRI</a> = <a class="local col8 ref" href="#488ST" title='ST' data-ref="488ST">ST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1517">1517</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MFN" title='(anonymous namespace)::HexagonGenInsert::MFN' data-use='w' data-ref="(anonymousnamespace)::HexagonGenInsert::MFN">MFN</a> = &amp;<a class="local col4 ref" href="#484MF" title='MF' data-ref="484MF">MF</a>;</td></tr>
<tr><th id="1518">1518</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='w' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a> = &amp;<a class="local col4 ref" href="#484MF" title='MF' data-ref="484MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1519">1519</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MDT" title='(anonymous namespace)::HexagonGenInsert::MDT' data-use='w' data-ref="(anonymousnamespace)::HexagonGenInsert::MDT">MDT</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td>  <i>// Clean up before any further processing, so that dead code does not</i></td></tr>
<tr><th id="1522">1522</th><td><i>  // get used in a newly generated "insert" instruction. Have a custom</i></td></tr>
<tr><th id="1523">1523</th><td><i>  // version of DCE that preserves lifetime markers. Without it, merging</i></td></tr>
<tr><th id="1524">1524</th><td><i>  // of stack objects can fail to recognize and merge disjoint objects</i></td></tr>
<tr><th id="1525">1525</th><td><i>  // leading to unnecessary stack growth.</i></td></tr>
<tr><th id="1526">1526</th><td>  <a class="local col7 ref" href="#487Changed" title='Changed' data-ref="487Changed">Changed</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert14removeDeadCodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::HexagonGenInsert::removeDeadCode' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14removeDeadCodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">removeDeadCode</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MDT" title='(anonymous namespace)::HexagonGenInsert::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree11getRootNodeEv" title='llvm::MachineDominatorTree::getRootNode' data-ref="_ZNK4llvm20MachineDominatorTree11getRootNodeEv">getRootNode</a>());</td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td>  <em>const</em> <a class="type" href="HexagonBitTracker.h.html#llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</a> <dfn class="local col9 decl" id="489HE" title='HE' data-type='const llvm::HexagonEvaluator' data-ref="489HE">HE</dfn><a class="ref" href="HexagonBitTracker.h.html#_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE" title='llvm::HexagonEvaluator::HexagonEvaluator' data-ref="_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE">(</a>*<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::HRI" title='(anonymous namespace)::HexagonGenInsert::HRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::HRI">HRI</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MRI" title='(anonymous namespace)::HexagonGenInsert::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MRI">MRI</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::HII" title='(anonymous namespace)::HexagonGenInsert::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::HII">HII</a>, <a class="local col4 ref" href="#484MF" title='MF' data-ref="484MF">MF</a>);</td></tr>
<tr><th id="1529">1529</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a> <dfn class="local col0 decl" id="490BTLoc" title='BTLoc' data-type='llvm::BitTracker' data-ref="490BTLoc">BTLoc</dfn><a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE" title='llvm::BitTracker::BitTracker' data-ref="_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE">(</a><a class="local col9 ref" href="#489HE" title='HE' data-ref="489HE">HE</a>, <a class="local col4 ref" href="#484MF" title='MF' data-ref="484MF">MF</a>);</td></tr>
<tr><th id="1530">1530</th><td>  <a class="local col0 ref" href="#490BTLoc" title='BTLoc' data-ref="490BTLoc">BTLoc</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker5traceEb" title='llvm::BitTracker::trace' data-ref="_ZN4llvm10BitTracker5traceEb">trace</a>(<a class="tu ref" href="#_ZL7isDebugv" title='isDebug' data-use='c' data-ref="_ZL7isDebugv">isDebug</a>());</td></tr>
<tr><th id="1531">1531</th><td>  <a class="local col0 ref" href="#490BTLoc" title='BTLoc' data-ref="490BTLoc">BTLoc</a>.<a class="ref" href="BitTracker.h.html#_ZN4llvm10BitTracker3runEv" title='llvm::BitTracker::run' data-ref="_ZN4llvm10BitTracker3runEv">run</a>();</td></tr>
<tr><th id="1532">1532</th><td>  <a class="tu type" href="#(anonymousnamespace)::CellMapShadow" title='(anonymous namespace)::CellMapShadow' data-ref="(anonymousnamespace)::CellMapShadow">CellMapShadow</a> <dfn class="local col1 decl" id="491MS" title='MS' data-type='(anonymous namespace)::CellMapShadow' data-ref="491MS">MS</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_113CellMapShadowC1ERKN4llvm10BitTrackerE" title='(anonymous namespace)::CellMapShadow::CellMapShadow' data-use='c' data-ref="_ZN12_GLOBAL__N_113CellMapShadowC1ERKN4llvm10BitTrackerE">(</a><a class="local col0 ref" href="#490BTLoc" title='BTLoc' data-ref="490BTLoc">BTLoc</a>);</td></tr>
<tr><th id="1533">1533</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CMS" title='(anonymous namespace)::HexagonGenInsert::CMS' data-use='w' data-ref="(anonymousnamespace)::HexagonGenInsert::CMS">CMS</a> = &amp;<a class="local col1 ref" href="#491MS" title='MS' data-ref="491MS">MS</a>;</td></tr>
<tr><th id="1534">1534</th><td></td></tr>
<tr><th id="1535">1535</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingMFERNS_16RegisterOrderingE" title='(anonymous namespace)::HexagonGenInsert::buildOrderingMF' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingMFERNS_16RegisterOrderingE">buildOrderingMF</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::BaseOrd" title='(anonymous namespace)::HexagonGenInsert::BaseOrd' data-use='a' data-ref="(anonymousnamespace)::HexagonGenInsert::BaseOrd">BaseOrd</a></span>);</td></tr>
<tr><th id="1536">1536</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingBTERNS_16RegisterOrderingES2_" title='(anonymous namespace)::HexagonGenInsert::buildOrderingBT' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert15buildOrderingBTERNS_16RegisterOrderingES2_">buildOrderingBT</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::BaseOrd" title='(anonymous namespace)::HexagonGenInsert::BaseOrd' data-use='a' data-ref="(anonymousnamespace)::HexagonGenInsert::BaseOrd">BaseOrd</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CellOrd" title='(anonymous namespace)::HexagonGenInsert::CellOrd' data-use='a' data-ref="(anonymousnamespace)::HexagonGenInsert::CellOrd">CellOrd</a></span>);</td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL7isDebugv" title='isDebug' data-use='c' data-ref="_ZL7isDebugv">isDebug</a>()) {</td></tr>
<tr><th id="1539">1539</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cell ordering:\n"</q>;</td></tr>
<tr><th id="1540">1540</th><td>    <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::RegisterOrdering" title='(anonymous namespace)::RegisterOrdering' data-ref="(anonymousnamespace)::RegisterOrdering">RegisterOrdering</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935">iterator</a> <dfn class="local col2 decl" id="492I" title='I' data-type='RegisterOrdering::iterator' data-ref="492I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CellOrd" title='(anonymous namespace)::HexagonGenInsert::CellOrd' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::CellOrd">CellOrd</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col3 decl" id="493E" title='E' data-type='RegisterOrdering::iterator' data-ref="493E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CellOrd" title='(anonymous namespace)::HexagonGenInsert::CellOrd' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::CellOrd">CellOrd</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>();</td></tr>
<tr><th id="1541">1541</th><td>        <a class="local col2 ref" href="#492I" title='I' data-ref="492I">I</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col3 ref" href="#493E" title='E' data-ref="493E">E</a>; <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col2 ref" href="#492I" title='I' data-ref="492I">I</a>) {</td></tr>
<tr><th id="1542">1542</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="494VR" title='VR' data-type='unsigned int' data-ref="494VR">VR</dfn> = <a class="local col2 ref" href="#492I" title='I' data-ref="492I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>, <dfn class="local col5 decl" id="495Pos" title='Pos' data-type='unsigned int' data-ref="495Pos">Pos</dfn> = <a class="local col2 ref" href="#492I" title='I' data-ref="492I">I</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1543">1543</th><td>      dbgs() &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(VR, HRI) &lt;&lt; <q>" -&gt; "</q> &lt;&lt; Pos &lt;&lt; <q>"\n"</q>;</td></tr>
<tr><th id="1544">1544</th><td>    }</td></tr>
<tr><th id="1545">1545</th><td>  }</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>  <i>// Collect candidates for conversion into the insert forms.</i></td></tr>
<tr><th id="1548">1548</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="496RootB" title='RootB' data-type='llvm::MachineBasicBlock *' data-ref="496RootB">RootB</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::MDT" title='(anonymous namespace)::HexagonGenInsert::MDT' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::MDT">MDT</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getRootEv" title='llvm::MachineDominatorTree::getRoot' data-ref="_ZNK4llvm20MachineDominatorTree7getRootEv">getRoot</a>();</td></tr>
<tr><th id="1549">1549</th><td>  <a class="tu type" href="#(anonymousnamespace)::OrderedRegisterList" title='(anonymous namespace)::OrderedRegisterList' data-ref="(anonymousnamespace)::OrderedRegisterList">OrderedRegisterList</a> <dfn class="local col7 decl" id="497AvailR" title='AvailR' data-type='(anonymous namespace)::OrderedRegisterList' data-ref="497AvailR">AvailR</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_119OrderedRegisterListC1ERKNS_16RegisterOrderingE" title='(anonymous namespace)::OrderedRegisterList::OrderedRegisterList' data-use='c' data-ref="_ZN12_GLOBAL__N_119OrderedRegisterListC1ERKNS_16RegisterOrderingE">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::CellOrd" title='(anonymous namespace)::HexagonGenInsert::CellOrd' data-use='r' data-ref="(anonymousnamespace)::HexagonGenInsert::CellOrd">CellOrd</a>);</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td>  <em>const</em> <em>char</em> *<em>const</em> <dfn class="local col8 decl" id="498TGName" title='TGName' data-type='const char *const' data-ref="498TGName">TGName</dfn> = <q>"hexinsert"</q>;</td></tr>
<tr><th id="1552">1552</th><td>  <em>const</em> <em>char</em> *<em>const</em> <dfn class="local col9 decl" id="499TGDesc" title='TGDesc' data-type='const char *const' data-ref="499TGDesc">TGDesc</dfn> = <q>"Generate Insert Instructions"</q>;</td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td>  {</td></tr>
<tr><th id="1555">1555</th><td>    <a class="type" href="../../../include/llvm/Support/Timer.h.html#llvm::NamedRegionTimer" title='llvm::NamedRegionTimer' data-ref="llvm::NamedRegionTimer">NamedRegionTimer</a> <dfn class="local col0 decl" id="500_T" title='_T' data-type='llvm::NamedRegionTimer' data-ref="500_T">_T</dfn><a class="ref" href="../../../include/llvm/Support/Timer.h.html#_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b" title='llvm::NamedRegionTimer::NamedRegionTimer' data-ref="_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"collection"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"collection"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col8 ref" href="#498TGName" title='TGName' data-ref="498TGName">TGName</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col9 ref" href="#499TGDesc" title='TGDesc' data-ref="499TGDesc">TGDesc</a>,</td></tr>
<tr><th id="1556">1556</th><td>                        <a class="local col6 ref" href="#486TimingDetail" title='TimingDetail' data-ref="486TimingDetail">TimingDetail</a>);</td></tr>
<tr><th id="1557">1557</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert14collectInBlockEPN4llvm17MachineBasicBlockERNS_19OrderedRegisterListE" title='(anonymous namespace)::HexagonGenInsert::collectInBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert14collectInBlockEPN4llvm17MachineBasicBlockERNS_19OrderedRegisterListE">collectInBlock</a>(<a class="local col6 ref" href="#496RootB" title='RootB' data-ref="496RootB">RootB</a>, <span class='refarg'><a class="local col7 ref" href="#497AvailR" title='AvailR' data-ref="497AvailR">AvailR</a></span>);</td></tr>
<tr><th id="1558">1558</th><td>    <i>// Complete the information gathered in IFMap.</i></td></tr>
<tr><th id="1559">1559</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert25computeRemovableRegistersEv" title='(anonymous namespace)::HexagonGenInsert::computeRemovableRegisters' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert25computeRemovableRegistersEv">computeRemovableRegisters</a>();</td></tr>
<tr><th id="1560">1560</th><td>  }</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL7isDebugv" title='isDebug' data-use='c' data-ref="_ZL7isDebugv">isDebug</a>()) {</td></tr>
<tr><th id="1563">1563</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Candidates after collection:\n"</q>;</td></tr>
<tr><th id="1564">1564</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv" title='(anonymous namespace)::HexagonGenInsert::dump_map' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv">dump_map</a>();</td></tr>
<tr><th id="1565">1565</th><td>  }</td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5emptyEv" title='llvm::DenseMapBase::empty' data-use='c' data-ref="_ZNK4llvm12DenseMapBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1568">1568</th><td>    <b>return</b> <a class="local col7 ref" href="#487Changed" title='Changed' data-ref="487Changed">Changed</a>;</td></tr>
<tr><th id="1569">1569</th><td></td></tr>
<tr><th id="1570">1570</th><td>  {</td></tr>
<tr><th id="1571">1571</th><td>    <a class="type" href="../../../include/llvm/Support/Timer.h.html#llvm::NamedRegionTimer" title='llvm::NamedRegionTimer' data-ref="llvm::NamedRegionTimer">NamedRegionTimer</a> <dfn class="local col1 decl" id="501_T" title='_T' data-type='llvm::NamedRegionTimer' data-ref="501_T">_T</dfn><a class="ref" href="../../../include/llvm/Support/Timer.h.html#_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b" title='llvm::NamedRegionTimer::NamedRegionTimer' data-ref="_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"pruning"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"pruning"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col8 ref" href="#498TGName" title='TGName' data-ref="498TGName">TGName</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col9 ref" href="#499TGDesc" title='TGDesc' data-ref="499TGDesc">TGDesc</a>, <a class="local col6 ref" href="#486TimingDetail" title='TimingDetail' data-ref="486TimingDetail">TimingDetail</a>);</td></tr>
<tr><th id="1572">1572</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert15pruneCandidatesEv" title='(anonymous namespace)::HexagonGenInsert::pruneCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15pruneCandidatesEv">pruneCandidates</a>();</td></tr>
<tr><th id="1573">1573</th><td>  }</td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL7isDebugv" title='isDebug' data-use='c' data-ref="_ZL7isDebugv">isDebug</a>()) {</td></tr>
<tr><th id="1576">1576</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Candidates after pruning:\n"</q>;</td></tr>
<tr><th id="1577">1577</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv" title='(anonymous namespace)::HexagonGenInsert::dump_map' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv">dump_map</a>();</td></tr>
<tr><th id="1578">1578</th><td>  }</td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5emptyEv" title='llvm::DenseMapBase::empty' data-use='c' data-ref="_ZNK4llvm12DenseMapBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1581">1581</th><td>    <b>return</b> <a class="local col7 ref" href="#487Changed" title='Changed' data-ref="487Changed">Changed</a>;</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>  {</td></tr>
<tr><th id="1584">1584</th><td>    <a class="type" href="../../../include/llvm/Support/Timer.h.html#llvm::NamedRegionTimer" title='llvm::NamedRegionTimer' data-ref="llvm::NamedRegionTimer">NamedRegionTimer</a> <dfn class="local col2 decl" id="502_T" title='_T' data-type='llvm::NamedRegionTimer' data-ref="502_T">_T</dfn><a class="ref" href="../../../include/llvm/Support/Timer.h.html#_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b" title='llvm::NamedRegionTimer::NamedRegionTimer' data-ref="_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"selection"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"selection"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col8 ref" href="#498TGName" title='TGName' data-ref="498TGName">TGName</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col9 ref" href="#499TGDesc" title='TGDesc' data-ref="499TGDesc">TGDesc</a>, <a class="local col6 ref" href="#486TimingDetail" title='TimingDetail' data-ref="486TimingDetail">TimingDetail</a>);</td></tr>
<tr><th id="1585">1585</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert16selectCandidatesEv" title='(anonymous namespace)::HexagonGenInsert::selectCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert16selectCandidatesEv">selectCandidates</a>();</td></tr>
<tr><th id="1586">1586</th><td>  }</td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL7isDebugv" title='isDebug' data-use='c' data-ref="_ZL7isDebugv">isDebug</a>()) {</td></tr>
<tr><th id="1589">1589</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Candidates after selection:\n"</q>;</td></tr>
<tr><th id="1590">1590</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv" title='(anonymous namespace)::HexagonGenInsert::dump_map' data-use='c' data-ref="_ZNK12_GLOBAL__N_116HexagonGenInsert8dump_mapEv">dump_map</a>();</td></tr>
<tr><th id="1591">1591</th><td>  }</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>  <i>// Filter out vregs beyond the cutoff.</i></td></tr>
<tr><th id="1594">1594</th><td>  <b>if</b> (<a class="tu ref" href="#VRegIndexCutoff" title='VRegIndexCutoff' data-use='m' data-ref="VRegIndexCutoff">VRegIndexCutoff</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option11getPositionEv" title='llvm::cl::Option::getPosition' data-ref="_ZNK4llvm2cl6Option11getPositionEv">getPosition</a>()) {</td></tr>
<tr><th id="1595">1595</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="503Cutoff" title='Cutoff' data-type='unsigned int' data-ref="503Cutoff">Cutoff</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VRegIndexCutoff" title='VRegIndexCutoff' data-use='m' data-ref="VRegIndexCutoff">VRegIndexCutoff</a>;</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td>    <b>using</b> <dfn class="local col4 typedef" id="504IterListType" title='IterListType' data-type='SmallVector&lt;IFMapType::iterator, 16&gt;' data-ref="504IterListType">IterListType</dfn> = <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a>, <var>16</var>&gt;;</td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td>    <a class="local col4 typedef" href="#504IterListType" title='IterListType' data-type='SmallVector&lt;IFMapType::iterator, 16&gt;' data-ref="504IterListType">IterListType</a> <a class="tu ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="505Out" title='Out' data-type='IterListType' data-ref="505Out">Out</dfn>;</td></tr>
<tr><th id="1600">1600</th><td>    <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::HexagonGenInsert::IFMapType" title='(anonymous namespace)::HexagonGenInsert::IFMapType' data-type='DenseMap&lt;unsigned int, IFListType&gt;' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMapType">IFMapType</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{std::pair{(anonymousnamespace)::IFRecord,(anonymousnamespace)::RegisterSet},std::allocator{s13942304">iterator</a> <dfn class="local col6 decl" id="506I" title='I' data-type='IFMapType::iterator' data-ref="506I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-use='c' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col7 decl" id="507E" title='E' data-type='IFMapType::iterator' data-ref="507E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-use='c' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col6 ref" href="#506I" title='I' data-ref="506I">I</a> <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col7 ref" href="#507E" title='E' data-ref="507E">E</a>; <a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col6 ref" href="#506I" title='I' data-ref="506I">I</a>) {</td></tr>
<tr><th id="1601">1601</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="508Idx" title='Idx' data-type='unsigned int' data-ref="508Idx">Idx</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col6 ref" href="#506I" title='I' data-ref="506I">I</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-use='c' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;::first' data-use='r' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="1602">1602</th><td>      <b>if</b> (<a class="local col8 ref" href="#508Idx" title='Idx' data-ref="508Idx">Idx</a> &gt;= <a class="local col3 ref" href="#503Cutoff" title='Cutoff' data-ref="503Cutoff">Cutoff</a>)</td></tr>
<tr><th id="1603">1603</th><td>        <a class="local col5 ref" href="#505Out" title='Out' data-ref="505Out">Out</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#506I" title='I' data-ref="506I">I</a>);</td></tr>
<tr><th id="1604">1604</th><td>    }</td></tr>
<tr><th id="1605">1605</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="509i" title='i' data-type='unsigned int' data-ref="509i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="510n" title='n' data-type='unsigned int' data-ref="510n">n</dfn> = <a class="local col5 ref" href="#505Out" title='Out' data-ref="505Out">Out</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#509i" title='i' data-ref="509i">i</a> &lt; <a class="local col0 ref" href="#510n" title='n' data-ref="510n">n</a>; ++<a class="local col9 ref" href="#509i" title='i' data-ref="509i">i</a>)</td></tr>
<tr><th id="1606">1606</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-use='c' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="tu ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt;, std::allocator&lt;std::pair&lt;(anonymous namespace)::IFRecord, (anonymous namespace)::RegisterSet&gt; &gt; &gt; &gt;, false&gt;::DenseMapIterator' data-use='c' data-ref="_ZN4llvm16DenseMapIteratorIjSt6vectorISt4pairIN12_GLOBAL__N_18IFRecordENS3_11RegisterSetEESaIS6_EENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS8_EELb0EEC1ERKSE_"></a><a class="local col5 ref" href="#505Out" title='Out' data-ref="505Out">Out</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#509i" title='i' data-ref="509i">i</a>]</a>);</td></tr>
<tr><th id="1607">1607</th><td>  }</td></tr>
<tr><th id="1608">1608</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonGenInsert::IFMap" title='(anonymous namespace)::HexagonGenInsert::IFMap' data-use='m' data-ref="(anonymousnamespace)::HexagonGenInsert::IFMap">IFMap</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5emptyEv" title='llvm::DenseMapBase::empty' data-use='c' data-ref="_ZNK4llvm12DenseMapBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1609">1609</th><td>    <b>return</b> <a class="local col7 ref" href="#487Changed" title='Changed' data-ref="487Changed">Changed</a>;</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  {</td></tr>
<tr><th id="1612">1612</th><td>    <a class="type" href="../../../include/llvm/Support/Timer.h.html#llvm::NamedRegionTimer" title='llvm::NamedRegionTimer' data-ref="llvm::NamedRegionTimer">NamedRegionTimer</a> <dfn class="local col1 decl" id="511_T" title='_T' data-type='llvm::NamedRegionTimer' data-ref="511_T">_T</dfn><a class="ref" href="../../../include/llvm/Support/Timer.h.html#_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b" title='llvm::NamedRegionTimer::NamedRegionTimer' data-ref="_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"generation"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"generation"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col8 ref" href="#498TGName" title='TGName' data-ref="498TGName">TGName</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="local col9 ref" href="#499TGDesc" title='TGDesc' data-ref="499TGDesc">TGDesc</a>,</td></tr>
<tr><th id="1613">1613</th><td>                        <a class="local col6 ref" href="#486TimingDetail" title='TimingDetail' data-ref="486TimingDetail">TimingDetail</a>);</td></tr>
<tr><th id="1614">1614</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_116HexagonGenInsert15generateInsertsEv" title='(anonymous namespace)::HexagonGenInsert::generateInserts' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsert15generateInsertsEv">generateInserts</a>();</td></tr>
<tr><th id="1615">1615</th><td>  }</td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1618">1618</th><td>}</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22createHexagonGenInsertEv" title='llvm::createHexagonGenInsert' data-ref="_ZN4llvm22createHexagonGenInsertEv">createHexagonGenInsert</dfn>() {</td></tr>
<tr><th id="1621">1621</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116HexagonGenInsertC1Ev" title='(anonymous namespace)::HexagonGenInsert::HexagonGenInsert' data-use='c' data-ref="_ZN12_GLOBAL__N_116HexagonGenInsertC1Ev">(</a>);</td></tr>
<tr><th id="1622">1622</th><td>}</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1625">1625</th><td><i>//                         Public Constructor Functions</i></td></tr>
<tr><th id="1626">1626</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1627">1627</th><td></td></tr>
<tr><th id="1628">1628</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeHexagonGenInsertPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(HexagonGenInsert, <q>"hexinsert"</q>,</td></tr>
<tr><th id="1629">1629</th><td>  <q>"Hexagon generate \"insert\" instructions"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="1630">1630</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="1631">1631</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Hexagon generate \&quot;insert\&quot; instructions&quot;, &quot;hexinsert&quot;, &amp;HexagonGenInsert::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonGenInsert&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonGenInsertPassFlag; void llvm::initializeHexagonGenInsertPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonGenInsertPassFlag, initializeHexagonGenInsertPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonGenInsert" title='(anonymous namespace)::HexagonGenInsert' data-ref="(anonymousnamespace)::HexagonGenInsert">HexagonGenInsert</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexinsert"</q>,</td></tr>
<tr><th id="1632">1632</th><td>  <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon generate \"insert\" instructions"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
