+incdir+${V1S_ROOT}/cfg_shared/rtl/block_function/hdpldadapt/rtl/block_function
+incdir+${V1S_ROOT}/cfg_shared/rtl/block_function/cdclib/rtl/block_function
+incdir+${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_shared/rtl/block_function
+incdir+${V1S_ROOT}/aibnd_lib/rtl/block_function
+incdir+${V1S_ROOT}/io_common_custom/rtl/block_function
+incdir+${V1S_ROOT}/aibndpnr_lib/rtl/block_function
+incdir+${V1S_ROOT}/cdclib/rtl/block_function
${V1S_ROOT}/s10aib/rtl/maib_top.v
${V1S_ROOT}/s10aib/rtl/ndaibadapt_wrap.v
${V1S_ROOT}/s10aib/rtl/maib_ch.v
${V1S_ROOT}/aibndaux_lib/rtl/aibndaux_pasred_simple.v
${V1S_ROOT}/aibndaux_lib/rtl/aibndaux_aliasd.v
${V1S_ROOT}/aibndaux_lib/rtl/aibndaux_top_slave.v
${V1S_ROOT}/s10aib/rtl/an.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm1_async.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm1_config.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm1_dprio_mapping.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm1_transfer.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm1.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm2_async.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm2_transfer.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm2.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm_async_update.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmmclk_ctl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm_cmdfifo.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm_cmn_intf.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm_dprio_reg.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm_rdfifo.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmmrst_ctl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_avmm_async.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_hrdrst_rstctrl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_avmm/hdpldadapt_hrdrst_clkctl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_sr/hdpldadapt_fsr_in.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_sr/hdpldadapt_fsr_out.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_sr/hdpldadapt_srclk_ctl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_sr/hdpldadapt_sr_in_bit.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_sr/hdpldadapt_sr_out_bit.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_sr/hdpldadapt_srrst_ctl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_sr/hdpldadapt_sr_sm.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_sr/hdpldadapt_sr.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_sr/hdpldadapt_ssr_in.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_sr/hdpldadapt_ssr_out.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_async_update.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_async_reserved_capture.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_async_reserved_update.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_hip_async_capture.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_hip_async_update.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_async_capture.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_async_direct.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_async_update.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_async.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_chnl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_txclk_ctl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_datapath_async_fifo.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_datapath_fifo_ram.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_datapath_fifo_pointers.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_chnl_testbus.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_datapath_cp_bond.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_datapath_dv_gen.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_datapath_fifo.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_datapath_frame_gen.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_datapath.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_datapath_word_mark.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_txrst_ctl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_tx_chnl/hdpldadapt_tx_datapath_pulse_stretch.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_async_reserved_capture.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_async_reserved_update.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_async_capture.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_async_direct.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_async_update.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_async.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_chnl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rxclk_ctl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath_asn.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath_async_fifo.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath_cp_bond.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath_fifo.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath_fifo_ram.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath_fifo_pointers.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath_insert_sm.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath_del_sm.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath_word_align.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rxrst_ctl.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_datapath_pulse_stretch.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_rx_chnl/hdpldadapt_rx_chnl_testbus.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_async_capture_bit.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_cp_comp_cntr.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_cp_dist_pair_dw.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_cp_dist.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_async_capture_bus.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_cp_dist_dw.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_cp_dist_pair.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_latency_measure.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_pulse_stretch.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_parity_gen.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_parity_checker.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_clkand2.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_clkdelay_map.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_clkdelay.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_clkdelay_cell.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_clkgate.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_clkinv.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_clkmux2_cell.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_clkmux2.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_clkor2.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_dft_clock_controller.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_occ_clkgate.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_occ_enable_logic.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_occ_gray_code_counter.v
${V1S_ROOT}/hdpldadapt/rtl/hdpldadapt_cmn/hdpldadapt_cmn_occ_test_control_register.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_bintogray.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_bintogray_inc8.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_bitsync2.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_sync2_reset_type_l_gate.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_sync2_reset_type_n_gate.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_sync2_reset_type_w_gate.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_sync2_set_type_l_gate.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_sync2_set_type_n_gate.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_sync2_set_type_w_gate.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_bitsync4.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_sync4_reset_type_l_gate.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_sync4_reset_type_w_gate.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_sync4_set_type_l_gate.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_sync4_set_type_w_gate.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_graytobin.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_graytobin_inc2.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_graytobin_inc8.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_rst_n_sync.v
${V1S_ROOT}/cdclib/rtl/block_function/cdclib_rst_n_sync_core.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_csr_reg_bit.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_csr_reg_nbits.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_csr_reg_nregs.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_cmn_non_scan_reg.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_readdata_mux.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_ctrl_stat_interface_top.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_csr_test_mux.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_cmn_clk_mux.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_ctrl_reg_bit.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_ctrl_reg_nbits.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_ctrl_reg_nregs.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_ctrl_stat_reg_chnl.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_ctrl_stat_reg_top.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_dis_ctrl_cvp.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_readdata_sel.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_status_reg_nbits.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_status_reg_nregs.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_status_sync_regs.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_shadow_status_regs.v
${V1S_ROOT}/cfg_shared/rtl/block_function/cfg_dprio_shadow_status_nregs.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_top_wrp.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_top.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_dly_rep.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dly_mimic.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_io_dly_interpolator_rep.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_io_nand_delay_line_min_rep.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_latch.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_hgy_latch.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_ff_r.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_ff_rp.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_2ff_scan.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_aliasd.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_aliasv.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_2to4dec.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_analog.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_avmm1.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_avmm2.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_buffx1_top.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_buffx1.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_clkbuf.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_clktree.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_clktree_avmm.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_clktree_avmm_mimic.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_clktree_avmm_pcs.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_clktree_mimic.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_clktree_pcs.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_cmos_fine_dly.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_cmos_nand_x6.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_cmos_nand_x1.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_d8xsesdd1.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_d8xsesdd2.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_5b_b2tc_x1.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_5b_b2tc.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_dll.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_ff.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_fine_dly.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_mux.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_top.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_digital.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dll_phdet.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dll_custom.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_inv_split_align.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_quadph_code_gen.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_preclkbuf.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_rxdatapath_rx.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_rxdig.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_str_align.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_txdatapath_tx.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_txdig.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_rxanlg.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_txanlg.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_fine_dly_x1.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_fine_dly_x1.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_dly_inv.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_fine_dly_inv.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_str_ff.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_helper.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_str_clktree_mimic.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_dcc_dly.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_red_custom_dig.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_str_preclkbuf.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_nand_x64_delay_line.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_str_clktree.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_sync_ff.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_cmos_nand_x64.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_signal_buf.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_red_custom_dig2.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_avmm_rst_sync.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_data_buf.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_interface.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_rambit_buf.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_inv.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_nand2.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_nor2.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_red_clkmux2.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_red_clkmux3.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_txdat_mimic.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_rxdat_mimic.v
${V1S_ROOT}/aibnd_lib/rtl/block_function/aibnd_clkmux2.v
//Looks fine to me. All behavior and from Nightfury

${V1S_ROOT}/io_common_custom/rtl/block_function/io_interp_mux.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_ip16phs.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_cmos_16ph_decode.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_interp_misc.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_interp_output.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_interp_latch_in.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_interp_mux_pair.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_interp_pdn.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_min_interp_mux.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_min_ip16phs.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_min_output.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_min_misc.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_min_pdn.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_dly_interpolator.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_dly_interpclk.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_ip8phs_3in.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_cmos_nand_x1.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_cmos_nand_x128.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_cmos_nand_x64_decode.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_cmos_nand_x128_decode.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_cmos_nand_x6.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_nand_x128_delay_line.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_cmos_nand_x64.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_cmos_nand_x4.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_split_align.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_dll_phdet.v
${V1S_ROOT}/io_common_custom/rtl/block_function/io_nand_delay_line_min.v
${V1S_ROOT}/soc_std_macro/rtl/block_function/i14socnd/soc_simulation_defines.v
// Not used
// Standard Cell, OK to use with ALTR_HPS_INTEL_MACROS_OFF option
${V1S_ROOT}/soc_std_macro/rtl/block_function/i14socnd/altr_hps_ckinv.v
${V1S_ROOT}/soc_std_macro/rtl/block_function/i14socnd/altr_hps_ckmux21.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_redundancy.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_jtag_bscan.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_bsr_red_wrap.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_half_cycle_code_gen.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_self_lock_assertion.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_dll_ctrl.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_dll_core.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_dll_pnr.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_dll_atech_clkgate_cgc00.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_dll_atech_clkgate_cgc01.v
${V1S_ROOT}/aibndpnr_lib/rtl/block_function/aibndpnr_dll_atech_clkmux.v
