Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2026
design__instance__area,29142.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007093207095749676
power__switching__total,0.00017388828564435244
power__leakage__total,0.0000022236995391722303
power__total,0.0008854327024891973
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.28582184650300274
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.28605579825648353
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11084433684656018
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.013612111822999
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110844
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3407804968003927
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3409836676196451
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6110130352399231
timing__setup__ws__corner:nom_slow_1p08V_125C,11.219588242693428
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.611013
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,11.219588
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.3082910125556236
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.30850817218538196
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2946695748589545
timing__setup__ws__corner:nom_typ_1p20V_25C,14.364929208292168
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.294670
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.364929
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.28582184650300274
clock__skew__worst_setup,0.28605579825648353
timing__hold__ws,0.11084433684656018
timing__setup__ws,11.219588242693428
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110844
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.219588
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2026
design__instance__area__stdcell,29142.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.484832
design__instance__utilization__stdcell,0.484832
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,7
design__instance__area__class:buffer,50.8032
design__instance__count__class:inverter,66
design__instance__area__class:inverter,366.509
design__instance__count__class:sequential_cell,212
design__instance__area__class:sequential_cell,10001
design__instance__count__class:multi_input_combinational_cell,1196
design__instance__area__class:multi_input_combinational_cell,11330.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,491
design__instance__area__class:timing_repair_buffer,6923.75
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,39658.3
design__violations,0
design__instance__count__class:clock_buffer,41
design__instance__area__class:clock_buffer,371.952
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,65.3184
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,340
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,6
design__instance__count__class:antenna_cell,6
design__instance__area__class:antenna_cell,32.6592
route__net,2241
route__net__special,2
route__drc_errors__iter:0,872
route__wirelength__iter:0,42749
route__drc_errors__iter:1,302
route__wirelength__iter:1,42169
route__drc_errors__iter:2,340
route__wirelength__iter:2,42064
route__drc_errors__iter:3,60
route__wirelength__iter:3,41846
route__drc_errors__iter:4,15
route__wirelength__iter:4,41818
route__drc_errors__iter:5,2
route__wirelength__iter:5,41813
route__drc_errors__iter:6,0
route__wirelength__iter:6,41816
route__drc_errors,0
route__wirelength,41816
route__vias,11496
route__vias__singlecut,11496
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,347.66
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,207
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,207
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,207
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,207
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000115536
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000011023
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000511182
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000011023
design_powergrid__voltage__worst,0.000011023
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000115536
design_powergrid__drop__worst__net:VPWR,0.0000115536
design_powergrid__voltage__worst__net:VGND,0.000011023
design_powergrid__drop__worst__net:VGND,0.000011023
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000053900000000000000631417661212108072277260362170636653900146484375
ir__drop__worst,0.00001160000000000000074562751806173110935560544021427631378173828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
