###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 23:06:32 2024
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin DATA_SYNC_INST/enable_pulse_reg/CK 
Endpoint:   DATA_SYNC_INST/enable_pulse_reg/SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: CLK_DIV_TX_INST/reg_div_clk_reg/Q  (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.977
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.017
  Arrival Time                  1.052
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.035 | 
     | scan_clk__L1_I0                            | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.018 | 
     | scan_clk__L2_I0                            | A v -> Y ^  | CLKINVX6M  | 0.012 | 0.014 |   0.031 |   -0.004 | 
     | U1_mux2X1/U1                               | B ^ -> Y ^  | MX2X2M     | 0.060 | 0.076 |   0.106 |    0.072 | 
     | UART_SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.135 |    0.100 | 
     | UART_SCAN_CLK__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.193 |    0.159 | 
     | UART_SCAN_CLK__L3_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.056 |   0.249 |    0.214 | 
     | UART_SCAN_CLK__L4_I0                       | A v -> Y v  | CLKBUFX20M | 0.020 | 0.050 |   0.300 |    0.265 | 
     | UART_SCAN_CLK__L5_I0                       | A v -> Y v  | CLKBUFX20M | 0.028 | 0.055 |   0.355 |    0.320 | 
     | UART_SCAN_CLK__L6_I1                       | A v -> Y v  | CLKBUFX20M | 0.041 | 0.068 |   0.424 |    0.389 | 
     | UART_SCAN_CLK__L7_I2                       | A v -> Y ^  | CLKINVX40M | 0.024 | 0.027 |   0.451 |    0.416 | 
     | UART_SCAN_CLK__L8_I2                       | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.473 |    0.438 | 
     | UART_SCAN_CLK__L9_I3                       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.014 |   0.486 |    0.451 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg            | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.166 |   0.652 |    0.617 | 
     | n20__Exclude_0                             | A ^ -> Y ^  | BUFX8M     | 0.036 | 0.050 |   0.702 |    0.667 | 
     | DATA_SYNC_INST/FE_PHC12_n20__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.054 | 0.349 |   1.052 |    1.017 | 
     | DATA_SYNC_INST/enable_pulse_reg            | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   1.052 |    1.017 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.035 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.052 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX32M    | 0.016 | 0.044 |   0.061 |    0.096 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.146 | 
     | scan_clk__L4_I0                 | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.197 | 
     | scan_clk__L5_I0                 | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.248 | 
     | scan_clk__L6_I0                 | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.298 | 
     | scan_clk__L7_I0                 | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.349 | 
     | scan_clk__L8_I0                 | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.401 | 
     | scan_clk__L9_I0                 | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.452 | 
     | scan_clk__L10_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.503 | 
     | scan_clk__L11_I0                | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.553 | 
     | scan_clk__L12_I0                | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.604 | 
     | scan_clk__L13_I0                | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.621 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.719 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.756 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.812 | 
     | REF_SCAN_CLK__L3_I1             | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.872 | 
     | REF_SCAN_CLK__L4_I2             | A v -> Y v | CLKBUFX40M | 0.029 | 0.059 |   0.897 |    0.931 | 
     | REF_SCAN_CLK__L5_I5             | A v -> Y v | CLKBUFX40M | 0.024 | 0.056 |   0.953 |    0.988 | 
     | REF_SCAN_CLK__L6_I5             | A v -> Y ^ | CLKINVX32M | 0.022 | 0.023 |   0.976 |    1.011 | 
     | DATA_SYNC_INST/enable_pulse_reg | CK ^       | SDFFRQX2M  | 0.022 | 0.001 |   0.977 |    1.012 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_
reg[1] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /D (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /Q (^) 
triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.999
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.047
  Arrival Time                  1.086
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.039 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.021 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.006 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.064 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.092 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.151 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.167 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.332 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.423 | 
     | SYNC_SCAN_RST2__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.483 | 
     | CLK_DIV_TX_INST/U9                                 | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.499 | 
     | CLK_DIV_TX_INST/U4                                 | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.554 | 
     | CLK_DIV_TX_INST/N0__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.612 | 
     | CLK_DIV_TX_INST/U35                                | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.666 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.666 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.729 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.785 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.840 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.872 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.937 |    0.898 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.149 |   1.086 |    1.047 | 
     | g[1]                                               |             |               |       |       |         |          | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   1.086 |    1.047 | 
     | g[1]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.039 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.057 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.072 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.142 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.170 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.229 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.246 |    0.284 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.335 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.390 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.459 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.486 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.508 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.521 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.687 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.742 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.802 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.802 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.865 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.921 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    0.976 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.008 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.995 |    1.034 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | CK ^        | SDFFRQX2M     | 0.026 | 0.004 |   0.999 |    1.038 | 
     | g[1]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_
reg[3] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /D (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /Q (^) 
triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.999
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.047
  Arrival Time                  1.086
  Slack Time                    0.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.040 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.021 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.006 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.063 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.092 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.150 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.167 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.331 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.422 | 
     | SYNC_SCAN_RST2__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.483 | 
     | CLK_DIV_TX_INST/U9                                 | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.499 | 
     | CLK_DIV_TX_INST/U4                                 | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.553 | 
     | CLK_DIV_TX_INST/N0__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.611 | 
     | CLK_DIV_TX_INST/U35                                | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.665 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.665 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.728 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.785 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.839 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.871 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.937 |    0.898 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M     | 0.038 | 0.149 |   1.086 |    1.047 | 
     | g[3]                                               |             |               |       |       |         |          | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | D ^         | SDFFRQX2M     | 0.038 | 0.000 |   1.086 |    1.047 | 
     | g[3]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.040 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.058 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.073 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.142 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.171 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.229 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.246 |    0.285 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.336 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.391 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.459 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.487 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.508 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.522 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.688 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.743 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.803 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.803 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.866 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.922 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    0.977 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.008 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.995 |    1.035 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | CK ^        | SDFFRQX2M     | 0.026 | 0.004 |   0.999 |    1.039 | 
     | g[3]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_
reg[2] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /D (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /Q (^) 
triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.999
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.046
  Arrival Time                  1.088
  Slack Time                    0.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.042 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.023 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.008 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.061 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.090 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.148 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.165 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.329 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.420 | 
     | SYNC_SCAN_RST2__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.481 | 
     | CLK_DIV_TX_INST/U9                                 | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.497 | 
     | CLK_DIV_TX_INST/U4                                 | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.551 | 
     | CLK_DIV_TX_INST/N0__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.609 | 
     | CLK_DIV_TX_INST/U35                                | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.663 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.663 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.726 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.783 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.837 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.869 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.937 |    0.896 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M     | 0.040 | 0.151 |   1.088 |    1.046 | 
     | g[2]                                               |             |               |       |       |         |          | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | D ^         | SDFFRQX2M     | 0.040 | 0.000 |   1.088 |    1.046 | 
     | g[2]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.042 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.060 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.075 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.144 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.173 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.231 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.246 |    0.287 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.338 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.393 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.461 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.489 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.510 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.524 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.690 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.745 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.805 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.805 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.868 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.924 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    0.979 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.010 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.995 |    1.037 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | CK ^        | SDFFRQX2M     | 0.026 | 0.004 |   0.999 |    1.041 | 
     | g[2]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_
reg[0] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /D (^) 
checked with  leading edge of 'TX_CLK'
Beginpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /Q (^) 
triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.999
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.047
  Arrival Time                  1.089
  Slack Time                    0.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.042 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.024 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.009 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.061 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.089 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.148 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.164 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.329 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.420 | 
     | SYNC_SCAN_RST2__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.480 | 
     | CLK_DIV_TX_INST/U9                                 | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.496 | 
     | CLK_DIV_TX_INST/U4                                 | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.551 | 
     | CLK_DIV_TX_INST/N0__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.609 | 
     | CLK_DIV_TX_INST/U35                                | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.663 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.663 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.726 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.782 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.837 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.868 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.937 |    0.895 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M     | 0.041 | 0.152 |   1.089 |    1.047 | 
     | g[0]                                               |             |               |       |       |         |          | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | D ^         | SDFFRQX2M     | 0.041 | 0.000 |   1.089 |    1.047 | 
     | g[0]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.042 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.060 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.075 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.145 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.173 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.232 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.246 |    0.288 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.338 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.393 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.462 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.489 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.511 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.524 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.690 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.745 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.805 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.805 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.868 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.925 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    0.979 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.011 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.995 |    1.038 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | CK ^        | SDFFRQX2M     | 0.026 | 0.004 |   0.999 |    1.041 | 
     | g[0]                                               |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[3] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.959
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.996
  Arrival Time                  1.064
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.067 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.049 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.034 | 
     | U1_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.035 | 
     | UART_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.064 | 
     | UART_SCAN_CLK__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.122 | 
     | UART_SCAN_CLK__L3_I1                   | A v -> Y ^  | CLKINVX16M | 0.012 | 0.016 |   0.206 |    0.139 | 
     | RST_SYNC2_INST/\FFs_reg[1]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.165 |   0.371 |    0.303 | 
     | U6_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.080 | 0.091 |   0.462 |    0.394 | 
     | SYNC_SCAN_RST2__Exclude_0              | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.048 |   0.510 |    0.442 | 
     | FE_PHC22_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.567 |    0.499 | 
     | FE_PHC21_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.624 |    0.556 | 
     | FE_PHC20_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.025 | 0.052 |   0.676 |    0.608 | 
     | FE_PHC19_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.055 |   0.731 |    0.663 | 
     | FE_PHC18_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.035 | 0.059 |   0.790 |    0.723 | 
     | FE_PHC17_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.444 | 0.243 |   1.033 |    0.966 | 
     | CLK_DIV_TX_INST/\counter_reg[3]        | RN ^        | SDFFRQX2M  | 0.518 | 0.031 |   1.064 |    0.996 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.067 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.086 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.101 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.170 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.199 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.257 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.245 |    0.313 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.296 |    0.363 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.055 |   0.351 |    0.419 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.068 |   0.420 |    0.487 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.477 |    0.544 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.596 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.579 |    0.647 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.629 |    0.696 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.679 |    0.746 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.730 |    0.798 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.782 |    0.850 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.835 |    0.902 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.888 |    0.956 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.912 |    0.979 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.022 |   0.934 |    1.001 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.025 | 0.025 |   0.959 |    1.026 | 
     | CLK_DIV_TX_INST/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.959 |    1.027 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[2] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.959
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.997
  Arrival Time                  1.068
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.071 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.053 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.038 | 
     | U1_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.032 | 
     | UART_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.060 | 
     | UART_SCAN_CLK__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.119 | 
     | UART_SCAN_CLK__L3_I1                   | A v -> Y ^  | CLKINVX16M | 0.012 | 0.016 |   0.206 |    0.135 | 
     | RST_SYNC2_INST/\FFs_reg[1]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.165 |   0.371 |    0.300 | 
     | U6_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.080 | 0.091 |   0.462 |    0.391 | 
     | SYNC_SCAN_RST2__Exclude_0              | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.048 |   0.510 |    0.439 | 
     | FE_PHC22_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.567 |    0.496 | 
     | FE_PHC21_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.624 |    0.552 | 
     | FE_PHC20_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.025 | 0.052 |   0.676 |    0.604 | 
     | FE_PHC19_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.055 |   0.731 |    0.660 | 
     | FE_PHC18_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.035 | 0.059 |   0.790 |    0.719 | 
     | FE_PHC17_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.444 | 0.243 |   1.033 |    0.962 | 
     | CLK_DIV_TX_INST/\counter_reg[2]        | RN ^        | SDFFRQX2M  | 0.525 | 0.035 |   1.068 |    0.997 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.071 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.089 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.104 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.174 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.202 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.261 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.245 |    0.317 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.296 |    0.367 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.055 |   0.351 |    0.423 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.068 |   0.420 |    0.491 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.477 |    0.548 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.600 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.579 |    0.650 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.629 |    0.700 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.679 |    0.750 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.730 |    0.802 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.782 |    0.853 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.835 |    0.906 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.888 |    0.960 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.912 |    0.983 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.022 |   0.934 |    1.005 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.025 | 0.025 |   0.959 |    1.030 | 
     | CLK_DIV_TX_INST/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.959 |    1.031 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[5] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.959
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.997
  Arrival Time                  1.068
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.071 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.053 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.038 | 
     | U1_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.032 | 
     | UART_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.060 | 
     | UART_SCAN_CLK__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.118 | 
     | UART_SCAN_CLK__L3_I1                   | A v -> Y ^  | CLKINVX16M | 0.012 | 0.016 |   0.206 |    0.135 | 
     | RST_SYNC2_INST/\FFs_reg[1]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.165 |   0.371 |    0.299 | 
     | U6_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.080 | 0.091 |   0.462 |    0.390 | 
     | SYNC_SCAN_RST2__Exclude_0              | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.048 |   0.510 |    0.439 | 
     | FE_PHC22_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.567 |    0.495 | 
     | FE_PHC21_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.624 |    0.552 | 
     | FE_PHC20_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.025 | 0.052 |   0.676 |    0.604 | 
     | FE_PHC19_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.055 |   0.731 |    0.660 | 
     | FE_PHC18_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.035 | 0.059 |   0.790 |    0.719 | 
     | FE_PHC17_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.444 | 0.243 |   1.033 |    0.962 | 
     | CLK_DIV_TX_INST/\counter_reg[5]        | RN ^        | SDFFRQX2M  | 0.525 | 0.035 |   1.068 |    0.997 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.071 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.090 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.105 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.174 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.203 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.261 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.245 |    0.317 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.296 |    0.367 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.055 |   0.351 |    0.423 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.068 |   0.420 |    0.491 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.477 |    0.548 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.600 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.579 |    0.651 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.629 |    0.700 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.679 |    0.750 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.730 |    0.802 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.782 |    0.853 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.835 |    0.906 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.888 |    0.960 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.912 |    0.983 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.022 |   0.934 |    1.005 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.025 | 0.025 |   0.959 |    1.030 | 
     | CLK_DIV_TX_INST/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.959 |    1.031 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin CLK_DIV_TX_INST/flag_reg/CK 
Endpoint:   CLK_DIV_TX_INST/flag_reg/RN   (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.959
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.996
  Arrival Time                  1.068
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.072 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.053 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.038 | 
     | U1_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.031 | 
     | UART_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.060 | 
     | UART_SCAN_CLK__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.118 | 
     | UART_SCAN_CLK__L3_I1                   | A v -> Y ^  | CLKINVX16M | 0.012 | 0.016 |   0.206 |    0.135 | 
     | RST_SYNC2_INST/\FFs_reg[1]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.165 |   0.371 |    0.299 | 
     | U6_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.080 | 0.091 |   0.462 |    0.390 | 
     | SYNC_SCAN_RST2__Exclude_0              | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.048 |   0.510 |    0.438 | 
     | FE_PHC22_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.567 |    0.495 | 
     | FE_PHC21_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.624 |    0.552 | 
     | FE_PHC20_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.025 | 0.052 |   0.676 |    0.604 | 
     | FE_PHC19_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.055 |   0.731 |    0.659 | 
     | FE_PHC18_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.035 | 0.059 |   0.790 |    0.719 | 
     | FE_PHC17_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.444 | 0.243 |   1.033 |    0.962 | 
     | CLK_DIV_TX_INST/flag_reg               | RN ^        | SDFFRQX2M  | 0.525 | 0.035 |   1.068 |    0.996 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.071 | 
     | UART_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.090 | 
     | UART_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.105 | 
     | U1_mux2X1/U1             | A ^ -> Y ^ | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.174 | 
     | UART_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.203 | 
     | UART_SCAN_CLK__L2_I0     | A v -> Y v | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.261 | 
     | UART_SCAN_CLK__L3_I0     | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.245 |    0.317 | 
     | UART_SCAN_CLK__L4_I0     | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.296 |    0.367 | 
     | UART_SCAN_CLK__L5_I0     | A v -> Y v | CLKBUFX20M | 0.028 | 0.055 |   0.351 |    0.423 | 
     | UART_SCAN_CLK__L6_I1     | A v -> Y v | CLKBUFX20M | 0.041 | 0.068 |   0.420 |    0.491 | 
     | UART_SCAN_CLK__L7_I1     | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.477 |    0.548 | 
     | UART_SCAN_CLK__L8_I1     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.600 | 
     | UART_SCAN_CLK__L9_I1     | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.579 |    0.651 | 
     | UART_SCAN_CLK__L10_I1    | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.629 |    0.700 | 
     | UART_SCAN_CLK__L11_I1    | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.679 |    0.750 | 
     | UART_SCAN_CLK__L12_I1    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.730 |    0.802 | 
     | UART_SCAN_CLK__L13_I2    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.782 |    0.854 | 
     | UART_SCAN_CLK__L14_I0    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.835 |    0.906 | 
     | UART_SCAN_CLK__L15_I0    | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.888 |    0.960 | 
     | UART_SCAN_CLK__L16_I0    | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.912 |    0.983 | 
     | UART_SCAN_CLK__L17_I0    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.022 |   0.934 |    1.005 | 
     | UART_SCAN_CLK__L18_I0    | A v -> Y ^ | CLKINVX16M | 0.025 | 0.025 |   0.959 |    1.030 | 
     | CLK_DIV_TX_INST/flag_reg | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.959 |    1.031 | 
     +-----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[6] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.959
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.996
  Arrival Time                  1.068
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.072 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.054 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.039 | 
     | U1_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.031 | 
     | UART_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.059 | 
     | UART_SCAN_CLK__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.118 | 
     | UART_SCAN_CLK__L3_I1                   | A v -> Y ^  | CLKINVX16M | 0.012 | 0.016 |   0.206 |    0.134 | 
     | RST_SYNC2_INST/\FFs_reg[1]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.165 |   0.371 |    0.299 | 
     | U6_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.080 | 0.091 |   0.462 |    0.390 | 
     | SYNC_SCAN_RST2__Exclude_0              | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.048 |   0.510 |    0.438 | 
     | FE_PHC22_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.567 |    0.495 | 
     | FE_PHC21_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.624 |    0.552 | 
     | FE_PHC20_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.025 | 0.052 |   0.676 |    0.604 | 
     | FE_PHC19_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.055 |   0.731 |    0.659 | 
     | FE_PHC18_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.035 | 0.059 |   0.790 |    0.718 | 
     | FE_PHC17_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.444 | 0.243 |   1.033 |    0.961 | 
     | CLK_DIV_TX_INST/\counter_reg[6]        | RN ^        | SDFFRQX2M  | 0.525 | 0.035 |   1.068 |    0.996 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.072 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.090 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.105 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.175 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.203 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.261 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.245 |    0.317 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.296 |    0.368 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.055 |   0.351 |    0.423 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.068 |   0.420 |    0.492 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.477 |    0.549 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.600 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.579 |    0.651 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.629 |    0.700 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.679 |    0.751 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.730 |    0.802 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.782 |    0.854 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.835 |    0.906 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.888 |    0.960 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.912 |    0.984 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.022 |   0.934 |    1.005 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.025 | 0.025 |   0.959 |    1.031 | 
     | CLK_DIV_TX_INST/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.025 | 0.000 |   0.959 |    1.031 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[7] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.959
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.996
  Arrival Time                  1.069
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.072 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.054 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.039 | 
     | U1_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.031 | 
     | UART_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.059 | 
     | UART_SCAN_CLK__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.118 | 
     | UART_SCAN_CLK__L3_I1                   | A v -> Y ^  | CLKINVX16M | 0.012 | 0.016 |   0.206 |    0.134 | 
     | RST_SYNC2_INST/\FFs_reg[1]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.165 |   0.371 |    0.299 | 
     | U6_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.080 | 0.091 |   0.462 |    0.390 | 
     | SYNC_SCAN_RST2__Exclude_0              | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.048 |   0.510 |    0.438 | 
     | FE_PHC22_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.567 |    0.495 | 
     | FE_PHC21_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.624 |    0.551 | 
     | FE_PHC20_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.025 | 0.052 |   0.676 |    0.603 | 
     | FE_PHC19_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.055 |   0.731 |    0.659 | 
     | FE_PHC18_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.035 | 0.059 |   0.790 |    0.718 | 
     | FE_PHC17_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.444 | 0.243 |   1.033 |    0.961 | 
     | CLK_DIV_TX_INST/\counter_reg[7]        | RN ^        | SDFFRQX2M  | 0.525 | 0.036 |   1.069 |    0.996 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.072 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.090 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.105 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.175 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.203 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.262 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.245 |    0.318 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.296 |    0.368 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.055 |   0.351 |    0.424 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.068 |   0.420 |    0.492 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.477 |    0.549 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.601 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.579 |    0.651 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.629 |    0.701 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.679 |    0.751 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.730 |    0.803 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.782 |    0.854 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.835 |    0.907 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.888 |    0.961 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.912 |    0.984 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.022 |   0.934 |    1.006 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.025 | 0.025 |   0.959 |    1.031 | 
     | CLK_DIV_TX_INST/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.959 |    1.031 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[0] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.959
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.997
  Arrival Time                  1.069
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.072 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.054 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.039 | 
     | U1_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.030 | 
     | UART_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.059 | 
     | UART_SCAN_CLK__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.117 | 
     | UART_SCAN_CLK__L3_I1                   | A v -> Y ^  | CLKINVX16M | 0.012 | 0.016 |   0.206 |    0.134 | 
     | RST_SYNC2_INST/\FFs_reg[1]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.165 |   0.371 |    0.298 | 
     | U6_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.080 | 0.091 |   0.462 |    0.389 | 
     | SYNC_SCAN_RST2__Exclude_0              | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.048 |   0.510 |    0.437 | 
     | FE_PHC22_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.567 |    0.494 | 
     | FE_PHC21_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.624 |    0.551 | 
     | FE_PHC20_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.025 | 0.052 |   0.676 |    0.603 | 
     | FE_PHC19_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.055 |   0.731 |    0.658 | 
     | FE_PHC18_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.035 | 0.059 |   0.790 |    0.718 | 
     | FE_PHC17_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.444 | 0.243 |   1.033 |    0.961 | 
     | CLK_DIV_TX_INST/\counter_reg[0]        | RN ^        | SDFFRQX2M  | 0.525 | 0.036 |   1.069 |    0.997 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.072 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.091 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.106 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.175 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.204 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.262 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.245 |    0.318 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.296 |    0.368 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.055 |   0.351 |    0.424 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.068 |   0.420 |    0.492 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.477 |    0.549 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.601 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.579 |    0.652 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.629 |    0.701 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.679 |    0.751 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.730 |    0.803 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.782 |    0.854 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.835 |    0.907 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.888 |    0.961 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.912 |    0.984 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.022 |   0.934 |    1.006 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.025 | 0.025 |   0.959 |    1.031 | 
     | CLK_DIV_TX_INST/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.959 |    1.032 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[4] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.959
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.997
  Arrival Time                  1.069
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.072 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.054 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.039 | 
     | U1_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.030 | 
     | UART_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.059 | 
     | UART_SCAN_CLK__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.117 | 
     | UART_SCAN_CLK__L3_I1                   | A v -> Y ^  | CLKINVX16M | 0.012 | 0.016 |   0.206 |    0.134 | 
     | RST_SYNC2_INST/\FFs_reg[1]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.165 |   0.371 |    0.298 | 
     | U6_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.080 | 0.091 |   0.462 |    0.389 | 
     | SYNC_SCAN_RST2__Exclude_0              | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.048 |   0.510 |    0.437 | 
     | FE_PHC22_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.567 |    0.494 | 
     | FE_PHC21_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.624 |    0.551 | 
     | FE_PHC20_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.025 | 0.052 |   0.676 |    0.603 | 
     | FE_PHC19_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.055 |   0.731 |    0.658 | 
     | FE_PHC18_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.035 | 0.059 |   0.790 |    0.718 | 
     | FE_PHC17_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.444 | 0.243 |   1.033 |    0.961 | 
     | CLK_DIV_TX_INST/\counter_reg[4]        | RN ^        | SDFFRQX2M  | 0.528 | 0.036 |   1.069 |    0.997 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.072 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.091 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.106 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.175 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.204 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.262 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.246 |    0.318 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.296 |    0.368 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.055 |   0.351 |    0.424 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.068 |   0.420 |    0.492 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.477 |    0.549 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.601 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.579 |    0.652 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.629 |    0.701 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.679 |    0.751 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.730 |    0.803 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.782 |    0.855 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.835 |    0.907 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.888 |    0.961 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.912 |    0.984 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.022 |   0.934 |    1.006 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.025 | 0.025 |   0.959 |    1.031 | 
     | CLK_DIV_TX_INST/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.959 |    1.032 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[0] /SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: CLK_DIV_RX_INST/reg_div_clk_reg/Q   (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.963
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.001
  Arrival Time                  1.076
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.075 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.058 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX6M  | 0.012 | 0.014 |   0.031 |   -0.044 | 
     | U1_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.060 | 0.076 |   0.106 |    0.031 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX6M  | 0.030 | 0.029 |   0.135 |    0.060 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.193 |    0.118 | 
     | UART_SCAN_CLK__L3_I0                        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.056 |   0.249 |    0.174 | 
     | UART_SCAN_CLK__L4_I0                        | A v -> Y v  | CLKBUFX20M | 0.020 | 0.050 |   0.300 |    0.225 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y v  | CLKBUFX20M | 0.028 | 0.055 |   0.355 |    0.280 | 
     | UART_SCAN_CLK__L6_I1                        | A v -> Y v  | CLKBUFX20M | 0.041 | 0.068 |   0.424 |    0.349 | 
     | UART_SCAN_CLK__L7_I2                        | A v -> Y ^  | CLKINVX40M | 0.024 | 0.027 |   0.451 |    0.376 | 
     | UART_SCAN_CLK__L8_I2                        | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.022 |   0.473 |    0.398 | 
     | UART_SCAN_CLK__L9_I2                        | A v -> Y ^  | CLKINVX16M | 0.009 | 0.013 |   0.486 |    0.411 | 
     | CLK_DIV_RX_INST/reg_div_clk_reg             | CK ^ -> Q ^ | SDFFRQX2M  | 0.069 | 0.163 |   0.649 |    0.574 | 
     | n21__Exclude_0                              | A ^ -> Y ^  | BUFX8M     | 0.040 | 0.052 |   0.702 |    0.627 | 
     | CLK_DIV_TX_INST/FE_PHC11_n21__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.088 | 0.374 |   1.076 |    1.001 | 
     | CLK_DIV_TX_INST/\counter_reg[0]             | SI ^        | SDFFRQX2M  | 0.088 | 0.000 |   1.076 |    1.001 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.075 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.092 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX6M  | 0.012 | 0.014 |   0.031 |    0.106 | 
     | U1_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.060 | 0.076 |   0.106 |    0.182 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.030 | 0.029 |   0.135 |    0.210 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.029 | 0.058 |   0.193 |    0.269 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.249 |    0.324 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.300 |    0.375 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.055 |   0.355 |    0.430 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.068 |   0.424 |    0.499 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.481 |    0.556 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.532 |    0.608 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.583 |    0.658 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.632 |    0.707 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.683 |    0.758 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.734 |    0.809 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.786 |    0.861 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.838 |    0.914 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.892 |    0.967 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.916 |    0.991 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.022 |   0.937 |    1.013 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.025 | 0.025 |   0.963 |    1.038 | 
     | CLK_DIV_TX_INST/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.963 |    1.038 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin PLSE_GEN_INST/rcv_flop_reg/CK 
Endpoint:   PLSE_GEN_INST/rcv_flop_reg/D           (^) checked with  leading 
edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_fsm/busy_reg/Q (^) triggered by  leading 
edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.998
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.041
  Arrival Time                  1.120
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                      |             |               |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                      | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.079 | 
     | UART_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.061 | 
     | UART_CLK__L2_I0                      | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.046 | 
     | U1_mux2X1/U1                         | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.024 | 
     | UART_SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.052 | 
     | UART_SCAN_CLK__L2_I0                 | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.110 | 
     | UART_SCAN_CLK__L3_I1                 | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.127 | 
     | RST_SYNC2_INST/\FFs_reg[1]           | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.291 | 
     | U6_mux2X1/U1                         | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.382 | 
     | SYNC_SCAN_RST2__L1_I0                | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.443 | 
     | CLK_DIV_TX_INST/U9                   | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.459 | 
     | CLK_DIV_TX_INST/U4                   | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.514 | 
     | CLK_DIV_TX_INST/N0__L1_I0            | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.571 | 
     | CLK_DIV_TX_INST/U35                  | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.625 | 
     | CLK_DIV_TX_INST                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.625 | 
     | U3_mux2X1/U1                         | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.688 | 
     | TX_SCAN_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.745 | 
     | TX_SCAN_CLK__L2_I0                   | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.799 | 
     | TX_SCAN_CLK__L3_I0                   | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.831 | 
     | TX_SCAN_CLK__L4_I1                   | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.937 |    0.857 | 
     | UART_INST/U0_UART_TX/U0_fsm/busy_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.096 | 0.183 |   1.119 |    1.040 | 
     | PLSE_GEN_INST/rcv_flop_reg           | D ^         | SDFFRQX2M     | 0.096 | 0.001 |   1.120 |    1.041 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                 |             |               |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.079 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.098 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.112 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.182 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.211 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.269 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.245 |    0.325 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.375 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.431 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.499 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.526 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.548 | 
     | UART_SCAN_CLK__L9_I3            | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.562 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.728 | 
     | n20__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.783 | 
     | CLK_DIV_TX_INST/U35             | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.842 | 
     | CLK_DIV_TX_INST                 | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.842 | 
     | U3_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.905 | 
     | TX_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.962 | 
     | TX_SCAN_CLK__L2_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.016 | 
     | TX_SCAN_CLK__L3_I0              | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.048 | 
     | TX_SCAN_CLK__L4_I0              | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.995 |    1.075 | 
     | PLSE_GEN_INST/rcv_flop_reg      | CK ^        | SDFFRQX2M     | 0.026 | 0.002 |   0.998 |    1.077 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin CLK_DIV_TX_INST/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_TX_INST/\counter_reg[1] /RN (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: RST_SYNC2_INST/\FFs_reg[1] /Q       (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.959
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.997
  Arrival Time                  1.079
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.081 | 
     | UART_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.063 | 
     | UART_CLK__L2_I0                        | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.048 | 
     | U1_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.022 | 
     | UART_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.050 | 
     | UART_SCAN_CLK__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.108 | 
     | UART_SCAN_CLK__L3_I1                   | A v -> Y ^  | CLKINVX16M | 0.012 | 0.016 |   0.206 |    0.125 | 
     | RST_SYNC2_INST/\FFs_reg[1]             | CK ^ -> Q ^ | SDFFRQX2M  | 0.071 | 0.165 |   0.371 |    0.289 | 
     | U6_mux2X1/U1                           | A ^ -> Y ^  | MX2X2M     | 0.080 | 0.091 |   0.462 |    0.380 | 
     | SYNC_SCAN_RST2__Exclude_0              | A ^ -> Y ^  | BUFX8M     | 0.030 | 0.048 |   0.510 |    0.429 | 
     | FE_PHC22_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.567 |    0.485 | 
     | FE_PHC21_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.057 |   0.624 |    0.542 | 
     | FE_PHC20_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.025 | 0.052 |   0.676 |    0.594 | 
     | FE_PHC19_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.032 | 0.055 |   0.731 |    0.650 | 
     | FE_PHC18_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.035 | 0.059 |   0.790 |    0.709 | 
     | FE_PHC17_SYNC_SCAN_RST2__Exclude_0_NET | A ^ -> Y ^  | CLKBUFX8M  | 0.444 | 0.243 |   1.033 |    0.952 | 
     | CLK_DIV_TX_INST/\counter_reg[1]        | RN ^        | SDFFRQX2M  | 0.553 | 0.046 |   1.079 |    0.997 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.081 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.100 | 
     | UART_CLK__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.115 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^ | MX2X2M     | 0.059 | 0.070 |   0.103 |    0.184 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX6M  | 0.029 | 0.028 |   0.131 |    0.213 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v | CLKBUFX24M | 0.029 | 0.058 |   0.190 |    0.271 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.245 |    0.327 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.296 |    0.377 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v | CLKBUFX20M | 0.028 | 0.055 |   0.351 |    0.433 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v | CLKBUFX20M | 0.041 | 0.068 |   0.420 |    0.501 | 
     | UART_SCAN_CLK__L7_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.057 |   0.477 |    0.558 | 
     | UART_SCAN_CLK__L8_I1            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.610 | 
     | UART_SCAN_CLK__L9_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.579 |    0.661 | 
     | UART_SCAN_CLK__L10_I1           | A v -> Y v | CLKBUFX20M | 0.020 | 0.049 |   0.629 |    0.710 | 
     | UART_SCAN_CLK__L11_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.679 |    0.760 | 
     | UART_SCAN_CLK__L12_I1           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.730 |    0.812 | 
     | UART_SCAN_CLK__L13_I2           | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.782 |    0.863 | 
     | UART_SCAN_CLK__L14_I0           | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.835 |    0.916 | 
     | UART_SCAN_CLK__L15_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.888 |    0.970 | 
     | UART_SCAN_CLK__L16_I0           | A v -> Y ^ | CLKINVX40M | 0.022 | 0.024 |   0.912 |    0.993 | 
     | UART_SCAN_CLK__L17_I0           | A ^ -> Y v | CLKINVX40M | 0.019 | 0.022 |   0.934 |    1.015 | 
     | UART_SCAN_CLK__L18_I0           | A v -> Y ^ | CLKINVX16M | 0.025 | 0.025 |   0.959 |    1.040 | 
     | CLK_DIV_TX_INST/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.959 |    1.041 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin PLSE_GEN_INST/pls_flop_reg/CK 
Endpoint:   PLSE_GEN_INST/pls_flop_reg/D (^) checked with  leading edge of 'TX_
CLK'
Beginpoint: PLSE_GEN_INST/rcv_flop_reg/Q (^) triggered by  leading edge of 'TX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.998
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.041
  Arrival Time                  1.122
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                            |             |               |       |       |  Time   |   Time   | 
     |----------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                            | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.081 | 
     | UART_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.063 | 
     | UART_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.048 | 
     | U1_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.022 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.050 | 
     | UART_SCAN_CLK__L2_I0       | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.108 | 
     | UART_SCAN_CLK__L3_I1       | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.125 | 
     | RST_SYNC2_INST/\FFs_reg[1] | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.289 | 
     | U6_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.380 | 
     | SYNC_SCAN_RST2__L1_I0      | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.441 | 
     | CLK_DIV_TX_INST/U9         | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.457 | 
     | CLK_DIV_TX_INST/U4         | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.512 | 
     | CLK_DIV_TX_INST/N0__L1_I0  | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.569 | 
     | CLK_DIV_TX_INST/U35        | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.623 | 
     | CLK_DIV_TX_INST            | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.623 | 
     | U3_mux2X1/U1               | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.686 | 
     | TX_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.743 | 
     | TX_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.797 | 
     | TX_SCAN_CLK__L3_I0         | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.829 | 
     | TX_SCAN_CLK__L4_I0         | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.937 |    0.856 | 
     | PLSE_GEN_INST/rcv_flop_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.098 | 0.185 |   1.122 |    1.041 | 
     | PLSE_GEN_INST/pls_flop_reg | D ^         | SDFFRQX2M     | 0.098 | 0.000 |   1.122 |    1.041 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                 |             |               |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.081 | 
     | UART_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.100 | 
     | UART_CLK__L2_I0                 | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.115 | 
     | U1_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.184 | 
     | UART_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.213 | 
     | UART_SCAN_CLK__L2_I0            | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.271 | 
     | UART_SCAN_CLK__L3_I0            | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.245 |    0.327 | 
     | UART_SCAN_CLK__L4_I0            | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.377 | 
     | UART_SCAN_CLK__L5_I0            | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.433 | 
     | UART_SCAN_CLK__L6_I1            | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.501 | 
     | UART_SCAN_CLK__L7_I2            | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.528 | 
     | UART_SCAN_CLK__L8_I2            | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.550 | 
     | UART_SCAN_CLK__L9_I3            | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.564 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.730 | 
     | n20__L1_I0                      | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.785 | 
     | CLK_DIV_TX_INST/U35             | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.845 | 
     | CLK_DIV_TX_INST                 | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.845 | 
     | U3_mux2X1/U1                    | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.908 | 
     | TX_SCAN_CLK__L1_I0              | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.964 | 
     | TX_SCAN_CLK__L2_I0              | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.018 | 
     | TX_SCAN_CLK__L3_I0              | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.050 | 
     | TX_SCAN_CLK__L4_I0              | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.995 |    1.077 | 
     | PLSE_GEN_INST/pls_flop_reg      | CK ^        | SDFFRQX2M     | 0.026 | 0.002 |   0.998 |    1.079 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin DATA_SYNC_INST/\sync_enable_FF_reg[1] /CK 
Endpoint:   DATA_SYNC_INST/\sync_enable_FF_reg[1] /D (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: DATA_SYNC_INST/\sync_enable_FF_reg[0] /Q (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.978
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.025
  Arrival Time                  1.120
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.095 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.078 | 
     | scan_clk__L2_I1                       | A v -> Y v  | BUFX32M    | 0.016 | 0.044 |   0.061 |   -0.034 | 
     | scan_clk__L3_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.017 | 
     | scan_clk__L4_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.068 | 
     | scan_clk__L5_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.118 | 
     | scan_clk__L6_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.169 | 
     | scan_clk__L7_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.220 | 
     | scan_clk__L8_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.271 | 
     | scan_clk__L9_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.322 | 
     | scan_clk__L10_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.373 | 
     | scan_clk__L11_I0                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.424 | 
     | scan_clk__L12_I0                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.474 | 
     | scan_clk__L13_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.491 | 
     | U0_mux2X1/U1                          | B ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.590 | 
     | REF_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.626 | 
     | REF_SCAN_CLK__L2_I1                   | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.682 | 
     | REF_SCAN_CLK__L3_I1                   | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.743 | 
     | REF_SCAN_CLK__L4_I2                   | A v -> Y v  | CLKBUFX40M | 0.029 | 0.059 |   0.897 |    0.802 | 
     | REF_SCAN_CLK__L5_I5                   | A v -> Y v  | CLKBUFX40M | 0.024 | 0.056 |   0.953 |    0.858 | 
     | REF_SCAN_CLK__L6_I5                   | A v -> Y ^  | CLKINVX32M | 0.022 | 0.023 |   0.976 |    0.882 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.144 |   1.120 |    1.025 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   1.120 |    1.025 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.095 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.112 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX32M    | 0.016 | 0.044 |   0.061 |    0.156 | 
     | scan_clk__L3_I0                       | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.206 | 
     | scan_clk__L4_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.257 | 
     | scan_clk__L5_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.307 | 
     | scan_clk__L6_I0                       | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.358 | 
     | scan_clk__L7_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.409 | 
     | scan_clk__L8_I0                       | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.460 | 
     | scan_clk__L9_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.511 | 
     | scan_clk__L10_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.562 | 
     | scan_clk__L11_I0                      | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.613 | 
     | scan_clk__L12_I0                      | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.664 | 
     | scan_clk__L13_I0                      | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.680 | 
     | U0_mux2X1/U1                          | B ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.779 | 
     | REF_SCAN_CLK__L1_I0                   | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.815 | 
     | REF_SCAN_CLK__L2_I1                   | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.872 | 
     | REF_SCAN_CLK__L3_I1                   | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.932 | 
     | REF_SCAN_CLK__L4_I2                   | A v -> Y v | CLKBUFX40M | 0.029 | 0.059 |   0.897 |    0.991 | 
     | REF_SCAN_CLK__L5_I5                   | A v -> Y v | CLKBUFX40M | 0.024 | 0.056 |   0.953 |    1.048 | 
     | REF_SCAN_CLK__L6_I5                   | A v -> Y ^ | CLKINVX32M | 0.022 | 0.023 |   0.976 |    1.071 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[1] | CK ^       | SDFFRQX2M  | 0.022 | 0.001 |   0.978 |    1.072 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin RST_SYNC1_INST/\FFs_reg[1] /CK 
Endpoint:   RST_SYNC1_INST/\FFs_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYNC1_INST/\FFs_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.425
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.473
  Arrival Time                  0.571
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.098 | 
     | REF_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.080 | 
     | REF_CLK__L2_I0             | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.066 | 
     | U0_mux2X1/U1               | A ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.131 |    0.033 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.168 |    0.070 | 
     | REF_SCAN_CLK__L2_I1        | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.224 |    0.126 | 
     | REF_SCAN_CLK__L3_I1        | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.285 |    0.186 | 
     | REF_SCAN_CLK__L4_I1        | A v -> Y v  | CLKBUFX40M | 0.026 | 0.057 |   0.341 |    0.243 | 
     | REF_SCAN_CLK__L5_I0        | A v -> Y v  | CLKBUFX40M | 0.024 | 0.056 |   0.398 |    0.300 | 
     | REF_SCAN_CLK__L6_I0        | A v -> Y ^  | CLKINVX32M | 0.023 | 0.024 |   0.421 |    0.323 | 
     | RST_SYNC1_INST/\FFs_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.149 |   0.571 |    0.472 | 
     | RST_SYNC1_INST/\FFs_reg[1] | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.571 |    0.473 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | REF_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.116 | 
     | REF_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.131 | 
     | U0_mux2X1/U1               | A ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.131 |    0.229 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.168 |    0.266 | 
     | REF_SCAN_CLK__L2_I1        | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.224 |    0.322 | 
     | REF_SCAN_CLK__L3_I1        | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.285 |    0.383 | 
     | REF_SCAN_CLK__L4_I1        | A v -> Y v | CLKBUFX40M | 0.026 | 0.057 |   0.342 |    0.440 | 
     | REF_SCAN_CLK__L5_I0        | A v -> Y v | CLKBUFX40M | 0.024 | 0.056 |   0.398 |    0.496 | 
     | REF_SCAN_CLK__L6_I0        | A v -> Y ^ | CLKINVX32M | 0.023 | 0.024 |   0.422 |    0.520 | 
     | RST_SYNC1_INST/\FFs_reg[1] | CK ^       | SDFFRQX2M  | 0.023 | 0.004 |   0.425 |    0.523 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff2_reg[3] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /D (^) 
checked with  leading edge of 'REF_CLK'
Beginpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.426
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.474
  Arrival Time                  0.573
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.099 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.081 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.066 | 
     | U0_mux2X1/U1                                       | A ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.131 |    0.032 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.168 |    0.069 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.224 |    0.125 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.285 |    0.186 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.058 |   0.342 |    0.243 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v  | CLKBUFX40M | 0.024 | 0.059 |   0.402 |    0.303 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^  | CLKINVX32M | 0.023 | 0.024 |   0.426 |    0.327 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.147 |   0.572 |    0.474 | 
     | g[3]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.573 |    0.474 | 
     | g[3]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.099 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.117 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.131 | 
     | U0_mux2X1/U1                                       | A ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.131 |    0.230 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.168 |    0.267 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.224 |    0.323 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.285 |    0.383 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.058 |   0.342 |    0.441 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v | CLKBUFX40M | 0.024 | 0.059 |   0.402 |    0.500 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^ | CLKINVX32M | 0.023 | 0.024 |   0.426 |    0.525 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | CK ^       | SDFFRQX2M  | 0.023 | 0.000 |   0.426 |    0.525 | 
     | g[3]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_
count_reg[3] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D  (^) 
checked with  leading edge of 'RX_CLK'
Beginpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN (v) 
triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.985
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.027
  Arrival Time                  1.126
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |              |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.099 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v   | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.081 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.066 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^   | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.004 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v   | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.032 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v   | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.091 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^   | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.107 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^  | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.272 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^   | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.363 | 
     | SYNC_SCAN_RST2__L1_I0                              | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.423 | 
     | CLK_DIV_RX_INST/U17                                | A ^ -> Y v   | INVX2M        | 0.050 | 0.026 |   0.548 |    0.449 | 
     | CLK_DIV_RX_INST/U4                                 | A v -> Y ^   | NOR2X2M       | 0.050 | 0.055 |   0.603 |    0.504 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.054 |   0.657 |    0.558 | 
     | CLK_DIV_RX_INST/U36                                | S0 ^ -> Y ^  | MX2X2M        | 0.037 | 0.052 |   0.709 |    0.610 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.709 |    0.610 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^   | MX2X2M        | 0.048 | 0.068 |   0.777 |    0.678 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^   | CLKBUFX12M    | 0.029 | 0.055 |   0.832 |    0.733 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^   | CLKBUFX40M    | 0.030 | 0.053 |   0.885 |    0.786 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v   | CLKINVX40M    | 0.029 | 0.029 |   0.914 |    0.815 | 
     | RX_SCAN_CLK__L4_I1                                 | A v -> Y ^   | CLKINVX40M    | 0.020 | 0.024 |   0.938 |    0.839 | 
     | UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_coun | CK ^ -> QN v | SDFFRX1M      | 0.063 | 0.128 |   1.067 |    0.968 | 
     | t_reg[3]                                           |              |               |       |       |         |          | 
     | UART_INST/U0_UART_RX/U0_edge_bit_counter/U14       | B1 v -> Y ^  | OAI32X1M      | 0.066 | 0.059 |   1.126 |    1.027 | 
     | UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_coun | D ^          | SDFFRX1M      | 0.066 | 0.000 |   1.126 |    1.027 | 
     | t_reg[3]                                           |              |               |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.099 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.117 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.132 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.202 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.230 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.289 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.305 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.186 |   0.393 |    0.492 | 
     | U6_mux2X1/U1                                       | A v -> Y v  | MX2X2M        | 0.050 | 0.097 |   0.490 |    0.589 | 
     | SYNC_SCAN_RST2__L1_I0                              | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.063 |   0.553 |    0.652 | 
     | CLK_DIV_RX_INST/U17                                | A v -> Y ^  | INVX2M        | 0.050 | 0.046 |   0.599 |    0.698 | 
     | CLK_DIV_RX_INST/U4                                 | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.622 |    0.721 | 
     | CLK_DIV_RX_INST/N0__L1_I0                          | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.671 |    0.770 | 
     | CLK_DIV_RX_INST/U36                                | S0 v -> Y ^ | MX2X2M        | 0.037 | 0.084 |   0.755 |    0.854 | 
     | CLK_DIV_RX_INST                                    | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.755 |    0.854 | 
     | U2_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.048 | 0.068 |   0.823 |    0.922 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.029 | 0.055 |   0.878 |    0.977 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.053 |   0.931 |    1.030 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.960 |    1.059 | 
     | RX_SCAN_CLK__L4_I1                                 | A v -> Y ^  | CLKINVX40M    | 0.020 | 0.024 |   0.984 |    1.083 | 
     | UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_coun | CK ^        | SDFFRX1M      | 0.020 | 0.001 |   0.985 |    1.084 | 
     | t_reg[3]                                           |             |               |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff2_reg[0] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /D (^) 
checked with  leading edge of 'REF_CLK'
Beginpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.427
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.474
  Arrival Time                  0.574
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.100 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.082 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.067 | 
     | U0_mux2X1/U1                                       | A ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.131 |    0.032 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.168 |    0.068 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.224 |    0.125 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.285 |    0.185 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.058 |   0.342 |    0.243 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v  | CLKBUFX40M | 0.024 | 0.059 |   0.402 |    0.302 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^  | CLKINVX32M | 0.023 | 0.024 |   0.426 |    0.326 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.147 |   0.573 |    0.474 | 
     | g[0]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | D ^         | SDFFRQX2M  | 0.040 | 0.000 |   0.574 |    0.474 | 
     | g[0]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.117 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.132 | 
     | U0_mux2X1/U1                                       | A ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.131 |    0.231 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.168 |    0.267 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.224 |    0.324 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.285 |    0.384 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.058 |   0.342 |    0.442 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v | CLKBUFX40M | 0.024 | 0.059 |   0.402 |    0.501 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^ | CLKINVX32M | 0.023 | 0.024 |   0.426 |    0.526 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.427 |    0.526 | 
     | g[0]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin REG_FILE_INST/RdData_VLD_reg/CK 
Endpoint:   REG_FILE_INST/RdData_VLD_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: PLSE_GEN_INST/rcv_flop_reg/Q    (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.981
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.019
  Arrival Time                  1.119
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.083 | 
     | scan_clk__L2_I2              | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.066 |   -0.034 | 
     | scan_clk__L3_I1              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.018 | 
     | scan_clk__L4_I1              | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.069 | 
     | scan_clk__L5_I1              | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.119 | 
     | scan_clk__L6_I1              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.170 | 
     | scan_clk__L7_I1              | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.221 | 
     | scan_clk__L8_I1              | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.273 | 
     | scan_clk__L9_I1              | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.324 | 
     | scan_clk__L10_I1             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.376 | 
     | scan_clk__L11_I1             | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.427 | 
     | scan_clk__L12_I1             | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.478 | 
     | scan_clk__L13_I1             | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.529 | 
     | scan_clk__L14_I0             | A v -> Y v  | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.579 | 
     | scan_clk__L15_I0             | A v -> Y ^  | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.597 | 
     | U3_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.041 | 0.065 |   0.763 |    0.663 | 
     | TX_SCAN_CLK__L1_I0           | A ^ -> Y ^  | CLKBUFX12M | 0.034 | 0.056 |   0.820 |    0.719 | 
     | TX_SCAN_CLK__L2_I0           | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.054 |   0.874 |    0.774 | 
     | TX_SCAN_CLK__L3_I0           | A ^ -> Y v  | CLKINVX32M | 0.035 | 0.032 |   0.906 |    0.806 | 
     | TX_SCAN_CLK__L4_I0           | A v -> Y ^  | CLKINVX40M | 0.026 | 0.027 |   0.933 |    0.832 | 
     | PLSE_GEN_INST/rcv_flop_reg   | CK ^ -> Q ^ | SDFFRQX2M  | 0.098 | 0.185 |   1.117 |    1.017 | 
     | REG_FILE_INST/RdData_VLD_reg | SI ^        | SDFFRQX2M  | 0.098 | 0.001 |   1.119 |    1.019 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.117 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX32M    | 0.016 | 0.044 |   0.061 |    0.161 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.211 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.262 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.313 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.264 |    0.364 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.315 |    0.415 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.466 | 
     | scan_clk__L9_I0              | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.517 | 
     | scan_clk__L10_I0             | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.568 | 
     | scan_clk__L11_I0             | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.619 | 
     | scan_clk__L12_I0             | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.669 | 
     | scan_clk__L13_I0             | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.686 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.784 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.821 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.877 | 
     | REF_SCAN_CLK__L3_I1          | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.938 | 
     | REF_SCAN_CLK__L4_I2          | A v -> Y v | CLKBUFX40M | 0.029 | 0.059 |   0.897 |    0.997 | 
     | REF_SCAN_CLK__L5_I3          | A v -> Y v | CLKBUFX40M | 0.025 | 0.055 |   0.952 |    1.052 | 
     | REF_SCAN_CLK__L6_I3          | A v -> Y ^ | CLKINVX32M | 0.025 | 0.027 |   0.978 |    1.078 | 
     | REG_FILE_INST/RdData_VLD_reg | CK ^       | SDFFRQX2M  | 0.025 | 0.003 |   0.981 |    1.082 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_
reg[1] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.997
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.045
  Arrival Time                  1.145
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |              |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.100 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.082 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.067 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.003 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v   | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.031 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v   | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.090 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^   | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.106 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^  | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.271 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.362 | 
     | SYNC_SCAN_RST2__L1_I0                             | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.422 | 
     | CLK_DIV_TX_INST/U9                                | A ^ -> Y v   | INVX2M        | 0.050 | 0.016 |   0.538 |    0.438 | 
     | CLK_DIV_TX_INST/U4                                | A v -> Y ^   | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.493 | 
     | CLK_DIV_TX_INST/N0__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.551 | 
     | CLK_DIV_TX_INST/U35                               | S0 ^ -> Y ^  | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.605 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^  | ClkDiv_test_1 |       |       |   0.705 |    0.605 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.668 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^   | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.724 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^   | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.778 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v   | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.810 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^   | CLKINVX40M    | 0.024 | 0.026 |   0.937 |    0.836 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] | CK ^ -> Q ^  | SDFFRQX2M     | 0.052 | 0.157 |   1.093 |    0.993 | 
     | UART_INST/U0_UART_TX/U0_Serializer/U14            | A0N ^ -> Y ^ | OAI2BB1X2M    | 0.030 | 0.052 |   1.145 |    1.045 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] | D ^          | SDFFRQX2M     | 0.030 | 0.000 |   1.145 |    1.045 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.100 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.118 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.133 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.203 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.231 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.290 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.245 |    0.346 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.396 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.452 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.520 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.547 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.569 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.583 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.748 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.804 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.863 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.863 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.926 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.983 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.037 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.069 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.995 |    1.095 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   0.997 |    1.097 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_
reg[3] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.996
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.045
  Arrival Time                  1.145
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |              |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.101 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.082 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.067 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.002 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v   | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.031 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v   | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.089 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^   | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.106 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^  | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.270 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.361 | 
     | SYNC_SCAN_RST2__L1_I0                             | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.422 | 
     | CLK_DIV_TX_INST/U9                                | A ^ -> Y v   | INVX2M        | 0.050 | 0.016 |   0.538 |    0.438 | 
     | CLK_DIV_TX_INST/U4                                | A v -> Y ^   | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.492 | 
     | CLK_DIV_TX_INST/N0__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.550 | 
     | CLK_DIV_TX_INST/U35                               | S0 ^ -> Y ^  | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.604 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^  | ClkDiv_test_1 |       |       |   0.705 |    0.604 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.667 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^   | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.724 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^   | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.778 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v   | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.810 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^   | CLKINVX40M    | 0.024 | 0.026 |   0.937 |    0.836 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] | CK ^ -> Q ^  | SDFFRQX2M     | 0.054 | 0.157 |   1.094 |    0.993 | 
     | UART_INST/U0_UART_TX/U0_Serializer/U18            | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.029 | 0.052 |   1.145 |    1.045 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] | D ^          | SDFFRQX2M     | 0.029 | 0.000 |   1.145 |    1.045 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.101 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.119 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.134 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.203 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.232 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.290 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.246 |    0.346 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.397 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.452 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.520 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.548 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.569 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.583 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.749 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.804 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.864 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.864 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.927 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.883 |    0.983 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.038 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.069 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.995 |    1.095 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   0.997 |    1.097 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff2_reg[1] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /D (^) 
checked with  leading edge of 'REF_CLK'
Beginpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.426
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.473
  Arrival Time                  0.574
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.101 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.083 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.068 | 
     | U0_mux2X1/U1                                       | A ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.131 |    0.030 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.168 |    0.067 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.224 |    0.123 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.285 |    0.184 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.058 |   0.342 |    0.241 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v  | CLKBUFX40M | 0.024 | 0.059 |   0.402 |    0.301 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^  | CLKINVX32M | 0.023 | 0.024 |   0.426 |    0.325 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.148 |   0.574 |    0.473 | 
     | g[1]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | D ^         | SDFFRQX2M  | 0.042 | 0.000 |   0.574 |    0.473 | 
     | g[1]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.101 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.119 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.134 | 
     | U0_mux2X1/U1                                       | A ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.131 |    0.232 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.168 |    0.269 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.224 |    0.325 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.285 |    0.386 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.058 |   0.342 |    0.443 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v | CLKBUFX40M | 0.024 | 0.059 |   0.402 |    0.503 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^ | CLKINVX32M | 0.023 | 0.024 |   0.426 |    0.527 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | CK ^       | SDFFRQX2M  | 0.023 | 0.000 |   0.426 |    0.527 | 
     | g[1]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin DATA_SYNC_INST/\sync_enable_FF_reg[1] /CK 
Endpoint:   DATA_SYNC_INST/\sync_enable_FF_reg[1] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: DATA_SYNC_INST/\sync_enable_FF_reg[0] /Q  (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.978
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.018
  Arrival Time                  1.120
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.085 | 
     | scan_clk__L2_I1                       | A v -> Y v  | BUFX32M    | 0.016 | 0.044 |   0.061 |   -0.041 | 
     | scan_clk__L3_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.009 | 
     | scan_clk__L4_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.060 | 
     | scan_clk__L5_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.111 | 
     | scan_clk__L6_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.161 | 
     | scan_clk__L7_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.212 | 
     | scan_clk__L8_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.264 | 
     | scan_clk__L9_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.315 | 
     | scan_clk__L10_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.366 | 
     | scan_clk__L11_I0                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.416 | 
     | scan_clk__L12_I0                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.467 | 
     | scan_clk__L13_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.484 | 
     | U0_mux2X1/U1                          | B ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.582 | 
     | REF_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.619 | 
     | REF_SCAN_CLK__L2_I1                   | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.675 | 
     | REF_SCAN_CLK__L3_I1                   | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.736 | 
     | REF_SCAN_CLK__L4_I2                   | A v -> Y v  | CLKBUFX40M | 0.029 | 0.059 |   0.897 |    0.795 | 
     | REF_SCAN_CLK__L5_I5                   | A v -> Y v  | CLKBUFX40M | 0.024 | 0.056 |   0.953 |    0.851 | 
     | REF_SCAN_CLK__L6_I5                   | A v -> Y ^  | CLKINVX32M | 0.022 | 0.023 |   0.976 |    0.874 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.144 |   1.120 |    1.018 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   1.120 |    1.018 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.119 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX32M    | 0.016 | 0.044 |   0.061 |    0.163 | 
     | scan_clk__L3_I0                       | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.213 | 
     | scan_clk__L4_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.264 | 
     | scan_clk__L5_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.315 | 
     | scan_clk__L6_I0                       | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.365 | 
     | scan_clk__L7_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.416 | 
     | scan_clk__L8_I0                       | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.468 | 
     | scan_clk__L9_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.519 | 
     | scan_clk__L10_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.570 | 
     | scan_clk__L11_I0                      | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.620 | 
     | scan_clk__L12_I0                      | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.671 | 
     | scan_clk__L13_I0                      | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.688 | 
     | U0_mux2X1/U1                          | B ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.786 | 
     | REF_SCAN_CLK__L1_I0                   | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.823 | 
     | REF_SCAN_CLK__L2_I1                   | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.879 | 
     | REF_SCAN_CLK__L3_I1                   | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.940 | 
     | REF_SCAN_CLK__L4_I2                   | A v -> Y v | CLKBUFX40M | 0.029 | 0.059 |   0.897 |    0.999 | 
     | REF_SCAN_CLK__L5_I5                   | A v -> Y v | CLKBUFX40M | 0.024 | 0.056 |   0.953 |    1.055 | 
     | REF_SCAN_CLK__L6_I5                   | A v -> Y ^ | CLKINVX32M | 0.022 | 0.023 |   0.976 |    1.078 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[1] | CK ^       | SDFFRQX2M  | 0.022 | 0.001 |   0.978 |    1.080 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_
reg[6] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.996
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.045
  Arrival Time                  1.147
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |              |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.102 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.084 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.069 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.001 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v   | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.029 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v   | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.087 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^   | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.104 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^  | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.269 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.360 | 
     | SYNC_SCAN_RST2__L1_I0                             | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.420 | 
     | CLK_DIV_TX_INST/U9                                | A ^ -> Y v   | INVX2M        | 0.050 | 0.016 |   0.538 |    0.436 | 
     | CLK_DIV_TX_INST/U4                                | A v -> Y ^   | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.491 | 
     | CLK_DIV_TX_INST/N0__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.549 | 
     | CLK_DIV_TX_INST/U35                               | S0 ^ -> Y ^  | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.603 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^  | ClkDiv_test_1 |       |       |   0.705 |    0.603 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.666 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^   | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.722 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^   | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.776 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v   | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.808 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^   | CLKINVX40M    | 0.024 | 0.026 |   0.937 |    0.834 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] | CK ^ -> Q ^  | SDFFRQX2M     | 0.055 | 0.158 |   1.094 |    0.992 | 
     | UART_INST/U0_UART_TX/U0_Serializer/U24            | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.030 | 0.053 |   1.147 |    1.045 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] | D ^          | SDFFRQX2M     | 0.030 | 0.000 |   1.147 |    1.045 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.102 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.121 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.135 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.205 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.234 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.292 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.245 |    0.348 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.398 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.454 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.522 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.549 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.571 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.585 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.750 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.806 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.865 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.865 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.928 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.985 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.039 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.071 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.995 |    1.097 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   0.996 |    1.099 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_
reg[2] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.997
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.045
  Arrival Time                  1.148
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |              |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.103 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.084 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.069 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.000 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v   | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.029 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v   | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.087 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^   | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.104 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^  | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.268 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.359 | 
     | SYNC_SCAN_RST2__L1_I0                             | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.420 | 
     | CLK_DIV_TX_INST/U9                                | A ^ -> Y v   | INVX2M        | 0.050 | 0.016 |   0.538 |    0.436 | 
     | CLK_DIV_TX_INST/U4                                | A v -> Y ^   | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.490 | 
     | CLK_DIV_TX_INST/N0__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.548 | 
     | CLK_DIV_TX_INST/U35                               | S0 ^ -> Y ^  | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.602 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^  | ClkDiv_test_1 |       |       |   0.705 |    0.602 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.665 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^   | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.721 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^   | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.776 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v   | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.808 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^   | CLKINVX40M    | 0.024 | 0.026 |   0.937 |    0.834 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] | CK ^ -> Q ^  | SDFFRQX2M     | 0.055 | 0.159 |   1.095 |    0.992 | 
     | UART_INST/U0_UART_TX/U0_Serializer/U16            | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.029 | 0.053 |   1.148 |    1.045 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] | D ^          | SDFFRQX2M     | 0.029 | 0.000 |   1.148 |    1.045 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.103 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.121 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.136 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.206 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.234 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.292 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.246 |    0.348 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.399 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.454 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.522 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.550 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.571 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.585 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.751 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.806 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.866 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.866 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.929 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.883 |    0.985 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.040 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.072 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.995 |    1.098 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   0.997 |    1.099 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/CK 
Endpoint:   UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/D  (^) checked with  
leading edge of 'RX_CLK'
Beginpoint: UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/QN (v) triggered by  
leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.985
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.029
  Arrival Time                  1.132
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |              |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.103 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v   | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.085 | 
     | UART_CLK__L2_I0                             | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.070 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^   | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.000 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v   | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.028 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y v   | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.087 | 
     | UART_SCAN_CLK__L3_I1                        | A v -> Y ^   | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.103 | 
     | RST_SYNC2_INST/\FFs_reg[1]                  | CK ^ -> Q ^  | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.268 | 
     | U6_mux2X1/U1                                | A ^ -> Y ^   | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.359 | 
     | SYNC_SCAN_RST2__L1_I0                       | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.419 | 
     | CLK_DIV_RX_INST/U17                         | A ^ -> Y v   | INVX2M        | 0.050 | 0.026 |   0.548 |    0.445 | 
     | CLK_DIV_RX_INST/U4                          | A v -> Y ^   | NOR2X2M       | 0.050 | 0.055 |   0.603 |    0.500 | 
     | CLK_DIV_RX_INST/N0__L1_I0                   | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.054 |   0.657 |    0.554 | 
     | CLK_DIV_RX_INST/U36                         | S0 ^ -> Y ^  | MX2X2M        | 0.037 | 0.052 |   0.709 |    0.606 | 
     | CLK_DIV_RX_INST                             | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.709 |    0.606 | 
     | U2_mux2X1/U1                                | A ^ -> Y ^   | MX2X2M        | 0.048 | 0.068 |   0.777 |    0.674 | 
     | RX_SCAN_CLK__L1_I0                          | A ^ -> Y ^   | CLKBUFX12M    | 0.029 | 0.055 |   0.832 |    0.729 | 
     | RX_SCAN_CLK__L2_I0                          | A ^ -> Y ^   | CLKBUFX40M    | 0.030 | 0.053 |   0.885 |    0.782 | 
     | RX_SCAN_CLK__L3_I0                          | A ^ -> Y v   | CLKINVX40M    | 0.029 | 0.029 |   0.914 |    0.811 | 
     | RX_SCAN_CLK__L4_I0                          | A v -> Y ^   | CLKINVX40M    | 0.021 | 0.025 |   0.939 |    0.836 | 
     | UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg | CK ^ -> QN v | SDFFRX1M      | 0.032 | 0.103 |   1.041 |    0.938 | 
     | UART_INST/U0_UART_RX/U0_stp_chk/U5          | A v -> Y ^   | INVXLM        | 0.037 | 0.031 |   1.073 |    0.970 | 
     | UART_INST/U0_UART_RX/U0_stp_chk/U2          | A0N ^ -> Y ^ | OAI2BB2X1M    | 0.037 | 0.059 |   1.132 |    1.029 | 
     | UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg | D ^          | SDFFRX1M      | 0.037 | 0.000 |   1.132 |    1.029 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.103 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.121 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.136 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.206 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.234 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.293 | 
     | UART_SCAN_CLK__L3_I1                        | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.309 | 
     | RST_SYNC2_INST/\FFs_reg[1]                  | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.186 |   0.393 |    0.495 | 
     | U6_mux2X1/U1                                | A v -> Y v  | MX2X2M        | 0.050 | 0.097 |   0.490 |    0.593 | 
     | SYNC_SCAN_RST2__L1_I0                       | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.063 |   0.553 |    0.656 | 
     | CLK_DIV_RX_INST/U17                         | A v -> Y ^  | INVX2M        | 0.050 | 0.046 |   0.599 |    0.702 | 
     | CLK_DIV_RX_INST/U4                          | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.622 |    0.725 | 
     | CLK_DIV_RX_INST/N0__L1_I0                   | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.671 |    0.774 | 
     | CLK_DIV_RX_INST/U36                         | S0 v -> Y ^ | MX2X2M        | 0.037 | 0.084 |   0.755 |    0.858 | 
     | CLK_DIV_RX_INST                             | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.755 |    0.858 | 
     | U2_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.048 | 0.068 |   0.823 |    0.926 | 
     | RX_SCAN_CLK__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.029 | 0.055 |   0.878 |    0.981 | 
     | RX_SCAN_CLK__L2_I0                          | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.053 |   0.931 |    1.034 | 
     | RX_SCAN_CLK__L3_I0                          | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.960 |    1.063 | 
     | RX_SCAN_CLK__L4_I0                          | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.985 |    1.088 | 
     | UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg | CK ^        | SDFFRX1M      | 0.021 | 0.001 |   0.985 |    1.088 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_
reg[4] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.996
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.044
  Arrival Time                  1.147
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |              |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.103 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v   | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.085 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.070 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.000 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v   | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.028 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v   | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.087 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^   | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.103 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^  | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.268 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.359 | 
     | SYNC_SCAN_RST2__L1_I0                             | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.419 | 
     | CLK_DIV_TX_INST/U9                                | A ^ -> Y v   | INVX2M        | 0.050 | 0.016 |   0.538 |    0.435 | 
     | CLK_DIV_TX_INST/U4                                | A v -> Y ^   | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.490 | 
     | CLK_DIV_TX_INST/N0__L1_I0                         | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.548 | 
     | CLK_DIV_TX_INST/U35                               | S0 ^ -> Y ^  | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.602 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^  | ClkDiv_test_1 |       |       |   0.705 |    0.602 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^   | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.665 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^   | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.721 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^   | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.776 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v   | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.808 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^   | CLKINVX40M    | 0.024 | 0.026 |   0.937 |    0.834 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] | CK ^ -> Q ^  | SDFFRQX2M     | 0.056 | 0.158 |   1.095 |    0.992 | 
     | UART_INST/U0_UART_TX/U0_Serializer/U20            | A1N ^ -> Y ^ | OAI2BB1X2M    | 0.029 | 0.053 |   1.147 |    1.044 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] | D ^          | SDFFRQX2M     | 0.029 | 0.000 |   1.147 |    1.044 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.103 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.121 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.136 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.206 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.234 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.293 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.246 |    0.348 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.399 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.454 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.523 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.550 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.572 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.585 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.751 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.806 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.866 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.866 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.929 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.883 |    0.985 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.040 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.072 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.995 |    1.098 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] | CK ^        | SDFFRQX2M     | 0.024 | 0.001 |   0.996 |    1.099 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_
reg[0] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.997
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.045
  Arrival Time                  1.148
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.103 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.085 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.070 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |   -0.000 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.028 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.087 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.103 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.268 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.359 | 
     | SYNC_SCAN_RST2__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.419 | 
     | CLK_DIV_TX_INST/U9                                 | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.435 | 
     | CLK_DIV_TX_INST/U4                                 | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.490 | 
     | CLK_DIV_TX_INST/N0__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.548 | 
     | CLK_DIV_TX_INST/U35                                | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.602 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.602 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.665 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.721 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.775 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.807 | 
     | TX_SCAN_CLK__L4_I1                                 | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.937 |    0.833 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.053 | 0.157 |   1.093 |    0.990 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/U3             | A0 ^ -> Y ^ | AO2B2X2M      | 0.028 | 0.055 |   1.148 |    1.045 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] | D ^         | SDFFRQX2M     | 0.028 | 0.000 |   1.148 |    1.045 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.103 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.121 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.136 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.206 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.234 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.293 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.245 |    0.349 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.399 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.455 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.523 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.550 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.572 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.586 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.751 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.807 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.866 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.866 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.929 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.986 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.040 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.072 | 
     | TX_SCAN_CLK__L4_I1                                 | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.995 |    1.098 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   0.997 |    1.100 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/CK 
Endpoint:   UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/D  (^) checked with  
leading edge of 'RX_CLK'
Beginpoint: UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/QN (v) triggered by  
leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.987
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.030
  Arrival Time                  1.134
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |              |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^   |               | 0.000 |       |   0.000 |   -0.103 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v   | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.085 | 
     | UART_CLK__L2_I0                             | A v -> Y ^   | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.070 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^   | MX2X2M        | 0.059 | 0.070 |   0.103 |   -0.000 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v   | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.028 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y v   | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.086 | 
     | UART_SCAN_CLK__L3_I1                        | A v -> Y ^   | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.103 | 
     | RST_SYNC2_INST/\FFs_reg[1]                  | CK ^ -> Q ^  | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.267 | 
     | U6_mux2X1/U1                                | A ^ -> Y ^   | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.358 | 
     | SYNC_SCAN_RST2__L1_I0                       | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.419 | 
     | CLK_DIV_RX_INST/U17                         | A ^ -> Y v   | INVX2M        | 0.050 | 0.026 |   0.548 |    0.445 | 
     | CLK_DIV_RX_INST/U4                          | A v -> Y ^   | NOR2X2M       | 0.050 | 0.055 |   0.603 |    0.500 | 
     | CLK_DIV_RX_INST/N0__L1_I0                   | A ^ -> Y ^   | CLKBUFX12M    | 0.050 | 0.054 |   0.657 |    0.553 | 
     | CLK_DIV_RX_INST/U36                         | S0 ^ -> Y ^  | MX2X2M        | 0.037 | 0.052 |   0.709 |    0.606 | 
     | CLK_DIV_RX_INST                             | o_div_clk ^  | ClkDiv_test_0 |       |       |   0.709 |    0.606 | 
     | U2_mux2X1/U1                                | A ^ -> Y ^   | MX2X2M        | 0.048 | 0.068 |   0.777 |    0.674 | 
     | RX_SCAN_CLK__L1_I0                          | A ^ -> Y ^   | CLKBUFX12M    | 0.029 | 0.055 |   0.832 |    0.729 | 
     | RX_SCAN_CLK__L2_I0                          | A ^ -> Y ^   | CLKBUFX40M    | 0.030 | 0.053 |   0.885 |    0.782 | 
     | RX_SCAN_CLK__L3_I0                          | A ^ -> Y v   | CLKINVX40M    | 0.029 | 0.029 |   0.914 |    0.811 | 
     | RX_SCAN_CLK__L4_I0                          | A v -> Y ^   | CLKINVX40M    | 0.021 | 0.025 |   0.939 |    0.835 | 
     | UART_INST/U0_UART_RX/U0_par_chk/par_err_reg | CK ^ -> QN v | SDFFRX1M      | 0.031 | 0.103 |   1.042 |    0.939 | 
     | UART_INST/U0_UART_RX/U0_par_chk/U11         | A v -> Y ^   | INVXLM        | 0.040 | 0.033 |   1.075 |    0.971 | 
     | UART_INST/U0_UART_RX/U0_par_chk/U7          | A0N ^ -> Y ^ | OAI2BB2X1M    | 0.037 | 0.059 |   1.134 |    1.030 | 
     | UART_INST/U0_UART_RX/U0_par_chk/par_err_reg | D ^          | SDFFRX1M      | 0.037 | 0.000 |   1.134 |    1.030 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.103 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.122 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.136 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.206 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.235 | 
     | UART_SCAN_CLK__L2_I0                        | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.293 | 
     | UART_SCAN_CLK__L3_I1                        | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.309 | 
     | RST_SYNC2_INST/\FFs_reg[1]                  | CK ^ -> Q v | SDFFRQX2M     | 0.050 | 0.186 |   0.393 |    0.496 | 
     | U6_mux2X1/U1                                | A v -> Y v  | MX2X2M        | 0.050 | 0.097 |   0.490 |    0.593 | 
     | SYNC_SCAN_RST2__L1_I0                       | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.063 |   0.553 |    0.656 | 
     | CLK_DIV_RX_INST/U17                         | A v -> Y ^  | INVX2M        | 0.050 | 0.046 |   0.599 |    0.702 | 
     | CLK_DIV_RX_INST/U4                          | A ^ -> Y v  | NOR2X2M       | 0.050 | 0.023 |   0.622 |    0.725 | 
     | CLK_DIV_RX_INST/N0__L1_I0                   | A v -> Y v  | CLKBUFX12M    | 0.050 | 0.049 |   0.671 |    0.774 | 
     | CLK_DIV_RX_INST/U36                         | S0 v -> Y ^ | MX2X2M        | 0.037 | 0.084 |   0.755 |    0.858 | 
     | CLK_DIV_RX_INST                             | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.755 |    0.858 | 
     | U2_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.048 | 0.068 |   0.823 |    0.927 | 
     | RX_SCAN_CLK__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.029 | 0.055 |   0.878 |    0.981 | 
     | RX_SCAN_CLK__L2_I0                          | A ^ -> Y ^  | CLKBUFX40M    | 0.030 | 0.053 |   0.931 |    1.035 | 
     | RX_SCAN_CLK__L3_I0                          | A ^ -> Y v  | CLKINVX40M    | 0.029 | 0.029 |   0.960 |    1.063 | 
     | RX_SCAN_CLK__L4_I0                          | A v -> Y ^  | CLKINVX40M    | 0.021 | 0.025 |   0.985 |    1.088 | 
     | UART_INST/U0_UART_RX/U0_par_chk/par_err_reg | CK ^        | SDFFRX1M      | 0.021 | 0.002 |   0.987 |    1.090 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_
reg[1] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.998
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.046
  Arrival Time                  1.150
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.103 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.085 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.070 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |   -0.000 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.028 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.086 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.103 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.267 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.358 | 
     | SYNC_SCAN_RST2__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.419 | 
     | CLK_DIV_TX_INST/U9                                 | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.435 | 
     | CLK_DIV_TX_INST/U4                                 | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.490 | 
     | CLK_DIV_TX_INST/N0__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.547 | 
     | CLK_DIV_TX_INST/U35                                | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.601 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.601 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.664 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.721 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.775 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.807 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.937 |    0.834 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] | CK ^ -> Q ^ | SDFFRQX2M     | 0.052 | 0.157 |   1.095 |    0.991 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/U4             | A0 ^ -> Y ^ | AO2B2X2M      | 0.028 | 0.055 |   1.150 |    1.046 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] | D ^         | SDFFRQX2M     | 0.028 | 0.000 |   1.150 |    1.046 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.103 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.122 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.136 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.206 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.235 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.293 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.245 |    0.349 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.399 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.455 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.523 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.550 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.572 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.586 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.751 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.807 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.866 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.866 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.929 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.986 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.040 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.072 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.995 |    1.099 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] | CK ^        | SDFFRQX2M     | 0.026 | 0.003 |   0.998 |    1.101 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff2_reg[2] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /D (^) 
checked with  leading edge of 'REF_CLK'
Beginpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /Q (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.426
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.473
  Arrival Time                  0.577
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.104 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.086 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.071 | 
     | U0_mux2X1/U1                                       | A ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.131 |    0.027 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.168 |    0.064 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.224 |    0.120 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.285 |    0.181 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.058 |   0.342 |    0.238 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v  | CLKBUFX40M | 0.024 | 0.059 |   0.402 |    0.298 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^  | CLKINVX32M | 0.023 | 0.024 |   0.426 |    0.322 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.151 |   0.577 |    0.473 | 
     | g[2]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | D ^         | SDFFRQX2M  | 0.046 | 0.000 |   0.577 |    0.473 | 
     | g[2]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.104 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.122 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.136 | 
     | U0_mux2X1/U1                                       | A ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.131 |    0.235 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.168 |    0.272 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.224 |    0.328 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.285 |    0.388 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.058 |   0.342 |    0.446 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v | CLKBUFX40M | 0.024 | 0.059 |   0.402 |    0.505 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^ | CLKINVX32M | 0.023 | 0.024 |   0.426 |    0.530 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | CK ^       | SDFFRQX2M  | 0.023 | 0.000 |   0.426 |    0.530 | 
     | g[2]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin DATA_SYNC_INST/\sync_enable_FF_reg[0] /CK 
Endpoint:   DATA_SYNC_INST/\sync_enable_FF_reg[0] /SI (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: DATA_SYNC_INST/sync_enable_F3_reg/Q       (^) triggered by  leading 
edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.978
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.018
  Arrival Time                  1.122
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.087 | 
     | scan_clk__L2_I1                       | A v -> Y v  | BUFX32M    | 0.016 | 0.044 |   0.061 |   -0.043 | 
     | scan_clk__L3_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.007 | 
     | scan_clk__L4_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.058 | 
     | scan_clk__L5_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.108 | 
     | scan_clk__L6_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.159 | 
     | scan_clk__L7_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.210 | 
     | scan_clk__L8_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.261 | 
     | scan_clk__L9_I0                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.312 | 
     | scan_clk__L10_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.363 | 
     | scan_clk__L11_I0                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.414 | 
     | scan_clk__L12_I0                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.465 | 
     | scan_clk__L13_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.481 | 
     | U0_mux2X1/U1                          | B ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.580 | 
     | REF_SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.616 | 
     | REF_SCAN_CLK__L2_I1                   | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.673 | 
     | REF_SCAN_CLK__L3_I1                   | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.733 | 
     | REF_SCAN_CLK__L4_I2                   | A v -> Y v  | CLKBUFX40M | 0.029 | 0.059 |   0.897 |    0.792 | 
     | REF_SCAN_CLK__L5_I5                   | A v -> Y v  | CLKBUFX40M | 0.024 | 0.056 |   0.953 |    0.849 | 
     | REF_SCAN_CLK__L6_I5                   | A v -> Y ^  | CLKINVX32M | 0.022 | 0.023 |   0.976 |    0.872 | 
     | DATA_SYNC_INST/sync_enable_F3_reg     | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.146 |   1.122 |    1.018 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[0] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   1.122 |    1.018 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.121 | 
     | scan_clk__L2_I1                       | A v -> Y v | BUFX32M    | 0.016 | 0.044 |   0.061 |    0.165 | 
     | scan_clk__L3_I0                       | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.216 | 
     | scan_clk__L4_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.267 | 
     | scan_clk__L5_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.317 | 
     | scan_clk__L6_I0                       | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.264 |    0.368 | 
     | scan_clk__L7_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.315 |    0.419 | 
     | scan_clk__L8_I0                       | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.470 | 
     | scan_clk__L9_I0                       | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.521 | 
     | scan_clk__L10_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.572 | 
     | scan_clk__L11_I0                      | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.623 | 
     | scan_clk__L12_I0                      | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.673 | 
     | scan_clk__L13_I0                      | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.690 | 
     | U0_mux2X1/U1                          | B ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.789 | 
     | REF_SCAN_CLK__L1_I0                   | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.825 | 
     | REF_SCAN_CLK__L2_I1                   | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.881 | 
     | REF_SCAN_CLK__L3_I1                   | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.942 | 
     | REF_SCAN_CLK__L4_I2                   | A v -> Y v | CLKBUFX40M | 0.029 | 0.059 |   0.897 |    1.001 | 
     | REF_SCAN_CLK__L5_I5                   | A v -> Y v | CLKBUFX40M | 0.024 | 0.056 |   0.953 |    1.057 | 
     | REF_SCAN_CLK__L6_I5                   | A v -> Y ^ | CLKINVX32M | 0.022 | 0.023 |   0.976 |    1.081 | 
     | DATA_SYNC_INST/\sync_enable_FF_reg[0] | CK ^       | SDFFRQX2M  | 0.022 | 0.001 |   0.978 |    1.082 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_
ff1_reg[2] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /Q  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.937
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  1.082
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.087 | 
     | scan_clk__L2_I2                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.066 |   -0.038 | 
     | scan_clk__L3_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.014 | 
     | scan_clk__L4_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.065 | 
     | scan_clk__L5_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.115 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.166 | 
     | scan_clk__L7_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.217 | 
     | scan_clk__L8_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.269 | 
     | scan_clk__L9_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.320 | 
     | scan_clk__L10_I1                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.371 | 
     | scan_clk__L11_I1                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.423 | 
     | scan_clk__L12_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.474 | 
     | scan_clk__L13_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.525 | 
     | scan_clk__L14_I0                                   | A v -> Y v  | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.575 | 
     | scan_clk__L15_I0                                   | A v -> Y ^  | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.593 | 
     | U3_mux2X1/U1                                       | B ^ -> Y ^  | MX2X2M     | 0.041 | 0.065 |   0.763 |    0.659 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M | 0.034 | 0.056 |   0.820 |    0.715 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.054 |   0.874 |    0.770 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.035 | 0.032 |   0.906 |    0.802 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.027 |   0.933 |    0.828 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.149 |   1.081 |    0.977 | 
     | g[1]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   1.082 |    0.977 | 
     | g[2]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.121 | 
     | scan_clk__L2_I2                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.066 |    0.171 | 
     | scan_clk__L3_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.222 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.273 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.324 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.375 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.426 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.478 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.529 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.580 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.632 | 
     | scan_clk__L12_I1                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.683 | 
     | scan_clk__L13_I1                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.733 | 
     | scan_clk__L14_I0                                   | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.784 | 
     | scan_clk__L15_I0                                   | A v -> Y ^ | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.802 | 
     | U3_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.041 | 0.065 |   0.763 |    0.867 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^ | CLKBUFX12M | 0.034 | 0.056 |   0.820 |    0.924 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.054 |   0.874 |    0.978 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v | CLKINVX32M | 0.035 | 0.032 |   0.906 |    1.010 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.027 |   0.933 |    1.037 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^       | SDFFRQX2M  | 0.026 | 0.004 |   0.937 |    1.041 | 
     | g[2]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_
ff2_reg[0] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /Q  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.936
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  1.082
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.088 | 
     | scan_clk__L2_I2                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.066 |   -0.039 | 
     | scan_clk__L3_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.013 | 
     | scan_clk__L4_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.064 | 
     | scan_clk__L5_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.114 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.165 | 
     | scan_clk__L7_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.216 | 
     | scan_clk__L8_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.268 | 
     | scan_clk__L9_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.319 | 
     | scan_clk__L10_I1                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.371 | 
     | scan_clk__L11_I1                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.422 | 
     | scan_clk__L12_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.473 | 
     | scan_clk__L13_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.524 | 
     | scan_clk__L14_I0                                   | A v -> Y v  | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.574 | 
     | scan_clk__L15_I0                                   | A v -> Y ^  | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.592 | 
     | U3_mux2X1/U1                                       | B ^ -> Y ^  | MX2X2M     | 0.041 | 0.065 |   0.763 |    0.658 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M | 0.034 | 0.056 |   0.820 |    0.714 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.054 |   0.874 |    0.769 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.035 | 0.032 |   0.906 |    0.801 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.027 |   0.933 |    0.827 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.149 |   1.082 |    0.977 | 
     | g[3]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   1.082 |    0.977 | 
     | g[0]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.122 | 
     | scan_clk__L2_I2                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.066 |    0.171 | 
     | scan_clk__L3_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.223 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.274 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.324 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.375 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.427 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.478 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.530 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.581 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.632 | 
     | scan_clk__L12_I1                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.683 | 
     | scan_clk__L13_I1                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.734 | 
     | scan_clk__L14_I0                                   | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.784 | 
     | scan_clk__L15_I0                                   | A v -> Y ^ | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.803 | 
     | U3_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.041 | 0.065 |   0.763 |    0.868 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^ | CLKBUFX12M | 0.034 | 0.056 |   0.820 |    0.925 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.054 |   0.874 |    0.979 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v | CLKINVX32M | 0.035 | 0.032 |   0.906 |    1.011 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.027 |   0.933 |    1.038 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_re | CK ^       | SDFFRQX2M  | 0.026 | 0.004 |   0.936 |    1.041 | 
     | g[0]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin RST_SYNC1_INST/\FFs_reg[1] /CK 
Endpoint:   RST_SYNC1_INST/\FFs_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: RST_SYNC1_INST/\FFs_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.978
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.018
  Arrival Time                  1.124
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.088 | 
     | scan_clk__L2_I1            | A v -> Y v  | BUFX32M    | 0.016 | 0.044 |   0.061 |   -0.044 | 
     | scan_clk__L3_I0            | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.006 | 
     | scan_clk__L4_I0            | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.057 | 
     | scan_clk__L5_I0            | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.107 | 
     | scan_clk__L6_I0            | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.158 | 
     | scan_clk__L7_I0            | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.209 | 
     | scan_clk__L8_I0            | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.260 | 
     | scan_clk__L9_I0            | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.311 | 
     | scan_clk__L10_I0           | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.362 | 
     | scan_clk__L11_I0           | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.413 | 
     | scan_clk__L12_I0           | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.464 | 
     | scan_clk__L13_I0           | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.480 | 
     | U0_mux2X1/U1               | B ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.579 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.615 | 
     | REF_SCAN_CLK__L2_I1        | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.672 | 
     | REF_SCAN_CLK__L3_I1        | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.732 | 
     | REF_SCAN_CLK__L4_I1        | A v -> Y v  | CLKBUFX40M | 0.026 | 0.057 |   0.894 |    0.789 | 
     | REF_SCAN_CLK__L5_I0        | A v -> Y v  | CLKBUFX40M | 0.024 | 0.056 |   0.951 |    0.845 | 
     | REF_SCAN_CLK__L6_I0        | A v -> Y ^  | CLKINVX32M | 0.023 | 0.024 |   0.974 |    0.869 | 
     | RST_SYNC1_INST/\FFs_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.149 |   1.123 |    1.018 | 
     | RST_SYNC1_INST/\FFs_reg[1] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   1.124 |    1.018 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.122 | 
     | scan_clk__L2_I1            | A v -> Y v | BUFX32M    | 0.016 | 0.044 |   0.061 |    0.166 | 
     | scan_clk__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.217 | 
     | scan_clk__L4_I0            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.268 | 
     | scan_clk__L5_I0            | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.318 | 
     | scan_clk__L6_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.369 | 
     | scan_clk__L7_I0            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.420 | 
     | scan_clk__L8_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.471 | 
     | scan_clk__L9_I0            | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.522 | 
     | scan_clk__L10_I0           | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.573 | 
     | scan_clk__L11_I0           | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.624 | 
     | scan_clk__L12_I0           | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.674 | 
     | scan_clk__L13_I0           | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.691 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.790 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.826 | 
     | REF_SCAN_CLK__L2_I1        | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.882 | 
     | REF_SCAN_CLK__L3_I1        | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.943 | 
     | REF_SCAN_CLK__L4_I1        | A v -> Y v | CLKBUFX40M | 0.026 | 0.057 |   0.894 |    1.000 | 
     | REF_SCAN_CLK__L5_I0        | A v -> Y v | CLKBUFX40M | 0.024 | 0.056 |   0.951 |    1.056 | 
     | REF_SCAN_CLK__L6_I0        | A v -> Y ^ | CLKINVX32M | 0.023 | 0.024 |   0.974 |    1.080 | 
     | RST_SYNC1_INST/\FFs_reg[1] | CK ^       | SDFFRQX2M  | 0.023 | 0.004 |   0.978 |    1.083 | 
     +-------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_
reg[7] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.997
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.045
  Arrival Time                  1.151
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.105 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.087 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.072 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |   -0.003 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.026 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.084 | 
     | UART_SCAN_CLK__L3_I1                              | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.101 | 
     | RST_SYNC2_INST/\FFs_reg[1]                        | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.265 | 
     | U6_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.356 | 
     | SYNC_SCAN_RST2__L1_I0                             | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.417 | 
     | CLK_DIV_TX_INST/U9                                | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.433 | 
     | CLK_DIV_TX_INST/U4                                | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.488 | 
     | CLK_DIV_TX_INST/N0__L1_I0                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.545 | 
     | CLK_DIV_TX_INST/U35                               | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.599 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.599 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.662 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.719 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.773 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.805 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.937 |    0.831 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] | CK ^ -> Q ^ | SDFFRQX2M     | 0.057 | 0.160 |   1.096 |    0.991 | 
     | UART_INST/U0_UART_TX/U0_Serializer/U26            | A1 ^ -> Y ^ | AO22X1M       | 0.029 | 0.054 |   1.151 |    1.045 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] | D ^         | SDFFRQX2M     | 0.029 | 0.000 |   1.151 |    1.045 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                   |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                   | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.105 | 
     | UART_CLK__L1_I0                                   | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.124 | 
     | UART_CLK__L2_I0                                   | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.139 | 
     | U1_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.208 | 
     | UART_SCAN_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.237 | 
     | UART_SCAN_CLK__L2_I0                              | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.295 | 
     | UART_SCAN_CLK__L3_I0                              | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.246 |    0.351 | 
     | UART_SCAN_CLK__L4_I0                              | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.401 | 
     | UART_SCAN_CLK__L5_I0                              | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.457 | 
     | UART_SCAN_CLK__L6_I1                              | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.525 | 
     | UART_SCAN_CLK__L7_I2                              | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.553 | 
     | UART_SCAN_CLK__L8_I2                              | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.574 | 
     | UART_SCAN_CLK__L9_I3                              | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.588 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                   | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.754 | 
     | n20__L1_I0                                        | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.809 | 
     | CLK_DIV_TX_INST/U35                               | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.869 | 
     | CLK_DIV_TX_INST                                   | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.869 | 
     | U3_mux2X1/U1                                      | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.932 | 
     | TX_SCAN_CLK__L1_I0                                | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.883 |    0.988 | 
     | TX_SCAN_CLK__L2_I0                                | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.042 | 
     | TX_SCAN_CLK__L3_I0                                | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.074 | 
     | TX_SCAN_CLK__L4_I1                                | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.995 |    1.100 | 
     | UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] | CK ^        | SDFFRQX2M     | 0.024 | 0.002 |   0.997 |    1.102 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff2_reg[0] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /Q  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.979
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.020
  Arrival Time                  1.126
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.089 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX32M    | 0.016 | 0.044 |   0.061 |   -0.045 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.005 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.056 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.107 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.158 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.209 | 
     | scan_clk__L8_I0                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.260 | 
     | scan_clk__L9_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.311 | 
     | scan_clk__L10_I0                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.362 | 
     | scan_clk__L11_I0                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.413 | 
     | scan_clk__L12_I0                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.463 | 
     | scan_clk__L13_I0                                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.480 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.578 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.615 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.671 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.732 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.058 |   0.895 |    0.789 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v  | CLKBUFX40M | 0.024 | 0.059 |   0.955 |    0.849 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^  | CLKINVX32M | 0.023 | 0.024 |   0.979 |    0.873 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.147 |   1.125 |    1.020 | 
     | g[3]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   1.126 |    1.020 | 
     | g[0]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.123 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX32M    | 0.016 | 0.044 |   0.061 |    0.167 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.217 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.268 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.318 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.264 |    0.369 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.315 |    0.420 | 
     | scan_clk__L8_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.471 | 
     | scan_clk__L9_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.522 | 
     | scan_clk__L10_I0                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.573 | 
     | scan_clk__L11_I0                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.624 | 
     | scan_clk__L12_I0                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.675 | 
     | scan_clk__L13_I0                                   | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.692 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.790 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.827 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.883 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.943 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.058 |   0.895 |    1.001 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v | CLKBUFX40M | 0.024 | 0.059 |   0.955 |    1.060 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^ | CLKINVX32M | 0.023 | 0.024 |   0.979 |    1.085 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_re | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.979 |    1.085 | 
     | g[0]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_
reg[2] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.998
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.046
  Arrival Time                  1.153
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.107 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.088 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.073 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |   -0.004 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.025 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.083 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.100 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.264 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.355 | 
     | SYNC_SCAN_RST2__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.416 | 
     | CLK_DIV_TX_INST/U9                                 | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.432 | 
     | CLK_DIV_TX_INST/U4                                 | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.486 | 
     | CLK_DIV_TX_INST/N0__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.544 | 
     | CLK_DIV_TX_INST/U35                                | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.598 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.598 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.661 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.718 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.772 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.804 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.937 |    0.831 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] | CK ^ -> Q ^ | SDFFRQX2M     | 0.054 | 0.159 |   1.096 |    0.989 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/U5             | A0 ^ -> Y ^ | AO2B2X2M      | 0.030 | 0.057 |   1.153 |    1.046 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] | D ^         | SDFFRQX2M     | 0.030 | 0.000 |   1.153 |    1.046 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.106 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.125 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.140 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.209 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.238 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.296 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.245 |    0.352 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.402 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.458 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.526 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.554 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.575 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.589 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.755 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.810 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.870 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.870 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.933 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.989 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.043 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.075 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.995 |    1.102 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] | CK ^        | SDFFRQX2M     | 0.026 | 0.003 |   0.998 |    1.105 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff1_reg[1] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /Q  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.980
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.020
  Arrival Time                  1.126
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX32M    | 0.016 | 0.044 |   0.061 |   -0.046 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.004 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.055 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.106 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.157 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.208 | 
     | scan_clk__L8_I0                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.259 | 
     | scan_clk__L9_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.310 | 
     | scan_clk__L10_I0                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.361 | 
     | scan_clk__L11_I0                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.412 | 
     | scan_clk__L12_I0                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.462 | 
     | scan_clk__L13_I0                                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.479 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.578 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.614 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.670 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.731 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.058 |   0.895 |    0.788 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v  | CLKBUFX40M | 0.024 | 0.059 |   0.955 |    0.848 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^  | CLKINVX32M | 0.023 | 0.024 |   0.979 |    0.872 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.147 |   1.126 |    1.020 | 
     | g[0]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   1.126 |    1.020 | 
     | g[1]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.124 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX32M    | 0.016 | 0.044 |   0.061 |    0.168 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.218 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.269 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.319 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.264 |    0.370 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.315 |    0.421 | 
     | scan_clk__L8_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.472 | 
     | scan_clk__L9_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.523 | 
     | scan_clk__L10_I0                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.574 | 
     | scan_clk__L11_I0                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.625 | 
     | scan_clk__L12_I0                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.676 | 
     | scan_clk__L13_I0                                   | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.693 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.791 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.827 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.884 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.944 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.058 |   0.895 |    1.002 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v | CLKBUFX40M | 0.024 | 0.059 |   0.955 |    1.061 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^ | CLKINVX32M | 0.023 | 0.024 |   0.979 |    1.086 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.980 |    1.086 | 
     | g[1]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff1_reg[3] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /D (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: FIFO_INST/fifo_rd/\rptr_reg[3] /Q                         (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.979
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.021
  Arrival Time                  1.128
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I2                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.066 |   -0.041 | 
     | scan_clk__L3_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.011 | 
     | scan_clk__L4_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.062 | 
     | scan_clk__L5_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.112 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.163 | 
     | scan_clk__L7_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.215 | 
     | scan_clk__L8_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.266 | 
     | scan_clk__L9_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.318 | 
     | scan_clk__L10_I1                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.369 | 
     | scan_clk__L11_I1                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.420 | 
     | scan_clk__L12_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.471 | 
     | scan_clk__L13_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.522 | 
     | scan_clk__L14_I0                                   | A v -> Y v  | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.572 | 
     | scan_clk__L15_I0                                   | A v -> Y ^  | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.591 | 
     | U3_mux2X1/U1                                       | B ^ -> Y ^  | MX2X2M     | 0.041 | 0.065 |   0.763 |    0.656 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M | 0.034 | 0.056 |   0.820 |    0.713 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.054 |   0.874 |    0.767 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.035 | 0.032 |   0.906 |    0.799 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.027 |   0.933 |    0.826 | 
     | FIFO_INST/fifo_rd/\rptr_reg[3]                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.115 | 0.195 |   1.127 |    1.020 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | D ^         | SDFFRQX2M  | 0.115 | 0.001 |   1.128 |    1.021 | 
     | g[3]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.124 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX32M    | 0.016 | 0.044 |   0.061 |    0.168 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.218 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.269 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.320 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.264 |    0.370 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.315 |    0.421 | 
     | scan_clk__L8_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.473 | 
     | scan_clk__L9_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.524 | 
     | scan_clk__L10_I0                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.575 | 
     | scan_clk__L11_I0                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.625 | 
     | scan_clk__L12_I0                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.676 | 
     | scan_clk__L13_I0                                   | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.693 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.791 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.828 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.884 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.944 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.058 |   0.895 |    1.002 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v | CLKBUFX40M | 0.024 | 0.059 |   0.955 |    1.061 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^ | CLKINVX32M | 0.023 | 0.024 |   0.979 |    1.086 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.979 |    1.086 | 
     | g[3]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_
ff1_reg[3] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /Q  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.936
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.976
  Arrival Time                  1.084
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I2                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.066 |   -0.041 | 
     | scan_clk__L3_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.011 | 
     | scan_clk__L4_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.062 | 
     | scan_clk__L5_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.112 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.163 | 
     | scan_clk__L7_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.214 | 
     | scan_clk__L8_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.266 | 
     | scan_clk__L9_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.317 | 
     | scan_clk__L10_I1                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.369 | 
     | scan_clk__L11_I1                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.420 | 
     | scan_clk__L12_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.471 | 
     | scan_clk__L13_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.522 | 
     | scan_clk__L14_I0                                   | A v -> Y v  | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.572 | 
     | scan_clk__L15_I0                                   | A v -> Y ^  | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.590 | 
     | U3_mux2X1/U1                                       | B ^ -> Y ^  | MX2X2M     | 0.041 | 0.065 |   0.763 |    0.656 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M | 0.034 | 0.056 |   0.820 |    0.712 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.054 |   0.874 |    0.767 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.035 | 0.032 |   0.906 |    0.799 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.027 |   0.933 |    0.825 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.151 |   1.083 |    0.976 | 
     | g[2]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   1.084 |    0.976 | 
     | g[3]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.124 | 
     | scan_clk__L2_I2                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.066 |    0.173 | 
     | scan_clk__L3_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.225 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.276 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.327 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.378 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.429 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.480 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.532 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.583 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.635 | 
     | scan_clk__L12_I1                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.685 | 
     | scan_clk__L13_I1                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.736 | 
     | scan_clk__L14_I0                                   | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.786 | 
     | scan_clk__L15_I0                                   | A v -> Y ^ | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.805 | 
     | U3_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.041 | 0.065 |   0.763 |    0.870 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^ | CLKBUFX12M | 0.034 | 0.056 |   0.820 |    0.927 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.054 |   0.874 |    0.981 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v | CLKINVX32M | 0.035 | 0.032 |   0.906 |    1.013 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.027 |   0.933 |    1.040 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^       | SDFFRQX2M  | 0.026 | 0.004 |   0.936 |    1.043 | 
     | g[3]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_
ff1_reg[1] /CK 
Endpoint:   FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /Q  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.937
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.977
  Arrival Time                  1.084
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I2                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.049 |   0.066 |   -0.041 | 
     | scan_clk__L3_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.011 | 
     | scan_clk__L4_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.062 | 
     | scan_clk__L5_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.112 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.163 | 
     | scan_clk__L7_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.214 | 
     | scan_clk__L8_I1                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.266 | 
     | scan_clk__L9_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.317 | 
     | scan_clk__L10_I1                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.369 | 
     | scan_clk__L11_I1                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.420 | 
     | scan_clk__L12_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.471 | 
     | scan_clk__L13_I1                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.522 | 
     | scan_clk__L14_I0                                   | A v -> Y v  | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.572 | 
     | scan_clk__L15_I0                                   | A v -> Y ^  | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.590 | 
     | U3_mux2X1/U1                                       | B ^ -> Y ^  | MX2X2M     | 0.041 | 0.065 |   0.763 |    0.656 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M | 0.034 | 0.056 |   0.820 |    0.712 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.054 |   0.874 |    0.767 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M | 0.035 | 0.032 |   0.906 |    0.799 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M | 0.026 | 0.027 |   0.933 |    0.825 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.041 | 0.152 |   1.084 |    0.977 | 
     | g[0]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | SI ^        | SDFFRQX2M  | 0.041 | 0.000 |   1.084 |    0.977 | 
     | g[1]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.124 | 
     | scan_clk__L2_I2                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.066 |    0.174 | 
     | scan_clk__L3_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.225 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.276 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.327 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.378 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.429 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.481 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.532 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.583 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.635 | 
     | scan_clk__L12_I1                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.686 | 
     | scan_clk__L13_I1                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.736 | 
     | scan_clk__L14_I0                                   | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.787 | 
     | scan_clk__L15_I0                                   | A v -> Y ^ | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.805 | 
     | U3_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.041 | 0.065 |   0.763 |    0.870 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^ | CLKBUFX12M | 0.034 | 0.056 |   0.820 |    0.927 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.027 | 0.054 |   0.874 |    0.981 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v | CLKINVX32M | 0.035 | 0.032 |   0.906 |    1.013 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^ | CLKINVX40M | 0.026 | 0.027 |   0.933 |    1.040 | 
     | FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_re | CK ^       | SDFFRQX2M  | 0.026 | 0.004 |   0.937 |    1.044 | 
     | g[1]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_
count_reg[0] /CK 
Endpoint:   UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.931
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.969
  Arrival Time                  1.076
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I2                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.049 |   0.066 |   -0.041 | 
     | scan_clk__L3_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.011 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.062 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.112 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.163 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.214 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.266 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.317 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.368 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.420 | 
     | scan_clk__L12_I1                                   | A v -> Y v   | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.471 | 
     | scan_clk__L13_I1                                   | A v -> Y v   | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.522 | 
     | scan_clk__L14_I0                                   | A v -> Y v   | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.572 | 
     | scan_clk__L15_I0                                   | A v -> Y ^   | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.590 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^   | MX2X2M     | 0.050 | 0.071 |   0.768 |    0.661 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^   | CLKBUFX12M | 0.029 | 0.055 |   0.823 |    0.716 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^   | CLKBUFX40M | 0.030 | 0.053 |   0.877 |    0.769 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v   | CLKINVX40M | 0.029 | 0.029 |   0.905 |    0.798 | 
     | RX_SCAN_CLK__L4_I1                                 | A v -> Y ^   | CLKINVX40M | 0.020 | 0.024 |   0.929 |    0.822 | 
     | UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_coun | CK ^ -> QN ^ | SDFFRX1M   | 0.088 | 0.146 |   1.076 |    0.968 | 
     | t_reg[3]                                           |              |            |       |       |         |          | 
     | UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_cou | SI ^         | SDFFRQX2M  | 0.088 | 0.000 |   1.076 |    0.969 | 
     | nt_reg[0]                                          |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.124 | 
     | scan_clk__L2_I2                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.049 |   0.066 |    0.174 | 
     | scan_clk__L3_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.118 |    0.225 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.169 |    0.276 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.219 |    0.327 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.270 |    0.378 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.322 |    0.429 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.373 |    0.481 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.425 |    0.532 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.476 |    0.583 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.527 |    0.635 | 
     | scan_clk__L12_I1                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.578 |    0.686 | 
     | scan_clk__L13_I1                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.629 |    0.736 | 
     | scan_clk__L14_I0                                   | A v -> Y v | CLKBUFX20M | 0.020 | 0.050 |   0.679 |    0.787 | 
     | scan_clk__L15_I0                                   | A v -> Y ^ | CLKINVX6M  | 0.020 | 0.018 |   0.698 |    0.805 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.071 |   0.768 |    0.876 | 
     | RX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^ | CLKBUFX12M | 0.029 | 0.055 |   0.823 |    0.931 | 
     | RX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.877 |    0.984 | 
     | RX_SCAN_CLK__L3_I0                                 | A ^ -> Y v | CLKINVX40M | 0.029 | 0.029 |   0.905 |    1.013 | 
     | RX_SCAN_CLK__L4_I1                                 | A v -> Y ^ | CLKINVX40M | 0.020 | 0.024 |   0.929 |    1.037 | 
     | UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_cou | CK ^       | SDFFRQX2M  | 0.020 | 0.002 |   0.931 |    1.038 | 
     | nt_reg[0]                                          |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_
ff1_reg[2] /CK 
Endpoint:   FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /Q  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.980
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.020
  Arrival Time                  1.127
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.014 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I1                                    | A v -> Y v  | BUFX32M    | 0.016 | 0.044 |   0.061 |   -0.046 | 
     | scan_clk__L3_I0                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.004 | 
     | scan_clk__L4_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.055 | 
     | scan_clk__L5_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.105 | 
     | scan_clk__L6_I0                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.263 |    0.156 | 
     | scan_clk__L7_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.314 |    0.207 | 
     | scan_clk__L8_I0                                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.258 | 
     | scan_clk__L9_I0                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.309 | 
     | scan_clk__L10_I0                                   | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.360 | 
     | scan_clk__L11_I0                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.411 | 
     | scan_clk__L12_I0                                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.462 | 
     | scan_clk__L13_I0                                   | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.478 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^  | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.577 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.613 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v  | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.670 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.730 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v  | CLKBUFX40M | 0.030 | 0.058 |   0.895 |    0.788 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v  | CLKBUFX40M | 0.024 | 0.059 |   0.955 |    0.847 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^  | CLKINVX32M | 0.023 | 0.024 |   0.979 |    0.871 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^ -> Q ^ | SDFFRQX2M  | 0.042 | 0.148 |   1.127 |    1.020 | 
     | g[1]                                               |             |            |       |       |         |          | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | SI ^        | SDFFRQX2M  | 0.042 | 0.000 |   1.127 |    1.020 | 
     | g[2]                                               |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.014 | 0.017 |   0.017 |    0.125 | 
     | scan_clk__L2_I1                                    | A v -> Y v | BUFX32M    | 0.016 | 0.044 |   0.061 |    0.169 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.111 |    0.219 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.162 |    0.270 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.213 |    0.320 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.264 |    0.371 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.315 |    0.422 | 
     | scan_clk__L8_I0                                    | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.366 |    0.473 | 
     | scan_clk__L9_I0                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.417 |    0.524 | 
     | scan_clk__L10_I0                                   | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.468 |    0.575 | 
     | scan_clk__L11_I0                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.518 |    0.626 | 
     | scan_clk__L12_I0                                   | A v -> Y v | CLKBUFX20M | 0.021 | 0.051 |   0.569 |    0.676 | 
     | scan_clk__L13_I0                                   | A v -> Y ^ | CLKINVX6M  | 0.016 | 0.017 |   0.586 |    0.693 | 
     | U0_mux2X1/U1                                       | B ^ -> Y ^ | MX2X6M     | 0.087 | 0.099 |   0.684 |    0.792 | 
     | REF_SCAN_CLK__L1_I0                                | A ^ -> Y v | CLKINVX32M | 0.036 | 0.036 |   0.721 |    0.828 | 
     | REF_SCAN_CLK__L2_I1                                | A v -> Y v | BUFX14M    | 0.023 | 0.056 |   0.777 |    0.884 | 
     | REF_SCAN_CLK__L3_I1                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.060 |   0.838 |    0.945 | 
     | REF_SCAN_CLK__L4_I4                                | A v -> Y v | CLKBUFX40M | 0.030 | 0.058 |   0.895 |    1.003 | 
     | REF_SCAN_CLK__L5_I13                               | A v -> Y v | CLKBUFX40M | 0.024 | 0.059 |   0.955 |    1.062 | 
     | REF_SCAN_CLK__L6_I13                               | A v -> Y ^ | CLKINVX32M | 0.023 | 0.024 |   0.979 |    1.086 | 
     | FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_re | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.980 |    1.087 | 
     | g[2]                                               |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_
reg[4] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.998
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.046
  Arrival Time                  1.154
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.107 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.089 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.074 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |   -0.005 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.024 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.082 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.099 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.263 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.354 | 
     | SYNC_SCAN_RST2__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.415 | 
     | CLK_DIV_TX_INST/U9                                 | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.431 | 
     | CLK_DIV_TX_INST/U4                                 | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.486 | 
     | CLK_DIV_TX_INST/N0__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.543 | 
     | CLK_DIV_TX_INST/U35                                | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.597 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.597 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.660 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.717 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.771 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.803 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.937 |    0.830 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] | CK ^ -> Q ^ | SDFFRQX2M     | 0.060 | 0.162 |   1.099 |    0.992 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/U7             | A0 ^ -> Y ^ | AO2B2X2M      | 0.026 | 0.054 |   1.154 |    1.046 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] | D ^         | SDFFRQX2M     | 0.026 | 0.000 |   1.154 |    1.046 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.107 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.126 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.141 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.210 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.239 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.297 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.245 |    0.353 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.403 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.459 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.527 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.554 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.576 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.590 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.756 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.811 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.871 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.871 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.934 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.990 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.044 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.076 | 
     | TX_SCAN_CLK__L4_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.026 | 0.027 |   0.995 |    1.103 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] | CK ^        | SDFFRQX2M     | 0.026 | 0.002 |   0.998 |    1.105 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_
reg[6] /CK 
Endpoint:   UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /Q (^) triggered 
by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.996
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.044
  Arrival Time                  1.152
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.108 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.090 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |   -0.075 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |   -0.005 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.023 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.082 | 
     | UART_SCAN_CLK__L3_I1                               | A v -> Y ^  | CLKINVX16M    | 0.012 | 0.016 |   0.206 |    0.098 | 
     | RST_SYNC2_INST/\FFs_reg[1]                         | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.165 |   0.371 |    0.263 | 
     | U6_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.050 | 0.091 |   0.462 |    0.354 | 
     | SYNC_SCAN_RST2__L1_I0                              | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.060 |   0.522 |    0.414 | 
     | CLK_DIV_TX_INST/U9                                 | A ^ -> Y v  | INVX2M        | 0.050 | 0.016 |   0.538 |    0.430 | 
     | CLK_DIV_TX_INST/U4                                 | A v -> Y ^  | NOR2X2M       | 0.050 | 0.055 |   0.593 |    0.485 | 
     | CLK_DIV_TX_INST/N0__L1_I0                          | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.058 |   0.651 |    0.543 | 
     | CLK_DIV_TX_INST/U35                                | S0 ^ -> Y ^ | MX2X2M        | 0.037 | 0.054 |   0.705 |    0.597 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.705 |    0.597 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.768 |    0.660 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.824 |    0.716 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.879 |    0.771 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.910 |    0.803 | 
     | TX_SCAN_CLK__L4_I1                                 | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.937 |    0.829 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] | CK ^ -> Q ^ | SDFFRQX2M     | 0.057 | 0.159 |   1.095 |    0.987 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/U9             | A0 ^ -> Y ^ | AO2B2X2M      | 0.030 | 0.057 |   1.152 |    1.044 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] | D ^         | SDFFRQX2M     | 0.030 | 0.000 |   1.152 |    1.044 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                    |             |               |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.108 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.126 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.033 |    0.141 | 
     | U1_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.059 | 0.070 |   0.103 |    0.211 | 
     | UART_SCAN_CLK__L1_I0                               | A ^ -> Y v  | CLKINVX6M     | 0.029 | 0.028 |   0.131 |    0.239 | 
     | UART_SCAN_CLK__L2_I0                               | A v -> Y v  | CLKBUFX24M    | 0.029 | 0.058 |   0.190 |    0.298 | 
     | UART_SCAN_CLK__L3_I0                               | A v -> Y v  | CLKBUFX20M    | 0.022 | 0.056 |   0.245 |    0.353 | 
     | UART_SCAN_CLK__L4_I0                               | A v -> Y v  | CLKBUFX20M    | 0.020 | 0.050 |   0.296 |    0.404 | 
     | UART_SCAN_CLK__L5_I0                               | A v -> Y v  | CLKBUFX20M    | 0.028 | 0.055 |   0.351 |    0.459 | 
     | UART_SCAN_CLK__L6_I1                               | A v -> Y v  | CLKBUFX20M    | 0.041 | 0.068 |   0.420 |    0.528 | 
     | UART_SCAN_CLK__L7_I2                               | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.027 |   0.447 |    0.555 | 
     | UART_SCAN_CLK__L8_I2                               | A ^ -> Y v  | CLKINVX40M    | 0.018 | 0.022 |   0.469 |    0.577 | 
     | UART_SCAN_CLK__L9_I3                               | A v -> Y ^  | CLKINVX16M    | 0.010 | 0.014 |   0.482 |    0.590 | 
     | CLK_DIV_TX_INST/reg_div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.648 |    0.756 | 
     | n20__L1_I0                                         | A ^ -> Y ^  | CLKBUFX12M    | 0.050 | 0.055 |   0.703 |    0.811 | 
     | CLK_DIV_TX_INST/U35                                | A ^ -> Y ^  | MX2X2M        | 0.037 | 0.060 |   0.763 |    0.871 | 
     | CLK_DIV_TX_INST                                    | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.763 |    0.871 | 
     | U3_mux2X1/U1                                       | A ^ -> Y ^  | MX2X2M        | 0.040 | 0.063 |   0.826 |    0.934 | 
     | TX_SCAN_CLK__L1_I0                                 | A ^ -> Y ^  | CLKBUFX12M    | 0.034 | 0.056 |   0.882 |    0.990 | 
     | TX_SCAN_CLK__L2_I0                                 | A ^ -> Y ^  | CLKBUFX40M    | 0.027 | 0.054 |   0.937 |    1.045 | 
     | TX_SCAN_CLK__L3_I0                                 | A ^ -> Y v  | CLKINVX32M    | 0.035 | 0.032 |   0.969 |    1.077 | 
     | TX_SCAN_CLK__L4_I1                                 | A v -> Y ^  | CLKINVX40M    | 0.024 | 0.026 |   0.995 |    1.103 | 
     | UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] | CK ^        | SDFFRQX2M     | 0.024 | 0.001 |   0.996 |    1.104 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 

