{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1577270398423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1577270398435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 17:39:58 2019 " "Processing started: Wed Dec 25 17:39:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1577270398435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1577270398435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1577270398435 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1577270399408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tao_oe_dieu_khien_btn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tao_oe_dieu_khien_btn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TAO_OE_DIEU_KHIEN_BTN-behavioral " "Found design unit 1: TAO_OE_DIEU_KHIEN_BTN-behavioral" {  } { { "TAO_OE_DIEU_KHIEN_BTN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_OE_DIEU_KHIEN_BTN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402085 ""} { "Info" "ISGN_ENTITY_NAME" "1 TAO_OE_DIEU_KHIEN_BTN " "Found entity 1: TAO_OE_DIEU_KHIEN_BTN" {  } { { "TAO_OE_DIEU_KHIEN_BTN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_OE_DIEU_KHIEN_BTN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tao_10ena_1hz_1mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tao_10ena_1hz_1mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TAO_10ENA_1HZ_1MHZ-behaivioral " "Found design unit 1: TAO_10ENA_1HZ_1MHZ-behaivioral" {  } { { "TAO_10ENA_1HZ_1MHZ.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_10ENA_1HZ_1MHZ.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402097 ""} { "Info" "ISGN_ENTITY_NAME" "1 TAO_10ENA_1HZ_1MHZ " "Found entity 1: TAO_10ENA_1HZ_1MHZ" {  } { { "TAO_10ENA_1HZ_1MHZ.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_10ENA_1HZ_1MHZ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_ds18b20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_ds18b20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 READ_DS18B20-Behavioral " "Found design unit 1: READ_DS18B20-Behavioral" {  } { { "READ_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/READ_DS18B20.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402110 ""} { "Info" "ISGN_ENTITY_NAME" "1 READ_DS18B20 " "Found entity 1: READ_DS18B20" {  } { { "READ_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/READ_DS18B20.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_tatdon_trai_sang_phai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_tatdon_trai_sang_phai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_TATDON_TRAI_SANG_PHAI-behavioral " "Found design unit 1: LED_TATDON_TRAI_SANG_PHAI-behavioral" {  } { { "LED_TATDON_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_TATDON_TRAI_SANG_PHAI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402116 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_TATDON_TRAI_SANG_PHAI " "Found entity 1: LED_TATDON_TRAI_SANG_PHAI" {  } { { "LED_TATDON_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_TATDON_TRAI_SANG_PHAI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_tatdon_phai_sang_trai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_tatdon_phai_sang_trai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_TATDON_PHAI_SANG_TRAI-behavioral " "Found design unit 1: LED_TATDON_PHAI_SANG_TRAI-behavioral" {  } { { "LED_TATDON_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_TATDON_PHAI_SANG_TRAI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402128 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_TATDON_PHAI_SANG_TRAI " "Found entity 1: LED_TATDON_PHAI_SANG_TRAI" {  } { { "LED_TATDON_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_TATDON_PHAI_SANG_TRAI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_std_trong_ra_ngoai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_std_trong_ra_ngoai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_STD_TRONG_RA_NGOAI-behavioral " "Found design unit 1: LED_STD_TRONG_RA_NGOAI-behavioral" {  } { { "LED_STD_TRONG_RA_NGOAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_TRONG_RA_NGOAI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402134 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_STD_TRONG_RA_NGOAI " "Found entity 1: LED_STD_TRONG_RA_NGOAI" {  } { { "LED_STD_TRONG_RA_NGOAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_TRONG_RA_NGOAI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_std_trai_sang_phai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_std_trai_sang_phai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_STD_TRAI_SANG_PHAI-behavioral " "Found design unit 1: LED_STD_TRAI_SANG_PHAI-behavioral" {  } { { "LED_STD_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_TRAI_SANG_PHAI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402145 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_STD_TRAI_SANG_PHAI " "Found entity 1: LED_STD_TRAI_SANG_PHAI" {  } { { "LED_STD_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_TRAI_SANG_PHAI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_std_phai_sang_trai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_std_phai_sang_trai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_STD_PHAI_SANG_TRAI-behavioral " "Found design unit 1: LED_STD_PHAI_SANG_TRAI-behavioral" {  } { { "LED_STD_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_PHAI_SANG_TRAI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402150 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_STD_PHAI_SANG_TRAI " "Found entity 1: LED_STD_PHAI_SANG_TRAI" {  } { { "LED_STD_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_PHAI_SANG_TRAI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_std_ngoai_vao_trong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_std_ngoai_vao_trong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_STD_NGOAI_VAO_TRONG-behavioral " "Found design unit 1: LED_STD_NGOAI_VAO_TRONG-behavioral" {  } { { "LED_STD_NGOAI_VAO_TRONG.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_NGOAI_VAO_TRONG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402156 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_STD_NGOAI_VAO_TRONG " "Found entity 1: LED_STD_NGOAI_VAO_TRONG" {  } { { "LED_STD_NGOAI_VAO_TRONG.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_NGOAI_VAO_TRONG.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_sangdon_trai_sang_phai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_sangdon_trai_sang_phai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_SANGDON_TRAI_SANG_PHAI-behavioral " "Found design unit 1: LED_SANGDON_TRAI_SANG_PHAI-behavioral" {  } { { "LED_SANGDON_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_SANGDON_TRAI_SANG_PHAI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402161 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_SANGDON_TRAI_SANG_PHAI " "Found entity 1: LED_SANGDON_TRAI_SANG_PHAI" {  } { { "LED_SANGDON_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_SANGDON_TRAI_SANG_PHAI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_sangdon_phai_sang_trai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_sangdon_phai_sang_trai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_SANGDON_PHAI_SANG_TRAI-behavioral " "Found design unit 1: LED_SANGDON_PHAI_SANG_TRAI-behavioral" {  } { { "LED_SANGDON_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_SANGDON_PHAI_SANG_TRAI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402172 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_SANGDON_PHAI_SANG_TRAI " "Found entity 1: LED_SANGDON_PHAI_SANG_TRAI" {  } { { "LED_SANGDON_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_SANGDON_PHAI_SANG_TRAI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_chay_trai_sang_phai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_chay_trai_sang_phai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_CHAY_TRAI_SANG_PHAI-behavioral " "Found design unit 1: LED_CHAY_TRAI_SANG_PHAI-behavioral" {  } { { "LED_CHAY_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_CHAY_TRAI_SANG_PHAI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402177 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_CHAY_TRAI_SANG_PHAI " "Found entity 1: LED_CHAY_TRAI_SANG_PHAI" {  } { { "LED_CHAY_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_CHAY_TRAI_SANG_PHAI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_chay_phai_sang_trai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_chay_phai_sang_trai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_CHAY_PHAI_SANG_TRAI-behavioral " "Found design unit 1: LED_CHAY_PHAI_SANG_TRAI-behavioral" {  } { { "LED_CHAY_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_CHAY_PHAI_SANG_TRAI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402183 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_CHAY_PHAI_SANG_TRAI " "Found entity 1: LED_CHAY_PHAI_SANG_TRAI" {  } { { "LED_CHAY_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_CHAY_PHAI_SANG_TRAI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_khoi_tao_hien_thi_cgram_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_khoi_tao_hien_thi_cgram_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL-Behavioral " "Found design unit 1: LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL-Behavioral" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402195 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL " "Found entity 1: LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_giai_ma_so_to.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_giai_ma_so_to.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_GIAI_MA_SO_TO-Behavioral " "Found design unit 1: LCD_GIAI_MA_SO_TO-Behavioral" {  } { { "LCD_GIAI_MA_SO_TO.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_GIAI_MA_SO_TO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402200 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_GIAI_MA_SO_TO " "Found entity 1: LCD_GIAI_MA_SO_TO" {  } { { "LCD_GIAI_MA_SO_TO.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_GIAI_MA_SO_TO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giai_ma_hex_bcd_sseg_4so_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giai_ma_hex_bcd_sseg_4so_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GIAI_MA_HEX_BCD_SSEG_4SO_FULL-behavioral " "Found design unit 1: GIAI_MA_HEX_BCD_SSEG_4SO_FULL-behavioral" {  } { { "GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402205 ""} { "Info" "ISGN_ENTITY_NAME" "1 GIAI_MA_HEX_BCD_SSEG_4SO_FULL " "Found entity 1: GIAI_MA_HEX_BCD_SSEG_4SO_FULL" {  } { { "GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giai_ma_hex_bcd_4so_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giai_ma_hex_bcd_4so_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GIAI_MA_HEX_BCD_4SO_FULL-behavioral " "Found design unit 1: GIAI_MA_HEX_BCD_4SO_FULL-behavioral" {  } { { "GIAI_MA_HEX_BCD_4SO_FULL.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_4SO_FULL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402211 ""} { "Info" "ISGN_ENTITY_NAME" "1 GIAI_MA_HEX_BCD_4SO_FULL " "Found entity 1: GIAI_MA_HEX_BCD_4SO_FULL" {  } { { "GIAI_MA_HEX_BCD_4SO_FULL.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_4SO_FULL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dieu_khien_hieu_ung_led_xung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dieu_khien_hieu_ung_led_xung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIEU_KHIEN_HIEU_UNG_LED_XUNG-behavioral " "Found design unit 1: DIEU_KHIEN_HIEU_UNG_LED_XUNG-behavioral" {  } { { "DIEU_KHIEN_HIEU_UNG_LED_XUNG.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DIEU_KHIEN_HIEU_UNG_LED_XUNG.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402216 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIEU_KHIEN_HIEU_UNG_LED_XUNG " "Found entity 1: DIEU_KHIEN_HIEU_UNG_LED_XUNG" {  } { { "DIEU_KHIEN_HIEU_UNG_LED_XUNG.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DIEU_KHIEN_HIEU_UNG_LED_XUNG.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dieu_khien_hieu_ung_led_btn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dieu_khien_hieu_ung_led_btn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIEU_KHIEN_HIEU_UNG_LED_BTN-behavioral " "Found design unit 1: DIEU_KHIEN_HIEU_UNG_LED_BTN-behavioral" {  } { { "DIEU_KHIEN_HIEU_UNG_LED_BTN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DIEU_KHIEN_HIEU_UNG_LED_BTN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402227 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIEU_KHIEN_HIEU_UNG_LED_BTN " "Found entity 1: DIEU_KHIEN_HIEU_UNG_LED_BTN" {  } { { "DIEU_KHIEN_HIEU_UNG_LED_BTN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DIEU_KHIEN_HIEU_UNG_LED_BTN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dem_gio_phut_giay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dem_gio_phut_giay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEM_GIO_PHUT_GIAY-behavioral " "Found design unit 1: DEM_GIO_PHUT_GIAY-behavioral" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402232 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEM_GIO_PHUT_GIAY " "Found entity 1: DEM_GIO_PHUT_GIAY" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dem_db_10bit_mode_up_down_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dem_db_10bit_mode_up_down_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEM_DB_10BIT_MODE_UP_DOWN_EXT-behavioral " "Found design unit 1: DEM_DB_10BIT_MODE_UP_DOWN_EXT-behavioral" {  } { { "DEM_DB_10BIT_MODE_UP_DOWN_EXT.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN_EXT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402238 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEM_DB_10BIT_MODE_UP_DOWN_EXT " "Found entity 1: DEM_DB_10BIT_MODE_UP_DOWN_EXT" {  } { { "DEM_DB_10BIT_MODE_UP_DOWN_EXT.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN_EXT.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dem_db_10bit_mode_up_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dem_db_10bit_mode_up_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEM_DB_10BIT_MODE_UP_DOWN-behavioral " "Found design unit 1: DEM_DB_10BIT_MODE_UP_DOWN-behavioral" {  } { { "DEM_DB_10BIT_MODE_UP_DOWN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402245 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEM_DB_10BIT_MODE_UP_DOWN " "Found entity 1: DEM_DB_10BIT_MODE_UP_DOWN" {  } { { "DEM_DB_10BIT_MODE_UP_DOWN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_hop_btn_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file da_hop_btn_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DA_HOP_BTN_SELECT-behavioral " "Found design unit 1: DA_HOP_BTN_SELECT-behavioral" {  } { { "DA_HOP_BTN_SELECT.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DA_HOP_BTN_SELECT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402251 ""} { "Info" "ISGN_ENTITY_NAME" "1 DA_HOP_BTN_SELECT " "Found entity 1: DA_HOP_BTN_SELECT" {  } { { "DA_HOP_BTN_SELECT.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DA_HOP_BTN_SELECT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_chong_doi_lam_hep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_chong_doi_lam_hep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BTN_CHONG_DOI_LAM_HEP-behavioral " "Found design unit 1: BTN_CHONG_DOI_LAM_HEP-behavioral" {  } { { "BTN_CHONG_DOI_LAM_HEP.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/BTN_CHONG_DOI_LAM_HEP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402256 ""} { "Info" "ISGN_ENTITY_NAME" "1 BTN_CHONG_DOI_LAM_HEP " "Found entity 1: BTN_CHONG_DOI_LAM_HEP" {  } { { "BTN_CHONG_DOI_LAM_HEP.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/BTN_CHONG_DOI_LAM_HEP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ds18b20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_ds18b20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_DS18B20-behavioral " "Found design unit 1: FPGA_DS18B20-behavioral" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270402261 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_DS18B20 " "Found entity 1: FPGA_DS18B20" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270402261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270402261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_DS18B20 " "Elaborating entity \"FPGA_DS18B20\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1577270402438 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena5hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena5hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270402499 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena10hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena10hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270402499 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena20hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena20hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270402499 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena25hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena25hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270402499 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena100hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena100hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270402500 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena2hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena2hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270402500 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gio FPGA_DS18B20.vhd(19) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(19): object \"gio\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270402501 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ds_respond FPGA_DS18B20.vhd(21) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(21): object \"ds_respond\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270402501 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1_9 FPGA_DS18B20.vhd(27) " "VHDL Signal Declaration warning at FPGA_DS18B20.vhd(27): used implicit default value for signal \"h1_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1577270402502 "|FPGA_DS18B20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAO_10ENA_1HZ_1MHZ TAO_10ENA_1HZ_1MHZ:xung_ena " "Elaborating entity \"TAO_10ENA_1HZ_1MHZ\" for hierarchy \"TAO_10ENA_1HZ_1MHZ:xung_ena\"" {  } { { "FPGA_DS18B20.vhd" "xung_ena" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270402936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEM_GIO_PHUT_GIAY DEM_GIO_PHUT_GIAY:thoi_gian " "Elaborating entity \"DEM_GIO_PHUT_GIAY\" for hierarchy \"DEM_GIO_PHUT_GIAY:thoi_gian\"" {  } { { "FPGA_DS18B20.vhd" "thoi_gian" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270403031 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "time_org DEM_GIO_PHUT_GIAY.vhd(13) " "VHDL Signal Declaration warning at DEM_GIO_PHUT_GIAY.vhd(13): used explicit default value for signal \"time_org\" because signal was never assigned a value" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1577270403031 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_org DEM_GIO_PHUT_GIAY.vhd(21) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(21): signal \"time_org\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270403032 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_org DEM_GIO_PHUT_GIAY.vhd(22) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(22): signal \"time_org\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270403032 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_org DEM_GIO_PHUT_GIAY.vhd(23) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(23): signal \"time_org\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270403032 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "up DEM_GIO_PHUT_GIAY.vhd(50) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(50): signal \"up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270403033 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down DEM_GIO_PHUT_GIAY.vhd(54) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(54): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270403034 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "up DEM_GIO_PHUT_GIAY.vhd(63) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(63): signal \"up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270403034 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down DEM_GIO_PHUT_GIAY.vhd(67) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(67): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270403035 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "up DEM_GIO_PHUT_GIAY.vhd(76) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(76): signal \"up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270403035 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down DEM_GIO_PHUT_GIAY.vhd(80) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(80): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270403036 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_CHONG_DOI_LAM_HEP BTN_CHONG_DOI_LAM_HEP:chong_doi_up " "Elaborating entity \"BTN_CHONG_DOI_LAM_HEP\" for hierarchy \"BTN_CHONG_DOI_LAM_HEP:chong_doi_up\"" {  } { { "FPGA_DS18B20.vhd" "chong_doi_up" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270403065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ_DS18B20 READ_DS18B20:doc_ds18b20 " "Elaborating entity \"READ_DS18B20\" for hierarchy \"READ_DS18B20:doc_ds18b20\"" {  } { { "FPGA_DS18B20.vhd" "doc_ds18b20" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270403128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GIAI_MA_HEX_BCD_4SO_FULL GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_ds " "Elaborating entity \"GIAI_MA_HEX_BCD_4SO_FULL\" for hierarchy \"GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_ds\"" {  } { { "FPGA_DS18B20.vhd" "giai_ma_bcd_ds" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270403198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_GIAI_MA_SO_TO LCD_GIAI_MA_SO_TO:giai_ma_soto_ds_chuc " "Elaborating entity \"LCD_GIAI_MA_SO_TO\" for hierarchy \"LCD_GIAI_MA_SO_TO:giai_ma_soto_ds_chuc\"" {  } { { "FPGA_DS18B20.vhd" "giai_ma_soto_ds_chuc" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270403233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full " "Elaborating entity \"LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL\" for hierarchy \"LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\"" {  } { { "FPGA_DS18B20.vhd" "lcd_full" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270403268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAO_OE_DIEU_KHIEN_BTN TAO_OE_DIEU_KHIEN_BTN:tao_gtc " "Elaborating entity \"TAO_OE_DIEU_KHIEN_BTN\" for hierarchy \"TAO_OE_DIEU_KHIEN_BTN:tao_gtc\"" {  } { { "FPGA_DS18B20.vhd" "tao_gtc" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270403337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GIAI_MA_HEX_BCD_SSEG_4SO_FULL GIAI_MA_HEX_BCD_SSEG_4SO_FULL:giai_ma_gtc " "Elaborating entity \"GIAI_MA_HEX_BCD_SSEG_4SO_FULL\" for hierarchy \"GIAI_MA_HEX_BCD_SSEG_4SO_FULL:giai_ma_gtc\"" {  } { { "FPGA_DS18B20.vhd" "giai_ma_gtc" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270403371 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oe GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd(49) " "VHDL Process Statement warning at GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd(49): signal \"oe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270403378 "|FPGA_DS18B20|GIAI_MA_HEX_BCD_SSEG_4SO_FULL:giai_ma_gtc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEM_DB_10BIT_MODE_UP_DOWN DEM_DB_10BIT_MODE_UP_DOWN:dem_mode_10 " "Elaborating entity \"DEM_DB_10BIT_MODE_UP_DOWN\" for hierarchy \"DEM_DB_10BIT_MODE_UP_DOWN:dem_mode_10\"" {  } { { "FPGA_DS18B20.vhd" "dem_mode_10" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270403410 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "READ_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/READ_DS18B20.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1577270407669 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1577270407670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_wr GND " "Pin \"lcd_wr\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|lcd_wr"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg7\[0\] GND " "Pin \"sseg7\[0\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg7\[1\] GND " "Pin \"sseg7\[1\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg7\[3\] GND " "Pin \"sseg7\[3\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg7\[5\] VCC " "Pin \"sseg7\[5\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg7\[6\] GND " "Pin \"sseg7\[6\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg6\[1\] GND " "Pin \"sseg6\[1\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg6\[2\] GND " "Pin \"sseg6\[2\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg6\[4\] VCC " "Pin \"sseg6\[4\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg6\[5\] GND " "Pin \"sseg6\[5\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg6\[6\] GND " "Pin \"sseg6\[6\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[3\] VCC " "Pin \"sseg1\[3\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[4\] VCC " "Pin \"sseg1\[4\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[5\] VCC " "Pin \"sseg1\[5\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[6\] VCC " "Pin \"sseg1\[6\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[0\] VCC " "Pin \"sseg2\[0\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[3\] VCC " "Pin \"sseg2\[3\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[4\] VCC " "Pin \"sseg2\[4\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[5\] VCC " "Pin \"sseg2\[5\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[6\] VCC " "Pin \"sseg2\[6\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg0\[1\] VCC " "Pin \"sseg0\[1\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg0\[4\] VCC " "Pin \"sseg0\[4\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270413343 "|FPGA_DS18B20|sseg0[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1577270413343 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "READ_DS18B20:doc_ds18b20\|WR_BYTE\[0\] High " "Register READ_DS18B20:doc_ds18b20\|WR_BYTE\[0\] will power up to High" {  } { { "READ_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/READ_DS18B20.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1577270413460 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1577270413460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1577270413713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1577270418265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1577270419017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1577270419017 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_n\[2\] " "No output dependent on input pin \"btn_n\[2\]\"" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1577270419444 "|FPGA_DS18B20|btn_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_n\[3\] " "No output dependent on input pin \"btn_n\[3\]\"" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1577270419444 "|FPGA_DS18B20|btn_n[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1577270419444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "924 " "Implemented 924 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1577270419455 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1577270419455 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1577270419455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "845 " "Implemented 845 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1577270419455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1577270419455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1577270419523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 17:40:19 2019 " "Processing ended: Wed Dec 25 17:40:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1577270419523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1577270419523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1577270419523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1577270419523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1577270421092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1577270421093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 17:40:20 2019 " "Processing started: Wed Dec 25 17:40:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1577270421093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1577270421093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1577270421093 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1577270421243 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_DS18B20 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FPGA_DS18B20\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1577270421309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1577270421409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1577270421483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1577270421483 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1577270423829 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1577270423925 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1577270425254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1577270425254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1577270425254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1577270425254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1577270425254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1577270425254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1577270425254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1577270425254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1577270425254 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1577270425254 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 1693 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1577270425356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 1695 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1577270425356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 1697 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1577270425356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 1699 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1577270425356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 1701 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1577270425356 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1577270425356 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1577270425391 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "79 79 " "No exact pin location assignment(s) for 79 pins of 79 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[0\] " "Pin led\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[0] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[1\] " "Pin led\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[1] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[2\] " "Pin led\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[2] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[3\] " "Pin led\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[3] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[4\] " "Pin led\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[4] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[5\] " "Pin led\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[5] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[6\] " "Pin led\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[6] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[7\] " "Pin led\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[7] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[8\] " "Pin led\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[8] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[9\] " "Pin led\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[9] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[10\] " "Pin led\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[10] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[11\] " "Pin led\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[11] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[12\] " "Pin led\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[12] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[13\] " "Pin led\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[13] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[14\] " "Pin led\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[14] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led\[15\] " "Pin led\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led[15] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_oe\[0\] " "Pin led_oe\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led_oe[0] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_oe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_oe\[1\] " "Pin led_oe\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led_oe[1] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_oe[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_oe\[2\] " "Pin led_oe\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led_oe[2] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_oe[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_oe\[3\] " "Pin led_oe\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led_oe[3] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_oe[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_oe\[4\] " "Pin led_oe\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led_oe[4] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_oe[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_oe\[5\] " "Pin led_oe\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led_oe[5] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_oe[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_oe\[6\] " "Pin led_oe\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led_oe[6] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_oe[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_oe\[7\] " "Pin led_oe\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led_oe[7] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_oe[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led_oe\[8\] " "Pin led_oe\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { led_oe[8] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 10 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_oe[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_blon " "Pin lcd_blon not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_blon } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_blon } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 102 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_e " "Pin lcd_e not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_e } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_e } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_on " "Pin lcd_on not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_on } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_wr " "Pin lcd_wr not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_wr } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rs " "Pin lcd_rs not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_rs } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_rs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[0\] " "Pin lcd_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_data[0] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[1\] " "Pin lcd_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_data[1] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[2\] " "Pin lcd_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_data[2] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[3\] " "Pin lcd_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_data[3] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[4\] " "Pin lcd_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_data[4] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[5\] " "Pin lcd_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_data[5] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[6\] " "Pin lcd_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_data[6] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[7\] " "Pin lcd_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { lcd_data[7] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg7\[0\] " "Pin sseg7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg7[0] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg7\[1\] " "Pin sseg7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg7[1] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg7\[2\] " "Pin sseg7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg7[2] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg7\[3\] " "Pin sseg7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg7[3] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg7\[4\] " "Pin sseg7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg7[4] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg7\[5\] " "Pin sseg7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg7[5] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg7\[6\] " "Pin sseg7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg7[6] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg6\[0\] " "Pin sseg6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg6[0] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg6\[1\] " "Pin sseg6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg6[1] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg6\[2\] " "Pin sseg6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg6[2] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg6\[3\] " "Pin sseg6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg6[3] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg6\[4\] " "Pin sseg6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg6[4] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg6\[5\] " "Pin sseg6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg6[5] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg6\[6\] " "Pin sseg6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg6[6] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg1\[0\] " "Pin sseg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg1[0] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg1\[1\] " "Pin sseg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg1[1] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg1\[2\] " "Pin sseg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg1[2] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg1\[3\] " "Pin sseg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg1[3] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg1\[4\] " "Pin sseg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg1[4] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg1\[5\] " "Pin sseg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg1[5] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg1\[6\] " "Pin sseg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg1[6] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg2\[0\] " "Pin sseg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg2[0] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg2\[1\] " "Pin sseg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg2[1] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg2\[2\] " "Pin sseg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg2[2] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg2\[3\] " "Pin sseg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg2[3] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg2\[4\] " "Pin sseg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg2[4] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg2\[5\] " "Pin sseg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg2[5] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg2\[6\] " "Pin sseg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg2[6] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg0\[0\] " "Pin sseg0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg0[0] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 93 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg0\[1\] " "Pin sseg0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg0[1] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg0\[2\] " "Pin sseg0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg0[2] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg0\[3\] " "Pin sseg0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg0[3] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 96 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg0\[4\] " "Pin sseg0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg0[4] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 97 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg0\[5\] " "Pin sseg0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg0[5] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 98 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sseg0\[6\] " "Pin sseg0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { sseg0[6] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sseg0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 99 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_n\[2\] " "Pin btn_n\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { btn_n[2] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { btn_n[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_n\[3\] " "Pin btn_n\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { btn_n[3] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { btn_n[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ds18b20 " "Pin ds18b20 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ds18b20 } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds18b20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 101 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ckht " "Pin ckht not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ckht } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 7 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ckht } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 100 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_n\[0\] " "Pin btn_n\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { btn_n[0] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { btn_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "btn_n\[1\] " "Pin btn_n\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { btn_n[1] } } } { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { btn_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1577270428241 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1577270428241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_DS18B20.sdc " "Synopsys Design Constraints File file not found: 'FPGA_DS18B20.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1577270429908 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1577270429934 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1577270429948 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1577270429949 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1577270429949 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ckht~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node ckht~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1577270430145 ""}  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 7 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ckht~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 1685 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1577270430145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "btn_n\[0\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node btn_n\[0\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[0\] " "Destination node LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[0\]" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 139 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_RS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_ENABLE " "Destination node LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_ENABLE" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 139 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[8\] " "Destination node LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[8\]" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 139 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_RS_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[7\] " "Destination node LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[7\]" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 139 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_RS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[6\] " "Destination node LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[6\]" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 139 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_RS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[5\] " "Destination node LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[5\]" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 139 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_RS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[4\] " "Destination node LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[4\]" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 139 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_RS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[3\] " "Destination node LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[3\]" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 139 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_RS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[2\] " "Destination node LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[2\]" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 139 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_RS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[1\] " "Destination node LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\|LCD_RS_DB\[1\]" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 139 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full|LCD_RS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1577270430145 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1577270430145 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1577270430145 ""}  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { btn_n[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 0 { 0 ""} 0 1686 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1577270430145 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1577270431589 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1577270431590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1577270431591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1577270431593 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1577270431595 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1577270431596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1577270431596 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1577270431599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1577270431678 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1577270431680 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1577270431680 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "77 unused 2.5V 3 73 1 " "Number of I/O pins in group: 77 (unused VREF, 2.5V VCCIO, 3 input, 73 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1577270431702 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1577270431702 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1577270431702 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1577270431704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1577270431704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1577270431704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1577270431704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1577270431704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1577270431704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1577270431704 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1577270431704 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1577270431704 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1577270431704 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1577270431892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1577270441117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1577270442022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1577270442125 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1577270450260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1577270450260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1577270451975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y49 X33_Y60 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y49 to location X33_Y60" {  } { { "loc" "" { Generic "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y49 to location X33_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y49 to location X33_Y60"} 23 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1577270456675 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1577270456675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1577270460290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1577270460292 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1577270460292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1577270460559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1577270461459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1577270461566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1577270462310 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1577270463258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/output_files/FPGA_DS18B20.fit.smsg " "Generated suppressed messages file D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/output_files/FPGA_DS18B20.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1577270465535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1577270466529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 17:41:06 2019 " "Processing ended: Wed Dec 25 17:41:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1577270466529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1577270466529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1577270466529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1577270466529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1577270468891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1577270468891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 17:41:08 2019 " "Processing started: Wed Dec 25 17:41:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1577270468891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1577270468891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1577270468892 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1577270475084 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1577270475333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1577270477947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 17:41:17 2019 " "Processing ended: Wed Dec 25 17:41:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1577270477947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1577270477947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1577270477947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1577270477947 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1577270478843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1577270479978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1577270479979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 17:41:19 2019 " "Processing started: Wed Dec 25 17:41:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1577270479979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1577270479979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_DS18B20 -c FPGA_DS18B20 " "Command: quartus_sta FPGA_DS18B20 -c FPGA_DS18B20" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1577270479979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1577270480183 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1577270480440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1577270480440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1577270480523 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1577270480524 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_DS18B20.sdc " "Synopsys Design Constraints File file not found: 'FPGA_DS18B20.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1577270481142 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1577270481143 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ckht ckht " "create_clock -period 1.000 -name ckht ckht" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1577270481147 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1577270481147 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1577270481709 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1577270481710 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1577270481711 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1577270481731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1577270481768 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1577270481768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.635 " "Worst-case setup slack is -7.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270481778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270481778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.635      -758.869 ckht  " "   -7.635      -758.869 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270481778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1577270481778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270481796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270481796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 ckht  " "    0.388         0.000 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270481796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1577270481796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1577270481808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1577270481819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270481830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270481830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -268.995 ckht  " "   -3.000      -268.995 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270481830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1577270481830 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1577270482108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1577270482166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1577270483333 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1577270483508 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1577270483538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1577270483538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.925 " "Worst-case setup slack is -6.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270483549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270483549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.925      -677.390 ckht  " "   -6.925      -677.390 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270483549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1577270483549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270483567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270483567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 ckht  " "    0.341         0.000 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270483567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1577270483567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1577270483578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1577270483588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270483600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270483600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -268.995 ckht  " "   -3.000      -268.995 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270483600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1577270483600 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1577270483750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1577270484077 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1577270484084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1577270484084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.198 " "Worst-case setup slack is -3.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270484113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270484113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.198      -272.721 ckht  " "   -3.198      -272.721 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270484113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1577270484113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270484131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270484131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 ckht  " "    0.172         0.000 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270484131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1577270484131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1577270484144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1577270484156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270484171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270484171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -229.106 ckht  " "   -3.000      -229.106 ckht " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1577270484171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1577270484171 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1577270485066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1577270485068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1577270485281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 17:41:25 2019 " "Processing ended: Wed Dec 25 17:41:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1577270485281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1577270485281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1577270485281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1577270485281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1577270486920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1577270486921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 17:41:26 2019 " "Processing started: Wed Dec 25 17:41:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1577270486921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1577270486921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1577270486921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_7_1200mv_85c_slow.vho D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_7_1200mv_85c_slow.vho in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270488281 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_7_1200mv_0c_slow.vho D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_7_1200mv_0c_slow.vho in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270488551 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_min_1200mv_0c_fast.vho D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_min_1200mv_0c_fast.vho in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270488838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20.vho D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20.vho in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270489134 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_7_1200mv_85c_vhd_slow.sdo D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_7_1200mv_85c_vhd_slow.sdo in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270489683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_7_1200mv_0c_vhd_slow.sdo D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_7_1200mv_0c_vhd_slow.sdo in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270490144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_min_1200mv_0c_vhd_fast.sdo D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270490607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_DS18B20_vhd.sdo D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/ simulation " "Generated file FPGA_DS18B20_vhd.sdo in folder \"D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1577270491089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1577270491299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 17:41:31 2019 " "Processing ended: Wed Dec 25 17:41:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1577270491299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1577270491299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1577270491299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1577270491299 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1577270492027 ""}
