#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x561b5f2c8cb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561b5f2e4320 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale -9 -11;
P_0x561b5f2c1b20 .param/str "RAM_INIT_FILE" 0 3 4, "test/Assembly/lwr-0.hex.txt";
P_0x561b5f2c1b60 .param/l "REF_OUT" 0 3 6, +C4<00000000000100100011010001010110>;
P_0x561b5f2c1ba0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000000001111101000>;
v0x561b5f32ffb0_0 .net "active", 0 0, v0x561b5f32c810_0;  1 drivers
v0x561b5f330080_0 .var "clk", 0 0;
v0x561b5f330120_0 .var "clk_enable", 0 0;
v0x561b5f330220_0 .net "data_address", 31 0, v0x561b5f32cbb0_0;  1 drivers
v0x561b5f3302c0_0 .net "data_read", 0 0, v0x561b5f32cc80_0;  1 drivers
v0x561b5f3303b0_0 .net "data_readdata", 31 0, L_0x561b5f3422c0;  1 drivers
v0x561b5f3304a0_0 .net "data_write", 0 0, v0x561b5f32ce20_0;  1 drivers
v0x561b5f330590_0 .net "data_writedata", 31 0, v0x561b5f32cef0_0;  1 drivers
v0x561b5f330680_0 .net "instr_address", 31 0, L_0x561b5f3429b0;  1 drivers
v0x561b5f330740_0 .net "instr_readdata", 31 0, L_0x561b5f3413b0;  1 drivers
v0x561b5f330850_0 .net "register_v0", 31 0, L_0x561b5f345350;  1 drivers
v0x561b5f330960_0 .var "rst", 0 0;
S_0x561b5f2ea3d0 .scope module, "dMemory" "mips_cpu_dMemory" 3 23, 4 1 0, S_0x561b5f2e4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /OUTPUT 32 "readdata";
L_0x561b5f313d90 .functor BUFZ 8, L_0x561b5f3419b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561b5f341d10 .functor BUFZ 8, L_0x561b5f341aa0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561b5f342110 .functor BUFZ 8, L_0x561b5f341ea0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561b5f3426e0 .functor BUFZ 8, L_0x561b5f3424a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561b5f3122e0_0 .net *"_ivl_10", 32 0, L_0x561b5f341b40;  1 drivers
L_0x7fc2adfb8210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b5f312980_0 .net *"_ivl_13", 0 0, L_0x7fc2adfb8210;  1 drivers
L_0x7fc2adfb8258 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561b5f3134b0_0 .net/2u *"_ivl_14", 32 0, L_0x7fc2adfb8258;  1 drivers
v0x561b5f310690_0 .net *"_ivl_16", 32 0, L_0x561b5f341c70;  1 drivers
v0x561b5f2f5280_0 .net *"_ivl_19", 7 0, L_0x561b5f341d10;  1 drivers
v0x561b5f2e9ee0_0 .net *"_ivl_2", 7 0, L_0x561b5f3419b0;  1 drivers
v0x561b5f3239a0_0 .net *"_ivl_22", 7 0, L_0x561b5f341ea0;  1 drivers
v0x561b5f323a80_0 .net *"_ivl_24", 32 0, L_0x561b5f341f40;  1 drivers
L_0x7fc2adfb82a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b5f323b60_0 .net *"_ivl_27", 0 0, L_0x7fc2adfb82a0;  1 drivers
L_0x7fc2adfb82e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561b5f323c40_0 .net/2u *"_ivl_28", 32 0, L_0x7fc2adfb82e8;  1 drivers
v0x561b5f323d20_0 .net *"_ivl_30", 32 0, L_0x561b5f342070;  1 drivers
v0x561b5f323e00_0 .net *"_ivl_33", 7 0, L_0x561b5f342110;  1 drivers
v0x561b5f323ee0_0 .net *"_ivl_37", 7 0, L_0x561b5f3424a0;  1 drivers
v0x561b5f323fc0_0 .net *"_ivl_39", 32 0, L_0x561b5f342540;  1 drivers
L_0x7fc2adfb8330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b5f3240a0_0 .net *"_ivl_42", 0 0, L_0x7fc2adfb8330;  1 drivers
L_0x7fc2adfb8378 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561b5f324180_0 .net/2u *"_ivl_43", 32 0, L_0x7fc2adfb8378;  1 drivers
v0x561b5f324260_0 .net *"_ivl_45", 32 0, L_0x561b5f342640;  1 drivers
v0x561b5f324340_0 .net *"_ivl_48", 7 0, L_0x561b5f3426e0;  1 drivers
v0x561b5f324420_0 .net *"_ivl_5", 7 0, L_0x561b5f313d90;  1 drivers
v0x561b5f324500_0 .net *"_ivl_8", 7 0, L_0x561b5f341aa0;  1 drivers
v0x561b5f3245e0_0 .net "address", 31 0, v0x561b5f32cbb0_0;  alias, 1 drivers
v0x561b5f3246c0_0 .net "clk", 0 0, v0x561b5f330080_0;  1 drivers
v0x561b5f324780 .array "memory", 0 100, 7 0;
v0x561b5f324840_0 .net "read", 0 0, v0x561b5f32cc80_0;  alias, 1 drivers
v0x561b5f324900_0 .net "readdata", 31 0, L_0x561b5f3422c0;  alias, 1 drivers
v0x561b5f3249e0_0 .net "write", 0 0, v0x561b5f32ce20_0;  alias, 1 drivers
v0x561b5f324aa0_0 .net "writedata", 31 0, v0x561b5f32cef0_0;  alias, 1 drivers
E_0x561b5f2616d0 .event posedge, v0x561b5f3246c0_0;
L_0x561b5f3419b0 .array/port v0x561b5f324780, v0x561b5f32cbb0_0;
L_0x561b5f341aa0 .array/port v0x561b5f324780, L_0x561b5f341c70;
L_0x561b5f341b40 .concat [ 32 1 0 0], v0x561b5f32cbb0_0, L_0x7fc2adfb8210;
L_0x561b5f341c70 .arith/sum 33, L_0x561b5f341b40, L_0x7fc2adfb8258;
L_0x561b5f341ea0 .array/port v0x561b5f324780, L_0x561b5f342070;
L_0x561b5f341f40 .concat [ 32 1 0 0], v0x561b5f32cbb0_0, L_0x7fc2adfb82a0;
L_0x561b5f342070 .arith/sum 33, L_0x561b5f341f40, L_0x7fc2adfb82e8;
L_0x561b5f3422c0 .concat8 [ 8 8 8 8], L_0x561b5f313d90, L_0x561b5f341d10, L_0x561b5f342110, L_0x561b5f3426e0;
L_0x561b5f3424a0 .array/port v0x561b5f324780, L_0x561b5f342640;
L_0x561b5f342540 .concat [ 32 1 0 0], v0x561b5f32cbb0_0, L_0x7fc2adfb8330;
L_0x561b5f342640 .arith/sum 33, L_0x561b5f342540, L_0x7fc2adfb8378;
S_0x561b5f2ea7c0 .scope module, "harvardCpu" "mips_cpu_harvard" 3 24, 5 1 0, S_0x561b5f2e4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
enum0x561b5f1ed130 .enum4 (2)
   "FETCH" 2'b00,
   "DECODE" 2'b01,
   "EXEC" 2'b10,
   "HALTED" 2'b11
 ;
enum0x561b5f210600 .enum4 (6)
   "OP_R" 6'b000000,
   "OP_BLTZ" 6'b000001,
   "OP_JUMP" 6'b000010,
   "OP_JAL" 6'b000011,
   "OP_BEQ" 6'b000100,
   "OP_BNE" 6'b000101,
   "OP_BLEZ" 6'b000110,
   "OP_BGTZ" 6'b000111,
   "OP_ADDIU" 6'b001001,
   "OP_SLTI" 6'b001010,
   "OP_SLTIU" 6'b001011,
   "OP_ANDI" 6'b001100,
   "OP_ORI" 6'b001101,
   "OP_XORI" 6'b001110,
   "OP_LUI" 6'b001111,
   "OP_LB" 6'b100000,
   "OP_LH" 6'b100001,
   "OP_LWL" 6'b100010,
   "OP_LW" 6'b100011,
   "OP_LBU" 6'b100100,
   "OP_LHU" 6'b100101,
   "OP_LWR" 6'b100110,
   "OP_SB" 6'b101000,
   "OP_SH" 6'b101001,
   "OP_SW" 6'b101011
 ;
enum0x561b5f2a2490 .enum4 (6)
   "F_SLL" 6'b000000,
   "F_SRL" 6'b000010,
   "F_SRA" 6'b000011,
   "F_SLLV" 6'b000100,
   "F_SRLV" 6'b000110,
   "F_SRAV" 6'b000111,
   "F_JR" 6'b001000,
   "F_JALR" 6'b001001,
   "F_MFHI" 6'b010000,
   "F_MTHI" 6'b010001,
   "F_MFLO" 6'b010010,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_ADD" 6'b100000,
   "F_ADDU" 6'b100001,
   "F_SUB" 6'b100010,
   "F_SUBU" 6'b100011,
   "F_AND" 6'b100100,
   "F_OR" 6'b100101,
   "F_XOR" 6'b100110,
   "F_NOR" 6'b100111,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011
 ;
L_0x561b5f3429b0 .functor BUFZ 32, v0x561b5f32d750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561b5f342d20 .functor BUFZ 32, L_0x561b5f345900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561b5f342e20 .functor BUFZ 32, L_0x561b5f345f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f32b690_0 .net "AluOP", 5 0, L_0x561b5f342c80;  1 drivers
v0x561b5f32b770_0 .net "Alu_A", 31 0, L_0x561b5f342d20;  1 drivers
v0x561b5f32b850_0 .net "Alu_B", 31 0, L_0x561b5f342e20;  1 drivers
v0x561b5f32b910_0 .net "Alu_Immediate", 15 0, L_0x561b5f342f20;  1 drivers
v0x561b5f32b9d0_0 .net "Alu_Out", 31 0, v0x561b5f3250a0_0;  1 drivers
v0x561b5f32bac0_0 .net "Alu_Shamt", 4 0, L_0x561b5f342ff0;  1 drivers
v0x561b5f32bb90_0 .var "Branch", 0 0;
v0x561b5f32bc30_0 .var "Branch_Addr", 31 0;
v0x561b5f32bd10_0 .var "DivFlag", 0 0;
v0x561b5f32bdd0_0 .var "Div_Reg", 0 0;
v0x561b5f32be90_0 .var "Div_Valid_In", 0 0;
v0x561b5f32bf60_0 .net "Div_Valid_Out", 0 0, v0x561b5f32b4b0_0;  1 drivers
v0x561b5f32c030_0 .net "HiLoOut", 31 0, L_0x561b5f343090;  1 drivers
v0x561b5f32c0d0_0 .var "HiLoSel", 0 0;
v0x561b5f32c190_0 .var "HiLoSrc", 0 0;
v0x561b5f32c250_0 .net "HiOut", 31 0, v0x561b5f32a860_0;  1 drivers
v0x561b5f32c340_0 .var "Jump", 0 0;
v0x561b5f32c4f0_0 .net "LoOut", 31 0, v0x561b5f32aa20_0;  1 drivers
v0x561b5f32c5e0_0 .var "Mem_Reg_Select", 0 0;
v0x561b5f32c680_0 .net "ZF", 0 0, v0x561b5f325c90_0;  1 drivers
L_0x7fc2adfb83c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561b5f32c750_0 .net/2u *"_ivl_0", 31 0, L_0x7fc2adfb83c0;  1 drivers
v0x561b5f32c810_0 .var "active", 0 0;
v0x561b5f32c8d0_0 .net "carryNext", 0 0, v0x561b5f325220_0;  1 drivers
v0x561b5f32c9a0_0 .var "carryReg", 0 0;
v0x561b5f32ca70_0 .net "clk", 0 0, v0x561b5f330080_0;  alias, 1 drivers
v0x561b5f32cb10_0 .net "clk_enable", 0 0, v0x561b5f330120_0;  1 drivers
v0x561b5f32cbb0_0 .var "data_address", 31 0;
v0x561b5f32cc80_0 .var "data_read", 0 0;
v0x561b5f32cd50_0 .net "data_readdata", 31 0, L_0x561b5f3422c0;  alias, 1 drivers
v0x561b5f32ce20_0 .var "data_write", 0 0;
v0x561b5f32cef0_0 .var "data_writedata", 31 0;
v0x561b5f32cfc0_0 .var "delay_slot", 0 0;
v0x561b5f32d060_0 .var "instr", 31 0;
v0x561b5f32d310_0 .net "instr_address", 31 0, L_0x561b5f3429b0;  alias, 1 drivers
v0x561b5f32d3f0_0 .net "instr_readdata", 31 0, L_0x561b5f3413b0;  alias, 1 drivers
v0x561b5f32d4d0_0 .net "linkNext", 0 0, v0x561b5f3254f0_0;  1 drivers
v0x561b5f32d5a0_0 .var "lw_shift", 31 0;
v0x561b5f32d660_0 .net "opcode", 5 0, L_0x561b5f342b00;  1 drivers
v0x561b5f32d750_0 .var "pc", 31 0;
v0x561b5f32d810_0 .net "pc_next", 31 0, L_0x561b5f342910;  1 drivers
v0x561b5f32d8f0_0 .net "read_data_rs", 31 0, L_0x561b5f345900;  1 drivers
v0x561b5f32d9b0_0 .net "read_data_rt", 31 0, L_0x561b5f345f30;  1 drivers
v0x561b5f32da70_0 .var "read_index_rs", 4 0;
v0x561b5f32db60_0 .var "read_index_rt", 4 0;
v0x561b5f32dc00_0 .var "reg_write_data", 31 0;
v0x561b5f32dcc0_0 .var "reg_write_enable", 0 0;
v0x561b5f32dd90_0 .net "register_v0", 31 0, L_0x561b5f345350;  alias, 1 drivers
v0x561b5f32de60_0 .net "reset", 0 0, v0x561b5f330960_0;  1 drivers
v0x561b5f32df50_0 .net "sig_Branch", 0 0, v0x561b5f325a10_0;  1 drivers
v0x561b5f32dff0_0 .var "state", 1 0;
v0x561b5f32e090_0 .var "write_index", 4 0;
v0x561b5f32e160_0 .var "write_on_next", 0 0;
L_0x561b5f342910 .arith/sum 32, v0x561b5f32d750_0, L_0x7fc2adfb83c0;
L_0x561b5f342b00 .part L_0x561b5f3413b0, 26, 6;
L_0x561b5f342c80 .part v0x561b5f32d060_0, 0, 6;
L_0x561b5f342f20 .part v0x561b5f32d060_0, 0, 16;
L_0x561b5f342ff0 .part v0x561b5f32d060_0, 6, 5;
L_0x561b5f343090 .functor MUXZ 32, v0x561b5f32aa20_0, v0x561b5f32a860_0, v0x561b5f32c0d0_0, C4<>;
S_0x561b5f2c9bb0 .scope module, "ALU" "mips_cpu_ALU" 5 459, 6 1 0, S_0x561b5f2ea7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "ALU_control";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 16 "immediate";
    .port_info 4 /INPUT 32 "rs_content";
    .port_info 5 /INPUT 32 "rt_content";
    .port_info 6 /INPUT 1 "carry_in";
    .port_info 7 /INPUT 5 "rt_index";
    .port_info 8 /OUTPUT 1 "sig_branch";
    .port_info 9 /OUTPUT 32 "ALU_result";
    .port_info 10 /OUTPUT 1 "carry_out";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 1 "link";
v0x561b5f324fa0_0 .net "ALU_control", 5 0, L_0x561b5f342c80;  alias, 1 drivers
v0x561b5f3250a0_0 .var "ALU_result", 31 0;
v0x561b5f325180_0 .net "carry_in", 0 0, v0x561b5f32c9a0_0;  1 drivers
v0x561b5f325220_0 .var "carry_out", 0 0;
v0x561b5f3252e0_0 .var/i "i", 31 0;
v0x561b5f325410_0 .net "immediate", 15 0, L_0x561b5f342f20;  alias, 1 drivers
v0x561b5f3254f0_0 .var "link", 0 0;
v0x561b5f3255b0_0 .net "opcode", 5 0, L_0x561b5f342b00;  alias, 1 drivers
v0x561b5f325690_0 .net "rs_content", 31 0, L_0x561b5f345900;  alias, 1 drivers
v0x561b5f325770_0 .net "rt_content", 31 0, L_0x561b5f345f30;  alias, 1 drivers
v0x561b5f325850_0 .net "rt_index", 4 0, v0x561b5f32db60_0;  1 drivers
v0x561b5f325930_0 .net "shamt", 4 0, L_0x561b5f342ff0;  alias, 1 drivers
v0x561b5f325a10_0 .var "sig_branch", 0 0;
v0x561b5f325ad0_0 .var "signExtend", 31 0;
v0x561b5f325bb0_0 .var "temp", 31 0;
v0x561b5f325c90_0 .var "zero", 0 0;
v0x561b5f325d50_0 .var "zeroExtend", 31 0;
E_0x561b5f260660/0 .event edge, v0x561b5f3255b0_0, v0x561b5f324fa0_0, v0x561b5f325690_0, v0x561b5f325770_0;
E_0x561b5f260660/1 .event edge, v0x561b5f325930_0, v0x561b5f325bb0_0, v0x561b5f325410_0, v0x561b5f325ad0_0;
E_0x561b5f260660/2 .event edge, v0x561b5f325d50_0, v0x561b5f3250a0_0, v0x561b5f325850_0;
E_0x561b5f260660 .event/or E_0x561b5f260660/0, E_0x561b5f260660/1, E_0x561b5f260660/2;
S_0x561b5f2c9f50 .scope module, "Regs" "mips_cpu_regs" 5 460, 7 1 0, S_0x561b5f2ea7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_index_rs";
    .port_info 3 /OUTPUT 32 "read_data_rs";
    .port_info 4 /INPUT 5 "read_index_rt";
    .port_info 5 /OUTPUT 32 "read_data_rt";
    .port_info 6 /INPUT 5 "write_index";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /INPUT 32 "write_data";
    .port_info 9 /OUTPUT 32 "reg_v0";
v0x561b5f329390_0 .array/port v0x561b5f329390, 0;
L_0x561b5f343210 .functor BUFZ 32, v0x561b5f329390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_1 .array/port v0x561b5f329390, 1;
L_0x561b5f343280 .functor BUFZ 32, v0x561b5f329390_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_3 .array/port v0x561b5f329390, 3;
L_0x561b5f343360 .functor BUFZ 32, v0x561b5f329390_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_4 .array/port v0x561b5f329390, 4;
L_0x561b5f343400 .functor BUFZ 32, v0x561b5f329390_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_5 .array/port v0x561b5f329390, 5;
L_0x561b5f3434d0 .functor BUFZ 32, v0x561b5f329390_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_6 .array/port v0x561b5f329390, 6;
L_0x561b5f3435e0 .functor BUFZ 32, v0x561b5f329390_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_7 .array/port v0x561b5f329390, 7;
L_0x561b5f343680 .functor BUFZ 32, v0x561b5f329390_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_8 .array/port v0x561b5f329390, 8;
L_0x561b5f3437a0 .functor BUFZ 32, v0x561b5f329390_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_9 .array/port v0x561b5f329390, 9;
L_0x561b5f343870 .functor BUFZ 32, v0x561b5f329390_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_10 .array/port v0x561b5f329390, 10;
L_0x561b5f3439a0 .functor BUFZ 32, v0x561b5f329390_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_11 .array/port v0x561b5f329390, 11;
L_0x561b5f343a70 .functor BUFZ 32, v0x561b5f329390_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_12 .array/port v0x561b5f329390, 12;
L_0x561b5f343bb0 .functor BUFZ 32, v0x561b5f329390_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_13 .array/port v0x561b5f329390, 13;
L_0x561b5f343c80 .functor BUFZ 32, v0x561b5f329390_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_14 .array/port v0x561b5f329390, 14;
L_0x561b5f343b40 .functor BUFZ 32, v0x561b5f329390_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_15 .array/port v0x561b5f329390, 15;
L_0x561b5f343e30 .functor BUFZ 32, v0x561b5f329390_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_16 .array/port v0x561b5f329390, 16;
L_0x561b5f343f90 .functor BUFZ 32, v0x561b5f329390_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_17 .array/port v0x561b5f329390, 17;
L_0x561b5f344060 .functor BUFZ 32, v0x561b5f329390_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_18 .array/port v0x561b5f329390, 18;
L_0x561b5f3441d0 .functor BUFZ 32, v0x561b5f329390_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_19 .array/port v0x561b5f329390, 19;
L_0x561b5f3442a0 .functor BUFZ 32, v0x561b5f329390_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_20 .array/port v0x561b5f329390, 20;
L_0x561b5f344420 .functor BUFZ 32, v0x561b5f329390_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_21 .array/port v0x561b5f329390, 21;
L_0x561b5f3444f0 .functor BUFZ 32, v0x561b5f329390_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_22 .array/port v0x561b5f329390, 22;
L_0x561b5f344680 .functor BUFZ 32, v0x561b5f329390_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_23 .array/port v0x561b5f329390, 23;
L_0x561b5f344750 .functor BUFZ 32, v0x561b5f329390_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_24 .array/port v0x561b5f329390, 24;
L_0x561b5f3448f0 .functor BUFZ 32, v0x561b5f329390_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_25 .array/port v0x561b5f329390, 25;
L_0x561b5f3449c0 .functor BUFZ 32, v0x561b5f329390_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_26 .array/port v0x561b5f329390, 26;
L_0x561b5f344b70 .functor BUFZ 32, v0x561b5f329390_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_27 .array/port v0x561b5f329390, 27;
L_0x561b5f344c40 .functor BUFZ 32, v0x561b5f329390_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_28 .array/port v0x561b5f329390, 28;
L_0x561b5f344e00 .functor BUFZ 32, v0x561b5f329390_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_29 .array/port v0x561b5f329390, 29;
L_0x561b5f344ed0 .functor BUFZ 32, v0x561b5f329390_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_30 .array/port v0x561b5f329390, 30;
L_0x561b5f3450a0 .functor BUFZ 32, v0x561b5f329390_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_31 .array/port v0x561b5f329390, 31;
L_0x561b5f345170 .functor BUFZ 32, v0x561b5f329390_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561b5f329390_2 .array/port v0x561b5f329390, 2;
L_0x561b5f345350 .functor BUFZ 32, v0x561b5f329390_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc2adfb8408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5f3260f0_0 .net *"_ivl_101", 30 0, L_0x7fc2adfb8408;  1 drivers
L_0x7fc2adfb8450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561b5f3261d0_0 .net/2u *"_ivl_102", 31 0, L_0x7fc2adfb8450;  1 drivers
v0x561b5f3262b0_0 .net *"_ivl_104", 0 0, L_0x561b5f3453f0;  1 drivers
L_0x7fc2adfb8498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5f326350_0 .net/2u *"_ivl_106", 31 0, L_0x7fc2adfb8498;  1 drivers
v0x561b5f326430_0 .net *"_ivl_108", 31 0, L_0x561b5f345670;  1 drivers
v0x561b5f326560_0 .net *"_ivl_110", 6 0, L_0x561b5f345740;  1 drivers
L_0x7fc2adfb84e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b5f326640_0 .net *"_ivl_113", 1 0, L_0x7fc2adfb84e0;  1 drivers
v0x561b5f326720_0 .net *"_ivl_116", 31 0, L_0x561b5f345a90;  1 drivers
L_0x7fc2adfb8528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5f326800_0 .net *"_ivl_119", 30 0, L_0x7fc2adfb8528;  1 drivers
L_0x7fc2adfb8570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561b5f3268e0_0 .net/2u *"_ivl_120", 31 0, L_0x7fc2adfb8570;  1 drivers
v0x561b5f3269c0_0 .net *"_ivl_122", 0 0, L_0x561b5f345bc0;  1 drivers
L_0x7fc2adfb85b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5f326a80_0 .net/2u *"_ivl_124", 31 0, L_0x7fc2adfb85b8;  1 drivers
v0x561b5f326b60_0 .net *"_ivl_126", 31 0, L_0x561b5f345d00;  1 drivers
v0x561b5f326c40_0 .net *"_ivl_128", 6 0, L_0x561b5f345df0;  1 drivers
L_0x7fc2adfb8600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b5f326d20_0 .net *"_ivl_131", 1 0, L_0x7fc2adfb8600;  1 drivers
v0x561b5f326e00_0 .net *"_ivl_98", 31 0, L_0x561b5f344130;  1 drivers
v0x561b5f326ee0_0 .net "clk", 0 0, v0x561b5f330080_0;  alias, 1 drivers
v0x561b5f327090_0 .var/i "index", 31 0;
v0x561b5f327150_0 .net "read_data_rs", 31 0, L_0x561b5f345900;  alias, 1 drivers
v0x561b5f327240_0 .net "read_data_rt", 31 0, L_0x561b5f345f30;  alias, 1 drivers
v0x561b5f327310_0 .net "read_index_rs", 4 0, v0x561b5f32da70_0;  1 drivers
v0x561b5f3273d0_0 .net "read_index_rt", 4 0, v0x561b5f32db60_0;  alias, 1 drivers
v0x561b5f3274c0_0 .net "reg_0", 31 0, L_0x561b5f343210;  1 drivers
v0x561b5f327580_0 .net "reg_1", 31 0, L_0x561b5f343280;  1 drivers
v0x561b5f327660_0 .net "reg_10", 31 0, L_0x561b5f3439a0;  1 drivers
v0x561b5f327740_0 .net "reg_11", 31 0, L_0x561b5f343a70;  1 drivers
v0x561b5f327820_0 .net "reg_12", 31 0, L_0x561b5f343bb0;  1 drivers
v0x561b5f327900_0 .net "reg_13", 31 0, L_0x561b5f343c80;  1 drivers
v0x561b5f3279e0_0 .net "reg_14", 31 0, L_0x561b5f343b40;  1 drivers
v0x561b5f327ac0_0 .net "reg_15", 31 0, L_0x561b5f343e30;  1 drivers
v0x561b5f327ba0_0 .net "reg_16", 31 0, L_0x561b5f343f90;  1 drivers
v0x561b5f327c80_0 .net "reg_17", 31 0, L_0x561b5f344060;  1 drivers
v0x561b5f327d60_0 .net "reg_18", 31 0, L_0x561b5f3441d0;  1 drivers
v0x561b5f328050_0 .net "reg_19", 31 0, L_0x561b5f3442a0;  1 drivers
v0x561b5f328130_0 .net "reg_2", 31 0, v0x561b5f329390_2;  1 drivers
v0x561b5f328210_0 .net "reg_20", 31 0, L_0x561b5f344420;  1 drivers
v0x561b5f3282f0_0 .net "reg_21", 31 0, L_0x561b5f3444f0;  1 drivers
v0x561b5f3283d0_0 .net "reg_22", 31 0, L_0x561b5f344680;  1 drivers
v0x561b5f3284b0_0 .net "reg_23", 31 0, L_0x561b5f344750;  1 drivers
v0x561b5f328590_0 .net "reg_24", 31 0, L_0x561b5f3448f0;  1 drivers
v0x561b5f328670_0 .net "reg_25", 31 0, L_0x561b5f3449c0;  1 drivers
v0x561b5f328750_0 .net "reg_26", 31 0, L_0x561b5f344b70;  1 drivers
v0x561b5f328830_0 .net "reg_27", 31 0, L_0x561b5f344c40;  1 drivers
v0x561b5f328910_0 .net "reg_28", 31 0, L_0x561b5f344e00;  1 drivers
v0x561b5f3289f0_0 .net "reg_29", 31 0, L_0x561b5f344ed0;  1 drivers
v0x561b5f328ad0_0 .net "reg_3", 31 0, L_0x561b5f343360;  1 drivers
v0x561b5f328bb0_0 .net "reg_30", 31 0, L_0x561b5f3450a0;  1 drivers
v0x561b5f328c90_0 .net "reg_31", 31 0, L_0x561b5f345170;  1 drivers
v0x561b5f328d70_0 .net "reg_4", 31 0, L_0x561b5f343400;  1 drivers
v0x561b5f328e50_0 .net "reg_5", 31 0, L_0x561b5f3434d0;  1 drivers
v0x561b5f328f30_0 .net "reg_6", 31 0, L_0x561b5f3435e0;  1 drivers
v0x561b5f329010_0 .net "reg_7", 31 0, L_0x561b5f343680;  1 drivers
v0x561b5f3290f0_0 .net "reg_8", 31 0, L_0x561b5f3437a0;  1 drivers
v0x561b5f3291d0_0 .net "reg_9", 31 0, L_0x561b5f343870;  1 drivers
v0x561b5f3292b0_0 .net "reg_v0", 31 0, L_0x561b5f345350;  alias, 1 drivers
v0x561b5f329390 .array "regs", 0 31, 31 0;
v0x561b5f329850_0 .net "reset", 0 0, v0x561b5f330960_0;  alias, 1 drivers
v0x561b5f329910_0 .net "write_data", 31 0, v0x561b5f32dc00_0;  1 drivers
v0x561b5f3299f0_0 .net "write_enable", 0 0, v0x561b5f32dcc0_0;  1 drivers
v0x561b5f329ab0_0 .net "write_index", 4 0, v0x561b5f32e090_0;  1 drivers
L_0x561b5f344130 .concat [ 1 31 0 0], v0x561b5f330960_0, L_0x7fc2adfb8408;
L_0x561b5f3453f0 .cmp/eq 32, L_0x561b5f344130, L_0x7fc2adfb8450;
L_0x561b5f345670 .array/port v0x561b5f329390, L_0x561b5f345740;
L_0x561b5f345740 .concat [ 5 2 0 0], v0x561b5f32da70_0, L_0x7fc2adfb84e0;
L_0x561b5f345900 .functor MUXZ 32, L_0x561b5f345670, L_0x7fc2adfb8498, L_0x561b5f3453f0, C4<>;
L_0x561b5f345a90 .concat [ 1 31 0 0], v0x561b5f330960_0, L_0x7fc2adfb8528;
L_0x561b5f345bc0 .cmp/eq 32, L_0x561b5f345a90, L_0x7fc2adfb8570;
L_0x561b5f345d00 .array/port v0x561b5f329390, L_0x561b5f345df0;
L_0x561b5f345df0 .concat [ 5 2 0 0], v0x561b5f32db60_0, L_0x7fc2adfb8600;
L_0x561b5f345f30 .functor MUXZ 32, L_0x561b5f345d00, L_0x7fc2adfb85b8, L_0x561b5f345bc0, C4<>;
S_0x561b5f329d30 .scope module, "hilo" "mips_cpu_hilo" 5 461, 8 1 0, S_0x561b5f2ea7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 1 "valid_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 32 "lo_reg";
    .port_info 8 /OUTPUT 32 "hi_reg";
v0x561b5f32a020_0 .var "RestoreDivisor", 0 0;
v0x561b5f32a0e0_0 .net "a", 31 0, L_0x561b5f345900;  alias, 1 drivers
v0x561b5f32a1f0_0 .net "b", 31 0, L_0x561b5f345f30;  alias, 1 drivers
v0x561b5f32a2e0_0 .net "clk", 0 0, v0x561b5f330080_0;  alias, 1 drivers
v0x561b5f32a3d0_0 .var "dd", 31 0;
v0x561b5f32a500_0 .var/i "divCount", 31 0;
v0x561b5f32a5e0_0 .var "div_finish", 0 0;
v0x561b5f32a6a0_0 .var "ds", 63 0;
v0x561b5f32a780_0 .var "ds_u", 93 0;
v0x561b5f32a860_0 .var "hi", 31 0;
v0x561b5f32a940_0 .net "hi_reg", 31 0, v0x561b5f32a860_0;  alias, 1 drivers
v0x561b5f32aa20_0 .var "lo", 31 0;
v0x561b5f32ab00_0 .net "lo_reg", 31 0, v0x561b5f32aa20_0;  alias, 1 drivers
v0x561b5f32abe0_0 .var "negDividend", 0 0;
v0x561b5f32aca0_0 .var "negFlag", 0 0;
v0x561b5f32ad60_0 .net "opcode", 5 0, L_0x561b5f342c80;  alias, 1 drivers
v0x561b5f32ae20_0 .var "prevR", 63 0;
v0x561b5f32aff0_0 .var "prodreg", 63 0;
v0x561b5f32b0d0_0 .var "q", 31 0;
v0x561b5f32b1b0_0 .var "r", 63 0;
v0x561b5f32b290_0 .var "r_u", 93 0;
v0x561b5f32b370_0 .net "reset", 0 0, v0x561b5f330960_0;  alias, 1 drivers
v0x561b5f32b410_0 .net "valid_in", 0 0, v0x561b5f32be90_0;  1 drivers
v0x561b5f32b4b0_0 .var "valid_out", 0 0;
S_0x561b5f32e380 .scope module, "iMemory" "mips_cpu_iMemory" 3 22, 9 1 0, S_0x561b5f2e4320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "readdata";
P_0x561b5f32e590 .param/str "MEM_INIT_FILE" 0 9 6, "test/Assembly/lwr-0.hex.txt";
L_0x561b5f30d610 .functor BUFZ 8, L_0x561b5f340b00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561b5f227bc0 .functor BUFZ 8, L_0x561b5f340c40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561b5f260960 .functor BUFZ 8, L_0x561b5f340fb0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561b5f313d20 .functor BUFZ 8, L_0x561b5f341540, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fc2adfb8018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b5f32e990_0 .net/2u *"_ivl_0", 31 0, L_0x7fc2adfb8018;  1 drivers
v0x561b5f32ea90_0 .net *"_ivl_12", 7 0, L_0x561b5f340c40;  1 drivers
v0x561b5f32eb70_0 .net *"_ivl_14", 32 0, L_0x561b5f340ce0;  1 drivers
L_0x7fc2adfb8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b5f32ec30_0 .net *"_ivl_17", 0 0, L_0x7fc2adfb8060;  1 drivers
L_0x7fc2adfb80a8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561b5f32ed10_0 .net/2u *"_ivl_18", 32 0, L_0x7fc2adfb80a8;  1 drivers
v0x561b5f32ee40_0 .net *"_ivl_20", 32 0, L_0x561b5f340dd0;  1 drivers
v0x561b5f32ef20_0 .net *"_ivl_23", 7 0, L_0x561b5f227bc0;  1 drivers
v0x561b5f32f000_0 .net *"_ivl_26", 7 0, L_0x561b5f340fb0;  1 drivers
v0x561b5f32f0e0_0 .net *"_ivl_28", 32 0, L_0x561b5f341090;  1 drivers
L_0x7fc2adfb80f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b5f32f1c0_0 .net *"_ivl_31", 0 0, L_0x7fc2adfb80f0;  1 drivers
L_0x7fc2adfb8138 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561b5f32f2a0_0 .net/2u *"_ivl_32", 32 0, L_0x7fc2adfb8138;  1 drivers
v0x561b5f32f380_0 .net *"_ivl_34", 32 0, L_0x561b5f341180;  1 drivers
v0x561b5f32f460_0 .net *"_ivl_37", 7 0, L_0x561b5f260960;  1 drivers
v0x561b5f32f540_0 .net *"_ivl_41", 7 0, L_0x561b5f341540;  1 drivers
v0x561b5f32f620_0 .net *"_ivl_43", 32 0, L_0x561b5f341640;  1 drivers
L_0x7fc2adfb8180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b5f32f700_0 .net *"_ivl_46", 0 0, L_0x7fc2adfb8180;  1 drivers
L_0x7fc2adfb81c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x561b5f32f7e0_0 .net/2u *"_ivl_47", 32 0, L_0x7fc2adfb81c8;  1 drivers
v0x561b5f32f8c0_0 .net *"_ivl_49", 32 0, L_0x561b5f3416e0;  1 drivers
v0x561b5f32f9a0_0 .net *"_ivl_52", 7 0, L_0x561b5f313d20;  1 drivers
v0x561b5f32fa80_0 .net *"_ivl_6", 7 0, L_0x561b5f340b00;  1 drivers
v0x561b5f32fb60_0 .net *"_ivl_9", 7 0, L_0x561b5f30d610;  1 drivers
v0x561b5f32fc40_0 .net "address", 31 0, L_0x561b5f340a10;  1 drivers
v0x561b5f32fd20 .array "memory", 0 400, 7 0;
v0x561b5f32fde0_0 .net "read_address", 31 0, L_0x561b5f3429b0;  alias, 1 drivers
v0x561b5f32fea0_0 .net "readdata", 31 0, L_0x561b5f3413b0;  alias, 1 drivers
L_0x561b5f340a10 .arith/sub 32, L_0x561b5f3429b0, L_0x7fc2adfb8018;
L_0x561b5f340b00 .array/port v0x561b5f32fd20, L_0x561b5f340a10;
L_0x561b5f340c40 .array/port v0x561b5f32fd20, L_0x561b5f340dd0;
L_0x561b5f340ce0 .concat [ 32 1 0 0], L_0x561b5f340a10, L_0x7fc2adfb8060;
L_0x561b5f340dd0 .arith/sum 33, L_0x561b5f340ce0, L_0x7fc2adfb80a8;
L_0x561b5f340fb0 .array/port v0x561b5f32fd20, L_0x561b5f341180;
L_0x561b5f341090 .concat [ 32 1 0 0], L_0x561b5f340a10, L_0x7fc2adfb80f0;
L_0x561b5f341180 .arith/sum 33, L_0x561b5f341090, L_0x7fc2adfb8138;
L_0x561b5f3413b0 .concat8 [ 8 8 8 8], L_0x561b5f30d610, L_0x561b5f227bc0, L_0x561b5f260960, L_0x561b5f313d20;
L_0x561b5f341540 .array/port v0x561b5f32fd20, L_0x561b5f3416e0;
L_0x561b5f341640 .concat [ 32 1 0 0], L_0x561b5f340a10, L_0x7fc2adfb8180;
L_0x561b5f3416e0 .arith/sum 33, L_0x561b5f341640, L_0x7fc2adfb81c8;
S_0x561b5f32e690 .scope begin, "$unm_blk_9" "$unm_blk_9" 9 13, 9 13 0, S_0x561b5f32e380;
 .timescale 0 0;
v0x561b5f32e890_0 .var/i "i", 31 0;
    .scope S_0x561b5f32e380;
T_0 ;
    %fork t_1, S_0x561b5f32e690;
    %jmp t_0;
    .scope S_0x561b5f32e690;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5f32e890_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x561b5f32e890_0;
    %cmpi/s 401, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x561b5f32e890_0;
    %store/vec4a v0x561b5f32fd20, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x561b5f32e890_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561b5f32e890_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 9 19 "$readmemh", P_0x561b5f32e590, v0x561b5f32fd20, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000110010000 {0 0 0};
    %end;
    .scope S_0x561b5f32e380;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x561b5f2ea3d0;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x561b5f2ea3d0;
T_2 ;
    %wait E_0x561b5f2616d0;
    %load/vec4 v0x561b5f3249e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x561b5f324aa0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x561b5f3245e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b5f324780, 0, 4;
    %load/vec4 v0x561b5f324aa0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561b5f3245e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b5f324780, 0, 4;
    %load/vec4 v0x561b5f324aa0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561b5f3245e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b5f324780, 0, 4;
    %load/vec4 v0x561b5f324aa0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561b5f3245e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b5f324780, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561b5f2c9bb0;
T_3 ;
    %wait E_0x561b5f260660;
    %load/vec4 v0x561b5f3255b0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x561b5f324fa0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.15;
T_3.2 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325770_0;
    %add;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.3 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325770_0;
    %sub;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.4 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325770_0;
    %and;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.5 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325770_0;
    %or;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325770_0;
    %xor;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.7 ;
    %load/vec4 v0x561b5f325770_0;
    %store/vec4 v0x561b5f325bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5f3252e0_0, 0, 32;
T_3.16 ;
    %load/vec4 v0x561b5f3252e0_0;
    %load/vec4 v0x561b5f325930_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.17, 5;
    %load/vec4 v0x561b5f325bb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x561b5f325bb0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b5f325bb0_0, 0, 32;
    %load/vec4 v0x561b5f3252e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b5f3252e0_0, 0, 32;
    %jmp T_3.16;
T_3.17 ;
    %load/vec4 v0x561b5f325bb0_0;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.8 ;
    %load/vec4 v0x561b5f325770_0;
    %store/vec4 v0x561b5f325bb0_0, 0, 32;
    %load/vec4 v0x561b5f325690_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5f3252e0_0, 0, 32;
T_3.20 ;
    %load/vec4 v0x561b5f3252e0_0;
    %load/vec4 v0x561b5f325690_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0x561b5f325bb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x561b5f325bb0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b5f325bb0_0, 0, 32;
    %load/vec4 v0x561b5f3252e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b5f3252e0_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
T_3.18 ;
    %load/vec4 v0x561b5f325bb0_0;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.9 ;
    %load/vec4 v0x561b5f325770_0;
    %ix/getv 4, v0x561b5f325930_0;
    %shiftr 4;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.10 ;
    %load/vec4 v0x561b5f325770_0;
    %load/vec4 v0x561b5f325690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x561b5f325770_0;
    %ix/getv 4, v0x561b5f325930_0;
    %shiftl 4;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.12 ;
    %load/vec4 v0x561b5f325770_0;
    %load/vec4 v0x561b5f325690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325770_0;
    %cmp/s;
    %jmp/0xz  T_3.22, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
T_3.23 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325770_0;
    %cmp/u;
    %jmp/0xz  T_3.24, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
T_3.25 ;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561b5f325410_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f325410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b5f325ad0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x561b5f325410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b5f325d50_0, 0, 32;
    %load/vec4 v0x561b5f3255b0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325ad0_0;
    %add;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325d50_0;
    %and;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325770_0;
    %sub;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %load/vec4 v0x561b5f3250a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
T_3.40 ;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325770_0;
    %sub;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %load/vec4 v0x561b5f3250a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.42;
T_3.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
T_3.42 ;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x561b5f325850_0;
    %pad/u 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.43, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f3254f0_0, 0, 1;
    %load/vec4 v0x561b5f325690_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.45, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
    %jmp T_3.46;
T_3.45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
T_3.46 ;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x561b5f325850_0;
    %pad/u 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_3.47, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f3254f0_0, 0, 1;
    %load/vec4 v0x561b5f325690_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.49, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
    %jmp T_3.50;
T_3.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
T_3.50 ;
    %jmp T_3.48;
T_3.47 ;
    %load/vec4 v0x561b5f325850_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_3.51, 4;
    %load/vec4 v0x561b5f325690_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.53, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5f3254f0_0, 0, 1;
    %jmp T_3.54;
T_3.53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f3254f0_0, 0, 1;
T_3.54 ;
    %jmp T_3.52;
T_3.51 ;
    %load/vec4 v0x561b5f325850_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_3.55, 4;
    %load/vec4 v0x561b5f325690_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5f3254f0_0, 0, 1;
    %jmp T_3.58;
T_3.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f3254f0_0, 0, 1;
T_3.58 ;
T_3.55 ;
T_3.52 ;
T_3.48 ;
T_3.44 ;
    %jmp T_3.38;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f3254f0_0, 0, 1;
    %load/vec4 v0x561b5f325690_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
    %jmp T_3.60;
T_3.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
T_3.60 ;
    %jmp T_3.38;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f3254f0_0, 0, 1;
    %load/vec4 v0x561b5f325690_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
    %jmp T_3.62;
T_3.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f325a10_0, 0, 1;
T_3.62 ;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x561b5f325410_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325d50_0;
    %or;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325d50_0;
    %xor;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325ad0_0;
    %cmp/s;
    %jmp/0xz  T_3.63, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.64;
T_3.63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
T_3.64 ;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x561b5f325690_0;
    %load/vec4 v0x561b5f325ad0_0;
    %cmp/u;
    %jmp/0xz  T_3.65, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
    %jmp T_3.66;
T_3.65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5f3250a0_0, 0, 32;
T_3.66 ;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561b5f2c9bb0;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x561b5f2c9f50;
T_5 ;
    %wait E_0x561b5f2616d0;
    %load/vec4 v0x561b5f329850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b5f327090_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x561b5f327090_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x561b5f327090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b5f329390, 0, 4;
    %load/vec4 v0x561b5f327090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b5f327090_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561b5f3299f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b5f329ab0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x561b5f329910_0;
    %load/vec4 v0x561b5f329ab0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b5f329390, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561b5f329d30;
T_6 ;
    %wait E_0x561b5f2616d0;
    %load/vec4 v0x561b5f32ad60_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x561b5f32a0e0_0;
    %assign/vec4 v0x561b5f32a860_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x561b5f32a0e0_0;
    %assign/vec4 v0x561b5f32aa20_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 64;
    %load/vec4 v0x561b5f32a1f0_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x561b5f32aff0_0, 0;
    %load/vec4 v0x561b5f32aff0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x561b5f32a860_0, 0;
    %load/vec4 v0x561b5f32aff0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561b5f32aa20_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/s 64;
    %load/vec4 v0x561b5f32a1f0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x561b5f32aff0_0, 0;
    %load/vec4 v0x561b5f32aff0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x561b5f32a860_0, 0;
    %load/vec4 v0x561b5f32aff0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561b5f32aa20_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x561b5f32b410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x561b5f32a0e0_0;
    %assign/vec4 v0x561b5f32a3d0_0, 0;
    %load/vec4 v0x561b5f32a1f0_0;
    %pad/u 94;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561b5f32a780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32a020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b5f32b0d0_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x561b5f32a500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32b4b0_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 94;
    %assign/vec4 v0x561b5f32b290_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 64;
    %assign/vec4 v0x561b5f32ae20_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x561b5f32a500_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.9, 5;
    %pushi/vec4 0, 0, 94;
    %load/vec4 v0x561b5f32b290_0;
    %load/vec4 v0x561b5f32a780_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561b5f32a500_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x561b5f32b0d0_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x561b5f32b0d0_0, 0;
    %load/vec4 v0x561b5f32b290_0;
    %load/vec4 v0x561b5f32a780_0;
    %sub;
    %assign/vec4 v0x561b5f32b290_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x561b5f32b0d0_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x561b5f32b0d0_0, 0;
T_6.12 ;
    %load/vec4 v0x561b5f32a780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x561b5f32a780_0, 0;
    %load/vec4 v0x561b5f32a500_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.13, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32b4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32a5e0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32b4b0_0, 0;
T_6.14 ;
    %load/vec4 v0x561b5f32a500_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x561b5f32a500_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x561b5f32a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x561b5f32b0d0_0;
    %assign/vec4 v0x561b5f32aa20_0, 0;
    %load/vec4 v0x561b5f32b290_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561b5f32a860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32b4b0_0, 0;
T_6.15 ;
T_6.10 ;
T_6.8 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x561b5f32b410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x561b5f32a0e0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x561b5f32a1f0_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %load/vec4 v0x561b5f32a0e0_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b5f32a3d0_0, 0;
    %load/vec4 v0x561b5f32a1f0_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561b5f32a6a0_0, 0;
    %pushi/vec4 65535, 0, 64;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %and;
    %assign/vec4 v0x561b5f32b1b0_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x561b5f32ae20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32aca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32abe0_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %load/vec4 v0x561b5f32a0e0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.21, 5;
    %load/vec4 v0x561b5f32a0e0_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b5f32a3d0_0, 0;
    %load/vec4 v0x561b5f32a1f0_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561b5f32a6a0_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x561b5f32b1b0_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %assign/vec4 v0x561b5f32ae20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32aca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32abe0_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0x561b5f32a1f0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_6.23, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32aca0_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %assign/vec4 v0x561b5f32a3d0_0, 0;
    %load/vec4 v0x561b5f32a1f0_0;
    %pad/u 64;
    %inv;
    %addi 1, 0, 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561b5f32a6a0_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 64;
    %assign/vec4 v0x561b5f32b1b0_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 64;
    %assign/vec4 v0x561b5f32ae20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32abe0_0, 0;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32aca0_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %assign/vec4 v0x561b5f32a3d0_0, 0;
    %load/vec4 v0x561b5f32a1f0_0;
    %pad/u 64;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561b5f32a6a0_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 64;
    %assign/vec4 v0x561b5f32b1b0_0, 0;
    %load/vec4 v0x561b5f32a0e0_0;
    %pad/u 64;
    %assign/vec4 v0x561b5f32ae20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32abe0_0, 0;
T_6.24 ;
T_6.22 ;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32a020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32b4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32a5e0_0, 0;
    %pushi/vec4 33, 0, 32;
    %assign/vec4 v0x561b5f32a500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b5f32b0d0_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0x561b5f32a500_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.25, 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x561b5f32b1b0_0;
    %load/vec4 v0x561b5f32a6a0_0;
    %sub;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561b5f32a500_0;
    %pushi/vec4 33, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v0x561b5f32b0d0_0;
    %concati/vec4 1, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x561b5f32b0d0_0, 0;
    %load/vec4 v0x561b5f32b1b0_0;
    %load/vec4 v0x561b5f32a6a0_0;
    %sub;
    %assign/vec4 v0x561b5f32b1b0_0, 0;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0x561b5f32b0d0_0;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %assign/vec4 v0x561b5f32b0d0_0, 0;
T_6.28 ;
    %load/vec4 v0x561b5f32a6a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x561b5f32a6a0_0, 0;
    %load/vec4 v0x561b5f32a500_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.29, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32a5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32b4b0_0, 0;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32b4b0_0, 0;
T_6.30 ;
    %load/vec4 v0x561b5f32a500_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x561b5f32a500_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0x561b5f32a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.31, 8;
    %load/vec4 v0x561b5f32abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %load/vec4 v0x561b5f32a0e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x561b5f32b1b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_6.35, 4;
    %load/vec4 v0x561b5f32b1b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561b5f32a860_0, 0;
    %jmp T_6.36;
T_6.35 ;
    %load/vec4 v0x561b5f32b1b0_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b5f32a860_0, 0;
T_6.36 ;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v0x561b5f32b1b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561b5f32a860_0, 0;
T_6.34 ;
    %load/vec4 v0x561b5f32aca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.37, 8;
    %load/vec4 v0x561b5f32b0d0_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b5f32aa20_0, 0;
    %jmp T_6.38;
T_6.37 ;
    %load/vec4 v0x561b5f32b0d0_0;
    %assign/vec4 v0x561b5f32aa20_0, 0;
T_6.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32b4b0_0, 0;
T_6.31 ;
T_6.26 ;
T_6.18 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561b5f2ea7c0;
T_7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561b5f32dff0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f32c810_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x561b5f2ea7c0;
T_8 ;
    %wait E_0x561b5f2616d0;
    %load/vec4 v0x561b5f32de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32bd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x561b5f32d750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c810_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5f32dff0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561b5f32cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x561b5f32dff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x561b5f32d3f0_0;
    %assign/vec4 v0x561b5f32d060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32bb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32dcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32bdd0_0, 0;
    %load/vec4 v0x561b5f32d3f0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x561b5f32da70_0, 0;
    %load/vec4 v0x561b5f32d3f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x561b5f32db60_0, 0;
    %load/vec4 v0x561b5f32d3f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x561b5f32d3f0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x561b5f32e090_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x561b5f32d3f0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x561b5f32e090_0, 0;
T_8.9 ;
    %load/vec4 v0x561b5f32d750_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c810_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x561b5f32dff0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561b5f32dff0_0, 0;
T_8.11 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x561b5f32d660_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.36, 6;
    %jmp T_8.37;
T_8.12 ;
    %load/vec4 v0x561b5f32d810_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561b5f32bc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c340_0, 0;
    %jmp T_8.37;
T_8.13 ;
    %load/vec4 v0x561b5f32b690_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.47, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.48, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.49, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.50, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.51, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.52, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.53, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.54, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.55, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.56, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.57, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.58, 6;
    %jmp T_8.59;
T_8.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.39 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.45 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.46 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.47 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.48 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.49 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.50 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.59;
T_8.51 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %assign/vec4 v0x561b5f32bc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c340_0, 0;
    %jmp T_8.59;
T_8.52 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %load/vec4 v0x561b5f32d810_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561b5f32dc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %load/vec4 v0x561b5f32d8f0_0;
    %assign/vec4 v0x561b5f32bc30_0, 0;
    %jmp T_8.59;
T_8.53 ;
    %jmp T_8.59;
T_8.54 ;
    %jmp T_8.59;
T_8.55 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c190_0, 0;
    %jmp T_8.59;
T_8.56 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c190_0, 0;
    %jmp T_8.59;
T_8.57 ;
    %load/vec4 v0x561b5f32bdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32bd10_0, 0;
    %jmp T_8.61;
T_8.60 ;
    %load/vec4 v0x561b5f32bd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.62, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32bd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32be90_0, 0;
    %jmp T_8.63;
T_8.62 ;
    %load/vec4 v0x561b5f32be90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.64, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32be90_0, 0;
T_8.64 ;
    %load/vec4 v0x561b5f32bf60_0;
    %assign/vec4 v0x561b5f32bdd0_0, 0;
T_8.63 ;
T_8.61 ;
    %jmp T_8.59;
T_8.58 ;
    %load/vec4 v0x561b5f32bdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.66, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32bd10_0, 0;
    %jmp T_8.67;
T_8.66 ;
    %load/vec4 v0x561b5f32bd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.68, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32bd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32be90_0, 0;
    %jmp T_8.69;
T_8.68 ;
    %load/vec4 v0x561b5f32be90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.70, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32be90_0, 0;
T_8.70 ;
    %load/vec4 v0x561b5f32bf60_0;
    %assign/vec4 v0x561b5f32bdd0_0, 0;
T_8.69 ;
T_8.67 ;
    %jmp T_8.59;
T_8.59 ;
    %pop/vec4 1;
    %jmp T_8.37;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x561b5f32e090_0, 0;
    %load/vec4 v0x561b5f32d810_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561b5f32dc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %load/vec4 v0x561b5f32d810_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x561b5f32bc30_0, 0;
    %jmp T_8.37;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.37;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.37;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.37;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.37;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.37;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.37;
T_8.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.37;
T_8.22 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561b5f32cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %jmp T_8.37;
T_8.23 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561b5f32cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %jmp T_8.37;
T_8.24 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561b5f32cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %jmp T_8.37;
T_8.25 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561b5f32cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %jmp T_8.37;
T_8.26 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561b5f32cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %jmp T_8.37;
T_8.27 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x561b5f32cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x561b5f32d5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %jmp T_8.37;
T_8.28 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x561b5f32cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x561b5f32d5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %jmp T_8.37;
T_8.29 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x561b5f32cbb0_0, 0;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %assign/vec4 v0x561b5f32d5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %jmp T_8.37;
T_8.30 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %assign/vec4 v0x561b5f32cbb0_0, 0;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %pushi/vec4 3, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x561b5f32d5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %jmp T_8.37;
T_8.31 ;
    %load/vec4 v0x561b5f32d8f0_0;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32d060_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x561b5f32cbb0_0, 0;
    %load/vec4 v0x561b5f32d9b0_0;
    %assign/vec4 v0x561b5f32cef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %jmp T_8.37;
T_8.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %load/vec4 v0x561b5f32df50_0;
    %assign/vec4 v0x561b5f32bb90_0, 0;
    %jmp T_8.37;
T_8.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %load/vec4 v0x561b5f32df50_0;
    %assign/vec4 v0x561b5f32bb90_0, 0;
    %jmp T_8.37;
T_8.34 ;
    %load/vec4 v0x561b5f32df50_0;
    %assign/vec4 v0x561b5f32bb90_0, 0;
    %load/vec4 v0x561b5f32d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.72, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x561b5f32e090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %load/vec4 v0x561b5f32d810_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561b5f32dc00_0, 0;
T_8.72 ;
    %jmp T_8.37;
T_8.35 ;
    %load/vec4 v0x561b5f32df50_0;
    %assign/vec4 v0x561b5f32bb90_0, 0;
    %load/vec4 v0x561b5f32d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.74, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x561b5f32e090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %load/vec4 v0x561b5f32d810_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561b5f32dc00_0, 0;
T_8.74 ;
    %jmp T_8.37;
T_8.36 ;
    %load/vec4 v0x561b5f32df50_0;
    %assign/vec4 v0x561b5f32bb90_0, 0;
    %load/vec4 v0x561b5f32d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.76, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32c5e0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x561b5f32e090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %load/vec4 v0x561b5f32d810_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561b5f32dc00_0, 0;
T_8.76 ;
    %jmp T_8.37;
T_8.37 ;
    %pop/vec4 1;
    %load/vec4 v0x561b5f32bd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.78, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561b5f32dff0_0, 0;
T_8.78 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x561b5f32bd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.80, 8;
    %load/vec4 v0x561b5f32c8d0_0;
    %assign/vec4 v0x561b5f32c9a0_0, 0;
    %load/vec4 v0x561b5f32d660_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_8.82, 4;
    %load/vec4 v0x561b5f32d5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.84, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.85, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.86, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_8.87, 6;
    %jmp T_8.88;
T_8.84 ;
    %pushi/vec4 4294967040, 0, 32;
    %load/vec4 v0x561b5f32cd50_0;
    %and;
    %load/vec4 v0x561b5f32d9b0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %or;
    %assign/vec4 v0x561b5f32cef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %jmp T_8.88;
T_8.85 ;
    %pushi/vec4 4294902015, 0, 32;
    %load/vec4 v0x561b5f32cd50_0;
    %and;
    %load/vec4 v0x561b5f32d9b0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x561b5f32cef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %jmp T_8.88;
T_8.86 ;
    %pushi/vec4 4278255615, 0, 32;
    %load/vec4 v0x561b5f32cd50_0;
    %and;
    %load/vec4 v0x561b5f32d9b0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x561b5f32cef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %jmp T_8.88;
T_8.87 ;
    %pushi/vec4 16777215, 0, 32;
    %load/vec4 v0x561b5f32cd50_0;
    %and;
    %load/vec4 v0x561b5f32d9b0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x561b5f32cef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %jmp T_8.88;
T_8.88 ;
    %pop/vec4 1;
    %jmp T_8.83;
T_8.82 ;
    %load/vec4 v0x561b5f32d660_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_8.89, 4;
    %load/vec4 v0x561b5f32d5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.91, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.92, 6;
    %jmp T_8.93;
T_8.91 ;
    %pushi/vec4 4294901760, 0, 32;
    %load/vec4 v0x561b5f32cd50_0;
    %and;
    %load/vec4 v0x561b5f32d9b0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %or;
    %assign/vec4 v0x561b5f32cef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %jmp T_8.93;
T_8.92 ;
    %pushi/vec4 65535, 0, 32;
    %load/vec4 v0x561b5f32cd50_0;
    %and;
    %load/vec4 v0x561b5f32d9b0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x561b5f32cef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32cc80_0, 0;
    %jmp T_8.93;
T_8.93 ;
    %pop/vec4 1;
T_8.89 ;
T_8.83 ;
    %load/vec4 v0x561b5f32c5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.94, 8;
    %load/vec4 v0x561b5f32d660_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.96, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.97, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.98, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.99, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.100, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.101, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.102, 6;
    %jmp T_8.103;
T_8.96 ;
    %load/vec4 v0x561b5f32cd50_0;
    %assign/vec4 v0x561b5f32dc00_0, 0;
    %jmp T_8.103;
T_8.97 ;
    %load/vec4 v0x561b5f32cd50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x561b5f32cd50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b5f32dc00_0, 0;
    %jmp T_8.103;
T_8.98 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x561b5f32cd50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b5f32dc00_0, 0;
    %jmp T_8.103;
T_8.99 ;
    %load/vec4 v0x561b5f32cd50_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x561b5f32cd50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b5f32dc00_0, 0;
    %jmp T_8.103;
T_8.100 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x561b5f32cd50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b5f32dc00_0, 0;
    %jmp T_8.103;
T_8.101 ;
    %load/vec4 v0x561b5f32d9b0_0;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x561b5f32d5a0_0;
    %addi 1, 0, 32;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %and;
    %load/vec4 v0x561b5f32cd50_0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x561b5f32d5a0_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %assign/vec4 v0x561b5f32dc00_0, 0;
    %jmp T_8.103;
T_8.102 ;
    %load/vec4 v0x561b5f32d9b0_0;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x561b5f32d5a0_0;
    %sub;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftl 4;
    %and;
    %load/vec4 v0x561b5f32cd50_0;
    %load/vec4 v0x561b5f32d5a0_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %add;
    %assign/vec4 v0x561b5f32dc00_0, 0;
    %jmp T_8.103;
T_8.103 ;
    %pop/vec4 1;
    %jmp T_8.95;
T_8.94 ;
    %load/vec4 v0x561b5f32c190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.104, 8;
    %load/vec4 v0x561b5f32c030_0;
    %assign/vec4 v0x561b5f32dc00_0, 0;
    %jmp T_8.105;
T_8.104 ;
    %load/vec4 v0x561b5f32bb90_0;
    %nor/r;
    %load/vec4 v0x561b5f32c340_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.106, 8;
    %load/vec4 v0x561b5f32b9d0_0;
    %assign/vec4 v0x561b5f32dc00_0, 0;
T_8.106 ;
T_8.105 ;
T_8.95 ;
    %load/vec4 v0x561b5f32e160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.108, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32dcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32e160_0, 0;
    %jmp T_8.109;
T_8.108 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32dcc0_0, 0;
T_8.109 ;
    %load/vec4 v0x561b5f32cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.110, 8;
    %load/vec4 v0x561b5f32bc30_0;
    %assign/vec4 v0x561b5f32d750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32c340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32bb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f32cfc0_0, 0;
    %jmp T_8.111;
T_8.110 ;
    %load/vec4 v0x561b5f32bb90_0;
    %load/vec4 v0x561b5f32c340_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.112, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f32cfc0_0, 0;
    %load/vec4 v0x561b5f32d810_0;
    %assign/vec4 v0x561b5f32d750_0, 0;
    %jmp T_8.113;
T_8.112 ;
    %load/vec4 v0x561b5f32d810_0;
    %assign/vec4 v0x561b5f32d750_0, 0;
T_8.113 ;
T_8.111 ;
    %load/vec4 v0x561b5f32bb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.114, 8;
    %load/vec4 v0x561b5f32d810_0;
    %load/vec4 v0x561b5f32b910_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x561b5f32b910_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x561b5f32bc30_0, 0;
T_8.114 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b5f32dff0_0, 0;
    %jmp T_8.81;
T_8.80 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561b5f32dff0_0, 0;
T_8.81 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561b5f2e4320;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b5f330080_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x561b5f330080_0;
    %nor/r;
    %store/vec4 v0x561b5f330080_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x561b5f330080_0;
    %nor/r;
    %store/vec4 v0x561b5f330080_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$fatal", 32'sb00000000000000000000000000000010, "CPU Timed Out, Infinite Loop", P_0x561b5f2c1ba0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x561b5f2e4320;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f330960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f330120_0, 0;
    %wait E_0x561b5f2616d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b5f330960_0, 0;
    %wait E_0x561b5f2616d0;
    %delay 100, 0;
    %load/vec4 v0x561b5f3302c0_0;
    %load/vec4 v0x561b5f3304a0_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 46 "$fatal", 32'sb00000000000000000000000000000100, "Trying to read/write while being reset" {0 0 0};
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b5f330960_0, 0;
    %wait E_0x561b5f2616d0;
    %load/vec4 v0x561b5f32ffb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 51 "$fatal", 32'sb00000000000000000000000000000011, "CPU signal active != 1 after reset" {0 0 0};
T_10.3 ;
T_10.4 ;
    %load/vec4 v0x561b5f32ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_10.5, 8;
    %wait E_0x561b5f2616d0;
    %load/vec4 v0x561b5f3302c0_0;
    %load/vec4 v0x561b5f3304a0_0;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 57 "$fatal", 32'sb00000000000000000000000000000101, "Data_read and data_write both high at same time" {0 0 0};
T_10.7 ;
    %load/vec4 v0x561b5f3304a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x561b5f330680_0;
    %load/vec4 v0x561b5f330220_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 60 "$fatal", 32'sb00000000000000000000000000000110, "Instr_address == Data_Address Conflict" {0 0 0};
T_10.11 ;
T_10.8 ;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x561b5f330850_0;
    %cmpi/ne 1193046, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "Reference Outputs do not match Testbench Output: %h, %h", v0x561b5f330850_0, P_0x561b5f2c1b60 {0 0 0};
T_10.12 ;
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test/mips_cpu_harvard_tb.v";
    "test/mips_cpu_dMemory.v";
    "rtl//mips_cpu_harvard.v";
    "rtl//mips_cpu/mips_cpu_ALU.v";
    "rtl//mips_cpu/mips_cpu_regs.v";
    "rtl//mips_cpu/mips_cpu_hilo.v";
    "test/mips_cpu_iMemory.v";
