/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : d4a5e5a
Date     : Feb  9 2024
Type     : Engineering
Log Time   : Fri Feb  9 09:34:56 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : d4a5e5a
Date     : Feb  9 2024
Type     : Engineering
Log Time   : Fri Feb  9 09:13:20 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 34
# Timing Graph Levels: 68

#Path 1
Startpoint: main_uart_rx_fifo_level0[4].Q[0] (dffre at (51,36) clocked by sys_clk)
Endpoint  : out:serial_sink_ready.outpad[0] (.output at (49,44) clocked by sys_clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                  0.000     0.000
clock source latency                                                       0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
main_uart_rx_fifo_level0[4].C[0] (dffre at (51,36))                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                              0.154     1.048
main_uart_rx_fifo_level0[4].Q[0] (dffre at (51,36)) [clock-to-output]      0.000     1.048
| (intra 'clb' routing)                                                    0.085     1.133
serial_sink_ready.in[0] (.names at (51,36))                                0.000     1.133
| (primitive '.names' combinational delay)                                 0.099     1.233
serial_sink_ready.out[0] (.names at (51,36))                               0.000     1.233
| (intra 'clb' routing)                                                    0.000     1.233
| (OPIN:711035 side: (TOP,) (51,36,0)0))                                   0.000     1.233
| (CHANX:1148892 L1 length:1 (51,36,0)-> (51,36,0))                        0.061     1.294
| (CHANY:1333108 L4 length:4 (51,37,0)-> (51,40,0))                        0.119     1.413
| (CHANX:1164983 L4 length:4 (51,40,0)-> (48,40,0))                        0.119     1.531
| (CHANY:1327540 L4 length:4 (49,41,0)-> (49,44,0))                        0.119     1.650
| (CHANY:1327662 L4 length:2 (49,43,0)-> (49,44,0))                        0.119     1.769
| (IPIN:960597 side: (RIGHT,) (49,44,0)0))                                 0.101     1.870
| (intra 'io' routing)                                                     0.733     2.603
out:serial_sink_ready.outpad[0] (.output at (49,44))                       0.000     2.603
data arrival time                                                                    2.603

clock sys_clk (rise edge)                                                  0.000     0.000
clock source latency                                                       0.000     0.000
clock uncertainty                                                          0.000     0.000
output external delay                                                      0.000     0.000
data required time                                                                   0.000
------------------------------------------------------------------------------------------
data required time                                                                   0.000
data arrival time                                                                   -2.603
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -2.603


#Path 2
Startpoint: serial_sink_valid.inpad[0] (.input at (51,44) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[3].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
serial_sink_valid.inpad[0] (.input at (51,44))                               0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                   0.000     0.894
| (CHANY:1333429 L4 length:3 (51,44,0)-> (51,42,0))                          0.119     1.013
| (CHANY:1333233 L4 length:4 (51,42,0)-> (51,39,0))                          0.119     1.132
| (CHANX:1161093 L1 length:1 (51,39,0)-> (51,39,0))                          0.061     1.193
| (CHANY:1330121 L4 length:4 (50,39,0)-> (50,36,0))                          0.119     1.312
| (CHANX:1148876 L1 length:1 (51,36,0)-> (51,36,0))                          0.061     1.373
| (IPIN:711070 side: (TOP,) (51,36,0)0))                                     0.101     1.474
| (intra 'clb' routing)                                                      0.085     1.559
main_uart_rx_fifo_wrport_we.in[0] (.names at (51,36))                        0.000     1.559
| (primitive '.names' combinational delay)                                   0.136     1.694
main_uart_rx_fifo_wrport_we.out[0] (.names at (51,36))                       0.000     1.694
| (intra 'clb' routing)                                                      0.000     1.694
| (OPIN:711032 side: (TOP,) (51,36,0)0))                                     0.000     1.694
| (CHANX:1148887 L1 length:1 (51,36,0)-> (51,36,0))                          0.061     1.755
| (CHANY:1329943 L4 length:4 (50,36,0)-> (50,33,0))                          0.119     1.874
| (CHANY:1329751 L4 length:4 (50,33,0)-> (50,30,0))                          0.119     1.993
| (CHANY:1329559 L4 length:4 (50,30,0)-> (50,27,0))                          0.119     2.112
| (CHANX:1108187 L1 length:1 (50,26,0)-> (50,26,0))                          0.061     2.173
| (CHANY:1326387 L4 length:4 (49,26,0)-> (49,23,0))                          0.119     2.292
| (CHANX:1091956 L4 length:4 (50,22,0)-> (53,22,0))                          0.119     2.411
| (CHANY:1331951 L4 length:4 (51,22,0)-> (51,19,0))                          0.119     2.530
| (CHANX:1075747 L1 length:1 (51,18,0)-> (51,18,0))                          0.061     2.591
| (CHANY:1328779 L4 length:4 (50,18,0)-> (50,15,0))                          0.119     2.709
| (CHANX:1067600 L1 length:1 (51,16,0)-> (51,16,0))                          0.061     2.770
| (IPIN:403592 side: (TOP,) (51,16,0)0))                                     0.101     2.871
| (intra 'clb' routing)                                                      0.085     2.956
$abc$49251$li012_li012.in[4] (.names at (51,16))                            -0.000     2.956
| (primitive '.names' combinational delay)                                   0.054     3.010
$abc$49251$li012_li012.out[0] (.names at (51,16))                            0.000     3.010
| (intra 'clb' routing)                                                      0.000     3.010
main_uart_rx_fifo_produce[3].D[0] (dffre at (51,16))                         0.000     3.010
data arrival time                                                                      3.010

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
main_uart_rx_fifo_produce[3].C[0] (dffre at (51,16))                         0.000     0.894
clock uncertainty                                                            0.000     0.894
cell setup time                                                             -0.032     0.863
data required time                                                                     0.863
--------------------------------------------------------------------------------------------
data required time                                                                     0.863
data arrival time                                                                     -3.010
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.147


#Path 3
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[1] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                             0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                             0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                             0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                              0.119     1.466
| (CHANX:1035136 L4 length:4 (51,8,0)-> (54,8,0))                                               0.119     1.585
| (IPIN:283747 side: (TOP,) (51,8,0)0))                                                         0.101     1.686
| (intra 'clb' routing)                                                                         0.085     1.771
VexRiscv.lastStageRegFileWrite_payload_data[17].in[1] (.names at (51,8))                        0.000     1.771
| (primitive '.names' combinational delay)                                                      0.218     1.989
VexRiscv.lastStageRegFileWrite_payload_data[17].out[0] (.names at (51,8))                       0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
| (OPIN:283742 side: (RIGHT,) (51,8,0)0))                                                       0.000     1.989
| (CHANY:1331244 L4 length:4 (51,8,0)-> (51,11,0))                                              0.119     2.108
| (CHANX:1035093 L1 length:1 (51,8,0)-> (51,8,0))                                               0.061     2.169
| (IPIN:283769 side: (TOP,) (51,8,0)0))                                                         0.101     2.269
| (intra 'clb' routing)                                                                         0.085     2.355
WDATA_A2[1]_2.in[0] (.names at (51,8))                                                          0.000     2.355
| (primitive '.names' combinational delay)                                                      0.197     2.551
WDATA_A2[1]_2.out[0] (.names at (51,8))                                                         0.000     2.551
| (intra 'clb' routing)                                                                         0.000     2.551
| (OPIN:283738 side: (RIGHT,) (51,8,0)0))                                                       0.000     2.551
| (CHANY:1331221 L1 length:1 (51,8,0)-> (51,8,0))                                               0.061     2.612
| (CHANX:1031094 L1 length:1 (52,7,0)-> (52,7,0))                                               0.061     2.673
| (CHANY:1334170 L4 length:4 (52,8,0)-> (52,11,0))                                              0.119     2.792
| (IPIN:284412 side: (RIGHT,) (52,8,0)0))                                                       0.101     2.893
| (intra 'bram' routing)                                                                        0.000     2.893
DATA_OUT_B2[10]_2.WDATA_A2[1] (RS_TDP36K at (52,8))                                             0.000     2.893
data arrival time                                                                                         2.893

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.144     0.750
data required time                                                                                        0.750
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.750
data arrival time                                                                                        -2.893
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -2.143


#Path 4
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[2] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                       0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                            0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                            0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                            0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                             0.119     1.466
| (CHANX:1035136 L4 length:4 (51,8,0)-> (54,8,0))                                              0.119     1.585
| (IPIN:284949 side: (TOP,) (54,8,0)0))                                                        0.101     1.686
| (intra 'clb' routing)                                                                        0.085     1.771
VexRiscv.lastStageRegFileWrite_payload_data[2].in[1] (.names at (54,8))                        0.000     1.771
| (primitive '.names' combinational delay)                                                     0.197     1.968
VexRiscv.lastStageRegFileWrite_payload_data[2].out[0] (.names at (54,8))                       0.000     1.968
| (intra 'clb' routing)                                                                        0.000     1.968
| (OPIN:284919 side: (RIGHT,) (54,8,0)0))                                                      0.000     1.968
| (CHANY:1339952 L1 length:1 (54,8,0)-> (54,8,0))                                              0.061     2.029
| (CHANX:1035283 L1 length:1 (54,8,0)-> (54,8,0))                                              0.061     2.090
| (IPIN:284951 side: (TOP,) (54,8,0)0))                                                        0.101     2.190
| (intra 'clb' routing)                                                                        0.085     2.275
WDATA_A1[2]_2.in[0] (.names at (54,8))                                                         0.000     2.275
| (primitive '.names' combinational delay)                                                     0.136     2.411
WDATA_A1[2]_2.out[0] (.names at (54,8))                                                        0.000     2.411
| (intra 'clb' routing)                                                                        0.000     2.411
| (OPIN:284918 side: (RIGHT,) (54,8,0)0))                                                      0.000     2.411
| (CHANY:1339951 L1 length:1 (54,8,0)-> (54,8,0))                                              0.061     2.472
| (CHANX:1031075 L4 length:4 (54,7,0)-> (51,7,0))                                              0.119     2.591
| (CHANY:1334136 L1 length:1 (52,8,0)-> (52,8,0))                                              0.061     2.652
| (CHANX:1035163 L1 length:1 (52,8,0)-> (52,8,0))                                              0.061     2.713
| (IPIN:284390 side: (TOP,) (52,8,0)0))                                                        0.101     2.813
| (intra 'bram' routing)                                                                       0.000     2.813
DATA_OUT_B2[10]_2.WDATA_A1[2] (RS_TDP36K at (52,8))                                            0.000     2.813
data arrival time                                                                                        2.813

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'bram' routing)                                                                       0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                              0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.099     0.796
data required time                                                                                       0.796
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.796
data arrival time                                                                                       -2.813
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -2.018


#Path 5
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[3] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                             0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                             0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                             0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                              0.119     1.466
| (CHANX:1035136 L4 length:4 (51,8,0)-> (54,8,0))                                               0.119     1.585
| (CHANY:1337045 L1 length:1 (53,8,0)-> (53,8,0))                                               0.061     1.646
| (IPIN:284813 side: (RIGHT,) (53,8,0)0))                                                       0.101     1.747
| (intra 'clb' routing)                                                                         0.085     1.832
VexRiscv.lastStageRegFileWrite_payload_data[19].in[1] (.names at (53,8))                        0.000     1.832
| (primitive '.names' combinational delay)                                                      0.197     2.029
VexRiscv.lastStageRegFileWrite_payload_data[19].out[0] (.names at (53,8))                       0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
| (OPIN:284771 side: (RIGHT,) (53,8,0)0))                                                       0.000     2.029
| (CHANY:1337046 L1 length:1 (53,8,0)-> (53,8,0))                                               0.061     2.090
| (IPIN:284830 side: (RIGHT,) (53,8,0)0))                                                       0.101     2.190
| (intra 'clb' routing)                                                                         0.085     2.275
WDATA_A2[3]_2.in[0] (.names at (53,8))                                                          0.000     2.275
| (primitive '.names' combinational delay)                                                      0.136     2.411
WDATA_A2[3]_2.out[0] (.names at (53,8))                                                         0.000     2.411
| (intra 'clb' routing)                                                                         0.000     2.411
| (OPIN:284770 side: (RIGHT,) (53,8,0)0))                                                       0.000     2.411
| (CHANY:1337076 L4 length:4 (53,8,0)-> (53,11,0))                                              0.119     2.530
| (CHANX:1035053 L4 length:4 (53,8,0)-> (50,8,0))                                               0.119     2.649
| (IPIN:284398 side: (TOP,) (52,8,0)0))                                                         0.101     2.749
| (intra 'bram' routing)                                                                        0.000     2.749
DATA_OUT_B2[10]_2.WDATA_A2[3] (RS_TDP36K at (52,8))                                             0.000     2.749
data arrival time                                                                                         2.749

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.144     0.750
data required time                                                                                        0.750
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.750
data arrival time                                                                                        -2.749
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.999


#Path 6
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[9] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                              0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                              0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                              0.119     1.347
| (CHANY:1334243 L4 length:4 (52,12,0)-> (52,9,0))                                               0.119     1.466
| (CHANX:1043352 L1 length:1 (53,10,0)-> (53,10,0))                                              0.061     1.527
| (IPIN:312011 side: (TOP,) (53,10,0)0))                                                         0.101     1.628
| (intra 'clb' routing)                                                                          0.085     1.713
VexRiscv.lastStageRegFileWrite_payload_data[25].in[1] (.names at (53,10))                        0.000     1.713
| (primitive '.names' combinational delay)                                                       0.148     1.861
VexRiscv.lastStageRegFileWrite_payload_data[25].out[0] (.names at (53,10))                       0.000     1.861
| (intra 'clb' routing)                                                                          0.000     1.861
| (OPIN:311997 side: (RIGHT,) (53,10,0)0))                                                       0.000     1.861
| (CHANY:1337178 L1 length:1 (53,10,0)-> (53,10,0))                                              0.061     1.922
| (CHANX:1043357 L1 length:1 (53,10,0)-> (53,10,0))                                              0.061     1.983
| (IPIN:312013 side: (TOP,) (53,10,0)0))                                                         0.101     2.083
| (intra 'clb' routing)                                                                          0.085     2.168
WDATA_A2[9]_2.in[0] (.names at (53,10))                                                          0.000     2.168
| (primitive '.names' combinational delay)                                                       0.218     2.386
WDATA_A2[9]_2.out[0] (.names at (53,10))                                                         0.000     2.386
| (intra 'clb' routing)                                                                          0.000     2.386
| (OPIN:311998 side: (RIGHT,) (53,10,0)0))                                                       0.000     2.386
| (CHANY:1337180 L1 length:1 (53,10,0)-> (53,10,0))                                              0.061     2.447
| (CHANX:1043359 L1 length:1 (53,10,0)-> (53,10,0))                                              0.061     2.508
| (CHANY:1334095 L4 length:4 (52,10,0)-> (52,7,0))                                               0.119     2.627
| (IPIN:284678 side: (RIGHT,) (52,10,0)0))                                                       0.101     2.728
| (intra 'bram' routing)                                                                         0.000     2.728
DATA_OUT_B2[10]_2.WDATA_A2[9] (RS_TDP36K at (52,8))                                              0.000     2.728
data arrival time                                                                                          2.728

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.144     0.750
data required time                                                                                         0.750
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.750
data arrival time                                                                                         -2.728
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.978


#Path 7
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                0.894     0.894
| (inter-block routing:global net)                                                                    0.000     0.894
| (intra 'clb' routing)                                                                               0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                         0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                                     0.000     1.048
| (intra 'clb' routing)                                                                               0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                              0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                                   0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                                   0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                                   0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                            0.101     1.390
| (intra 'clb' routing)                                                                               0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                                   -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                       0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                                 0.000     1.710
| (intra 'clb' routing)                                                                               0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                                  0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                                 0.000     1.730
| (intra 'clb' routing)                                                                               0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                                  0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                                 0.000     1.750
| (intra 'clb' routing)                                                                               0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                                  0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                                 0.000     1.770
| (intra 'clb' routing)                                                                               0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                           0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                              0.000     1.770
| (intra 'clb' routing)                                                                               0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                                  0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                                 0.000     1.790
| (intra 'clb' routing)                                                                               0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                                  0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                                 0.000     1.810
| (intra 'clb' routing)                                                                               0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                                 0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                                0.000     1.830
| (intra 'clb' routing)                                                                               0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                                 0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                                0.000     1.850
| (intra 'clb' routing)                                                                               0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                                 0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                                0.000     1.870
| (intra 'clb' routing)                                                                               0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                                 0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                                0.000     1.890
| (intra 'clb' routing)                                                                               0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                                 0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                                0.000     1.910
| (intra 'clb' routing)                                                                               0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                                 0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                                0.000     1.930
| (intra 'clb' routing)                                                                               0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                           0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                              0.000     1.930
| (intra 'clb' routing)                                                                               0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                                 0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                                0.000     1.949
| (intra 'clb' routing)                                                                               0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                                 0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                                0.000     1.969
| (intra 'clb' routing)                                                                               0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                                 0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                                0.000     1.989
| (intra 'clb' routing)                                                                               0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                                 0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                                0.000     2.009
| (intra 'clb' routing)                                                                               0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                                 0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                                0.000     2.029
| (intra 'clb' routing)                                                                               0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                                 0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                                0.000     2.049
| (intra 'clb' routing)                                                                               0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                                 0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                                0.000     2.069
| (intra 'clb' routing)                                                                               0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                                 0.000     2.069
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry at (53,12))                                0.000     2.089
| (intra 'clb' routing)                                                                               0.000     2.089
| (OPIN:344257 side: (BOTTOM,) (53,12,0)0))                                                           0.000     2.089
| (IPIN:330674 side: (TOP,) (53,11,0)0))                                                              0.000     2.089
| (intra 'clb' routing)                                                                               0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry at (53,11))                                 0.000     2.089
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry at (53,11))                                0.000     2.109
| (intra 'clb' routing)                                                                               0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry at (53,11))                                 0.000     2.109
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry at (53,11))                                0.000     2.129
| (intra 'clb' routing)                                                                               0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry at (53,11))                                 0.000     2.129
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry at (53,11))                                0.000     2.149
| (intra 'clb' routing)                                                                               0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry at (53,11))                                 0.000     2.149
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.169
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry at (53,11))                                0.000     2.169
| (intra 'clb' routing)                                                                               0.000     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry at (53,11))                                 0.000     2.169
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.189
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry at (53,11))                                0.000     2.189
| (intra 'clb' routing)                                                                               0.000     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry at (53,11))                                 0.000     2.189
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.209
$auto$maccmap.cc:240:synth$7143.C[29].cout[0] (adder_carry at (53,11))                                0.000     2.209
| (intra 'clb' routing)                                                                               0.000     2.209
$auto$maccmap.cc:240:synth$7143.C[30].cin[0] (adder_carry at (53,11))                                 0.000     2.209
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.229
$auto$maccmap.cc:240:synth$7143.C[30].cout[0] (adder_carry at (53,11))                                0.000     2.229
| (intra 'clb' routing)                                                                               0.000     2.229
$abc$45830$auto$maccmap.cc:240:synth$7143.co.cin[0] (adder_carry at (53,11))                          0.000     2.229
| (primitive 'adder_carry' combinational delay)                                                       0.037     2.265
$abc$45830$auto$maccmap.cc:240:synth$7143.co.sumout[0] (adder_carry at (53,11))                       0.000     2.265
| (intra 'clb' routing)                                                                               0.000     2.265
| (OPIN:330641 side: (RIGHT,) (53,11,0)0))                                                            0.000     2.265
| (CHANY:1337258 L4 length:4 (53,11,0)-> (53,14,0))                                                   0.119     2.384
| (CHANX:1047470 L1 length:1 (54,11,0)-> (54,11,0))                                                   0.061     2.445
| (IPIN:330817 side: (TOP,) (54,11,0)0))                                                              0.101     2.546
| (intra 'clb' routing)                                                                               0.085     2.631
$abc$49251$li082_li082.in[1] (.names at (54,11))                                                      0.000     2.631
| (primitive '.names' combinational delay)                                                            0.197     2.828
$abc$49251$li082_li082.out[0] (.names at (54,11))                                                     0.000     2.828
| (intra 'clb' routing)                                                                               0.000     2.828
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].D[0] (dffre at (54,11))                             0.000     2.828
data arrival time                                                                                               2.828

clock sys_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                0.894     0.894
| (inter-block routing:global net)                                                                    0.000     0.894
| (intra 'clb' routing)                                                                               0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30].C[0] (dffre at (54,11))                             0.000     0.894
clock uncertainty                                                                                     0.000     0.894
cell setup time                                                                                      -0.032     0.863
data required time                                                                                              0.863
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.863
data arrival time                                                                                              -2.828
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.965


#Path 8
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[5] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                              0.119     1.167
| (IPIN:403597 side: (TOP,) (51,16,0)0))                                                         0.101     1.268
| (intra 'clb' routing)                                                                          0.085     1.353
VexRiscv.lastStageRegFileWrite_payload_data[21].in[1] (.names at (51,16))                        0.000     1.353
| (primitive '.names' combinational delay)                                                       0.218     1.571
VexRiscv.lastStageRegFileWrite_payload_data[21].out[0] (.names at (51,16))                       0.000     1.571
| (intra 'clb' routing)                                                                          0.000     1.571
| (OPIN:403577 side: (RIGHT,) (51,16,0)0))                                                       0.000     1.571
| (CHANY:1331728 L1 length:1 (51,16,0)-> (51,16,0))                                              0.061     1.632
| (CHANX:1067603 L1 length:1 (51,16,0)-> (51,16,0))                                              0.061     1.693
| (IPIN:403609 side: (TOP,) (51,16,0)0))                                                         0.101     1.794
| (intra 'clb' routing)                                                                          0.085     1.879
WDATA_A2[5]_2.in[0] (.names at (51,16))                                                          0.000     1.879
| (primitive '.names' combinational delay)                                                       0.197     2.076
WDATA_A2[5]_2.out[0] (.names at (51,16))                                                         0.000     2.076
| (intra 'clb' routing)                                                                          0.000     2.076
| (OPIN:403576 side: (RIGHT,) (51,16,0)0))                                                       0.000     2.076
| (CHANY:1331567 L4 length:4 (51,16,0)-> (51,13,0))                                              0.119     2.195
| (CHANX:1059485 L1 length:1 (51,14,0)-> (51,14,0))                                              0.061     2.256
| (CHANY:1328529 L4 length:4 (50,14,0)-> (50,11,0))                                              0.119     2.375
| (CHANX:1043250 L4 length:4 (51,10,0)-> (54,10,0))                                              0.119     2.493
| (CHANY:1334089 L4 length:4 (52,10,0)-> (52,7,0))                                               0.119     2.612
| (IPIN:284535 side: (RIGHT,) (52,9,0)0))                                                        0.101     2.713
| (intra 'bram' routing)                                                                         0.000     2.713
DATA_OUT_B2[10]_2.WDATA_A2[5] (RS_TDP36K at (52,8))                                              0.000     2.713
data arrival time                                                                                          2.713

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.144     0.750
data required time                                                                                         0.750
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.750
data arrival time                                                                                         -2.713
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.963


#Path 9
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[2] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                             0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                             0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                             0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                              0.119     1.466
| (CHANX:1035136 L4 length:4 (51,8,0)-> (54,8,0))                                               0.119     1.585
| (CHANY:1337045 L1 length:1 (53,8,0)-> (53,8,0))                                               0.061     1.646
| (IPIN:284813 side: (RIGHT,) (53,8,0)0))                                                       0.101     1.747
| (intra 'clb' routing)                                                                         0.085     1.832
VexRiscv.lastStageRegFileWrite_payload_data[18].in[1] (.names at (53,8))                        0.000     1.832
| (primitive '.names' combinational delay)                                                      0.148     1.979
VexRiscv.lastStageRegFileWrite_payload_data[18].out[0] (.names at (53,8))                       0.000     1.979
| (intra 'clb' routing)                                                                         0.000     1.979
| (OPIN:284773 side: (RIGHT,) (53,8,0)0))                                                       0.000     1.979
| (CHANY:1337050 L1 length:1 (53,8,0)-> (53,8,0))                                               0.061     2.040
| (CHANX:1035314 L4 length:4 (54,8,0)-> (57,8,0))                                               0.119     2.159
| (IPIN:284950 side: (TOP,) (54,8,0)0))                                                         0.101     2.260
| (intra 'clb' routing)                                                                         0.085     2.345
WDATA_A2[2]_2.in[0] (.names at (54,8))                                                          0.000     2.345
| (primitive '.names' combinational delay)                                                      0.136     2.481
WDATA_A2[2]_2.out[0] (.names at (54,8))                                                         0.000     2.481
| (intra 'clb' routing)                                                                         0.000     2.481
| (OPIN:284910 side: (TOP,) (54,8,0)0))                                                         0.000     2.481
| (CHANX:1035127 L4 length:4 (54,8,0)-> (51,8,0))                                               0.119     2.600
| (IPIN:284387 side: (TOP,) (52,8,0)0))                                                         0.101     2.700
| (intra 'bram' routing)                                                                        0.000     2.700
DATA_OUT_B2[10]_2.WDATA_A2[2] (RS_TDP36K at (52,8))                                             0.000     2.700
data arrival time                                                                                         2.700

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.144     0.750
data required time                                                                                        0.750
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.750
data arrival time                                                                                        -2.700
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.950


#Path 10
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                0.894     0.894
| (inter-block routing:global net)                                                                    0.000     0.894
| (intra 'clb' routing)                                                                               0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                         0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                                     0.000     1.048
| (intra 'clb' routing)                                                                               0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                              0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                                   0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                                   0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                                   0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                            0.101     1.390
| (intra 'clb' routing)                                                                               0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                                   -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                       0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                                 0.000     1.710
| (intra 'clb' routing)                                                                               0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                                  0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                                 0.000     1.730
| (intra 'clb' routing)                                                                               0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                                  0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                                 0.000     1.750
| (intra 'clb' routing)                                                                               0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                                  0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                                 0.000     1.770
| (intra 'clb' routing)                                                                               0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                           0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                              0.000     1.770
| (intra 'clb' routing)                                                                               0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                                  0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                                 0.000     1.790
| (intra 'clb' routing)                                                                               0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                                  0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                                 0.000     1.810
| (intra 'clb' routing)                                                                               0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                                 0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                                0.000     1.830
| (intra 'clb' routing)                                                                               0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                                 0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                                0.000     1.850
| (intra 'clb' routing)                                                                               0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                                 0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                                0.000     1.870
| (intra 'clb' routing)                                                                               0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                                 0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                                0.000     1.890
| (intra 'clb' routing)                                                                               0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                                 0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                                0.000     1.910
| (intra 'clb' routing)                                                                               0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                                 0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                                0.000     1.930
| (intra 'clb' routing)                                                                               0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                           0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                              0.000     1.930
| (intra 'clb' routing)                                                                               0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                                 0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                                0.000     1.949
| (intra 'clb' routing)                                                                               0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                                 0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                                0.000     1.969
| (intra 'clb' routing)                                                                               0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                                 0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                       0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                                0.000     1.989
| (intra 'clb' routing)                                                                               0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                                 0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                                0.000     2.009
| (intra 'clb' routing)                                                                               0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                                 0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                                0.000     2.029
| (intra 'clb' routing)                                                                               0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                                 0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                                0.000     2.049
| (intra 'clb' routing)                                                                               0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                                 0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                                0.000     2.069
| (intra 'clb' routing)                                                                               0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                                 0.000     2.069
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry at (53,12))                                0.000     2.089
| (intra 'clb' routing)                                                                               0.000     2.089
| (OPIN:344257 side: (BOTTOM,) (53,12,0)0))                                                           0.000     2.089
| (IPIN:330674 side: (TOP,) (53,11,0)0))                                                              0.000     2.089
| (intra 'clb' routing)                                                                               0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry at (53,11))                                 0.000     2.089
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry at (53,11))                                0.000     2.109
| (intra 'clb' routing)                                                                               0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry at (53,11))                                 0.000     2.109
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry at (53,11))                                0.000     2.129
| (intra 'clb' routing)                                                                               0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry at (53,11))                                 0.000     2.129
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry at (53,11))                                0.000     2.149
| (intra 'clb' routing)                                                                               0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry at (53,11))                                 0.000     2.149
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.169
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry at (53,11))                                0.000     2.169
| (intra 'clb' routing)                                                                               0.000     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry at (53,11))                                 0.000     2.169
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.189
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry at (53,11))                                0.000     2.189
| (intra 'clb' routing)                                                                               0.000     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry at (53,11))                                 0.000     2.189
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.209
$auto$maccmap.cc:240:synth$7143.C[29].cout[0] (adder_carry at (53,11))                                0.000     2.209
| (intra 'clb' routing)                                                                               0.000     2.209
$auto$maccmap.cc:240:synth$7143.C[30].cin[0] (adder_carry at (53,11))                                 0.000     2.209
| (primitive 'adder_carry' combinational delay)                                                       0.020     2.229
$auto$maccmap.cc:240:synth$7143.C[30].cout[0] (adder_carry at (53,11))                                0.000     2.229
| (intra 'clb' routing)                                                                               0.000     2.229
$abc$45830$auto$maccmap.cc:240:synth$7143.co.cin[0] (adder_carry at (53,11))                          0.000     2.229
| (primitive 'adder_carry' combinational delay)                                                       0.037     2.265
$abc$45830$auto$maccmap.cc:240:synth$7143.co.sumout[0] (adder_carry at (53,11))                       0.000     2.265
| (intra 'clb' routing)                                                                               0.000     2.265
| (OPIN:330641 side: (RIGHT,) (53,11,0)0))                                                            0.000     2.265
| (CHANY:1337258 L4 length:4 (53,11,0)-> (53,14,0))                                                   0.119     2.384
| (CHANX:1047470 L1 length:1 (54,11,0)-> (54,11,0))                                                   0.061     2.445
| (IPIN:330817 side: (TOP,) (54,11,0)0))                                                              0.101     2.546
| (intra 'clb' routing)                                                                               0.085     2.631
$abc$49251$li084_li084.in[2] (.names at (54,11))                                                      0.000     2.631
| (primitive '.names' combinational delay)                                                            0.136     2.767
$abc$49251$li084_li084.out[0] (.names at (54,11))                                                     0.000     2.767
| (intra 'clb' routing)                                                                               0.000     2.767
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].D[0] (dffre at (54,11))                             0.000     2.767
data arrival time                                                                                               2.767

clock sys_clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                0.894     0.894
| (inter-block routing:global net)                                                                    0.000     0.894
| (intra 'clb' routing)                                                                               0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31].C[0] (dffre at (54,11))                             0.000     0.894
clock uncertainty                                                                                     0.000     0.894
cell setup time                                                                                      -0.032     0.863
data required time                                                                                              0.863
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              0.863
data arrival time                                                                                              -2.767
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.904


#Path 11
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[8] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                             0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                             0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                             0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                              0.119     1.466
| (CHANX:1035136 L4 length:4 (51,8,0)-> (54,8,0))                                               0.119     1.585
| (IPIN:283747 side: (TOP,) (51,8,0)0))                                                         0.101     1.686
| (intra 'clb' routing)                                                                         0.085     1.771
VexRiscv.lastStageRegFileWrite_payload_data[24].in[1] (.names at (51,8))                        0.000     1.771
| (primitive '.names' combinational delay)                                                      0.099     1.870
VexRiscv.lastStageRegFileWrite_payload_data[24].out[0] (.names at (51,8))                       0.000     1.870
| (intra 'clb' routing)                                                                         0.085     1.955
WDATA_A2[8]_2.in[0] (.names at (51,8))                                                          0.000     1.955
| (primitive '.names' combinational delay)                                                      0.218     2.173
WDATA_A2[8]_2.out[0] (.names at (51,8))                                                         0.000     2.173
| (intra 'clb' routing)                                                                         0.000     2.173
| (OPIN:283721 side: (TOP,) (51,8,0)0))                                                         0.000     2.173
| (CHANX:1035083 L1 length:1 (51,8,0)-> (51,8,0))                                               0.061     2.234
| (CHANY:1328360 L1 length:1 (50,9,0)-> (50,9,0))                                               0.061     2.295
| (CHANX:1039083 L1 length:1 (50,9,0)-> (50,9,0))                                               0.061     2.356
| (CHANY:1325512 L1 length:1 (49,10,0)-> (49,10,0))                                             0.061     2.417
| (CHANX:1043204 L4 length:4 (50,10,0)-> (53,10,0))                                             0.119     2.536
| (IPIN:284583 side: (TOP,) (52,10,0)0))                                                        0.101     2.637
| (intra 'bram' routing)                                                                        0.000     2.637
DATA_OUT_B2[10]_2.WDATA_A2[8] (RS_TDP36K at (52,8))                                             0.000     2.637
data arrival time                                                                                         2.637

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.144     0.750
data required time                                                                                        0.750
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.750
data arrival time                                                                                        -2.637
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.887


#Path 12
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[12] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                              0.119     1.167
| (CHANY:1337395 L4 length:4 (53,16,0)-> (53,13,0))                                              0.119     1.286
| (CHANX:1055626 L4 length:4 (54,13,0)-> (57,13,0))                                              0.119     1.405
| (IPIN:358026 side: (TOP,) (54,13,0)0))                                                         0.101     1.506
| (intra 'clb' routing)                                                                          0.085     1.591
VexRiscv.lastStageRegFileWrite_payload_data[12].in[1] (.names at (54,13))                        0.000     1.591
| (primitive '.names' combinational delay)                                                       0.148     1.739
VexRiscv.lastStageRegFileWrite_payload_data[12].out[0] (.names at (54,13))                       0.000     1.739
| (intra 'clb' routing)                                                                          0.000     1.739
| (OPIN:358016 side: (RIGHT,) (54,13,0)0))                                                       0.000     1.739
| (CHANY:1340107 L4 length:4 (54,13,0)-> (54,10,0))                                              0.119     1.858
| (CHANY:1340083 L1 length:1 (54,10,0)-> (54,10,0))                                              0.061     1.919
| (CHANX:1039199 L4 length:4 (54,9,0)-> (51,9,0))                                                0.119     2.037
| (CHANY:1331342 L1 length:1 (51,10,0)-> (51,10,0))                                              0.061     2.098
| (IPIN:311899 side: (RIGHT,) (51,10,0)0))                                                       0.101     2.199
| (intra 'clb' routing)                                                                          0.085     2.284
WDATA_A1[12]_2.in[0] (.names at (51,10))                                                         0.000     2.284
| (primitive '.names' combinational delay)                                                       0.099     2.383
WDATA_A1[12]_2.out[0] (.names at (51,10))                                                        0.000     2.383
| (intra 'clb' routing)                                                                          0.000     2.383
| (OPIN:311840 side: (RIGHT,) (51,10,0)0))                                                       0.000     2.383
| (CHANY:1331199 L4 length:4 (51,10,0)-> (51,7,0))                                               0.119     2.502
| (CHANX:1035148 L1 length:1 (52,8,0)-> (52,8,0))                                                0.061     2.563
| (IPIN:284383 side: (TOP,) (52,8,0)0))                                                          0.101     2.664
| (intra 'bram' routing)                                                                         0.000     2.664
DATA_OUT_B2[10]_2.WDATA_A1[12] (RS_TDP36K at (52,8))                                             0.000     2.664
data arrival time                                                                                          2.664

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.099     0.796
data required time                                                                                         0.796
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.796
data arrival time                                                                                         -2.664
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.868


#Path 13
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[6] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                             0.119     1.167
| (CHANY:1328653 L4 length:4 (50,16,0)-> (50,13,0))                                             0.119     1.286
| (CHANX:1059478 L1 length:1 (51,14,0)-> (51,14,0))                                             0.061     1.347
| (IPIN:375506 side: (TOP,) (51,14,0)0))                                                        0.101     1.448
| (intra 'clb' routing)                                                                         0.085     1.533
VexRiscv.lastStageRegFileWrite_payload_data[6].in[1] (.names at (51,14))                        0.000     1.533
| (primitive '.names' combinational delay)                                                      0.197     1.730
VexRiscv.lastStageRegFileWrite_payload_data[6].out[0] (.names at (51,14))                       0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
| (OPIN:375471 side: (RIGHT,) (51,14,0)0))                                                      0.000     1.730
| (CHANY:1331598 L1 length:1 (51,14,0)-> (51,14,0))                                             0.061     1.791
| (IPIN:375530 side: (RIGHT,) (51,14,0)0))                                                      0.101     1.891
| (intra 'clb' routing)                                                                         0.085     1.977
WDATA_A1[6]_2.in[0] (.names at (51,14))                                                         0.000     1.977
| (primitive '.names' combinational delay)                                                      0.099     2.076
WDATA_A1[6]_2.out[0] (.names at (51,14))                                                        0.000     2.076
| (intra 'clb' routing)                                                                         0.000     2.076
| (OPIN:375472 side: (RIGHT,) (51,14,0)0))                                                      0.000     2.076
| (CHANY:1331600 L1 length:1 (51,14,0)-> (51,14,0))                                             0.061     2.137
| (CHANX:1059475 L1 length:1 (51,14,0)-> (51,14,0))                                             0.061     2.198
| (CHANY:1328539 L4 length:4 (50,14,0)-> (50,11,0))                                             0.119     2.317
| (CHANX:1043260 L4 length:4 (51,10,0)-> (54,10,0))                                             0.119     2.436
| (CHANY:1334119 L4 length:4 (52,10,0)-> (52,7,0))                                              0.119     2.554
| (IPIN:284539 side: (RIGHT,) (52,9,0)0))                                                       0.101     2.655
| (intra 'bram' routing)                                                                        0.000     2.655
DATA_OUT_B2[10]_2.WDATA_A1[6] (RS_TDP36K at (52,8))                                             0.000     2.655
data arrival time                                                                                         2.655

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.099     0.796
data required time                                                                                        0.796
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.796
data arrival time                                                                                        -2.655
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.859


#Path 14
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[6] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                             0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                             0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                             0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                              0.119     1.466
| (CHANX:1035136 L4 length:4 (51,8,0)-> (54,8,0))                                               0.119     1.585
| (CHANY:1337045 L1 length:1 (53,8,0)-> (53,8,0))                                               0.061     1.646
| (IPIN:284813 side: (RIGHT,) (53,8,0)0))                                                       0.101     1.747
| (intra 'clb' routing)                                                                         0.085     1.832
VexRiscv.lastStageRegFileWrite_payload_data[22].in[1] (.names at (53,8))                        0.000     1.832
| (primitive '.names' combinational delay)                                                      0.197     2.029
VexRiscv.lastStageRegFileWrite_payload_data[22].out[0] (.names at (53,8))                       0.000     2.029
| (intra 'clb' routing)                                                                         0.085     2.114
WDATA_A2[6]_2.in[0] (.names at (53,8))                                                          0.000     2.114
| (primitive '.names' combinational delay)                                                      0.148     2.262
WDATA_A2[6]_2.out[0] (.names at (53,8))                                                         0.000     2.262
| (intra 'clb' routing)                                                                         0.000     2.262
| (OPIN:284767 side: (RIGHT,) (53,8,0)0))                                                       0.000     2.262
| (CHANY:1337038 L1 length:1 (53,8,0)-> (53,8,0))                                               0.061     2.322
| (CHANX:1035217 L1 length:1 (53,8,0)-> (53,8,0))                                               0.061     2.383
| (CHANY:1334190 L1 length:1 (52,9,0)-> (52,9,0))                                               0.061     2.444
| (CHANX:1039217 L1 length:1 (52,9,0)-> (52,9,0))                                               0.061     2.505
| (IPIN:284503 side: (TOP,) (52,9,0)0))                                                         0.101     2.606
| (intra 'bram' routing)                                                                        0.000     2.606
DATA_OUT_B2[10]_2.WDATA_A2[6] (RS_TDP36K at (52,8))                                             0.000     2.606
data arrival time                                                                                         2.606

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.144     0.750
data required time                                                                                        0.750
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.750
data arrival time                                                                                        -2.606
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.856


#Path 15
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[0] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                       0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                            0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                            0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                            0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                             0.119     1.466
| (CHANX:1035136 L4 length:4 (51,8,0)-> (54,8,0))                                              0.119     1.585
| (IPIN:284949 side: (TOP,) (54,8,0)0))                                                        0.101     1.686
| (intra 'clb' routing)                                                                        0.085     1.771
VexRiscv.lastStageRegFileWrite_payload_data[0].in[1] (.names at (54,8))                        0.000     1.771
| (primitive '.names' combinational delay)                                                     0.197     1.968
VexRiscv.lastStageRegFileWrite_payload_data[0].out[0] (.names at (54,8))                       0.000     1.968
| (intra 'clb' routing)                                                                        0.085     2.053
WDATA_A1[0]_2.in[0] (.names at (54,8))                                                         0.000     2.053
| (primitive '.names' combinational delay)                                                     0.136     2.188
WDATA_A1[0]_2.out[0] (.names at (54,8))                                                        0.000     2.188
| (intra 'clb' routing)                                                                        0.000     2.188
| (OPIN:284915 side: (RIGHT,) (54,8,0)0))                                                      0.000     2.188
| (CHANY:1339801 L4 length:4 (54,8,0)-> (54,5,0))                                              0.119     2.307
| (CHANX:1022941 L4 length:4 (54,5,0)-> (51,5,0))                                              0.119     2.426
| (CHANY:1334054 L4 length:4 (52,6,0)-> (52,9,0))                                              0.119     2.545
| (IPIN:284414 side: (RIGHT,) (52,8,0)0))                                                      0.101     2.646
| (intra 'bram' routing)                                                                       0.000     2.646
DATA_OUT_B2[10]_2.WDATA_A1[0] (RS_TDP36K at (52,8))                                            0.000     2.646
data arrival time                                                                                        2.646

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'bram' routing)                                                                       0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                              0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.099     0.796
data required time                                                                                       0.796
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.796
data arrival time                                                                                       -2.646
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -1.850


#Path 16
Startpoint: serial_sink_valid.inpad[0] (.input at (51,44) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[0].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                  0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
serial_sink_valid.inpad[0] (.input at (51,44))                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                 0.000     0.894
| (CHANY:1333429 L4 length:3 (51,44,0)-> (51,42,0))                        0.119     1.013
| (CHANY:1333233 L4 length:4 (51,42,0)-> (51,39,0))                        0.119     1.132
| (CHANX:1157025 L1 length:1 (51,38,0)-> (51,38,0))                        0.061     1.193
| (CHANY:1330061 L4 length:4 (50,38,0)-> (50,35,0))                        0.119     1.312
| (CHANX:1140709 L1 length:1 (50,34,0)-> (50,34,0))                        0.061     1.373
| (CHANY:1326889 L4 length:4 (49,34,0)-> (49,31,0))                        0.119     1.492
| (CHANX:1128429 L1 length:1 (49,31,0)-> (49,31,0))                        0.061     1.553
| (CHANY:1323809 L4 length:4 (48,31,0)-> (48,28,0))                        0.119     1.672
| (CHANX:1112113 L1 length:1 (48,27,0)-> (48,27,0))                        0.061     1.733
| (CHANY:1320637 L4 length:4 (47,27,0)-> (47,24,0))                        0.119     1.852
| (CHANX:1095902 L4 length:4 (48,23,0)-> (51,23,0))                        0.119     1.970
| (CHANY:1332029 L4 length:4 (51,23,0)-> (51,20,0))                        0.119     2.089
| (CHANX:1079797 L1 length:1 (51,19,0)-> (51,19,0))                        0.061     2.150
| (CHANY:1328857 L4 length:4 (50,19,0)-> (50,16,0))                        0.119     2.269
| (CHANX:1067644 L4 length:4 (51,16,0)-> (54,16,0))                        0.119     2.388
| (IPIN:403604 side: (TOP,) (51,16,0)0))                                   0.101     2.489
| (intra 'clb' routing)                                                    0.085     2.574
$abc$49251$li015_li015.in[2] (.names at (51,16))                           0.000     2.574
| (primitive '.names' combinational delay)                                 0.136     2.709
$abc$49251$li015_li015.out[0] (.names at (51,16))                          0.000     2.709
| (intra 'clb' routing)                                                    0.000     2.709
main_uart_rx_fifo_produce[0].D[0] (dffre at (51,16))                       0.000     2.709
data arrival time                                                                    2.709

clock sys_clk (rise edge)                                                  0.000     0.000
clock source latency                                                       0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
main_uart_rx_fifo_produce[0].C[0] (dffre at (51,16))                       0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.032     0.863
data required time                                                                   0.863
------------------------------------------------------------------------------------------
data required time                                                                   0.863
data arrival time                                                                   -2.709
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.847


#Path 17
Startpoint: serial_sink_valid.inpad[0] (.input at (51,44) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[1].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                  0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
serial_sink_valid.inpad[0] (.input at (51,44))                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                 0.000     0.894
| (CHANY:1333429 L4 length:3 (51,44,0)-> (51,42,0))                        0.119     1.013
| (CHANY:1333233 L4 length:4 (51,42,0)-> (51,39,0))                        0.119     1.132
| (CHANX:1157025 L1 length:1 (51,38,0)-> (51,38,0))                        0.061     1.193
| (CHANY:1330061 L4 length:4 (50,38,0)-> (50,35,0))                        0.119     1.312
| (CHANX:1140709 L1 length:1 (50,34,0)-> (50,34,0))                        0.061     1.373
| (CHANY:1326889 L4 length:4 (49,34,0)-> (49,31,0))                        0.119     1.492
| (CHANX:1128429 L1 length:1 (49,31,0)-> (49,31,0))                        0.061     1.553
| (CHANY:1323809 L4 length:4 (48,31,0)-> (48,28,0))                        0.119     1.672
| (CHANX:1112113 L1 length:1 (48,27,0)-> (48,27,0))                        0.061     1.733
| (CHANY:1320637 L4 length:4 (47,27,0)-> (47,24,0))                        0.119     1.852
| (CHANX:1095902 L4 length:4 (48,23,0)-> (51,23,0))                        0.119     1.970
| (CHANY:1332029 L4 length:4 (51,23,0)-> (51,20,0))                        0.119     2.089
| (CHANX:1079797 L1 length:1 (51,19,0)-> (51,19,0))                        0.061     2.150
| (CHANY:1328857 L4 length:4 (50,19,0)-> (50,16,0))                        0.119     2.269
| (CHANX:1067644 L4 length:4 (51,16,0)-> (54,16,0))                        0.119     2.388
| (IPIN:403604 side: (TOP,) (51,16,0)0))                                   0.101     2.489
| (intra 'clb' routing)                                                    0.085     2.574
$abc$49251$li014_li014.in[3] (.names at (51,16))                           0.000     2.574
| (primitive '.names' combinational delay)                                 0.136     2.709
$abc$49251$li014_li014.out[0] (.names at (51,16))                          0.000     2.709
| (intra 'clb' routing)                                                    0.000     2.709
main_uart_rx_fifo_produce[1].D[0] (dffre at (51,16))                       0.000     2.709
data arrival time                                                                    2.709

clock sys_clk (rise edge)                                                  0.000     0.000
clock source latency                                                       0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
main_uart_rx_fifo_produce[1].C[0] (dffre at (51,16))                       0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.032     0.863
data required time                                                                   0.863
------------------------------------------------------------------------------------------
data required time                                                                   0.863
data arrival time                                                                   -2.709
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.847


#Path 18
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[4] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                              0.119     1.167
| (IPIN:403597 side: (TOP,) (51,16,0)0))                                                         0.101     1.268
| (intra 'clb' routing)                                                                          0.085     1.353
VexRiscv.lastStageRegFileWrite_payload_data[20].in[1] (.names at (51,16))                        0.000     1.353
| (primitive '.names' combinational delay)                                                       0.218     1.571
VexRiscv.lastStageRegFileWrite_payload_data[20].out[0] (.names at (51,16))                       0.000     1.571
| (intra 'clb' routing)                                                                          0.000     1.571
| (OPIN:403582 side: (RIGHT,) (51,16,0)0))                                                       0.000     1.571
| (CHANY:1331738 L1 length:1 (51,16,0)-> (51,16,0))                                              0.061     1.632
| (IPIN:403625 side: (RIGHT,) (51,16,0)0))                                                       0.101     1.733
| (intra 'clb' routing)                                                                          0.085     1.818
WDATA_A2[4]_2.in[0] (.names at (51,16))                                                         -0.000     1.818
| (primitive '.names' combinational delay)                                                       0.148     1.966
WDATA_A2[4]_2.out[0] (.names at (51,16))                                                         0.000     1.966
| (intra 'clb' routing)                                                                          0.000     1.966
| (OPIN:403579 side: (RIGHT,) (51,16,0)0))                                                       0.000     1.966
| (CHANY:1331573 L4 length:4 (51,16,0)-> (51,13,0))                                              0.119     2.085
| (CHANX:1051446 L4 length:4 (52,12,0)-> (55,12,0))                                              0.119     2.204
| (CHANY:1340055 L4 length:4 (54,12,0)-> (54,9,0))                                               0.119     2.322
| (CHANX:1039191 L4 length:4 (54,9,0)-> (51,9,0))                                                0.119     2.441
| (IPIN:284505 side: (TOP,) (52,9,0)0))                                                          0.101     2.542
| (intra 'bram' routing)                                                                         0.000     2.542
DATA_OUT_B2[10]_2.WDATA_A2[4] (RS_TDP36K at (52,8))                                              0.000     2.542
data arrival time                                                                                          2.542

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.144     0.750
data required time                                                                                         0.750
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.750
data arrival time                                                                                         -2.542
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.792


#Path 19
Startpoint: VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[7] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].C[0] (dffre at (50,16))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7].Q[0] (dffre at (50,16)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                          0.085     1.133
VexRiscv.lastStageRegFileWrite_payload_data[7].in[0] (.names at (50,16))                         0.000     1.133
| (primitive '.names' combinational delay)                                                       0.218     1.352
VexRiscv.lastStageRegFileWrite_payload_data[7].out[0] (.names at (50,16))                        0.000     1.352
| (intra 'clb' routing)                                                                          0.000     1.352
| (OPIN:403410 side: (TOP,) (50,16,0)0))                                                         0.000     1.352
| (CHANX:1067528 L1 length:1 (50,16,0)-> (50,16,0))                                              0.061     1.413
| (CHANY:1328679 L4 length:4 (50,16,0)-> (50,13,0))                                              0.119     1.531
| (CHANX:1051336 L1 length:1 (51,12,0)-> (51,12,0))                                              0.061     1.592
| (CHANY:1331335 L4 length:4 (51,12,0)-> (51,9,0))                                               0.119     1.711
| (CHANY:1331303 L1 length:1 (51,9,0)-> (51,9,0))                                                0.061     1.772
| (CHANX:1035176 L4 length:4 (52,8,0)-> (55,8,0))                                                0.119     1.891
| (IPIN:284932 side: (TOP,) (54,8,0)0))                                                          0.101     1.992
| (intra 'clb' routing)                                                                          0.085     2.077
WDATA_A1[7]_2.in[0] (.names at (54,8))                                                           0.000     2.077
| (primitive '.names' combinational delay)                                                       0.099     2.176
WDATA_A1[7]_2.out[0] (.names at (54,8))                                                          0.000     2.176
| (intra 'clb' routing)                                                                          0.000     2.176
| (OPIN:284922 side: (RIGHT,) (54,8,0)0))                                                        0.000     2.176
| (CHANY:1339959 L1 length:1 (54,8,0)-> (54,8,0))                                                0.061     2.237
| (CHANX:1031067 L4 length:4 (54,7,0)-> (51,7,0))                                                0.119     2.356
| (CHANY:1334176 L4 length:4 (52,8,0)-> (52,11,0))                                               0.119     2.475
| (IPIN:284543 side: (RIGHT,) (52,9,0)0))                                                        0.101     2.576
| (intra 'bram' routing)                                                                         0.000     2.576
DATA_OUT_B2[10]_2.WDATA_A1[7] (RS_TDP36K at (52,8))                                              0.000     2.576
data arrival time                                                                                          2.576

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.099     0.796
data required time                                                                                         0.796
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.796
data arrival time                                                                                         -2.576
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.780


#Path 20
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[3] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                             0.119     1.167
| (CHANY:1328653 L4 length:4 (50,16,0)-> (50,13,0))                                             0.119     1.286
| (CHANX:1059478 L1 length:1 (51,14,0)-> (51,14,0))                                             0.061     1.347
| (IPIN:375506 side: (TOP,) (51,14,0)0))                                                        0.101     1.448
| (intra 'clb' routing)                                                                         0.085     1.533
VexRiscv.lastStageRegFileWrite_payload_data[3].in[1] (.names at (51,14))                        0.000     1.533
| (primitive '.names' combinational delay)                                                      0.135     1.668
VexRiscv.lastStageRegFileWrite_payload_data[3].out[0] (.names at (51,14))                       0.000     1.668
| (intra 'clb' routing)                                                                         0.000     1.668
| (OPIN:375477 side: (RIGHT,) (51,14,0)0))                                                      0.000     1.668
| (CHANY:1331610 L1 length:1 (51,14,0)-> (51,14,0))                                             0.061     1.729
| (IPIN:375520 side: (RIGHT,) (51,14,0)0))                                                      0.101     1.830
| (intra 'clb' routing)                                                                         0.085     1.915
WDATA_A1[3]_2.in[0] (.names at (51,14))                                                         0.000     1.915
| (primitive '.names' combinational delay)                                                      0.197     2.112
WDATA_A1[3]_2.out[0] (.names at (51,14))                                                        0.000     2.112
| (intra 'clb' routing)                                                                         0.000     2.112
| (OPIN:375478 side: (RIGHT,) (51,14,0)0))                                                      0.000     2.112
| (CHANY:1331453 L4 length:4 (51,14,0)-> (51,11,0))                                             0.119     2.231
| (CHANX:1047336 L1 length:1 (52,11,0)-> (52,11,0))                                             0.061     2.292
| (CHANY:1334183 L4 length:4 (52,11,0)-> (52,8,0))                                              0.119     2.411
| (CHANX:1035175 L1 length:1 (52,8,0)-> (52,8,0))                                               0.061     2.472
| (IPIN:284396 side: (TOP,) (52,8,0)0))                                                         0.101     2.573
| (intra 'bram' routing)                                                                        0.000     2.573
DATA_OUT_B2[10]_2.WDATA_A1[3] (RS_TDP36K at (52,8))                                             0.000     2.573
data arrival time                                                                                         2.573

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.099     0.796
data required time                                                                                        0.796
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.796
data arrival time                                                                                        -2.573
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.777


#Path 21
Startpoint: serial_sink_valid.inpad[0] (.input at (51,44) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_produce[2].D[0] (dffre at (51,16) clocked by sys_clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                  0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
serial_sink_valid.inpad[0] (.input at (51,44))                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (OPIN:966221 side: (RIGHT,) (51,44,0)0))                                 0.000     0.894
| (CHANY:1333429 L4 length:3 (51,44,0)-> (51,42,0))                        0.119     1.013
| (CHANY:1333233 L4 length:4 (51,42,0)-> (51,39,0))                        0.119     1.132
| (CHANX:1157025 L1 length:1 (51,38,0)-> (51,38,0))                        0.061     1.193
| (CHANY:1330061 L4 length:4 (50,38,0)-> (50,35,0))                        0.119     1.312
| (CHANX:1140709 L1 length:1 (50,34,0)-> (50,34,0))                        0.061     1.373
| (CHANY:1326889 L4 length:4 (49,34,0)-> (49,31,0))                        0.119     1.492
| (CHANX:1128429 L1 length:1 (49,31,0)-> (49,31,0))                        0.061     1.553
| (CHANY:1323809 L4 length:4 (48,31,0)-> (48,28,0))                        0.119     1.672
| (CHANX:1112113 L1 length:1 (48,27,0)-> (48,27,0))                        0.061     1.733
| (CHANY:1320637 L4 length:4 (47,27,0)-> (47,24,0))                        0.119     1.852
| (CHANX:1095902 L4 length:4 (48,23,0)-> (51,23,0))                        0.119     1.970
| (CHANY:1332029 L4 length:4 (51,23,0)-> (51,20,0))                        0.119     2.089
| (CHANX:1079797 L1 length:1 (51,19,0)-> (51,19,0))                        0.061     2.150
| (CHANY:1328857 L4 length:4 (50,19,0)-> (50,16,0))                        0.119     2.269
| (CHANX:1067644 L4 length:4 (51,16,0)-> (54,16,0))                        0.119     2.388
| (IPIN:403588 side: (TOP,) (51,16,0)0))                                   0.101     2.489
| (intra 'clb' routing)                                                    0.085     2.574
$abc$49251$li013_li013.in[4] (.names at (51,16))                           0.000     2.574
| (primitive '.names' combinational delay)                                 0.054     2.628
$abc$49251$li013_li013.out[0] (.names at (51,16))                          0.000     2.628
| (intra 'clb' routing)                                                    0.000     2.628
main_uart_rx_fifo_produce[2].D[0] (dffre at (51,16))                       0.000     2.628
data arrival time                                                                    2.628

clock sys_clk (rise edge)                                                  0.000     0.000
clock source latency                                                       0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing:global net)                                         0.000     0.894
| (intra 'clb' routing)                                                    0.000     0.894
main_uart_rx_fifo_produce[2].C[0] (dffre at (51,16))                       0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.032     0.863
data required time                                                                   0.863
------------------------------------------------------------------------------------------
data required time                                                                   0.863
data arrival time                                                                   -2.628
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.765


#Path 22
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[14] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                              0.119     1.167
| (CHANY:1337395 L4 length:4 (53,16,0)-> (53,13,0))                                              0.119     1.286
| (CHANX:1055626 L4 length:4 (54,13,0)-> (57,13,0))                                              0.119     1.405
| (IPIN:358026 side: (TOP,) (54,13,0)0))                                                         0.101     1.506
| (intra 'clb' routing)                                                                          0.085     1.591
VexRiscv.lastStageRegFileWrite_payload_data[14].in[1] (.names at (54,13))                        0.000     1.591
| (primitive '.names' combinational delay)                                                       0.218     1.809
VexRiscv.lastStageRegFileWrite_payload_data[14].out[0] (.names at (54,13))                       0.000     1.809
| (intra 'clb' routing)                                                                          0.085     1.894
WDATA_A1[14]_2.in[0] (.names at (54,13))                                                         0.000     1.894
| (primitive '.names' combinational delay)                                                       0.148     2.042
WDATA_A1[14]_2.out[0] (.names at (54,13))                                                        0.000     2.042
| (intra 'clb' routing)                                                                          0.000     2.042
| (OPIN:358010 side: (RIGHT,) (54,13,0)0))                                                       0.000     2.042
| (CHANY:1340111 L4 length:4 (54,13,0)-> (54,10,0))                                              0.119     2.161
| (CHANY:1340095 L1 length:1 (54,10,0)-> (54,10,0))                                              0.061     2.222
| (CHANX:1039187 L4 length:4 (54,9,0)-> (51,9,0))                                                0.119     2.341
| (CHANY:1334025 L4 length:4 (52,9,0)-> (52,6,0))                                                0.119     2.460
| (IPIN:284425 side: (RIGHT,) (52,8,0)0))                                                        0.101     2.560
| (intra 'bram' routing)                                                                         0.000     2.560
DATA_OUT_B2[10]_2.WDATA_A1[14] (RS_TDP36K at (52,8))                                             0.000     2.560
data arrival time                                                                                          2.560

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.099     0.796
data required time                                                                                         0.796
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.796
data arrival time                                                                                         -2.560
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.764


#Path 23
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[11] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                              0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                              0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                              0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                               0.119     1.466
| (CHANX:1043212 L1 length:1 (51,10,0)-> (51,10,0))                                              0.061     1.527
| (IPIN:311854 side: (TOP,) (51,10,0)0))                                                         0.101     1.628
| (intra 'clb' routing)                                                                          0.085     1.713
VexRiscv.lastStageRegFileWrite_payload_data[11].in[1] (.names at (51,10))                        0.000     1.713
| (primitive '.names' combinational delay)                                                       0.218     1.931
VexRiscv.lastStageRegFileWrite_payload_data[11].out[0] (.names at (51,10))                       0.000     1.931
| (intra 'clb' routing)                                                                          0.000     1.931
| (OPIN:311847 side: (RIGHT,) (51,10,0)0))                                                       0.000     1.931
| (CHANY:1331356 L1 length:1 (51,10,0)-> (51,10,0))                                              0.061     1.992
| (IPIN:311890 side: (RIGHT,) (51,10,0)0))                                                       0.101     2.093
| (intra 'clb' routing)                                                                          0.085     2.178
WDATA_A1[11]_2.in[0] (.names at (51,10))                                                         0.000     2.178
| (primitive '.names' combinational delay)                                                       0.148     2.325
WDATA_A1[11]_2.out[0] (.names at (51,10))                                                        0.000     2.325
| (intra 'clb' routing)                                                                          0.000     2.325
| (OPIN:311834 side: (TOP,) (51,10,0)0))                                                         0.000     2.325
| (CHANX:1043242 L4 length:4 (51,10,0)-> (54,10,0))                                              0.119     2.444
| (IPIN:284594 side: (TOP,) (52,10,0)0))                                                         0.101     2.545
| (intra 'bram' routing)                                                                         0.000     2.545
DATA_OUT_B2[10]_2.WDATA_A1[11] (RS_TDP36K at (52,8))                                             0.000     2.545
data arrival time                                                                                          2.545

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.099     0.796
data required time                                                                                         0.796
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.796
data arrival time                                                                                         -2.545
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.749


#Path 24
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[13] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                              0.119     1.167
| (CHANY:1337395 L4 length:4 (53,16,0)-> (53,13,0))                                              0.119     1.286
| (CHANX:1055626 L4 length:4 (54,13,0)-> (57,13,0))                                              0.119     1.405
| (IPIN:358026 side: (TOP,) (54,13,0)0))                                                         0.101     1.506
| (intra 'clb' routing)                                                                          0.085     1.591
VexRiscv.lastStageRegFileWrite_payload_data[13].in[1] (.names at (54,13))                        0.000     1.591
| (primitive '.names' combinational delay)                                                       0.218     1.809
VexRiscv.lastStageRegFileWrite_payload_data[13].out[0] (.names at (54,13))                       0.000     1.809
| (intra 'clb' routing)                                                                          0.085     1.894
WDATA_A1[13]_2.in[0] (.names at (54,13))                                                         0.000     1.894
| (primitive '.names' combinational delay)                                                       0.099     1.993
WDATA_A1[13]_2.out[0] (.names at (54,13))                                                        0.000     1.993
| (intra 'clb' routing)                                                                          0.000     1.993
| (OPIN:358014 side: (RIGHT,) (54,13,0)0))                                                       0.000     1.993
| (CHANY:1340119 L4 length:4 (54,13,0)-> (54,10,0))                                              0.119     2.112
| (CHANX:1047317 L4 length:4 (54,11,0)-> (51,11,0))                                              0.119     2.231
| (CHANY:1331249 L4 length:4 (51,11,0)-> (51,8,0))                                               0.119     2.350
| (CHANX:1035172 L1 length:1 (52,8,0)-> (52,8,0))                                                0.061     2.411
| (IPIN:284395 side: (TOP,) (52,8,0)0))                                                          0.101     2.512
| (intra 'bram' routing)                                                                         0.000     2.512
DATA_OUT_B2[10]_2.WDATA_A1[13] (RS_TDP36K at (52,8))                                             0.000     2.512
data arrival time                                                                                          2.512

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.099     0.796
data required time                                                                                         0.796
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.796
data arrival time                                                                                         -2.512
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.716


#Path 25
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[8] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                             0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                             0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                             0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                              0.119     1.466
| (CHANX:1043212 L1 length:1 (51,10,0)-> (51,10,0))                                             0.061     1.527
| (IPIN:311854 side: (TOP,) (51,10,0)0))                                                        0.101     1.628
| (intra 'clb' routing)                                                                         0.085     1.713
VexRiscv.lastStageRegFileWrite_payload_data[8].in[1] (.names at (51,10))                        0.000     1.713
| (primitive '.names' combinational delay)                                                      0.148     1.861
VexRiscv.lastStageRegFileWrite_payload_data[8].out[0] (.names at (51,10))                       0.000     1.861
| (intra 'clb' routing)                                                                         0.085     1.946
WDATA_A1[8]_2.in[0] (.names at (51,10))                                                         0.000     1.946
| (primitive '.names' combinational delay)                                                      0.218     2.164
WDATA_A1[8]_2.out[0] (.names at (51,10))                                                        0.000     2.164
| (intra 'clb' routing)                                                                         0.000     2.164
| (OPIN:311832 side: (TOP,) (51,10,0)0))                                                        0.000     2.164
| (CHANX:1043254 L4 length:4 (51,10,0)-> (54,10,0))                                             0.119     2.283
| (CHANX:1043314 L4 length:4 (52,10,0)-> (55,10,0))                                             0.119     2.402
| (IPIN:284577 side: (TOP,) (52,10,0)0))                                                        0.101     2.502
| (intra 'bram' routing)                                                                        0.000     2.502
DATA_OUT_B2[10]_2.WDATA_A1[8] (RS_TDP36K at (52,8))                                             0.000     2.502
data arrival time                                                                                         2.502

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.099     0.796
data required time                                                                                        0.796
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.796
data arrival time                                                                                        -2.502
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.707


#Path 26
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[15] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                              0.119     1.167
| (CHANY:1337395 L4 length:4 (53,16,0)-> (53,13,0))                                              0.119     1.286
| (CHANY:1337257 L4 length:4 (53,14,0)-> (53,11,0))                                              0.119     1.405
| (CHANX:1047468 L1 length:1 (54,11,0)-> (54,11,0))                                              0.061     1.466
| (IPIN:330800 side: (TOP,) (54,11,0)0))                                                         0.101     1.567
| (intra 'clb' routing)                                                                          0.085     1.652
VexRiscv.lastStageRegFileWrite_payload_data[31].in[1] (.names at (54,11))                        0.000     1.652
| (primitive '.names' combinational delay)                                                       0.218     1.870
VexRiscv.lastStageRegFileWrite_payload_data[31].out[0] (.names at (54,11))                       0.000     1.870
| (intra 'clb' routing)                                                                          0.085     1.955
WDATA_A2[15]_2.in[0] (.names at (54,11))                                                         0.000     1.955
| (primitive '.names' combinational delay)                                                       0.099     2.054
WDATA_A2[15]_2.out[0] (.names at (54,11))                                                        0.000     2.054
| (intra 'clb' routing)                                                                          0.000     2.054
| (OPIN:330789 side: (RIGHT,) (54,11,0)0))                                                       0.000     2.054
| (CHANY:1339989 L4 length:4 (54,11,0)-> (54,8,0))                                               0.119     2.173
| (CHANX:1035121 L4 length:4 (54,8,0)-> (51,8,0))                                                0.119     2.292
| (CHANY:1334147 L1 length:1 (52,8,0)-> (52,8,0))                                                0.061     2.353
| (IPIN:284421 side: (RIGHT,) (52,8,0)0))                                                        0.101     2.454
| (intra 'bram' routing)                                                                         0.000     2.454
DATA_OUT_B2[10]_2.WDATA_A2[15] (RS_TDP36K at (52,8))                                             0.000     2.454
data arrival time                                                                                          2.454

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.144     0.750
data required time                                                                                         0.750
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.750
data arrival time                                                                                         -2.454
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.704


#Path 27
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[0] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                             0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                             0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                             0.119     1.347
| (CHANY:1337145 L4 length:4 (53,12,0)-> (53,9,0))                                              0.119     1.466
| (IPIN:298422 side: (RIGHT,) (53,9,0)0))                                                       0.101     1.567
| (intra 'clb' routing)                                                                         0.085     1.652
VexRiscv.lastStageRegFileWrite_payload_data[16].in[1] (.names at (53,9))                        0.000     1.652
| (primitive '.names' combinational delay)                                                      0.148     1.800
VexRiscv.lastStageRegFileWrite_payload_data[16].out[0] (.names at (53,9))                       0.000     1.800
| (intra 'clb' routing)                                                                         0.085     1.885
WDATA_A2[0]_2.in[0] (.names at (53,9))                                                          0.000     1.885
| (primitive '.names' combinational delay)                                                      0.218     2.103
WDATA_A2[0]_2.out[0] (.names at (53,9))                                                         0.000     2.103
| (intra 'clb' routing)                                                                         0.000     2.103
| (OPIN:298365 side: (TOP,) (53,9,0)0))                                                         0.000     2.103
| (CHANX:1039275 L1 length:1 (53,9,0)-> (53,9,0))                                               0.061     2.164
| (CHANY:1334051 L4 length:4 (52,9,0)-> (52,6,0))                                               0.119     2.283
| (CHANX:1035159 L1 length:1 (52,8,0)-> (52,8,0))                                               0.061     2.344
| (IPIN:284388 side: (TOP,) (52,8,0)0))                                                         0.101     2.444
| (intra 'bram' routing)                                                                        0.000     2.444
DATA_OUT_B2[10]_2.WDATA_A2[0] (RS_TDP36K at (52,8))                                             0.000     2.444
data arrival time                                                                                         2.444

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.144     0.750
data required time                                                                                        0.750
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.750
data arrival time                                                                                        -2.444
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.694


#Path 28
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[13] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                              0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                              0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                              0.119     1.347
| (CHANY:1334243 L4 length:4 (52,12,0)-> (52,9,0))                                               0.119     1.466
| (CHANX:1043352 L1 length:1 (53,10,0)-> (53,10,0))                                              0.061     1.527
| (IPIN:312011 side: (TOP,) (53,10,0)0))                                                         0.101     1.628
| (intra 'clb' routing)                                                                          0.085     1.713
VexRiscv.lastStageRegFileWrite_payload_data[29].in[1] (.names at (53,10))                        0.000     1.713
| (primitive '.names' combinational delay)                                                       0.148     1.861
VexRiscv.lastStageRegFileWrite_payload_data[29].out[0] (.names at (53,10))                       0.000     1.861
| (intra 'clb' routing)                                                                          0.085     1.946
WDATA_A2[13]_2.in[0] (.names at (53,10))                                                         0.000     1.946
| (primitive '.names' combinational delay)                                                       0.218     2.164
WDATA_A2[13]_2.out[0] (.names at (53,10))                                                        0.000     2.164
| (intra 'clb' routing)                                                                          0.000     2.164
| (OPIN:311980 side: (TOP,) (53,10,0)0))                                                         0.000     2.164
| (CHANX:1043345 L1 length:1 (53,10,0)-> (53,10,0))                                              0.061     2.225
| (CHANY:1334109 L4 length:4 (52,10,0)-> (52,7,0))                                               0.119     2.344
| (IPIN:284418 side: (RIGHT,) (52,8,0)0))                                                        0.101     2.444
| (intra 'bram' routing)                                                                         0.000     2.444
DATA_OUT_B2[10]_2.WDATA_A2[13] (RS_TDP36K at (52,8))                                             0.000     2.444
data arrival time                                                                                          2.444

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.144     0.750
data required time                                                                                         0.750
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.750
data arrival time                                                                                         -2.444
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.694


#Path 29
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[12] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                              0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                              0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                              0.119     1.347
| (CHANY:1334243 L4 length:4 (52,12,0)-> (52,9,0))                                               0.119     1.466
| (CHANX:1043352 L1 length:1 (53,10,0)-> (53,10,0))                                              0.061     1.527
| (IPIN:312011 side: (TOP,) (53,10,0)0))                                                         0.101     1.628
| (intra 'clb' routing)                                                                          0.085     1.713
VexRiscv.lastStageRegFileWrite_payload_data[28].in[1] (.names at (53,10))                        0.000     1.713
| (primitive '.names' combinational delay)                                                       0.099     1.812
VexRiscv.lastStageRegFileWrite_payload_data[28].out[0] (.names at (53,10))                       0.000     1.812
| (intra 'clb' routing)                                                                          0.085     1.897
WDATA_A2[12]_2.in[0] (.names at (53,10))                                                         0.000     1.897
| (primitive '.names' combinational delay)                                                       0.197     2.094
WDATA_A2[12]_2.out[0] (.names at (53,10))                                                        0.000     2.094
| (intra 'clb' routing)                                                                          0.000     2.094
| (OPIN:311988 side: (RIGHT,) (53,10,0)0))                                                       0.000     2.094
| (CHANY:1337017 L4 length:4 (53,10,0)-> (53,7,0))                                               0.119     2.213
| (CHANX:1035067 L4 length:4 (53,8,0)-> (50,8,0))                                                0.119     2.332
| (IPIN:284386 side: (TOP,) (52,8,0)0))                                                          0.101     2.433
| (intra 'bram' routing)                                                                         0.000     2.433
DATA_OUT_B2[10]_2.WDATA_A2[12] (RS_TDP36K at (52,8))                                             0.000     2.433
data arrival time                                                                                          2.433

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.144     0.750
data required time                                                                                         0.750
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.750
data arrival time                                                                                         -2.433
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.682


#Path 30
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[1] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                         0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                       0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                       0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                            0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                            0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                            0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                             0.119     1.466
| (CHANX:1035136 L4 length:4 (51,8,0)-> (54,8,0))                                              0.119     1.585
| (IPIN:284949 side: (TOP,) (54,8,0)0))                                                        0.101     1.686
| (intra 'clb' routing)                                                                        0.085     1.771
VexRiscv.lastStageRegFileWrite_payload_data[1].in[1] (.names at (54,8))                        0.000     1.771
| (primitive '.names' combinational delay)                                                     0.135     1.906
VexRiscv.lastStageRegFileWrite_payload_data[1].out[0] (.names at (54,8))                       0.000     1.906
| (intra 'clb' routing)                                                                        0.085     1.991
WDATA_A1[1]_2.in[0] (.names at (54,8))                                                         0.000     1.991
| (primitive '.names' combinational delay)                                                     0.148     2.139
WDATA_A1[1]_2.out[0] (.names at (54,8))                                                        0.000     2.139
| (intra 'clb' routing)                                                                        0.000     2.139
| (OPIN:284925 side: (RIGHT,) (54,8,0)0))                                                      0.000     2.139
| (CHANY:1339996 L4 length:4 (54,8,0)-> (54,11,0))                                             0.119     2.258
| (CHANX:1035141 L4 length:4 (54,8,0)-> (51,8,0))                                              0.119     2.377
| (IPIN:284399 side: (TOP,) (52,8,0)0))                                                        0.101     2.478
| (intra 'bram' routing)                                                                       0.000     2.478
DATA_OUT_B2[10]_2.WDATA_A1[1] (RS_TDP36K at (52,8))                                            0.000     2.478
data arrival time                                                                                        2.478

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'bram' routing)                                                                       0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                              0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.099     0.796
data required time                                                                                       0.796
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.796
data arrival time                                                                                       -2.478
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -1.682


#Path 31
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[14] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                              0.119     1.167
| (CHANY:1337395 L4 length:4 (53,16,0)-> (53,13,0))                                              0.119     1.286
| (CHANY:1337257 L4 length:4 (53,14,0)-> (53,11,0))                                              0.119     1.405
| (CHANX:1047468 L1 length:1 (54,11,0)-> (54,11,0))                                              0.061     1.466
| (IPIN:330800 side: (TOP,) (54,11,0)0))                                                         0.101     1.567
| (intra 'clb' routing)                                                                          0.085     1.652
VexRiscv.lastStageRegFileWrite_payload_data[30].in[1] (.names at (54,11))                        0.000     1.652
| (primitive '.names' combinational delay)                                                       0.148     1.800
VexRiscv.lastStageRegFileWrite_payload_data[30].out[0] (.names at (54,11))                       0.000     1.800
| (intra 'clb' routing)                                                                          0.085     1.885
WDATA_A2[14]_2.in[0] (.names at (54,11))                                                         0.000     1.885
| (primitive '.names' combinational delay)                                                       0.197     2.082
WDATA_A2[14]_2.out[0] (.names at (54,11))                                                        0.000     2.082
| (intra 'clb' routing)                                                                          0.000     2.082
| (OPIN:330780 side: (TOP,) (54,11,0)0))                                                         0.000     2.082
| (CHANX:1047323 L4 length:4 (54,11,0)-> (51,11,0))                                              0.119     2.201
| (CHANY:1334177 L4 length:4 (52,11,0)-> (52,8,0))                                               0.119     2.319
| (IPIN:284427 side: (RIGHT,) (52,8,0)0))                                                        0.101     2.420
| (intra 'bram' routing)                                                                         0.000     2.420
DATA_OUT_B2[10]_2.WDATA_A2[14] (RS_TDP36K at (52,8))                                             0.000     2.420
data arrival time                                                                                          2.420

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.144     0.750
data required time                                                                                         0.750
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.750
data arrival time                                                                                         -2.420
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.670


#Path 32
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[9] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                             0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                             0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                             0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                              0.119     1.466
| (CHANX:1043212 L1 length:1 (51,10,0)-> (51,10,0))                                             0.061     1.527
| (IPIN:311854 side: (TOP,) (51,10,0)0))                                                        0.101     1.628
| (intra 'clb' routing)                                                                         0.085     1.713
VexRiscv.lastStageRegFileWrite_payload_data[9].in[1] (.names at (51,10))                        0.000     1.713
| (primitive '.names' combinational delay)                                                      0.099     1.812
VexRiscv.lastStageRegFileWrite_payload_data[9].out[0] (.names at (51,10))                       0.000     1.812
| (intra 'clb' routing)                                                                         0.085     1.897
WDATA_A1[9]_2.in[0] (.names at (51,10))                                                         0.000     1.897
| (primitive '.names' combinational delay)                                                      0.218     2.115
WDATA_A1[9]_2.out[0] (.names at (51,10))                                                        0.000     2.115
| (intra 'clb' routing)                                                                         0.000     2.115
| (OPIN:311826 side: (TOP,) (51,10,0)0))                                                        0.000     2.115
| (CHANX:1043258 L4 length:4 (51,10,0)-> (54,10,0))                                             0.119     2.234
| (CHANY:1334113 L4 length:4 (52,10,0)-> (52,7,0))                                              0.119     2.353
| (IPIN:284674 side: (RIGHT,) (52,10,0)0))                                                      0.101     2.454
| (intra 'bram' routing)                                                                        0.000     2.454
DATA_OUT_B2[10]_2.WDATA_A1[9] (RS_TDP36K at (52,8))                                             0.000     2.454
data arrival time                                                                                         2.454

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.099     0.796
data required time                                                                                        0.796
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.796
data arrival time                                                                                        -2.454
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.658


#Path 33
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WEN_A2[0] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'clb' routing)                                                 0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                           0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                 0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                     0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                     0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                     0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                      0.119     1.466
| (CHANX:1043212 L1 length:1 (51,10,0)-> (51,10,0))                     0.061     1.527
| (IPIN:311854 side: (TOP,) (51,10,0)0))                                0.101     1.628
| (intra 'clb' routing)                                                 0.085     1.713
VexRiscv._zz_7.in[0] (.names at (51,10))                                0.000     1.713
| (primitive '.names' combinational delay)                              0.218     1.931
VexRiscv._zz_7.out[0] (.names at (51,10))                               0.000     1.931
| (intra 'clb' routing)                                                 0.000     1.931
| (OPIN:311843 side: (RIGHT,) (51,10,0)0))                              0.000     1.931
| (CHANY:1331205 L4 length:4 (51,10,0)-> (51,7,0))                      0.119     2.050
| (CHANX:1031104 L1 length:1 (52,7,0)-> (52,7,0))                       0.061     2.111
| (CHANY:1334160 L4 length:4 (52,8,0)-> (52,11,0))                      0.119     2.230
| (IPIN:284551 side: (RIGHT,) (52,9,0)0))                               0.101     2.330
| (intra 'bram' routing)                                                0.000     2.330
DATA_OUT_B2[10]_2.WEN_A2[0] (RS_TDP36K at (52,8))                       0.000     2.330
data arrival time                                                                 2.330

clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'bram' routing)                                                0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.199     0.696
data required time                                                                0.696
---------------------------------------------------------------------------------------
data required time                                                                0.696
data arrival time                                                                -2.330
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.635


#Path 34
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[7] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                             0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                             0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                             0.119     1.347
| (CHANY:1331329 L4 length:4 (51,12,0)-> (51,9,0))                                              0.119     1.466
| (IPIN:298271 side: (RIGHT,) (51,9,0)0))                                                       0.101     1.567
| (intra 'clb' routing)                                                                         0.085     1.652
VexRiscv.lastStageRegFileWrite_payload_data[23].in[1] (.names at (51,9))                        0.000     1.652
| (primitive '.names' combinational delay)                                                      0.148     1.800
VexRiscv.lastStageRegFileWrite_payload_data[23].out[0] (.names at (51,9))                       0.000     1.800
| (intra 'clb' routing)                                                                         0.085     1.885
WDATA_A2[7]_2.in[0] (.names at (51,9))                                                          0.000     1.885
| (primitive '.names' combinational delay)                                                      0.218     2.103
WDATA_A2[7]_2.out[0] (.names at (51,9))                                                         0.000     2.103
| (intra 'clb' routing)                                                                         0.000     2.103
| (OPIN:298214 side: (TOP,) (51,9,0)0))                                                         0.000     2.103
| (CHANX:1039178 L4 length:4 (51,9,0)-> (54,9,0))                                               0.119     2.222
| (CHANY:1334193 L1 length:1 (52,9,0)-> (52,9,0))                                               0.061     2.283
| (IPIN:284546 side: (RIGHT,) (52,9,0)0))                                                       0.101     2.383
| (intra 'bram' routing)                                                                        0.000     2.383
DATA_OUT_B2[10]_2.WDATA_A2[7] (RS_TDP36K at (52,8))                                             0.000     2.383
data arrival time                                                                                         2.383

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.144     0.750
data required time                                                                                        0.750
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.750
data arrival time                                                                                        -2.383
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.633


#Path 35
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[15] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                             0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                             0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                             0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                              0.119     1.466
| (CHANX:1035136 L4 length:4 (51,8,0)-> (54,8,0))                                               0.119     1.585
| (IPIN:284949 side: (TOP,) (54,8,0)0))                                                         0.101     1.686
| (intra 'clb' routing)                                                                         0.085     1.771
VexRiscv.lastStageRegFileWrite_payload_data[15].in[1] (.names at (54,8))                        0.000     1.771
| (primitive '.names' combinational delay)                                                      0.135     1.906
VexRiscv.lastStageRegFileWrite_payload_data[15].out[0] (.names at (54,8))                       0.000     1.906
| (intra 'clb' routing)                                                                         0.085     1.991
WDATA_A1[15]_2.in[0] (.names at (54,8))                                                         0.000     1.991
| (primitive '.names' combinational delay)                                                      0.218     2.209
WDATA_A1[15]_2.out[0] (.names at (54,8))                                                        0.000     2.209
| (intra 'clb' routing)                                                                         0.000     2.209
| (OPIN:284904 side: (TOP,) (54,8,0)0))                                                         0.000     2.209
| (CHANX:1035115 L4 length:4 (54,8,0)-> (51,8,0))                                               0.119     2.328
| (IPIN:284403 side: (TOP,) (52,8,0)0))                                                         0.101     2.429
| (intra 'bram' routing)                                                                        0.000     2.429
DATA_OUT_B2[10]_2.WDATA_A1[15] (RS_TDP36K at (52,8))                                            0.000     2.429
data arrival time                                                                                         2.429

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.099     0.796
data required time                                                                                        0.796
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.796
data arrival time                                                                                        -2.429
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.633


#Path 36
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[5] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                             0.119     1.167
| (CHANY:1328653 L4 length:4 (50,16,0)-> (50,13,0))                                             0.119     1.286
| (CHANX:1059478 L1 length:1 (51,14,0)-> (51,14,0))                                             0.061     1.347
| (IPIN:375506 side: (TOP,) (51,14,0)0))                                                        0.101     1.448
| (intra 'clb' routing)                                                                         0.085     1.533
VexRiscv.lastStageRegFileWrite_payload_data[5].in[1] (.names at (51,14))                        0.000     1.533
| (primitive '.names' combinational delay)                                                      0.197     1.730
VexRiscv.lastStageRegFileWrite_payload_data[5].out[0] (.names at (51,14))                       0.000     1.730
| (intra 'clb' routing)                                                                         0.085     1.815
WDATA_A1[5]_2.in[0] (.names at (51,14))                                                         0.000     1.815
| (primitive '.names' combinational delay)                                                      0.148     1.963
WDATA_A1[5]_2.out[0] (.names at (51,14))                                                        0.000     1.963
| (intra 'clb' routing)                                                                         0.000     1.963
| (OPIN:375474 side: (RIGHT,) (51,14,0)0))                                                      0.000     1.963
| (CHANY:1331445 L4 length:4 (51,14,0)-> (51,11,0))                                             0.119     2.082
| (CHANX:1043318 L4 length:4 (52,10,0)-> (55,10,0))                                             0.119     2.201
| (CHANY:1334099 L4 length:4 (52,10,0)-> (52,7,0))                                              0.119     2.319
| (IPIN:284531 side: (RIGHT,) (52,9,0)0))                                                       0.101     2.420
| (intra 'bram' routing)                                                                        0.000     2.420
DATA_OUT_B2[10]_2.WDATA_A1[5] (RS_TDP36K at (52,8))                                             0.000     2.420
data arrival time                                                                                         2.420

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.099     0.796
data required time                                                                                        0.796
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.796
data arrival time                                                                                        -2.420
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.624


#Path 37
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[10] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                              0.119     1.167
| (CHANY:1337395 L4 length:4 (53,16,0)-> (53,13,0))                                              0.119     1.286
| (CHANY:1337195 L4 length:4 (53,13,0)-> (53,10,0))                                              0.119     1.405
| (CHANX:1043347 L1 length:1 (53,10,0)-> (53,10,0))                                              0.061     1.466
| (IPIN:312024 side: (TOP,) (53,10,0)0))                                                         0.101     1.567
| (intra 'clb' routing)                                                                          0.085     1.652
VexRiscv.lastStageRegFileWrite_payload_data[26].in[1] (.names at (53,10))                        0.000     1.652
| (primitive '.names' combinational delay)                                                       0.135     1.787
VexRiscv.lastStageRegFileWrite_payload_data[26].out[0] (.names at (53,10))                       0.000     1.787
| (intra 'clb' routing)                                                                          0.085     1.872
WDATA_A2[10]_2.in[0] (.names at (53,10))                                                         0.000     1.872
| (primitive '.names' combinational delay)                                                       0.136     2.008
WDATA_A2[10]_2.out[0] (.names at (53,10))                                                        0.000     2.008
| (intra 'clb' routing)                                                                          0.000     2.008
| (OPIN:311995 side: (RIGHT,) (53,10,0)0))                                                       0.000     2.008
| (CHANY:1337206 L4 length:4 (53,10,0)-> (53,13,0))                                              0.119     2.127
| (CHANX:1043187 L4 length:4 (53,10,0)-> (50,10,0))                                              0.119     2.246
| (IPIN:284578 side: (TOP,) (52,10,0)0))                                                         0.101     2.346
| (intra 'bram' routing)                                                                         0.000     2.346
DATA_OUT_B2[10]_2.WDATA_A2[10] (RS_TDP36K at (52,8))                                             0.000     2.346
data arrival time                                                                                          2.346

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.144     0.750
data required time                                                                                         0.750
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.750
data arrival time                                                                                         -2.346
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.596


#Path 38
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WEN_A1[0] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'clb' routing)                                                 0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                           0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                 0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                     0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                     0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                     0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                      0.119     1.466
| (CHANX:1043212 L1 length:1 (51,10,0)-> (51,10,0))                     0.061     1.527
| (IPIN:311854 side: (TOP,) (51,10,0)0))                                0.101     1.628
| (intra 'clb' routing)                                                 0.085     1.713
VexRiscv._zz_7.in[0] (.names at (51,10))                                0.000     1.713
| (primitive '.names' combinational delay)                              0.218     1.931
VexRiscv._zz_7.out[0] (.names at (51,10))                               0.000     1.931
| (intra 'clb' routing)                                                 0.000     1.931
| (OPIN:311843 side: (RIGHT,) (51,10,0)0))                              0.000     1.931
| (CHANY:1331205 L4 length:4 (51,10,0)-> (51,7,0))                      0.119     2.050
| (CHANX:1031104 L1 length:1 (52,7,0)-> (52,7,0))                       0.061     2.111
| (CHANY:1334160 L4 length:4 (52,8,0)-> (52,11,0))                      0.119     2.230
| (IPIN:284551 side: (RIGHT,) (52,9,0)0))                               0.101     2.330
| (intra 'bram' routing)                                                0.000     2.330
DATA_OUT_B2[10]_2.WEN_A1[0] (RS_TDP36K at (52,8))                       0.000     2.330
data arrival time                                                                 2.330

clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'bram' routing)                                                0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.159     0.736
data required time                                                                0.736
---------------------------------------------------------------------------------------
data required time                                                                0.736
data arrival time                                                                -2.330
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.595


#Path 39
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.BE_A2[1] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'clb' routing)                                                 0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                           0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                 0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                     0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                     0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                     0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                      0.119     1.466
| (CHANX:1043212 L1 length:1 (51,10,0)-> (51,10,0))                     0.061     1.527
| (IPIN:311854 side: (TOP,) (51,10,0)0))                                0.101     1.628
| (intra 'clb' routing)                                                 0.085     1.713
VexRiscv._zz_7.in[0] (.names at (51,10))                                0.000     1.713
| (primitive '.names' combinational delay)                              0.218     1.931
VexRiscv._zz_7.out[0] (.names at (51,10))                               0.000     1.931
| (intra 'clb' routing)                                                 0.000     1.931
| (OPIN:311843 side: (RIGHT,) (51,10,0)0))                              0.000     1.931
| (CHANY:1331205 L4 length:4 (51,10,0)-> (51,7,0))                      0.119     2.050
| (CHANX:1031104 L1 length:1 (52,7,0)-> (52,7,0))                       0.061     2.111
| (CHANY:1334160 L4 length:4 (52,8,0)-> (52,11,0))                      0.119     2.230
| (IPIN:284551 side: (RIGHT,) (52,9,0)0))                               0.101     2.330
| (intra 'bram' routing)                                                0.000     2.330
DATA_OUT_B2[10]_2.BE_A2[1] (RS_TDP36K at (52,8))                        0.000     2.330
data arrival time                                                                 2.330

clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'bram' routing)                                                0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.119     0.775
data required time                                                                0.775
---------------------------------------------------------------------------------------
data required time                                                                0.775
data arrival time                                                                -2.330
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.555


#Path 40
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.BE_A2[0] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'clb' routing)                                                 0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                           0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                 0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                     0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                     0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                     0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                      0.119     1.466
| (CHANX:1043212 L1 length:1 (51,10,0)-> (51,10,0))                     0.061     1.527
| (IPIN:311854 side: (TOP,) (51,10,0)0))                                0.101     1.628
| (intra 'clb' routing)                                                 0.085     1.713
VexRiscv._zz_7.in[0] (.names at (51,10))                                0.000     1.713
| (primitive '.names' combinational delay)                              0.218     1.931
VexRiscv._zz_7.out[0] (.names at (51,10))                               0.000     1.931
| (intra 'clb' routing)                                                 0.000     1.931
| (OPIN:311843 side: (RIGHT,) (51,10,0)0))                              0.000     1.931
| (CHANY:1331205 L4 length:4 (51,10,0)-> (51,7,0))                      0.119     2.050
| (CHANX:1031104 L1 length:1 (52,7,0)-> (52,7,0))                       0.061     2.111
| (CHANY:1334160 L4 length:4 (52,8,0)-> (52,11,0))                      0.119     2.230
| (IPIN:284551 side: (RIGHT,) (52,9,0)0))                               0.101     2.330
| (intra 'bram' routing)                                                0.000     2.330
DATA_OUT_B2[10]_2.BE_A2[0] (RS_TDP36K at (52,8))                        0.000     2.330
data arrival time                                                                 2.330

clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'bram' routing)                                                0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.119     0.775
data required time                                                                0.775
---------------------------------------------------------------------------------------
data required time                                                                0.775
data arrival time                                                                -2.330
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.555


#Path 41
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.BE_A1[1] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'clb' routing)                                                 0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                           0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                 0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                     0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                     0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                     0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                      0.119     1.466
| (CHANX:1043212 L1 length:1 (51,10,0)-> (51,10,0))                     0.061     1.527
| (IPIN:311854 side: (TOP,) (51,10,0)0))                                0.101     1.628
| (intra 'clb' routing)                                                 0.085     1.713
VexRiscv._zz_7.in[0] (.names at (51,10))                                0.000     1.713
| (primitive '.names' combinational delay)                              0.218     1.931
VexRiscv._zz_7.out[0] (.names at (51,10))                               0.000     1.931
| (intra 'clb' routing)                                                 0.000     1.931
| (OPIN:311843 side: (RIGHT,) (51,10,0)0))                              0.000     1.931
| (CHANY:1331205 L4 length:4 (51,10,0)-> (51,7,0))                      0.119     2.050
| (CHANX:1031104 L1 length:1 (52,7,0)-> (52,7,0))                       0.061     2.111
| (CHANY:1334160 L4 length:4 (52,8,0)-> (52,11,0))                      0.119     2.230
| (IPIN:284551 side: (RIGHT,) (52,9,0)0))                               0.101     2.330
| (intra 'bram' routing)                                                0.000     2.330
DATA_OUT_B2[10]_2.BE_A1[1] (RS_TDP36K at (52,8))                        0.000     2.330
data arrival time                                                                 2.330

clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'bram' routing)                                                0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.112     0.783
data required time                                                                0.783
---------------------------------------------------------------------------------------
data required time                                                                0.783
data arrival time                                                                -2.330
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.548


#Path 42
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.BE_A1[0] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'clb' routing)                                                 0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                  0.000     0.894
| (primitive 'dffre' Tcq_max)                                           0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                0.000     1.048
| (intra 'clb' routing)                                                 0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                     0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                     0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                     0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                      0.119     1.466
| (CHANX:1043212 L1 length:1 (51,10,0)-> (51,10,0))                     0.061     1.527
| (IPIN:311854 side: (TOP,) (51,10,0)0))                                0.101     1.628
| (intra 'clb' routing)                                                 0.085     1.713
VexRiscv._zz_7.in[0] (.names at (51,10))                                0.000     1.713
| (primitive '.names' combinational delay)                              0.218     1.931
VexRiscv._zz_7.out[0] (.names at (51,10))                               0.000     1.931
| (intra 'clb' routing)                                                 0.000     1.931
| (OPIN:311843 side: (RIGHT,) (51,10,0)0))                              0.000     1.931
| (CHANY:1331205 L4 length:4 (51,10,0)-> (51,7,0))                      0.119     2.050
| (CHANX:1031104 L1 length:1 (52,7,0)-> (52,7,0))                       0.061     2.111
| (CHANY:1334160 L4 length:4 (52,8,0)-> (52,11,0))                      0.119     2.230
| (IPIN:284551 side: (RIGHT,) (52,9,0)0))                               0.101     2.330
| (intra 'bram' routing)                                                0.000     2.330
DATA_OUT_B2[10]_2.BE_A1[0] (RS_TDP36K at (52,8))                        0.000     2.330
data arrival time                                                                 2.330

clock sys_clk (rise edge)                                               0.000     0.000
clock source latency                                                    0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (inter-block routing:global net)                                      0.000     0.894
| (intra 'bram' routing)                                                0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                       0.000     0.894
clock uncertainty                                                       0.000     0.894
cell setup time                                                        -0.112     0.783
data required time                                                                0.783
---------------------------------------------------------------------------------------
data required time                                                                0.783
data arrival time                                                                -2.330
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -1.548


#Path 43
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[0].D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
builder_csr_bankarray_dat_r[6].C[0] (dffre at (51,16))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:403570 side: (TOP,) (51,16,0)0))                                     0.000     1.048
| (CHANX:1067610 L1 length:1 (51,16,0)-> (51,16,0))                          0.061     1.109
| (CHANY:1331830 L4 length:4 (51,17,0)-> (51,20,0))                          0.119     1.228
| (CHANY:1332022 L4 length:4 (51,20,0)-> (51,23,0))                          0.119     1.347
| (CHANY:1332214 L4 length:4 (51,23,0)-> (51,26,0))                          0.119     1.466
| (CHANY:1332406 L4 length:4 (51,26,0)-> (51,29,0))                          0.119     1.585
| (CHANY:1332598 L4 length:4 (51,29,0)-> (51,32,0))                          0.119     1.704
| (CHANX:1132473 L4 length:4 (51,32,0)-> (48,32,0))                          0.119     1.823
| (CHANY:1329944 L4 length:4 (50,33,0)-> (50,36,0))                          0.119     1.942
| (CHANX:1148884 L1 length:1 (51,36,0)-> (51,36,0))                          0.061     2.003
| (IPIN:711058 side: (TOP,) (51,36,0)0))                                     0.101     2.103
| (intra 'clb' routing)                                                      0.085     2.188
$abc$49251$li020_li020.in[0] (.names at (51,36))                             0.000     2.188
| (primitive '.names' combinational delay)                                   0.218     2.406
$abc$49251$li020_li020.out[0] (.names at (51,36))                            0.000     2.406
| (intra 'clb' routing)                                                      0.000     2.406
main_uart_rx_fifo_level0[0].D[0] (dffre at (51,36))                          0.000     2.406
data arrival time                                                                      2.406

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
main_uart_rx_fifo_level0[0].C[0] (dffre at (51,36))                          0.000     0.894
clock uncertainty                                                            0.000     0.894
cell setup time                                                             -0.032     0.863
data required time                                                                     0.863
--------------------------------------------------------------------------------------------
data required time                                                                     0.863
data arrival time                                                                     -2.406
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.544


#Path 44
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[10] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                              0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                              0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                              0.119     1.347
| (CHANY:1328415 L4 length:4 (50,12,0)-> (50,9,0))                                               0.119     1.466
| (CHANX:1043212 L1 length:1 (51,10,0)-> (51,10,0))                                              0.061     1.527
| (IPIN:311854 side: (TOP,) (51,10,0)0))                                                         0.101     1.628
| (intra 'clb' routing)                                                                          0.085     1.713
VexRiscv.lastStageRegFileWrite_payload_data[10].in[1] (.names at (51,10))                        0.000     1.713
| (primitive '.names' combinational delay)                                                       0.099     1.812
VexRiscv.lastStageRegFileWrite_payload_data[10].out[0] (.names at (51,10))                       0.000     1.812
| (intra 'clb' routing)                                                                          0.085     1.897
WDATA_A1[10]_2.in[0] (.names at (51,10))                                                         0.000     1.897
| (primitive '.names' combinational delay)                                                       0.136     2.033
WDATA_A1[10]_2.out[0] (.names at (51,10))                                                        0.000     2.033
| (intra 'clb' routing)                                                                          0.000     2.033
| (OPIN:311837 side: (RIGHT,) (51,10,0)0))                                                       0.000     2.033
| (CHANY:1331368 L4 length:4 (51,10,0)-> (51,13,0))                                              0.119     2.152
| (CHANX:1043272 L1 length:1 (52,10,0)-> (52,10,0))                                              0.061     2.212
| (IPIN:284573 side: (TOP,) (52,10,0)0))                                                         0.101     2.313
| (intra 'bram' routing)                                                                         0.000     2.313
DATA_OUT_B2[10]_2.WDATA_A1[10] (RS_TDP36K at (52,8))                                             0.000     2.313
data arrival time                                                                                          2.313

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.099     0.796
data required time                                                                                         0.796
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.796
data arrival time                                                                                         -2.313
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.517


#Path 45
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A2[11] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                           0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                         0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                         0.000     1.048
| (CHANX:1067541 L1 length:1 (50,16,0)-> (50,16,0))                                              0.061     1.109
| (CHANY:1325753 L4 length:4 (49,16,0)-> (49,13,0))                                              0.119     1.228
| (CHANX:1051322 L4 length:4 (50,12,0)-> (53,12,0))                                              0.119     1.347
| (CHANY:1334243 L4 length:4 (52,12,0)-> (52,9,0))                                               0.119     1.466
| (CHANX:1043352 L1 length:1 (53,10,0)-> (53,10,0))                                              0.061     1.527
| (IPIN:312011 side: (TOP,) (53,10,0)0))                                                         0.101     1.628
| (intra 'clb' routing)                                                                          0.085     1.713
VexRiscv.lastStageRegFileWrite_payload_data[27].in[1] (.names at (53,10))                        0.000     1.713
| (primitive '.names' combinational delay)                                                       0.099     1.812
VexRiscv.lastStageRegFileWrite_payload_data[27].out[0] (.names at (53,10))                       0.000     1.812
| (intra 'clb' routing)                                                                          0.085     1.897
WDATA_A2[11]_2.in[0] (.names at (53,10))                                                         0.000     1.897
| (primitive '.names' combinational delay)                                                       0.148     2.045
WDATA_A2[11]_2.out[0] (.names at (53,10))                                                        0.000     2.045
| (intra 'clb' routing)                                                                          0.000     2.045
| (OPIN:311985 side: (TOP,) (53,10,0)0))                                                         0.000     2.045
| (CHANX:1043195 L4 length:4 (53,10,0)-> (50,10,0))                                              0.119     2.164
| (IPIN:284586 side: (TOP,) (52,10,0)0))                                                         0.101     2.265
| (intra 'bram' routing)                                                                         0.000     2.265
DATA_OUT_B2[10]_2.WDATA_A2[11] (RS_TDP36K at (52,8))                                             0.000     2.265
data arrival time                                                                                          2.265

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'bram' routing)                                                                         0.000     0.894
DATA_OUT_B2[10]_2.CLK_A2[0] (RS_TDP36K at (52,8))                                                0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.144     0.750
data required time                                                                                         0.750
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.750
data arrival time                                                                                         -2.265
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -1.514


#Path 46
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[4].D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
builder_csr_bankarray_dat_r[6].C[0] (dffre at (51,16))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:403570 side: (TOP,) (51,16,0)0))                                     0.000     1.048
| (CHANX:1067610 L1 length:1 (51,16,0)-> (51,16,0))                          0.061     1.109
| (CHANY:1331830 L4 length:4 (51,17,0)-> (51,20,0))                          0.119     1.228
| (CHANY:1332022 L4 length:4 (51,20,0)-> (51,23,0))                          0.119     1.347
| (CHANY:1332214 L4 length:4 (51,23,0)-> (51,26,0))                          0.119     1.466
| (CHANY:1332406 L4 length:4 (51,26,0)-> (51,29,0))                          0.119     1.585
| (CHANY:1332598 L4 length:4 (51,29,0)-> (51,32,0))                          0.119     1.704
| (CHANX:1132473 L4 length:4 (51,32,0)-> (48,32,0))                          0.119     1.823
| (CHANY:1329944 L4 length:4 (50,33,0)-> (50,36,0))                          0.119     1.942
| (CHANX:1148884 L1 length:1 (51,36,0)-> (51,36,0))                          0.061     2.003
| (IPIN:711058 side: (TOP,) (51,36,0)0))                                     0.101     2.103
| (intra 'clb' routing)                                                      0.085     2.188
$abc$49251$li016_li016.in[0] (.names at (51,36))                             0.000     2.188
| (primitive '.names' combinational delay)                                   0.173     2.361
$abc$49251$li016_li016.out[0] (.names at (51,36))                            0.000     2.361
| (intra 'clb' routing)                                                      0.000     2.361
main_uart_rx_fifo_level0[4].D[0] (dffre at (51,36))                          0.000     2.361
data arrival time                                                                      2.361

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
main_uart_rx_fifo_level0[4].C[0] (dffre at (51,36))                          0.000     0.894
clock uncertainty                                                            0.000     0.894
cell setup time                                                             -0.032     0.863
data required time                                                                     0.863
--------------------------------------------------------------------------------------------
data required time                                                                     0.863
data arrival time                                                                     -2.361
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.498


#Path 47
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[3].D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
builder_csr_bankarray_dat_r[6].C[0] (dffre at (51,16))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:403570 side: (TOP,) (51,16,0)0))                                     0.000     1.048
| (CHANX:1067610 L1 length:1 (51,16,0)-> (51,16,0))                          0.061     1.109
| (CHANY:1331830 L4 length:4 (51,17,0)-> (51,20,0))                          0.119     1.228
| (CHANY:1332022 L4 length:4 (51,20,0)-> (51,23,0))                          0.119     1.347
| (CHANY:1332214 L4 length:4 (51,23,0)-> (51,26,0))                          0.119     1.466
| (CHANY:1332406 L4 length:4 (51,26,0)-> (51,29,0))                          0.119     1.585
| (CHANY:1332598 L4 length:4 (51,29,0)-> (51,32,0))                          0.119     1.704
| (CHANX:1132473 L4 length:4 (51,32,0)-> (48,32,0))                          0.119     1.823
| (CHANY:1329944 L4 length:4 (50,33,0)-> (50,36,0))                          0.119     1.942
| (CHANX:1148884 L1 length:1 (51,36,0)-> (51,36,0))                          0.061     2.003
| (IPIN:711058 side: (TOP,) (51,36,0)0))                                     0.101     2.103
| (intra 'clb' routing)                                                      0.085     2.188
$abc$49251$li017_li017.in[0] (.names at (51,36))                             0.000     2.188
| (primitive '.names' combinational delay)                                   0.099     2.288
$abc$49251$li017_li017.out[0] (.names at (51,36))                            0.000     2.288
| (intra 'clb' routing)                                                      0.000     2.288
main_uart_rx_fifo_level0[3].D[0] (dffre at (51,36))                          0.000     2.288
data arrival time                                                                      2.288

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
main_uart_rx_fifo_level0[3].C[0] (dffre at (51,36))                          0.000     0.894
clock uncertainty                                                            0.000     0.894
cell setup time                                                             -0.032     0.863
data required time                                                                     0.863
--------------------------------------------------------------------------------------------
data required time                                                                     0.863
data arrival time                                                                     -2.288
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.425


#Path 48
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     2.049
| (intra 'clb' routing)                                                                         0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                          0.000     2.069
| (intra 'clb' routing)                                                                         0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                           0.000     2.069
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry at (53,12))                          0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
| (OPIN:344257 side: (BOTTOM,) (53,12,0)0))                                                     0.000     2.089
| (IPIN:330674 side: (TOP,) (53,11,0)0))                                                        0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry at (53,11))                           0.000     2.089
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry at (53,11))                          0.000     2.109
| (intra 'clb' routing)                                                                         0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry at (53,11))                           0.000     2.109
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry at (53,11))                          0.000     2.129
| (intra 'clb' routing)                                                                         0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry at (53,11))                           0.000     2.129
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry at (53,11))                          0.000     2.149
| (intra 'clb' routing)                                                                         0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry at (53,11))                           0.000     2.149
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.169
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry at (53,11))                          0.000     2.169
| (intra 'clb' routing)                                                                         0.000     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry at (53,11))                           0.000     2.169
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.189
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry at (53,11))                          0.000     2.189
| (intra 'clb' routing)                                                                         0.000     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry at (53,11))                           0.000     2.189
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.209
$auto$maccmap.cc:240:synth$7143.C[29].cout[0] (adder_carry at (53,11))                          0.000     2.209
| (intra 'clb' routing)                                                                         0.000     2.209
$auto$maccmap.cc:240:synth$7143.C[30].cin[0] (adder_carry at (53,11))                           0.000     2.209
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.246
$auto$maccmap.cc:240:synth$7143.C[30].sumout[0] (adder_carry at (53,11))                        0.000     2.246
| (intra 'clb' routing)                                                                         0.000     2.246
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].D[0] (dffre at (53,11))                       0.000     2.246
data arrival time                                                                                         2.246

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29].C[0] (dffre at (53,11))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.246
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.383


#Path 49
Startpoint: builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[2].D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
builder_csr_bankarray_dat_r[6].C[0] (dffre at (51,16))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                0.154     1.048
builder_csr_bankarray_dat_r[6].Q[0] (dffre at (51,16)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                      0.000     1.048
| (OPIN:403570 side: (TOP,) (51,16,0)0))                                     0.000     1.048
| (CHANX:1067610 L1 length:1 (51,16,0)-> (51,16,0))                          0.061     1.109
| (CHANY:1331830 L4 length:4 (51,17,0)-> (51,20,0))                          0.119     1.228
| (CHANY:1332022 L4 length:4 (51,20,0)-> (51,23,0))                          0.119     1.347
| (CHANY:1332214 L4 length:4 (51,23,0)-> (51,26,0))                          0.119     1.466
| (CHANY:1332406 L4 length:4 (51,26,0)-> (51,29,0))                          0.119     1.585
| (CHANY:1332598 L4 length:4 (51,29,0)-> (51,32,0))                          0.119     1.704
| (CHANX:1132473 L4 length:4 (51,32,0)-> (48,32,0))                          0.119     1.823
| (CHANY:1329944 L4 length:4 (50,33,0)-> (50,36,0))                          0.119     1.942
| (CHANX:1148884 L1 length:1 (51,36,0)-> (51,36,0))                          0.061     2.003
| (IPIN:711058 side: (TOP,) (51,36,0)0))                                     0.101     2.103
| (intra 'clb' routing)                                                      0.085     2.188
$abc$49251$li018_li018.in[0] (.names at (51,36))                             0.000     2.188
| (primitive '.names' combinational delay)                                   0.054     2.242
$abc$49251$li018_li018.out[0] (.names at (51,36))                            0.000     2.242
| (intra 'clb' routing)                                                      0.000     2.242
main_uart_rx_fifo_level0[2].D[0] (dffre at (51,36))                          0.000     2.242
data arrival time                                                                      2.242

clock sys_clk (rise edge)                                                    0.000     0.000
clock source latency                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                         0.000     0.000
| (intra 'io' routing)                                                       0.894     0.894
| (inter-block routing:global net)                                           0.000     0.894
| (intra 'clb' routing)                                                      0.000     0.894
main_uart_rx_fifo_level0[2].C[0] (dffre at (51,36))                          0.000     0.894
clock uncertainty                                                            0.000     0.894
cell setup time                                                             -0.032     0.863
data required time                                                                     0.863
--------------------------------------------------------------------------------------------
data required time                                                                     0.863
data arrival time                                                                     -2.242
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.380


#Path 50
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     2.049
| (intra 'clb' routing)                                                                         0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                          0.000     2.069
| (intra 'clb' routing)                                                                         0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                           0.000     2.069
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry at (53,12))                          0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
| (OPIN:344257 side: (BOTTOM,) (53,12,0)0))                                                     0.000     2.089
| (IPIN:330674 side: (TOP,) (53,11,0)0))                                                        0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry at (53,11))                           0.000     2.089
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry at (53,11))                          0.000     2.109
| (intra 'clb' routing)                                                                         0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry at (53,11))                           0.000     2.109
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry at (53,11))                          0.000     2.129
| (intra 'clb' routing)                                                                         0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry at (53,11))                           0.000     2.129
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry at (53,11))                          0.000     2.149
| (intra 'clb' routing)                                                                         0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry at (53,11))                           0.000     2.149
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.169
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry at (53,11))                          0.000     2.169
| (intra 'clb' routing)                                                                         0.000     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry at (53,11))                           0.000     2.169
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.189
$auto$maccmap.cc:240:synth$7143.C[28].cout[0] (adder_carry at (53,11))                          0.000     2.189
| (intra 'clb' routing)                                                                         0.000     2.189
$auto$maccmap.cc:240:synth$7143.C[29].cin[0] (adder_carry at (53,11))                           0.000     2.189
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.226
$auto$maccmap.cc:240:synth$7143.C[29].sumout[0] (adder_carry at (53,11))                        0.000     2.226
| (intra 'clb' routing)                                                                         0.000     2.226
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].D[0] (dffre at (53,11))                       0.000     2.226
data arrival time                                                                                         2.226

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28].C[0] (dffre at (53,11))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.226
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.363


#Path 51
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     2.049
| (intra 'clb' routing)                                                                         0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                          0.000     2.069
| (intra 'clb' routing)                                                                         0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                           0.000     2.069
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry at (53,12))                          0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
| (OPIN:344257 side: (BOTTOM,) (53,12,0)0))                                                     0.000     2.089
| (IPIN:330674 side: (TOP,) (53,11,0)0))                                                        0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry at (53,11))                           0.000     2.089
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry at (53,11))                          0.000     2.109
| (intra 'clb' routing)                                                                         0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry at (53,11))                           0.000     2.109
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry at (53,11))                          0.000     2.129
| (intra 'clb' routing)                                                                         0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry at (53,11))                           0.000     2.129
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry at (53,11))                          0.000     2.149
| (intra 'clb' routing)                                                                         0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry at (53,11))                           0.000     2.149
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.169
$auto$maccmap.cc:240:synth$7143.C[27].cout[0] (adder_carry at (53,11))                          0.000     2.169
| (intra 'clb' routing)                                                                         0.000     2.169
$auto$maccmap.cc:240:synth$7143.C[28].cin[0] (adder_carry at (53,11))                           0.000     2.169
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.206
$auto$maccmap.cc:240:synth$7143.C[28].sumout[0] (adder_carry at (53,11))                        0.000     2.206
| (intra 'clb' routing)                                                                         0.000     2.206
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].D[0] (dffre at (53,11))                       0.000     2.206
data arrival time                                                                                         2.206

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27].C[0] (dffre at (53,11))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.206
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.343


#Path 52
Startpoint: $abc$45733$lo0.Q[0] (dffre at (50,16) clocked by sys_clk)
Endpoint  : DATA_OUT_B2[10]_2.WDATA_A1[4] (RS_TDP36K at (52,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
$abc$45733$lo0.C[0] (dffre at (50,16))                                                          0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
$abc$45733$lo0.Q[0] (dffre at (50,16)) [clock-to-output]                                        0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:403416 side: (TOP,) (50,16,0)0))                                                        0.000     1.048
| (CHANX:1067572 L4 length:4 (50,16,0)-> (53,16,0))                                             0.119     1.167
| (IPIN:403597 side: (TOP,) (51,16,0)0))                                                        0.101     1.268
| (intra 'clb' routing)                                                                         0.085     1.353
VexRiscv.lastStageRegFileWrite_payload_data[4].in[1] (.names at (51,16))                        0.000     1.353
| (primitive '.names' combinational delay)                                                      0.099     1.452
VexRiscv.lastStageRegFileWrite_payload_data[4].out[0] (.names at (51,16))                       0.000     1.452
| (intra 'clb' routing)                                                                         0.085     1.537
WDATA_A1[4]_2.in[0] (.names at (51,16))                                                         0.000     1.537
| (primitive '.names' combinational delay)                                                      0.135     1.673
WDATA_A1[4]_2.out[0] (.names at (51,16))                                                        0.000     1.673
| (intra 'clb' routing)                                                                         0.000     1.673
| (OPIN:403574 side: (RIGHT,) (51,16,0)0))                                                      0.000     1.673
| (CHANY:1331579 L4 length:4 (51,16,0)-> (51,13,0))                                             0.119     1.792
| (CHANY:1331395 L4 length:4 (51,13,0)-> (51,10,0))                                             0.119     1.911
| (CHANX:1039268 L4 length:4 (52,9,0)-> (55,9,0))                                               0.119     2.030
| (IPIN:284499 side: (TOP,) (52,9,0)0))                                                         0.101     2.130
| (intra 'bram' routing)                                                                        0.000     2.130
DATA_OUT_B2[10]_2.WDATA_A1[4] (RS_TDP36K at (52,8))                                             0.000     2.130
data arrival time                                                                                         2.130

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'bram' routing)                                                                        0.000     0.894
DATA_OUT_B2[10]_2.CLK_A1[0] (RS_TDP36K at (52,8))                                               0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.099     0.796
data required time                                                                                        0.796
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.796
data arrival time                                                                                        -2.130
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.334


#Path 53
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     2.049
| (intra 'clb' routing)                                                                         0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                          0.000     2.069
| (intra 'clb' routing)                                                                         0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                           0.000     2.069
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry at (53,12))                          0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
| (OPIN:344257 side: (BOTTOM,) (53,12,0)0))                                                     0.000     2.089
| (IPIN:330674 side: (TOP,) (53,11,0)0))                                                        0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry at (53,11))                           0.000     2.089
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry at (53,11))                          0.000     2.109
| (intra 'clb' routing)                                                                         0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry at (53,11))                           0.000     2.109
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry at (53,11))                          0.000     2.129
| (intra 'clb' routing)                                                                         0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry at (53,11))                           0.000     2.129
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.149
$auto$maccmap.cc:240:synth$7143.C[26].cout[0] (adder_carry at (53,11))                          0.000     2.149
| (intra 'clb' routing)                                                                         0.000     2.149
$auto$maccmap.cc:240:synth$7143.C[27].cin[0] (adder_carry at (53,11))                           0.000     2.149
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.186
$auto$maccmap.cc:240:synth$7143.C[27].sumout[0] (adder_carry at (53,11))                        0.000     2.186
| (intra 'clb' routing)                                                                         0.000     2.186
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].D[0] (dffre at (53,11))                       0.000     2.186
data arrival time                                                                                         2.186

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26].C[0] (dffre at (53,11))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.186
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.323


#Path 54
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     2.049
| (intra 'clb' routing)                                                                         0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                          0.000     2.069
| (intra 'clb' routing)                                                                         0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                           0.000     2.069
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry at (53,12))                          0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
| (OPIN:344257 side: (BOTTOM,) (53,12,0)0))                                                     0.000     2.089
| (IPIN:330674 side: (TOP,) (53,11,0)0))                                                        0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry at (53,11))                           0.000     2.089
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry at (53,11))                          0.000     2.109
| (intra 'clb' routing)                                                                         0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry at (53,11))                           0.000     2.109
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.129
$auto$maccmap.cc:240:synth$7143.C[25].cout[0] (adder_carry at (53,11))                          0.000     2.129
| (intra 'clb' routing)                                                                         0.000     2.129
$auto$maccmap.cc:240:synth$7143.C[26].cin[0] (adder_carry at (53,11))                           0.000     2.129
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.166
$auto$maccmap.cc:240:synth$7143.C[26].sumout[0] (adder_carry at (53,11))                        0.000     2.166
| (intra 'clb' routing)                                                                         0.000     2.166
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].D[0] (dffre at (53,11))                       0.000     2.166
data arrival time                                                                                         2.166

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25].C[0] (dffre at (53,11))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.166
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.303


#Path 55
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     2.049
| (intra 'clb' routing)                                                                         0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                          0.000     2.069
| (intra 'clb' routing)                                                                         0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                           0.000     2.069
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry at (53,12))                          0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
| (OPIN:344257 side: (BOTTOM,) (53,12,0)0))                                                     0.000     2.089
| (IPIN:330674 side: (TOP,) (53,11,0)0))                                                        0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry at (53,11))                           0.000     2.089
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.109
$auto$maccmap.cc:240:synth$7143.C[24].cout[0] (adder_carry at (53,11))                          0.000     2.109
| (intra 'clb' routing)                                                                         0.000     2.109
$auto$maccmap.cc:240:synth$7143.C[25].cin[0] (adder_carry at (53,11))                           0.000     2.109
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.146
$auto$maccmap.cc:240:synth$7143.C[25].sumout[0] (adder_carry at (53,11))                        0.000     2.146
| (intra 'clb' routing)                                                                         0.000     2.146
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].D[0] (dffre at (53,11))                       0.000     2.146
data arrival time                                                                                         2.146

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24].C[0] (dffre at (53,11))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.146
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.283


#Path 56
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].D[0] (dffre at (53,11) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     2.049
| (intra 'clb' routing)                                                                         0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                          0.000     2.069
| (intra 'clb' routing)                                                                         0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                           0.000     2.069
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.089
$auto$maccmap.cc:240:synth$7143.C[23].cout[0] (adder_carry at (53,12))                          0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
| (OPIN:344257 side: (BOTTOM,) (53,12,0)0))                                                     0.000     2.089
| (IPIN:330674 side: (TOP,) (53,11,0)0))                                                        0.000     2.089
| (intra 'clb' routing)                                                                         0.000     2.089
$auto$maccmap.cc:240:synth$7143.C[24].cin[0] (adder_carry at (53,11))                           0.000     2.089
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.126
$auto$maccmap.cc:240:synth$7143.C[24].sumout[0] (adder_carry at (53,11))                        0.000     2.126
| (intra 'clb' routing)                                                                         0.000     2.126
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].D[0] (dffre at (53,11))                       0.000     2.126
data arrival time                                                                                         2.126

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].C[0] (dffre at (53,11))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.126
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.263


#Path 57
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     2.049
| (intra 'clb' routing)                                                                         0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.069
$auto$maccmap.cc:240:synth$7143.C[22].cout[0] (adder_carry at (53,12))                          0.000     2.069
| (intra 'clb' routing)                                                                         0.000     2.069
$auto$maccmap.cc:240:synth$7143.C[23].cin[0] (adder_carry at (53,12))                           0.000     2.069
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.106
$auto$maccmap.cc:240:synth$7143.C[23].sumout[0] (adder_carry at (53,12))                        0.000     2.106
| (intra 'clb' routing)                                                                         0.000     2.106
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].D[0] (dffre at (53,12))                       0.000     2.106
data arrival time                                                                                         2.106

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22].C[0] (dffre at (53,12))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.106
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.243


#Path 58
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.049
$auto$maccmap.cc:240:synth$7143.C[21].cout[0] (adder_carry at (53,12))                          0.000     2.049
| (intra 'clb' routing)                                                                         0.000     2.049
$auto$maccmap.cc:240:synth$7143.C[22].cin[0] (adder_carry at (53,12))                           0.000     2.049
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.086
$auto$maccmap.cc:240:synth$7143.C[22].sumout[0] (adder_carry at (53,12))                        0.000     2.086
| (intra 'clb' routing)                                                                         0.000     2.086
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].D[0] (dffre at (53,12))                       0.000     2.086
data arrival time                                                                                         2.086

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21].C[0] (dffre at (53,12))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.086
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.223


#Path 59
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.029
$auto$maccmap.cc:240:synth$7143.C[20].cout[0] (adder_carry at (53,12))                          0.000     2.029
| (intra 'clb' routing)                                                                         0.000     2.029
$auto$maccmap.cc:240:synth$7143.C[21].cin[0] (adder_carry at (53,12))                           0.000     2.029
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.066
$auto$maccmap.cc:240:synth$7143.C[21].sumout[0] (adder_carry at (53,12))                        0.000     2.066
| (intra 'clb' routing)                                                                         0.000     2.066
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].D[0] (dffre at (53,12))                       0.000     2.066
data arrival time                                                                                         2.066

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20].C[0] (dffre at (53,12))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.066
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.203


#Path 60
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.020     2.009
$auto$maccmap.cc:240:synth$7143.C[19].cout[0] (adder_carry at (53,12))                          0.000     2.009
| (intra 'clb' routing)                                                                         0.000     2.009
$auto$maccmap.cc:240:synth$7143.C[20].cin[0] (adder_carry at (53,12))                           0.000     2.009
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.046
$auto$maccmap.cc:240:synth$7143.C[20].sumout[0] (adder_carry at (53,12))                        0.000     2.046
| (intra 'clb' routing)                                                                         0.000     2.046
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].D[0] (dffre at (53,12))                       0.000     2.046
data arrival time                                                                                         2.046

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19].C[0] (dffre at (53,12))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.046
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.183


#Path 61
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.989
$auto$maccmap.cc:240:synth$7143.C[18].cout[0] (adder_carry at (53,12))                          0.000     1.989
| (intra 'clb' routing)                                                                         0.000     1.989
$auto$maccmap.cc:240:synth$7143.C[19].cin[0] (adder_carry at (53,12))                           0.000     1.989
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.026
$auto$maccmap.cc:240:synth$7143.C[19].sumout[0] (adder_carry at (53,12))                        0.000     2.026
| (intra 'clb' routing)                                                                         0.000     2.026
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].D[0] (dffre at (53,12))                       0.000     2.026
data arrival time                                                                                         2.026

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18].C[0] (dffre at (53,12))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.026
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.164


#Path 62
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.969
$auto$maccmap.cc:240:synth$7143.C[17].cout[0] (adder_carry at (53,12))                          0.000     1.969
| (intra 'clb' routing)                                                                         0.000     1.969
$auto$maccmap.cc:240:synth$7143.C[18].cin[0] (adder_carry at (53,12))                           0.000     1.969
| (primitive 'adder_carry' combinational delay)                                                 0.037     2.006
$auto$maccmap.cc:240:synth$7143.C[18].sumout[0] (adder_carry at (53,12))                        0.000     2.006
| (intra 'clb' routing)                                                                         0.000     2.006
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].D[0] (dffre at (53,12))                       0.000     2.006
data arrival time                                                                                         2.006

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17].C[0] (dffre at (53,12))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -2.006
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.144


#Path 63
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[5] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[5].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[5] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284362 side: (TOP,) (52,10,0)0))                                                     0.000     1.240
| (CHANX:1043123 L4 length:4 (52,10,0)-> (49,10,0))                                          0.119     1.359
| (CHANY:1328520 L4 length:4 (50,11,0)-> (50,14,0))                                          0.119     1.478
| (CHANX:1055404 L1 length:1 (51,13,0)-> (51,13,0))                                          0.061     1.539
| (CHANY:1331652 L4 length:4 (51,14,0)-> (51,17,0))                                          0.119     1.657
| (IPIN:375519 side: (RIGHT,) (51,14,0)0))                                                   0.101     1.758
| (intra 'clb' routing)                                                                      0.085     1.843
VexRiscv._zz_RegFilePlugin_regFile_port0[5].in[0] (.names at (51,14))                        0.000     1.843
| (primitive '.names' combinational delay)                                                   0.148     1.991
VexRiscv._zz_RegFilePlugin_regFile_port0[5].out[0] (.names at (51,14))                       0.000     1.991
| (intra 'clb' routing)                                                                      0.000     1.991
VexRiscv.execute_RS1[5].D[0] (dffre at (51,14))                                              0.000     1.991
data arrival time                                                                                      1.991

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[5].C[0] (dffre at (51,14))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.991
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -1.128


#Path 64
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.949
$auto$maccmap.cc:240:synth$7143.C[16].cout[0] (adder_carry at (53,12))                          0.000     1.949
| (intra 'clb' routing)                                                                         0.000     1.949
$auto$maccmap.cc:240:synth$7143.C[17].cin[0] (adder_carry at (53,12))                           0.000     1.949
| (primitive 'adder_carry' combinational delay)                                                 0.037     1.986
$auto$maccmap.cc:240:synth$7143.C[17].sumout[0] (adder_carry at (53,12))                        0.000     1.986
| (intra 'clb' routing)                                                                         0.000     1.986
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].D[0] (dffre at (53,12))                       0.000     1.986
data arrival time                                                                                         1.986

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16].C[0] (dffre at (53,12))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -1.986
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.124


#Path 65
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[7] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[7].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[7] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284364 side: (TOP,) (52,10,0)0))                                                     0.000     1.240
| (CHANX:1043286 L1 length:1 (52,10,0)-> (52,10,0))                                          0.061     1.301
| (CHANY:1334362 L4 length:4 (52,11,0)-> (52,14,0))                                          0.119     1.420
| (CHANX:1055586 L4 length:4 (53,13,0)-> (56,13,0))                                          0.119     1.539
| (CHANX:1055606 L1 length:1 (54,13,0)-> (54,13,0))                                          0.061     1.600
| (IPIN:358045 side: (TOP,) (54,13,0)0))                                                     0.101     1.700
| (intra 'clb' routing)                                                                      0.085     1.785
VexRiscv._zz_RegFilePlugin_regFile_port0[7].in[0] (.names at (54,13))                        0.000     1.785
| (primitive '.names' combinational delay)                                                   0.197     1.982
VexRiscv._zz_RegFilePlugin_regFile_port0[7].out[0] (.names at (54,13))                       0.000     1.982
| (intra 'clb' routing)                                                                      0.000     1.982
VexRiscv.execute_RS1[7].D[0] (dffre at (54,13))                                              0.000     1.982
data arrival time                                                                                      1.982

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[7].C[0] (dffre at (54,13))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.982
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -1.119


#Path 66
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].D[0] (dffre at (53,12) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.930
$auto$maccmap.cc:240:synth$7143.C[15].cout[0] (adder_carry at (53,13))                          0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
| (OPIN:357869 side: (BOTTOM,) (53,13,0)0))                                                     0.000     1.930
| (IPIN:344286 side: (TOP,) (53,12,0)0))                                                        0.000     1.930
| (intra 'clb' routing)                                                                         0.000     1.930
$auto$maccmap.cc:240:synth$7143.C[16].cin[0] (adder_carry at (53,12))                           0.000     1.930
| (primitive 'adder_carry' combinational delay)                                                 0.037     1.967
$auto$maccmap.cc:240:synth$7143.C[16].sumout[0] (adder_carry at (53,12))                        0.000     1.967
| (intra 'clb' routing)                                                                         0.000     1.967
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].D[0] (dffre at (53,12))                       0.000     1.967
data arrival time                                                                                         1.967

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].C[0] (dffre at (53,12))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -1.967
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.104


#Path 67
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[11] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[27].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.294     1.188
DATA_OUT_B2[10]_2.RDATA_B2[11] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.188
| (intra 'bram' routing)                                                                      0.000     1.188
| (OPIN:284356 side: (RIGHT,) (52,9,0)0))                                                     0.000     1.188
| (CHANY:1334206 L1 length:1 (52,9,0)-> (52,9,0))                                             0.061     1.249
| (CHANX:1039310 L4 length:4 (53,9,0)-> (56,9,0))                                             0.119     1.368
| (CHANX:1039354 L1 length:1 (54,9,0)-> (54,9,0))                                             0.061     1.429
| (CHANY:1340118 L4 length:4 (54,10,0)-> (54,13,0))                                           0.119     1.548
| (IPIN:330839 side: (RIGHT,) (54,11,0)0))                                                    0.101     1.649
| (intra 'clb' routing)                                                                       0.085     1.734
VexRiscv._zz_RegFilePlugin_regFile_port0[27].in[0] (.names at (54,11))                        0.000     1.734
| (primitive '.names' combinational delay)                                                    0.218     1.952
VexRiscv._zz_RegFilePlugin_regFile_port0[27].out[0] (.names at (54,11))                       0.000     1.952
| (intra 'clb' routing)                                                                       0.000     1.952
VexRiscv.execute_RS1[27].D[0] (dffre at (54,11))                                              0.000     1.952
data arrival time                                                                                       1.952

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[27].C[0] (dffre at (54,11))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.952
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.089


#Path 68
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.910
$auto$maccmap.cc:240:synth$7143.C[14].cout[0] (adder_carry at (53,13))                          0.000     1.910
| (intra 'clb' routing)                                                                         0.000     1.910
$auto$maccmap.cc:240:synth$7143.C[15].cin[0] (adder_carry at (53,13))                           0.000     1.910
| (primitive 'adder_carry' combinational delay)                                                 0.037     1.947
$auto$maccmap.cc:240:synth$7143.C[15].sumout[0] (adder_carry at (53,13))                        0.000     1.947
| (intra 'clb' routing)                                                                         0.000     1.947
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].D[0] (dffre at (53,13))                       0.000     1.947
data arrival time                                                                                         1.947

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14].C[0] (dffre at (53,13))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -1.947
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.084


#Path 69
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[4] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[4].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[4] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284361 side: (TOP,) (52,10,0)0))                                                     0.000     1.240
| (CHANX:1043280 L1 length:1 (52,10,0)-> (52,10,0))                                          0.061     1.301
| (CHANY:1334368 L4 length:4 (52,11,0)-> (52,14,0))                                          0.119     1.420
| (CHANX:1059395 L4 length:4 (52,14,0)-> (49,14,0))                                          0.119     1.539
| (IPIN:375488 side: (TOP,) (51,14,0)0))                                                     0.101     1.639
| (intra 'clb' routing)                                                                      0.085     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[4].in[0] (.names at (51,14))                        0.000     1.724
| (primitive '.names' combinational delay)                                                   0.218     1.942
VexRiscv._zz_RegFilePlugin_regFile_port0[4].out[0] (.names at (51,14))                       0.000     1.942
| (intra 'clb' routing)                                                                      0.000     1.942
VexRiscv.execute_RS1[4].D[0] (dffre at (51,14))                                              0.000     1.942
data arrival time                                                                                      1.942

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[4].C[0] (dffre at (51,14))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.942
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -1.080


#Path 70
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[2] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[2].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[2] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284359 side: (TOP,) (52,10,0)0))                                                     0.000     1.240
| (CHANX:1043133 L4 length:4 (52,10,0)-> (49,10,0))                                          0.119     1.359
| (CHANY:1328550 L4 length:4 (50,11,0)-> (50,14,0))                                          0.119     1.478
| (CHANX:1059526 L4 length:4 (51,14,0)-> (54,14,0))                                          0.119     1.596
| (IPIN:375487 side: (TOP,) (51,14,0)0))                                                     0.101     1.697
| (intra 'clb' routing)                                                                      0.085     1.782
VexRiscv._zz_RegFilePlugin_regFile_port0[2].in[0] (.names at (51,14))                        0.000     1.782
| (primitive '.names' combinational delay)                                                   0.148     1.930
VexRiscv._zz_RegFilePlugin_regFile_port0[2].out[0] (.names at (51,14))                       0.000     1.930
| (intra 'clb' routing)                                                                      0.000     1.930
VexRiscv.execute_RS1[2].D[0] (dffre at (51,14))                                              0.000     1.930
data arrival time                                                                                      1.930

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[2].C[0] (dffre at (51,14))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.930
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -1.067


#Path 71
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.890
$auto$maccmap.cc:240:synth$7143.C[13].cout[0] (adder_carry at (53,13))                          0.000     1.890
| (intra 'clb' routing)                                                                         0.000     1.890
$auto$maccmap.cc:240:synth$7143.C[14].cin[0] (adder_carry at (53,13))                           0.000     1.890
| (primitive 'adder_carry' combinational delay)                                                 0.037     1.927
$auto$maccmap.cc:240:synth$7143.C[14].sumout[0] (adder_carry at (53,13))                        0.000     1.927
| (intra 'clb' routing)                                                                         0.000     1.927
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].D[0] (dffre at (53,13))                       0.000     1.927
data arrival time                                                                                         1.927

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13].C[0] (dffre at (53,13))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -1.927
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.064


#Path 72
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[12] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[12].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[12] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                      0.000     1.240
| (OPIN:284369 side: (RIGHT,) (52,10,0)0))                                                    0.000     1.240
| (CHANY:1334280 L4 length:4 (52,10,0)-> (52,13,0))                                           0.119     1.359
| (CHANY:1334444 L1 length:1 (52,13,0)-> (52,13,0))                                           0.061     1.420
| (CHANX:1055584 L4 length:4 (53,13,0)-> (56,13,0))                                           0.119     1.539
| (IPIN:358039 side: (TOP,) (54,13,0)0))                                                      0.101     1.639
| (intra 'clb' routing)                                                                       0.085     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[12].in[0] (.names at (54,13))                        0.000     1.724
| (primitive '.names' combinational delay)                                                    0.197     1.921
VexRiscv._zz_RegFilePlugin_regFile_port0[12].out[0] (.names at (54,13))                       0.000     1.921
| (intra 'clb' routing)                                                                       0.000     1.921
VexRiscv.execute_RS1[12].D[0] (dffre at (54,13))                                              0.000     1.921
data arrival time                                                                                       1.921

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[12].C[0] (dffre at (54,13))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.921
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.058


#Path 73
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[11] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[11].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[11] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                      0.000     1.240
| (OPIN:284368 side: (TOP,) (52,10,0)0))                                                      0.000     1.240
| (CHANX:1043326 L4 length:4 (52,10,0)-> (55,10,0))                                           0.119     1.359
| (CHANX:1043404 L1 length:1 (54,10,0)-> (54,10,0))                                           0.061     1.420
| (CHANY:1340196 L4 length:4 (54,11,0)-> (54,14,0))                                           0.119     1.539
| (CHANX:1055617 L1 length:1 (54,13,0)-> (54,13,0))                                           0.061     1.600
| (IPIN:358034 side: (TOP,) (54,13,0)0))                                                      0.101     1.700
| (intra 'clb' routing)                                                                       0.085     1.785
VexRiscv._zz_RegFilePlugin_regFile_port0[11].in[0] (.names at (54,13))                        0.000     1.785
| (primitive '.names' combinational delay)                                                    0.136     1.921
VexRiscv._zz_RegFilePlugin_regFile_port0[11].out[0] (.names at (54,13))                       0.000     1.921
| (intra 'clb' routing)                                                                       0.000     1.921
VexRiscv.execute_RS1[11].D[0] (dffre at (54,13))                                              0.000     1.921
data arrival time                                                                                       1.921

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[11].C[0] (dffre at (54,13))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.921
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.058


#Path 74
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.870
$auto$maccmap.cc:240:synth$7143.C[12].cout[0] (adder_carry at (53,13))                          0.000     1.870
| (intra 'clb' routing)                                                                         0.000     1.870
$auto$maccmap.cc:240:synth$7143.C[13].cin[0] (adder_carry at (53,13))                           0.000     1.870
| (primitive 'adder_carry' combinational delay)                                                 0.037     1.907
$auto$maccmap.cc:240:synth$7143.C[13].sumout[0] (adder_carry at (53,13))                        0.000     1.907
| (intra 'clb' routing)                                                                         0.000     1.907
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].D[0] (dffre at (53,13))                       0.000     1.907
data arrival time                                                                                         1.907

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12].C[0] (dffre at (53,13))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -1.907
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.044


#Path 75
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[8] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[24].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.294     1.188
DATA_OUT_B2[10]_2.RDATA_B2[8] (RS_TDP36K at (52,8)) [clock-to-output]                         0.000     1.188
| (intra 'bram' routing)                                                                      0.000     1.188
| (OPIN:284353 side: (RIGHT,) (52,9,0)0))                                                     0.000     1.188
| (CHANY:1334216 L4 length:4 (52,9,0)-> (52,12,0))                                            0.119     1.307
| (CHANY:1334314 L1 length:1 (52,11,0)-> (52,11,0))                                           0.061     1.368
| (CHANX:1047458 L4 length:4 (53,11,0)-> (56,11,0))                                           0.119     1.487
| (IPIN:330803 side: (TOP,) (54,11,0)0))                                                      0.101     1.588
| (intra 'clb' routing)                                                                       0.085     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[24].in[0] (.names at (54,11))                        0.000     1.673
| (primitive '.names' combinational delay)                                                    0.218     1.891
VexRiscv._zz_RegFilePlugin_regFile_port0[24].out[0] (.names at (54,11))                       0.000     1.891
| (intra 'clb' routing)                                                                       0.000     1.891
VexRiscv.execute_RS1[24].D[0] (dffre at (54,11))                                              0.000     1.891
data arrival time                                                                                       1.891

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[24].C[0] (dffre at (54,11))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.891
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.028


#Path 76
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.850
$auto$maccmap.cc:240:synth$7143.C[11].cout[0] (adder_carry at (53,13))                          0.000     1.850
| (intra 'clb' routing)                                                                         0.000     1.850
$auto$maccmap.cc:240:synth$7143.C[12].cin[0] (adder_carry at (53,13))                           0.000     1.850
| (primitive 'adder_carry' combinational delay)                                                 0.037     1.887
$auto$maccmap.cc:240:synth$7143.C[12].sumout[0] (adder_carry at (53,13))                        0.000     1.887
| (intra 'clb' routing)                                                                         0.000     1.887
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].D[0] (dffre at (53,13))                       0.000     1.887
data arrival time                                                                                         1.887

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11].C[0] (dffre at (53,13))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -1.887
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.024


#Path 77
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[14] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[14].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[14] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                      0.000     1.240
| (OPIN:284371 side: (RIGHT,) (52,10,0)0))                                                    0.000     1.240
| (CHANY:1334300 L4 length:4 (52,10,0)-> (52,13,0))                                           0.119     1.359
| (CHANY:1334440 L1 length:1 (52,13,0)-> (52,13,0))                                           0.061     1.420
| (CHANX:1055588 L4 length:4 (53,13,0)-> (56,13,0))                                           0.119     1.539
| (CHANX:1055612 L1 length:1 (54,13,0)-> (54,13,0))                                           0.061     1.600
| (IPIN:358032 side: (TOP,) (54,13,0)0))                                                      0.101     1.700
| (intra 'clb' routing)                                                                       0.085     1.785
VexRiscv._zz_RegFilePlugin_regFile_port0[14].in[0] (.names at (54,13))                        0.000     1.785
| (primitive '.names' combinational delay)                                                    0.099     1.885
VexRiscv._zz_RegFilePlugin_regFile_port0[14].out[0] (.names at (54,13))                       0.000     1.885
| (intra 'clb' routing)                                                                       0.000     1.885
VexRiscv.execute_RS1[14].D[0] (dffre at (54,13))                                              0.000     1.885
data arrival time                                                                                       1.885

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[14].C[0] (dffre at (54,13))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.885
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.022


#Path 78
Startpoint: VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].Q[0] (dffre at (53,14) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0].D[0] (dffre at (54,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].C[0] (dffre at (53,14))                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0].Q[0] (dffre at (53,14)) [clock-to-output]      0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:376491 side: (TOP,) (53,14,0)0))                                                        0.000     1.048
| (CHANX:1059599 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.109
| (CHANY:1334367 L4 length:4 (52,14,0)-> (52,11,0))                                             0.119     1.228
| (CHANX:1047343 L1 length:1 (52,11,0)-> (52,11,0))                                             0.061     1.289
| (CHANY:1331263 L4 length:4 (51,11,0)-> (51,8,0))                                              0.119     1.408
| (CHANX:1031136 L4 length:4 (52,7,0)-> (55,7,0))                                               0.119     1.527
| (CHANY:1339956 L1 length:1 (54,8,0)-> (54,8,0))                                               0.061     1.588
| (IPIN:284980 side: (RIGHT,) (54,8,0)0))                                                       0.101     1.689
| (intra 'clb' routing)                                                                         0.184     1.873
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0].D[0] (dffre at (54,8))                       0.000     1.873
data arrival time                                                                                         1.873

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0].C[0] (dffre at (54,8))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -1.873
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.010


#Path 79
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[1] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[17].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.294     1.188
DATA_OUT_B2[10]_2.RDATA_B2[1] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.188
| (intra 'bram' routing)                                                                     0.000     1.188
| (OPIN:284206 side: (RIGHT,) (52,8,0)0))                                                    0.000     1.188
| (CHANY:1334134 L1 length:1 (52,8,0)-> (52,8,0))                                            0.061     1.249
| (CHANX:1035254 L4 length:4 (53,8,0)-> (56,8,0))                                            0.119     1.368
| (CHANY:1336883 L4 length:4 (53,8,0)-> (53,5,0))                                            0.119     1.487
| (IPIN:284811 side: (RIGHT,) (53,8,0)0))                                                    0.101     1.588
| (intra 'clb' routing)                                                                      0.085     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[17].in[0] (.names at (53,8))                        0.000     1.673
| (primitive '.names' combinational delay)                                                   0.197     1.870
VexRiscv._zz_RegFilePlugin_regFile_port0[17].out[0] (.names at (53,8))                       0.000     1.870
| (intra 'clb' routing)                                                                      0.000     1.870
VexRiscv.execute_RS1[17].D[0] (dffre at (53,8))                                              0.000     1.870
data arrival time                                                                                      1.870

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[17].C[0] (dffre at (53,8))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.870
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -1.007


#Path 80
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[10] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[26].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.294     1.188
DATA_OUT_B2[10]_2.RDATA_B2[10] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.188
| (intra 'bram' routing)                                                                      0.000     1.188
| (OPIN:284355 side: (RIGHT,) (52,9,0)0))                                                     0.000     1.188
| (CHANY:1334220 L4 length:4 (52,9,0)-> (52,12,0))                                            0.119     1.307
| (CHANY:1334326 L1 length:1 (52,11,0)-> (52,11,0))                                           0.061     1.368
| (CHANX:1047446 L4 length:4 (53,11,0)-> (56,11,0))                                           0.119     1.487
| (IPIN:330811 side: (TOP,) (54,11,0)0))                                                      0.101     1.588
| (intra 'clb' routing)                                                                       0.085     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[26].in[0] (.names at (54,11))                        0.000     1.673
| (primitive '.names' combinational delay)                                                    0.197     1.870
VexRiscv._zz_RegFilePlugin_regFile_port0[26].out[0] (.names at (54,11))                       0.000     1.870
| (intra 'clb' routing)                                                                       0.000     1.870
VexRiscv.execute_RS1[26].D[0] (dffre at (54,11))                                              0.000     1.870
data arrival time                                                                                       1.870

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[26].C[0] (dffre at (54,11))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.870
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -1.007


#Path 81
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                               0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                        0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                             0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                      0.101     1.390
| (intra 'clb' routing)                                                                         0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                             -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                 0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                           0.000     1.710
| (intra 'clb' routing)                                                                         0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                            0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                           0.000     1.730
| (intra 'clb' routing)                                                                         0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                            0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                           0.000     1.750
| (intra 'clb' routing)                                                                         0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                            0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                           0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                     0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                        0.000     1.770
| (intra 'clb' routing)                                                                         0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                            0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                           0.000     1.790
| (intra 'clb' routing)                                                                         0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                            0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                           0.000     1.810
| (intra 'clb' routing)                                                                         0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                           0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                 0.020     1.830
$auto$maccmap.cc:240:synth$7143.C[10].cout[0] (adder_carry at (53,13))                          0.000     1.830
| (intra 'clb' routing)                                                                         0.000     1.830
$auto$maccmap.cc:240:synth$7143.C[11].cin[0] (adder_carry at (53,13))                           0.000     1.830
| (primitive 'adder_carry' combinational delay)                                                 0.037     1.867
$auto$maccmap.cc:240:synth$7143.C[11].sumout[0] (adder_carry at (53,13))                        0.000     1.867
| (intra 'clb' routing)                                                                         0.000     1.867
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].D[0] (dffre at (53,13))                       0.000     1.867
data arrival time                                                                                         1.867

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10].C[0] (dffre at (53,13))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -1.867
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -1.004


#Path 82
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[0] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[0].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[0] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284357 side: (TOP,) (52,10,0)0))                                                     0.000     1.240
| (CHANX:1043273 L1 length:1 (52,10,0)-> (52,10,0))                                          0.061     1.301
| (CHANY:1331462 L4 length:4 (51,11,0)-> (51,14,0))                                          0.119     1.420
| (CHANX:1059465 L1 length:1 (51,14,0)-> (51,14,0))                                          0.061     1.481
| (IPIN:375499 side: (TOP,) (51,14,0)0))                                                     0.101     1.581
| (intra 'clb' routing)                                                                      0.085     1.666
VexRiscv._zz_RegFilePlugin_regFile_port0[0].in[0] (.names at (51,14))                        0.000     1.666
| (primitive '.names' combinational delay)                                                   0.197     1.863
VexRiscv._zz_RegFilePlugin_regFile_port0[0].out[0] (.names at (51,14))                       0.000     1.863
| (intra 'clb' routing)                                                                      0.000     1.863
VexRiscv.execute_RS1[0].D[0] (dffre at (51,14))                                              0.000     1.863
data arrival time                                                                                      1.863

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[0].C[0] (dffre at (51,14))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.863
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -1.001


#Path 83
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[1] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[1].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[1] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284358 side: (TOP,) (52,10,0)0))                                                     0.000     1.240
| (CHANX:1043131 L4 length:4 (52,10,0)-> (49,10,0))                                          0.119     1.359
| (CHANY:1331454 L4 length:4 (51,11,0)-> (51,14,0))                                          0.119     1.478
| (IPIN:375518 side: (RIGHT,) (51,14,0)0))                                                   0.101     1.578
| (intra 'clb' routing)                                                                      0.085     1.663
VexRiscv._zz_RegFilePlugin_regFile_port0[1].in[0] (.names at (51,14))                        0.000     1.663
| (primitive '.names' combinational delay)                                                   0.197     1.860
VexRiscv._zz_RegFilePlugin_regFile_port0[1].out[0] (.names at (51,14))                       0.000     1.860
| (intra 'clb' routing)                                                                      0.000     1.860
VexRiscv.execute_RS1[1].D[0] (dffre at (51,14))                                              0.000     1.860
data arrival time                                                                                      1.860

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[1].C[0] (dffre at (51,14))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.860
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.998


#Path 84
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[9] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[9].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[9] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284366 side: (TOP,) (52,10,0)0))                                                     0.000     1.240
| (CHANX:1043322 L4 length:4 (52,10,0)-> (55,10,0))                                          0.119     1.359
| (CHANY:1340194 L4 length:4 (54,11,0)-> (54,14,0))                                          0.119     1.478
| (IPIN:358056 side: (RIGHT,) (54,13,0)0))                                                   0.101     1.578
| (intra 'clb' routing)                                                                      0.085     1.663
VexRiscv._zz_RegFilePlugin_regFile_port0[9].in[0] (.names at (54,13))                        0.000     1.663
| (primitive '.names' combinational delay)                                                   0.197     1.860
VexRiscv._zz_RegFilePlugin_regFile_port0[9].out[0] (.names at (54,13))                       0.000     1.860
| (intra 'clb' routing)                                                                      0.000     1.860
VexRiscv.execute_RS1[9].D[0] (dffre at (54,13))                                              0.000     1.860
data arrival time                                                                                      1.860

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[9].C[0] (dffre at (54,13))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.860
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.998


#Path 85
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[3] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[3].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[3] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284360 side: (TOP,) (52,10,0)0))                                                     0.000     1.240
| (CHANX:1043278 L1 length:1 (52,10,0)-> (52,10,0))                                          0.061     1.301
| (CHANY:1334370 L4 length:4 (52,11,0)-> (52,14,0))                                          0.119     1.420
| (CHANX:1059397 L4 length:4 (52,14,0)-> (49,14,0))                                          0.119     1.539
| (IPIN:375500 side: (TOP,) (51,14,0)0))                                                     0.101     1.639
| (intra 'clb' routing)                                                                      0.085     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[3].in[0] (.names at (51,14))                        0.000     1.724
| (primitive '.names' combinational delay)                                                   0.135     1.860
VexRiscv._zz_RegFilePlugin_regFile_port0[3].out[0] (.names at (51,14))                       0.000     1.860
| (intra 'clb' routing)                                                                      0.000     1.860
VexRiscv.execute_RS1[3].D[0] (dffre at (51,14))                                              0.000     1.860
data arrival time                                                                                      1.860

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.860
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.997


#Path 86
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[13] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[13].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[13] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                      0.000     1.240
| (OPIN:284370 side: (RIGHT,) (52,10,0)0))                                                    0.000     1.240
| (CHANY:1334282 L4 length:4 (52,10,0)-> (52,13,0))                                           0.119     1.359
| (CHANY:1334450 L1 length:1 (52,13,0)-> (52,13,0))                                           0.061     1.420
| (CHANX:1055578 L4 length:4 (53,13,0)-> (56,13,0))                                           0.119     1.539
| (IPIN:358035 side: (TOP,) (54,13,0)0))                                                      0.101     1.639
| (intra 'clb' routing)                                                                       0.085     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[13].in[0] (.names at (54,13))                        0.000     1.724
| (primitive '.names' combinational delay)                                                    0.135     1.860
VexRiscv._zz_RegFilePlugin_regFile_port0[13].out[0] (.names at (54,13))                       0.000     1.860
| (intra 'clb' routing)                                                                       0.000     1.860
VexRiscv.execute_RS1[13].D[0] (dffre at (54,13))                                              0.000     1.860
data arrival time                                                                                       1.860

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[13].C[0] (dffre at (54,13))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.860
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.997


#Path 87
Startpoint: main_uart_rx_fifo_level0[1].Q[0] (dffre at (51,36) clocked by sys_clk)
Endpoint  : main_uart_rx_fifo_level0[1].D[0] (dffre at (51,36) clocked by sys_clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
main_uart_rx_fifo_level0[1].C[0] (dffre at (51,36))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                             0.154     1.048
main_uart_rx_fifo_level0[1].Q[0] (dffre at (51,36)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                   0.282     1.330
| (OPIN:711047 side: (RIGHT,) (51,36,0)0))                                0.000     1.330
| (CHANY:1332861 L4 length:4 (51,36,0)-> (51,33,0))                       0.119     1.449
| (IPIN:711096 side: (RIGHT,) (51,36,0)0))                                0.101     1.550
| (intra 'clb' routing)                                                   0.085     1.635
$abc$49251$li019_li019.in[0] (.names at (51,36))                          0.000     1.635
| (primitive '.names' combinational delay)                                0.218     1.853
$abc$49251$li019_li019.out[0] (.names at (51,36))                         0.000     1.853
| (intra 'clb' routing)                                                   0.000     1.853
main_uart_rx_fifo_level0[1].D[0] (dffre at (51,36))                       0.000     1.853
data arrival time                                                                   1.853

clock sys_clk (rise edge)                                                 0.000     0.000
clock source latency                                                      0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                      0.000     0.000
| (intra 'io' routing)                                                    0.894     0.894
| (inter-block routing:global net)                                        0.000     0.894
| (intra 'clb' routing)                                                   0.000     0.894
main_uart_rx_fifo_level0[1].C[0] (dffre at (51,36))                       0.000     0.894
clock uncertainty                                                         0.000     0.894
cell setup time                                                          -0.032     0.863
data required time                                                                  0.863
-----------------------------------------------------------------------------------------
data required time                                                                  0.863
data arrival time                                                                  -1.853
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.990


#Path 88
Startpoint: VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].Q[0] (dffre at (53,14) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].D[0] (dffre at (54,8) clocked by sys_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].C[0] (dffre at (53,14))                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                   0.154     1.048
VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1].Q[0] (dffre at (53,14)) [clock-to-output]      0.000     1.048
| (intra 'clb' routing)                                                                         0.000     1.048
| (OPIN:376494 side: (TOP,) (53,14,0)0))                                                        0.000     1.048
| (CHANX:1059605 L1 length:1 (53,14,0)-> (53,14,0))                                             0.061     1.109
| (CHANY:1334361 L4 length:4 (52,14,0)-> (52,11,0))                                             0.119     1.228
| (CHANX:1043386 L4 length:4 (53,10,0)-> (56,10,0))                                             0.119     1.347
| (CHANY:1339937 L4 length:4 (54,10,0)-> (54,7,0))                                              0.119     1.466
| (IPIN:284960 side: (RIGHT,) (54,8,0)0))                                                       0.101     1.567
| (intra 'clb' routing)                                                                         0.282     1.849
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].D[0] (dffre at (54,8))                       0.000     1.849
data arrival time                                                                                         1.849

clock sys_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                            0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.894     0.894
| (inter-block routing:global net)                                                              0.000     0.894
| (intra 'clb' routing)                                                                         0.000     0.894
VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1].C[0] (dffre at (54,8))                       0.000     0.894
clock uncertainty                                                                               0.000     0.894
cell setup time                                                                                -0.032     0.863
data required time                                                                                        0.863
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.863
data arrival time                                                                                        -1.849
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -0.986


#Path 89
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                       0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                            0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                            0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                            0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                     0.101     1.390
| (intra 'clb' routing)                                                                        0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                            -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                          0.000     1.710
| (intra 'clb' routing)                                                                        0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                           0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                          0.000     1.730
| (intra 'clb' routing)                                                                        0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                           0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                          0.000     1.750
| (intra 'clb' routing)                                                                        0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                           0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                          0.000     1.770
| (intra 'clb' routing)                                                                        0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                    0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                       0.000     1.770
| (intra 'clb' routing)                                                                        0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                           0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                          0.000     1.790
| (intra 'clb' routing)                                                                        0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                           0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                0.020     1.810
$auto$maccmap.cc:240:synth$7143.C[9].cout[0] (adder_carry at (53,13))                          0.000     1.810
| (intra 'clb' routing)                                                                        0.000     1.810
$auto$maccmap.cc:240:synth$7143.C[10].cin[0] (adder_carry at (53,13))                          0.000     1.810
| (primitive 'adder_carry' combinational delay)                                                0.037     1.847
$auto$maccmap.cc:240:synth$7143.C[10].sumout[0] (adder_carry at (53,13))                       0.000     1.847
| (intra 'clb' routing)                                                                        0.000     1.847
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].D[0] (dffre at (53,13))                       0.000     1.847
data arrival time                                                                                        1.847

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9].C[0] (dffre at (53,13))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -1.847
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -0.984


#Path 90
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                       0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                            0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                            0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                            0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                     0.101     1.390
| (intra 'clb' routing)                                                                        0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                            -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                          0.000     1.710
| (intra 'clb' routing)                                                                        0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                           0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                          0.000     1.730
| (intra 'clb' routing)                                                                        0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                           0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                          0.000     1.750
| (intra 'clb' routing)                                                                        0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                           0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                          0.000     1.770
| (intra 'clb' routing)                                                                        0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                    0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                       0.000     1.770
| (intra 'clb' routing)                                                                        0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                           0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                0.020     1.790
$auto$maccmap.cc:240:synth$7143.C[8].cout[0] (adder_carry at (53,13))                          0.000     1.790
| (intra 'clb' routing)                                                                        0.000     1.790
$auto$maccmap.cc:240:synth$7143.C[9].cin[0] (adder_carry at (53,13))                           0.000     1.790
| (primitive 'adder_carry' combinational delay)                                                0.037     1.827
$auto$maccmap.cc:240:synth$7143.C[9].sumout[0] (adder_carry at (53,13))                        0.000     1.827
| (intra 'clb' routing)                                                                        0.000     1.827
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].D[0] (dffre at (53,13))                       0.000     1.827
data arrival time                                                                                        1.827

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8].C[0] (dffre at (53,13))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -1.827
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -0.964


#Path 91
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[10] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[10].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[10] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                      0.000     1.240
| (OPIN:284367 side: (TOP,) (52,10,0)0))                                                      0.000     1.240
| (CHANX:1043292 L1 length:1 (52,10,0)-> (52,10,0))                                           0.061     1.301
| (CHANY:1334356 L4 length:4 (52,11,0)-> (52,14,0))                                           0.119     1.420
| (CHANX:1055568 L4 length:4 (53,13,0)-> (56,13,0))                                           0.119     1.539
| (IPIN:358023 side: (TOP,) (54,13,0)0))                                                      0.101     1.639
| (intra 'clb' routing)                                                                       0.085     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[10].in[0] (.names at (54,13))                        0.000     1.724
| (primitive '.names' combinational delay)                                                    0.099     1.824
VexRiscv._zz_RegFilePlugin_regFile_port0[10].out[0] (.names at (54,13))                       0.000     1.824
| (intra 'clb' routing)                                                                       0.000     1.824
VexRiscv.execute_RS1[10].D[0] (dffre at (54,13))                                              0.000     1.824
data arrival time                                                                                       1.824

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[10].C[0] (dffre at (54,13))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.824
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.961


#Path 92
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[8] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[8].D[0] (dffre at (54,13) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[8] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284365 side: (TOP,) (52,10,0)0))                                                     0.000     1.240
| (CHANX:1043320 L4 length:4 (52,10,0)-> (55,10,0))                                          0.119     1.359
| (CHANY:1340188 L4 length:4 (54,11,0)-> (54,14,0))                                          0.119     1.478
| (CHANX:1055593 L1 length:1 (54,13,0)-> (54,13,0))                                          0.061     1.539
| (IPIN:358022 side: (TOP,) (54,13,0)0))                                                     0.101     1.639
| (intra 'clb' routing)                                                                      0.085     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[8].in[0] (.names at (54,13))                        0.000     1.724
| (primitive '.names' combinational delay)                                                   0.099     1.824
VexRiscv._zz_RegFilePlugin_regFile_port0[8].out[0] (.names at (54,13))                       0.000     1.824
| (intra 'clb' routing)                                                                      0.000     1.824
VexRiscv.execute_RS1[8].D[0] (dffre at (54,13))                                              0.000     1.824
data arrival time                                                                                      1.824

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[8].C[0] (dffre at (54,13))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.824
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.961


#Path 93
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[6] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[6].D[0] (dffre at (51,14) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[6] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284363 side: (TOP,) (52,10,0)0))                                                     0.000     1.240
| (CHANX:1043125 L4 length:4 (52,10,0)-> (49,10,0))                                          0.119     1.359
| (CHANY:1328526 L4 length:4 (50,11,0)-> (50,14,0))                                          0.119     1.478
| (CHANX:1059486 L1 length:1 (51,14,0)-> (51,14,0))                                          0.061     1.539
| (IPIN:375494 side: (TOP,) (51,14,0)0))                                                     0.101     1.639
| (intra 'clb' routing)                                                                      0.085     1.724
VexRiscv._zz_RegFilePlugin_regFile_port0[6].in[0] (.names at (51,14))                        0.000     1.724
| (primitive '.names' combinational delay)                                                   0.099     1.824
VexRiscv._zz_RegFilePlugin_regFile_port0[6].out[0] (.names at (51,14))                       0.000     1.824
| (intra 'clb' routing)                                                                      0.000     1.824
VexRiscv.execute_RS1[6].D[0] (dffre at (51,14))                                              0.000     1.824
data arrival time                                                                                      1.824

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[6].C[0] (dffre at (51,14))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.824
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.961


#Path 94
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[14] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[30].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.294     1.188
DATA_OUT_B2[10]_2.RDATA_B2[14] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.188
| (intra 'bram' routing)                                                                      0.000     1.188
| (OPIN:284377 side: (RIGHT,) (52,10,0)0))                                                    0.000     1.188
| (CHANY:1334264 L1 length:1 (52,10,0)-> (52,10,0))                                           0.061     1.249
| (CHANX:1043380 L4 length:4 (53,10,0)-> (56,10,0))                                           0.119     1.368
| (CHANY:1340174 L4 length:4 (54,11,0)-> (54,14,0))                                           0.119     1.487
| (IPIN:330830 side: (RIGHT,) (54,11,0)0))                                                    0.101     1.588
| (intra 'clb' routing)                                                                       0.085     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[30].in[0] (.names at (54,11))                        0.000     1.673
| (primitive '.names' combinational delay)                                                    0.148     1.821
VexRiscv._zz_RegFilePlugin_regFile_port0[30].out[0] (.names at (54,11))                       0.000     1.821
| (intra 'clb' routing)                                                                       0.000     1.821
VexRiscv.execute_RS1[30].D[0] (dffre at (54,11))                                              0.000     1.821
data arrival time                                                                                       1.821

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[30].C[0] (dffre at (54,11))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.821
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.958


#Path 95
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[12] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[28].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.294     1.188
DATA_OUT_B2[10]_2.RDATA_B2[12] (RS_TDP36K at (52,8)) [clock-to-output]                        0.000     1.188
| (intra 'bram' routing)                                                                      0.000     1.188
| (OPIN:284375 side: (RIGHT,) (52,10,0)0))                                                    0.000     1.188
| (CHANY:1334292 L4 length:4 (52,10,0)-> (52,13,0))                                           0.119     1.307
| (CHANX:1047438 L4 length:4 (53,11,0)-> (56,11,0))                                           0.119     1.426
| (CHANY:1340157 L1 length:1 (54,11,0)-> (54,11,0))                                           0.061     1.487
| (IPIN:330836 side: (RIGHT,) (54,11,0)0))                                                    0.101     1.588
| (intra 'clb' routing)                                                                       0.085     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[28].in[0] (.names at (54,11))                        0.000     1.673
| (primitive '.names' combinational delay)                                                    0.148     1.821
VexRiscv._zz_RegFilePlugin_regFile_port0[28].out[0] (.names at (54,11))                       0.000     1.821
| (intra 'clb' routing)                                                                       0.000     1.821
VexRiscv.execute_RS1[28].D[0] (dffre at (54,11))                                              0.000     1.821
data arrival time                                                                                       1.821

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[28].C[0] (dffre at (54,11))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.821
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.958


#Path 96
Startpoint: DATA_OUT_B2[10]_2.RDATA_B2[9] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[25].D[0] (dffre at (54,11) clocked by sys_clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'bram' routing)                                                                      0.000     0.894
DATA_OUT_B2[10]_2.CLK_B2[0] (RS_TDP36K at (52,8))                                             0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                             0.294     1.188
DATA_OUT_B2[10]_2.RDATA_B2[9] (RS_TDP36K at (52,8)) [clock-to-output]                         0.000     1.188
| (intra 'bram' routing)                                                                      0.000     1.188
| (OPIN:284354 side: (RIGHT,) (52,9,0)0))                                                     0.000     1.188
| (CHANY:1334234 L4 length:4 (52,9,0)-> (52,12,0))                                            0.119     1.307
| (CHANX:1043392 L4 length:4 (53,10,0)-> (56,10,0))                                           0.119     1.426
| (CHANY:1340146 L1 length:1 (54,11,0)-> (54,11,0))                                           0.061     1.487
| (IPIN:330831 side: (RIGHT,) (54,11,0)0))                                                    0.101     1.588
| (intra 'clb' routing)                                                                       0.085     1.673
VexRiscv._zz_RegFilePlugin_regFile_port0[25].in[0] (.names at (54,11))                        0.000     1.673
| (primitive '.names' combinational delay)                                                    0.148     1.821
VexRiscv._zz_RegFilePlugin_regFile_port0[25].out[0] (.names at (54,11))                       0.000     1.821
| (intra 'clb' routing)                                                                       0.000     1.821
VexRiscv.execute_RS1[25].D[0] (dffre at (54,11))                                              0.000     1.821
data arrival time                                                                                       1.821

clock sys_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                          0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                          0.000     0.000
| (intra 'io' routing)                                                                        0.894     0.894
| (inter-block routing:global net)                                                            0.000     0.894
| (intra 'clb' routing)                                                                       0.000     0.894
VexRiscv.execute_RS1[25].C[0] (dffre at (54,11))                                              0.000     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -1.821
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -0.958


#Path 97
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].Q[0] (dffre at (53,11) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].D[0] (dffre at (51,9) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].C[0] (dffre at (53,11))                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23].Q[0] (dffre at (53,11)) [clock-to-output]      0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:330620 side: (TOP,) (53,11,0)0))                                                         0.000     1.048
| (CHANX:1047241 L4 length:4 (53,11,0)-> (50,11,0))                                              0.119     1.167
| (CHANX:1047275 L1 length:1 (51,11,0)-> (51,11,0))                                              0.061     1.228
| (CHANY:1328355 L4 length:4 (50,11,0)-> (50,8,0))                                               0.119     1.347
| (CHANX:1039160 L1 length:1 (51,9,0)-> (51,9,0))                                                0.061     1.408
| (IPIN:298248 side: (TOP,) (51,9,0)0))                                                          0.101     1.509
| (intra 'clb' routing)                                                                          0.303     1.812
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].D[0] (dffre at (51,9))                       0.000     1.812
data arrival time                                                                                          1.812

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23].C[0] (dffre at (51,9))                       0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.032     0.863
data required time                                                                                         0.863
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.863
data arrival time                                                                                         -1.812
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -0.949


#Path 98
Startpoint: VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14) clocked by sys_clk)
Endpoint  : VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].D[0] (dffre at (53,13) clocked by sys_clk)
Path Type : setup

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
VexRiscv.execute_RS1[3].C[0] (dffre at (51,14))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                  0.154     1.048
VexRiscv.execute_RS1[3].Q[0] (dffre at (51,14)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                        0.000     1.048
| (OPIN:375462 side: (TOP,) (51,14,0)0))                                                       0.000     1.048
| (CHANX:1059524 L4 length:4 (51,14,0)-> (54,14,0))                                            0.119     1.167
| (CHANX:1059614 L1 length:1 (53,14,0)-> (53,14,0))                                            0.061     1.228
| (CHANY:1337437 L1 length:1 (53,14,0)-> (53,14,0))                                            0.061     1.289
| (IPIN:376553 side: (RIGHT,) (53,14,0)0))                                                     0.101     1.390
| (intra 'clb' routing)                                                                        0.282     1.672
$auto$maccmap.cc:240:synth$7143.C[4].g[0] (adder_carry at (53,14))                            -0.000     1.672
| (primitive 'adder_carry' combinational delay)                                                0.038     1.710
$auto$maccmap.cc:240:synth$7143.C[4].cout[0] (adder_carry at (53,14))                          0.000     1.710
| (intra 'clb' routing)                                                                        0.000     1.710
$auto$maccmap.cc:240:synth$7143.C[5].cin[0] (adder_carry at (53,14))                           0.000     1.710
| (primitive 'adder_carry' combinational delay)                                                0.020     1.730
$auto$maccmap.cc:240:synth$7143.C[5].cout[0] (adder_carry at (53,14))                          0.000     1.730
| (intra 'clb' routing)                                                                        0.000     1.730
$auto$maccmap.cc:240:synth$7143.C[6].cin[0] (adder_carry at (53,14))                           0.000     1.730
| (primitive 'adder_carry' combinational delay)                                                0.020     1.750
$auto$maccmap.cc:240:synth$7143.C[6].cout[0] (adder_carry at (53,14))                          0.000     1.750
| (intra 'clb' routing)                                                                        0.000     1.750
$auto$maccmap.cc:240:synth$7143.C[7].cin[0] (adder_carry at (53,14))                           0.000     1.750
| (primitive 'adder_carry' combinational delay)                                                0.020     1.770
$auto$maccmap.cc:240:synth$7143.C[7].cout[0] (adder_carry at (53,14))                          0.000     1.770
| (intra 'clb' routing)                                                                        0.000     1.770
| (OPIN:376513 side: (BOTTOM,) (53,14,0)0))                                                    0.000     1.770
| (IPIN:357898 side: (TOP,) (53,13,0)0))                                                       0.000     1.770
| (intra 'clb' routing)                                                                        0.000     1.770
$auto$maccmap.cc:240:synth$7143.C[8].cin[0] (adder_carry at (53,13))                           0.000     1.770
| (primitive 'adder_carry' combinational delay)                                                0.037     1.807
$auto$maccmap.cc:240:synth$7143.C[8].sumout[0] (adder_carry at (53,13))                        0.000     1.807
| (intra 'clb' routing)                                                                        0.000     1.807
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].D[0] (dffre at (53,13))                       0.000     1.807
data arrival time                                                                                        1.807

clock sys_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                           0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                         0.894     0.894
| (inter-block routing:global net)                                                             0.000     0.894
| (intra 'clb' routing)                                                                        0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7].C[0] (dffre at (53,13))                       0.000     0.894
clock uncertainty                                                                              0.000     0.894
cell setup time                                                                               -0.032     0.863
data required time                                                                                       0.863
--------------------------------------------------------------------------------------------------------------
data required time                                                                                       0.863
data arrival time                                                                                       -1.807
--------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -0.944


#Path 99
Startpoint: DATA_OUT_B2[10]_2.RDATA_B1[15] (RS_TDP36K at (52,8) clocked by sys_clk)
Endpoint  : VexRiscv.execute_RS1[15].D[0] (dffre at (53,8) clocked by sys_clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'bram' routing)                                                                     0.000     0.894
DATA_OUT_B2[10]_2.CLK_B1[0] (RS_TDP36K at (52,8))                                            0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                            0.345     1.240
DATA_OUT_B2[10]_2.RDATA_B1[15] (RS_TDP36K at (52,8)) [clock-to-output]                       0.000     1.240
| (intra 'bram' routing)                                                                     0.000     1.240
| (OPIN:284372 side: (RIGHT,) (52,10,0)0))                                                   0.000     1.240
| (CHANY:1334111 L4 length:4 (52,10,0)-> (52,7,0))                                           0.119     1.359
| (CHANX:1035212 L1 length:1 (53,8,0)-> (53,8,0))                                            0.061     1.420
| (IPIN:284797 side: (TOP,) (53,8,0)0))                                                      0.101     1.520
| (intra 'clb' routing)                                                                      0.085     1.605
VexRiscv._zz_RegFilePlugin_regFile_port0[15].in[0] (.names at (53,8))                       -0.000     1.605
| (primitive '.names' combinational delay)                                                   0.197     1.802
VexRiscv._zz_RegFilePlugin_regFile_port0[15].out[0] (.names at (53,8))                       0.000     1.802
| (intra 'clb' routing)                                                                      0.000     1.802
VexRiscv.execute_RS1[15].D[0] (dffre at (53,8))                                              0.000     1.802
data arrival time                                                                                      1.802

clock sys_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                         0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                         0.000     0.000
| (intra 'io' routing)                                                                       0.894     0.894
| (inter-block routing:global net)                                                           0.000     0.894
| (intra 'clb' routing)                                                                      0.000     0.894
VexRiscv.execute_RS1[15].C[0] (dffre at (53,8))                                              0.000     0.894
clock uncertainty                                                                            0.000     0.894
cell setup time                                                                             -0.032     0.863
data required time                                                                                     0.863
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.863
data arrival time                                                                                     -1.802
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -0.940


#Path 100
Startpoint: VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].Q[0] (dffre at (53,12) clocked by sys_clk)
Endpoint  : VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].D[0] (dffre at (54,8) clocked by sys_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].C[0] (dffre at (53,12))                        0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                    0.154     1.048
VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15].Q[0] (dffre at (53,12)) [clock-to-output]      0.000     1.048
| (intra 'clb' routing)                                                                          0.000     1.048
| (OPIN:344232 side: (TOP,) (53,12,0)0))                                                         0.000     1.048
| (CHANX:1051464 L1 length:1 (53,12,0)-> (53,12,0))                                              0.061     1.109
| (CHANY:1337159 L4 length:4 (53,12,0)-> (53,9,0))                                               0.119     1.228
| (CHANX:1035272 L1 length:1 (54,8,0)-> (54,8,0))                                                0.061     1.289
| (CHANY:1339815 L4 length:4 (54,8,0)-> (54,5,0))                                                0.119     1.408
| (IPIN:284962 side: (RIGHT,) (54,8,0)0))                                                        0.101     1.509
| (intra 'clb' routing)                                                                          0.282     1.791
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].D[0] (dffre at (54,8))                      -0.000     1.791
data arrival time                                                                                          1.791

clock sys_clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                             0.000     0.000
sys_clk.inpad[0] (.input at (51,44))                                                             0.000     0.000
| (intra 'io' routing)                                                                           0.894     0.894
| (inter-block routing:global net)                                                               0.000     0.894
| (intra 'clb' routing)                                                                          0.000     0.894
VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15].C[0] (dffre at (54,8))                       0.000     0.894
clock uncertainty                                                                                0.000     0.894
cell setup time                                                                                 -0.032     0.863
data required time                                                                                         0.863
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         0.863
data arrival time                                                                                         -1.791
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -0.928


#End of timing report
