{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd " "Source file: /u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1493663387419 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1493663387419 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd " "Source file: /u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1493663387479 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1493663387479 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd " "Source file: /u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1493663387542 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1493663387542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493663389212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493663389214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  1 14:29:48 2017 " "Processing started: Mon May  1 14:29:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493663389214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663389214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_basic -c vga_basic " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_basic -c vga_basic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663389214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493663390123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493663390123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Racquetball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Racquetball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Racquetball-DE1_SoC_MTL2 " "Found design unit 1: Racquetball-DE1_SoC_MTL2" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403454 ""} { "Info" "ISGN_ENTITY_NAME" "1 Racquetball " "Found entity 1: Racquetball" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sprite-DE1_SoC " "Found design unit 1: vga_sprite-DE1_SoC" {  } { { "vga_sprite.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/vga_sprite.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403456 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sprite " "Found entity 1: vga_sprite" {  } { { "vga_sprite.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/vga_sprite.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Animation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA_Animation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Animation-DE1_SoC_MTL2 " "Found design unit 1: VGA_Animation-DE1_SoC_MTL2" {  } { { "VGA_Animation.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/VGA_Animation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403458 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Animation " "Found entity 1: VGA_Animation" {  } { { "VGA_Animation.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/VGA_Animation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493663403460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403462 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403462 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGAPLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGAPLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAPLL-rtl " "Found design unit 1: VGAPLL-rtl" {  } { { "VGAPLL.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/VGAPLL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403465 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL " "Found entity 1: VGAPLL" {  } { { "VGAPLL.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/VGAPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGAPLL/VGAPLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file VGAPLL/VGAPLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL_0002 " "Found entity 1: VGAPLL_0002" {  } { { "VGAPLL/VGAPLL_0002.v" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/VGAPLL/VGAPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vram-SYN " "Found design unit 1: vram-SYN" {  } { { "vram.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/vram.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403468 ""} { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/vram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-modified " "Found design unit 1: sevenseg-modified" {  } { { "sevenseg.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/sevenseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403469 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/sevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vrom-SYN " "Found design unit 1: vrom-SYN" {  } { { "vrom.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/vrom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403471 ""} { "Info" "ISGN_ENTITY_NAME" "1 vrom " "Found entity 1: vrom" {  } { { "vrom.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/vrom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493663403471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Racquetball " "Elaborating entity \"Racquetball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493663403799 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p2dn2 Racquetball.vhd(53) " "VHDL Signal Declaration warning at Racquetball.vhd(53): used implicit default value for signal \"p2dn2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493663403803 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1177) " "VHDL Process Statement warning at Racquetball.vhd(1177): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403829 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1178) " "VHDL Process Statement warning at Racquetball.vhd(1178): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1179) " "VHDL Process Statement warning at Racquetball.vhd(1179): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1180) " "VHDL Process Statement warning at Racquetball.vhd(1180): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1181) " "VHDL Process Statement warning at Racquetball.vhd(1181): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1182) " "VHDL Process Statement warning at Racquetball.vhd(1182): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1183) " "VHDL Process Statement warning at Racquetball.vhd(1183): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1184) " "VHDL Process Statement warning at Racquetball.vhd(1184): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1185) " "VHDL Process Statement warning at Racquetball.vhd(1185): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1186) " "VHDL Process Statement warning at Racquetball.vhd(1186): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1187) " "VHDL Process Statement warning at Racquetball.vhd(1187): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_clock Racquetball.vhd(1194) " "VHDL Process Statement warning at Racquetball.vhd(1194): signal \"led_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493663403830 "|Racquetball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR Racquetball.vhd(1166) " "VHDL Process Statement warning at Racquetball.vhd(1166): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493663403831 "|Racquetball"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[29\] Racquetball.vhd(11) " "Using initial value X (don't care) for net \"GPIO_1\[29\]\" at Racquetball.vhd(11)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403840 "|Racquetball"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[17..16\] Racquetball.vhd(11) " "Using initial value X (don't care) for net \"GPIO_1\[17..16\]\" at Racquetball.vhd(11)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403840 "|Racquetball"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[2\] Racquetball.vhd(11) " "Using initial value X (don't care) for net \"GPIO_1\[2\]\" at Racquetball.vhd(11)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403840 "|Racquetball"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[0\] Racquetball.vhd(11) " "Using initial value X (don't care) for net \"GPIO_1\[0\]\" at Racquetball.vhd(11)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403840 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX5\[0\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX5\[0\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403850 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Racquetball.vhd(1166) " "Inferred latch for \"HEX5\[0\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403850 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX5\[1\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX5\[1\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403850 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Racquetball.vhd(1166) " "Inferred latch for \"HEX5\[1\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403850 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX5\[2\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX5\[2\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403850 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Racquetball.vhd(1166) " "Inferred latch for \"HEX5\[2\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403850 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX5\[3\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX5\[3\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403850 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Racquetball.vhd(1166) " "Inferred latch for \"HEX5\[3\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403850 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX5\[4\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX5\[4\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403850 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Racquetball.vhd(1166) " "Inferred latch for \"HEX5\[4\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403850 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX5\[5\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX5\[5\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Racquetball.vhd(1166) " "Inferred latch for \"HEX5\[5\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX5\[6\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX5\[6\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Racquetball.vhd(1166) " "Inferred latch for \"HEX5\[6\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX4\[0\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX4\[0\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] Racquetball.vhd(1166) " "Inferred latch for \"HEX4\[0\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX4\[1\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX4\[1\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] Racquetball.vhd(1166) " "Inferred latch for \"HEX4\[1\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX4\[2\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX4\[2\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] Racquetball.vhd(1166) " "Inferred latch for \"HEX4\[2\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX4\[3\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX4\[3\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] Racquetball.vhd(1166) " "Inferred latch for \"HEX4\[3\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX4\[4\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX4\[4\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] Racquetball.vhd(1166) " "Inferred latch for \"HEX4\[4\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403851 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX4\[5\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX4\[5\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] Racquetball.vhd(1166) " "Inferred latch for \"HEX4\[5\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX4\[6\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX4\[6\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] Racquetball.vhd(1166) " "Inferred latch for \"HEX4\[6\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX3\[0\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX3\[0\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] Racquetball.vhd(1166) " "Inferred latch for \"HEX3\[0\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX3\[1\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX3\[1\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] Racquetball.vhd(1166) " "Inferred latch for \"HEX3\[1\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX3\[2\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX3\[2\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] Racquetball.vhd(1166) " "Inferred latch for \"HEX3\[2\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX3\[3\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX3\[3\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] Racquetball.vhd(1166) " "Inferred latch for \"HEX3\[3\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 "|Racquetball"}
{ "Error" "EVRFX_VDB_2012_UNCONVERTED" "HEX3\[4\] Racquetball.vhd(1187) " "Netlist error at Racquetball.vhd(1187): can't infer register for HEX3\[4\] because it changes value on both rising and falling edges of the clock" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1187 0 0 } }  } 0 10819 "Netlist error at %2!s!: can't infer register for %1!s! because it changes value on both rising and falling edges of the clock" 0 0 "Analysis & Synthesis" 0 -1 1493663403852 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] Racquetball.vhd(1166) " "Inferred latch for \"HEX3\[4\]\" at Racquetball.vhd(1166)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/Racquetball.vhd" 1166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403853 "|Racquetball"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493663403904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/u/ugrads/njohnson/Documents/ELE 301/Final_take4/output_files/vga_basic.map.smsg " "Generated suppressed messages file /u/ugrads/njohnson/Documents/ELE 301/Final_take4/output_files/vga_basic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663403982 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1291 " "Peak virtual memory: 1291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493663404079 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May  1 14:30:04 2017 " "Processing ended: Mon May  1 14:30:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493663404079 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493663404079 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493663404079 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663404079 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493663404242 ""}
