module Clk (
    clk, rst, clkout
);
input clk, rst;
output clkout;

reg [31:0] cnt;

parameter period = 200000;

always @(posedge clk or negedge rst)begin
    if(!rst) begin
        cnt<=0;
        clkout<=0;
    end
    else begin
        if(cnt == (period>>1)-1) begin
        clkout<=~clkout;
        cnt<=0;
        end
        else cnt<=cnt+1;
    end
end

endmodule