Verilator Tree Dump (format 0x3900) from <e12330> to <e17062>
     NETLIST 0x55b3a99ccf80 <e1> {a0}
    1: MODULE 0x55b3a99e07a0 <e8761> {c5}  mips_cpu  L2
    1:2: VAR 0x55b3a99efcb0 <e15831#> {c6} @dt=0x55b3a99e1a00@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b3a99f1090 <e15834#> {c8} @dt=0x55b3a99f0690@(nw1)  reset INPUT PORT
    1:2: VAR 0x55b3a99f2f90 <e15837#> {c9} @dt=0x55b3a99f25b0@(nw1)  active OUTPUT PORT
    1:2: VAR 0x55b3a99fff80 <e15840#> {c10} @dt=0x55b3a99ffb00@(nw32)  register_v0 OUTPUT PORT
    1:2: VAR 0x55b3a9a003a0 <e15848#> {c13} @dt=0x55b3a9a002c0@(nw1)  clk_enable INPUT PORT
    1:2: VAR 0x55b3a9a01220 <e15851#> {c16} @dt=0x55b3a9a00da0@(nw32)  instr_address OUTPUT PORT
    1:2: VAR 0x55b3a9a020a0 <e15859#> {c17} @dt=0x55b3a9a01c20@(nw32)  instr_readdata INPUT PORT
    1:2: VAR 0x55b3a9a02f20 <e15867#> {c20} @dt=0x55b3a9a02aa0@(nw32)  data_address OUTPUT PORT
    1:2: VAR 0x55b3a9a03360 <e15875#> {c21} @dt=0x55b3a9a03280@(nw1)  data_write OUTPUT PORT
    1:2: VAR 0x55b3a9a03780 <e15878#> {c22} @dt=0x55b3a9a036a0@(nw1)  data_read OUTPUT PORT
    1:2: VAR 0x55b3a9a049a0 <e15881#> {c23} @dt=0x55b3a9a044c0@(nw32)  data_writedata OUTPUT PORT
    1:2: VAR 0x55b3a9a05be0 <e15889#> {c24} @dt=0x55b3a9a05700@(nw32)  data_readdata INPUT PORT
    1:2: VAR 0x55b3a9a06080 <e15897#> {c27} @dt=0x55b3a9a05fa0@(nw1)  internal_clk VAR
    1:2: VAR 0x55b3a9a06480 <e15900#> {c29} @dt=0x55b3a9a063a0@(nw1)  HI_LO_output VAR
    1:2: VAR 0x55b3a9a075e0 <e15903#> {c33} @dt=0x55b3a9a07120@(nw32)  program_counter_prime VAR
    1:2: VAR 0x55b3a9a08760 <e15911#> {c34} @dt=0x55b3a9a082a0@(nw32)  program_counter_fetch VAR
    1:2: VAR 0x55b3a9a098c0 <e15919#> {c35} @dt=0x55b3a9a093e0@(nw32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x55b3a9a0aa00 <e15927#> {c36} @dt=0x55b3a9a0a540@(nw32)  instruction_fetch VAR
    1:2: VAR 0x55b3a9a0ae60 <e15935#> {c38} @dt=0x55b3a9a0ad80@(nw1)  program_counter_source_decode VAR
    1:2: VAR 0x55b3a9a0b2a0 <e15938#> {c39} @dt=0x55b3a9a0b1c0@(nw1)  register_write_decode VAR
    1:2: VAR 0x55b3a9a0b6c0 <e15941#> {c40} @dt=0x55b3a9a0b5e0@(nw1)  memory_to_register_decode VAR
    1:2: VAR 0x55b3a9a0bb00 <e15944#> {c41} @dt=0x55b3a9a0ba20@(nw1)  memory_write_decode VAR
    1:2: VAR 0x55b3a9a0bf60 <e15947#> {c42} @dt=0x55b3a9a0be80@(nw1)  ALU_src_B_decode VAR
    1:2: VAR 0x55b3a9a0c380 <e15950#> {c43} @dt=0x55b3a9a0c2a0@(nw1)  register_destination_decode VAR
    1:2: VAR 0x55b3a9a0c780 <e15953#> {c44} @dt=0x55b3a9a0c6a0@(nw1)  branch_decode VAR
    1:2: VAR 0x55b3a9a0cb80 <e15956#> {c45} @dt=0x55b3a9a0caa0@(nw1)  hi_lo_register_write_decode VAR
    1:2: VAR 0x55b3a9a0cf80 <e15959#> {c46} @dt=0x55b3a9a0cea0@(nw1)  equal_decode VAR
    1:2: VAR 0x55b3a9a0e0a0 <e15962#> {c47} @dt=0x55b3a9a0dbe0@(nw6)  ALU_function_decode VAR
    1:2: VAR 0x55b3a9a0f240 <e15970#> {c52} @dt=0x55b3a9a0ed60@(nw32)  program_counter_branch_decode VAR
    1:2: VAR 0x55b3a9a10380 <e15978#> {c53} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode VAR
    1:2: VAR 0x55b3a9a114e0 <e15986#> {c54} @dt=0x55b3a9a11000@(nw32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x55b3a9a12600 <e15994#> {c56} @dt=0x55b3a9a12120@(nw5)  read_address_1 VAR
    1:2: VAR 0x55b3a9a12d00 <e16002#> {c56} @dt=0x55b3a9a12820@(nw5)  Rs_decode VAR
    1:2: ASSIGNW 0x55b3a9a13ae0 <e16009#> {c57} @dt=0x55b3a9a12120@(nw5)
    1:2:1: SEL 0x55b3a9bfe5c0 <e16031#> {c57} @dt=0x55b3a9b61420@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbca80 <e16022#> {c57} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e15978#> {c53} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9bfe850 <e16050#> {c57} @dt=0x55b3a9bef7e0@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55b3a9bfe370 <e16024#> {c57} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b3a9bbcba0 <e16008#> {c57} @dt=0x55b3a9a12120@(nw5)  read_address_1 [LV] => VAR 0x55b3a9a12600 <e15994#> {c56} @dt=0x55b3a9a12120@(nw5)  read_address_1 VAR
    1:2: ASSIGNW 0x55b3a9a147e0 <e16056#> {c58} @dt=0x55b3a9a12820@(nw5)
    1:2:1: SEL 0x55b3a9bfedd0 <e16078#> {c58} @dt=0x55b3a9b61420@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbccc0 <e16069#> {c58} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e15978#> {c53} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9bff060 <e16097#> {c58} @dt=0x55b3a9bef7e0@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55b3a9bfeb80 <e16071#> {c58} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b3a9bbcde0 <e16055#> {c58} @dt=0x55b3a9a12820@(nw5)  Rs_decode [LV] => VAR 0x55b3a9a12d00 <e16002#> {c56} @dt=0x55b3a9a12820@(nw5)  Rs_decode VAR
    1:2: VAR 0x55b3a9a15820 <e16104#> {c59} @dt=0x55b3a9a15340@(nw5)  read_address_2 VAR
    1:2: VAR 0x55b3a9a15f20 <e16112#> {c59} @dt=0x55b3a9a15a40@(nw5)  Rt_decode VAR
    1:2: ASSIGNW 0x55b3a9a16d00 <e16119#> {c60} @dt=0x55b3a9a15340@(nw5)
    1:2:1: SEL 0x55b3a9bff5e0 <e16141#> {c60} @dt=0x55b3a9b61420@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbcf00 <e16132#> {c60} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e15978#> {c53} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9bff870 <e16160#> {c60} @dt=0x55b3a9bef7e0@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55b3a9bff390 <e16134#> {c60} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b3a9bbd020 <e16118#> {c60} @dt=0x55b3a9a15340@(nw5)  read_address_2 [LV] => VAR 0x55b3a9a15820 <e16104#> {c59} @dt=0x55b3a9a15340@(nw5)  read_address_2 VAR
    1:2: ASSIGNW 0x55b3a9a17a00 <e16166#> {c61} @dt=0x55b3a9a15a40@(nw5)
    1:2:1: SEL 0x55b3a9bffdf0 <e16188#> {c61} @dt=0x55b3a9b61420@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbd140 <e16179#> {c61} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e15978#> {c53} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9c00080 <e16207#> {c61} @dt=0x55b3a9bef7e0@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55b3a9bffba0 <e16181#> {c61} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b3a9bbd260 <e16165#> {c61} @dt=0x55b3a9a15a40@(nw5)  Rt_decode [LV] => VAR 0x55b3a9a15f20 <e16112#> {c59} @dt=0x55b3a9a15a40@(nw5)  Rt_decode VAR
    1:2: VAR 0x55b3a9a18a40 <e16214#> {c62} @dt=0x55b3a9a18560@(nw5)  Rd_decode VAR
    1:2: ASSIGNW 0x55b3a9a19820 <e16221#> {c63} @dt=0x55b3a9a18560@(nw5)
    1:2:1: SEL 0x55b3a9c00600 <e16243#> {c63} @dt=0x55b3a9b61420@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbd380 <e16234#> {c63} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e15978#> {c53} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9c00890 <e16262#> {c63} @dt=0x55b3a9bef7e0@(G/sw5)  5'hb
    1:2:1:3: CONST 0x55b3a9c003b0 <e16236#> {c63} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b3a9bbd4a0 <e16220#> {c63} @dt=0x55b3a9a18560@(nw5)  Rd_decode [LV] => VAR 0x55b3a9a18a40 <e16214#> {c62} @dt=0x55b3a9a18560@(nw5)  Rd_decode VAR
    1:2: VAR 0x55b3a9a1a860 <e16269#> {c64} @dt=0x55b3a9a1a380@(nw16)  immediate VAR
    1:2: ASSIGNW 0x55b3a9a1b640 <e16276#> {c65} @dt=0x55b3a9a1a380@(nw16)
    1:2:1: SEL 0x55b3a9c00e10 <e16298#> {c65} @dt=0x55b3a9be8d00@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbd5c0 <e16289#> {c65} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e15978#> {c53} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9c010a0 <e16317#> {c65} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55b3a9c00bc0 <e16291#> {c65} @dt=0x55b3a9be8fa0@(G/wu32/5)  ?32?h10
    1:2:2: VARREF 0x55b3a9bbd6e0 <e16275#> {c65} @dt=0x55b3a9a1a380@(nw16)  immediate [LV] => VAR 0x55b3a9a1a860 <e16269#> {c64} @dt=0x55b3a9a1a380@(nw16)  immediate VAR
    1:2: VAR 0x55b3a9a1c540 <e16324#> {c67} @dt=0x55b3a9a1c0c0@(nw32)  shifter_output_decode VAR
    1:2: VAR 0x55b3a9a1d3a0 <e16332#> {c68} @dt=0x55b3a9a1cf20@(nw32)  register_file_output_A_decode VAR
    1:2: VAR 0x55b3a9a1e3c0 <e16340#> {c69} @dt=0x55b3a9a1dee0@(nw32)  register_file_output_B_decode VAR
    1:2: VAR 0x55b3a9a1f4e0 <e16348#> {c70} @dt=0x55b3a9a1f000@(nw32)  register_file_output_A_resolved_decode VAR
    1:2: VAR 0x55b3a9a20600 <e16356#> {c71} @dt=0x55b3a9a20120@(nw32)  register_file_output_B_resolved_decode VAR
    1:2: VAR 0x55b3a9a21720 <e16364#> {c72} @dt=0x55b3a9a21240@(nw32)  sign_imm_decode VAR
    1:2: VAR 0x55b3a9a21b80 <e16372#> {c75} @dt=0x55b3a9a21aa0@(nw1)  register_destination_execute VAR
    1:2: VAR 0x55b3a9a21fe0 <e16375#> {c76} @dt=0x55b3a9a21f00@(nw1)  memory_to_register_execute VAR
    1:2: VAR 0x55b3a9a22450 <e16378#> {c77} @dt=0x55b3a9a22370@(nw1)  memory_write_execute VAR
    1:2: VAR 0x55b3a9a235c0 <e16381#> {c78} @dt=0x55b3a9a23100@(nw5)  write_register_execute VAR
    1:2: VAR 0x55b3a9a23a90 <e16389#> {c79} @dt=0x55b3a9a239b0@(nw1)  ALU_src_B_execute VAR
    1:2: VAR 0x55b3a9a24c00 <e16392#> {c80} @dt=0x55b3a9a24740@(nw6)  ALU_function_execute VAR
    1:2: VAR 0x55b3a9a25120 <e16400#> {c81} @dt=0x55b3a9a25040@(nw1)  hi_lo_register_write_execute VAR
    1:2: VAR 0x55b3a9a25590 <e16403#> {c82} @dt=0x55b3a9a254b0@(nw1)  register_write_execute VAR
    1:2: VAR 0x55b3a9a26770 <e16406#> {c85} @dt=0x55b3a9a26290@(nw32)  register_file_output_A_execute VAR
    1:2: VAR 0x55b3a9a27950 <e16414#> {c86} @dt=0x55b3a9a27470@(nw32)  register_file_output_B_execute VAR
    1:2: VAR 0x55b3a9a28ac0 <e16422#> {c87} @dt=0x55b3a9a28600@(nw32)  source_A_ALU_execute VAR
    1:2: VAR 0x55b3a9a29c70 <e16430#> {c88} @dt=0x55b3a9a297b0@(nw32)  source_B_ALU_execute VAR
    1:2: VAR 0x55b3a9a2ae20 <e16438#> {c89} @dt=0x55b3a9a2a960@(nw32)  write_data_execute VAR
    1:2: VAR 0x55b3a9a2bfd0 <e16446#> {c90} @dt=0x55b3a9a2bb10@(nw32)  ALU_output_execute VAR
    1:2: VAR 0x55b3a9a2d180 <e16454#> {c91} @dt=0x55b3a9a2ccc0@(nw32)  ALU_HI_output_execute VAR
    1:2: VAR 0x55b3a9a2e330 <e16462#> {c92} @dt=0x55b3a9a2de70@(nw32)  ALU_LO_output_execute VAR
    1:2: VAR 0x55b3a9a2f490 <e16470#> {c93} @dt=0x55b3a9a2efb0@(nw5)  Rs_execute VAR
    1:2: VAR 0x55b3a9a305e0 <e16478#> {c94} @dt=0x55b3a9a30100@(nw5)  Rt_execute VAR
    1:2: VAR 0x55b3a9a31730 <e16486#> {c95} @dt=0x55b3a9a31250@(nw5)  Rd_execute VAR
    1:2: VAR 0x55b3a9a328d0 <e16494#> {c96} @dt=0x55b3a9a32410@(nw32)  sign_imm_execute VAR
    1:2: VAR 0x55b3a9a32de0 <e16502#> {c99} @dt=0x55b3a9a32d00@(nw1)  register_write_memory VAR
    1:2: VAR 0x55b3a9a33f50 <e16505#> {c100} @dt=0x55b3a9a33a90@(nw5)  write_register_memory VAR
    1:2: VAR 0x55b3a9a34470 <e16513#> {c101} @dt=0x55b3a9a34390@(nw1)  memory_to_register_memory VAR
    1:2: VAR 0x55b3a9a348e0 <e16516#> {c102} @dt=0x55b3a9a34800@(nw1)  memory_write_memory VAR
    1:2: VAR 0x55b3a9a34dc0 <e16519#> {c103} @dt=0x55b3a9a34ce0@(nw1)  hi_lo_register_write_memory VAR
    1:2: VAR 0x55b3a9a35f50 <e16522#> {c106} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory VAR
    1:2: VAR 0x55b3a9a37100 <e16530#> {c107} @dt=0x55b3a9a36c40@(nw32)  ALU_HI_output_memory VAR
    1:2: VAR 0x55b3a9a382b0 <e16538#> {c108} @dt=0x55b3a9a37df0@(nw32)  ALU_LO_output_memory VAR
    1:2: VAR 0x55b3a9a39460 <e16546#> {c109} @dt=0x55b3a9a38fa0@(nw32)  read_data_memory VAR
    1:2: VAR 0x55b3a9a3a610 <e16554#> {c110} @dt=0x55b3a9a3a150@(nw32)  write_data_memory VAR
    1:2: VAR 0x55b3a9a3ab70 <e16562#> {c113} @dt=0x55b3a9a3aa90@(nw1)  register_write_writeback VAR
    1:2: VAR 0x55b3a9a3b030 <e16565#> {c114} @dt=0x55b3a9a3af50@(nw1)  hi_lo_register_write_writeback VAR
    1:2: VAR 0x55b3a9a3b4f0 <e16568#> {c115} @dt=0x55b3a9a3b410@(nw1)  memory_to_register_writeback VAR
    1:2: VAR 0x55b3a9a3c6f0 <e16571#> {c118} @dt=0x55b3a9a3c210@(nw5)  write_register_writeback VAR
    1:2: VAR 0x55b3a9a3d860 <e16579#> {c119} @dt=0x55b3a9a3d3a0@(nw32)  result_writeback VAR
    1:2: VAR 0x55b3a9a3ea10 <e16587#> {c120} @dt=0x55b3a9a3e550@(nw32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x55b3a9a3fbc0 <e16595#> {c121} @dt=0x55b3a9a3f700@(nw32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x55b3a9a40d70 <e16603#> {c122} @dt=0x55b3a9a408b0@(nw32)  ALU_output_writeback VAR
    1:2: VAR 0x55b3a9a41f20 <e16611#> {c123} @dt=0x55b3a9a41a60@(nw32)  read_data_writeback VAR
    1:2: VAR 0x55b3a9a423c0 <e16619#> {c126} @dt=0x55b3a9a422e0@(nw1)  stall_fetch VAR
    1:2: VAR 0x55b3a9a427f0 <e16622#> {c127} @dt=0x55b3a9a42710@(nw1)  stall_decode VAR
    1:2: VAR 0x55b3a9a42c90 <e16625#> {c128} @dt=0x55b3a9a42bb0@(nw1)  forward_A_decode VAR
    1:2: VAR 0x55b3a9a43120 <e16628#> {c129} @dt=0x55b3a9a43040@(nw1)  forward_B_decode VAR
    1:2: VAR 0x55b3a9a435b0 <e16631#> {c130} @dt=0x55b3a9a434d0@(nw1)  flush_execute_register VAR
    1:2: VAR 0x55b3a9a44720 <e16634#> {c131} @dt=0x55b3a9a44260@(nw2)  forward_A_execute VAR
    1:2: VAR 0x55b3a9a458d0 <e16642#> {c132} @dt=0x55b3a9a45410@(nw2)  forward_B_execute VAR
    1:2: ASSIGNW 0x55b3a9a45e60 <e16649#> {c135} @dt=0x55b3a9a38fa0@(nw32)
    1:2:1: VARREF 0x55b3a9bbd800 <e16650#> {c135} @dt=0x55b3a9a05700@(nw32)  data_readdata [RV] <- VAR 0x55b3a9a05be0 <e15889#> {c24} @dt=0x55b3a9a05700@(nw32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x55b3a9bbd920 <e16648#> {c135} @dt=0x55b3a9a38fa0@(nw32)  read_data_memory [LV] => VAR 0x55b3a9a39460 <e16546#> {c109} @dt=0x55b3a9a38fa0@(nw32)  read_data_memory VAR
    1:2: ASSIGNW 0x55b3a9a462f0 <e16652#> {c136} @dt=0x55b3a9a02aa0@(nw32)
    1:2:1: VARREF 0x55b3a9bbda40 <e16653#> {c136} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e16522#> {c106} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory VAR
    1:2:2: VARREF 0x55b3a9bbdb60 <e16651#> {c136} @dt=0x55b3a9a02aa0@(nw32)  data_address [LV] => VAR 0x55b3a9a02f20 <e15867#> {c20} @dt=0x55b3a9a02aa0@(nw32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a46750 <e16655#> {c137} @dt=0x55b3a9a044c0@(nw32)
    1:2:1: VARREF 0x55b3a9bbdc80 <e16656#> {c137} @dt=0x55b3a9a3a150@(nw32)  write_data_memory [RV] <- VAR 0x55b3a9a3a610 <e16554#> {c110} @dt=0x55b3a9a3a150@(nw32)  write_data_memory VAR
    1:2:2: VARREF 0x55b3a9bbdda0 <e16654#> {c137} @dt=0x55b3a9a044c0@(nw32)  data_writedata [LV] => VAR 0x55b3a9a049a0 <e15881#> {c23} @dt=0x55b3a9a044c0@(nw32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a46bb0 <e16658#> {c138} @dt=0x55b3a9a03280@(nw1)
    1:2:1: VARREF 0x55b3a9bbdec0 <e16659#> {c138} @dt=0x55b3a9a34800@(nw1)  memory_write_memory [RV] <- VAR 0x55b3a9a348e0 <e16516#> {c102} @dt=0x55b3a9a34800@(nw1)  memory_write_memory VAR
    1:2:2: VARREF 0x55b3a9bbdfe0 <e16657#> {c138} @dt=0x55b3a9a03280@(nw1)  data_write [LV] => VAR 0x55b3a9a03360 <e15875#> {c21} @dt=0x55b3a9a03280@(nw1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a47210 <e16661#> {c139} @dt=0x55b3a9a036a0@(nw1)
    1:2:1: CONST 0x55b3a9c014b0 <e16674#> {c139} @dt=0x55b3a9a036a0@(nw1)  1'h1
    1:2:2: VARREF 0x55b3a9bbe100 <e16660#> {c139} @dt=0x55b3a9a036a0@(nw1)  data_read [LV] => VAR 0x55b3a9a03780 <e15878#> {c22} @dt=0x55b3a9a036a0@(nw1)  data_read OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a476e0 <e16676#> {c142} @dt=0x55b3a9a00da0@(nw32)
    1:2:1: VARREF 0x55b3a9bbe220 <e16677#> {c142} @dt=0x55b3a9a082a0@(nw32)  program_counter_fetch [RV] <- VAR 0x55b3a9a08760 <e15911#> {c34} @dt=0x55b3a9a082a0@(nw32)  program_counter_fetch VAR
    1:2:2: VARREF 0x55b3a9bbe340 <e16675#> {c142} @dt=0x55b3a9a00da0@(nw32)  instr_address [LV] => VAR 0x55b3a9a01220 <e15851#> {c16} @dt=0x55b3a9a00da0@(nw32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a47b10 <e16679#> {c143} @dt=0x55b3a9a0a540@(nw32)
    1:2:1: VARREF 0x55b3a9bbe460 <e16680#> {c143} @dt=0x55b3a9a01c20@(nw32)  instr_readdata [RV] <- VAR 0x55b3a9a020a0 <e15859#> {c17} @dt=0x55b3a9a01c20@(nw32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x55b3a9bbe580 <e16678#> {c143} @dt=0x55b3a9a0a540@(nw32)  instruction_fetch [LV] => VAR 0x55b3a9a0aa00 <e15927#> {c36} @dt=0x55b3a9a0a540@(nw32)  instruction_fetch VAR
    1:2: CELL 0x55b3a99f1a20 <e1860> {c145}  register_file -> MODULE 0x55b3a9b29e90 <e8788> {n2}  Register_File  L3
    1:2:1: PIN 0x55b3a99d9ec0 <e1804> {c146}  clk -> VAR 0x55b3a9b2a3c0 <e13055#> {n3} @dt=0x55b3a9b2a2e0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbe6a0 <e16681#> {c146} @dt=0x55b3a9a05fa0@(nw1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e15897#> {c27} @dt=0x55b3a9a05fa0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a484e0 <e1814> {c146}  pipelined -> VAR 0x55b3a9b2a8e0 <e13058#> {n4} @dt=0x55b3a9b2a800@(nw1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x55b3a9c017e0 <e16694#> {c146} @dt=0x55b3a9b2a800@(nw1)  1'h1
    1:2:1: PIN 0x55b3a9a488a0 <e1818> {c147}  HI_LO_output -> VAR 0x55b3a9b2ae00 <e13061#> {n5} @dt=0x55b3a9b2ad20@(nw1)  HI_LO_output INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbe7c0 <e16695#> {c147} @dt=0x55b3a9a063a0@(nw1)  HI_LO_output [RV] <- VAR 0x55b3a9a06480 <e15900#> {c29} @dt=0x55b3a9a063a0@(nw1)  HI_LO_output VAR
    1:2:1: PIN 0x55b3a9a48d20 <e1822> {c148}  write_enable -> VAR 0x55b3a9b2b320 <e13064#> {n6} @dt=0x55b3a9b2b240@(nw1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbe8e0 <e16696#> {c148} @dt=0x55b3a9a3aa90@(nw1)  register_write_writeback [RV] <- VAR 0x55b3a9a3ab70 <e16562#> {c113} @dt=0x55b3a9a3aa90@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x55b3a9a49170 <e1826> {c149}  hi_lo_register_write_enable -> VAR 0x55b3a9b2b6e0 <e13067#> {n6} @dt=0x55b3a9b2b600@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbea00 <e16697#> {c149} @dt=0x55b3a9a3af50@(nw1)  hi_lo_register_write_writeback [RV] <- VAR 0x55b3a9a3b030 <e16565#> {c114} @dt=0x55b3a9a3af50@(nw1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x55b3a9a49500 <e1830> {c150}  read_address_1 -> VAR 0x55b3a9b2c880 <e13070#> {n7} @dt=0x55b3a9b2c380@(nw5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbeb20 <e16698#> {c150} @dt=0x55b3a9a12120@(nw5)  read_address_1 [RV] <- VAR 0x55b3a9a12600 <e15994#> {c56} @dt=0x55b3a9a12120@(nw5)  read_address_1 VAR
    1:2:1: PIN 0x55b3a9a498c0 <e1834> {c151}  read_address_2 -> VAR 0x55b3a9b2d060 <e13078#> {n7} @dt=0x55b3a9b2cb60@(nw5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbec40 <e16699#> {c151} @dt=0x55b3a9a15340@(nw5)  read_address_2 [RV] <- VAR 0x55b3a9a15820 <e16104#> {c59} @dt=0x55b3a9a15340@(nw5)  read_address_2 VAR
    1:2:1: PIN 0x55b3a9a49d40 <e1838> {c152}  write_address -> VAR 0x55b3a9b2d840 <e13086#> {n7} @dt=0x55b3a9b2d340@(nw5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbed60 <e16700#> {c152} @dt=0x55b3a9a3c210@(nw5)  write_register_writeback [RV] <- VAR 0x55b3a9a3c6f0 <e16571#> {c118} @dt=0x55b3a9a3c210@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x55b3a9a4a110 <e1842> {c153}  write_data -> VAR 0x55b3a9b2ea80 <e13094#> {n8} @dt=0x55b3a9b2e580@(nw32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbee80 <e16701#> {c153} @dt=0x55b3a9a3d3a0@(nw32)  result_writeback [RV] <- VAR 0x55b3a9a3d860 <e16579#> {c119} @dt=0x55b3a9a3d3a0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x55b3a9a4a510 <e1846> {c154}  HI_write_data -> VAR 0x55b3a9b2f260 <e13102#> {n8} @dt=0x55b3a9b2ed60@(nw32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbefa0 <e16702#> {c154} @dt=0x55b3a9a3e550@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x55b3a9a3ea10 <e16587#> {c120} @dt=0x55b3a9a3e550@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b3a9a4a910 <e1850> {c155}  LO_write_data -> VAR 0x55b3a9b2fa40 <e13110#> {n8} @dt=0x55b3a9b2f540@(nw32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf0c0 <e16703#> {c155} @dt=0x55b3a9a3f700@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x55b3a9a3fbc0 <e16595#> {c121} @dt=0x55b3a9a3f700@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b3a9a4ad60 <e1854> {c156}  read_data_1 -> VAR 0x55b3a9b30cb0 <e13118#> {n9} @dt=0x55b3a9b307b0@(nw32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf1e0 <e16704#> {c156} @dt=0x55b3a9a1cf20@(nw32)  register_file_output_A_decode [LV] => VAR 0x55b3a9a1d3a0 <e16332#> {c68} @dt=0x55b3a9a1cf20@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b3a9a4b180 <e1858> {c157}  read_data_2 -> VAR 0x55b3a9b314c0 <e13126#> {n9} @dt=0x55b3a9b30fc0@(nw32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf300 <e16705#> {c157} @dt=0x55b3a9a1dee0@(nw32)  register_file_output_B_decode [LV] => VAR 0x55b3a9a1e3c0 <e16340#> {c69} @dt=0x55b3a9a1dee0@(nw32)  register_file_output_B_decode VAR
    1:2: CELL 0x55b3a99f16d0 <e1877> {c160}  pc -> MODULE 0x55b3a9b22a90 <e8787> {m1}  Program_Counter  L3
    1:2:1: PIN 0x55b3a9a4b680 <e1862> {c161}  clk -> VAR 0x55b3a9b22f00 <e13328#> {m2} @dt=0x55b3a9b22e20@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf420 <e16706#> {c161} @dt=0x55b3a9a05fa0@(nw1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e15897#> {c27} @dt=0x55b3a9a05fa0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a4bab0 <e1867> {c162}  address_input -> VAR 0x55b3a9b240a0 <e13331#> {m3} @dt=0x55b3a9b23ba0@(nw32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf540 <e16707#> {c162} @dt=0x55b3a9a07120@(nw32)  program_counter_prime [RV] <- VAR 0x55b3a9a075e0 <e15903#> {c33} @dt=0x55b3a9a07120@(nw32)  program_counter_prime VAR
    1:2:1: PIN 0x55b3a9a4be40 <e1871> {c163}  enable -> VAR 0x55b3a9b245c0 <e13339#> {m4} @dt=0x55b3a9b244e0@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf660 <e16708#> {c163} @dt=0x55b3a9a422e0@(nw1)  stall_fetch [RV] <- VAR 0x55b3a9a423c0 <e16619#> {c126} @dt=0x55b3a9a422e0@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x55b3a9a4c270 <e1875> {c164}  address_output -> VAR 0x55b3a9b25840 <e13342#> {m5} @dt=0x55b3a9b25340@(nw32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf780 <e16709#> {c164} @dt=0x55b3a9a082a0@(nw32)  program_counter_fetch [LV] => VAR 0x55b3a9a08760 <e15911#> {c34} @dt=0x55b3a9a082a0@(nw32)  program_counter_fetch VAR
    1:2: CELL 0x55b3a9a4e540 <e1933> {c167}  plus_four_adder -> MODULE 0x55b3a9a7eb70 <e8778> {d1}  Adder  L3
    1:2:1: PIN 0x55b3a9a4c810 <e1879> {c168}  a -> VAR 0x55b3a9a7fa40 <e15797#> {d3} @dt=0x55b3a9a7f5c0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf8a0 <e16710#> {c168} @dt=0x55b3a9a082a0@(nw32)  program_counter_fetch [RV] <- VAR 0x55b3a9a08760 <e15911#> {c34} @dt=0x55b3a9a082a0@(nw32)  program_counter_fetch VAR
    1:2:1: PIN 0x55b3a9a4df40 <e1927> {c169}  b -> VAR 0x55b3a9a80160 <e15805#> {d3} @dt=0x55b3a9a7fca0@(nw32)  b INPUT PORT
    1:2:1:1: REPLICATE 0x55b3a9a4db30 <e1926> {c169} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:1:1:1: CONCAT 0x55b3a9a4d900 <e1918> {c169} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:1:1:1:1: REPLICATE 0x55b3a9a4d2d0 <e1905> {c169} @dt=0x55b3a9a4d390@(G/w28)
    1:2:1:1:1:1:1: CONST 0x55b3a9a4cfa0 <e1893> {c169} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:1:1:1:1:2: CONST 0x55b3a9a4cba0 <e1894> {c169} @dt=0x55b3a99f3960@(G/swu32/5)  ?32?sh1c
    1:2:1:1:1:2: CONST 0x55b3a9a4d5c0 <e1906> {c169} @dt=0x55b3a9a4d770@(G/w4)  4'h4
    1:2:1:1:2: CONST 0x55b3a9a4dbf0 <e1919> {c169} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:1: PIN 0x55b3a9a4e400 <e1931> {c170}  z -> VAR 0x55b3a9a813a0 <e15813#> {d4} @dt=0x55b3a9a80ec0@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf9c0 <e16723#> {c170} @dt=0x55b3a9a093e0@(nw32)  program_counter_plus_four_fetch [LV] => VAR 0x55b3a9a098c0 <e15919#> {c35} @dt=0x55b3a9a093e0@(nw32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x55b3a9a50240 <e1960> {c173}  program_counter_multiplexer -> MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a4f210 <e1942> {c174}  control -> VAR 0x55b3a9bc8410 <e13565#> {k6} @dt=0x55b3a9bc8590@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbfae0 <e16724#> {c174} @dt=0x55b3a9a0ad80@(nw1)  program_counter_source_decode [RV] <- VAR 0x55b3a9a0ae60 <e15935#> {c38} @dt=0x55b3a9a0ad80@(nw1)  program_counter_source_decode VAR
    1:2:1: PIN 0x55b3a9a4f650 <e1947> {c175}  input_0 -> VAR 0x55b3a9bc8670 <e13568#> {k7} @dt=0x55b3a9bc87f0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbfc00 <e16725#> {c175} @dt=0x55b3a9a093e0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9a098c0 <e15919#> {c35} @dt=0x55b3a9a093e0@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x55b3a9a4faa0 <e1951> {c176}  input_1 -> VAR 0x55b3a9bc8ca0 <e13605#> {k8} @dt=0x55b3a9bc8e20@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbfd20 <e16726#> {c176} @dt=0x55b3a9a0ed60@(nw32)  program_counter_branch_decode [RV] <- VAR 0x55b3a9a0f240 <e15970#> {c52} @dt=0x55b3a9a0ed60@(nw32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x55b3a9a4fe70 <e1955> {c177}  resolved -> VAR 0x55b3a9bcbe10 <e13642#> {k10} @dt=0x55b3a9bcbf90@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbfe40 <e16727#> {c177} @dt=0x55b3a9a07120@(nw32)  program_counter_prime [LV] => VAR 0x55b3a9a075e0 <e15903#> {c33} @dt=0x55b3a9a07120@(nw32)  program_counter_prime VAR
    1:2: CELL 0x55b3a9a52300 <e1989> {c180}  fetch_decode_register -> MODULE 0x55b3a9b80ca0 <e8792> {r1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x55b3a9a50880 <e1962> {c181}  clk -> VAR 0x55b3a9b81110 <e12459#> {r3} @dt=0x55b3a9b81030@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbff60 <e16728#> {c181} @dt=0x55b3a9a05fa0@(nw1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e15897#> {c27} @dt=0x55b3a9a05fa0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a50c40 <e1967> {c182}  enable -> VAR 0x55b3a9b81630 <e12462#> {r4} @dt=0x55b3a9b81550@(nw1)  enable INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0080 <e16729#> {c182} @dt=0x55b3a9a42710@(nw1)  stall_decode [RV] <- VAR 0x55b3a9a427f0 <e16622#> {c127} @dt=0x55b3a9a42710@(nw1)  stall_decode VAR
    1:2:1: PIN 0x55b3a9a510c0 <e1971> {c183}  clear -> VAR 0x55b3a9b81b50 <e12465#> {r5} @dt=0x55b3a9b81a70@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc01a0 <e16730#> {c183} @dt=0x55b3a9a0ad80@(nw1)  program_counter_source_decode [RV] <- VAR 0x55b3a9a0ae60 <e15935#> {c38} @dt=0x55b3a9a0ad80@(nw1)  program_counter_source_decode VAR
    1:2:1: PIN 0x55b3a9a51490 <e1975> {c184}  instruction_fetch -> VAR 0x55b3a9b82db0 <e12468#> {r7} @dt=0x55b3a9b828b0@(nw32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc02c0 <e16731#> {c184} @dt=0x55b3a9a0a540@(nw32)  instruction_fetch [RV] <- VAR 0x55b3a9a0aa00 <e15927#> {c36} @dt=0x55b3a9a0a540@(nw32)  instruction_fetch VAR
    1:2:1: PIN 0x55b3a9a51900 <e1979> {c185}  program_counter_plus_four_fetch -> VAR 0x55b3a9b84040 <e12476#> {r8} @dt=0x55b3a9b83b40@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc03e0 <e16732#> {c185} @dt=0x55b3a9a093e0@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9a098c0 <e15919#> {c35} @dt=0x55b3a9a093e0@(nw32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x55b3a9a51d50 <e1983> {c186}  instruction_decode -> VAR 0x55b3a9b85370 <e12484#> {r10} @dt=0x55b3a9b84e70@(nw32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0500 <e16733#> {c186} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode [LV] => VAR 0x55b3a9a10380 <e15978#> {c53} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x55b3a9a521c0 <e1987> {c187}  program_counter_plus_four_decode -> VAR 0x55b3a9b866a0 <e12492#> {r11} @dt=0x55b3a9b861a0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0620 <e16734#> {c187} @dt=0x55b3a9a11000@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55b3a9a114e0 <e15986#> {c54} @dt=0x55b3a9a11000@(nw32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x55b3a9a54b50 <e2026> {c190}  control_unit -> MODULE 0x55b3a9ac7040 <e8781> {g1}  Control_Unit  L3
    1:2:1: PIN 0x55b3a9a52930 <e1991> {c191}  instruction -> VAR 0x55b3a9ac9680 <e14161#> {g3} @dt=0x55b3a9ac9200@(nw32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0740 <e16735#> {c191} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e15978#> {c53} @dt=0x55b3a9a0fec0@(nw32)  instruction_decode VAR
    1:2:1: PIN 0x55b3a9a52d30 <e1996> {c192}  register_write -> VAR 0x55b3a9ac9be0 <e14169#> {g5} @dt=0x55b3a9ac9b00@(nw1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0860 <e16736#> {c192} @dt=0x55b3a9a0b1c0@(nw1)  register_write_decode [LV] => VAR 0x55b3a9a0b2a0 <e15938#> {c39} @dt=0x55b3a9a0b1c0@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x55b3a9a531c0 <e2000> {c193}  memory_to_register -> VAR 0x55b3a9aca100 <e14172#> {g6} @dt=0x55b3a9aca020@(nw1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0980 <e16737#> {c193} @dt=0x55b3a9a0b5e0@(nw1)  memory_to_register_decode [LV] => VAR 0x55b3a9a0b6c0 <e15941#> {c40} @dt=0x55b3a9a0b5e0@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x55b3a9a53590 <e2004> {c194}  memory_write -> VAR 0x55b3a9aca620 <e14175#> {g7} @dt=0x55b3a9aca540@(nw1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0aa0 <e16738#> {c194} @dt=0x55b3a9a0ba20@(nw1)  memory_write_decode [LV] => VAR 0x55b3a9a0bb00 <e15944#> {c41} @dt=0x55b3a9a0ba20@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x55b3a9a53990 <e2008> {c195}  ALU_src_B -> VAR 0x55b3a9acab40 <e14178#> {g8} @dt=0x55b3a9acaa60@(nw1)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0bc0 <e16739#> {c195} @dt=0x55b3a9a0be80@(nw1)  ALU_src_B_decode [LV] => VAR 0x55b3a9a0bf60 <e15947#> {c42} @dt=0x55b3a9a0be80@(nw1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x55b3a9a53e20 <e2012> {c196}  register_destination -> VAR 0x55b3a9acb060 <e14181#> {g9} @dt=0x55b3a9acaf80@(nw1)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0ce0 <e16740#> {c196} @dt=0x55b3a9a0c2a0@(nw1)  register_destination_decode [LV] => VAR 0x55b3a9a0c380 <e15950#> {c43} @dt=0x55b3a9a0c2a0@(nw1)  register_destination_decode VAR
    1:2:1: PIN 0x55b3a9a54180 <e2016> {c197}  branch -> VAR 0x55b3a9acb5a0 <e14184#> {g10} @dt=0x55b3a9acb4c0@(nw1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0e00 <e16741#> {c197} @dt=0x55b3a9a0c6a0@(nw1)  branch_decode [LV] => VAR 0x55b3a9a0c780 <e15953#> {c44} @dt=0x55b3a9a0c6a0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x55b3a9a54640 <e2020> {c198}  hi_lo_register_write -> VAR 0x55b3a9acbb00 <e14187#> {g11} @dt=0x55b3a9acba20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0f20 <e16742#> {c198} @dt=0x55b3a9a0caa0@(nw1)  hi_lo_register_write_decode [LV] => VAR 0x55b3a9a0cb80 <e15956#> {c45} @dt=0x55b3a9a0caa0@(nw1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x55b3a9a54a10 <e2024> {c199}  ALU_function -> VAR 0x55b3a9accda0 <e14190#> {g12} @dt=0x55b3a9acc8a0@(nw6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1040 <e16743#> {c199} @dt=0x55b3a9a0dbe0@(nw6)  ALU_function_decode [LV] => VAR 0x55b3a9a0e0a0 <e15962#> {c47} @dt=0x55b3a9a0dbe0@(nw6)  ALU_function_decode VAR
    1:2: CELL 0x55b3a9a567e0 <e2054> {c202}  register_file_output_A_mux -> MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a557d0 <e2036> {c204}  control -> VAR 0x55b3a9bc8410 <e13565#> {k6} @dt=0x55b3a9bc8590@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1160 <e16744#> {c204} @dt=0x55b3a9a42bb0@(nw1)  forward_A_decode [RV] <- VAR 0x55b3a9a42c90 <e16625#> {c128} @dt=0x55b3a9a42bb0@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x55b3a9a55c20 <e2041> {c205}  input_0 -> VAR 0x55b3a9bc8670 <e13568#> {k7} @dt=0x55b3a9bc87f0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1280 <e16745#> {c205} @dt=0x55b3a9a1cf20@(nw32)  register_file_output_A_decode [RV] <- VAR 0x55b3a9a1d3a0 <e16332#> {c68} @dt=0x55b3a9a1cf20@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b3a9a55ff0 <e2045> {c206}  input_1 -> VAR 0x55b3a9bc8ca0 <e13605#> {k8} @dt=0x55b3a9bc8e20@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc13a0 <e16746#> {c206} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e16522#> {c106} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a56410 <e2049> {c207}  resolved -> VAR 0x55b3a9bcbe10 <e13642#> {k10} @dt=0x55b3a9bcbf90@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc14c0 <e16747#> {c207} @dt=0x55b3a9a1f000@(nw32)  register_file_output_A_resolved_decode [LV] => VAR 0x55b3a9a1f4e0 <e16348#> {c70} @dt=0x55b3a9a1f000@(nw32)  register_file_output_A_resolved_decode VAR
    1:2: CELL 0x55b3a9a584f0 <e2082> {c210}  register_file_output_B_mux -> MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a574e0 <e2064> {c212}  control -> VAR 0x55b3a9bc8410 <e13565#> {k6} @dt=0x55b3a9bc8590@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc15e0 <e16748#> {c212} @dt=0x55b3a9a43040@(nw1)  forward_B_decode [RV] <- VAR 0x55b3a9a43120 <e16628#> {c129} @dt=0x55b3a9a43040@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x55b3a9a57930 <e2069> {c213}  input_0 -> VAR 0x55b3a9bc8670 <e13568#> {k7} @dt=0x55b3a9bc87f0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1700 <e16749#> {c213} @dt=0x55b3a9a1dee0@(nw32)  register_file_output_B_decode [RV] <- VAR 0x55b3a9a1e3c0 <e16340#> {c69} @dt=0x55b3a9a1dee0@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55b3a9a57d00 <e2073> {c214}  input_1 -> VAR 0x55b3a9bc8ca0 <e13605#> {k8} @dt=0x55b3a9bc8e20@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1820 <e16750#> {c214} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e16522#> {c106} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a58120 <e2077> {c215}  resolved -> VAR 0x55b3a9bcbe10 <e13642#> {k10} @dt=0x55b3a9bcbf90@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1940 <e16751#> {c215} @dt=0x55b3a9a20120@(nw32)  register_file_output_B_resolved_decode [LV] => VAR 0x55b3a9a20600 <e16356#> {c71} @dt=0x55b3a9a20120@(nw32)  register_file_output_B_resolved_decode VAR
    1:2: CELL 0x55b3a9a59480 <e2095> {c218}  reg_output_comparator -> MODULE 0x55b3a9ae3040 <e8782> {h1}  Equal_Comparator  L3
    1:2:1: PIN 0x55b3a9a58b90 <e2084> {c219}  a -> VAR 0x55b3a9ae4230 <e14134#> {h3} @dt=0x55b3a9ae3d30@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1a60 <e16752#> {c219} @dt=0x55b3a9a1f000@(nw32)  register_file_output_A_resolved_decode [RV] <- VAR 0x55b3a9a1f4e0 <e16348#> {c70} @dt=0x55b3a9a1f000@(nw32)  register_file_output_A_resolved_decode VAR
    1:2:1: PIN 0x55b3a9a58fb0 <e2089> {c220}  b -> VAR 0x55b3a9ae5470 <e14142#> {h4} @dt=0x55b3a9ae4f70@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1b80 <e16753#> {c220} @dt=0x55b3a9a20120@(nw32)  register_file_output_B_resolved_decode [RV] <- VAR 0x55b3a9a20600 <e16356#> {c71} @dt=0x55b3a9a20120@(nw32)  register_file_output_B_resolved_decode VAR
    1:2:1: PIN 0x55b3a9a59340 <e2093> {c221}  c -> VAR 0x55b3a9ae59d0 <e14150#> {h6} @dt=0x55b3a9ae58f0@(nw1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1ca0 <e16754#> {c221} @dt=0x55b3a9a0cea0@(nw1)  equal_decode [LV] => VAR 0x55b3a9a0cf80 <e15959#> {c46} @dt=0x55b3a9a0cea0@(nw1)  equal_decode VAR
    1:2: CELL 0x55b3a9a5a3d0 <e2108> {c224}  program_counter_source_and_gate_decode -> MODULE 0x55b3a9abfbe0 <e8780> {f1}  And_Gate  L3
    1:2:1: PIN 0x55b3a9a59a50 <e2097> {c225}  input_A -> VAR 0x55b3a9ac00f0 <e14711#> {f3} @dt=0x55b3a9ac0010@(nw1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1dc0 <e16755#> {c225} @dt=0x55b3a9a0c6a0@(nw1)  branch_decode [RV] <- VAR 0x55b3a9a0c780 <e15953#> {c44} @dt=0x55b3a9a0c6a0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x55b3a9a59e10 <e2102> {c226}  input_B -> VAR 0x55b3a9ac0610 <e14714#> {f4} @dt=0x55b3a9ac0530@(nw1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1ee0 <e16756#> {c226} @dt=0x55b3a9a0cea0@(nw1)  equal_decode [RV] <- VAR 0x55b3a9a0cf80 <e15959#> {c46} @dt=0x55b3a9a0cea0@(nw1)  equal_decode VAR
    1:2:1: PIN 0x55b3a9a5a290 <e2106> {c227}  output_C -> VAR 0x55b3a9ac0b70 <e14717#> {f6} @dt=0x55b3a9ac0a90@(nw1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2000 <e16757#> {c227} @dt=0x55b3a9a0ad80@(nw1)  program_counter_source_decode [LV] => VAR 0x55b3a9a0ae60 <e15935#> {c38} @dt=0x55b3a9a0ad80@(nw1)  program_counter_source_decode VAR
    1:2: CELL 0x55b3a9a5ae70 <e2117> {c230}  sign_extender_decode -> MODULE 0x55b3a9b3de00 <e8789> {o1}  Sign_Extension  L3
    1:2:1: PIN 0x55b3a9a5a970 <e2110> {c231}  short_input -> VAR 0x55b3a9b3eef0 <e12986#> {o3} @dt=0x55b3a9b3eab0@(nw16)  short_input INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2120 <e16758#> {c231} @dt=0x55b3a9a1a380@(nw16)  immediate [RV] <- VAR 0x55b3a9a1a860 <e16269#> {c64} @dt=0x55b3a9a1a380@(nw16)  immediate VAR
    1:2:1: PIN 0x55b3a9a5ad30 <e2115> {c232}  extended_output -> VAR 0x55b3a9b40130 <e12994#> {o4} @dt=0x55b3a9b3fc30@(nw32)  extended_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2240 <e16759#> {c232} @dt=0x55b3a9a21240@(nw32)  sign_imm_decode [LV] => VAR 0x55b3a9a21720 <e16364#> {c72} @dt=0x55b3a9a21240@(nw32)  sign_imm_decode VAR
    1:2: CELL 0x55b3a9a5b960 <e2126> {c235}  shifter_decode -> MODULE 0x55b3a9b09b00 <e8784> {j1}  Left_Shift  L3
    1:2:1: PIN 0x55b3a9a5b3f0 <e2119> {c236}  shift_input -> VAR 0x55b3a9b0b510 <e13815#> {j6} @dt=0x55b3a9b0b030@(nw32)  shift_input INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2360 <e16760#> {c236} @dt=0x55b3a9a21240@(nw32)  sign_imm_decode [RV] <- VAR 0x55b3a9a21720 <e16364#> {c72} @dt=0x55b3a9a21240@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x55b3a9a5b820 <e2124> {c237}  shift_output -> VAR 0x55b3a9b0c750 <e13823#> {j7} @dt=0x55b3a9b0c270@(nw32)  shift_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2480 <e16761#> {c237} @dt=0x55b3a9a1c0c0@(nw32)  shifter_output_decode [LV] => VAR 0x55b3a9a1c540 <e16324#> {c67} @dt=0x55b3a9a1c0c0@(nw32)  shifter_output_decode VAR
    1:2: CELL 0x55b3a9a5c8b0 <e2139> {c240}  adder_decode -> MODULE 0x55b3a9a7eb70 <e8778> {d1}  Adder  L3
    1:2:1: PIN 0x55b3a9a5bf00 <e2128> {c241}  a -> VAR 0x55b3a9a7fa40 <e15797#> {d3} @dt=0x55b3a9a7f5c0@(nw32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc25a0 <e16762#> {c241} @dt=0x55b3a9a1c0c0@(nw32)  shifter_output_decode [RV] <- VAR 0x55b3a9a1c540 <e16324#> {c67} @dt=0x55b3a9a1c0c0@(nw32)  shifter_output_decode VAR
    1:2:1: PIN 0x55b3a9a5c320 <e2133> {c242}  b -> VAR 0x55b3a9a80160 <e15805#> {d3} @dt=0x55b3a9a7fca0@(nw32)  b INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc26c0 <e16763#> {c242} @dt=0x55b3a9a11000@(nw32)  program_counter_plus_four_decode [RV] <- VAR 0x55b3a9a114e0 <e15986#> {c54} @dt=0x55b3a9a11000@(nw32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x55b3a9a5c770 <e2137> {c243}  z -> VAR 0x55b3a9a813a0 <e15813#> {d4} @dt=0x55b3a9a80ec0@(nw32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc27e0 <e16764#> {c243} @dt=0x55b3a9a0ed60@(nw32)  program_counter_branch_decode [LV] => VAR 0x55b3a9a0f240 <e15970#> {c52} @dt=0x55b3a9a0ed60@(nw32)  program_counter_branch_decode VAR
    1:2: CELL 0x55b3a9a61c70 <e2252> {c246}  decode_execute_register -> MODULE 0x55b3a9b47960 <e8790> {p1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x55b3a9a5ce10 <e2141> {c247}  clk -> VAR 0x55b3a9b47dd0 <e12659#> {p3} @dt=0x55b3a9b47cf0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2900 <e16765#> {c247} @dt=0x55b3a9a05fa0@(nw1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e15897#> {c27} @dt=0x55b3a9a05fa0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a5d220 <e2146> {c248}  clear -> VAR 0x55b3a9b481f0 <e12662#> {p4} @dt=0x55b3a9b48110@(nw1)  clear INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2a20 <e16766#> {c248} @dt=0x55b3a9a434d0@(nw1)  flush_execute_register [RV] <- VAR 0x55b3a9a435b0 <e16631#> {c130} @dt=0x55b3a9a434d0@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x55b3a9a5d640 <e2150> {c249}  register_write_decode -> VAR 0x55b3a9b48610 <e12665#> {p7} @dt=0x55b3a9b48530@(nw1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2b40 <e16767#> {c249} @dt=0x55b3a9a0b1c0@(nw1)  register_write_decode [RV] <- VAR 0x55b3a9a0b2a0 <e15938#> {c39} @dt=0x55b3a9a0b1c0@(nw1)  register_write_decode VAR
    1:2:1: PIN 0x55b3a9a5dae0 <e2154> {c250}  memory_to_register_decode -> VAR 0x55b3a9b48a70 <e12668#> {p8} @dt=0x55b3a9b48990@(nw1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2c60 <e16768#> {c250} @dt=0x55b3a9a0b5e0@(nw1)  memory_to_register_decode [RV] <- VAR 0x55b3a9a0b6c0 <e15941#> {c40} @dt=0x55b3a9a0b5e0@(nw1)  memory_to_register_decode VAR
    1:2:1: PIN 0x55b3a9a5df00 <e2158> {c251}  memory_write_decode -> VAR 0x55b3a9b48ed0 <e12671#> {p9} @dt=0x55b3a9b48df0@(nw1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2d80 <e16769#> {c251} @dt=0x55b3a9a0ba20@(nw1)  memory_write_decode [RV] <- VAR 0x55b3a9a0bb00 <e15944#> {c41} @dt=0x55b3a9a0ba20@(nw1)  memory_write_decode VAR
    1:2:1: PIN 0x55b3a9a5e340 <e2162> {c252}  ALU_src_B_decode -> VAR 0x55b3a9b49430 <e12674#> {p10} @dt=0x55b3a9b49350@(nw1)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2ea0 <e16770#> {c252} @dt=0x55b3a9a0be80@(nw1)  ALU_src_B_decode [RV] <- VAR 0x55b3a9a0bf60 <e15947#> {c42} @dt=0x55b3a9a0be80@(nw1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x55b3a99f69c0 <e2166> {c253}  register_destination_decode -> VAR 0x55b3a9b49990 <e12677#> {p11} @dt=0x55b3a9b498b0@(nw1)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2fc0 <e16771#> {c253} @dt=0x55b3a9a0c2a0@(nw1)  register_destination_decode [RV] <- VAR 0x55b3a9a0c380 <e15950#> {c43} @dt=0x55b3a9a0c2a0@(nw1)  register_destination_decode VAR
    1:2:1: PIN 0x55b3a99f7220 <e2170> {c254}  hi_lo_register_write_decode -> VAR 0x55b3a9b4a0d0 <e12680#> {p12} @dt=0x55b3a9b49ff0@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc30e0 <e16772#> {c254} @dt=0x55b3a9a0caa0@(nw1)  hi_lo_register_write_decode [RV] <- VAR 0x55b3a9a0cb80 <e15956#> {c45} @dt=0x55b3a9a0caa0@(nw1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x55b3a99f7d70 <e2174> {c255}  ALU_function_decode -> VAR 0x55b3a9b4b350 <e12683#> {p13} @dt=0x55b3a9b4ae50@(nw6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3200 <e16773#> {c255} @dt=0x55b3a9a0dbe0@(nw6)  ALU_function_decode [RV] <- VAR 0x55b3a9a0e0a0 <e15962#> {c47} @dt=0x55b3a9a0dbe0@(nw6)  ALU_function_decode VAR
    1:2:1: PIN 0x55b3a99f86e0 <e2178> {c256}  Rs_decode -> VAR 0x55b3a9b4c5b0 <e12691#> {p14} @dt=0x55b3a9b4c0b0@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3320 <e16774#> {c256} @dt=0x55b3a9a12820@(nw5)  Rs_decode [RV] <- VAR 0x55b3a9a12d00 <e16002#> {c56} @dt=0x55b3a9a12820@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x55b3a99f97a0 <e2182> {c257}  Rt_decode -> VAR 0x55b3a9b4d7f0 <e12699#> {p15} @dt=0x55b3a9b4d2f0@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3440 <e16775#> {c257} @dt=0x55b3a9a15a40@(nw5)  Rt_decode [RV] <- VAR 0x55b3a9a15f20 <e16112#> {c59} @dt=0x55b3a9a15a40@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x55b3a99fa0a0 <e2186> {c258}  Rd_decode -> VAR 0x55b3a9b4ea30 <e12707#> {p16} @dt=0x55b3a9b4e530@(nw5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3560 <e16776#> {c258} @dt=0x55b3a9a18560@(nw5)  Rd_decode [RV] <- VAR 0x55b3a9a18a40 <e16214#> {c62} @dt=0x55b3a9a18560@(nw5)  Rd_decode VAR
    1:2:1: PIN 0x55b3a9a5e600 <e2190> {c259}  sign_imm_decode -> VAR 0x55b3a9b4fc70 <e12715#> {p17} @dt=0x55b3a9b4f770@(nw32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3680 <e16777#> {c259} @dt=0x55b3a9a21240@(nw32)  sign_imm_decode [RV] <- VAR 0x55b3a9a21720 <e16364#> {c72} @dt=0x55b3a9a21240@(nw32)  sign_imm_decode VAR
    1:2:1: PIN 0x55b3a9a5e840 <e2194> {c261}  register_write_execute -> VAR 0x55b3a9b50230 <e12723#> {p19} @dt=0x55b3a9b50150@(nw1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc37a0 <e16778#> {c261} @dt=0x55b3a9a254b0@(nw1)  register_write_execute [LV] => VAR 0x55b3a9a25590 <e16403#> {c82} @dt=0x55b3a9a254b0@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x55b3a9a5eac0 <e2198> {c262}  memory_to_register_execute -> VAR 0x55b3a9b50790 <e12726#> {p20} @dt=0x55b3a9b506b0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc38c0 <e16779#> {c262} @dt=0x55b3a9a21f00@(nw1)  memory_to_register_execute [LV] => VAR 0x55b3a9a21fe0 <e16375#> {c76} @dt=0x55b3a9a21f00@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b3a9a5ee80 <e2202> {c263}  memory_write_execute -> VAR 0x55b3a9b50d50 <e12729#> {p21} @dt=0x55b3a9b50c70@(nw1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc39e0 <e16780#> {c263} @dt=0x55b3a9a22370@(nw1)  memory_write_execute [LV] => VAR 0x55b3a9a22450 <e16378#> {c77} @dt=0x55b3a9a22370@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x55b3a9a5f260 <e2206> {c264}  ALU_src_B_execute -> VAR 0x55b3a9b51320 <e12732#> {p22} @dt=0x55b3a9b51240@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3b00 <e16781#> {c264} @dt=0x55b3a9a239b0@(nw1)  ALU_src_B_execute [LV] => VAR 0x55b3a9a23a90 <e16389#> {c79} @dt=0x55b3a9a239b0@(nw1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x55b3a9a5f5e0 <e2210> {c265}  register_destination_execute -> VAR 0x55b3a9b51940 <e12735#> {p23} @dt=0x55b3a9b51860@(nw1)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3c20 <e16782#> {c265} @dt=0x55b3a9a21aa0@(nw1)  register_destination_execute [LV] => VAR 0x55b3a9a21b80 <e16372#> {c75} @dt=0x55b3a9a21aa0@(nw1)  register_destination_execute VAR
    1:2:1: PIN 0x55b3a9a5f940 <e2214> {c266}  hi_lo_register_write_execute -> VAR 0x55b3a9b51f50 <e12738#> {p24} @dt=0x55b3a9b51e70@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3d40 <e16783#> {c266} @dt=0x55b3a9a25040@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x55b3a9a25120 <e16400#> {c81} @dt=0x55b3a9a25040@(nw1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x55b3a9a5fd00 <e2218> {c267}  ALU_function_execute -> VAR 0x55b3a9b53230 <e12741#> {p25} @dt=0x55b3a9b52d30@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3e60 <e16784#> {c267} @dt=0x55b3a9a24740@(nw6)  ALU_function_execute [LV] => VAR 0x55b3a9a24c00 <e16392#> {c80} @dt=0x55b3a9a24740@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x55b3a9a60080 <e2222> {c268}  Rs_execute -> VAR 0x55b3a9b54490 <e12749#> {p26} @dt=0x55b3a9b53f90@(nw5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3f80 <e16785#> {c268} @dt=0x55b3a9a2efb0@(nw5)  Rs_execute [LV] => VAR 0x55b3a9a2f490 <e16470#> {c93} @dt=0x55b3a9a2efb0@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x55b3a9a603e0 <e2226> {c269}  Rt_execute -> VAR 0x55b3a9b55700 <e12757#> {p27} @dt=0x55b3a9b55200@(nw5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc40a0 <e16786#> {c269} @dt=0x55b3a9a30100@(nw5)  Rt_execute [LV] => VAR 0x55b3a9a305e0 <e16478#> {c94} @dt=0x55b3a9a30100@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x55b3a9a60740 <e2230> {c270}  Rd_execute -> VAR 0x55b3a9b56970 <e12765#> {p28} @dt=0x55b3a9b56470@(nw5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc41c0 <e16787#> {c270} @dt=0x55b3a9a31250@(nw5)  Rd_execute [LV] => VAR 0x55b3a9a31730 <e16486#> {c95} @dt=0x55b3a9a31250@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x55b3a9a60b00 <e2234> {c271}  sign_imm_execute -> VAR 0x55b3a9b57c70 <e12773#> {p29} @dt=0x55b3a9b57770@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc42e0 <e16788#> {c271} @dt=0x55b3a9a32410@(nw32)  sign_imm_execute [LV] => VAR 0x55b3a9a328d0 <e16494#> {c96} @dt=0x55b3a9a32410@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x55b3a9a60f00 <e2238> {c273}  read_data_one_decode -> VAR 0x55b3a9b58fa0 <e12781#> {p32} @dt=0x55b3a9b58aa0@(nw32)  read_data_one_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4400 <e16789#> {c273} @dt=0x55b3a9a1cf20@(nw32)  register_file_output_A_decode [RV] <- VAR 0x55b3a9a1d3a0 <e16332#> {c68} @dt=0x55b3a9a1cf20@(nw32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b3a9a612a0 <e2242> {c274}  read_data_two_decode -> VAR 0x55b3a9b5a290 <e12789#> {p33} @dt=0x55b3a9b59d90@(nw32)  read_data_two_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4520 <e16790#> {c274} @dt=0x55b3a9a1dee0@(nw32)  register_file_output_B_decode [RV] <- VAR 0x55b3a9a1e3c0 <e16340#> {c69} @dt=0x55b3a9a1dee0@(nw32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55b3a9a616d0 <e2246> {c275}  read_data_one_execute -> VAR 0x55b3a9b5b5c0 <e12797#> {p35} @dt=0x55b3a9b5b0c0@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4640 <e16791#> {c275} @dt=0x55b3a9a26290@(nw32)  register_file_output_A_execute [LV] => VAR 0x55b3a9a26770 <e16406#> {c85} @dt=0x55b3a9a26290@(nw32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x55b3a9a61b30 <e2250> {c276}  read_data_two_execute -> VAR 0x55b3a9b5c8f0 <e12805#> {p36} @dt=0x55b3a9b5c3f0@(nw32)  read_data_two_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4760 <e16792#> {c276} @dt=0x55b3a9a27470@(nw32)  register_file_output_B_execute [LV] => VAR 0x55b3a9a27950 <e16414#> {c86} @dt=0x55b3a9a27470@(nw32)  register_file_output_B_execute VAR
    1:2: CELL 0x55b3a9a63890 <e2280> {c279}  write_register_execute_mux -> MODULE 0x55b3a9bcce40 <e12164> {k1}  MUX_2INPUT__B5  L3
    1:2:1: PIN 0x55b3a9a62970 <e2262> {c280}  control -> VAR 0x55b3a9bcd360 <e13690#> {k6} @dt=0x55b3a9bcd4e0@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4880 <e16793#> {c280} @dt=0x55b3a9a21aa0@(nw1)  register_destination_execute [RV] <- VAR 0x55b3a9a21b80 <e16372#> {c75} @dt=0x55b3a9a21aa0@(nw1)  register_destination_execute VAR
    1:2:1: PIN 0x55b3a9a62cd0 <e2267> {c281}  input_0 -> VAR 0x55b3a9bcd5c0 <e13693#> {k7} @dt=0x55b3a9bcd740@(nw5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc49a0 <e16794#> {c281} @dt=0x55b3a9a30100@(nw5)  Rt_execute [RV] <- VAR 0x55b3a9a305e0 <e16478#> {c94} @dt=0x55b3a9a30100@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x55b3a9a63090 <e2271> {c282}  input_1 -> VAR 0x55b3a9bcde20 <e13730#> {k8} @dt=0x55b3a9bcdfa0@(nw5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4ac0 <e16795#> {c282} @dt=0x55b3a9a31250@(nw5)  Rd_execute [RV] <- VAR 0x55b3a9a31730 <e16486#> {c95} @dt=0x55b3a9a31250@(nw5)  Rd_execute VAR
    1:2:1: PIN 0x55b3a9a634c0 <e2275> {c283}  resolved -> VAR 0x55b3a9bce680 <e13767#> {k10} @dt=0x55b3a9bce800@(nw5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4be0 <e16796#> {c283} @dt=0x55b3a9a23100@(nw5)  write_register_execute [LV] => VAR 0x55b3a9a235c0 <e16381#> {c78} @dt=0x55b3a9a23100@(nw5)  write_register_execute VAR
    1:2: CELL 0x55b3a9a65dc0 <e2316> {c286}  register_file_output_A_execute_mux -> MODULE 0x55b3a9bcf690 <e12173> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a64590 <e2290> {c287}  control -> VAR 0x55b3a9bcfbd0 <e13355#> {l6} @dt=0x55b3a9bcfd50@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4d00 <e16797#> {c287} @dt=0x55b3a9a44260@(nw2)  forward_A_execute [RV] <- VAR 0x55b3a9a44720 <e16634#> {c131} @dt=0x55b3a9a44260@(nw2)  forward_A_execute VAR
    1:2:1: PIN 0x55b3a9a649e0 <e2295> {c288}  input_0 -> VAR 0x55b3a9bd0250 <e13363#> {l7} @dt=0x55b3a9bd03d0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4e20 <e16798#> {c288} @dt=0x55b3a9a26290@(nw32)  register_file_output_A_execute [RV] <- VAR 0x55b3a9a26770 <e16406#> {c85} @dt=0x55b3a9a26290@(nw32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x55b3a9a64db0 <e2299> {c289}  input_1 -> VAR 0x55b3a9bd6350 <e13400#> {l8} @dt=0x55b3a9a8c990@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4f40 <e16799#> {c289} @dt=0x55b3a9a3d3a0@(nw32)  result_writeback [RV] <- VAR 0x55b3a9a3d860 <e16579#> {c119} @dt=0x55b3a9a3d3a0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x55b3a9a651b0 <e2303> {c290}  input_2 -> VAR 0x55b3a9bd68d0 <e13437#> {l9} @dt=0x55b3a9bd6a50@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5060 <e16800#> {c290} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e16522#> {c106} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a655b0 <e2307> {c291}  input_3 -> VAR 0x55b3a9bd6f30 <e13474#> {l10} @dt=0x55b3a9bd70b0@(nw32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5180 <e16801#> {c291} @dt=0x55b3a9a3f700@(nw32)  ALU_LO_output_writeback [RV] <- VAR 0x55b3a9a3fbc0 <e16595#> {c121} @dt=0x55b3a9a3f700@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b3a9a659f0 <e2311> {c293}  resolved -> VAR 0x55b3a9bd7710 <e13511#> {l12} @dt=0x55b3a9bd7890@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc52a0 <e16802#> {c293} @dt=0x55b3a9a28600@(nw32)  source_A_ALU_execute [LV] => VAR 0x55b3a9a28ac0 <e16422#> {c87} @dt=0x55b3a9a28600@(nw32)  source_A_ALU_execute VAR
    1:2: CELL 0x55b3a9a682f0 <e2352> {c296}  register_file_output_B_execute_mux -> MODULE 0x55b3a9bcf690 <e12173> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a66ac0 <e2326> {c297}  control -> VAR 0x55b3a9bcfbd0 <e13355#> {l6} @dt=0x55b3a9bcfd50@(nw2)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc53c0 <e16803#> {c297} @dt=0x55b3a9a45410@(nw2)  forward_B_execute [RV] <- VAR 0x55b3a9a458d0 <e16642#> {c132} @dt=0x55b3a9a45410@(nw2)  forward_B_execute VAR
    1:2:1: PIN 0x55b3a9a66f10 <e2331> {c298}  input_0 -> VAR 0x55b3a9bd0250 <e13363#> {l7} @dt=0x55b3a9bd03d0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc54e0 <e16804#> {c298} @dt=0x55b3a9a27470@(nw32)  register_file_output_B_execute [RV] <- VAR 0x55b3a9a27950 <e16414#> {c86} @dt=0x55b3a9a27470@(nw32)  register_file_output_B_execute VAR
    1:2:1: PIN 0x55b3a9a672e0 <e2335> {c299}  input_1 -> VAR 0x55b3a9bd6350 <e13400#> {l8} @dt=0x55b3a9a8c990@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5600 <e16805#> {c299} @dt=0x55b3a9a3d3a0@(nw32)  result_writeback [RV] <- VAR 0x55b3a9a3d860 <e16579#> {c119} @dt=0x55b3a9a3d3a0@(nw32)  result_writeback VAR
    1:2:1: PIN 0x55b3a9a676e0 <e2339> {c300}  input_2 -> VAR 0x55b3a9bd68d0 <e13437#> {l9} @dt=0x55b3a9bd6a50@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5720 <e16806#> {c300} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e16522#> {c106} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a67ae0 <e2343> {c301}  input_3 -> VAR 0x55b3a9bd6f30 <e13474#> {l10} @dt=0x55b3a9bd70b0@(nw32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5840 <e16807#> {c301} @dt=0x55b3a9a3e550@(nw32)  ALU_HI_output_writeback [RV] <- VAR 0x55b3a9a3ea10 <e16587#> {c120} @dt=0x55b3a9a3e550@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b3a9a67f20 <e2347> {c303}  resolved -> VAR 0x55b3a9bd7710 <e13511#> {l12} @dt=0x55b3a9bd7890@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5960 <e16808#> {c303} @dt=0x55b3a9a2a960@(nw32)  write_data_execute [LV] => VAR 0x55b3a9a2ae20 <e16438#> {c89} @dt=0x55b3a9a2a960@(nw32)  write_data_execute VAR
    1:2: CELL 0x55b3a9a69ff0 <e2380> {c306}  source_B_ALU_mux -> MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a68fe0 <e2362> {c307}  control -> VAR 0x55b3a9bc8410 <e13565#> {k6} @dt=0x55b3a9bc8590@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5a80 <e16809#> {c307} @dt=0x55b3a9a239b0@(nw1)  ALU_src_B_execute [RV] <- VAR 0x55b3a9a23a90 <e16389#> {c79} @dt=0x55b3a9a239b0@(nw1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x55b3a9a693e0 <e2367> {c308}  input_0 -> VAR 0x55b3a9bc8670 <e13568#> {k7} @dt=0x55b3a9bc87f0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5ba0 <e16810#> {c308} @dt=0x55b3a9a2a960@(nw32)  write_data_execute [RV] <- VAR 0x55b3a9a2ae20 <e16438#> {c89} @dt=0x55b3a9a2a960@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x55b3a9a697e0 <e2371> {c309}  input_1 -> VAR 0x55b3a9bc8ca0 <e13605#> {k8} @dt=0x55b3a9bc8e20@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5cc0 <e16811#> {c309} @dt=0x55b3a9a32410@(nw32)  sign_imm_execute [RV] <- VAR 0x55b3a9a328d0 <e16494#> {c96} @dt=0x55b3a9a32410@(nw32)  sign_imm_execute VAR
    1:2:1: PIN 0x55b3a9a69c20 <e2375> {c311}  resolved -> VAR 0x55b3a9bcbe10 <e13642#> {k10} @dt=0x55b3a9bcbf90@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5de0 <e16812#> {c311} @dt=0x55b3a9a297b0@(nw32)  source_B_ALU_execute [LV] => VAR 0x55b3a9a29c70 <e16430#> {c88} @dt=0x55b3a9a297b0@(nw32)  source_B_ALU_execute VAR
    1:2: CELL 0x55b3a9a6bb70 <e2405> {c314}  alu -> MODULE 0x55b3a9a88080 <e8779> {e2}  ALU  L3
    1:2:1: PIN 0x55b3a9a6a5f0 <e2382> {c315}  ALU_operation -> VAR 0x55b3a9a89030 <e14724#> {e4} @dt=0x55b3a9a88b30@(nw6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5f00 <e16813#> {c315} @dt=0x55b3a9a24740@(nw6)  ALU_function_execute [RV] <- VAR 0x55b3a9a24c00 <e16392#> {c80} @dt=0x55b3a9a24740@(nw6)  ALU_function_execute VAR
    1:2:1: PIN 0x55b3a9a6a9f0 <e2387> {c316}  input_1 -> VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6020 <e16814#> {c316} @dt=0x55b3a9a28600@(nw32)  source_A_ALU_execute [RV] <- VAR 0x55b3a9a28ac0 <e16422#> {c87} @dt=0x55b3a9a28600@(nw32)  source_A_ALU_execute VAR
    1:2:1: PIN 0x55b3a9a6adf0 <e2391> {c317}  input_2 -> VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6140 <e16815#> {c317} @dt=0x55b3a9a297b0@(nw32)  source_B_ALU_execute [RV] <- VAR 0x55b3a9a29c70 <e16430#> {c88} @dt=0x55b3a9a297b0@(nw32)  source_B_ALU_execute VAR
    1:2:1: PIN 0x55b3a9a6b230 <e2395> {c319}  ALU_output -> VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6260 <e16816#> {c319} @dt=0x55b3a9a2bb10@(nw32)  ALU_output_execute [LV] => VAR 0x55b3a9a2bfd0 <e16446#> {c90} @dt=0x55b3a9a2bb10@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x55b3a9a6b630 <e2399> {c320}  ALU_HI_output -> VAR 0x55b3a9a8d870 <e14756#> {e9} @dt=0x55b3a9a8d370@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6380 <e16817#> {c320} @dt=0x55b3a9a2ccc0@(nw32)  ALU_HI_output_execute [LV] => VAR 0x55b3a9a2d180 <e16454#> {c91} @dt=0x55b3a9a2ccc0@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x55b3a9a6ba30 <e2403> {c321}  ALU_LO_output -> VAR 0x55b3a9a8eaf0 <e14764#> {e10} @dt=0x55b3a9a8e610@(nw32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc64a0 <e16818#> {c321} @dt=0x55b3a9a2de70@(nw32)  ALU_LO_output_execute [LV] => VAR 0x55b3a9a2e330 <e16462#> {c92} @dt=0x55b3a9a2de70@(nw32)  ALU_LO_output_execute VAR
    1:2: CELL 0x55b3a9a71090 <e2482> {c324}  execute_memory_register -> MODULE 0x55b3a9b6ca00 <e8791> {q1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x55b3a9a6c100 <e2407> {c325}  clk -> VAR 0x55b3a9b6ce70 <e12524#> {q3} @dt=0x55b3a9b6cd90@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc65c0 <e16819#> {c325} @dt=0x55b3a9a05fa0@(nw1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e15897#> {c27} @dt=0x55b3a9a05fa0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a6c530 <e2412> {c326}  register_write_execute -> VAR 0x55b3a9b6d2d0 <e12527#> {q6} @dt=0x55b3a9b6d1f0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc66e0 <e16820#> {c326} @dt=0x55b3a9a254b0@(nw1)  register_write_execute [RV] <- VAR 0x55b3a9a25590 <e16403#> {c82} @dt=0x55b3a9a254b0@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x55b3a9a6c9d0 <e2416> {c327}  memory_to_register_execute -> VAR 0x55b3a9b6d730 <e12530#> {q7} @dt=0x55b3a9b6d650@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6800 <e16821#> {c327} @dt=0x55b3a9a21f00@(nw1)  memory_to_register_execute [RV] <- VAR 0x55b3a9a21fe0 <e16375#> {c76} @dt=0x55b3a9a21f00@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b3a9a6cdf0 <e2420> {c328}  memory_write_execute -> VAR 0x55b3a9b6dbf0 <e12533#> {q8} @dt=0x55b3a9b6db10@(nw1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6920 <e16822#> {c328} @dt=0x55b3a9a22370@(nw1)  memory_write_execute [RV] <- VAR 0x55b3a9a22450 <e16378#> {c77} @dt=0x55b3a9a22370@(nw1)  memory_write_execute VAR
    1:2:1: PIN 0x55b3a9a6d290 <e2424> {c329}  hi_lo_register_write_execute -> VAR 0x55b3a9b6e110 <e12536#> {q9} @dt=0x55b3a9b6e030@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6a40 <e16823#> {c329} @dt=0x55b3a9a25040@(nw1)  hi_lo_register_write_execute [RV] <- VAR 0x55b3a9a25120 <e16400#> {c81} @dt=0x55b3a9a25040@(nw1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x55b3a9a6d6f0 <e2428> {c331}  register_write_memory -> VAR 0x55b3a9b6e6d0 <e12539#> {q11} @dt=0x55b3a9b6e5f0@(nw1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6b60 <e16824#> {c331} @dt=0x55b3a9a32d00@(nw1)  register_write_memory [LV] => VAR 0x55b3a9a32de0 <e16502#> {c99} @dt=0x55b3a9a32d00@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x55b3a9a6db90 <e2432> {c332}  memory_to_register_memory -> VAR 0x55b3a9b6ecf0 <e12542#> {q12} @dt=0x55b3a9b6ec10@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6c80 <e16825#> {c332} @dt=0x55b3a9a34390@(nw1)  memory_to_register_memory [LV] => VAR 0x55b3a9a34470 <e16513#> {c101} @dt=0x55b3a9a34390@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b3a9a6dfb0 <e2436> {c333}  memory_write_memory -> VAR 0x55b3a9b6f2b0 <e12545#> {q13} @dt=0x55b3a9b6f1d0@(nw1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6da0 <e16826#> {c333} @dt=0x55b3a9a34800@(nw1)  memory_write_memory [LV] => VAR 0x55b3a9a348e0 <e16516#> {c102} @dt=0x55b3a9a34800@(nw1)  memory_write_memory VAR
    1:2:1: PIN 0x55b3a9a6e450 <e2440> {c334}  hi_lo_register_write_memory -> VAR 0x55b3a9b6f8d0 <e12548#> {q14} @dt=0x55b3a9b6f7f0@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6ec0 <e16827#> {c334} @dt=0x55b3a9a34ce0@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x55b3a9a34dc0 <e16519#> {c103} @dt=0x55b3a9a34ce0@(nw1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x55b3a9a6e8b0 <e2444> {c336}  ALU_output_execute -> VAR 0x55b3a9b70bf0 <e12551#> {q17} @dt=0x55b3a9b706f0@(nw32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6fe0 <e16828#> {c336} @dt=0x55b3a9a2bb10@(nw32)  ALU_output_execute [RV] <- VAR 0x55b3a9a2bfd0 <e16446#> {c90} @dt=0x55b3a9a2bb10@(nw32)  ALU_output_execute VAR
    1:2:1: PIN 0x55b3a9a6ecf0 <e2448> {c337}  ALU_HI_output_execute -> VAR 0x55b3a9b71ee0 <e12559#> {q18} @dt=0x55b3a9b719e0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc7100 <e16829#> {c337} @dt=0x55b3a9a2ccc0@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x55b3a9a2d180 <e16454#> {c91} @dt=0x55b3a9a2ccc0@(nw32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x55b3a9a6f130 <e2452> {c338}  ALU_LO_output_execute -> VAR 0x55b3a9b731d0 <e12567#> {q19} @dt=0x55b3a9b72cd0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc7220 <e16830#> {c338} @dt=0x55b3a9a2de70@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x55b3a9a2e330 <e16462#> {c92} @dt=0x55b3a9a2de70@(nw32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x55b3a9a6f570 <e2456> {c339}  write_data_execute -> VAR 0x55b3a9b744c0 <e12575#> {q20} @dt=0x55b3a9b73fc0@(nw32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc7340 <e16831#> {c339} @dt=0x55b3a9a2a960@(nw32)  write_data_execute [RV] <- VAR 0x55b3a9a2ae20 <e16438#> {c89} @dt=0x55b3a9a2a960@(nw32)  write_data_execute VAR
    1:2:1: PIN 0x55b3a9a6f9b0 <e2460> {c340}  write_register_execute -> VAR 0x55b3a9b757b0 <e12583#> {q21} @dt=0x55b3a9b752b0@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc7460 <e16832#> {c340} @dt=0x55b3a9a23100@(nw5)  write_register_execute [RV] <- VAR 0x55b3a9a235c0 <e16381#> {c78} @dt=0x55b3a9a23100@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x55b3a9a6fe30 <e2464> {c342}  ALU_output_memory -> VAR 0x55b3a9b76ae0 <e12591#> {q23} @dt=0x55b3a9b765e0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb4d50 <e16833#> {c342} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory [LV] => VAR 0x55b3a9a35f50 <e16522#> {c106} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a70270 <e2468> {c343}  ALU_HI_output_memory -> VAR 0x55b3a9b77dd0 <e12599#> {q24} @dt=0x55b3a9b778d0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb4e90 <e16834#> {c343} @dt=0x55b3a9a36c40@(nw32)  ALU_HI_output_memory [LV] => VAR 0x55b3a9a37100 <e16530#> {c107} @dt=0x55b3a9a36c40@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55b3a9a706b0 <e2472> {c344}  ALU_LO_output_memory -> VAR 0x55b3a9b790c0 <e12607#> {q25} @dt=0x55b3a9b78bc0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb4fd0 <e16835#> {c344} @dt=0x55b3a9a37df0@(nw32)  ALU_LO_output_memory [LV] => VAR 0x55b3a9a382b0 <e16538#> {c108} @dt=0x55b3a9a37df0@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55b3a9a70af0 <e2476> {c345}  write_data_memory -> VAR 0x55b3a9b7a3b0 <e12615#> {q26} @dt=0x55b3a9b79eb0@(nw32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5110 <e16836#> {c345} @dt=0x55b3a9a3a150@(nw32)  write_data_memory [LV] => VAR 0x55b3a9a3a610 <e16554#> {c110} @dt=0x55b3a9a3a150@(nw32)  write_data_memory VAR
    1:2:1: PIN 0x55b3a9a70f30 <e2480> {c346}  write_register_memory -> VAR 0x55b3a9b7b6e0 <e12623#> {q27} @dt=0x55b3a9b7b1e0@(nw5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5250 <e16837#> {c346} @dt=0x55b3a9a33a90@(nw5)  write_register_memory [LV] => VAR 0x55b3a9a33f50 <e16505#> {c100} @dt=0x55b3a9a33a90@(nw5)  write_register_memory VAR
    1:2: CELL 0x55b3a9a75df0 <e2551> {c350}  memory_writeback_register -> MODULE 0x55b3a9b8d650 <e8793> {s1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x55b3a9a716b0 <e2484> {c351}  clk -> VAR 0x55b3a9b8dac0 <e12333#> {s3} @dt=0x55b3a9b8d9e0@(nw1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5390 <e16838#> {c351} @dt=0x55b3a9a05fa0@(nw1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e15897#> {c27} @dt=0x55b3a9a05fa0@(nw1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a71ad0 <e2489> {c352}  register_write_memory -> VAR 0x55b3a9b8dee0 <e12336#> {s6} @dt=0x55b3a9b8de00@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb54b0 <e16839#> {c352} @dt=0x55b3a9a32d00@(nw1)  register_write_memory [RV] <- VAR 0x55b3a9a32de0 <e16502#> {c99} @dt=0x55b3a9a32d00@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x55b3a9a71f70 <e2493> {c353}  memory_to_register_memory -> VAR 0x55b3a9b8e400 <e12339#> {s7} @dt=0x55b3a9b8e320@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb55f0 <e16840#> {c353} @dt=0x55b3a9a34390@(nw1)  memory_to_register_memory [RV] <- VAR 0x55b3a9a34470 <e16513#> {c101} @dt=0x55b3a9a34390@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b3a9a723f0 <e2497> {c354}  hi_lo_register_write_memory -> VAR 0x55b3a9b8e910 <e12342#> {s8} @dt=0x55b3a9b8e830@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5710 <e16841#> {c354} @dt=0x55b3a9a34ce0@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x55b3a9a34dc0 <e16519#> {c103} @dt=0x55b3a9a34ce0@(nw1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x55b3a9a72870 <e2501> {c355}  register_write_writeback -> VAR 0x55b3a9b8eee0 <e12345#> {s10} @dt=0x55b3a9b8ee00@(nw1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5830 <e16842#> {c355} @dt=0x55b3a9a3aa90@(nw1)  register_write_writeback [LV] => VAR 0x55b3a9a3ab70 <e16562#> {c113} @dt=0x55b3a9a3aa90@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x55b3a9a72cf0 <e2505> {c356}  memory_to_register_writeback -> VAR 0x55b3a9b8f4f0 <e12348#> {s11} @dt=0x55b3a9b8f410@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5950 <e16843#> {c356} @dt=0x55b3a9a3b410@(nw1)  memory_to_register_writeback [LV] => VAR 0x55b3a9a3b4f0 <e16568#> {c115} @dt=0x55b3a9a3b410@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x55b3a9a73170 <e2509> {c357}  hi_lo_register_write_writeback -> VAR 0x55b3a9b8fb00 <e12351#> {s12} @dt=0x55b3a9b8fa20@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5a70 <e16844#> {c357} @dt=0x55b3a9a3af50@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x55b3a9a3b030 <e16565#> {c114} @dt=0x55b3a9a3af50@(nw1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x55b3a9a735d0 <e2513> {c359}  ALU_output_memory -> VAR 0x55b3a9b90de0 <e12354#> {s14} @dt=0x55b3a9b908e0@(nw32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5b90 <e16845#> {c359} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e16522#> {c106} @dt=0x55b3a9a35a90@(nw32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a73a10 <e2517> {c360}  write_register_memory -> VAR 0x55b3a9b920d0 <e12362#> {s15} @dt=0x55b3a9b91bd0@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9590 <e16846#> {c360} @dt=0x55b3a9a33a90@(nw5)  write_register_memory [RV] <- VAR 0x55b3a9a33f50 <e16505#> {c100} @dt=0x55b3a9a33a90@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x55b3a9a73e50 <e2521> {c361}  ALU_HI_output_memory -> VAR 0x55b3a9b933c0 <e12370#> {s16} @dt=0x55b3a9b92ec0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc96b0 <e16847#> {c361} @dt=0x55b3a9a36c40@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x55b3a9a37100 <e16530#> {c107} @dt=0x55b3a9a36c40@(nw32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55b3a9a74290 <e2525> {c362}  ALU_LO_output_memory -> VAR 0x55b3a9b946b0 <e12378#> {s17} @dt=0x55b3a9b941b0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc97d0 <e16848#> {c362} @dt=0x55b3a9a37df0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x55b3a9a382b0 <e16538#> {c108} @dt=0x55b3a9a37df0@(nw32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55b3a9a746d0 <e2529> {c363}  read_data_memory -> VAR 0x55b3a9b959a0 <e12386#> {s18} @dt=0x55b3a9b954a0@(nw32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc98f0 <e16849#> {c363} @dt=0x55b3a9a38fa0@(nw32)  read_data_memory [RV] <- VAR 0x55b3a9a39460 <e16546#> {c109} @dt=0x55b3a9a38fa0@(nw32)  read_data_memory VAR
    1:2:1: PIN 0x55b3a9a74b10 <e2533> {c364}  ALU_output_writeback -> VAR 0x55b3a9b96cd0 <e12394#> {s20} @dt=0x55b3a9b967d0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9a10 <e16850#> {c364} @dt=0x55b3a9a408b0@(nw32)  ALU_output_writeback [LV] => VAR 0x55b3a9a40d70 <e16603#> {c122} @dt=0x55b3a9a408b0@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x55b3a9a74fb0 <e2537> {c365}  write_register_writeback -> VAR 0x55b3a9b97ff0 <e12402#> {s21} @dt=0x55b3a9b97af0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9b30 <e16851#> {c365} @dt=0x55b3a9a3c210@(nw5)  write_register_writeback [LV] => VAR 0x55b3a9a3c6f0 <e16571#> {c118} @dt=0x55b3a9a3c210@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x55b3a9a753d0 <e2541> {c366}  ALU_HI_output_writeback -> VAR 0x55b3a9b992f0 <e12410#> {s22} @dt=0x55b3a9b98df0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9c50 <e16852#> {c366} @dt=0x55b3a9a3e550@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x55b3a9a3ea10 <e16587#> {c120} @dt=0x55b3a9a3e550@(nw32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b3a9a75810 <e2545> {c367}  ALU_LO_output_writeback -> VAR 0x55b3a9b9a5e0 <e12418#> {s23} @dt=0x55b3a9b9a0e0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9d70 <e16853#> {c367} @dt=0x55b3a9a3f700@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x55b3a9a3fbc0 <e16595#> {c121} @dt=0x55b3a9a3f700@(nw32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b3a9a75c50 <e2549> {c368}  read_data_writeback -> VAR 0x55b3a9b9b8d0 <e12426#> {s24} @dt=0x55b3a9b9b3d0@(nw32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9e90 <e16854#> {c368} @dt=0x55b3a9a41a60@(nw32)  read_data_writeback [LV] => VAR 0x55b3a9a41f20 <e16611#> {c123} @dt=0x55b3a9a41a60@(nw32)  read_data_writeback VAR
    1:2: CELL 0x55b3a9a77ac0 <e2579> {c372}  writeback_mux -> MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a76b20 <e2561> {c373}  control -> VAR 0x55b3a9bc8410 <e13565#> {k6} @dt=0x55b3a9bc8590@(nw1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9fb0 <e16855#> {c373} @dt=0x55b3a9a3b410@(nw1)  memory_to_register_writeback [RV] <- VAR 0x55b3a9a3b4f0 <e16568#> {c115} @dt=0x55b3a9a3b410@(nw1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x55b3a9a76ef0 <e2566> {c374}  input_0 -> VAR 0x55b3a9bc8670 <e13568#> {k7} @dt=0x55b3a9bc87f0@(nw32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca0d0 <e16856#> {c374} @dt=0x55b3a9a408b0@(nw32)  ALU_output_writeback [RV] <- VAR 0x55b3a9a40d70 <e16603#> {c122} @dt=0x55b3a9a408b0@(nw32)  ALU_output_writeback VAR
    1:2:1: PIN 0x55b3a9a772f0 <e2570> {c375}  input_1 -> VAR 0x55b3a9bc8ca0 <e13605#> {k8} @dt=0x55b3a9bc8e20@(nw32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca1f0 <e16857#> {c375} @dt=0x55b3a9a41a60@(nw32)  read_data_writeback [RV] <- VAR 0x55b3a9a41f20 <e16611#> {c123} @dt=0x55b3a9a41a60@(nw32)  read_data_writeback VAR
    1:2:1: PIN 0x55b3a9a776f0 <e2574> {c376}  resolved -> VAR 0x55b3a9bcbe10 <e13642#> {k10} @dt=0x55b3a9bcbf90@(nw32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca310 <e16858#> {c376} @dt=0x55b3a9a3d3a0@(nw32)  result_writeback [LV] => VAR 0x55b3a9a3d860 <e16579#> {c119} @dt=0x55b3a9a3d3a0@(nw32)  result_writeback VAR
    1:2: CELL 0x55b3a9a7d090 <e2660> {c378}  hazard_unit -> MODULE 0x55b3a9aec030 <e8783> {i1}  Hazard_Unit  L3
    1:2:1: PIN 0x55b3a9a77fd0 <e2581> {c379}  branch_decode -> VAR 0x55b3a9aec4a0 <e13842#> {i2} @dt=0x55b3a9aec3c0@(nw1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca430 <e16859#> {c379} @dt=0x55b3a9a0c6a0@(nw1)  branch_decode [RV] <- VAR 0x55b3a9a0c780 <e15953#> {c44} @dt=0x55b3a9a0c6a0@(nw1)  branch_decode VAR
    1:2:1: PIN 0x55b3a9a78390 <e2586> {c380}  Rs_decode -> VAR 0x55b3a9aed320 <e13845#> {i3} @dt=0x55b3a9aecea0@(nw5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca550 <e16860#> {c380} @dt=0x55b3a9a12820@(nw5)  Rs_decode [RV] <- VAR 0x55b3a9a12d00 <e16002#> {c56} @dt=0x55b3a9a12820@(nw5)  Rs_decode VAR
    1:2:1: PIN 0x55b3a9a78750 <e2590> {c381}  Rt_decode -> VAR 0x55b3a9aee4e0 <e13853#> {i4} @dt=0x55b3a9aee000@(nw5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca670 <e16861#> {c381} @dt=0x55b3a9a15a40@(nw5)  Rt_decode [RV] <- VAR 0x55b3a9a15f20 <e16112#> {c59} @dt=0x55b3a9a15a40@(nw5)  Rt_decode VAR
    1:2:1: PIN 0x55b3a9a78b10 <e2594> {c382}  Rs_execute -> VAR 0x55b3a9aef720 <e13861#> {i5} @dt=0x55b3a9aef240@(nw5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca790 <e16862#> {c382} @dt=0x55b3a9a2efb0@(nw5)  Rs_execute [RV] <- VAR 0x55b3a9a2f490 <e16470#> {c93} @dt=0x55b3a9a2efb0@(nw5)  Rs_execute VAR
    1:2:1: PIN 0x55b3a9a78ed0 <e2598> {c383}  Rt_execute -> VAR 0x55b3a9af0960 <e13869#> {i6} @dt=0x55b3a9af0480@(nw5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca8b0 <e16863#> {c383} @dt=0x55b3a9a30100@(nw5)  Rt_execute [RV] <- VAR 0x55b3a9a305e0 <e16478#> {c94} @dt=0x55b3a9a30100@(nw5)  Rt_execute VAR
    1:2:1: PIN 0x55b3a9a79320 <e2602> {c384}  write_register_execute -> VAR 0x55b3a9af1c00 <e13877#> {i7} @dt=0x55b3a9af1700@(nw5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca9d0 <e16864#> {c384} @dt=0x55b3a9a23100@(nw5)  write_register_execute [RV] <- VAR 0x55b3a9a235c0 <e16381#> {c78} @dt=0x55b3a9a23100@(nw5)  write_register_execute VAR
    1:2:1: PIN 0x55b3a9a797c0 <e2606> {c385}  memory_to_register_execute -> VAR 0x55b3a9af2160 <e13885#> {i8} @dt=0x55b3a9af2080@(nw1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcaaf0 <e16865#> {c385} @dt=0x55b3a9a21f00@(nw1)  memory_to_register_execute [RV] <- VAR 0x55b3a9a21fe0 <e16375#> {c76} @dt=0x55b3a9a21f00@(nw1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b3a9a79be0 <e2610> {c386}  register_write_execute -> VAR 0x55b3a9af26c0 <e13888#> {i9} @dt=0x55b3a9af25e0@(nw1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcac10 <e16866#> {c386} @dt=0x55b3a9a254b0@(nw1)  register_write_execute [RV] <- VAR 0x55b3a9a25590 <e16403#> {c82} @dt=0x55b3a9a254b0@(nw1)  register_write_execute VAR
    1:2:1: PIN 0x55b3a9a7a020 <e2614> {c387}  write_register_memory -> VAR 0x55b3a9af3980 <e13891#> {i10} @dt=0x55b3a9af3480@(nw5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcad30 <e16867#> {c387} @dt=0x55b3a9a33a90@(nw5)  write_register_memory [RV] <- VAR 0x55b3a9a33f50 <e16505#> {c100} @dt=0x55b3a9a33a90@(nw5)  write_register_memory VAR
    1:2:1: PIN 0x55b3a9a7a4c0 <e2618> {c388}  memory_to_register_memory -> VAR 0x55b3a9af3ee0 <e13899#> {i11} @dt=0x55b3a9af3e00@(nw1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcae50 <e16868#> {c388} @dt=0x55b3a9a34390@(nw1)  memory_to_register_memory [RV] <- VAR 0x55b3a9a34470 <e16513#> {c101} @dt=0x55b3a9a34390@(nw1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b3a9a7a8e0 <e2622> {c389}  register_write_memory -> VAR 0x55b3a9af4440 <e13902#> {i12} @dt=0x55b3a9af4360@(nw1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcaf70 <e16869#> {c389} @dt=0x55b3a9a32d00@(nw1)  register_write_memory [RV] <- VAR 0x55b3a9a32de0 <e16502#> {c99} @dt=0x55b3a9a32d00@(nw1)  register_write_memory VAR
    1:2:1: PIN 0x55b3a9a7ad80 <e2626> {c390}  write_register_writeback -> VAR 0x55b3a9af56a0 <e13905#> {i13} @dt=0x55b3a9af51c0@(nw5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb090 <e16870#> {c390} @dt=0x55b3a9a3c210@(nw5)  write_register_writeback [RV] <- VAR 0x55b3a9a3c6f0 <e16571#> {c118} @dt=0x55b3a9a3c210@(nw5)  write_register_writeback VAR
    1:2:1: PIN 0x55b3a9a7b200 <e2630> {c391}  register_write_writeback -> VAR 0x55b3a9af5ca0 <e13913#> {i14} @dt=0x55b3a9af5bc0@(nw1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb1b0 <e16871#> {c391} @dt=0x55b3a9a3aa90@(nw1)  register_write_writeback [RV] <- VAR 0x55b3a9a3ab70 <e16562#> {c113} @dt=0x55b3a9a3aa90@(nw1)  register_write_writeback VAR
    1:2:1: PIN 0x55b3a9a7b5d0 <e2634> {c393}  stall_fetch -> VAR 0x55b3a9af6230 <e13916#> {i16} @dt=0x55b3a9af6150@(nw1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb2d0 <e16872#> {c393} @dt=0x55b3a9a422e0@(nw1)  stall_fetch [LV] => VAR 0x55b3a9a423c0 <e16619#> {c126} @dt=0x55b3a9a422e0@(nw1)  stall_fetch VAR
    1:2:1: PIN 0x55b3a9a7b990 <e2638> {c394}  stall_decode -> VAR 0x55b3a9af6780 <e13919#> {i17} @dt=0x55b3a9af66a0@(nw1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb3f0 <e16873#> {c394} @dt=0x55b3a9a42710@(nw1)  stall_decode [LV] => VAR 0x55b3a9a427f0 <e16622#> {c127} @dt=0x55b3a9a42710@(nw1)  stall_decode VAR
    1:2:1: PIN 0x55b3a9a7bdf0 <e2642> {c395}  forward_register_file_output_1_decode -> VAR 0x55b3a9af6d60 <e13922#> {i18} @dt=0x55b3a9af6c80@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb510 <e16874#> {c395} @dt=0x55b3a9a42bb0@(nw1)  forward_A_decode [LV] => VAR 0x55b3a9a42c90 <e16625#> {c128} @dt=0x55b3a9a42bb0@(nw1)  forward_A_decode VAR
    1:2:1: PIN 0x55b3a9a7c250 <e2646> {c396}  forward_register_file_output_2_decode -> VAR 0x55b3a9af7370 <e13925#> {i19} @dt=0x55b3a9af7290@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb630 <e16875#> {c396} @dt=0x55b3a9a43040@(nw1)  forward_B_decode [LV] => VAR 0x55b3a9a43120 <e16628#> {c129} @dt=0x55b3a9a43040@(nw1)  forward_B_decode VAR
    1:2:1: PIN 0x55b3a9a7c6a0 <e2650> {c397}  flush_execute_register -> VAR 0x55b3a9af7960 <e13928#> {i20} @dt=0x55b3a9af7880@(nw1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb750 <e16876#> {c397} @dt=0x55b3a9a434d0@(nw1)  flush_execute_register [LV] => VAR 0x55b3a9a435b0 <e16631#> {c130} @dt=0x55b3a9a434d0@(nw1)  flush_execute_register VAR
    1:2:1: PIN 0x55b3a9a7caf0 <e2654> {c398}  forward_register_file_output_1_execute -> VAR 0x55b3a9af8c50 <e13931#> {i21} @dt=0x55b3a9af8770@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb870 <e16877#> {c398} @dt=0x55b3a9a44260@(nw2)  forward_A_execute [LV] => VAR 0x55b3a9a44720 <e16634#> {c131} @dt=0x55b3a9a44260@(nw2)  forward_A_execute VAR
    1:2:1: PIN 0x55b3a9a7cf50 <e2658> {c399}  forward_register_file_output_2_execute -> VAR 0x55b3a9af9f80 <e13939#> {i22} @dt=0x55b3a9af9aa0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb990 <e16878#> {c399} @dt=0x55b3a9a45410@(nw2)  forward_B_execute [LV] => VAR 0x55b3a9a458d0 <e16642#> {c132} @dt=0x55b3a9a45410@(nw2)  forward_B_execute VAR
    1:2: ASSIGNW 0x55b3a9a7d8a0 <e16880#> {c402} @dt=0x55b3a9a05fa0@(nw1)
    1:2:1: LOGAND 0x55b3a9a7d700 <e2672> {c402} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:1:1: VARREF 0x55b3a9bcbab0 <e16881#> {c402} @dt=0x55b3a99e1a00@(nw1)  clk [RV] <- VAR 0x55b3a99efcb0 <e15831#> {c6} @dt=0x55b3a99e1a00@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bcbbd0 <e16882#> {c402} @dt=0x55b3a9a002c0@(nw1)  clk_enable [RV] <- VAR 0x55b3a9a003a0 <e15848#> {c13} @dt=0x55b3a9a002c0@(nw1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x55b3a9bcbcf0 <e16879#> {c402} @dt=0x55b3a9a05fa0@(nw1)  internal_clk [LV] => VAR 0x55b3a9a06080 <e15897#> {c27} @dt=0x55b3a9a05fa0@(nw1)  internal_clk VAR
    1: MODULE 0x55b3a9a7eb70 <e8778> {d1}  Adder  L3
    1:2: VAR 0x55b3a9a7fa40 <e15797#> {d3} @dt=0x55b3a9a7f5c0@(nw32)  a INPUT PORT
    1:2: VAR 0x55b3a9a80160 <e15805#> {d3} @dt=0x55b3a9a7fca0@(nw32)  b INPUT PORT
    1:2: VAR 0x55b3a9a813a0 <e15813#> {d4} @dt=0x55b3a9a80ec0@(nw32)  z OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a81b00 <e15820#> {d7} @dt=0x55b3a9a80ec0@(nw32)
    1:2:1: ADD 0x55b3a9a81a40 <e15828#> {d7} @dt=0x55b3a9a80ec0@(nw32)
    1:2:1:1: VARREF 0x55b3a9bbc720 <e15821#> {d7} @dt=0x55b3a9a7f5c0@(nw32)  a [RV] <- VAR 0x55b3a9a7fa40 <e15797#> {d3} @dt=0x55b3a9a7f5c0@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bbc840 <e15822#> {d7} @dt=0x55b3a9a7fca0@(nw32)  b [RV] <- VAR 0x55b3a9a80160 <e15805#> {d3} @dt=0x55b3a9a7fca0@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x55b3a9bbc960 <e15819#> {d7} @dt=0x55b3a9a80ec0@(nw32)  z [LV] => VAR 0x55b3a9a813a0 <e15813#> {d4} @dt=0x55b3a9a80ec0@(nw32)  z OUTPUT PORT
    1: MODULE 0x55b3a9a88080 <e8779> {e2}  ALU  L3
    1:2: VAR 0x55b3a9a89030 <e14724#> {e4} @dt=0x55b3a9a88b30@(nw6)  ALU_operation INPUT PORT
    1:2: VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2: VAR 0x55b3a9a8d870 <e14756#> {e9} @dt=0x55b3a9a8d370@(nw32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x55b3a9a8eaf0 <e14764#> {e10} @dt=0x55b3a9a8e610@(nw32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x55b3a9a8fc90 <e14772#> {e14} @dt=0x55b3a9a8f790@(nw5)  shift_amount VAR
    1:2: VAR 0x55b3a9a90dd0 <e14780#> {e15} @dt=0x55b3a9a90910@(nw64)  sign_extened_input_1 VAR
    1:2: VAR 0x55b3a9a91f50 <e14788#> {e16} @dt=0x55b3a9a91a90@(nw64)  sign_extened_input_2 VAR
    1:2: VAR 0x55b3a9a930d0 <e14796#> {e17} @dt=0x55b3a9a92c10@(nw64)  extended_input_1 VAR
    1:2: VAR 0x55b3a9a94250 <e14804#> {e18} @dt=0x55b3a9a93d90@(nw64)  extended_input_2 VAR
    1:2: VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x55b3a9a96190 <e14819#> {e21} @dt=0x55b3a9a8f790@(nw5)
    1:2:1: SEL 0x55b3a9bf5280 <e14841#> {e21} @dt=0x55b3a9b61420@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bb4c30 <e14832#> {e21} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x55b3a9bf5510 <e14860#> {e21} @dt=0x55b3a9bef7e0@(G/sw5)  5'h6
    1:2:1:3: CONST 0x55b3a9bf5030 <e14834#> {e21} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h5
    1:2:2: VARREF 0x55b3a9bab540 <e14818#> {e21} @dt=0x55b3a9a8f790@(nw5)  shift_amount [LV] => VAR 0x55b3a9a8fc90 <e14772#> {e14} @dt=0x55b3a9a8f790@(nw5)  shift_amount VAR
    1:2: ASSIGNW 0x55b3a9a980c0 <e14866#> {e22} @dt=0x55b3a9a90910@(nw64)
    1:2:1: REPLICATE 0x55b3a9a97c90 <e14959#> {e22} @dt=0x55b3a9a9e210@(G/w64)
    1:2:1:1: CONCAT 0x55b3a9a97b90 <e14954#> {e22} @dt=0x55b3a9a9e210@(G/w64)
    1:2:1:1:1: REPLICATE 0x55b3a9a96f50 <e14909#> {e22} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:1:1:1:1: SEL 0x55b3a9bf5a90 <e14887#> {e22} @dt=0x55b3a9a4d150@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x55b3a9bab660 <e14878#> {e22} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x55b3a9bf5d20 <e14904#> {e22} @dt=0x55b3a9bef7e0@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x55b3a9bf5840 <e14880#> {e22} @dt=0x55b3a9be8740@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x55b3a9a965e0 <e3108> {e22} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x55b3a9bf62a0 <e14930#> {e22} @dt=0x55b3a9a4d9c0@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x55b3a9bab780 <e14921#> {e22} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:1:1:2:2: CONST 0x55b3a9bf6530 <e14949#> {e22} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x55b3a9bf6050 <e14923#> {e22} @dt=0x55b3a9bf61c0@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x55b3a9a97d50 <e3141> {e22} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2: VARREF 0x55b3a9bab8a0 <e14865#> {e22} @dt=0x55b3a9a90910@(nw64)  sign_extened_input_1 [LV] => VAR 0x55b3a9a90dd0 <e14780#> {e15} @dt=0x55b3a9a90910@(nw64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x55b3a9a99ff0 <e14961#> {e23} @dt=0x55b3a9a91a90@(nw64)
    1:2:1: REPLICATE 0x55b3a9a99bc0 <e15055#> {e23} @dt=0x55b3a9a9e210@(G/w64)
    1:2:1:1: CONCAT 0x55b3a9a99ac0 <e15050#> {e23} @dt=0x55b3a9a9e210@(G/w64)
    1:2:1:1:1: REPLICATE 0x55b3a9a98e80 <e15004#> {e23} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:1:1:1:1: SEL 0x55b3a9bf6b90 <e14982#> {e23} @dt=0x55b3a9a4d150@(G/w1) decl[31:0]]
    1:2:1:1:1:1:1: VARREF 0x55b3a9bab9e0 <e14973#> {e23} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:1:1:1:1:2: CONST 0x55b3a9bf6e20 <e14999#> {e23} @dt=0x55b3a9bef7e0@(G/sw5)  5'h1f
    1:2:1:1:1:1:3: CONST 0x55b3a9bf6940 <e14975#> {e23} @dt=0x55b3a9be8740@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x55b3a9a98510 <e3170> {e23} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: SEL 0x55b3a9bf73a0 <e15026#> {e23} @dt=0x55b3a9a4d9c0@(G/w32) decl[31:0]]
    1:2:1:1:2:1: VARREF 0x55b3a9babb00 <e15017#> {e23} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:1:1:2:2: CONST 0x55b3a9bf7630 <e15045#> {e23} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:1:1:2:3: CONST 0x55b3a9bf7150 <e15019#> {e23} @dt=0x55b3a9bf61c0@(G/wu32/6)  ?32?h20
    1:2:1:2: CONST 0x55b3a9a99c80 <e3204> {e23} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2: VARREF 0x55b3a9babc20 <e14960#> {e23} @dt=0x55b3a9a91a90@(nw64)  sign_extened_input_2 [LV] => VAR 0x55b3a9a91f50 <e14788#> {e16} @dt=0x55b3a9a91a90@(nw64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x55b3a9a9b3c0 <e15057#> {e24} @dt=0x55b3a9a92c10@(nw64)
    1:2:1: REPLICATE 0x55b3a9a9af90 <e15072#> {e24} @dt=0x55b3a9a9e210@(G/w64)
    1:2:1:1: CONCAT 0x55b3a9a9ae90 <e15067#> {e24} @dt=0x55b3a9a9e210@(G/w64)
    1:2:1:1:1: REPLICATE 0x55b3a9a9ab50 <e3237> {e24} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:1:1:1:1: CONST 0x55b3a9a9a840 <e3228> {e24} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x55b3a9a9a440 <e3229> {e24} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x55b3a9bb5d60 <e15062#> {e24} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x55b3a9a9b050 <e3247> {e24} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2: VARREF 0x55b3a9bb5e80 <e15056#> {e24} @dt=0x55b3a9a92c10@(nw64)  extended_input_1 [LV] => VAR 0x55b3a9a930d0 <e14796#> {e17} @dt=0x55b3a9a92c10@(nw64)  extended_input_1 VAR
    1:2: ASSIGNW 0x55b3a9a9c790 <e15074#> {e25} @dt=0x55b3a9a93d90@(nw64)
    1:2:1: REPLICATE 0x55b3a9a9c360 <e15089#> {e25} @dt=0x55b3a9a9e210@(G/w64)
    1:2:1:1: CONCAT 0x55b3a9a9c260 <e15084#> {e25} @dt=0x55b3a9a9e210@(G/w64)
    1:2:1:1:1: REPLICATE 0x55b3a9a9bf20 <e3280> {e25} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:1:1:1:1: CONST 0x55b3a9a9bc10 <e3271> {e25} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:1:1:1:2: CONST 0x55b3a9a9b810 <e3272> {e25} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:1:1:2: VARREF 0x55b3a9bb5fa0 <e15079#> {e25} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:1:2: CONST 0x55b3a9a9c420 <e3290> {e25} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2: VARREF 0x55b3a9bb60c0 <e15073#> {e25} @dt=0x55b3a9a93d90@(nw64)  extended_input_2 [LV] => VAR 0x55b3a9a94250 <e14804#> {e18} @dt=0x55b3a9a93d90@(nw64)  extended_input_2 VAR
    1:2: ALWAYS 0x55b3a9abeb70 <e4251> {e29} [always_comb]
    1:2:2: BEGIN 0x55b3a9a9c970 <e3300> {e29} [UNNAMED]
    1:2:2:1: ASSIGN 0x55b3a9a9d640 <e15091#> {e30} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:1: REPLICATE 0x55b3a9a9d460 <e3323> {e30} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:1:1: CONST 0x55b3a9a9d150 <e3315> {e30} @dt=0x55b3a9a4d150@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x55b3a9a9cd50 <e3316> {e30} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2: VARREF 0x55b3a9bb61e0 <e15090#> {e30} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b3a9a9e330 <e15097#> {e31} @dt=0x55b3a9a94f10@(nw64)
    1:2:2:1:1: REPLICATE 0x55b3a9a9e150 <e3345> {e31} @dt=0x55b3a9a9e210@(G/w64)
    1:2:2:1:1:1: CONST 0x55b3a9a9de40 <e3338> {e31} @dt=0x55b3a9a4d150@(G/w1)  1'bx
    1:2:2:1:1:2: CONST 0x55b3a9a9da40 <e3339> {e31} @dt=0x55b3a9a9dbf0@(G/swu32/7)  ?32?sh40
    1:2:2:1:2: VARREF 0x55b3a9bb6300 <e15096#> {e31} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1: CASE 0x55b3a9a9e5d0 <e4205> {e32}
    1:2:2:1:1: VARREF 0x55b3a9bb6420 <e15102#> {e32} @dt=0x55b3a9a88b30@(nw6)  ALU_operation [RV] <- VAR 0x55b3a9a89030 <e14724#> {e4} @dt=0x55b3a9a88b30@(nw6)  ALU_operation INPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9a9f0d0 <e3365> {e33}
    1:2:2:1:2:1: CONST 0x55b3a9a9e7d0 <e3355> {e33} @dt=0x55b3a9a9e980@(G/w6)  6'h0
    1:2:2:1:2:2: ASSIGN 0x55b3a9a9f010 <e15104#> {e33} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x55b3a9a9ef50 <e15113#> {e33} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb6540 <e15105#> {e33} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb6660 <e15106#> {e33} @dt=0x55b3a9a8f790@(nw5)  shift_amount [RV] <- VAR 0x55b3a9a8fc90 <e14772#> {e14} @dt=0x55b3a9a8f790@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb6780 <e15103#> {e33} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9a9f930 <e3382> {e34}
    1:2:2:1:2:1: CONST 0x55b3a9a9f240 <e3371> {e34} @dt=0x55b3a9a9e980@(G/w6)  6'h1
    1:2:2:1:2:2: ASSIGN 0x55b3a9a9f870 <e15115#> {e34} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55b3a9a9f7b0 <e15124#> {e34} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb68a0 <e15116#> {e34} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb69c0 <e15117#> {e34} @dt=0x55b3a9a8f790@(nw5)  shift_amount [RV] <- VAR 0x55b3a9a8fc90 <e14772#> {e14} @dt=0x55b3a9a8f790@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb6ae0 <e15114#> {e34} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa03d0 <e3399> {e35}
    1:2:2:1:2:1: CONST 0x55b3a9a9fb00 <e3388> {e35} @dt=0x55b3a9a9e980@(G/w6)  6'h3
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa0310 <e15126#> {e35} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55b3a9bf83e0 <e15143#> {e35} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb6c00 <e15139#> {e35} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb6d20 <e15140#> {e35} @dt=0x55b3a9a8f790@(nw5)  shift_amount [RV] <- VAR 0x55b3a9a8fc90 <e14772#> {e14} @dt=0x55b3a9a8f790@(nw5)  shift_amount VAR
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb6e40 <e15125#> {e35} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa17c0 <e3432> {e36}
    1:2:2:1:2:1: CONST 0x55b3a9aa05c0 <e3405> {e36} @dt=0x55b3a9a9e980@(G/w6)  6'h4
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa1700 <e15145#> {e36} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: SHIFTL 0x55b3a9aa1640 <e15194#> {e36} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb6f60 <e15146#> {e36} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x55b3a9bf86f0 <e15168#> {e36} @dt=0x55b3a9b61420@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x55b3a9bb7080 <e15159#> {e36} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x55b3a9bf8980 <e15187#> {e36} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x55b3a9bf84a0 <e15161#> {e36} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb71a0 <e15144#> {e36} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa2bb0 <e3465> {e37}
    1:2:2:1:2:1: CONST 0x55b3a9aa19b0 <e3438> {e37} @dt=0x55b3a9a9e980@(G/w6)  6'h6
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa2af0 <e15196#> {e37} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55b3a9aa2a30 <e15245#> {e37} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb72c0 <e15197#> {e37} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x55b3a9bf8f00 <e15219#> {e37} @dt=0x55b3a9b61420@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x55b3a9bb73e0 <e15210#> {e37} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x55b3a9bf9190 <e15238#> {e37} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x55b3a9bf8cb0 <e15212#> {e37} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb7500 <e15195#> {e37} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa3fa0 <e3498> {e38}
    1:2:2:1:2:1: CONST 0x55b3a9aa2da0 <e3471> {e38} @dt=0x55b3a9a9e980@(G/w6)  6'h7
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa3ee0 <e15247#> {e38} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: SHIFTR 0x55b3a9bf9cd0 <e15304#> {e38} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb7620 <e15300#> {e38} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: SEL 0x55b3a9bf9710 <e15301#> {e38} @dt=0x55b3a9b61420@(G/w5) decl[31:0]]
    1:2:2:1:2:2:1:2:1: VARREF 0x55b3a9bb7740 <e15261#> {e38} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2:2: CONST 0x55b3a9bf99a0 <e15289#> {e38} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:1:2:2:1:2:3: CONST 0x55b3a9bf94c0 <e15263#> {e38} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h5
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb7860 <e15246#> {e38} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa4840 <e3511> {e39}
    1:2:2:1:2:1: CONST 0x55b3a9aa4190 <e3504> {e39} @dt=0x55b3a9a9e980@(G/w6)  6'h8
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa4780 <e15306#> {e39} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bb7980 <e15307#> {e39} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb7aa0 <e15305#> {e39} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa50e0 <e3524> {e40}
    1:2:2:1:2:1: CONST 0x55b3a9aa4a30 <e3517> {e40} @dt=0x55b3a9a9e980@(G/w6)  6'h9
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa5020 <e15309#> {e40} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bb7bc0 <e15310#> {e40} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb7ce0 <e15308#> {e40} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa5980 <e3537> {e41}
    1:2:2:1:2:1: CONST 0x55b3a9aa52d0 <e3530> {e41} @dt=0x55b3a9a9e980@(G/w6)  6'h10
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa58c0 <e15312#> {e41} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bb7e00 <e15313#> {e41} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb7f20 <e15311#> {e41} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa6220 <e3550> {e42}
    1:2:2:1:2:1: CONST 0x55b3a9aa5b70 <e3543> {e42} @dt=0x55b3a9a9e980@(G/w6)  6'h11
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa6160 <e15315#> {e42} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bb8040 <e15316#> {e42} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb8160 <e15314#> {e42} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa6ac0 <e3563> {e43}
    1:2:2:1:2:1: CONST 0x55b3a9aa6410 <e3556> {e43} @dt=0x55b3a9a9e980@(G/w6)  6'h12
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa6a00 <e15318#> {e43} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bb8280 <e15319#> {e43} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb83a0 <e15317#> {e43} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa7360 <e3576> {e44}
    1:2:2:1:2:1: CONST 0x55b3a9aa6cb0 <e3569> {e44} @dt=0x55b3a9a9e980@(G/w6)  6'h13
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa72a0 <e15321#> {e44} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bb84c0 <e15322#> {e44} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb85e0 <e15320#> {e44} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aa8260 <e3597> {e45}
    1:2:2:1:2:1: CONST 0x55b3a9aa7550 <e3582> {e45} @dt=0x55b3a9a9e980@(G/w6)  6'h18
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa81a0 <e15324#> {e45} @dt=0x55b3a9a94f10@(nw64)
    1:2:2:1:2:2:1: MULS 0x55b3a9bfa110 <e15352#> {e45} @dt=0x55b3a9bf9d90@(G/sw64)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb8700 <e16886#> {e45} @dt=0x55b3a9bf9d90@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x55b3a9a90dd0 <e14780#> {e15} @dt=0x55b3a9a90910@(nw64)  sign_extened_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb8820 <e16890#> {e45} @dt=0x55b3a9bf9d90@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x55b3a9a91f50 <e14788#> {e16} @dt=0x55b3a9a91a90@(nw64)  sign_extened_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb8940 <e15323#> {e45} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55b3a9aa8e10 <e3614> {e46}
    1:2:2:1:2:1: CONST 0x55b3a9aa8430 <e3603> {e46} @dt=0x55b3a9a9e980@(G/w6)  6'h19
    1:2:2:1:2:2: ASSIGN 0x55b3a9aa8d50 <e15354#> {e46} @dt=0x55b3a9a94f10@(nw64)
    1:2:2:1:2:2:1: MUL 0x55b3a9aa8c90 <e15362#> {e46} @dt=0x55b3a9a94f10@(nw64)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb8a60 <e15355#> {e46} @dt=0x55b3a9a92c10@(nw64)  extended_input_1 [RV] <- VAR 0x55b3a9a930d0 <e14796#> {e17} @dt=0x55b3a9a92c10@(nw64)  extended_input_1 VAR
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb8b80 <e15356#> {e46} @dt=0x55b3a9a93d90@(nw64)  extended_input_2 [RV] <- VAR 0x55b3a9a94250 <e14804#> {e18} @dt=0x55b3a9a93d90@(nw64)  extended_input_2 VAR
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb8ca0 <e15353#> {e46} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55b3a9aacb20 <e3728> {e47}
    1:2:2:1:2:1: CONST 0x55b3a9aa8fe0 <e3620> {e47} @dt=0x55b3a9a9e980@(G/w6)  6'h1a
    1:2:2:1:2:2: BEGIN 0x55b3a9aa93c0 <e3621> {e47} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9aaad20 <e15364#> {e48} @dt=0x55b3a9a94f10@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x55b3a9aaa8f0 <e15403#> {e48} @dt=0x55b3a9a9e210@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x55b3a9aaa7f0 <e15398#> {e48} @dt=0x55b3a9a9e210@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIVS 0x55b3a9bfa550 <e15389#> {e48} @dt=0x55b3a9a83580@(G/sw32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x55b3a9bb8dc0 <e16894#> {e48} @dt=0x55b3a9a83580@(G/sw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x55b3a9bb8ee0 <e16898#> {e48} @dt=0x55b3a9a83580@(G/sw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x55b3a9aaa610 <e3654> {e48} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x55b3a9aaa300 <e3645> {e48} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x55b3a9aa9f00 <e3646> {e48} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x55b3a9aaa9b0 <e3663> {e48} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb9000 <e15363#> {e48} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9aac8f0 <e15405#> {e49} @dt=0x55b3a9a94f10@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x55b3a9aac830 <e15451#> {e49} @dt=0x55b3a9a94f10@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b3a9bb9120 <e15406#> {e49} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x55b3a9aac400 <e15445#> {e49} @dt=0x55b3a9a9e210@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x55b3a9aac300 <e15440#> {e49} @dt=0x55b3a9a9e210@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x55b3a9aaba70 <e3704> {e49} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x55b3a9aab760 <e3687> {e49} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x55b3a9aab360 <e3688> {e49} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIVS 0x55b3a9bfac30 <e15435#> {e49} @dt=0x55b3a9a83580@(G/sw32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x55b3a9bb9240 <e16902#> {e49} @dt=0x55b3a9a83580@(G/sw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x55b3a9bb9360 <e16906#> {e49} @dt=0x55b3a9a83580@(G/sw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x55b3a9aac4c0 <e3714> {e49} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb9480 <e15404#> {e49} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55b3a9ab0150 <e3834> {e51}
    1:2:2:1:2:1: CONST 0x55b3a9aacbe0 <e3734> {e51} @dt=0x55b3a9a9e980@(G/w6)  6'h1b
    1:2:2:1:2:2: BEGIN 0x55b3a9aacff0 <e3735> {e51} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9aae650 <e15453#> {e52} @dt=0x55b3a9a94f10@(nw64)
    1:2:2:1:2:2:1:1: REPLICATE 0x55b3a9aae220 <e15474#> {e52} @dt=0x55b3a9a9e210@(G/w64)
    1:2:2:1:2:2:1:1:1: CONCAT 0x55b3a9aae120 <e15469#> {e52} @dt=0x55b3a9a9e210@(G/w64)
    1:2:2:1:2:2:1:1:1:1: DIV 0x55b3a9aad620 <e15460#> {e52} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:1:1:1:1: VARREF 0x55b3a9bb95a0 <e15454#> {e52} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:1:1:2: VARREF 0x55b3a9bb96c0 <e15455#> {e52} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:1:2: REPLICATE 0x55b3a9aadf40 <e3764> {e52} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:1:1:2:1: CONST 0x55b3a9aadc30 <e3755> {e52} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x55b3a9aad830 <e3756> {e52} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2: CONST 0x55b3a9aae2e0 <e3773> {e52} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb97e0 <e15452#> {e52} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9aaff20 <e15476#> {e53} @dt=0x55b3a9a94f10@(nw64)
    1:2:2:1:2:2:1:1: ADD 0x55b3a9aafe60 <e15504#> {e53} @dt=0x55b3a9a94f10@(nw64)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b3a9bb9900 <e15477#> {e53} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2:2:1:1:2: REPLICATE 0x55b3a9aafa30 <e15498#> {e53} @dt=0x55b3a9a9e210@(G/w64)
    1:2:2:1:2:2:1:1:2:1: CONCAT 0x55b3a9aaf930 <e15493#> {e53} @dt=0x55b3a9a9e210@(G/w64)
    1:2:2:1:2:2:1:1:2:1:1: REPLICATE 0x55b3a9aaf3a0 <e3810> {e53} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:1:1: CONST 0x55b3a9aaf090 <e3797> {e53} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:2:1:1:2:1:1:2: CONST 0x55b3a9aaec90 <e3798> {e53} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:1:1:2:1:2: MODDIV 0x55b3a9aaf870 <e15488#> {e53} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:1:2:1:2:1: VARREF 0x55b3a9bb9a20 <e15482#> {e53} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2:1:2:2: VARREF 0x55b3a9bb9b40 <e15483#> {e53} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:1:2:2: CONST 0x55b3a9aafaf0 <e3820> {e53} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb9c60 <e15475#> {e53} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CASEITEM 0x55b3a9ab0e10 <e3855> {e55}
    1:2:2:1:2:1: CONST 0x55b3a9ab0210 <e3840> {e55} @dt=0x55b3a9a9e980@(G/w6)  6'h20
    1:2:2:1:2:2: ASSIGN 0x55b3a9ab0d50 <e15506#> {e55} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: ADD 0x55b3a9ab0c90 <e15523#> {e55} @dt=0x55b3a9a83580@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb9d80 <e16910#> {e55} @dt=0x55b3a9a83580@(G/sw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb9ea0 <e16914#> {e55} @dt=0x55b3a9a83580@(G/sw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bb9fc0 <e15505#> {e55} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9ab1900 <e3872> {e56}
    1:2:2:1:2:1: CONST 0x55b3a9ab1000 <e3861> {e56} @dt=0x55b3a9a9e980@(G/w6)  6'h21
    1:2:2:1:2:2: ASSIGN 0x55b3a9ab1840 <e15529#> {e56} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: ADD 0x55b3a9ab1780 <e15537#> {e56} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bba0e0 <e15530#> {e56} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bba200 <e15531#> {e56} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bba320 <e15528#> {e56} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9ab26f0 <e3893> {e57}
    1:2:2:1:2:1: CONST 0x55b3a9ab1af0 <e3878> {e57} @dt=0x55b3a9a9e980@(G/w6)  6'h22
    1:2:2:1:2:2: ASSIGN 0x55b3a9ab2630 <e15539#> {e57} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: SUB 0x55b3a9ab2570 <e15556#> {e57} @dt=0x55b3a9a83580@(G/sw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bba440 <e16918#> {e57} @dt=0x55b3a9a83580@(G/sw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bba560 <e16922#> {e57} @dt=0x55b3a9a83580@(G/sw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bba680 <e15538#> {e57} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9ab31e0 <e3910> {e58}
    1:2:2:1:2:1: CONST 0x55b3a9ab28e0 <e3899> {e58} @dt=0x55b3a9a9e980@(G/w6)  6'h23
    1:2:2:1:2:2: ASSIGN 0x55b3a9ab3120 <e15562#> {e58} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: SUB 0x55b3a9ab3060 <e15570#> {e58} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bba7a0 <e15563#> {e58} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bba8c0 <e15564#> {e58} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bba9e0 <e15561#> {e58} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9ab3cd0 <e3927> {e59}
    1:2:2:1:2:1: CONST 0x55b3a9ab33d0 <e3916> {e59} @dt=0x55b3a9a9e980@(G/w6)  6'h24
    1:2:2:1:2:2: ASSIGN 0x55b3a9ab3c10 <e15572#> {e59} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: AND 0x55b3a9ab3b50 <e15580#> {e59} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bbab00 <e15573#> {e59} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bbac20 <e15574#> {e59} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bbad40 <e15571#> {e59} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9ab47c0 <e3944> {e60}
    1:2:2:1:2:1: CONST 0x55b3a9ab3ec0 <e3933> {e60} @dt=0x55b3a9a9e980@(G/w6)  6'h25
    1:2:2:1:2:2: ASSIGN 0x55b3a9ab4700 <e15582#> {e60} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: OR 0x55b3a9ab4640 <e15590#> {e60} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bbae60 <e15583#> {e60} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bbaf80 <e15584#> {e60} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bbb0a0 <e15581#> {e60} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9ab52b0 <e3961> {e61}
    1:2:2:1:2:1: CONST 0x55b3a9ab49b0 <e3950> {e61} @dt=0x55b3a9a9e980@(G/w6)  6'h26
    1:2:2:1:2:2: ASSIGN 0x55b3a9ab51f0 <e15592#> {e61} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: XNOR 0x55b3a9ab5130 <e15600#> {e61} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bbb1c0 <e15593#> {e61} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bbb2e0 <e15594#> {e61} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bbb400 <e15591#> {e61} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9ab5f20 <e3980> {e62}
    1:2:2:1:2:1: CONST 0x55b3a9ab54a0 <e3967> {e62} @dt=0x55b3a9a9e980@(G/w6)  6'h27
    1:2:2:1:2:2: ASSIGN 0x55b3a9ab5e60 <e15602#> {e62} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: NOT 0x55b3a9ab5da0 <e15611#> {e62} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: OR 0x55b3a9ab5ca0 <e15612#> {e62} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b3a9bbb520 <e15603#> {e62} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55b3a9bbb640 <e15604#> {e62} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bbb760 <e15601#> {e62} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9ab8db0 <e4074> {e63}
    1:2:2:1:2:1: CONST 0x55b3a9ab6110 <e3986> {e63} @dt=0x55b3a9a9e980@(G/w6)  6'h2a
    1:2:2:1:2:2: ASSIGN 0x55b3a9ab8cf0 <e15614#> {e63} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: COND 0x55b3a9ab8c30 <e15659#> {e63} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: LTS 0x55b3a9bfc570 <e15634#> {e63} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b3a9bbb880 <e16926#> {e63} @dt=0x55b3a9a83580@(G/sw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55b3a9bbb9a0 <e16930#> {e63} @dt=0x55b3a9a83580@(G/sw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x55b3a9ab7da0 <e4067> {e63} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x55b3a9ab7bc0 <e4038> {e63} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x55b3a9ab7590 <e4024> {e63} @dt=0x55b3a9ab7650@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x55b3a9ab7280 <e4011> {e63} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x55b3a9ab6e80 <e4012> {e63} @dt=0x55b3a99f3960@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x55b3a9ab78f0 <e4025> {e63} @dt=0x55b3a9a4d150@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x55b3a9ab7e60 <e4039> {e63} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x55b3a9ab8a50 <e4068> {e63} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x55b3a9ab8740 <e4058> {e63} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x55b3a9ab8340 <e4059> {e63} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x55b3a9bbbac0 <e15613#> {e63} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9abb8f0 <e4165> {e64}
    1:2:2:1:2:1: CONST 0x55b3a9ab8fa0 <e4080> {e64} @dt=0x55b3a9a9e980@(G/w6)  6'h2b
    1:2:2:1:2:2: ASSIGN 0x55b3a9abb830 <e15661#> {e64} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: COND 0x55b3a9abb770 <e15688#> {e64} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1:1: LT 0x55b3a9ab9760 <e4157> {e64} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:2:2:1:1:1: VARREF 0x55b3a9bbbbe0 <e15662#> {e64} @dt=0x55b3a9a89c70@(nw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e14732#> {e5} @dt=0x55b3a9a89c70@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:1:1:2: VARREF 0x55b3a9bbbd00 <e15663#> {e64} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:1:2: REPLICATE 0x55b3a9aba8e0 <e4158> {e64} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:2:1: CONCAT 0x55b3a9aba700 <e4129> {e64} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:2:1:1: REPLICATE 0x55b3a9aba120 <e4115> {e64} @dt=0x55b3a9ab7650@(G/w31)
    1:2:2:1:2:2:1:2:1:1:1: CONST 0x55b3a9ab9e10 <e4101> {e64} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:2:1:2:1:1:2: CONST 0x55b3a9ab9a10 <e4102> {e64} @dt=0x55b3a99f3960@(G/swu32/5)  ?32?sh1f
    1:2:2:1:2:2:1:2:1:2: CONST 0x55b3a9aba430 <e4116> {e64} @dt=0x55b3a9a4d150@(G/w1)  1'h1
    1:2:2:1:2:2:1:2:2: CONST 0x55b3a9aba9a0 <e4130> {e64} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2:1:2:2:1:3: REPLICATE 0x55b3a9abb590 <e4159> {e64} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:3:1: CONST 0x55b3a9abb280 <e4149> {e64} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:2:1:3:2: CONST 0x55b3a9abae80 <e4150> {e64} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x55b3a9bbbe20 <e15660#> {e64} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9abc190 <e4178> {e65}
    1:2:2:1:2:1: CONST 0x55b3a9abbae0 <e4171> {e65} @dt=0x55b3a9a9e980@(G/w6)  6'h3f
    1:2:2:1:2:2: ASSIGN 0x55b3a9abc0d0 <e15690#> {e65} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bbbf40 <e15691#> {e65} @dt=0x55b3a9a8aeb0@(nw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e14740#> {e6} @dt=0x55b3a9a8aeb0@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bbc060 <e15689#> {e65} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9abcf80 <e4204> {e66}
    1:2:2:1:2:2: ASSIGN 0x55b3a9abcec0 <e15693#> {e66} @dt=0x55b3a9a8c130@(nw32)
    1:2:2:1:2:2:1: REPLICATE 0x55b3a9abcce0 <e4201> {e66} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9abc9d0 <e4193> {e66} @dt=0x55b3a9a4d150@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: CONST 0x55b3a9abc5d0 <e4194> {e66} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:2:2: VARREF 0x55b3a9bbc180 <e15692#> {e66} @dt=0x55b3a9a8c130@(nw32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e14748#> {e8} @dt=0x55b3a9a8c130@(nw32)  ALU_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b3a9abdd10 <e15703#> {e68} @dt=0x55b3a9a8d370@(nw32)
    1:2:2:1:1: SEL 0x55b3a9bfd4c0 <e15725#> {e68} @dt=0x55b3a9a4d9c0@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x55b3a9bbc2a0 <e15716#> {e68} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x55b3a9bfd750 <e15743#> {e68} @dt=0x55b3a9bfd670@(G/sw6)  6'h20
    1:2:2:1:1:3: CONST 0x55b3a9bfd270 <e15718#> {e68} @dt=0x55b3a9bf61c0@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x55b3a9bbc3c0 <e15702#> {e68} @dt=0x55b3a9a8d370@(nw32)  ALU_HI_output [LV] => VAR 0x55b3a9a8d870 <e14756#> {e9} @dt=0x55b3a9a8d370@(nw32)  ALU_HI_output OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b3a9abea30 <e15749#> {e69} @dt=0x55b3a9a8e610@(nw32)
    1:2:2:1:1: SEL 0x55b3a9bfdcd0 <e15771#> {e69} @dt=0x55b3a9a4d9c0@(G/w32) decl[63:0]]
    1:2:2:1:1:1: VARREF 0x55b3a9bbc4e0 <e15762#> {e69} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output [RV] <- VAR 0x55b3a9a953d0 <e14812#> {e19} @dt=0x55b3a9a94f10@(nw64)  ALU_HI_LO_output VAR
    1:2:2:1:1:2: CONST 0x55b3a9bfdf60 <e15790#> {e69} @dt=0x55b3a9bfd670@(G/sw6)  6'h0
    1:2:2:1:1:3: CONST 0x55b3a9bfda80 <e15764#> {e69} @dt=0x55b3a9bf61c0@(G/wu32/6)  ?32?h20
    1:2:2:1:2: VARREF 0x55b3a9bbc600 <e15748#> {e69} @dt=0x55b3a9a8e610@(nw32)  ALU_LO_output [LV] => VAR 0x55b3a9a8eaf0 <e14764#> {e10} @dt=0x55b3a9a8e610@(nw32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x55b3a9abfbe0 <e8780> {f1}  And_Gate  L3
    1:2: VAR 0x55b3a9ac00f0 <e14711#> {f3} @dt=0x55b3a9ac0010@(nw1)  input_A INPUT PORT
    1:2: VAR 0x55b3a9ac0610 <e14714#> {f4} @dt=0x55b3a9ac0530@(nw1)  input_B INPUT PORT
    1:2: VAR 0x55b3a9ac0b70 <e14717#> {f6} @dt=0x55b3a9ac0a90@(nw1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9ac1250 <e14719#> {f8} @dt=0x55b3a9ac0a90@(nw1)
    1:2:1: LOGAND 0x55b3a9ac1190 <e4294> {f8} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:1:1: VARREF 0x55b3a9bb48d0 <e14720#> {f8} @dt=0x55b3a9ac0010@(nw1)  input_A [RV] <- VAR 0x55b3a9ac00f0 <e14711#> {f3} @dt=0x55b3a9ac0010@(nw1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bb49f0 <e14721#> {f8} @dt=0x55b3a9ac0530@(nw1)  input_B [RV] <- VAR 0x55b3a9ac0610 <e14714#> {f4} @dt=0x55b3a9ac0530@(nw1)  input_B INPUT PORT
    1:2:2: VARREF 0x55b3a9bb4b10 <e14718#> {f8} @dt=0x55b3a9ac0a90@(nw1)  output_C [LV] => VAR 0x55b3a9ac0b70 <e14717#> {f6} @dt=0x55b3a9ac0a90@(nw1)  output_C OUTPUT PORT
    1: MODULE 0x55b3a9ac7040 <e8781> {g1}  Control_Unit  L3
    1:2: VAR 0x55b3a9ac9680 <e14161#> {g3} @dt=0x55b3a9ac9200@(nw32)  instruction INPUT PORT
    1:2: VAR 0x55b3a9ac9be0 <e14169#> {g5} @dt=0x55b3a9ac9b00@(nw1)  register_write OUTPUT PORT
    1:2: VAR 0x55b3a9aca100 <e14172#> {g6} @dt=0x55b3a9aca020@(nw1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x55b3a9aca620 <e14175#> {g7} @dt=0x55b3a9aca540@(nw1)  memory_write OUTPUT PORT
    1:2: VAR 0x55b3a9acab40 <e14178#> {g8} @dt=0x55b3a9acaa60@(nw1)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x55b3a9acb060 <e14181#> {g9} @dt=0x55b3a9acaf80@(nw1)  register_destination OUTPUT PORT
    1:2: VAR 0x55b3a9acb5a0 <e14184#> {g10} @dt=0x55b3a9acb4c0@(nw1)  branch OUTPUT PORT
    1:2: VAR 0x55b3a9acbb00 <e14187#> {g11} @dt=0x55b3a9acba20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2: VAR 0x55b3a9accda0 <e14190#> {g12} @dt=0x55b3a9acc8a0@(nw6)  ALU_function OUTPUT PORT
    1:2: VAR 0x55b3a9acdf40 <e14198#> {g16} @dt=0x55b3a9acda40@(nw6)  op VAR
    1:2: VAR 0x55b3a9acf060 <e14206#> {g17} @dt=0x55b3a9aceb60@(nw5)  rt VAR
    1:2: VAR 0x55b3a9ad0180 <e14214#> {g18} @dt=0x55b3a9acfc80@(nw6)  funct VAR
    1:2: ALWAYS 0x55b3a9ae22a0 <e4982> {g20} [always_comb]
    1:2:2: BEGIN 0x55b3a9ad03c0 <e4489> {g20} [UNNAMED]
    1:2:2:1: ASSIGN 0x55b3a9ad10d0 <e14221#> {g21} @dt=0x55b3a9acda40@(nw6)
    1:2:2:1:1: SEL 0x55b3a9bef630 <e14242#> {g21} @dt=0x55b3a9a9e980@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x55b3a9bb1750 <e14233#> {g21} @dt=0x55b3a9ac9200@(nw32)  instruction [RV] <- VAR 0x55b3a9ac9680 <e14161#> {g3} @dt=0x55b3a9ac9200@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x55b3a9bef8c0 <e14260#> {g21} @dt=0x55b3a9bef7e0@(G/sw5)  5'h1a
    1:2:2:1:1:3: CONST 0x55b3a9bef3e0 <e14235#> {g21} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x55b3a9bb1870 <e14220#> {g21} @dt=0x55b3a9acda40@(nw6)  op [LV] => VAR 0x55b3a9acdf40 <e14198#> {g16} @dt=0x55b3a9acda40@(nw6)  op VAR
    1:2:2:1: ASSIGN 0x55b3a9ad1d50 <e14266#> {g22} @dt=0x55b3a9aceb60@(nw5)
    1:2:2:1:1: SEL 0x55b3a9befe40 <e14288#> {g22} @dt=0x55b3a9b61420@(G/w5) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x55b3a9bb1990 <e14279#> {g22} @dt=0x55b3a9ac9200@(nw32)  instruction [RV] <- VAR 0x55b3a9ac9680 <e14161#> {g3} @dt=0x55b3a9ac9200@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x55b3a9bf00d0 <e14307#> {g22} @dt=0x55b3a9bef7e0@(G/sw5)  5'h10
    1:2:2:1:1:3: CONST 0x55b3a9befbf0 <e14281#> {g22} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h5
    1:2:2:1:2: VARREF 0x55b3a9bb1ab0 <e14265#> {g22} @dt=0x55b3a9aceb60@(nw5)  rt [LV] => VAR 0x55b3a9acf060 <e14206#> {g17} @dt=0x55b3a9aceb60@(nw5)  rt VAR
    1:2:2:1: ASSIGN 0x55b3a9ad29d0 <e14313#> {g23} @dt=0x55b3a9acfc80@(nw6)
    1:2:2:1:1: SEL 0x55b3a9bf0650 <e14335#> {g23} @dt=0x55b3a9a9e980@(G/w6) decl[31:0]]
    1:2:2:1:1:1: VARREF 0x55b3a9bb1bd0 <e14326#> {g23} @dt=0x55b3a9ac9200@(nw32)  instruction [RV] <- VAR 0x55b3a9ac9680 <e14161#> {g3} @dt=0x55b3a9ac9200@(nw32)  instruction INPUT PORT
    1:2:2:1:1:2: CONST 0x55b3a9bf08e0 <e14354#> {g23} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:1:1:3: CONST 0x55b3a9bf0400 <e14328#> {g23} @dt=0x55b3a9bef550@(G/wu32/3)  ?32?h6
    1:2:2:1:2: VARREF 0x55b3a9bb1cf0 <e14312#> {g23} @dt=0x55b3a9acfc80@(nw6)  funct [LV] => VAR 0x55b3a9ad0180 <e14214#> {g18} @dt=0x55b3a9acfc80@(nw6)  funct VAR
    1:2:2:1: CASE 0x55b3a9ad2c70 <e4980> {g24}
    1:2:2:1:1: VARREF 0x55b3a9bb1e10 <e14359#> {g24} @dt=0x55b3a9acda40@(nw6)  op [RV] <- VAR 0x55b3a9acdf40 <e14198#> {g16} @dt=0x55b3a9acda40@(nw6)  op VAR
    1:2:2:1:2: CASEITEM 0x55b3a9ad7bb0 <e4697> {g25}
    1:2:2:1:2:1: CONST 0x55b3a9ad2e70 <e4563> {g25} @dt=0x55b3a9a9e980@(G/w6)  6'h0
    1:2:2:1:2:2: BEGIN 0x55b3a9ad31c0 <e4564> {g25} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad38c0 <e14361#> {g26} @dt=0x55b3a9ac9b00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf0cf0 <e14374#> {g26} @dt=0x55b3a9ac9b00@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb1f30 <e14360#> {g26} @dt=0x55b3a9ac9b00@(nw1)  register_write [LV] => VAR 0x55b3a9ac9be0 <e14169#> {g5} @dt=0x55b3a9ac9b00@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad3f20 <e14376#> {g27} @dt=0x55b3a9aca020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf1020 <e14389#> {g27} @dt=0x55b3a9aca020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb2050 <e14375#> {g27} @dt=0x55b3a9aca020@(nw1)  memory_to_register [LV] => VAR 0x55b3a9aca100 <e14172#> {g6} @dt=0x55b3a9aca020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad4540 <e14391#> {g28} @dt=0x55b3a9aca540@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf1350 <e14404#> {g28} @dt=0x55b3a9aca540@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb2170 <e14390#> {g28} @dt=0x55b3a9aca540@(nw1)  memory_write [LV] => VAR 0x55b3a9aca620 <e14175#> {g7} @dt=0x55b3a9aca540@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad4b60 <e14406#> {g29} @dt=0x55b3a9acaa60@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf1680 <e14419#> {g29} @dt=0x55b3a9acaa60@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb2290 <e14405#> {g29} @dt=0x55b3a9acaa60@(nw1)  ALU_src_B [LV] => VAR 0x55b3a9acab40 <e14178#> {g8} @dt=0x55b3a9acaa60@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad51c0 <e14421#> {g30} @dt=0x55b3a9acaf80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf19b0 <e14434#> {g30} @dt=0x55b3a9acaf80@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb23b0 <e14420#> {g30} @dt=0x55b3a9acaf80@(nw1)  register_destination [LV] => VAR 0x55b3a9acb060 <e14181#> {g9} @dt=0x55b3a9acaf80@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad57e0 <e14436#> {g31} @dt=0x55b3a9acb4c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf1ce0 <e14449#> {g31} @dt=0x55b3a9acb4c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb24d0 <e14435#> {g31} @dt=0x55b3a9acb4c0@(nw1)  branch [LV] => VAR 0x55b3a9acb5a0 <e14184#> {g10} @dt=0x55b3a9acb4c0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad7580 <e14451#> {g32} @dt=0x55b3a9acba20@(nw1)
    1:2:2:1:2:2:1:1: LOGOR 0x55b3a9ad7480 <e4688> {g32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:2:2:1:1:1: LOGOR 0x55b3a9ad6da0 <e4684> {g32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1: LOGOR 0x55b3a9ad66c0 <e4669> {g32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1: EQ 0x55b3a9ad5fe0 <e4654> {g32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:1:1: VARREF 0x55b3a9bb25f0 <e14452#> {g32} @dt=0x55b3a9acfc80@(nw6)  funct [RV] <- VAR 0x55b3a9ad0180 <e14214#> {g18} @dt=0x55b3a9acfc80@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:1:2: CONST 0x55b3a9ad5d10 <e4640> {g32} @dt=0x55b3a9a9e980@(G/w6)  6'h18
    1:2:2:1:2:2:1:1:1:1:2: EQ 0x55b3a9ad6600 <e4655> {g32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:2:2:1:1:1:1:2:1: VARREF 0x55b3a9bb2710 <e14457#> {g32} @dt=0x55b3a9acfc80@(nw6)  funct [RV] <- VAR 0x55b3a9ad0180 <e14214#> {g18} @dt=0x55b3a9acfc80@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:1:2:2: CONST 0x55b3a9ad6330 <e4651> {g32} @dt=0x55b3a9a9e980@(G/w6)  6'h19
    1:2:2:1:2:2:1:1:1:2: EQ 0x55b3a9ad6ce0 <e4670> {g32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:2:2:1:1:1:2:1: VARREF 0x55b3a9bb2830 <e14462#> {g32} @dt=0x55b3a9acfc80@(nw6)  funct [RV] <- VAR 0x55b3a9ad0180 <e14214#> {g18} @dt=0x55b3a9acfc80@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:1:2:2: CONST 0x55b3a9ad6a10 <e4666> {g32} @dt=0x55b3a9a9e980@(G/w6)  6'h1a
    1:2:2:1:2:2:1:1:2: EQ 0x55b3a9ad73c0 <e4685> {g32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:2:2:1:1:2:1: VARREF 0x55b3a9bb2950 <e14467#> {g32} @dt=0x55b3a9acfc80@(nw6)  funct [RV] <- VAR 0x55b3a9ad0180 <e14214#> {g18} @dt=0x55b3a9acfc80@(nw6)  funct VAR
    1:2:2:1:2:2:1:1:2:2: CONST 0x55b3a9ad70f0 <e4681> {g32} @dt=0x55b3a9a9e980@(G/w6)  6'h1b
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb2a70 <e14450#> {g32} @dt=0x55b3a9acba20@(nw1)  hi_lo_register_write [LV] => VAR 0x55b3a9acbb00 <e14187#> {g11} @dt=0x55b3a9acba20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad7900 <e14473#> {g33} @dt=0x55b3a9acc8a0@(nw6)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb2b90 <e14474#> {g33} @dt=0x55b3a9acfc80@(nw6)  funct [RV] <- VAR 0x55b3a9ad0180 <e14214#> {g18} @dt=0x55b3a9acfc80@(nw6)  funct VAR
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb2cb0 <e14472#> {g33} @dt=0x55b3a9acc8a0@(nw6)  ALU_function [LV] => VAR 0x55b3a9accda0 <e14190#> {g12} @dt=0x55b3a9acc8a0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9adb510 <e4793> {g49}
    1:2:2:1:2:1: CONST 0x55b3a9ad7c70 <e4703> {g49} @dt=0x55b3a9a9e980@(G/w6)  6'h9
    1:2:2:1:2:2: BEGIN 0x55b3a9ad7fc0 <e4704> {g49} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad86c0 <e14476#> {g50} @dt=0x55b3a9ac9b00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf2390 <e14489#> {g50} @dt=0x55b3a9ac9b00@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb2dd0 <e14475#> {g50} @dt=0x55b3a9ac9b00@(nw1)  register_write [LV] => VAR 0x55b3a9ac9be0 <e14169#> {g5} @dt=0x55b3a9ac9b00@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad8d20 <e14491#> {g51} @dt=0x55b3a9aca020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf26c0 <e14504#> {g51} @dt=0x55b3a9aca020@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb2ef0 <e14490#> {g51} @dt=0x55b3a9aca020@(nw1)  memory_to_register [LV] => VAR 0x55b3a9aca100 <e14172#> {g6} @dt=0x55b3a9aca020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad9340 <e14506#> {g52} @dt=0x55b3a9aca540@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf29f0 <e14519#> {g52} @dt=0x55b3a9aca540@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3010 <e14505#> {g52} @dt=0x55b3a9aca540@(nw1)  memory_write [LV] => VAR 0x55b3a9aca620 <e14175#> {g7} @dt=0x55b3a9aca540@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad9960 <e14521#> {g53} @dt=0x55b3a9acaa60@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf2d20 <e14534#> {g53} @dt=0x55b3a9acaa60@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3130 <e14520#> {g53} @dt=0x55b3a9acaa60@(nw1)  ALU_src_B [LV] => VAR 0x55b3a9acab40 <e14178#> {g8} @dt=0x55b3a9acaa60@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ad9fc0 <e14536#> {g54} @dt=0x55b3a9acaf80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf3050 <e14549#> {g54} @dt=0x55b3a9acaf80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3250 <e14535#> {g54} @dt=0x55b3a9acaf80@(nw1)  register_destination [LV] => VAR 0x55b3a9acb060 <e14181#> {g9} @dt=0x55b3a9acaf80@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ada5e0 <e14551#> {g55} @dt=0x55b3a9acb4c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf3380 <e14564#> {g55} @dt=0x55b3a9acb4c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3370 <e14550#> {g55} @dt=0x55b3a9acb4c0@(nw1)  branch [LV] => VAR 0x55b3a9acb5a0 <e14184#> {g10} @dt=0x55b3a9acb4c0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9adac40 <e14566#> {g56} @dt=0x55b3a9acba20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf36b0 <e14579#> {g56} @dt=0x55b3a9acba20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3490 <e14565#> {g56} @dt=0x55b3a9acba20@(nw1)  hi_lo_register_write [LV] => VAR 0x55b3a9acbb00 <e14187#> {g11} @dt=0x55b3a9acba20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9adb260 <e14581#> {g57} @dt=0x55b3a9acc8a0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9adaf90 <e4789> {g57} @dt=0x55b3a9a9e980@(G/w6)  6'h21
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb35b0 <e14580#> {g57} @dt=0x55b3a9acc8a0@(nw6)  ALU_function [LV] => VAR 0x55b3a9accda0 <e14190#> {g12} @dt=0x55b3a9acc8a0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9aded80 <e4889> {g66}
    1:2:2:1:2:1: CONST 0x55b3a9adb5d0 <e4799> {g66} @dt=0x55b3a9a9e980@(G/w6)  6'hf
    1:2:2:1:2:2: BEGIN 0x55b3a9adb920 <e4800> {g66} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9adc020 <e14583#> {g67} @dt=0x55b3a9ac9b00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf39e0 <e14596#> {g67} @dt=0x55b3a9ac9b00@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb36d0 <e14582#> {g67} @dt=0x55b3a9ac9b00@(nw1)  register_write [LV] => VAR 0x55b3a9ac9be0 <e14169#> {g5} @dt=0x55b3a9ac9b00@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9adc680 <e14598#> {g68} @dt=0x55b3a9aca020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf3d10 <e14611#> {g68} @dt=0x55b3a9aca020@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb37f0 <e14597#> {g68} @dt=0x55b3a9aca020@(nw1)  memory_to_register [LV] => VAR 0x55b3a9aca100 <e14172#> {g6} @dt=0x55b3a9aca020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9adcca0 <e14613#> {g69} @dt=0x55b3a9aca540@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf4040 <e14626#> {g69} @dt=0x55b3a9aca540@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3910 <e14612#> {g69} @dt=0x55b3a9aca540@(nw1)  memory_write [LV] => VAR 0x55b3a9aca620 <e14175#> {g7} @dt=0x55b3a9aca540@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9add2c0 <e14628#> {g70} @dt=0x55b3a9acaa60@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf4370 <e14641#> {g70} @dt=0x55b3a9acaa60@(nw1)  1'h1
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3a30 <e14627#> {g70} @dt=0x55b3a9acaa60@(nw1)  ALU_src_B [LV] => VAR 0x55b3a9acab40 <e14178#> {g8} @dt=0x55b3a9acaa60@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9add920 <e14643#> {g71} @dt=0x55b3a9acaf80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf46a0 <e14656#> {g71} @dt=0x55b3a9acaf80@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3b50 <e14642#> {g71} @dt=0x55b3a9acaf80@(nw1)  register_destination [LV] => VAR 0x55b3a9acb060 <e14181#> {g9} @dt=0x55b3a9acaf80@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9addf40 <e14658#> {g72} @dt=0x55b3a9acb4c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf49d0 <e14671#> {g72} @dt=0x55b3a9acb4c0@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3c70 <e14657#> {g72} @dt=0x55b3a9acb4c0@(nw1)  branch [LV] => VAR 0x55b3a9acb5a0 <e14184#> {g10} @dt=0x55b3a9acb4c0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ade5a0 <e14673#> {g73} @dt=0x55b3a9acba20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9bf4d00 <e14686#> {g73} @dt=0x55b3a9acba20@(nw1)  1'h0
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3d90 <e14672#> {g73} @dt=0x55b3a9acba20@(nw1)  hi_lo_register_write [LV] => VAR 0x55b3a9acbb00 <e14187#> {g11} @dt=0x55b3a9acba20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9adebc0 <e14688#> {g74} @dt=0x55b3a9acc8a0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9ade8f0 <e4885> {g74} @dt=0x55b3a9a9e980@(G/w6)  6'h3f
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3eb0 <e14687#> {g74} @dt=0x55b3a9acc8a0@(nw6)  ALU_function [LV] => VAR 0x55b3a9accda0 <e14190#> {g12} @dt=0x55b3a9acc8a0@(nw6)  ALU_function OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9ae2160 <e4979> {g88}
    1:2:2:1:2:2: BEGIN 0x55b3a9adef00 <e4890> {g88} [UNNAMED]
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9adf600 <e14690#> {g89} @dt=0x55b3a9ac9b00@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9adf330 <e4899> {g89} @dt=0x55b3a9a4d150@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb3fd0 <e14689#> {g89} @dt=0x55b3a9ac9b00@(nw1)  register_write [LV] => VAR 0x55b3a9ac9be0 <e14169#> {g5} @dt=0x55b3a9ac9b00@(nw1)  register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9adfc60 <e14692#> {g90} @dt=0x55b3a9aca020@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9adf990 <e4909> {g90} @dt=0x55b3a9a4d150@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb40f0 <e14691#> {g90} @dt=0x55b3a9aca020@(nw1)  memory_to_register [LV] => VAR 0x55b3a9aca100 <e14172#> {g6} @dt=0x55b3a9aca020@(nw1)  memory_to_register OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ae0240 <e14694#> {g91} @dt=0x55b3a9aca540@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9adffb0 <e4920> {g91} @dt=0x55b3a9a4d150@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb4210 <e14693#> {g91} @dt=0x55b3a9aca540@(nw1)  memory_write [LV] => VAR 0x55b3a9aca620 <e14175#> {g7} @dt=0x55b3a9aca540@(nw1)  memory_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ae07e0 <e14696#> {g92} @dt=0x55b3a9acaa60@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9ae0550 <e4931> {g92} @dt=0x55b3a9a4d150@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb4330 <e14695#> {g92} @dt=0x55b3a9acaa60@(nw1)  ALU_src_B [LV] => VAR 0x55b3a9acab40 <e14178#> {g8} @dt=0x55b3a9acaa60@(nw1)  ALU_src_B OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ae0d80 <e14698#> {g93} @dt=0x55b3a9acaf80@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9ae0af0 <e4942> {g93} @dt=0x55b3a9a4d150@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb4450 <e14697#> {g93} @dt=0x55b3a9acaf80@(nw1)  register_destination [LV] => VAR 0x55b3a9acb060 <e14181#> {g9} @dt=0x55b3a9acaf80@(nw1)  register_destination OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ae13a0 <e14700#> {g94} @dt=0x55b3a9acb4c0@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9ae10d0 <e4953> {g94} @dt=0x55b3a9a4d150@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb4570 <e14699#> {g94} @dt=0x55b3a9acb4c0@(nw1)  branch [LV] => VAR 0x55b3a9acb5a0 <e14184#> {g10} @dt=0x55b3a9acb4c0@(nw1)  branch OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ae1a00 <e14702#> {g95} @dt=0x55b3a9acba20@(nw1)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9ae1730 <e4964> {g95} @dt=0x55b3a9a4d150@(G/w1)  1'bx
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb4690 <e14701#> {g95} @dt=0x55b3a9acba20@(nw1)  hi_lo_register_write [LV] => VAR 0x55b3a9acbb00 <e14187#> {g11} @dt=0x55b3a9acba20@(nw1)  hi_lo_register_write OUTPUT PORT
    1:2:2:1:2:2:1: ASSIGN 0x55b3a9ae2020 <e14704#> {g96} @dt=0x55b3a9acc8a0@(nw6)
    1:2:2:1:2:2:1:1: CONST 0x55b3a9ae1d50 <e4975> {g96} @dt=0x55b3a9a9e980@(G/w6)  6'bxxxxxx
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb47b0 <e14703#> {g96} @dt=0x55b3a9acc8a0@(nw6)  ALU_function [LV] => VAR 0x55b3a9accda0 <e14190#> {g12} @dt=0x55b3a9acc8a0@(nw6)  ALU_function OUTPUT PORT
    1: MODULE 0x55b3a9ae3040 <e8782> {h1}  Equal_Comparator  L3
    1:2: VAR 0x55b3a9ae4230 <e14134#> {h3} @dt=0x55b3a9ae3d30@(nw32)  a INPUT PORT
    1:2: VAR 0x55b3a9ae5470 <e14142#> {h4} @dt=0x55b3a9ae4f70@(nw32)  b INPUT PORT
    1:2: VAR 0x55b3a9ae59d0 <e14150#> {h6} @dt=0x55b3a9ae58f0@(nw1)  c OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9ae6130 <e14152#> {h8} @dt=0x55b3a9ae58f0@(nw1)
    1:2:1: EQ 0x55b3a9ae6030 <e5063> {h8} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:1:1: VARREF 0x55b3a9bb13f0 <e14153#> {h8} @dt=0x55b3a9ae3d30@(nw32)  a [RV] <- VAR 0x55b3a9ae4230 <e14134#> {h3} @dt=0x55b3a9ae3d30@(nw32)  a INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bb1510 <e14154#> {h8} @dt=0x55b3a9ae4f70@(nw32)  b [RV] <- VAR 0x55b3a9ae5470 <e14142#> {h4} @dt=0x55b3a9ae4f70@(nw32)  b INPUT PORT
    1:2:2: VARREF 0x55b3a9bb1630 <e14151#> {h8} @dt=0x55b3a9ae58f0@(nw1)  c [LV] => VAR 0x55b3a9ae59d0 <e14150#> {h6} @dt=0x55b3a9ae58f0@(nw1)  c OUTPUT PORT
    1: MODULE 0x55b3a9aec030 <e8783> {i1}  Hazard_Unit  L3
    1:2: VAR 0x55b3a9aec4a0 <e13842#> {i2} @dt=0x55b3a9aec3c0@(nw1)  branch_decode INPUT PORT
    1:2: VAR 0x55b3a9aed320 <e13845#> {i3} @dt=0x55b3a9aecea0@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x55b3a9aee4e0 <e13853#> {i4} @dt=0x55b3a9aee000@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x55b3a9aef720 <e13861#> {i5} @dt=0x55b3a9aef240@(nw5)  Rs_execute INPUT PORT
    1:2: VAR 0x55b3a9af0960 <e13869#> {i6} @dt=0x55b3a9af0480@(nw5)  Rt_execute INPUT PORT
    1:2: VAR 0x55b3a9af1c00 <e13877#> {i7} @dt=0x55b3a9af1700@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x55b3a9af2160 <e13885#> {i8} @dt=0x55b3a9af2080@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x55b3a9af26c0 <e13888#> {i9} @dt=0x55b3a9af25e0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x55b3a9af3980 <e13891#> {i10} @dt=0x55b3a9af3480@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x55b3a9af3ee0 <e13899#> {i11} @dt=0x55b3a9af3e00@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x55b3a9af4440 <e13902#> {i12} @dt=0x55b3a9af4360@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x55b3a9af56a0 <e13905#> {i13} @dt=0x55b3a9af51c0@(nw5)  write_register_writeback INPUT PORT
    1:2: VAR 0x55b3a9af5ca0 <e13913#> {i14} @dt=0x55b3a9af5bc0@(nw1)  register_write_writeback INPUT PORT
    1:2: VAR 0x55b3a9af6230 <e13916#> {i16} @dt=0x55b3a9af6150@(nw1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x55b3a9af6780 <e13919#> {i17} @dt=0x55b3a9af66a0@(nw1)  stall_decode OUTPUT PORT
    1:2: VAR 0x55b3a9af6d60 <e13922#> {i18} @dt=0x55b3a9af6c80@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2: VAR 0x55b3a9af7370 <e13925#> {i19} @dt=0x55b3a9af7290@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2: VAR 0x55b3a9af7960 <e13928#> {i20} @dt=0x55b3a9af7880@(nw1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x55b3a9af8c50 <e13931#> {i21} @dt=0x55b3a9af8770@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2: VAR 0x55b3a9af9f80 <e13939#> {i22} @dt=0x55b3a9af9aa0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2: VAR 0x55b3a9afa480 <e13947#> {i25} @dt=0x55b3a9afa3a0@(nw1)  lwstall VAR
    1:2: VAR 0x55b3a9afa8b0 <e13950#> {i26} @dt=0x55b3a9afa7d0@(nw1)  branchstall VAR
    1:2: ALWAYS 0x55b3a9b08ca0 <e5791> {i28} [always_comb]
    1:2:2: BEGIN 0x55b3a9afab60 <e5429> {i28} [UNNAMED]
    1:2:2:1: IF 0x55b3a9afe7d0 <e5516> {i30}
    1:2:2:1:1: LOGAND 0x55b3a9afbb30 <e5517> {i30} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55b3a9afb8a0 <e5453> {i30} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55b3a9afb2d0 <e5448> {i30} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55b3a9bee220 <e13985#> {i30} @dt=0x55b3a9be8fa0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55b3a9bad070 <e13983#> {i30} @dt=0x55b3a9aef240@(nw5)  Rs_execute [RV] <- VAR 0x55b3a9aef720 <e13861#> {i5} @dt=0x55b3a9aef240@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55b3a9afafe0 <e5439> {i30} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55b3a9afb7a0 <e5449> {i30} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55b3a9bad190 <e13986#> {i30} @dt=0x55b3a9aef240@(nw5)  Rs_execute [RV] <- VAR 0x55b3a9aef720 <e13861#> {i5} @dt=0x55b3a9aef240@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55b3a9bad2b0 <e13987#> {i30} @dt=0x55b3a9af3480@(nw5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e13891#> {i10} @dt=0x55b3a9af3480@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b3a9bad3d0 <e13992#> {i30} @dt=0x55b3a9af4360@(nw1)  register_write_memory [RV] <- VAR 0x55b3a9af4440 <e13902#> {i12} @dt=0x55b3a9af4360@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x55b3a9afbd00 <e5456> {i30} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x55b3a9afc3b0 <e13952#> {i31} @dt=0x55b3a9af8770@(nw2)
    1:2:2:1:2:1:1: CONST 0x55b3a9afc0c0 <e5464> {i31} @dt=0x55b3a9afc270@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x55b3a9bad4f0 <e13951#> {i31} @dt=0x55b3a9af8770@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x55b3a9af8c50 <e13931#> {i21} @dt=0x55b3a9af8770@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3: IF 0x55b3a9afe700 <e5514> {i32}
    1:2:2:1:3:1: LOGAND 0x55b3a9afd3e0 <e5515> {i32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:3:1:1: LOGAND 0x55b3a9afd130 <e5489> {i32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:3:1:1:1: NEQ 0x55b3a9afcb10 <e5484> {i32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x55b3a9bedfa0 <e13967#> {i32} @dt=0x55b3a9be8fa0@(G/wu32/5)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x55b3a9bad610 <e13965#> {i32} @dt=0x55b3a9aef240@(nw5)  Rs_execute [RV] <- VAR 0x55b3a9aef720 <e13861#> {i5} @dt=0x55b3a9aef240@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x55b3a9afc820 <e5475> {i32} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:1:2: EQ 0x55b3a9afd030 <e5485> {i32} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x55b3a9bad730 <e13968#> {i32} @dt=0x55b3a9aef240@(nw5)  Rs_execute [RV] <- VAR 0x55b3a9aef720 <e13861#> {i5} @dt=0x55b3a9aef240@(nw5)  Rs_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x55b3a9bad850 <e13969#> {i32} @dt=0x55b3a9af51c0@(nw5)  write_register_writeback [RV] <- VAR 0x55b3a9af56a0 <e13905#> {i13} @dt=0x55b3a9af51c0@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9bad970 <e13974#> {i32} @dt=0x55b3a9af5bc0@(nw1)  register_write_writeback [RV] <- VAR 0x55b3a9af5ca0 <e13913#> {i14} @dt=0x55b3a9af5bc0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x55b3a9afd580 <e5492> {i32} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x55b3a9afdc30 <e13954#> {i33} @dt=0x55b3a9af8770@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x55b3a9afd940 <e5501> {i33} @dt=0x55b3a9afc270@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x55b3a9bada90 <e13953#> {i33} @dt=0x55b3a9af8770@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x55b3a9af8c50 <e13931#> {i21} @dt=0x55b3a9af8770@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x55b3a9afded0 <e5503> {i34} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x55b3a9afe580 <e13956#> {i35} @dt=0x55b3a9af8770@(nw2)
    1:2:2:1:3:3:1:1: CONST 0x55b3a9afe290 <e5512> {i35} @dt=0x55b3a9afc270@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x55b3a9badbb0 <e13955#> {i35} @dt=0x55b3a9af8770@(nw2)  forward_register_file_output_1_execute [LV] => VAR 0x55b3a9af8c50 <e13931#> {i21} @dt=0x55b3a9af8770@(nw2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:1: IF 0x55b3a9b02420 <e5607> {i38}
    1:2:2:1:1: LOGAND 0x55b3a9aff6e0 <e5606> {i38} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55b3a9aff450 <e5541> {i38} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55b3a9afee80 <e5536> {i38} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55b3a9bee720 <e14027#> {i38} @dt=0x55b3a9be8fa0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55b3a9badcd0 <e14025#> {i38} @dt=0x55b3a9af0480@(nw5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e13869#> {i6} @dt=0x55b3a9af0480@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55b3a9afeb90 <e5527> {i38} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55b3a9aff350 <e5537> {i38} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55b3a9baddf0 <e14028#> {i38} @dt=0x55b3a9af0480@(nw5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e13869#> {i6} @dt=0x55b3a9af0480@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55b3a9badf10 <e14029#> {i38} @dt=0x55b3a9af3480@(nw5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e13891#> {i10} @dt=0x55b3a9af3480@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b3a9bae030 <e14034#> {i38} @dt=0x55b3a9af4360@(nw1)  register_write_memory [RV] <- VAR 0x55b3a9af4440 <e13902#> {i12} @dt=0x55b3a9af4360@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: BEGIN 0x55b3a9aff900 <e5544> {i38} [UNNAMED]
    1:2:2:1:2:1: ASSIGN 0x55b3a9afffb0 <e13994#> {i39} @dt=0x55b3a9af9aa0@(nw2)
    1:2:2:1:2:1:1: CONST 0x55b3a9affcc0 <e5553> {i39} @dt=0x55b3a9afc270@(G/w2)  2'h2
    1:2:2:1:2:1:2: VARREF 0x55b3a9bae150 <e13993#> {i39} @dt=0x55b3a9af9aa0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x55b3a9af9f80 <e13939#> {i22} @dt=0x55b3a9af9aa0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3: IF 0x55b3a9b02350 <e5603> {i40}
    1:2:2:1:3:1: LOGAND 0x55b3a9b00fe0 <e5604> {i40} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:3:1:1: LOGAND 0x55b3a9b00d30 <e5578> {i40} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:3:1:1:1: NEQ 0x55b3a9b00710 <e5573> {i40} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:3:1:1:1:1: EXTEND 0x55b3a9bee4a0 <e14009#> {i40} @dt=0x55b3a9be8fa0@(G/wu32/5)
    1:2:2:1:3:1:1:1:1:1: VARREF 0x55b3a9bae270 <e14007#> {i40} @dt=0x55b3a9af0480@(nw5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e13869#> {i6} @dt=0x55b3a9af0480@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:1:2: CONST 0x55b3a9b00420 <e5564> {i40} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:2:1:3:1:1:2: EQ 0x55b3a9b00c30 <e5574> {i40} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:3:1:1:2:1: VARREF 0x55b3a9bae390 <e14010#> {i40} @dt=0x55b3a9af0480@(nw5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e13869#> {i6} @dt=0x55b3a9af0480@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:3:1:1:2:2: VARREF 0x55b3a9bae4b0 <e14011#> {i40} @dt=0x55b3a9af51c0@(nw5)  write_register_writeback [RV] <- VAR 0x55b3a9af56a0 <e13905#> {i13} @dt=0x55b3a9af51c0@(nw5)  write_register_writeback INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9bae5d0 <e14016#> {i40} @dt=0x55b3a9af5bc0@(nw1)  register_write_writeback [RV] <- VAR 0x55b3a9af5ca0 <e13913#> {i14} @dt=0x55b3a9af5bc0@(nw1)  register_write_writeback INPUT PORT
    1:2:2:1:3:2: BEGIN 0x55b3a9b011d0 <e5581> {i40} [UNNAMED]
    1:2:2:1:3:2:1: ASSIGN 0x55b3a9b01880 <e13996#> {i41} @dt=0x55b3a9af9aa0@(nw2)
    1:2:2:1:3:2:1:1: CONST 0x55b3a9b01590 <e5590> {i41} @dt=0x55b3a9afc270@(G/w2)  2'h1
    1:2:2:1:3:2:1:2: VARREF 0x55b3a9bae6f0 <e13995#> {i41} @dt=0x55b3a9af9aa0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x55b3a9af9f80 <e13939#> {i22} @dt=0x55b3a9af9aa0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1:3:3: BEGIN 0x55b3a9b01b20 <e5592> {i42} [UNNAMED]
    1:2:2:1:3:3:1: ASSIGN 0x55b3a9b021d0 <e13998#> {i43} @dt=0x55b3a9af9aa0@(nw2)
    1:2:2:1:3:3:1:1: CONST 0x55b3a9b01ee0 <e5601> {i43} @dt=0x55b3a9afc270@(G/w2)  2'h0
    1:2:2:1:3:3:1:2: VARREF 0x55b3a9bae810 <e13997#> {i43} @dt=0x55b3a9af9aa0@(nw2)  forward_register_file_output_2_execute [LV] => VAR 0x55b3a9af9f80 <e13939#> {i22} @dt=0x55b3a9af9aa0@(nw2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b3a9b03320 <e14036#> {i48} @dt=0x55b3a9afa3a0@(nw1)
    1:2:2:1:1: LOGAND 0x55b3a9b03260 <e5631> {i48} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: LOGOR 0x55b3a9b02f10 <e5627> {i48} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1: EQ 0x55b3a9b029b0 <e5622> {i48} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x55b3a9bae930 <e14037#> {i48} @dt=0x55b3a9aecea0@(nw5)  Rs_decode [RV] <- VAR 0x55b3a9aed320 <e13845#> {i3} @dt=0x55b3a9aecea0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x55b3a9baea50 <e14038#> {i48} @dt=0x55b3a9af0480@(nw5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e13869#> {i6} @dt=0x55b3a9af0480@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:1:2: EQ 0x55b3a9b02e10 <e5623> {i48} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55b3a9baeb70 <e14043#> {i48} @dt=0x55b3a9aee000@(nw5)  Rt_decode [RV] <- VAR 0x55b3a9aee4e0 <e13853#> {i4} @dt=0x55b3a9aee000@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55b3a9baec90 <e14044#> {i48} @dt=0x55b3a9af0480@(nw5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e13869#> {i6} @dt=0x55b3a9af0480@(nw5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b3a9baedb0 <e14049#> {i48} @dt=0x55b3a9af2080@(nw1)  memory_to_register_execute [RV] <- VAR 0x55b3a9af2160 <e13885#> {i8} @dt=0x55b3a9af2080@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9baeed0 <e14035#> {i48} @dt=0x55b3a9afa3a0@(nw1)  lwstall [LV] => VAR 0x55b3a9afa480 <e13947#> {i25} @dt=0x55b3a9afa3a0@(nw1)  lwstall VAR
    1:2:2:1: ASSIGN 0x55b3a9b04670 <e14051#> {i53} @dt=0x55b3a9af6c80@(nw1)
    1:2:2:1:1: LOGAND 0x55b3a9b045b0 <e5662> {i53} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55b3a9b04320 <e5658> {i53} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55b3a9b03c10 <e5653> {i53} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55b3a9beeb60 <e14062#> {i53} @dt=0x55b3a9be8fa0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55b3a9baeff0 <e14060#> {i53} @dt=0x55b3a9aecea0@(nw5)  Rs_decode [RV] <- VAR 0x55b3a9aed320 <e13845#> {i3} @dt=0x55b3a9aecea0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55b3a9b03920 <e5644> {i53} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55b3a9b04220 <e5654> {i53} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55b3a9baf110 <e14063#> {i53} @dt=0x55b3a9aecea0@(nw5)  Rs_decode [RV] <- VAR 0x55b3a9aed320 <e13845#> {i3} @dt=0x55b3a9aecea0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55b3a9baf230 <e14064#> {i53} @dt=0x55b3a9af3480@(nw5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e13891#> {i10} @dt=0x55b3a9af3480@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b3a9baf350 <e14069#> {i53} @dt=0x55b3a9af4360@(nw1)  register_write_memory [RV] <- VAR 0x55b3a9af4440 <e13902#> {i12} @dt=0x55b3a9af4360@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9baf470 <e14050#> {i53} @dt=0x55b3a9af6c80@(nw1)  forward_register_file_output_1_decode [LV] => VAR 0x55b3a9af6d60 <e13922#> {i18} @dt=0x55b3a9af6c80@(nw1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b3a9b057e0 <e14071#> {i54} @dt=0x55b3a9af7290@(nw1)
    1:2:2:1:1: LOGAND 0x55b3a9b05720 <e5693> {i54} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55b3a9b05490 <e5689> {i54} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1: NEQ 0x55b3a9b04ec0 <e5684> {i54} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1:1: EXTEND 0x55b3a9beede0 <e14082#> {i54} @dt=0x55b3a9be8fa0@(G/wu32/5)
    1:2:2:1:1:1:1:1:1: VARREF 0x55b3a9baf590 <e14080#> {i54} @dt=0x55b3a9aee000@(nw5)  Rt_decode [RV] <- VAR 0x55b3a9aee4e0 <e13853#> {i4} @dt=0x55b3a9aee000@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:1:2: CONST 0x55b3a9b04bd0 <e5675> {i54} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:2:1:1:1:2: EQ 0x55b3a9b05390 <e5685> {i54} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:2:1: VARREF 0x55b3a9baf6b0 <e14083#> {i54} @dt=0x55b3a9aee000@(nw5)  Rt_decode [RV] <- VAR 0x55b3a9aee4e0 <e13853#> {i4} @dt=0x55b3a9aee000@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:1:2:2: VARREF 0x55b3a9baf7d0 <e14084#> {i54} @dt=0x55b3a9af3480@(nw5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e13891#> {i10} @dt=0x55b3a9af3480@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2: VARREF 0x55b3a9baf8f0 <e14089#> {i54} @dt=0x55b3a9af4360@(nw1)  register_write_memory [RV] <- VAR 0x55b3a9af4440 <e13902#> {i12} @dt=0x55b3a9af4360@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9bafa10 <e14070#> {i54} @dt=0x55b3a9af7290@(nw1)  forward_register_file_output_2_decode [LV] => VAR 0x55b3a9af7370 <e13925#> {i19} @dt=0x55b3a9af7290@(nw1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b3a9b077e0 <e14091#> {i56} @dt=0x55b3a9afa7d0@(nw1)
    1:2:2:1:1: LOGOR 0x55b3a9b07720 <e5754> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: LOGAND 0x55b3a9b067e0 <e5750> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1: LOGAND 0x55b3a9b05dd0 <e5720> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:1:1: VARREF 0x55b3a9bafb30 <e14092#> {i56} @dt=0x55b3a9aec3c0@(nw1)  branch_decode [RV] <- VAR 0x55b3a9aec4a0 <e13842#> {i2} @dt=0x55b3a9aec3c0@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:1:1:2: VARREF 0x55b3a9bafc50 <e14093#> {i56} @dt=0x55b3a9af25e0@(nw1)  register_write_execute [RV] <- VAR 0x55b3a9af26c0 <e13888#> {i9} @dt=0x55b3a9af25e0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:1:1:2: LOGOR 0x55b3a9b066e0 <e5721> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:2:1: EQ 0x55b3a9b06200 <e5716> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:2:1:1: VARREF 0x55b3a9bafd70 <e14094#> {i56} @dt=0x55b3a9af1700@(nw5)  write_register_execute [RV] <- VAR 0x55b3a9af1c00 <e13877#> {i7} @dt=0x55b3a9af1700@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:1:2: VARREF 0x55b3a9bafe90 <e14095#> {i56} @dt=0x55b3a9aecea0@(nw5)  Rs_decode [RV] <- VAR 0x55b3a9aed320 <e13845#> {i3} @dt=0x55b3a9aecea0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2:2: EQ 0x55b3a9b06620 <e5717> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1:2:2:1: VARREF 0x55b3a9baffb0 <e14100#> {i56} @dt=0x55b3a9af1700@(nw5)  write_register_execute [RV] <- VAR 0x55b3a9af1c00 <e13877#> {i7} @dt=0x55b3a9af1700@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:1:1:2:2:2: VARREF 0x55b3a9bb00d0 <e14101#> {i56} @dt=0x55b3a9aee000@(nw5)  Rt_decode [RV] <- VAR 0x55b3a9aee4e0 <e13853#> {i4} @dt=0x55b3a9aee000@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: LOGAND 0x55b3a9b07660 <e5751> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:2:1: LOGAND 0x55b3a9b06c80 <e5746> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:2:1:1: VARREF 0x55b3a9bb01f0 <e14106#> {i56} @dt=0x55b3a9aec3c0@(nw1)  branch_decode [RV] <- VAR 0x55b3a9aec4a0 <e13842#> {i2} @dt=0x55b3a9aec3c0@(nw1)  branch_decode INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x55b3a9bb0310 <e14107#> {i56} @dt=0x55b3a9af3e00@(nw1)  memory_to_register_memory [RV] <- VAR 0x55b3a9af3ee0 <e13899#> {i11} @dt=0x55b3a9af3e00@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:1:2:2: LOGOR 0x55b3a9b07560 <e5747> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:2:2:1: EQ 0x55b3a9b07080 <e5742> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:2:2:1:1: VARREF 0x55b3a9bb0430 <e14108#> {i56} @dt=0x55b3a9af3480@(nw5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e13891#> {i10} @dt=0x55b3a9af3480@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:1:2: VARREF 0x55b3a9bb0550 <e14109#> {i56} @dt=0x55b3a9aecea0@(nw5)  Rs_decode [RV] <- VAR 0x55b3a9aed320 <e13845#> {i3} @dt=0x55b3a9aecea0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2:2: EQ 0x55b3a9b074a0 <e5743> {i56} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:2:2:2:1: VARREF 0x55b3a9bb0670 <e14114#> {i56} @dt=0x55b3a9af3480@(nw5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e13891#> {i10} @dt=0x55b3a9af3480@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:1:2:2:2:2: VARREF 0x55b3a9bb0790 <e14115#> {i56} @dt=0x55b3a9aee000@(nw5)  Rt_decode [RV] <- VAR 0x55b3a9aee4e0 <e13853#> {i4} @dt=0x55b3a9aee000@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9bb08b0 <e14090#> {i56} @dt=0x55b3a9afa7d0@(nw1)  branchstall [LV] => VAR 0x55b3a9afa8b0 <e13950#> {i26} @dt=0x55b3a9afa7d0@(nw1)  branchstall VAR
    1:2:2:1: ASSIGN 0x55b3a9b07e50 <e14121#> {i59} @dt=0x55b3a9af6150@(nw1)
    1:2:2:1:1: LOGOR 0x55b3a9b07d90 <e5765> {i59} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55b3a9bb09d0 <e14122#> {i59} @dt=0x55b3a9afa7d0@(nw1)  branchstall [RV] <- VAR 0x55b3a9afa8b0 <e13950#> {i26} @dt=0x55b3a9afa7d0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x55b3a9bb0af0 <e14123#> {i59} @dt=0x55b3a9afa3a0@(nw1)  lwstall [RV] <- VAR 0x55b3a9afa480 <e13947#> {i25} @dt=0x55b3a9afa3a0@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x55b3a9bb0c10 <e14120#> {i59} @dt=0x55b3a9af6150@(nw1)  stall_fetch [LV] => VAR 0x55b3a9af6230 <e13916#> {i16} @dt=0x55b3a9af6150@(nw1)  stall_fetch OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b3a9b08480 <e14125#> {i60} @dt=0x55b3a9af66a0@(nw1)
    1:2:2:1:1: LOGOR 0x55b3a9b083c0 <e5776> {i60} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55b3a9bb0d30 <e14126#> {i60} @dt=0x55b3a9afa7d0@(nw1)  branchstall [RV] <- VAR 0x55b3a9afa8b0 <e13950#> {i26} @dt=0x55b3a9afa7d0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x55b3a9bb0e50 <e14127#> {i60} @dt=0x55b3a9afa3a0@(nw1)  lwstall [RV] <- VAR 0x55b3a9afa480 <e13947#> {i25} @dt=0x55b3a9afa3a0@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x55b3a9bb0f70 <e14124#> {i60} @dt=0x55b3a9af66a0@(nw1)  stall_decode [LV] => VAR 0x55b3a9af6780 <e13919#> {i17} @dt=0x55b3a9af66a0@(nw1)  stall_decode OUTPUT PORT
    1:2:2:1: ASSIGN 0x55b3a9b08af0 <e14129#> {i61} @dt=0x55b3a9af7880@(nw1)
    1:2:2:1:1: LOGOR 0x55b3a9b08a30 <e5787> {i61} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55b3a9bb1090 <e14130#> {i61} @dt=0x55b3a9afa7d0@(nw1)  branchstall [RV] <- VAR 0x55b3a9afa8b0 <e13950#> {i26} @dt=0x55b3a9afa7d0@(nw1)  branchstall VAR
    1:2:2:1:1:2: VARREF 0x55b3a9bb11b0 <e14131#> {i61} @dt=0x55b3a9afa3a0@(nw1)  lwstall [RV] <- VAR 0x55b3a9afa480 <e13947#> {i25} @dt=0x55b3a9afa3a0@(nw1)  lwstall VAR
    1:2:2:1:2: VARREF 0x55b3a9bb12d0 <e14128#> {i61} @dt=0x55b3a9af7880@(nw1)  flush_execute_register [LV] => VAR 0x55b3a9af7960 <e13928#> {i20} @dt=0x55b3a9af7880@(nw1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x55b3a9b09b00 <e8784> {j1}  Left_Shift  L3
    1:2: VAR 0x55b3a9b0a2b0 <e12209> {j3} @dt=0x55b3a9b0a090@(G/swu32/2)  shift_distance GPARAM
    1:2:3: CONST 0x55b3a9b09f00 <e5806> {j3} @dt=0x55b3a9b0a090@(G/swu32/2)  ?32?sh2
    1:2: VAR 0x55b3a9b0b510 <e13815#> {j6} @dt=0x55b3a9b0b030@(nw32)  shift_input INPUT PORT
    1:2: VAR 0x55b3a9b0c750 <e13823#> {j7} @dt=0x55b3a9b0c270@(nw32)  shift_output OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9b0ce50 <e13830#> {j10} @dt=0x55b3a9b0c270@(nw32)
    1:2:1: SHIFTL 0x55b3a9b0cd90 <e13839#> {j10} @dt=0x55b3a9b0c270@(nw32)
    1:2:1:1: VARREF 0x55b3a9bacd10 <e13831#> {j10} @dt=0x55b3a9b0b030@(nw32)  shift_input [RV] <- VAR 0x55b3a9b0b510 <e13815#> {j6} @dt=0x55b3a9b0b030@(nw32)  shift_input INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bace30 <e13832#> {j10} @dt=0x55b3a9b0a090@(G/swu32/2)  shift_distance [RV] <- VAR 0x55b3a9b0a2b0 <e12209> {j3} @dt=0x55b3a9b0a090@(G/swu32/2)  shift_distance GPARAM
    1:2:2: VARREF 0x55b3a9bacf50 <e13829#> {j10} @dt=0x55b3a9b0c270@(nw32)  shift_output [LV] => VAR 0x55b3a9b0c750 <e13823#> {j7} @dt=0x55b3a9b0c270@(nw32)  shift_output OUTPUT PORT
    1: MODULE 0x55b3a9bcce40 <e12164> {k1}  MUX_2INPUT__B5  L3
    1:2: VAR 0x55b3a9bccf70 <e12217> {k3} @dt=0x55b3a9a0d520@(G/swu32/3)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9bcf4e0 <e12168> {c279} @dt=0x55b3a9a0d520@(G/swu32/3)  ?32?sh5
    1:2: VAR 0x55b3a9bcd360 <e13690#> {k6} @dt=0x55b3a9bcd4e0@(nw1)  control INPUT PORT
    1:2: VAR 0x55b3a9bcd5c0 <e13693#> {k7} @dt=0x55b3a9bcd740@(nw5)  input_0 INPUT PORT
    1:2: VAR 0x55b3a9bcde20 <e13730#> {k8} @dt=0x55b3a9bcdfa0@(nw5)  input_1 INPUT PORT
    1:2: VAR 0x55b3a9bce680 <e13767#> {k10} @dt=0x55b3a9bce800@(nw5)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9bceee0 <e13803#> {k13} @dt=0x55b3a9bce800@(nw5)
    1:2:1: COND 0x55b3a9bcefa0 <e13812#> {k13} @dt=0x55b3a9bce800@(nw5)
    1:2:1:1: VARREF 0x55b3a9bcf060 <e13804#> {k13} @dt=0x55b3a9bcd4e0@(nw1)  control [RV] <- VAR 0x55b3a9bcd360 <e13690#> {k6} @dt=0x55b3a9bcd4e0@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bcf180 <e13805#> {k13} @dt=0x55b3a9bcdfa0@(nw5)  input_1 [RV] <- VAR 0x55b3a9bcde20 <e13730#> {k8} @dt=0x55b3a9bcdfa0@(nw5)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x55b3a9bcf2a0 <e13806#> {k13} @dt=0x55b3a9bcd740@(nw5)  input_0 [RV] <- VAR 0x55b3a9bcd5c0 <e13693#> {k7} @dt=0x55b3a9bcd740@(nw5)  input_0 INPUT PORT
    1:2:2: VARREF 0x55b3a9bcf3c0 <e13802#> {k13} @dt=0x55b3a9bce800@(nw5)  resolved [LV] => VAR 0x55b3a9bce680 <e13767#> {k10} @dt=0x55b3a9bce800@(nw5)  resolved OUTPUT PORT
    1: MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x55b3a9ba0490 <e12201> {k3} @dt=0x55b3a9a4eb70@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9bccc70 <e12151> {c173} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x55b3a9bc8410 <e13565#> {k6} @dt=0x55b3a9bc8590@(nw1)  control INPUT PORT
    1:2: VAR 0x55b3a9bc8670 <e13568#> {k7} @dt=0x55b3a9bc87f0@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x55b3a9bc8ca0 <e13605#> {k8} @dt=0x55b3a9bc8e20@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x55b3a9bcbe10 <e13642#> {k10} @dt=0x55b3a9bcbf90@(nw32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9bcc670 <e13678#> {k13} @dt=0x55b3a9bcbf90@(nw32)
    1:2:1: COND 0x55b3a9bcc730 <e13687#> {k13} @dt=0x55b3a9bcbf90@(nw32)
    1:2:1:1: VARREF 0x55b3a9bcc7f0 <e13679#> {k13} @dt=0x55b3a9bc8590@(nw1)  control [RV] <- VAR 0x55b3a9bc8410 <e13565#> {k6} @dt=0x55b3a9bc8590@(nw1)  control INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bcc910 <e13680#> {k13} @dt=0x55b3a9bc8e20@(nw32)  input_1 [RV] <- VAR 0x55b3a9bc8ca0 <e13605#> {k8} @dt=0x55b3a9bc8e20@(nw32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x55b3a9bcca30 <e13681#> {k13} @dt=0x55b3a9bc87f0@(nw32)  input_0 [RV] <- VAR 0x55b3a9bc8670 <e13568#> {k7} @dt=0x55b3a9bc87f0@(nw32)  input_0 INPUT PORT
    1:2:2: VARREF 0x55b3a9bccb50 <e13677#> {k13} @dt=0x55b3a9bcbf90@(nw32)  resolved [LV] => VAR 0x55b3a9bcbe10 <e13642#> {k10} @dt=0x55b3a9bcbf90@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x55b3a9bcf690 <e12173> {l1}  MUX_4INPUT__B20  L3
    1:2: VAR 0x55b3a9bcf7c0 <e12225> {l3} @dt=0x55b3a9a4eb70@(G/swu32/6)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9bd9680 <e12177> {c286} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2: VAR 0x55b3a9bcfbd0 <e13355#> {l6} @dt=0x55b3a9bcfd50@(nw2)  control INPUT PORT
    1:2: VAR 0x55b3a9bd0250 <e13363#> {l7} @dt=0x55b3a9bd03d0@(nw32)  input_0 INPUT PORT
    1:2: VAR 0x55b3a9bd6350 <e13400#> {l8} @dt=0x55b3a9a8c990@(nw32)  input_1 INPUT PORT
    1:2: VAR 0x55b3a9bd68d0 <e13437#> {l9} @dt=0x55b3a9bd6a50@(nw32)  input_2 INPUT PORT
    1:2: VAR 0x55b3a9bd6f30 <e13474#> {l10} @dt=0x55b3a9bd70b0@(nw32)  input_3 INPUT PORT
    1:2: VAR 0x55b3a9bd7710 <e13511#> {l12} @dt=0x55b3a9bd7890@(nw32)  resolved OUTPUT PORT
    1:2: ALWAYS 0x55b3a9bd7ef0 <e6276> {l15} [always_comb]
    1:2:2: BEGIN 0x55b3a9bd7fb0 <e6219> {l15} [UNNAMED]
    1:2:2:1: CASE 0x55b3a9b090d0 <e6221> {l16}
    1:2:2:1:1: VARREF 0x55b3a9bd80a0 <e13546#> {l16} @dt=0x55b3a9bcfd50@(nw2)  control [RV] <- VAR 0x55b3a9bcfbd0 <e13355#> {l6} @dt=0x55b3a9bcfd50@(nw2)  control INPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9bd81c0 <e6234> {l17}
    1:2:2:1:2:1: CONST 0x55b3a9bd8280 <e6228> {l17} @dt=0x55b3a9afc270@(G/w2)  2'h0
    1:2:2:1:2:2: ASSIGN 0x55b3a9bd83f0 <e13548#> {l17} @dt=0x55b3a9bd7890@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bd84b0 <e13549#> {l17} @dt=0x55b3a9bd03d0@(nw32)  input_0 [RV] <- VAR 0x55b3a9bd0250 <e13363#> {l7} @dt=0x55b3a9bd03d0@(nw32)  input_0 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bd85d0 <e13547#> {l17} @dt=0x55b3a9bd7890@(nw32)  resolved [LV] => VAR 0x55b3a9bd7710 <e13511#> {l12} @dt=0x55b3a9bd7890@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9bd86f0 <e6247> {l18}
    1:2:2:1:2:1: CONST 0x55b3a9bd87b0 <e6240> {l18} @dt=0x55b3a9afc270@(G/w2)  2'h1
    1:2:2:1:2:2: ASSIGN 0x55b3a9bd8920 <e13551#> {l18} @dt=0x55b3a9bd7890@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bd89e0 <e13552#> {l18} @dt=0x55b3a9a8c990@(nw32)  input_1 [RV] <- VAR 0x55b3a9bd6350 <e13400#> {l8} @dt=0x55b3a9a8c990@(nw32)  input_1 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bd8b00 <e13550#> {l18} @dt=0x55b3a9bd7890@(nw32)  resolved [LV] => VAR 0x55b3a9bd7710 <e13511#> {l12} @dt=0x55b3a9bd7890@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9bd8c20 <e6260> {l19}
    1:2:2:1:2:1: CONST 0x55b3a9bd8ce0 <e6253> {l19} @dt=0x55b3a9afc270@(G/w2)  2'h2
    1:2:2:1:2:2: ASSIGN 0x55b3a9bd8e50 <e13554#> {l19} @dt=0x55b3a9bd7890@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bd8f10 <e13555#> {l19} @dt=0x55b3a9bd6a50@(nw32)  input_2 [RV] <- VAR 0x55b3a9bd68d0 <e13437#> {l9} @dt=0x55b3a9bd6a50@(nw32)  input_2 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bd9030 <e13553#> {l19} @dt=0x55b3a9bd7890@(nw32)  resolved [LV] => VAR 0x55b3a9bd7710 <e13511#> {l12} @dt=0x55b3a9bd7890@(nw32)  resolved OUTPUT PORT
    1:2:2:1:2: CASEITEM 0x55b3a9bd9150 <e6273> {l20}
    1:2:2:1:2:1: CONST 0x55b3a9bd9210 <e6266> {l20} @dt=0x55b3a9afc270@(G/w2)  2'h3
    1:2:2:1:2:2: ASSIGN 0x55b3a9bd9380 <e13557#> {l20} @dt=0x55b3a9bd7890@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9bd9440 <e13558#> {l20} @dt=0x55b3a9bd70b0@(nw32)  input_3 [RV] <- VAR 0x55b3a9bd6f30 <e13474#> {l10} @dt=0x55b3a9bd70b0@(nw32)  input_3 INPUT PORT
    1:2:2:1:2:2:2: VARREF 0x55b3a9bd9560 <e13556#> {l20} @dt=0x55b3a9bd7890@(nw32)  resolved [LV] => VAR 0x55b3a9bd7710 <e13511#> {l12} @dt=0x55b3a9bd7890@(nw32)  resolved OUTPUT PORT
    1: MODULE 0x55b3a9b22a90 <e8787> {m1}  Program_Counter  L3
    1:2: VAR 0x55b3a9b22f00 <e13328#> {m2} @dt=0x55b3a9b22e20@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b240a0 <e13331#> {m3} @dt=0x55b3a9b23ba0@(nw32)  address_input INPUT PORT
    1:2: VAR 0x55b3a9b245c0 <e13339#> {m4} @dt=0x55b3a9b244e0@(nw1)  enable INPUT PORT
    1:2: VAR 0x55b3a9b25840 <e13342#> {m5} @dt=0x55b3a9b25340@(nw32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x55b3a9b269f0 <e6370> {m9} [always_ff]
    1:2:1: SENTREE 0x55b3a9b25d60 <e6355> {m9}
    1:2:1:1: SENITEM 0x55b3a9b25ca0 <e6353> {m9} [POS]
    1:2:1:1:1: VARREF 0x55b3a9baa8e0 <e13348#> {m9} @dt=0x55b3a9b22e20@(nw1)  clk [RV] <- VAR 0x55b3a9b22f00 <e13328#> {m2} @dt=0x55b3a9b22e20@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x55b3a9b25ea0 <e6356> {m9} [UNNAMED]
    1:2:2:1: IF 0x55b3a9b092c0 <e6367> {m10}
    1:2:2:1:1: LOGNOT 0x55b3a9b26260 <e6368> {m10} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55b3a9baaa00 <e13352#> {m10} @dt=0x55b3a9b244e0@(nw1)  enable [RV] <- VAR 0x55b3a9b245c0 <e13339#> {m4} @dt=0x55b3a9b244e0@(nw1)  enable INPUT PORT
    1:2:2:1:2: BEGIN 0x55b3a9b263a0 <e6361> {m10} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b26800 <e13350#> {m11} @dt=0x55b3a9b25340@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55b3a9baab20 <e13351#> {m11} @dt=0x55b3a9b23ba0@(nw32)  address_input [RV] <- VAR 0x55b3a9b240a0 <e13331#> {m3} @dt=0x55b3a9b23ba0@(nw32)  address_input INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b3a9baac40 <e13349#> {m11} @dt=0x55b3a9b25340@(nw32)  address_output [LV] => VAR 0x55b3a9b25840 <e13342#> {m5} @dt=0x55b3a9b25340@(nw32)  address_output OUTPUT PORT
    1: MODULE 0x55b3a9b29e90 <e8788> {n2}  Register_File  L3
    1:2: VAR 0x55b3a9b2a3c0 <e13055#> {n3} @dt=0x55b3a9b2a2e0@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b2a8e0 <e13058#> {n4} @dt=0x55b3a9b2a800@(nw1)  pipelined INPUT PORT
    1:2: VAR 0x55b3a9b2ae00 <e13061#> {n5} @dt=0x55b3a9b2ad20@(nw1)  HI_LO_output INPUT PORT
    1:2: VAR 0x55b3a9b2b320 <e13064#> {n6} @dt=0x55b3a9b2b240@(nw1)  write_enable INPUT PORT
    1:2: VAR 0x55b3a9b2b6e0 <e13067#> {n6} @dt=0x55b3a9b2b600@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2: VAR 0x55b3a9b2c880 <e13070#> {n7} @dt=0x55b3a9b2c380@(nw5)  read_address_1 INPUT PORT
    1:2: VAR 0x55b3a9b2d060 <e13078#> {n7} @dt=0x55b3a9b2cb60@(nw5)  read_address_2 INPUT PORT
    1:2: VAR 0x55b3a9b2d840 <e13086#> {n7} @dt=0x55b3a9b2d340@(nw5)  write_address INPUT PORT
    1:2: VAR 0x55b3a9b2ea80 <e13094#> {n8} @dt=0x55b3a9b2e580@(nw32)  write_data INPUT PORT
    1:2: VAR 0x55b3a9b2f260 <e13102#> {n8} @dt=0x55b3a9b2ed60@(nw32)  HI_write_data INPUT PORT
    1:2: VAR 0x55b3a9b2fa40 <e13110#> {n8} @dt=0x55b3a9b2f540@(nw32)  LO_write_data INPUT PORT
    1:2: VAR 0x55b3a9b30cb0 <e13118#> {n9} @dt=0x55b3a9b307b0@(nw32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x55b3a9b314c0 <e13126#> {n9} @dt=0x55b3a9b30fc0@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x55b3a9b33030 <e13134#> {n12} @dt=0x55b3a9b32f50@(nw32)u[31:0]  registers VAR
    1:2: VAR 0x55b3a9b34180 <e13145#> {n13} @dt=0x55b3a9b33c80@(nw32)  HI_reg VAR
    1:2: VAR 0x55b3a9b348b0 <e13153#> {n13} @dt=0x55b3a9b343b0@(nw32)  LO_reg VAR
    1:2: VAR 0x55b3a9b35a20 <e13161#> {n14} @dt=0x55b3a9b35560@(nw32)  read_data_1_pre_mux VAR
    1:2: VAR 0x55b3a9b36bd0 <e13169#> {n15} @dt=0x55b3a9b36710@(nw32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x55b3a9b37f50 <e13176#> {n19} @dt=0x55b3a9b35560@(nw32)
    1:2:1: COND 0x55b3a9b37e90 <e13214#> {n19} @dt=0x55b3a9b35560@(nw32)
    1:2:1:1: NEQ 0x55b3a9b37570 <e6665> {n19} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:1:1:1: EXTEND 0x55b3a9be9080 <e13186#> {n19} @dt=0x55b3a9be8fa0@(G/wu32/5)
    1:2:1:1:1:1: VARREF 0x55b3a9ba8840 <e13184#> {n19} @dt=0x55b3a9b2c380@(nw5)  read_address_1 [RV] <- VAR 0x55b3a9b2c880 <e13070#> {n7} @dt=0x55b3a9b2c380@(nw5)  read_address_1 INPUT PORT
    1:2:1:1:2: CONST 0x55b3a9b372a0 <e6651> {n19} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:1:2: ARRAYSEL 0x55b3a9be9140 <e13197#> {n19} @dt=0x55b3a9b32a50@(nw32)
    1:2:1:2:1: VARREF 0x55b3a9ba8960 <e13193#> {n19} @dt=0x55b3a9b32f50@(nw32)u[31:0]  registers [RV] <- VAR 0x55b3a9b33030 <e13134#> {n12} @dt=0x55b3a9b32f50@(nw32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x55b3a9ba8a80 <e13194#> {n19} @dt=0x55b3a9b2c380@(nw5)  read_address_1 [RV] <- VAR 0x55b3a9b2c880 <e13070#> {n7} @dt=0x55b3a9b2c380@(nw5)  read_address_1 INPUT PORT
    1:2:1:3: CONST 0x55b3a9b37bc0 <e6667> {n19} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x55b3a9ba8ba0 <e13175#> {n19} @dt=0x55b3a9b35560@(nw32)  read_data_1_pre_mux [LV] => VAR 0x55b3a9b35a20 <e13161#> {n14} @dt=0x55b3a9b35560@(nw32)  read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x55b3a9b391d0 <e13216#> {n20} @dt=0x55b3a9b36710@(nw32)
    1:2:1: COND 0x55b3a9b39110 <e13256#> {n20} @dt=0x55b3a9b36710@(nw32)
    1:2:1:1: NEQ 0x55b3a9b387f0 <e6696> {n20} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:1:1:1: EXTEND 0x55b3a9be9580 <e13227#> {n20} @dt=0x55b3a9be8fa0@(G/wu32/5)
    1:2:1:1:1:1: VARREF 0x55b3a9ba8cc0 <e13225#> {n20} @dt=0x55b3a9b2cb60@(nw5)  read_address_2 [RV] <- VAR 0x55b3a9b2d060 <e13078#> {n7} @dt=0x55b3a9b2cb60@(nw5)  read_address_2 INPUT PORT
    1:2:1:1:2: CONST 0x55b3a9b38520 <e6682> {n20} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:1:2: ARRAYSEL 0x55b3a9be9640 <e13238#> {n20} @dt=0x55b3a9b32a50@(nw32)
    1:2:1:2:1: VARREF 0x55b3a9ba8de0 <e13234#> {n20} @dt=0x55b3a9b32f50@(nw32)u[31:0]  registers [RV] <- VAR 0x55b3a9b33030 <e13134#> {n12} @dt=0x55b3a9b32f50@(nw32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x55b3a9ba8f00 <e13235#> {n20} @dt=0x55b3a9b2cb60@(nw5)  read_address_2 [RV] <- VAR 0x55b3a9b2d060 <e13078#> {n7} @dt=0x55b3a9b2cb60@(nw5)  read_address_2 INPUT PORT
    1:2:1:3: CONST 0x55b3a9b38e40 <e6698> {n20} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:2: VARREF 0x55b3a9ba9020 <e13215#> {n20} @dt=0x55b3a9b36710@(nw32)  read_data_2_pre_mux [LV] => VAR 0x55b3a9b36bd0 <e13169#> {n15} @dt=0x55b3a9b36710@(nw32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x55b3a9b39a30 <e13258#> {n21} @dt=0x55b3a9b307b0@(nw32)
    1:2:1: COND 0x55b3a9b39970 <e13267#> {n21} @dt=0x55b3a9b307b0@(nw32)
    1:2:1:1: VARREF 0x55b3a9ba9140 <e13259#> {n21} @dt=0x55b3a9b2ad20@(nw1)  HI_LO_output [RV] <- VAR 0x55b3a9b2ae00 <e13061#> {n5} @dt=0x55b3a9b2ad20@(nw1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x55b3a9ba9260 <e13260#> {n21} @dt=0x55b3a9b343b0@(nw32)  LO_reg [RV] <- VAR 0x55b3a9b348b0 <e13153#> {n13} @dt=0x55b3a9b343b0@(nw32)  LO_reg VAR
    1:2:1:3: VARREF 0x55b3a9ba9380 <e13261#> {n21} @dt=0x55b3a9b35560@(nw32)  read_data_1_pre_mux [RV] <- VAR 0x55b3a9b35a20 <e13161#> {n14} @dt=0x55b3a9b35560@(nw32)  read_data_1_pre_mux VAR
    1:2:2: VARREF 0x55b3a9ba94a0 <e13257#> {n21} @dt=0x55b3a9b307b0@(nw32)  read_data_1 [LV] => VAR 0x55b3a9b30cb0 <e13118#> {n9} @dt=0x55b3a9b307b0@(nw32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9b3a270 <e13269#> {n22} @dt=0x55b3a9b30fc0@(nw32)
    1:2:1: COND 0x55b3a9b3a1b0 <e13278#> {n22} @dt=0x55b3a9b30fc0@(nw32)
    1:2:1:1: VARREF 0x55b3a9ba95c0 <e13270#> {n22} @dt=0x55b3a9b2ad20@(nw1)  HI_LO_output [RV] <- VAR 0x55b3a9b2ae00 <e13061#> {n5} @dt=0x55b3a9b2ad20@(nw1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x55b3a9ba96e0 <e13271#> {n22} @dt=0x55b3a9b33c80@(nw32)  HI_reg [RV] <- VAR 0x55b3a9b34180 <e13145#> {n13} @dt=0x55b3a9b33c80@(nw32)  HI_reg VAR
    1:2:1:3: VARREF 0x55b3a9ba9800 <e13272#> {n22} @dt=0x55b3a9b36710@(nw32)  read_data_2_pre_mux [RV] <- VAR 0x55b3a9b36bd0 <e13169#> {n15} @dt=0x55b3a9b36710@(nw32)  read_data_2_pre_mux VAR
    1:2:2: VARREF 0x55b3a9ba9920 <e13268#> {n22} @dt=0x55b3a9b30fc0@(nw32)  read_data_2 [LV] => VAR 0x55b3a9b314c0 <e13126#> {n9} @dt=0x55b3a9b30fc0@(nw32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x55b3a9b3a660 <e13281#> {n28} @dt=0x55b3a9b3a580@(nw1)  modified_write_clk VAR
    1:2: ASSIGNW 0x55b3a9b3adf0 <e13283#> {n29} @dt=0x55b3a9b3a580@(nw1)
    1:2:1: XOR 0x55b3a9b3ad30 <e13291#> {n29} @dt=0x55b3a9b3a580@(nw1)
    1:2:1:1: VARREF 0x55b3a9ba9a40 <e13284#> {n29} @dt=0x55b3a9b2a2e0@(nw1)  clk [RV] <- VAR 0x55b3a9b2a3c0 <e13055#> {n3} @dt=0x55b3a9b2a2e0@(nw1)  clk INPUT PORT
    1:2:1:2: VARREF 0x55b3a9ba9b60 <e13285#> {n29} @dt=0x55b3a9b2a800@(nw1)  pipelined [RV] <- VAR 0x55b3a9b2a8e0 <e13058#> {n4} @dt=0x55b3a9b2a800@(nw1)  pipelined INPUT PORT
    1:2:2: VARREF 0x55b3a9ba9c80 <e13282#> {n29} @dt=0x55b3a9b3a580@(nw1)  modified_write_clk [LV] => VAR 0x55b3a9b3a660 <e13281#> {n28} @dt=0x55b3a9b3a580@(nw1)  modified_write_clk VAR
    1:2: ALWAYS 0x55b3a9b3cbb0 <e6781> {n30} [always_ff]
    1:2:1: SENTREE 0x55b3a9b3b240 <e6750> {n30}
    1:2:1:1: SENITEM 0x55b3a9b3b180 <e6748> {n30} [POS]
    1:2:1:1:1: VARREF 0x55b3a9ba9da0 <e13292#> {n30} @dt=0x55b3a9b3a580@(nw1)  modified_write_clk [RV] <- VAR 0x55b3a9b3a660 <e13281#> {n28} @dt=0x55b3a9b3a580@(nw1)  modified_write_clk VAR
    1:2:2: BEGIN 0x55b3a9b3b380 <e6751> {n30} [UNNAMED]
    1:2:2:1: IF 0x55b3a9b3bd90 <e6762> {n31}
    1:2:2:1:1: VARREF 0x55b3a9ba9ec0 <e13318#> {n31} @dt=0x55b3a9b2b240@(nw1)  write_enable [RV] <- VAR 0x55b3a9b2b320 <e13064#> {n6} @dt=0x55b3a9b2b240@(nw1)  write_enable INPUT PORT
    1:2:2:1:2: ASSIGNDLY 0x55b3a9b3bc90 <e13316#> {n31} @dt=0x55b3a9b32a50@(nw32)
    1:2:2:1:2:1: VARREF 0x55b3a9ba9fe0 <e13317#> {n31} @dt=0x55b3a9b2e580@(nw32)  write_data [RV] <- VAR 0x55b3a9b2ea80 <e13094#> {n8} @dt=0x55b3a9b2e580@(nw32)  write_data INPUT PORT
    1:2:2:1:2:2: ARRAYSEL 0x55b3a9be9c40 <e13303#> {n31} @dt=0x55b3a9b32a50@(nw32)
    1:2:2:1:2:2:1: VARREF 0x55b3a9baa100 <e13299#> {n31} @dt=0x55b3a9b32f50@(nw32)u[31:0]  registers [LV] => VAR 0x55b3a9b33030 <e13134#> {n12} @dt=0x55b3a9b32f50@(nw32)u[31:0]  registers VAR
    1:2:2:1:2:2:2: VARREF 0x55b3a9baa220 <e13300#> {n31} @dt=0x55b3a9b2d340@(nw5)  write_address [RV] <- VAR 0x55b3a9b2d840 <e13086#> {n7} @dt=0x55b3a9b2d340@(nw5)  write_address INPUT PORT
    1:2:2:1: IF 0x55b3a9b3caa0 <e6779> {n32}
    1:2:2:1:1: VARREF 0x55b3a9baa340 <e13325#> {n32} @dt=0x55b3a9b2b600@(nw1)  hi_lo_register_write_enable [RV] <- VAR 0x55b3a9b2b6e0 <e13067#> {n6} @dt=0x55b3a9b2b600@(nw1)  hi_lo_register_write_enable INPUT PORT
    1:2:2:1:2: BEGIN 0x55b3a9b3c140 <e6765> {n32} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b3c580 <e13320#> {n33} @dt=0x55b3a9b33c80@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55b3a9baa460 <e13321#> {n33} @dt=0x55b3a9b2ed60@(nw32)  HI_write_data [RV] <- VAR 0x55b3a9b2f260 <e13102#> {n8} @dt=0x55b3a9b2ed60@(nw32)  HI_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b3a9baa580 <e13319#> {n33} @dt=0x55b3a9b33c80@(nw32)  HI_reg [LV] => VAR 0x55b3a9b34180 <e13145#> {n13} @dt=0x55b3a9b33c80@(nw32)  HI_reg VAR
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b3c960 <e13323#> {n34} @dt=0x55b3a9b343b0@(nw32)
    1:2:2:1:2:1:1: VARREF 0x55b3a9baa6a0 <e13324#> {n34} @dt=0x55b3a9b2f540@(nw32)  LO_write_data [RV] <- VAR 0x55b3a9b2fa40 <e13110#> {n8} @dt=0x55b3a9b2f540@(nw32)  LO_write_data INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b3a9baa7c0 <e13322#> {n34} @dt=0x55b3a9b343b0@(nw32)  LO_reg [LV] => VAR 0x55b3a9b348b0 <e13153#> {n13} @dt=0x55b3a9b343b0@(nw32)  LO_reg VAR
    1: MODULE 0x55b3a9b3de00 <e8789> {o1}  Sign_Extension  L3
    1:2: VAR 0x55b3a9b3eef0 <e12986#> {o3} @dt=0x55b3a9b3eab0@(nw16)  short_input INPUT PORT
    1:2: VAR 0x55b3a9b40130 <e12994#> {o4} @dt=0x55b3a9b3fc30@(nw32)  extended_output OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9b41820 <e13001#> {o6} @dt=0x55b3a9b3fc30@(nw32)
    1:2:1: REPLICATE 0x55b3a9b413f0 <e13052#> {o6} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:1:1: CONCAT 0x55b3a9b412f0 <e13047#> {o6} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:1:1:1: REPLICATE 0x55b3a9b40fb0 <e13041#> {o6} @dt=0x55b3a9be8d00@(G/w16)
    1:2:1:1:1:1: SEL 0x55b3a9be8820 <e13021#> {o6} @dt=0x55b3a9a4d150@(G/w1) decl[15:0]]
    1:2:1:1:1:1:1: VARREF 0x55b3a9ba84e0 <e13012#> {o6} @dt=0x55b3a9b3eab0@(nw16)  short_input [RV] <- VAR 0x55b3a9b3eef0 <e12986#> {o3} @dt=0x55b3a9b3eab0@(nw16)  short_input INPUT PORT
    1:2:1:1:1:1:2: CONST 0x55b3a9be8ab0 <e13037#> {o6} @dt=0x55b3a9be89d0@(G/sw4)  4'hf
    1:2:1:1:1:1:3: CONST 0x55b3a9be85d0 <e13014#> {o6} @dt=0x55b3a9be8740@(G/wu32/1)  ?32?h1
    1:2:1:1:1:2: CONST 0x55b3a9b40640 <e6861> {o6} @dt=0x55b3a99f3960@(G/swu32/5)  ?32?sh10
    1:2:1:1:2: VARREF 0x55b3a9ba8600 <e13042#> {o6} @dt=0x55b3a9b3eab0@(nw16)  short_input [RV] <- VAR 0x55b3a9b3eef0 <e12986#> {o3} @dt=0x55b3a9b3eab0@(nw16)  short_input INPUT PORT
    1:2:1:2: CONST 0x55b3a9b414b0 <e6879> {o6} @dt=0x55b3a9a4d9c0@(G/w32)  32'h1
    1:2:2: VARREF 0x55b3a9ba8720 <e13000#> {o6} @dt=0x55b3a9b3fc30@(nw32)  extended_output [LV] => VAR 0x55b3a9b40130 <e12994#> {o4} @dt=0x55b3a9b3fc30@(nw32)  extended_output OUTPUT PORT
    1: MODULE 0x55b3a9b47960 <e8790> {p1}  Decode_Execute_Register  L3
    1:2: VAR 0x55b3a9b47dd0 <e12659#> {p3} @dt=0x55b3a9b47cf0@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b481f0 <e12662#> {p4} @dt=0x55b3a9b48110@(nw1)  clear INPUT PORT
    1:2: VAR 0x55b3a9b48610 <e12665#> {p7} @dt=0x55b3a9b48530@(nw1)  register_write_decode INPUT PORT
    1:2: VAR 0x55b3a9b48a70 <e12668#> {p8} @dt=0x55b3a9b48990@(nw1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x55b3a9b48ed0 <e12671#> {p9} @dt=0x55b3a9b48df0@(nw1)  memory_write_decode INPUT PORT
    1:2: VAR 0x55b3a9b49430 <e12674#> {p10} @dt=0x55b3a9b49350@(nw1)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x55b3a9b49990 <e12677#> {p11} @dt=0x55b3a9b498b0@(nw1)  register_destination_decode INPUT PORT
    1:2: VAR 0x55b3a9b4a0d0 <e12680#> {p12} @dt=0x55b3a9b49ff0@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2: VAR 0x55b3a9b4b350 <e12683#> {p13} @dt=0x55b3a9b4ae50@(nw6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x55b3a9b4c5b0 <e12691#> {p14} @dt=0x55b3a9b4c0b0@(nw5)  Rs_decode INPUT PORT
    1:2: VAR 0x55b3a9b4d7f0 <e12699#> {p15} @dt=0x55b3a9b4d2f0@(nw5)  Rt_decode INPUT PORT
    1:2: VAR 0x55b3a9b4ea30 <e12707#> {p16} @dt=0x55b3a9b4e530@(nw5)  Rd_decode INPUT PORT
    1:2: VAR 0x55b3a9b4fc70 <e12715#> {p17} @dt=0x55b3a9b4f770@(nw32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x55b3a9b50230 <e12723#> {p19} @dt=0x55b3a9b50150@(nw1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b50790 <e12726#> {p20} @dt=0x55b3a9b506b0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b50d50 <e12729#> {p21} @dt=0x55b3a9b50c70@(nw1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b51320 <e12732#> {p22} @dt=0x55b3a9b51240@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b51940 <e12735#> {p23} @dt=0x55b3a9b51860@(nw1)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b51f50 <e12738#> {p24} @dt=0x55b3a9b51e70@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b53230 <e12741#> {p25} @dt=0x55b3a9b52d30@(nw6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b54490 <e12749#> {p26} @dt=0x55b3a9b53f90@(nw5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b55700 <e12757#> {p27} @dt=0x55b3a9b55200@(nw5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b56970 <e12765#> {p28} @dt=0x55b3a9b56470@(nw5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b57c70 <e12773#> {p29} @dt=0x55b3a9b57770@(nw32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b58fa0 <e12781#> {p32} @dt=0x55b3a9b58aa0@(nw32)  read_data_one_decode INPUT PORT
    1:2: VAR 0x55b3a9b5a290 <e12789#> {p33} @dt=0x55b3a9b59d90@(nw32)  read_data_two_decode INPUT PORT
    1:2: VAR 0x55b3a9b5b5c0 <e12797#> {p35} @dt=0x55b3a9b5b0c0@(nw32)  read_data_one_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b5c8f0 <e12805#> {p36} @dt=0x55b3a9b5c3f0@(nw32)  read_data_two_execute OUTPUT PORT
    1:2: ALWAYS 0x55b3a9b69300 <e7735> {p40} [always_ff]
    1:2:1: SENTREE 0x55b3a9b5ce50 <e7411> {p40}
    1:2:1:1: SENITEM 0x55b3a9b5cd90 <e7409> {p40} [POS]
    1:2:1:1:1: VARREF 0x55b3a9ba56c0 <e12811#> {p40} @dt=0x55b3a9b47cf0@(nw1)  clk [RV] <- VAR 0x55b3a9b47dd0 <e12659#> {p3} @dt=0x55b3a9b47cf0@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x55b3a9b5cf90 <e7412> {p40} [UNNAMED]
    1:2:2:1: IF 0x55b3a9b691b0 <e7732> {p41}
    1:2:2:1:1: VARREF 0x55b3a9ba57e0 <e12983#> {p41} @dt=0x55b3a9b48110@(nw1)  clear [RV] <- VAR 0x55b3a9b481f0 <e12662#> {p4} @dt=0x55b3a9b48110@(nw1)  clear INPUT PORT
    1:2:2:1:2: BEGIN 0x55b3a9b5d410 <e7414> {p41} [UNNAMED]
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b5daa0 <e12813#> {p42} @dt=0x55b3a9b50150@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b3a9be3b60 <e12826#> {p42} @dt=0x55b3a9b50150@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba5900 <e12812#> {p42} @dt=0x55b3a9b50150@(nw1)  register_write_execute [LV] => VAR 0x55b3a9b50230 <e12723#> {p19} @dt=0x55b3a9b50150@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b5e180 <e12828#> {p43} @dt=0x55b3a9b506b0@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b3a9be3ef0 <e12841#> {p43} @dt=0x55b3a9b506b0@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba5a20 <e12827#> {p43} @dt=0x55b3a9b506b0@(nw1)  memory_to_register_execute [LV] => VAR 0x55b3a9b50790 <e12726#> {p20} @dt=0x55b3a9b506b0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b5e7e0 <e12843#> {p44} @dt=0x55b3a9b50c70@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b3a9be4280 <e12856#> {p44} @dt=0x55b3a9b50c70@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba5b40 <e12842#> {p44} @dt=0x55b3a9b50c70@(nw1)  memory_write_execute [LV] => VAR 0x55b3a9b50d50 <e12729#> {p21} @dt=0x55b3a9b50c70@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b5ee70 <e12858#> {p45} @dt=0x55b3a9b51240@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b3a9be45d0 <e12871#> {p45} @dt=0x55b3a9b51240@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba5c60 <e12857#> {p45} @dt=0x55b3a9b51240@(nw1)  ALU_src_B_execute [LV] => VAR 0x55b3a9b51320 <e12732#> {p22} @dt=0x55b3a9b51240@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b5f550 <e12873#> {p46} @dt=0x55b3a9b51860@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b3a9be7a30 <e12886#> {p46} @dt=0x55b3a9b51860@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba5d80 <e12872#> {p46} @dt=0x55b3a9b51860@(nw1)  register_destination_execute [LV] => VAR 0x55b3a9b51940 <e12735#> {p23} @dt=0x55b3a9b51860@(nw1)  register_destination_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b5fc00 <e12888#> {p47} @dt=0x55b3a9b51e70@(nw1)
    1:2:2:1:2:1:1: CONST 0x55b3a9be7d60 <e12901#> {p47} @dt=0x55b3a9b51e70@(nw1)  1'h0
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba5ea0 <e12887#> {p47} @dt=0x55b3a9b51e70@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x55b3a9b51f50 <e12738#> {p24} @dt=0x55b3a9b51e70@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b608c0 <e12903#> {p48} @dt=0x55b3a9b52d30@(nw6)
    1:2:2:1:2:1:1: REPLICATE 0x55b3a9b606e0 <e7502> {p48} @dt=0x55b3a9a9e980@(G/w6)
    1:2:2:1:2:1:1:1: CONST 0x55b3a9b603d0 <e7494> {p48} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b3a9b5ffd0 <e7495> {p48} @dt=0x55b3a9a0d520@(G/swu32/3)  ?32?sh6
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba5fc0 <e12902#> {p48} @dt=0x55b3a9b52d30@(nw6)  ALU_function_execute [LV] => VAR 0x55b3a9b53230 <e12741#> {p25} @dt=0x55b3a9b52d30@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b61540 <e12909#> {p49} @dt=0x55b3a9b55200@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x55b3a9b61360 <e7526> {p49} @dt=0x55b3a9b61420@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x55b3a9b61050 <e7519> {p49} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b3a9b60c50 <e7520> {p49} @dt=0x55b3a9a0d520@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba60e0 <e12908#> {p49} @dt=0x55b3a9b55200@(nw5)  Rt_execute [LV] => VAR 0x55b3a9b55700 <e12757#> {p27} @dt=0x55b3a9b55200@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b621f0 <e12915#> {p50} @dt=0x55b3a9b56470@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x55b3a9b62010 <e7551> {p50} @dt=0x55b3a9b61420@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x55b3a9b61d00 <e7543> {p50} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b3a9b61900 <e7544> {p50} @dt=0x55b3a9a0d520@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba6200 <e12914#> {p50} @dt=0x55b3a9b56470@(nw5)  Rd_execute [LV] => VAR 0x55b3a9b56970 <e12765#> {p28} @dt=0x55b3a9b56470@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b62ea0 <e12921#> {p51} @dt=0x55b3a9b53f90@(nw5)
    1:2:2:1:2:1:1: REPLICATE 0x55b3a9b62cc0 <e7576> {p51} @dt=0x55b3a9b61420@(G/w5)
    1:2:2:1:2:1:1:1: CONST 0x55b3a9b629b0 <e7568> {p51} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b3a9b625b0 <e7569> {p51} @dt=0x55b3a9a0d520@(G/swu32/3)  ?32?sh5
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba6320 <e12920#> {p51} @dt=0x55b3a9b53f90@(nw5)  Rs_execute [LV] => VAR 0x55b3a9b54490 <e12749#> {p26} @dt=0x55b3a9b53f90@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b63bc0 <e12927#> {p52} @dt=0x55b3a9b57770@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55b3a9b639e0 <e7601> {p52} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55b3a9b636d0 <e7593> {p52} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b3a9b632d0 <e7594> {p52} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba6440 <e12926#> {p52} @dt=0x55b3a9b57770@(nw32)  sign_imm_execute [LV] => VAR 0x55b3a9b57c70 <e12773#> {p29} @dt=0x55b3a9b57770@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b648f0 <e12933#> {p54} @dt=0x55b3a9b5b0c0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55b3a9b64710 <e7626> {p54} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55b3a9b64400 <e7618> {p54} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b3a9b64000 <e7619> {p54} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba6560 <e12932#> {p54} @dt=0x55b3a9b5b0c0@(nw32)  read_data_one_execute [LV] => VAR 0x55b3a9b5b5c0 <e12797#> {p35} @dt=0x55b3a9b5b0c0@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:2:1: ASSIGNDLY 0x55b3a9b655e0 <e12939#> {p55} @dt=0x55b3a9b5c3f0@(nw32)
    1:2:2:1:2:1:1: REPLICATE 0x55b3a9b65400 <e7651> {p55} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:1:1:1: CONST 0x55b3a9b650f0 <e7643> {p55} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:1:1:2: CONST 0x55b3a9b64cf0 <e7644> {p55} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2: VARREF 0x55b3a9ba6680 <e12938#> {p55} @dt=0x55b3a9b5c3f0@(nw32)  read_data_two_execute [LV] => VAR 0x55b3a9b5c8f0 <e12805#> {p36} @dt=0x55b3a9b5c3f0@(nw32)  read_data_two_execute OUTPUT PORT
    1:2:2:1:3: BEGIN 0x55b3a9b65830 <e7654> {p56} [UNNAMED]
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b65cb0 <e12945#> {p57} @dt=0x55b3a9b50150@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba67a0 <e12946#> {p57} @dt=0x55b3a9b48530@(nw1)  register_write_decode [RV] <- VAR 0x55b3a9b48610 <e12665#> {p7} @dt=0x55b3a9b48530@(nw1)  register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba68c0 <e12944#> {p57} @dt=0x55b3a9b50150@(nw1)  register_write_execute [LV] => VAR 0x55b3a9b50230 <e12723#> {p19} @dt=0x55b3a9b50150@(nw1)  register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b66180 <e12948#> {p58} @dt=0x55b3a9b506b0@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba69e0 <e12949#> {p58} @dt=0x55b3a9b48990@(nw1)  memory_to_register_decode [RV] <- VAR 0x55b3a9b48a70 <e12668#> {p8} @dt=0x55b3a9b48990@(nw1)  memory_to_register_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba6b00 <e12947#> {p58} @dt=0x55b3a9b506b0@(nw1)  memory_to_register_execute [LV] => VAR 0x55b3a9b50790 <e12726#> {p20} @dt=0x55b3a9b506b0@(nw1)  memory_to_register_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b665b0 <e12951#> {p59} @dt=0x55b3a9b50c70@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba6c20 <e12952#> {p59} @dt=0x55b3a9b48df0@(nw1)  memory_write_decode [RV] <- VAR 0x55b3a9b48ed0 <e12671#> {p9} @dt=0x55b3a9b48df0@(nw1)  memory_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba6d40 <e12950#> {p59} @dt=0x55b3a9b50c70@(nw1)  memory_write_execute [LV] => VAR 0x55b3a9b50d50 <e12729#> {p21} @dt=0x55b3a9b50c70@(nw1)  memory_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b66a10 <e12954#> {p60} @dt=0x55b3a9b51240@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba6e60 <e12955#> {p60} @dt=0x55b3a9b49350@(nw1)  ALU_src_B_decode [RV] <- VAR 0x55b3a9b49430 <e12674#> {p10} @dt=0x55b3a9b49350@(nw1)  ALU_src_B_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba6f80 <e12953#> {p60} @dt=0x55b3a9b51240@(nw1)  ALU_src_B_execute [LV] => VAR 0x55b3a9b51320 <e12732#> {p22} @dt=0x55b3a9b51240@(nw1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b66ee0 <e12957#> {p61} @dt=0x55b3a9b51860@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba70a0 <e12958#> {p61} @dt=0x55b3a9b498b0@(nw1)  register_destination_decode [RV] <- VAR 0x55b3a9b49990 <e12677#> {p11} @dt=0x55b3a9b498b0@(nw1)  register_destination_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba71c0 <e12956#> {p61} @dt=0x55b3a9b51860@(nw1)  register_destination_execute [LV] => VAR 0x55b3a9b51940 <e12735#> {p23} @dt=0x55b3a9b51860@(nw1)  register_destination_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b67380 <e12960#> {p62} @dt=0x55b3a9b51e70@(nw1)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba72e0 <e12961#> {p62} @dt=0x55b3a9b49ff0@(nw1)  hi_lo_register_write_decode [RV] <- VAR 0x55b3a9b4a0d0 <e12680#> {p12} @dt=0x55b3a9b49ff0@(nw1)  hi_lo_register_write_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba7400 <e12959#> {p62} @dt=0x55b3a9b51e70@(nw1)  hi_lo_register_write_execute [LV] => VAR 0x55b3a9b51f50 <e12738#> {p24} @dt=0x55b3a9b51e70@(nw1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b677b0 <e12963#> {p63} @dt=0x55b3a9b52d30@(nw6)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba7520 <e12964#> {p63} @dt=0x55b3a9b4ae50@(nw6)  ALU_function_decode [RV] <- VAR 0x55b3a9b4b350 <e12683#> {p13} @dt=0x55b3a9b4ae50@(nw6)  ALU_function_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba7640 <e12962#> {p63} @dt=0x55b3a9b52d30@(nw6)  ALU_function_execute [LV] => VAR 0x55b3a9b53230 <e12741#> {p25} @dt=0x55b3a9b52d30@(nw6)  ALU_function_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b67b60 <e12966#> {p64} @dt=0x55b3a9b53f90@(nw5)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba7760 <e12967#> {p64} @dt=0x55b3a9b4c0b0@(nw5)  Rs_decode [RV] <- VAR 0x55b3a9b4c5b0 <e12691#> {p14} @dt=0x55b3a9b4c0b0@(nw5)  Rs_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba7880 <e12965#> {p64} @dt=0x55b3a9b53f90@(nw5)  Rs_execute [LV] => VAR 0x55b3a9b54490 <e12749#> {p26} @dt=0x55b3a9b53f90@(nw5)  Rs_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b67f40 <e12969#> {p65} @dt=0x55b3a9b55200@(nw5)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba79a0 <e12970#> {p65} @dt=0x55b3a9b4d2f0@(nw5)  Rt_decode [RV] <- VAR 0x55b3a9b4d7f0 <e12699#> {p15} @dt=0x55b3a9b4d2f0@(nw5)  Rt_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba7ac0 <e12968#> {p65} @dt=0x55b3a9b55200@(nw5)  Rt_execute [LV] => VAR 0x55b3a9b55700 <e12757#> {p27} @dt=0x55b3a9b55200@(nw5)  Rt_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b68320 <e12972#> {p66} @dt=0x55b3a9b56470@(nw5)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba7be0 <e12973#> {p66} @dt=0x55b3a9b4e530@(nw5)  Rd_decode [RV] <- VAR 0x55b3a9b4ea30 <e12707#> {p16} @dt=0x55b3a9b4e530@(nw5)  Rd_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba7d00 <e12971#> {p66} @dt=0x55b3a9b56470@(nw5)  Rd_execute [LV] => VAR 0x55b3a9b56970 <e12765#> {p28} @dt=0x55b3a9b56470@(nw5)  Rd_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b68740 <e12975#> {p67} @dt=0x55b3a9b57770@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba7e20 <e12976#> {p67} @dt=0x55b3a9b4f770@(nw32)  sign_imm_decode [RV] <- VAR 0x55b3a9b4fc70 <e12715#> {p17} @dt=0x55b3a9b4f770@(nw32)  sign_imm_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba7f40 <e12974#> {p67} @dt=0x55b3a9b57770@(nw32)  sign_imm_execute [LV] => VAR 0x55b3a9b57c70 <e12773#> {p29} @dt=0x55b3a9b57770@(nw32)  sign_imm_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b68c10 <e12978#> {p69} @dt=0x55b3a9b5b0c0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba8060 <e12979#> {p69} @dt=0x55b3a9b58aa0@(nw32)  read_data_one_decode [RV] <- VAR 0x55b3a9b58fa0 <e12781#> {p32} @dt=0x55b3a9b58aa0@(nw32)  read_data_one_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba8180 <e12977#> {p69} @dt=0x55b3a9b5b0c0@(nw32)  read_data_one_execute [LV] => VAR 0x55b3a9b5b5c0 <e12797#> {p35} @dt=0x55b3a9b5b0c0@(nw32)  read_data_one_execute OUTPUT PORT
    1:2:2:1:3:1: ASSIGNDLY 0x55b3a9b69070 <e12981#> {p70} @dt=0x55b3a9b5c3f0@(nw32)
    1:2:2:1:3:1:1: VARREF 0x55b3a9ba82a0 <e12982#> {p70} @dt=0x55b3a9b59d90@(nw32)  read_data_two_decode [RV] <- VAR 0x55b3a9b5a290 <e12789#> {p33} @dt=0x55b3a9b59d90@(nw32)  read_data_two_decode INPUT PORT
    1:2:2:1:3:1:2: VARREF 0x55b3a9ba83c0 <e12980#> {p70} @dt=0x55b3a9b5c3f0@(nw32)  read_data_two_execute [LV] => VAR 0x55b3a9b5c8f0 <e12805#> {p36} @dt=0x55b3a9b5c3f0@(nw32)  read_data_two_execute OUTPUT PORT
    1: MODULE 0x55b3a9b6ca00 <e8791> {q1}  Execute_Memory_Register  L3
    1:2: VAR 0x55b3a9b6ce70 <e12524#> {q3} @dt=0x55b3a9b6cd90@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b6d2d0 <e12527#> {q6} @dt=0x55b3a9b6d1f0@(nw1)  register_write_execute INPUT PORT
    1:2: VAR 0x55b3a9b6d730 <e12530#> {q7} @dt=0x55b3a9b6d650@(nw1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x55b3a9b6dbf0 <e12533#> {q8} @dt=0x55b3a9b6db10@(nw1)  memory_write_execute INPUT PORT
    1:2: VAR 0x55b3a9b6e110 <e12536#> {q9} @dt=0x55b3a9b6e030@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2: VAR 0x55b3a9b6e6d0 <e12539#> {q11} @dt=0x55b3a9b6e5f0@(nw1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b6ecf0 <e12542#> {q12} @dt=0x55b3a9b6ec10@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b6f2b0 <e12545#> {q13} @dt=0x55b3a9b6f1d0@(nw1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b6f8d0 <e12548#> {q14} @dt=0x55b3a9b6f7f0@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b70bf0 <e12551#> {q17} @dt=0x55b3a9b706f0@(nw32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x55b3a9b71ee0 <e12559#> {q18} @dt=0x55b3a9b719e0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x55b3a9b731d0 <e12567#> {q19} @dt=0x55b3a9b72cd0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x55b3a9b744c0 <e12575#> {q20} @dt=0x55b3a9b73fc0@(nw32)  write_data_execute INPUT PORT
    1:2: VAR 0x55b3a9b757b0 <e12583#> {q21} @dt=0x55b3a9b752b0@(nw5)  write_register_execute INPUT PORT
    1:2: VAR 0x55b3a9b76ae0 <e12591#> {q23} @dt=0x55b3a9b765e0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b77dd0 <e12599#> {q24} @dt=0x55b3a9b778d0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b790c0 <e12607#> {q25} @dt=0x55b3a9b78bc0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b7a3b0 <e12615#> {q26} @dt=0x55b3a9b79eb0@(nw32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b7b6e0 <e12623#> {q27} @dt=0x55b3a9b7b1e0@(nw5)  write_register_memory OUTPUT PORT
    1:2: ALWAYS 0x55b3a9b7e7a0 <e8157> {q31} [always_ff]
    1:2:1: SENTREE 0x55b3a9b7bc40 <e8101> {q31}
    1:2:1:1: SENITEM 0x55b3a9b7bb80 <e8099> {q31} [POS]
    1:2:1:1:1: VARREF 0x55b3a99fe7c0 <e12629#> {q31} @dt=0x55b3a9b6cd90@(nw1)  clk [RV] <- VAR 0x55b3a9b6ce70 <e12524#> {q3} @dt=0x55b3a9b6cd90@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x55b3a9b7be20 <e8102> {q31} [UNNAMED]
    1:2:2:1: ASSIGNDLY 0x55b3a9b7c2a0 <e12631#> {q32} @dt=0x55b3a9b6e5f0@(nw1)
    1:2:2:1:1: VARREF 0x55b3a99fe8e0 <e12632#> {q32} @dt=0x55b3a9b6d1f0@(nw1)  register_write_execute [RV] <- VAR 0x55b3a9b6d2d0 <e12527#> {q6} @dt=0x55b3a9b6d1f0@(nw1)  register_write_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99fea00 <e12630#> {q32} @dt=0x55b3a9b6e5f0@(nw1)  register_write_memory [LV] => VAR 0x55b3a9b6e6d0 <e12539#> {q11} @dt=0x55b3a9b6e5f0@(nw1)  register_write_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b7c770 <e12634#> {q33} @dt=0x55b3a9b6ec10@(nw1)
    1:2:2:1:1: VARREF 0x55b3a99feb20 <e12635#> {q33} @dt=0x55b3a9b6d650@(nw1)  memory_to_register_execute [RV] <- VAR 0x55b3a9b6d730 <e12530#> {q7} @dt=0x55b3a9b6d650@(nw1)  memory_to_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99fec40 <e12633#> {q33} @dt=0x55b3a9b6ec10@(nw1)  memory_to_register_memory [LV] => VAR 0x55b3a9b6ecf0 <e12542#> {q12} @dt=0x55b3a9b6ec10@(nw1)  memory_to_register_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b7cba0 <e12637#> {q34} @dt=0x55b3a9b6f1d0@(nw1)
    1:2:2:1:1: VARREF 0x55b3a99fed60 <e12638#> {q34} @dt=0x55b3a9b6db10@(nw1)  memory_write_execute [RV] <- VAR 0x55b3a9b6dbf0 <e12533#> {q8} @dt=0x55b3a9b6db10@(nw1)  memory_write_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99fee80 <e12636#> {q34} @dt=0x55b3a9b6f1d0@(nw1)  memory_write_memory [LV] => VAR 0x55b3a9b6f2b0 <e12545#> {q13} @dt=0x55b3a9b6f1d0@(nw1)  memory_write_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b7d070 <e12640#> {q35} @dt=0x55b3a9b6f7f0@(nw1)
    1:2:2:1:1: VARREF 0x55b3a99fefa0 <e12641#> {q35} @dt=0x55b3a9b6e030@(nw1)  hi_lo_register_write_execute [RV] <- VAR 0x55b3a9b6e110 <e12536#> {q9} @dt=0x55b3a9b6e030@(nw1)  hi_lo_register_write_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99ff0c0 <e12639#> {q35} @dt=0x55b3a9b6f7f0@(nw1)  hi_lo_register_write_memory [LV] => VAR 0x55b3a9b6f8d0 <e12548#> {q14} @dt=0x55b3a9b6f7f0@(nw1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b7d4a0 <e12643#> {q37} @dt=0x55b3a9b765e0@(nw32)
    1:2:2:1:1: VARREF 0x55b3a99ff1e0 <e12644#> {q37} @dt=0x55b3a9b706f0@(nw32)  ALU_output_execute [RV] <- VAR 0x55b3a9b70bf0 <e12551#> {q17} @dt=0x55b3a9b706f0@(nw32)  ALU_output_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99ff300 <e12642#> {q37} @dt=0x55b3a9b765e0@(nw32)  ALU_output_memory [LV] => VAR 0x55b3a9b76ae0 <e12591#> {q23} @dt=0x55b3a9b765e0@(nw32)  ALU_output_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b7d900 <e12646#> {q38} @dt=0x55b3a9b778d0@(nw32)
    1:2:2:1:1: VARREF 0x55b3a99ff420 <e12647#> {q38} @dt=0x55b3a9b719e0@(nw32)  ALU_HI_output_execute [RV] <- VAR 0x55b3a9b71ee0 <e12559#> {q18} @dt=0x55b3a9b719e0@(nw32)  ALU_HI_output_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9ba4ee0 <e12645#> {q38} @dt=0x55b3a9b778d0@(nw32)  ALU_HI_output_memory [LV] => VAR 0x55b3a9b77dd0 <e12599#> {q24} @dt=0x55b3a9b778d0@(nw32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b7dd60 <e12649#> {q39} @dt=0x55b3a9b78bc0@(nw32)
    1:2:2:1:1: VARREF 0x55b3a9ba5000 <e12650#> {q39} @dt=0x55b3a9b72cd0@(nw32)  ALU_LO_output_execute [RV] <- VAR 0x55b3a9b731d0 <e12567#> {q19} @dt=0x55b3a9b72cd0@(nw32)  ALU_LO_output_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9ba5120 <e12648#> {q39} @dt=0x55b3a9b78bc0@(nw32)  ALU_LO_output_memory [LV] => VAR 0x55b3a9b790c0 <e12607#> {q25} @dt=0x55b3a9b78bc0@(nw32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b7e1c0 <e12652#> {q40} @dt=0x55b3a9b79eb0@(nw32)
    1:2:2:1:1: VARREF 0x55b3a9ba5240 <e12653#> {q40} @dt=0x55b3a9b73fc0@(nw32)  write_data_execute [RV] <- VAR 0x55b3a9b744c0 <e12575#> {q20} @dt=0x55b3a9b73fc0@(nw32)  write_data_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9ba5360 <e12651#> {q40} @dt=0x55b3a9b79eb0@(nw32)  write_data_memory [LV] => VAR 0x55b3a9b7a3b0 <e12615#> {q26} @dt=0x55b3a9b79eb0@(nw32)  write_data_memory OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b7e620 <e12655#> {q41} @dt=0x55b3a9b7b1e0@(nw5)
    1:2:2:1:1: VARREF 0x55b3a9ba5480 <e12656#> {q41} @dt=0x55b3a9b752b0@(nw5)  write_register_execute [RV] <- VAR 0x55b3a9b757b0 <e12583#> {q21} @dt=0x55b3a9b752b0@(nw5)  write_register_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9ba55a0 <e12654#> {q41} @dt=0x55b3a9b7b1e0@(nw5)  write_register_memory [LV] => VAR 0x55b3a9b7b6e0 <e12623#> {q27} @dt=0x55b3a9b7b1e0@(nw5)  write_register_memory OUTPUT PORT
    1: MODULE 0x55b3a9b80ca0 <e8792> {r1}  Fetch_Decode_Register  L3
    1:2: VAR 0x55b3a9b81110 <e12459#> {r3} @dt=0x55b3a9b81030@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b81630 <e12462#> {r4} @dt=0x55b3a9b81550@(nw1)  enable INPUT PORT
    1:2: VAR 0x55b3a9b81b50 <e12465#> {r5} @dt=0x55b3a9b81a70@(nw1)  clear INPUT PORT
    1:2: VAR 0x55b3a9b82db0 <e12468#> {r7} @dt=0x55b3a9b828b0@(nw32)  instruction_fetch INPUT PORT
    1:2: VAR 0x55b3a9b84040 <e12476#> {r8} @dt=0x55b3a9b83b40@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x55b3a9b85370 <e12484#> {r10} @dt=0x55b3a9b84e70@(nw32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x55b3a9b866a0 <e12492#> {r11} @dt=0x55b3a9b861a0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x55b3a9b89920 <e8362> {r15} [always_ff]
    1:2:1: SENTREE 0x55b3a9b86c20 <e8301> {r15}
    1:2:1:1: SENITEM 0x55b3a9b86b60 <e8299> {r15} [POS]
    1:2:1:1:1: VARREF 0x55b3a99fdda0 <e12498#> {r15} @dt=0x55b3a9b81030@(nw1)  clk [RV] <- VAR 0x55b3a9b81110 <e12459#> {r3} @dt=0x55b3a9b81030@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x55b3a9b86d60 <e8302> {r15} [UNNAMED]
    1:2:2:1: IF 0x55b3a9b89810 <e8359> {r17}
    1:2:2:1:1: LOGNOT 0x55b3a9b87100 <e8360> {r17} @dt=0x55b3a9a7d7c0@(G/nw1)
    1:2:2:1:1:1: VARREF 0x55b3a99fdec0 <e12521#> {r17} @dt=0x55b3a9b81550@(nw1)  enable [RV] <- VAR 0x55b3a9b81630 <e12462#> {r4} @dt=0x55b3a9b81550@(nw1)  enable INPUT PORT
    1:2:2:1:2: BEGIN 0x55b3a9b87240 <e8307> {r17} [UNNAMED]
    1:2:2:1:2:1: IF 0x55b3a9b89700 <e8357> {r18}
    1:2:2:1:2:1:1: VARREF 0x55b3a99fdfe0 <e12516#> {r18} @dt=0x55b3a9b81a70@(nw1)  clear [RV] <- VAR 0x55b3a9b81b50 <e12465#> {r5} @dt=0x55b3a9b81a70@(nw1)  clear INPUT PORT
    1:2:2:1:2:1:2: BEGIN 0x55b3a9b876e0 <e8309> {r18} [UNNAMED]
    1:2:2:1:2:1:2:1: ASSIGNDLY 0x55b3a9b87d70 <e12500#> {r19} @dt=0x55b3a9b84e70@(nw32)
    1:2:2:1:2:1:2:1:1: CONST 0x55b3a9b87aa0 <e8318> {r19} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:1:2:1:2: VARREF 0x55b3a99fe100 <e12499#> {r19} @dt=0x55b3a9b84e70@(nw32)  instruction_decode [LV] => VAR 0x55b3a9b85370 <e12484#> {r10} @dt=0x55b3a9b84e70@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1:2:1: ASSIGNDLY 0x55b3a9b88a50 <e12505#> {r20} @dt=0x55b3a9b861a0@(nw32)
    1:2:2:1:2:1:2:1:1: REPLICATE 0x55b3a9b88870 <e8342> {r20} @dt=0x55b3a9a4d9c0@(G/w32)
    1:2:2:1:2:1:2:1:1:1: CONST 0x55b3a9b88560 <e8334> {r20} @dt=0x55b3a9a4d150@(G/w1)  1'h0
    1:2:2:1:2:1:2:1:1:2: CONST 0x55b3a9b88160 <e8335> {r20} @dt=0x55b3a9a4eb70@(G/swu32/6)  ?32?sh20
    1:2:2:1:2:1:2:1:2: VARREF 0x55b3a99fe220 <e12504#> {r20} @dt=0x55b3a9b861a0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55b3a9b866a0 <e12492#> {r11} @dt=0x55b3a9b861a0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:1:2:1:3: BEGIN 0x55b3a9b88ca0 <e8345> {r21} [UNNAMED]
    1:2:2:1:2:1:3:1: ASSIGNDLY 0x55b3a9b89120 <e12511#> {r22} @dt=0x55b3a9b84e70@(nw32)
    1:2:2:1:2:1:3:1:1: VARREF 0x55b3a99fe340 <e12512#> {r22} @dt=0x55b3a9b828b0@(nw32)  instruction_fetch [RV] <- VAR 0x55b3a9b82db0 <e12468#> {r7} @dt=0x55b3a9b828b0@(nw32)  instruction_fetch INPUT PORT
    1:2:2:1:2:1:3:1:2: VARREF 0x55b3a99fe460 <e12510#> {r22} @dt=0x55b3a9b84e70@(nw32)  instruction_decode [LV] => VAR 0x55b3a9b85370 <e12484#> {r10} @dt=0x55b3a9b84e70@(nw32)  instruction_decode OUTPUT PORT
    1:2:2:1:2:1:3:1: ASSIGNDLY 0x55b3a9b895c0 <e12514#> {r23} @dt=0x55b3a9b861a0@(nw32)
    1:2:2:1:2:1:3:1:1: VARREF 0x55b3a99fe580 <e12515#> {r23} @dt=0x55b3a9b83b40@(nw32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9b84040 <e12476#> {r8} @dt=0x55b3a9b83b40@(nw32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:1:2:1:3:1:2: VARREF 0x55b3a99fe6a0 <e12513#> {r23} @dt=0x55b3a9b861a0@(nw32)  program_counter_plus_four_decode [LV] => VAR 0x55b3a9b866a0 <e12492#> {r11} @dt=0x55b3a9b861a0@(nw32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x55b3a9b8d650 <e8793> {s1}  Memory_Writeback_Register  L3
    1:2: VAR 0x55b3a9b8dac0 <e12333#> {s3} @dt=0x55b3a9b8d9e0@(nw1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b8dee0 <e12336#> {s6} @dt=0x55b3a9b8de00@(nw1)  register_write_memory INPUT PORT
    1:2: VAR 0x55b3a9b8e400 <e12339#> {s7} @dt=0x55b3a9b8e320@(nw1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x55b3a9b8e910 <e12342#> {s8} @dt=0x55b3a9b8e830@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2: VAR 0x55b3a9b8eee0 <e12345#> {s10} @dt=0x55b3a9b8ee00@(nw1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b8f4f0 <e12348#> {s11} @dt=0x55b3a9b8f410@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b8fb00 <e12351#> {s12} @dt=0x55b3a9b8fa20@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b90de0 <e12354#> {s14} @dt=0x55b3a9b908e0@(nw32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x55b3a9b920d0 <e12362#> {s15} @dt=0x55b3a9b91bd0@(nw5)  write_register_memory INPUT PORT
    1:2: VAR 0x55b3a9b933c0 <e12370#> {s16} @dt=0x55b3a9b92ec0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x55b3a9b946b0 <e12378#> {s17} @dt=0x55b3a9b941b0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x55b3a9b959a0 <e12386#> {s18} @dt=0x55b3a9b954a0@(nw32)  read_data_memory INPUT PORT
    1:2: VAR 0x55b3a9b96cd0 <e12394#> {s20} @dt=0x55b3a9b967d0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b97ff0 <e12402#> {s21} @dt=0x55b3a9b97af0@(nw5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b992f0 <e12410#> {s22} @dt=0x55b3a9b98df0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b9a5e0 <e12418#> {s23} @dt=0x55b3a9b9a0e0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b9b8d0 <e12426#> {s24} @dt=0x55b3a9b9b3d0@(nw32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x55b3a9b9e5b0 <e8760> {s27} [always_ff]
    1:2:1: SENTREE 0x55b3a9b9be30 <e8710> {s27}
    1:2:1:1: SENITEM 0x55b3a9b9bd70 <e8708> {s27} [POS]
    1:2:1:1:1: VARREF 0x55b3a99e3850 <e12432#> {s27} @dt=0x55b3a9b8d9e0@(nw1)  clk [RV] <- VAR 0x55b3a9b8dac0 <e12333#> {s3} @dt=0x55b3a9b8d9e0@(nw1)  clk INPUT PORT
    1:2:2: BEGIN 0x55b3a9b9c060 <e8711> {s27} [UNNAMED]
    1:2:2:1: ASSIGNDLY 0x55b3a9b9c4b0 <e12434#> {s28} @dt=0x55b3a9b8ee00@(nw1)
    1:2:2:1:1: VARREF 0x55b3a99e3970 <e12435#> {s28} @dt=0x55b3a9b8de00@(nw1)  register_write_memory [RV] <- VAR 0x55b3a9b8dee0 <e12336#> {s6} @dt=0x55b3a9b8de00@(nw1)  register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99e3a90 <e12433#> {s28} @dt=0x55b3a9b8ee00@(nw1)  register_write_writeback [LV] => VAR 0x55b3a9b8eee0 <e12345#> {s10} @dt=0x55b3a9b8ee00@(nw1)  register_write_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b9c980 <e12437#> {s29} @dt=0x55b3a9b8f410@(nw1)
    1:2:2:1:1: VARREF 0x55b3a99e3bb0 <e12438#> {s29} @dt=0x55b3a9b8e320@(nw1)  memory_to_register_memory [RV] <- VAR 0x55b3a9b8e400 <e12339#> {s7} @dt=0x55b3a9b8e320@(nw1)  memory_to_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99e3cd0 <e12436#> {s29} @dt=0x55b3a9b8f410@(nw1)  memory_to_register_writeback [LV] => VAR 0x55b3a9b8f4f0 <e12348#> {s11} @dt=0x55b3a9b8f410@(nw1)  memory_to_register_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b9ce20 <e12440#> {s30} @dt=0x55b3a9b8fa20@(nw1)
    1:2:2:1:1: VARREF 0x55b3a99e3e40 <e12441#> {s30} @dt=0x55b3a9b8e830@(nw1)  hi_lo_register_write_memory [RV] <- VAR 0x55b3a9b8e910 <e12342#> {s8} @dt=0x55b3a9b8e830@(nw1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99e3f60 <e12439#> {s30} @dt=0x55b3a9b8fa20@(nw1)  hi_lo_register_write_writeback [LV] => VAR 0x55b3a9b8fb00 <e12351#> {s12} @dt=0x55b3a9b8fa20@(nw1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b9d290 <e12443#> {s32} @dt=0x55b3a9b967d0@(nw32)
    1:2:2:1:1: VARREF 0x55b3a99e4080 <e12444#> {s32} @dt=0x55b3a9b908e0@(nw32)  ALU_output_memory [RV] <- VAR 0x55b3a9b90de0 <e12354#> {s14} @dt=0x55b3a9b908e0@(nw32)  ALU_output_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99e41a0 <e12442#> {s32} @dt=0x55b3a9b967d0@(nw32)  ALU_output_writeback [LV] => VAR 0x55b3a9b96cd0 <e12394#> {s20} @dt=0x55b3a9b967d0@(nw32)  ALU_output_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b9d710 <e12446#> {s33} @dt=0x55b3a9b97af0@(nw5)
    1:2:2:1:1: VARREF 0x55b3a99e42c0 <e12447#> {s33} @dt=0x55b3a9b91bd0@(nw5)  write_register_memory [RV] <- VAR 0x55b3a9b920d0 <e12362#> {s15} @dt=0x55b3a9b91bd0@(nw5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99e43e0 <e12445#> {s33} @dt=0x55b3a9b97af0@(nw5)  write_register_writeback [LV] => VAR 0x55b3a9b97ff0 <e12402#> {s21} @dt=0x55b3a9b97af0@(nw5)  write_register_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b9db70 <e12449#> {s34} @dt=0x55b3a9b98df0@(nw32)
    1:2:2:1:1: VARREF 0x55b3a99e4500 <e12450#> {s34} @dt=0x55b3a9b92ec0@(nw32)  ALU_HI_output_memory [RV] <- VAR 0x55b3a9b933c0 <e12370#> {s16} @dt=0x55b3a9b92ec0@(nw32)  ALU_HI_output_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99e4620 <e12448#> {s34} @dt=0x55b3a9b98df0@(nw32)  ALU_HI_output_writeback [LV] => VAR 0x55b3a9b992f0 <e12410#> {s22} @dt=0x55b3a9b98df0@(nw32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b9dfd0 <e12452#> {s35} @dt=0x55b3a9b9a0e0@(nw32)
    1:2:2:1:1: VARREF 0x55b3a99e4740 <e12453#> {s35} @dt=0x55b3a9b941b0@(nw32)  ALU_LO_output_memory [RV] <- VAR 0x55b3a9b946b0 <e12378#> {s17} @dt=0x55b3a9b941b0@(nw32)  ALU_LO_output_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99fda40 <e12451#> {s35} @dt=0x55b3a9b9a0e0@(nw32)  ALU_LO_output_writeback [LV] => VAR 0x55b3a9b9a5e0 <e12418#> {s23} @dt=0x55b3a9b9a0e0@(nw32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2:1: ASSIGNDLY 0x55b3a9b9e430 <e12455#> {s36} @dt=0x55b3a9b9b3d0@(nw32)
    1:2:2:1:1: VARREF 0x55b3a99fdb60 <e12456#> {s36} @dt=0x55b3a9b954a0@(nw32)  read_data_memory [RV] <- VAR 0x55b3a9b959a0 <e12386#> {s18} @dt=0x55b3a9b954a0@(nw32)  read_data_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a99fdc80 <e12454#> {s36} @dt=0x55b3a9b9b3d0@(nw32)  read_data_writeback [LV] => VAR 0x55b3a9b9b8d0 <e12426#> {s24} @dt=0x55b3a9b9b3d0@(nw32)  read_data_writeback OUTPUT PORT
    3: TYPETABLE 0x55b3a99cd5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x55b3a9a7d7c0 <e2669> {c402} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a9a97010 <e3111> {e22} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a9a4d150 <e1890> {c169} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a9a7d7c0 <e2669> {c402} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a9bc8310 <e12195> {k3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
		detailed  ->  BASICDTYPE 0x55b3a9afc270 <e5461> {i31} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55b3a9a4d770 <e1902> {c169} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55b3a9be89d0 <e13028#> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55b3a9b61420 <e7523> {p49} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b3a9bef7e0 <e14251#> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b3a9be9200 <e13204#> {n19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b3a9a9e980 <e3354> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b3a9bfd670 <e15734#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b3a9be8d00 <e13040#> {o6} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55b3a9a4d390 <e1897> {c169} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x55b3a9ab7650 <e4015> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x55b3a9be8740 <e13009#> {o6} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a99ff880 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9b0a090 <e5800> {j3} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9bef550 <e14230#> {g21} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9a0d520 <e405> {c47} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9a191e0 <e677> {c63} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9be8fa0 <e13180#> {n19} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a99f3960 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9bf61c0 <e14918#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9a4eb70 <e1937> {c173} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9a9dbf0 <e3329> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9a4d9c0 <e1909> {c169} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9a83580 <e12503#> {r19} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9a9e210 <e3342> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55b3a9bf9d90 <e15328#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a99f3960 <e34> {c10} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a99ff880 <e39> {c10} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0d520 <e405> {c47} @dt=this@(G/swu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a191e0 <e677> {c63} @dt=this@(G/swu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a4d150 <e1890> {c169} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b3a9a4d390 <e1897> {c169} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x55b3a9a4d770 <e1902> {c169} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55b3a9a4d9c0 <e1909> {c169} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a4eb70 <e1937> {c173} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a7d7c0 <e2669> {c402} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b3a9a97010 <e3111> {e22} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b3a9a9dbf0 <e3329> {e31} @dt=this@(G/swu32/7)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a9e210 <e3342> {e31} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a9e980 <e3354> {e33} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9ab7650 <e4015> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x55b3a9afc270 <e5461> {i31} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9b0a090 <e5800> {j3} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b61420 <e7523> {p49} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9bc8310 <e12195> {k3} @dt=this@(G/nw1)  LOGIC_IMPLICIT [GENERIC] kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9b0a1d0 <e12203> {j3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9bcd0f0 <e12211> {k3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9bcf940 <e12219> {l3} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9b8d9e0 <e12332#> {s3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8de00 <e12335#> {s6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8e320 <e12338#> {s7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8e830 <e12341#> {s8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8ee00 <e12344#> {s10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8f410 <e12347#> {s11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8fa20 <e12350#> {s12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b908e0 <e12353#> {s14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b91bd0 <e12361#> {s15} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b92ec0 <e12369#> {s16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b941b0 <e12377#> {s17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b954a0 <e12385#> {s18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b967d0 <e12393#> {s20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b97af0 <e12401#> {s21} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b98df0 <e12409#> {s22} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b9a0e0 <e12417#> {s23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b9b3d0 <e12425#> {s24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b81030 <e12458#> {r3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b81550 <e12461#> {r4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b81a70 <e12464#> {r5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b828b0 <e12467#> {r7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b83b40 <e12475#> {r8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b84e70 <e12483#> {r10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b861a0 <e12491#> {r11} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a83580 <e12503#> {r19} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b6cd90 <e12523#> {q3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6d1f0 <e12526#> {q6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6d650 <e12529#> {q7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6db10 <e12532#> {q8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6e030 <e12535#> {q9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6e5f0 <e12538#> {q11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6ec10 <e12541#> {q12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6f1d0 <e12544#> {q13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6f7f0 <e12547#> {q14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b706f0 <e12550#> {q17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b719e0 <e12558#> {q18} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b72cd0 <e12566#> {q19} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b73fc0 <e12574#> {q20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b752b0 <e12582#> {q21} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b765e0 <e12590#> {q23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b778d0 <e12598#> {q24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b78bc0 <e12606#> {q25} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b79eb0 <e12614#> {q26} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b7b1e0 <e12622#> {q27} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b47cf0 <e12658#> {p3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48110 <e12661#> {p4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48530 <e12664#> {p7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48990 <e12667#> {p8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48df0 <e12670#> {p9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b49350 <e12673#> {p10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b498b0 <e12676#> {p11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b49ff0 <e12679#> {p12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b4ae50 <e12682#> {p13} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9b4c0b0 <e12690#> {p14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b4d2f0 <e12698#> {p15} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b4e530 <e12706#> {p16} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b4f770 <e12714#> {p17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b50150 <e12722#> {p19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b506b0 <e12725#> {p20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b50c70 <e12728#> {p21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b51240 <e12731#> {p22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b51860 <e12734#> {p23} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b51e70 <e12737#> {p24} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b52d30 <e12740#> {p25} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9b53f90 <e12748#> {p26} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b55200 <e12756#> {p27} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b56470 <e12764#> {p28} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b57770 <e12772#> {p29} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b58aa0 <e12780#> {p32} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b59d90 <e12788#> {p33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b5b0c0 <e12796#> {p35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b5c3f0 <e12804#> {p36} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b3eab0 <e12985#> {o3} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b3a9b3fc30 <e12993#> {o4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be8740 <e13009#> {o6} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be89d0 <e13028#> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55b3a9be8d00 <e13040#> {o6} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b3a9b2a2e0 <e13054#> {n3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2a800 <e13057#> {n4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2ad20 <e13060#> {n5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2b240 <e13063#> {n6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2b600 <e13066#> {n6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2c380 <e13069#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b2cb60 <e13077#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b2d340 <e13085#> {n7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b2e580 <e13093#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b2ed60 <e13101#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b2f540 <e13109#> {n8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b307b0 <e13117#> {n9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b30fc0 <e13125#> {n9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x55b3a9b32f50 <e13142#> {n12} @dt=this@(nw32)u[31:0] refdt=0x55b3a9b32a50(nw32) [31:0]
    3:1:2: RANGE 0x55b3a9b32950 <e6557> {n12}
    3:1:2:2: CONST 0x55b3a9b32280 <e6553> {n12} @dt=0x55b3a99f3960@(G/swu32/5)  ?32?sh1f
    3:1:2:3: CONST 0x55b3a9b32680 <e6554> {n12} @dt=0x55b3a99ff880@(G/swu32/1)  ?32?sh0
    3:1: BASICDTYPE 0x55b3a9b32a50 <e13136#> {n12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b33c80 <e13144#> {n13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b343b0 <e13152#> {n13} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b35560 <e13160#> {n14} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b36710 <e13168#> {n15} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be8fa0 <e13180#> {n19} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be9200 <e13204#> {n19} @dt=this@(G/nw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b3a580 <e13280#> {n28} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b22e20 <e13327#> {m2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b23ba0 <e13330#> {m3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b244e0 <e13338#> {m4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b25340 <e13341#> {m5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bcfd50 <e13354#> {l6} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9bd03d0 <e13362#> {l7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8c990 <e13399#> {l8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bd6a50 <e13436#> {l9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bd70b0 <e13473#> {l10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bd7890 <e13510#> {l12} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bc8590 <e13564#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9bc87f0 <e13567#> {k7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bc8e20 <e13604#> {k8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bcbf90 <e13641#> {k10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bcd4e0 <e13689#> {k6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9bcd740 <e13692#> {k7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9bcdfa0 <e13729#> {k8} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9bce800 <e13766#> {k10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b0b030 <e13814#> {j6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b0c270 <e13822#> {j7} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9aec3c0 <e13841#> {i2} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9aecea0 <e13844#> {i3} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9aee000 <e13852#> {i4} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9aef240 <e13860#> {i5} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af0480 <e13868#> {i6} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af1700 <e13876#> {i7} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af2080 <e13884#> {i8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af25e0 <e13887#> {i9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af3480 <e13890#> {i10} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af3e00 <e13898#> {i11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af4360 <e13901#> {i12} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af51c0 <e13904#> {i13} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af5bc0 <e13912#> {i14} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af6150 <e13915#> {i16} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af66a0 <e13918#> {i17} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af6c80 <e13921#> {i18} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af7290 <e13924#> {i19} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af7880 <e13927#> {i20} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af8770 <e13930#> {i21} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9af9aa0 <e13938#> {i22} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9afa3a0 <e13946#> {i25} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9afa7d0 <e13949#> {i26} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ae3d30 <e14133#> {h3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9ae4f70 <e14141#> {h4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9ae58f0 <e14149#> {h6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ac9200 <e14160#> {g3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9ac9b00 <e14168#> {g5} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9aca020 <e14171#> {g6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9aca540 <e14174#> {g7} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acaa60 <e14177#> {g8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acaf80 <e14180#> {g9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acb4c0 <e14183#> {g10} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acba20 <e14186#> {g11} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acc8a0 <e14189#> {g12} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9acda40 <e14197#> {g16} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9aceb60 <e14205#> {g17} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9acfc80 <e14213#> {g18} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9bef550 <e14230#> {g21} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bef7e0 <e14251#> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9ac0010 <e14710#> {f3} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ac0530 <e14713#> {f4} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ac0a90 <e14716#> {f6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a88b30 <e14723#> {e4} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a89c70 <e14731#> {e5} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8aeb0 <e14739#> {e6} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8c130 <e14747#> {e8} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8d370 <e14755#> {e9} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8e610 <e14763#> {e10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8f790 <e14771#> {e14} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a90910 <e14779#> {e15} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a91a90 <e14787#> {e16} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a92c10 <e14795#> {e17} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a93d90 <e14803#> {e18} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a94f10 <e14811#> {e19} @dt=this@(nw64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9bf61c0 <e14918#> {e22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bf9d90 <e15328#> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9bfd670 <e15734#> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a7f5c0 <e15796#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a7fca0 <e15804#> {d3} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a80ec0 <e15812#> {d4} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a99e1a00 <e15830#> {c6} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a99f0690 <e15833#> {c8} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a99f25b0 <e15836#> {c9} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a99ffb00 <e15839#> {c10} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a002c0 <e15847#> {c13} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a00da0 <e15850#> {c16} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a01c20 <e15858#> {c17} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a02aa0 <e15866#> {c20} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a03280 <e15874#> {c21} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a036a0 <e15877#> {c22} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a044c0 <e15880#> {c23} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a05700 <e15888#> {c24} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a05fa0 <e15896#> {c27} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a063a0 <e15899#> {c29} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a07120 <e15902#> {c33} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a082a0 <e15910#> {c34} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a093e0 <e15918#> {c35} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0a540 <e15926#> {c36} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0ad80 <e15934#> {c38} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0b1c0 <e15937#> {c39} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0b5e0 <e15940#> {c40} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0ba20 <e15943#> {c41} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0be80 <e15946#> {c42} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0c2a0 <e15949#> {c43} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0c6a0 <e15952#> {c44} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0caa0 <e15955#> {c45} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0cea0 <e15958#> {c46} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0dbe0 <e15961#> {c47} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a0ed60 <e15969#> {c52} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0fec0 <e15977#> {c53} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a11000 <e15985#> {c54} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a12120 <e15993#> {c56} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a12820 <e16001#> {c56} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a15340 <e16103#> {c59} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a15a40 <e16111#> {c59} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a18560 <e16213#> {c62} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a1a380 <e16268#> {c64} @dt=this@(nw16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b3a9a1c0c0 <e16323#> {c67} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a1cf20 <e16331#> {c68} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a1dee0 <e16339#> {c69} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a1f000 <e16347#> {c70} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a20120 <e16355#> {c71} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a21240 <e16363#> {c72} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a21aa0 <e16371#> {c75} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a21f00 <e16374#> {c76} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a22370 <e16377#> {c77} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a23100 <e16380#> {c78} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a239b0 <e16388#> {c79} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a24740 <e16391#> {c80} @dt=this@(nw6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a25040 <e16399#> {c81} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a254b0 <e16402#> {c82} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a26290 <e16405#> {c85} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a27470 <e16413#> {c86} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a28600 <e16421#> {c87} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a297b0 <e16429#> {c88} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2a960 <e16437#> {c89} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2bb10 <e16445#> {c90} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2ccc0 <e16453#> {c91} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2de70 <e16461#> {c92} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2efb0 <e16469#> {c93} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a30100 <e16477#> {c94} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a31250 <e16485#> {c95} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a32410 <e16493#> {c96} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a32d00 <e16501#> {c99} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a33a90 <e16504#> {c100} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a34390 <e16512#> {c101} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a34800 <e16515#> {c102} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a34ce0 <e16518#> {c103} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a35a90 <e16521#> {c106} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a36c40 <e16529#> {c107} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a37df0 <e16537#> {c108} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a38fa0 <e16545#> {c109} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3a150 <e16553#> {c110} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3aa90 <e16561#> {c113} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a3af50 <e16564#> {c114} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a3b410 <e16567#> {c115} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a3c210 <e16570#> {c118} @dt=this@(nw5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a3d3a0 <e16578#> {c119} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3e550 <e16586#> {c120} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3f700 <e16594#> {c121} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a408b0 <e16602#> {c122} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a41a60 <e16610#> {c123} @dt=this@(nw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a422e0 <e16618#> {c126} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a42710 <e16621#> {c127} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a42bb0 <e16624#> {c128} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a43040 <e16627#> {c129} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a434d0 <e16630#> {c130} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a44260 <e16633#> {c131} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9a45410 <e16641#> {c132} @dt=this@(nw2)  logic kwd=logic range=[1:0]
