Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Feb 22 03:43:41 2025
| Host         : DESKTOP-N159FB9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  929         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (929)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1876)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (929)
--------------------------
 There are 929 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1876)
---------------------------------------------------
 There are 1876 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1879          inf        0.000                      0                 1879           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1879 Endpoints
Min Delay          1879 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            UART/inputBuffer_reg[179]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.845ns  (logic 1.828ns (16.857%)  route 9.017ns (83.143%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.352     4.808    UART/RxD_IBUF
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.932 f  UART/inputBuffer[799]_i_9/O
                         net (fo=3, routed)           0.333     5.265    UART/inputBuffer[799]_i_9_n_0
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.389 f  UART/inputBuffer[799]_i_5/O
                         net (fo=3, routed)           0.993     6.383    UART/inputBuffer[799]_i_5_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.507 r  UART/inputBuffer[799]_i_1/O
                         net (fo=799, routed)         4.338    10.845    UART/inputBuffer[799]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  UART/inputBuffer_reg[179]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            UART/inputBuffer_reg[180]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.845ns  (logic 1.828ns (16.857%)  route 9.017ns (83.143%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.352     4.808    UART/RxD_IBUF
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.932 f  UART/inputBuffer[799]_i_9/O
                         net (fo=3, routed)           0.333     5.265    UART/inputBuffer[799]_i_9_n_0
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.389 f  UART/inputBuffer[799]_i_5/O
                         net (fo=3, routed)           0.993     6.383    UART/inputBuffer[799]_i_5_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.507 r  UART/inputBuffer[799]_i_1/O
                         net (fo=799, routed)         4.338    10.845    UART/inputBuffer[799]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  UART/inputBuffer_reg[180]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            UART/inputBuffer_reg[195]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.845ns  (logic 1.828ns (16.857%)  route 9.017ns (83.143%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.352     4.808    UART/RxD_IBUF
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.932 f  UART/inputBuffer[799]_i_9/O
                         net (fo=3, routed)           0.333     5.265    UART/inputBuffer[799]_i_9_n_0
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.389 f  UART/inputBuffer[799]_i_5/O
                         net (fo=3, routed)           0.993     6.383    UART/inputBuffer[799]_i_5_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.507 r  UART/inputBuffer[799]_i_1/O
                         net (fo=799, routed)         4.338    10.845    UART/inputBuffer[799]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  UART/inputBuffer_reg[195]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            UART/inputBuffer_reg[196]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.845ns  (logic 1.828ns (16.857%)  route 9.017ns (83.143%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.352     4.808    UART/RxD_IBUF
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.932 f  UART/inputBuffer[799]_i_9/O
                         net (fo=3, routed)           0.333     5.265    UART/inputBuffer[799]_i_9_n_0
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.389 f  UART/inputBuffer[799]_i_5/O
                         net (fo=3, routed)           0.993     6.383    UART/inputBuffer[799]_i_5_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.507 r  UART/inputBuffer[799]_i_1/O
                         net (fo=799, routed)         4.338    10.845    UART/inputBuffer[799]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  UART/inputBuffer_reg[196]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            UART/inputBuffer_reg[209]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 1.828ns (16.902%)  route 8.988ns (83.098%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.352     4.808    UART/RxD_IBUF
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.932 f  UART/inputBuffer[799]_i_9/O
                         net (fo=3, routed)           0.333     5.265    UART/inputBuffer[799]_i_9_n_0
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.389 f  UART/inputBuffer[799]_i_5/O
                         net (fo=3, routed)           0.993     6.383    UART/inputBuffer[799]_i_5_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.507 r  UART/inputBuffer[799]_i_1/O
                         net (fo=799, routed)         4.310    10.817    UART/inputBuffer[799]_i_1_n_0
    SLICE_X62Y86         FDRE                                         r  UART/inputBuffer_reg[209]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            UART/inputBuffer_reg[225]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 1.828ns (16.902%)  route 8.988ns (83.098%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.352     4.808    UART/RxD_IBUF
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.932 f  UART/inputBuffer[799]_i_9/O
                         net (fo=3, routed)           0.333     5.265    UART/inputBuffer[799]_i_9_n_0
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.389 f  UART/inputBuffer[799]_i_5/O
                         net (fo=3, routed)           0.993     6.383    UART/inputBuffer[799]_i_5_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.507 r  UART/inputBuffer[799]_i_1/O
                         net (fo=799, routed)         4.310    10.817    UART/inputBuffer[799]_i_1_n_0
    SLICE_X62Y86         FDRE                                         r  UART/inputBuffer_reg[225]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            UART/inputBuffer_reg[189]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.799ns  (logic 1.828ns (16.929%)  route 8.971ns (83.071%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.352     4.808    UART/RxD_IBUF
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.932 f  UART/inputBuffer[799]_i_9/O
                         net (fo=3, routed)           0.333     5.265    UART/inputBuffer[799]_i_9_n_0
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.389 f  UART/inputBuffer[799]_i_5/O
                         net (fo=3, routed)           0.993     6.383    UART/inputBuffer[799]_i_5_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.507 r  UART/inputBuffer[799]_i_1/O
                         net (fo=799, routed)         4.293    10.799    UART/inputBuffer[799]_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  UART/inputBuffer_reg[189]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            UART/inputBuffer_reg[190]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.799ns  (logic 1.828ns (16.929%)  route 8.971ns (83.071%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.352     4.808    UART/RxD_IBUF
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.932 f  UART/inputBuffer[799]_i_9/O
                         net (fo=3, routed)           0.333     5.265    UART/inputBuffer[799]_i_9_n_0
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.389 f  UART/inputBuffer[799]_i_5/O
                         net (fo=3, routed)           0.993     6.383    UART/inputBuffer[799]_i_5_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.507 r  UART/inputBuffer[799]_i_1/O
                         net (fo=799, routed)         4.293    10.799    UART/inputBuffer[799]_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  UART/inputBuffer_reg[190]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            UART/inputBuffer_reg[205]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.799ns  (logic 1.828ns (16.929%)  route 8.971ns (83.071%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.352     4.808    UART/RxD_IBUF
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.932 f  UART/inputBuffer[799]_i_9/O
                         net (fo=3, routed)           0.333     5.265    UART/inputBuffer[799]_i_9_n_0
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.389 f  UART/inputBuffer[799]_i_5/O
                         net (fo=3, routed)           0.993     6.383    UART/inputBuffer[799]_i_5_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.507 r  UART/inputBuffer[799]_i_1/O
                         net (fo=799, routed)         4.293    10.799    UART/inputBuffer[799]_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  UART/inputBuffer_reg[205]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RxD
                            (input port)
  Destination:            UART/inputBuffer_reg[206]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.799ns  (logic 1.828ns (16.929%)  route 8.971ns (83.071%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RxD (IN)
                         net (fo=0)                   0.000     0.000    RxD
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RxD_IBUF_inst/O
                         net (fo=4, routed)           3.352     4.808    UART/RxD_IBUF
    SLICE_X50Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.932 f  UART/inputBuffer[799]_i_9/O
                         net (fo=3, routed)           0.333     5.265    UART/inputBuffer[799]_i_9_n_0
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.124     5.389 f  UART/inputBuffer[799]_i_5/O
                         net (fo=3, routed)           0.993     6.383    UART/inputBuffer[799]_i_5_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.124     6.507 r  UART/inputBuffer[799]_i_1/O
                         net (fo=799, routed)         4.293    10.799    UART/inputBuffer[799]_i_1_n_0
    SLICE_X59Y86         FDRE                                         r  UART/inputBuffer_reg[206]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C/send_byte_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/send_byte_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE                         0.000     0.000 r  I2C/send_byte_counter_reg[4]/C
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C/send_byte_counter_reg[4]/Q
                         net (fo=7, routed)           0.085     0.226    I2C/send_byte_counter[4]
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.271 r  I2C/send_byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.271    I2C/send_byte_counter[5]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  I2C/send_byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/inputBuffer_reg[339]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[338]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE                         0.000     0.000 r  UART/inputBuffer_reg[339]/C
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/inputBuffer_reg[339]/Q
                         net (fo=2, routed)           0.086     0.227    UART/inputBuffer[339]
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  UART/inputBuffer[338]_i_1/O
                         net (fo=1, routed)           0.000     0.272    UART/inputBuffer[338]_i_1_n_0
    SLICE_X59Y79         FDRE                                         r  UART/inputBuffer_reg[338]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/inputBuffer_reg[720]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[719]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  UART/inputBuffer_reg[720]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/inputBuffer_reg[720]/Q
                         net (fo=2, routed)           0.086     0.227    UART/inputBuffer[720]
    SLICE_X49Y70         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  UART/inputBuffer[719]_i_1/O
                         net (fo=1, routed)           0.000     0.272    UART/inputBuffer[719]_i_1_n_0
    SLICE_X49Y70         FDRE                                         r  UART/inputBuffer_reg[719]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/inputBuffer_reg[284]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[283]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  UART/inputBuffer_reg[284]/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/inputBuffer_reg[284]/Q
                         net (fo=2, routed)           0.087     0.228    UART/inputBuffer[284]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  UART/inputBuffer[283]_i_1/O
                         net (fo=1, routed)           0.000     0.273    UART/inputBuffer[283]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  UART/inputBuffer_reg[283]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/inputBuffer_reg[376]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[375]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE                         0.000     0.000 r  UART/inputBuffer_reg[376]/C
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/inputBuffer_reg[376]/Q
                         net (fo=2, routed)           0.087     0.228    UART/inputBuffer[376]
    SLICE_X56Y77         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  UART/inputBuffer[375]_i_1/O
                         net (fo=1, routed)           0.000     0.273    UART/inputBuffer[375]_i_1_n_0
    SLICE_X56Y77         FDRE                                         r  UART/inputBuffer_reg[375]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/inputBuffer_reg[408]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[407]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE                         0.000     0.000 r  UART/inputBuffer_reg[408]/C
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/inputBuffer_reg[408]/Q
                         net (fo=2, routed)           0.087     0.228    UART/inputBuffer[408]
    SLICE_X56Y76         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  UART/inputBuffer[407]_i_1/O
                         net (fo=1, routed)           0.000     0.273    UART/inputBuffer[407]_i_1_n_0
    SLICE_X56Y76         FDRE                                         r  UART/inputBuffer_reg[407]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/inputBuffer_reg[534]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[533]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE                         0.000     0.000 r  UART/inputBuffer_reg[534]/C
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/inputBuffer_reg[534]/Q
                         net (fo=2, routed)           0.087     0.228    UART/inputBuffer[534]
    SLICE_X52Y74         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  UART/inputBuffer[533]_i_1/O
                         net (fo=1, routed)           0.000     0.273    UART/inputBuffer[533]_i_1_n_0
    SLICE_X52Y74         FDRE                                         r  UART/inputBuffer_reg[533]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/inputBuffer_reg[339]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[354]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE                         0.000     0.000 r  UART/inputBuffer_reg[339]/C
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/inputBuffer_reg[339]/Q
                         net (fo=2, routed)           0.086     0.227    UART/inputBuffer[339]
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.048     0.275 r  UART/inputBuffer[354]_i_1/O
                         net (fo=1, routed)           0.000     0.275    UART/inputBuffer[354]_i_1_n_0
    SLICE_X59Y79         FDRE                                         r  UART/inputBuffer_reg[354]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/inputBuffer_reg[720]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[735]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE                         0.000     0.000 r  UART/inputBuffer_reg[720]/C
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/inputBuffer_reg[720]/Q
                         net (fo=2, routed)           0.086     0.227    UART/inputBuffer[720]
    SLICE_X49Y70         LUT3 (Prop_lut3_I2_O)        0.048     0.275 r  UART/inputBuffer[735]_i_1/O
                         net (fo=1, routed)           0.000     0.275    UART/inputBuffer[735]_i_1_n_0
    SLICE_X49Y70         FDRE                                         r  UART/inputBuffer_reg[735]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/inputBuffer_reg[376]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/inputBuffer_reg[391]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE                         0.000     0.000 r  UART/inputBuffer_reg[376]/C
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART/inputBuffer_reg[376]/Q
                         net (fo=2, routed)           0.087     0.228    UART/inputBuffer[376]
    SLICE_X56Y77         LUT3 (Prop_lut3_I2_O)        0.048     0.276 r  UART/inputBuffer[391]_i_1/O
                         net (fo=1, routed)           0.000     0.276    UART/inputBuffer[391]_i_1_n_0
    SLICE_X56Y77         FDRE                                         r  UART/inputBuffer_reg[391]/D
  -------------------------------------------------------------------    -------------------





