<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LFW615 (RLOOP - AUX PROP UNIT (APU)): COMMON_CODE/RM4/LCCM219__RM4__SYSTEM/rm4_system__private.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="sil3_style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SIL3_LOGO_180X50.BMP"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LFW615 (RLOOP - AUX PROP UNIT (APU))
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rm4__system____private_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rm4_system__private.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rm4__system____private_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file        rm4_system__private.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief       Private defs</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @author      Lachlan Grogan</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @copyright   This file contains proprietary and confidential information of</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *              SIL3 Pty. Ltd. (ACN 123 529 064). This code may be distributed</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *              under a license from SIL3 Pty. Ltd., and may be used, copied</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *              and/or disclosed only pursuant to the terms of that license agreement.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *              This copyright notice must be retained as part of this file at all times.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * @copyright   This file is copyright SIL3 Pty. Ltd. 2003-2016, All Rights Reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * @st_fileID   LCCM219R0.FILE.007</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef RM4_SYSTEM__PRIVATE_H_</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define RM4_SYSTEM__PRIVATE_H_</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    <span class="comment">/* Tcram Register Frame Definition */</span><span class="comment"></span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">    /** @struct tcramBase</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">    *   @brief TCRAM Wrapper Register Frame Definition</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">    *   This type is used to access the TCRAM Wrapper Registers.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">    */</span><span class="comment"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">    /** @typedef tcramBASE_t</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">    *   @brief TCRAM Wrapper Register Frame Type Definition</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">    *   This type is used to access the TCRAM Wrapper Registers.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">    *****************************************************************************/</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structtcram_base.html">   34</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structtcram_base.html">tcramBase</a></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    {</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structtcram_base.html#abc48832b6eee6e0c5059016174590359">   36</a></span>&#160;        Luint32 <a class="code" href="structtcram_base.html#abc48832b6eee6e0c5059016174590359">RAMCTRL</a>;            <span class="comment">/* 0x0000 */</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structtcram_base.html#a384bf158eca662777c2e042a2f7421d0">   37</a></span>&#160;        Luint32 <a class="code" href="structtcram_base.html#a384bf158eca662777c2e042a2f7421d0">RAMTHRESHOLD</a>;      <span class="comment">/* 0x0004 */</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structtcram_base.html#a37516f04260a8b65e6c377c9f48e72cd">   38</a></span>&#160;        Luint32 <a class="code" href="structtcram_base.html#a37516f04260a8b65e6c377c9f48e72cd">RAMOCCUR</a>;           <span class="comment">/* 0x0008 */</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structtcram_base.html#afbf409b554ac86c375ed963c07f367ef">   39</a></span>&#160;        Luint32 <a class="code" href="structtcram_base.html#afbf409b554ac86c375ed963c07f367ef">RAMINTCTRL</a>;     <span class="comment">/* 0x000C */</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structtcram_base.html#afe100924b0026df38bfec419bd50729d">   40</a></span>&#160;        Luint32 <a class="code" href="structtcram_base.html#afe100924b0026df38bfec419bd50729d">RAMERRSTATUS</a>;       <span class="comment">/* 0x0010 */</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structtcram_base.html#a396db19fd74cea30f2e2e956ef487496">   41</a></span>&#160;        Luint32 <a class="code" href="structtcram_base.html#a396db19fd74cea30f2e2e956ef487496">RAMSERRADDR</a>;        <span class="comment">/* 0x0014 */</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structtcram_base.html#a03f54ea0c8f386733636d828a790b4a9">   42</a></span>&#160;        Luint32   <a class="code" href="structtcram_base.html#a03f54ea0c8f386733636d828a790b4a9">rsvd1</a>;            <span class="comment">/* 0x0018 */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structtcram_base.html#a96be5fdb71dbc3db900f630dc81bd0b7">   43</a></span>&#160;        Luint32 <a class="code" href="structtcram_base.html#a96be5fdb71dbc3db900f630dc81bd0b7">RAMUERRADDR</a>;        <span class="comment">/* 0x001C */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structtcram_base.html#a32f8195889a1ec4c7039955c9f2a748c">   44</a></span>&#160;        Luint32   <a class="code" href="structtcram_base.html#a32f8195889a1ec4c7039955c9f2a748c">rsvd2</a>[4U];        <span class="comment">/* 0x0020 */</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structtcram_base.html#ab3bf5eaae4d6b918116ba0ee99a270fd">   45</a></span>&#160;        Luint32 <a class="code" href="structtcram_base.html#ab3bf5eaae4d6b918116ba0ee99a270fd">RAMTEST</a>;            <span class="comment">/* 0x0030 */</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structtcram_base.html#a2c75821a6f0bda493ccf1b6a1e41304d">   46</a></span>&#160;        Luint32   <a class="code" href="structtcram_base.html#a2c75821a6f0bda493ccf1b6a1e41304d">rsvd3</a>;            <span class="comment">/* 0x0034 */</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structtcram_base.html#af2a18d1c5b072117052b772bd8598ee0">   47</a></span>&#160;        Luint32 <a class="code" href="structtcram_base.html#af2a18d1c5b072117052b772bd8598ee0">RAMADDRDECVECT</a>; <span class="comment">/* 0x0038 */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structtcram_base.html#a4f15ef809ab3c4b0400db12543e5624b">   48</a></span>&#160;        Luint32 <a class="code" href="structtcram_base.html#a4f15ef809ab3c4b0400db12543e5624b">RAMPERADDR</a>;        <span class="comment">/* 0x003C */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    } <a class="code" href="rm4__system____private_8h.html#aee62f1c2688662e49cfb374ae10ab38f">tcramBASE_t</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="rm4__system____private_8h.html#a35a4b84abe530e111ae3f78448401496">   51</a></span>&#160;<span class="preprocessor">    #define tcram1REG ((tcramBASE_t *)(0xFFFFF800U))</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="rm4__system____private_8h.html#a5803e75e624e3b5ce1a6d50c68ad34f2">   52</a></span>&#160;<span class="preprocessor">    #define tcram2REG ((tcramBASE_t *)(0xFFFFF900U))</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* System Register Frame 1 Definition */</span><span class="comment"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    /** @struct systemBase1</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">    *   @brief System Register Frame 1 Definition</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    *   This type is used to access the System 1 Registers.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    */</span><span class="comment"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    /** @typedef systemBASE1_t</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">    *   @brief System Register Frame 1 Type Definition</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    *   This type is used to access the System 1 Registers.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">    *****************************************************************************/</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structsystem_base1.html">   68</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structsystem_base1.html">systemBase1</a></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    {</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a9a9a23bed2d84e9a7640ddecef6a1b70">   70</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a9a9a23bed2d84e9a7640ddecef6a1b70">SYSPC1</a>;                 <span class="comment">/* 0x0000 */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a3bece7bf190eb32bdb080068942817a0">   71</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a3bece7bf190eb32bdb080068942817a0">SYSPC2</a>;                 <span class="comment">/* 0x0004 */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a02d77441dd56ade26a4e2a8e9ee45b2d">   72</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a02d77441dd56ade26a4e2a8e9ee45b2d">SYSPC3</a>;                 <span class="comment">/* 0x0008 */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ad54d956835ddf67f525910ff9c3387ec">   73</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ad54d956835ddf67f525910ff9c3387ec">SYSPC4</a>;                 <span class="comment">/* 0x000C */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ae5b13f2b39b5b2e6a3826f9f4b1e612c">   74</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ae5b13f2b39b5b2e6a3826f9f4b1e612c">SYSPC5</a>;                 <span class="comment">/* 0x0010 */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a6ada8cc1f7981deaf75e60462499a31a">   75</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a6ada8cc1f7981deaf75e60462499a31a">SYSPC6</a>;                 <span class="comment">/* 0x0014 */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structsystem_base1.html#abc379560ea588b3732da4da92b785b06">   76</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#abc379560ea588b3732da4da92b785b06">SYSPC7</a>;                 <span class="comment">/* 0x0018 */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a48a02af4476def86d3d8cca24975b6f1">   77</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a48a02af4476def86d3d8cca24975b6f1">SYSPC8</a>;                 <span class="comment">/* 0x001C */</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structsystem_base1.html#acb70d3ddb653365e26beb94b1e0d723a">   78</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#acb70d3ddb653365e26beb94b1e0d723a">SYSPC9</a>;                 <span class="comment">/* 0x0020 */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a8706b1d5f2b93b2831f9d6320a16e34f">   79</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a8706b1d5f2b93b2831f9d6320a16e34f">SSWPLL1</a>;                <span class="comment">/* 0x0024 */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a1e48293a535fb87147b9a6dfefd139bc">   80</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a1e48293a535fb87147b9a6dfefd139bc">SSWPLL2</a>;                <span class="comment">/* 0x0028 */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a672a05ac726496352bfbd88f7b078f80">   81</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a672a05ac726496352bfbd88f7b078f80">SSWPLL3</a>;                <span class="comment">/* 0x002C */</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a3ec473d4eeff34a3565740cbf7c37862">   82</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a3ec473d4eeff34a3565740cbf7c37862">CSDIS</a>;                  <span class="comment">/* 0x0030 */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a3178c2d8d02ec3153555838f4f1e3028">   83</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a3178c2d8d02ec3153555838f4f1e3028">CSDISSET</a>;               <span class="comment">/* 0x0034 */</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a4ad7763084f29c7eb04fa6feeff4dbca">   84</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a4ad7763084f29c7eb04fa6feeff4dbca">CSDISCLR</a>;               <span class="comment">/* 0x0038 */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a86a1532dcff41c23a272ac9db7c91a2a">   85</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a86a1532dcff41c23a272ac9db7c91a2a">CDDIS</a>;                  <span class="comment">/* 0x003C */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a53ed5a4f60fb00d4cf8c20e3d999193d">   86</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a53ed5a4f60fb00d4cf8c20e3d999193d">CDDISSET</a>;               <span class="comment">/* 0x0040 */</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structsystem_base1.html#aabecd47f75337bee4691827fe7785d33">   87</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#aabecd47f75337bee4691827fe7785d33">CDDISCLR</a>;               <span class="comment">/* 0x0044 */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a0f9a6837c95b8c405d63e3c5aedd249c">   88</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a0f9a6837c95b8c405d63e3c5aedd249c">GHVSRC</a>;                 <span class="comment">/* 0x0048 */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ae2bb673047e16a6989dd1f9406aec7e9">   89</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ae2bb673047e16a6989dd1f9406aec7e9">VCLKASRC</a>;               <span class="comment">/* 0x004C */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ab45f64a01268f43c9f6d6f36529e1641">   90</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ab45f64a01268f43c9f6d6f36529e1641">RCLKSRC</a>;                <span class="comment">/* 0x0050 */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a6b1cfefd783c04422d0d3f90b4e4762c">   91</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a6b1cfefd783c04422d0d3f90b4e4762c">CSVSTAT</a>;                <span class="comment">/* 0x0054 */</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a5e9b36ed6521dd342286cc475df81441">   92</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a5e9b36ed6521dd342286cc475df81441">MSTGCR</a>;                 <span class="comment">/* 0x0058 */</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a74f2913ec4d9127102d30ff98e06d5d1">   93</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a74f2913ec4d9127102d30ff98e06d5d1">MINITGCR</a>;               <span class="comment">/* 0x005C */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a47594ce1c77e4193592bac77c0cc1bab">   94</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a47594ce1c77e4193592bac77c0cc1bab">MSINENA</a>;                <span class="comment">/* 0x0060 */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ad870d6d178100675707ee6a8fe08147d">   95</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ad870d6d178100675707ee6a8fe08147d">MSTFAIL</a>;                <span class="comment">/* 0x0064 */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a47f95ad316c1dd1181285c8b1f82e5d4">   96</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a47f95ad316c1dd1181285c8b1f82e5d4">MSTCGSTAT</a>;              <span class="comment">/* 0x0068 */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a3e8004cad2057bde274844e35a57dbc1">   97</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a3e8004cad2057bde274844e35a57dbc1">MINISTAT</a>;               <span class="comment">/* 0x006C */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a46aee1a865d716b37a21fea10c12bee8">   98</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a46aee1a865d716b37a21fea10c12bee8">PLLCTL1</a>;                <span class="comment">/* 0x0070 */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ab3fc497fad154e929e45a5590c2b7e49">   99</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ab3fc497fad154e929e45a5590c2b7e49">PLLCTL2</a>;                <span class="comment">/* 0x0074 */</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a08827ebdd3aff8a3e881deae8c17b88a">  100</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a08827ebdd3aff8a3e881deae8c17b88a">UERFLAG</a>;                <span class="comment">/* 0x0078 */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a4515b6a0f576acdeebb7ad3b00f7e802">  101</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a4515b6a0f576acdeebb7ad3b00f7e802">DIEIDL</a>;                 <span class="comment">/* 0x007C */</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a62258e67422176c6647cf81b89e232a8">  102</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a62258e67422176c6647cf81b89e232a8">DIEIDH</a>;                 <span class="comment">/* 0x0080 */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a0e375d32a7966451b90711ee725c900e">  103</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a0e375d32a7966451b90711ee725c900e">VRCTL</a>;                  <span class="comment">/* 0x0084 */</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a4e384d8079c2ca2e2a5b361663eef85a">  104</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a4e384d8079c2ca2e2a5b361663eef85a">LPOMONCTL</a>;              <span class="comment">/* 0x0088 */</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a660cf032993ab673653287cf27dd37af">  105</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a660cf032993ab673653287cf27dd37af">CLKTEST</a>;                <span class="comment">/* 0x008C */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ad79faf971be67f80e528c6bf9a7dc334">  106</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ad79faf971be67f80e528c6bf9a7dc334">DFTCTRLREG1</a>;            <span class="comment">/* 0x0090 */</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a5b949b0879dd298cf72c6f9332098bcd">  107</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a5b949b0879dd298cf72c6f9332098bcd">DFTCTRLREG2</a>;            <span class="comment">/* 0x0094 */</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a91bc7580c3d2191d67ec6ed379b0a0c6">  108</a></span>&#160;        Luint32   <a class="code" href="structsystem_base1.html#a91bc7580c3d2191d67ec6ed379b0a0c6">u32RM4_SYSBASE1__rsvd1</a>;                <span class="comment">/* 0x0098 */</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structsystem_base1.html#abc6b92470a2460a218e9240d9c79f6cf">  109</a></span>&#160;        Luint32   <a class="code" href="structsystem_base1.html#abc6b92470a2460a218e9240d9c79f6cf">u32RM4_SYSBASE1__rsvd2</a>;                <span class="comment">/* 0x009C */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a48f811681328c03a59b2f2de5ad453d9">  110</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a48f811681328c03a59b2f2de5ad453d9">GPREG1</a>;                 <span class="comment">/* 0x00A0 */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a85d56895f021ac626ce1e133f8b93c11">  111</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a85d56895f021ac626ce1e133f8b93c11">BTRMSEL</a>;                <span class="comment">/* 0x00A4 */</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a2490444c34b393823dae09763061ea6a">  112</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a2490444c34b393823dae09763061ea6a">IMPFASTS</a>;               <span class="comment">/* 0x00A8 */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a0d427a281b0c075e3dd3f15fa82191fc">  113</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a0d427a281b0c075e3dd3f15fa82191fc">IMPFTADD</a>;               <span class="comment">/* 0x00AC */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ac00b903e4558eccc7ba35125b131364e">  114</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ac00b903e4558eccc7ba35125b131364e">SSISR1</a>;                 <span class="comment">/* 0x00B0 */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a8602675841f705feb0a2a673860f7331">  115</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a8602675841f705feb0a2a673860f7331">SSISR2</a>;                 <span class="comment">/* 0x00B4 */</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ae154e771adfc4b580b6e5fc5cc28924a">  116</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ae154e771adfc4b580b6e5fc5cc28924a">SSISR3</a>;                 <span class="comment">/* 0x00B8 */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a1380bd56bc2d7e71267acf40d883831f">  117</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a1380bd56bc2d7e71267acf40d883831f">SSISR4</a>;                 <span class="comment">/* 0x00BC */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ae1624a2743041b49eb70881b10afa8c4">  119</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ae1624a2743041b49eb70881b10afa8c4">RAMGCR</a>;                 <span class="comment">/* 0x00C0 */</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a97d9698000cb22be95269414bba6a421">  120</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a97d9698000cb22be95269414bba6a421">BMMCR1</a>;                 <span class="comment">/* 0x00C4 */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ae05eaa600b2e26d584b990d121abb508">  121</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ae05eaa600b2e26d584b990d121abb508">BMMCR2</a>;                 <span class="comment">/* 0x00C8 ACTUALLY RESERVED*/</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a630c20e5f747e52a5cae0c056f613715">  123</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a630c20e5f747e52a5cae0c056f613715">MMUGCR</a>;                 <span class="comment">/* 0x00CC ACTUALL CPURSTCR CPU Reset Control Register*/</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a8c3d6b282eca8e61658d61ddac38cf1b">  124</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a8c3d6b282eca8e61658d61ddac38cf1b">CLKCNTL</a>;                <span class="comment">/* 0x00D0 */</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structsystem_base1.html#abeaff58ba0650945d386616e77b0348d">  125</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#abeaff58ba0650945d386616e77b0348d">ECPCNTL</a>;                <span class="comment">/* 0x00D4 */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ad7c1f3b6bec14bd2dba442b934bf35dc">  127</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ad7c1f3b6bec14bd2dba442b934bf35dc">DSPGCR</a>;                 <span class="comment">/* 0x00D8 */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structsystem_base1.html#aefde045b86b01a66d95d3b274dc3a0ff">  128</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#aefde045b86b01a66d95d3b274dc3a0ff">DEVCR1</a>;                 <span class="comment">/* 0x00DC */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a8fa3b9fc230bbd54bf91a05281c59d6c">  129</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a8fa3b9fc230bbd54bf91a05281c59d6c">SYSECR</a>;                 <span class="comment">/* 0x00E0 */</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structsystem_base1.html#afed2cb193d4b310a3eb035723aa3e7cc">  130</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#afed2cb193d4b310a3eb035723aa3e7cc">SYSESR</a>;                 <span class="comment">/* 0x00E4 */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a6b7968f69b676498aae8e00232e09c72">  131</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a6b7968f69b676498aae8e00232e09c72">SYSTASR</a>;                <span class="comment">/* 0x00E8 */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structsystem_base1.html#add9834f89ba7bb96b11a7a14ca7b179c">  132</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#add9834f89ba7bb96b11a7a14ca7b179c">GBLSTAT</a>;                <span class="comment">/* 0x00EC */</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="structsystem_base1.html#ae8a2173266446a15d2d3d3a5d76edc09">  133</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#ae8a2173266446a15d2d3d3a5d76edc09">DEV</a>;                    <span class="comment">/* 0x00F0 */</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a22fe243252f4a61e996261bcb6b22d79">  134</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a22fe243252f4a61e996261bcb6b22d79">SSIVEC</a>;                 <span class="comment">/* 0x00F4 */</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structsystem_base1.html#a030f9a9f658b173ac24b99111eb228df">  135</a></span>&#160;        Luint32 <a class="code" href="structsystem_base1.html#a030f9a9f658b173ac24b99111eb228df">SSIF</a>;                   <span class="comment">/* 0x00F8 */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    } <a class="code" href="rm4__system____private_8h.html#aa64745b51530380d4729a449c9df1987">systemBASE1_t</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">    /** @def systemREG1</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">    *   @brief System Register Frame 1 Pointer</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">    *   This pointer is used by the system driver to access the system frame 1 registers.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="rm4__system____private_8h.html#a8c52b62df956810205e4da7a2fd74efa">  144</a></span>&#160;<span class="preprocessor">    #define systemREG1 ((systemBASE1_t *)0xFFFFFF00U)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">    /** @def systemPORT</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">    *   @brief ECLK GIO Port Register Pointer</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">    *   Pointer used by the GIO driver to access I/O PORT of System/Eclk</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">    *   (use the GIO drivers to access the port pins).</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="rm4__system____private_8h.html#a12b48f93d241c382e5a1b25855bc04db">  152</a></span>&#160;<span class="preprocessor">    #define systemPORT ((RM4_GIO__PORT_T *)0xFFFFFF04U)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">/* USER CODE BEGIN (0) */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="comment">/* USER CODE END */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">/* System Register Frame 2 Definition */</span><span class="comment"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">    /** @struct systemBase2</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">    *   @brief System Register Frame 2 Definition</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">    *   This type is used to access the System 2 Registers.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">    */</span><span class="comment"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">    /** @typedef systemBASE2_t</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">    *   @brief System Register Frame 2 Type Definition</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">    *   This type is used to access the System 2 Registers.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">    *****************************************************************************/</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="structsystem_base2.html">  170</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="structsystem_base2.html">systemBase2</a></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    {</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="structsystem_base2.html#abb3fba7eb7bb382956d0ea87bf5a1892">  172</a></span>&#160;        Luint32 <a class="code" href="structsystem_base2.html#abb3fba7eb7bb382956d0ea87bf5a1892">PLLCTL3</a>;        <span class="comment">/* 0x0000 */</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a67885dcad4783fd56398e8e6130ecc7a">  173</a></span>&#160;        Luint32   <a class="code" href="structsystem_base2.html#a67885dcad4783fd56398e8e6130ecc7a">u32RM4_SYSBASE2__rsvd1</a>;        <span class="comment">/* 0x0004 */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a6946c47b9cb8dd9f24b309d238092d6d">  174</a></span>&#160;        Luint32 <a class="code" href="structsystem_base2.html#a6946c47b9cb8dd9f24b309d238092d6d">STCCLKDIV</a>;      <span class="comment">/* 0x0008 */</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="structsystem_base2.html#af176fa4482acaed4771246686b2373a8">  175</a></span>&#160;        Luint32   u32RM4_SYSBASE2__rsvd2[6U];     <span class="comment">/* 0x000C */</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a78a04b997459183474e2ec013a5f6573">  176</a></span>&#160;        Luint32 <a class="code" href="structsystem_base2.html#a78a04b997459183474e2ec013a5f6573">ECPCNTRL0</a>;      <span class="comment">/* 0x0024 */</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a3b9b1e4f86f3f74d93090a3c326d54f1">  177</a></span>&#160;        Luint32   u32RM4_SYSBASE2__rsvd3[5U];     <span class="comment">/* 0x0028 */</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structsystem_base2.html#ad541b1109ca91ae8ae76d307a7b509ac">  178</a></span>&#160;        Luint32 <a class="code" href="structsystem_base2.html#ad541b1109ca91ae8ae76d307a7b509ac">CLK2CNTL</a>;       <span class="comment">/* 0x003C */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a83f369eebbcba22a8e826a94a5b75caf">  179</a></span>&#160;        Luint32 <a class="code" href="structsystem_base2.html#a83f369eebbcba22a8e826a94a5b75caf">VCLKACON1</a>;      <span class="comment">/* 0x0040 */</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="structsystem_base2.html#af741dcaa14c4504831fb4809e7d87aac">  180</a></span>&#160;        Luint32  u32RM4_SYSBASE2__rsvd4[11U];     <span class="comment">/* 0x0044 */</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a698ff1abb2b040aa09efe49e3b4514a0">  181</a></span>&#160;        Luint32  <a class="code" href="structsystem_base2.html#a698ff1abb2b040aa09efe49e3b4514a0">CLKSLIP</a>;       <span class="comment">/* 0x0070 */</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a27bad438b9376671bda67bd8e83c5194">  182</a></span>&#160;        Luint32  u32RM4_SYSBASE2__rsvd5[30U];        <span class="comment">/* 0x0074 */</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a86ba1bd423596f323b86f6c47f71e619">  183</a></span>&#160;        Luint32  <a class="code" href="structsystem_base2.html#a86ba1bd423596f323b86f6c47f71e619">EFC_CTLEN</a>;     <span class="comment">/* 0x00EC */</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a8361128702efdbaa6f00c0cda497de78">  184</a></span>&#160;        Luint32  <a class="code" href="structsystem_base2.html#a8361128702efdbaa6f00c0cda497de78">DIEIDL_REG0</a>;   <span class="comment">/* 0x00F0 */</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structsystem_base2.html#af6d3ebd5f5b719dab455e6423942ee82">  185</a></span>&#160;        Luint32  <a class="code" href="structsystem_base2.html#af6d3ebd5f5b719dab455e6423942ee82">DIEIDH_REG1</a>;   <span class="comment">/* 0x00F4 */</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a0e059770896b6d63144200267ae6552f">  186</a></span>&#160;        Luint32  <a class="code" href="structsystem_base2.html#a0e059770896b6d63144200267ae6552f">DIEIDL_REG2</a>;   <span class="comment">/* 0x00F8 */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structsystem_base2.html#a4b28690633d6a07ce2acecb575960ad7">  187</a></span>&#160;        Luint32  <a class="code" href="structsystem_base2.html#a4b28690633d6a07ce2acecb575960ad7">DIEIDH_REG3</a>;   <span class="comment">/* 0x00FC */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    } <a class="code" href="rm4__system____private_8h.html#a7aed33a3ebd960f14d18dbc551c45073">systemBASE2_t</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">    /** @def systemREG2</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">    *   @brief System Register Frame 2 Pointer</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">    *</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">    *   This pointer is used by the system driver to access the system frame 2 registers.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="rm4__system____private_8h.html#aa7b03254a6e13afea4c05b2fe8b2186b">  195</a></span>&#160;<span class="preprocessor">    #define systemREG2 ((systemBASE2_t *)0xFFFFE100U)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RM4_SYSTEM__PRIVATE_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structsystem_base1_html_a47594ce1c77e4193592bac77c0cc1bab"><div class="ttname"><a href="structsystem_base1.html#a47594ce1c77e4193592bac77c0cc1bab">systemBase1::MSINENA</a></div><div class="ttdeci">Luint32 MSINENA</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:94</div></div>
<div class="ttc" id="rm4__system____private_8h_html_aee62f1c2688662e49cfb374ae10ab38f"><div class="ttname"><a href="rm4__system____private_8h.html#aee62f1c2688662e49cfb374ae10ab38f">tcramBASE_t</a></div><div class="ttdeci">volatile struct tcramBase tcramBASE_t</div><div class="ttdoc">TCRAM Wrapper Register Frame Type Definition. </div></div>
<div class="ttc" id="structsystem_base1_html_ae8a2173266446a15d2d3d3a5d76edc09"><div class="ttname"><a href="structsystem_base1.html#ae8a2173266446a15d2d3d3a5d76edc09">systemBase1::DEV</a></div><div class="ttdeci">Luint32 DEV</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:133</div></div>
<div class="ttc" id="structsystem_base1_html_a48a02af4476def86d3d8cca24975b6f1"><div class="ttname"><a href="structsystem_base1.html#a48a02af4476def86d3d8cca24975b6f1">systemBase1::SYSPC8</a></div><div class="ttdeci">Luint32 SYSPC8</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:77</div></div>
<div class="ttc" id="structsystem_base1_html_a91bc7580c3d2191d67ec6ed379b0a0c6"><div class="ttname"><a href="structsystem_base1.html#a91bc7580c3d2191d67ec6ed379b0a0c6">systemBase1::u32RM4_SYSBASE1__rsvd1</a></div><div class="ttdeci">Luint32 u32RM4_SYSBASE1__rsvd1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:108</div></div>
<div class="ttc" id="structsystem_base1_html_a08827ebdd3aff8a3e881deae8c17b88a"><div class="ttname"><a href="structsystem_base1.html#a08827ebdd3aff8a3e881deae8c17b88a">systemBase1::UERFLAG</a></div><div class="ttdeci">Luint32 UERFLAG</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:100</div></div>
<div class="ttc" id="structsystem_base2_html"><div class="ttname"><a href="structsystem_base2.html">systemBase2</a></div><div class="ttdoc">System Register Frame 2 Definition. </div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:170</div></div>
<div class="ttc" id="structsystem_base1_html_a0f9a6837c95b8c405d63e3c5aedd249c"><div class="ttname"><a href="structsystem_base1.html#a0f9a6837c95b8c405d63e3c5aedd249c">systemBase1::GHVSRC</a></div><div class="ttdeci">Luint32 GHVSRC</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:88</div></div>
<div class="ttc" id="structsystem_base1_html_a630c20e5f747e52a5cae0c056f613715"><div class="ttname"><a href="structsystem_base1.html#a630c20e5f747e52a5cae0c056f613715">systemBase1::MMUGCR</a></div><div class="ttdeci">Luint32 MMUGCR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:123</div></div>
<div class="ttc" id="structsystem_base2_html_a4b28690633d6a07ce2acecb575960ad7"><div class="ttname"><a href="structsystem_base2.html#a4b28690633d6a07ce2acecb575960ad7">systemBase2::DIEIDH_REG3</a></div><div class="ttdeci">Luint32 DIEIDH_REG3</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:187</div></div>
<div class="ttc" id="structsystem_base2_html_a83f369eebbcba22a8e826a94a5b75caf"><div class="ttname"><a href="structsystem_base2.html#a83f369eebbcba22a8e826a94a5b75caf">systemBase2::VCLKACON1</a></div><div class="ttdeci">Luint32 VCLKACON1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:179</div></div>
<div class="ttc" id="structsystem_base1_html_a8602675841f705feb0a2a673860f7331"><div class="ttname"><a href="structsystem_base1.html#a8602675841f705feb0a2a673860f7331">systemBase1::SSISR2</a></div><div class="ttdeci">Luint32 SSISR2</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:115</div></div>
<div class="ttc" id="structsystem_base1_html_ae2bb673047e16a6989dd1f9406aec7e9"><div class="ttname"><a href="structsystem_base1.html#ae2bb673047e16a6989dd1f9406aec7e9">systemBase1::VCLKASRC</a></div><div class="ttdeci">Luint32 VCLKASRC</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:89</div></div>
<div class="ttc" id="structsystem_base1_html_ae05eaa600b2e26d584b990d121abb508"><div class="ttname"><a href="structsystem_base1.html#ae05eaa600b2e26d584b990d121abb508">systemBase1::BMMCR2</a></div><div class="ttdeci">Luint32 BMMCR2</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:121</div></div>
<div class="ttc" id="structsystem_base1_html_ab3fc497fad154e929e45a5590c2b7e49"><div class="ttname"><a href="structsystem_base1.html#ab3fc497fad154e929e45a5590c2b7e49">systemBase1::PLLCTL2</a></div><div class="ttdeci">Luint32 PLLCTL2</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:99</div></div>
<div class="ttc" id="structsystem_base1_html_a5b949b0879dd298cf72c6f9332098bcd"><div class="ttname"><a href="structsystem_base1.html#a5b949b0879dd298cf72c6f9332098bcd">systemBase1::DFTCTRLREG2</a></div><div class="ttdeci">Luint32 DFTCTRLREG2</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:107</div></div>
<div class="ttc" id="structsystem_base1_html_a660cf032993ab673653287cf27dd37af"><div class="ttname"><a href="structsystem_base1.html#a660cf032993ab673653287cf27dd37af">systemBase1::CLKTEST</a></div><div class="ttdeci">Luint32 CLKTEST</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:105</div></div>
<div class="ttc" id="structsystem_base1_html_a62258e67422176c6647cf81b89e232a8"><div class="ttname"><a href="structsystem_base1.html#a62258e67422176c6647cf81b89e232a8">systemBase1::DIEIDH</a></div><div class="ttdeci">Luint32 DIEIDH</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:102</div></div>
<div class="ttc" id="structsystem_base1_html_a97d9698000cb22be95269414bba6a421"><div class="ttname"><a href="structsystem_base1.html#a97d9698000cb22be95269414bba6a421">systemBase1::BMMCR1</a></div><div class="ttdeci">Luint32 BMMCR1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:120</div></div>
<div class="ttc" id="structtcram_base_html_a396db19fd74cea30f2e2e956ef487496"><div class="ttname"><a href="structtcram_base.html#a396db19fd74cea30f2e2e956ef487496">tcramBase::RAMSERRADDR</a></div><div class="ttdeci">Luint32 RAMSERRADDR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:41</div></div>
<div class="ttc" id="structsystem_base1_html_ad870d6d178100675707ee6a8fe08147d"><div class="ttname"><a href="structsystem_base1.html#ad870d6d178100675707ee6a8fe08147d">systemBase1::MSTFAIL</a></div><div class="ttdeci">Luint32 MSTFAIL</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:95</div></div>
<div class="ttc" id="structsystem_base1_html_a5e9b36ed6521dd342286cc475df81441"><div class="ttname"><a href="structsystem_base1.html#a5e9b36ed6521dd342286cc475df81441">systemBase1::MSTGCR</a></div><div class="ttdeci">Luint32 MSTGCR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:92</div></div>
<div class="ttc" id="structtcram_base_html_abc48832b6eee6e0c5059016174590359"><div class="ttname"><a href="structtcram_base.html#abc48832b6eee6e0c5059016174590359">tcramBase::RAMCTRL</a></div><div class="ttdeci">Luint32 RAMCTRL</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:36</div></div>
<div class="ttc" id="structsystem_base1_html_a22fe243252f4a61e996261bcb6b22d79"><div class="ttname"><a href="structsystem_base1.html#a22fe243252f4a61e996261bcb6b22d79">systemBase1::SSIVEC</a></div><div class="ttdeci">Luint32 SSIVEC</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:134</div></div>
<div class="ttc" id="structsystem_base1_html_a8fa3b9fc230bbd54bf91a05281c59d6c"><div class="ttname"><a href="structsystem_base1.html#a8fa3b9fc230bbd54bf91a05281c59d6c">systemBase1::SYSECR</a></div><div class="ttdeci">Luint32 SYSECR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:129</div></div>
<div class="ttc" id="structsystem_base1_html_ae154e771adfc4b580b6e5fc5cc28924a"><div class="ttname"><a href="structsystem_base1.html#ae154e771adfc4b580b6e5fc5cc28924a">systemBase1::SSISR3</a></div><div class="ttdeci">Luint32 SSISR3</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:116</div></div>
<div class="ttc" id="structsystem_base1_html_aefde045b86b01a66d95d3b274dc3a0ff"><div class="ttname"><a href="structsystem_base1.html#aefde045b86b01a66d95d3b274dc3a0ff">systemBase1::DEVCR1</a></div><div class="ttdeci">Luint32 DEVCR1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:128</div></div>
<div class="ttc" id="structsystem_base1_html_a47f95ad316c1dd1181285c8b1f82e5d4"><div class="ttname"><a href="structsystem_base1.html#a47f95ad316c1dd1181285c8b1f82e5d4">systemBase1::MSTCGSTAT</a></div><div class="ttdeci">Luint32 MSTCGSTAT</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:96</div></div>
<div class="ttc" id="structsystem_base1_html_a3ec473d4eeff34a3565740cbf7c37862"><div class="ttname"><a href="structsystem_base1.html#a3ec473d4eeff34a3565740cbf7c37862">systemBase1::CSDIS</a></div><div class="ttdeci">Luint32 CSDIS</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:82</div></div>
<div class="ttc" id="structsystem_base1_html_a2490444c34b393823dae09763061ea6a"><div class="ttname"><a href="structsystem_base1.html#a2490444c34b393823dae09763061ea6a">systemBase1::IMPFASTS</a></div><div class="ttdeci">Luint32 IMPFASTS</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:112</div></div>
<div class="ttc" id="structsystem_base1_html_a4e384d8079c2ca2e2a5b361663eef85a"><div class="ttname"><a href="structsystem_base1.html#a4e384d8079c2ca2e2a5b361663eef85a">systemBase1::LPOMONCTL</a></div><div class="ttdeci">Luint32 LPOMONCTL</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:104</div></div>
<div class="ttc" id="structsystem_base1_html_a53ed5a4f60fb00d4cf8c20e3d999193d"><div class="ttname"><a href="structsystem_base1.html#a53ed5a4f60fb00d4cf8c20e3d999193d">systemBase1::CDDISSET</a></div><div class="ttdeci">Luint32 CDDISSET</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:86</div></div>
<div class="ttc" id="structsystem_base1_html_a6b1cfefd783c04422d0d3f90b4e4762c"><div class="ttname"><a href="structsystem_base1.html#a6b1cfefd783c04422d0d3f90b4e4762c">systemBase1::CSVSTAT</a></div><div class="ttdeci">Luint32 CSVSTAT</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:91</div></div>
<div class="ttc" id="structsystem_base1_html_a0d427a281b0c075e3dd3f15fa82191fc"><div class="ttname"><a href="structsystem_base1.html#a0d427a281b0c075e3dd3f15fa82191fc">systemBase1::IMPFTADD</a></div><div class="ttdeci">Luint32 IMPFTADD</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:113</div></div>
<div class="ttc" id="structsystem_base1_html_a74f2913ec4d9127102d30ff98e06d5d1"><div class="ttname"><a href="structsystem_base1.html#a74f2913ec4d9127102d30ff98e06d5d1">systemBase1::MINITGCR</a></div><div class="ttdeci">Luint32 MINITGCR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:93</div></div>
<div class="ttc" id="rm4__system____private_8h_html_a7aed33a3ebd960f14d18dbc551c45073"><div class="ttname"><a href="rm4__system____private_8h.html#a7aed33a3ebd960f14d18dbc551c45073">systemBASE2_t</a></div><div class="ttdeci">volatile struct systemBase2 systemBASE2_t</div><div class="ttdoc">System Register Frame 2 Type Definition. </div></div>
<div class="ttc" id="structsystem_base1_html_a3178c2d8d02ec3153555838f4f1e3028"><div class="ttname"><a href="structsystem_base1.html#a3178c2d8d02ec3153555838f4f1e3028">systemBase1::CSDISSET</a></div><div class="ttdeci">Luint32 CSDISSET</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:83</div></div>
<div class="ttc" id="structsystem_base1_html_ad54d956835ddf67f525910ff9c3387ec"><div class="ttname"><a href="structsystem_base1.html#ad54d956835ddf67f525910ff9c3387ec">systemBase1::SYSPC4</a></div><div class="ttdeci">Luint32 SYSPC4</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:73</div></div>
<div class="ttc" id="structtcram_base_html_ab3bf5eaae4d6b918116ba0ee99a270fd"><div class="ttname"><a href="structtcram_base.html#ab3bf5eaae4d6b918116ba0ee99a270fd">tcramBase::RAMTEST</a></div><div class="ttdeci">Luint32 RAMTEST</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:45</div></div>
<div class="ttc" id="structsystem_base1_html_a672a05ac726496352bfbd88f7b078f80"><div class="ttname"><a href="structsystem_base1.html#a672a05ac726496352bfbd88f7b078f80">systemBase1::SSWPLL3</a></div><div class="ttdeci">Luint32 SSWPLL3</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:81</div></div>
<div class="ttc" id="structsystem_base1_html_a0e375d32a7966451b90711ee725c900e"><div class="ttname"><a href="structsystem_base1.html#a0e375d32a7966451b90711ee725c900e">systemBase1::VRCTL</a></div><div class="ttdeci">Luint32 VRCTL</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:103</div></div>
<div class="ttc" id="structsystem_base1_html_a8c3d6b282eca8e61658d61ddac38cf1b"><div class="ttname"><a href="structsystem_base1.html#a8c3d6b282eca8e61658d61ddac38cf1b">systemBase1::CLKCNTL</a></div><div class="ttdeci">Luint32 CLKCNTL</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:124</div></div>
<div class="ttc" id="structsystem_base1_html_a4515b6a0f576acdeebb7ad3b00f7e802"><div class="ttname"><a href="structsystem_base1.html#a4515b6a0f576acdeebb7ad3b00f7e802">systemBase1::DIEIDL</a></div><div class="ttdeci">Luint32 DIEIDL</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:101</div></div>
<div class="ttc" id="structsystem_base1_html_a6ada8cc1f7981deaf75e60462499a31a"><div class="ttname"><a href="structsystem_base1.html#a6ada8cc1f7981deaf75e60462499a31a">systemBase1::SYSPC6</a></div><div class="ttdeci">Luint32 SYSPC6</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:75</div></div>
<div class="ttc" id="structsystem_base2_html_ad541b1109ca91ae8ae76d307a7b509ac"><div class="ttname"><a href="structsystem_base2.html#ad541b1109ca91ae8ae76d307a7b509ac">systemBase2::CLK2CNTL</a></div><div class="ttdeci">Luint32 CLK2CNTL</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:178</div></div>
<div class="ttc" id="structsystem_base1_html_ae1624a2743041b49eb70881b10afa8c4"><div class="ttname"><a href="structsystem_base1.html#ae1624a2743041b49eb70881b10afa8c4">systemBase1::RAMGCR</a></div><div class="ttdeci">Luint32 RAMGCR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:119</div></div>
<div class="ttc" id="structsystem_base1_html_a3e8004cad2057bde274844e35a57dbc1"><div class="ttname"><a href="structsystem_base1.html#a3e8004cad2057bde274844e35a57dbc1">systemBase1::MINISTAT</a></div><div class="ttdeci">Luint32 MINISTAT</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:97</div></div>
<div class="ttc" id="structsystem_base1_html_abeaff58ba0650945d386616e77b0348d"><div class="ttname"><a href="structsystem_base1.html#abeaff58ba0650945d386616e77b0348d">systemBase1::ECPCNTL</a></div><div class="ttdeci">Luint32 ECPCNTL</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:125</div></div>
<div class="ttc" id="structsystem_base1_html_a3bece7bf190eb32bdb080068942817a0"><div class="ttname"><a href="structsystem_base1.html#a3bece7bf190eb32bdb080068942817a0">systemBase1::SYSPC2</a></div><div class="ttdeci">Luint32 SYSPC2</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:71</div></div>
<div class="ttc" id="structsystem_base1_html_aabecd47f75337bee4691827fe7785d33"><div class="ttname"><a href="structsystem_base1.html#aabecd47f75337bee4691827fe7785d33">systemBase1::CDDISCLR</a></div><div class="ttdeci">Luint32 CDDISCLR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:87</div></div>
<div class="ttc" id="structsystem_base1_html_a8706b1d5f2b93b2831f9d6320a16e34f"><div class="ttname"><a href="structsystem_base1.html#a8706b1d5f2b93b2831f9d6320a16e34f">systemBase1::SSWPLL1</a></div><div class="ttdeci">Luint32 SSWPLL1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:79</div></div>
<div class="ttc" id="structsystem_base1_html_ad79faf971be67f80e528c6bf9a7dc334"><div class="ttname"><a href="structsystem_base1.html#ad79faf971be67f80e528c6bf9a7dc334">systemBase1::DFTCTRLREG1</a></div><div class="ttdeci">Luint32 DFTCTRLREG1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:106</div></div>
<div class="ttc" id="structsystem_base1_html_a46aee1a865d716b37a21fea10c12bee8"><div class="ttname"><a href="structsystem_base1.html#a46aee1a865d716b37a21fea10c12bee8">systemBase1::PLLCTL1</a></div><div class="ttdeci">Luint32 PLLCTL1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:98</div></div>
<div class="ttc" id="structsystem_base2_html_a67885dcad4783fd56398e8e6130ecc7a"><div class="ttname"><a href="structsystem_base2.html#a67885dcad4783fd56398e8e6130ecc7a">systemBase2::u32RM4_SYSBASE2__rsvd1</a></div><div class="ttdeci">Luint32 u32RM4_SYSBASE2__rsvd1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:173</div></div>
<div class="ttc" id="structtcram_base_html_af2a18d1c5b072117052b772bd8598ee0"><div class="ttname"><a href="structtcram_base.html#af2a18d1c5b072117052b772bd8598ee0">tcramBase::RAMADDRDECVECT</a></div><div class="ttdeci">Luint32 RAMADDRDECVECT</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:47</div></div>
<div class="ttc" id="structsystem_base1_html_abc379560ea588b3732da4da92b785b06"><div class="ttname"><a href="structsystem_base1.html#abc379560ea588b3732da4da92b785b06">systemBase1::SYSPC7</a></div><div class="ttdeci">Luint32 SYSPC7</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:76</div></div>
<div class="ttc" id="structsystem_base1_html_a1e48293a535fb87147b9a6dfefd139bc"><div class="ttname"><a href="structsystem_base1.html#a1e48293a535fb87147b9a6dfefd139bc">systemBase1::SSWPLL2</a></div><div class="ttdeci">Luint32 SSWPLL2</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:80</div></div>
<div class="ttc" id="structsystem_base1_html_abc6b92470a2460a218e9240d9c79f6cf"><div class="ttname"><a href="structsystem_base1.html#abc6b92470a2460a218e9240d9c79f6cf">systemBase1::u32RM4_SYSBASE1__rsvd2</a></div><div class="ttdeci">Luint32 u32RM4_SYSBASE1__rsvd2</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:109</div></div>
<div class="ttc" id="structtcram_base_html_a37516f04260a8b65e6c377c9f48e72cd"><div class="ttname"><a href="structtcram_base.html#a37516f04260a8b65e6c377c9f48e72cd">tcramBase::RAMOCCUR</a></div><div class="ttdeci">Luint32 RAMOCCUR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:38</div></div>
<div class="ttc" id="structsystem_base1_html_ab45f64a01268f43c9f6d6f36529e1641"><div class="ttname"><a href="structsystem_base1.html#ab45f64a01268f43c9f6d6f36529e1641">systemBase1::RCLKSRC</a></div><div class="ttdeci">Luint32 RCLKSRC</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:90</div></div>
<div class="ttc" id="structtcram_base_html_a4f15ef809ab3c4b0400db12543e5624b"><div class="ttname"><a href="structtcram_base.html#a4f15ef809ab3c4b0400db12543e5624b">tcramBase::RAMPERADDR</a></div><div class="ttdeci">Luint32 RAMPERADDR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:48</div></div>
<div class="ttc" id="structsystem_base1_html_acb70d3ddb653365e26beb94b1e0d723a"><div class="ttname"><a href="structsystem_base1.html#acb70d3ddb653365e26beb94b1e0d723a">systemBase1::SYSPC9</a></div><div class="ttdeci">Luint32 SYSPC9</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:78</div></div>
<div class="ttc" id="structsystem_base1_html_a1380bd56bc2d7e71267acf40d883831f"><div class="ttname"><a href="structsystem_base1.html#a1380bd56bc2d7e71267acf40d883831f">systemBase1::SSISR4</a></div><div class="ttdeci">Luint32 SSISR4</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:117</div></div>
<div class="ttc" id="structsystem_base2_html_abb3fba7eb7bb382956d0ea87bf5a1892"><div class="ttname"><a href="structsystem_base2.html#abb3fba7eb7bb382956d0ea87bf5a1892">systemBase2::PLLCTL3</a></div><div class="ttdeci">Luint32 PLLCTL3</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:172</div></div>
<div class="ttc" id="structtcram_base_html_a384bf158eca662777c2e042a2f7421d0"><div class="ttname"><a href="structtcram_base.html#a384bf158eca662777c2e042a2f7421d0">tcramBase::RAMTHRESHOLD</a></div><div class="ttdeci">Luint32 RAMTHRESHOLD</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:37</div></div>
<div class="ttc" id="structsystem_base1_html_a85d56895f021ac626ce1e133f8b93c11"><div class="ttname"><a href="structsystem_base1.html#a85d56895f021ac626ce1e133f8b93c11">systemBase1::BTRMSEL</a></div><div class="ttdeci">Luint32 BTRMSEL</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:111</div></div>
<div class="ttc" id="structsystem_base1_html_a9a9a23bed2d84e9a7640ddecef6a1b70"><div class="ttname"><a href="structsystem_base1.html#a9a9a23bed2d84e9a7640ddecef6a1b70">systemBase1::SYSPC1</a></div><div class="ttdeci">Luint32 SYSPC1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:70</div></div>
<div class="ttc" id="structsystem_base1_html_afed2cb193d4b310a3eb035723aa3e7cc"><div class="ttname"><a href="structsystem_base1.html#afed2cb193d4b310a3eb035723aa3e7cc">systemBase1::SYSESR</a></div><div class="ttdeci">Luint32 SYSESR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:130</div></div>
<div class="ttc" id="structtcram_base_html_afe100924b0026df38bfec419bd50729d"><div class="ttname"><a href="structtcram_base.html#afe100924b0026df38bfec419bd50729d">tcramBase::RAMERRSTATUS</a></div><div class="ttdeci">Luint32 RAMERRSTATUS</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:40</div></div>
<div class="ttc" id="structtcram_base_html_afbf409b554ac86c375ed963c07f367ef"><div class="ttname"><a href="structtcram_base.html#afbf409b554ac86c375ed963c07f367ef">tcramBase::RAMINTCTRL</a></div><div class="ttdeci">Luint32 RAMINTCTRL</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:39</div></div>
<div class="ttc" id="structsystem_base2_html_a86ba1bd423596f323b86f6c47f71e619"><div class="ttname"><a href="structsystem_base2.html#a86ba1bd423596f323b86f6c47f71e619">systemBase2::EFC_CTLEN</a></div><div class="ttdeci">Luint32 EFC_CTLEN</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:183</div></div>
<div class="ttc" id="structtcram_base_html"><div class="ttname"><a href="structtcram_base.html">tcramBase</a></div><div class="ttdoc">TCRAM Wrapper Register Frame Definition. </div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:34</div></div>
<div class="ttc" id="structsystem_base2_html_a8361128702efdbaa6f00c0cda497de78"><div class="ttname"><a href="structsystem_base2.html#a8361128702efdbaa6f00c0cda497de78">systemBase2::DIEIDL_REG0</a></div><div class="ttdeci">Luint32 DIEIDL_REG0</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:184</div></div>
<div class="ttc" id="structtcram_base_html_a32f8195889a1ec4c7039955c9f2a748c"><div class="ttname"><a href="structtcram_base.html#a32f8195889a1ec4c7039955c9f2a748c">tcramBase::rsvd2</a></div><div class="ttdeci">Luint32 rsvd2[4U]</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:44</div></div>
<div class="ttc" id="structsystem_base1_html_a86a1532dcff41c23a272ac9db7c91a2a"><div class="ttname"><a href="structsystem_base1.html#a86a1532dcff41c23a272ac9db7c91a2a">systemBase1::CDDIS</a></div><div class="ttdeci">Luint32 CDDIS</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:85</div></div>
<div class="ttc" id="structtcram_base_html_a2c75821a6f0bda493ccf1b6a1e41304d"><div class="ttname"><a href="structtcram_base.html#a2c75821a6f0bda493ccf1b6a1e41304d">tcramBase::rsvd3</a></div><div class="ttdeci">Luint32 rsvd3</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:46</div></div>
<div class="ttc" id="structsystem_base1_html"><div class="ttname"><a href="structsystem_base1.html">systemBase1</a></div><div class="ttdoc">System Register Frame 1 Definition. </div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:68</div></div>
<div class="ttc" id="structsystem_base2_html_a0e059770896b6d63144200267ae6552f"><div class="ttname"><a href="structsystem_base2.html#a0e059770896b6d63144200267ae6552f">systemBase2::DIEIDL_REG2</a></div><div class="ttdeci">Luint32 DIEIDL_REG2</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:186</div></div>
<div class="ttc" id="structsystem_base1_html_ac00b903e4558eccc7ba35125b131364e"><div class="ttname"><a href="structsystem_base1.html#ac00b903e4558eccc7ba35125b131364e">systemBase1::SSISR1</a></div><div class="ttdeci">Luint32 SSISR1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:114</div></div>
<div class="ttc" id="structsystem_base2_html_af6d3ebd5f5b719dab455e6423942ee82"><div class="ttname"><a href="structsystem_base2.html#af6d3ebd5f5b719dab455e6423942ee82">systemBase2::DIEIDH_REG1</a></div><div class="ttdeci">Luint32 DIEIDH_REG1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:185</div></div>
<div class="ttc" id="structsystem_base1_html_ad7c1f3b6bec14bd2dba442b934bf35dc"><div class="ttname"><a href="structsystem_base1.html#ad7c1f3b6bec14bd2dba442b934bf35dc">systemBase1::DSPGCR</a></div><div class="ttdeci">Luint32 DSPGCR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:127</div></div>
<div class="ttc" id="structsystem_base1_html_ae5b13f2b39b5b2e6a3826f9f4b1e612c"><div class="ttname"><a href="structsystem_base1.html#ae5b13f2b39b5b2e6a3826f9f4b1e612c">systemBase1::SYSPC5</a></div><div class="ttdeci">Luint32 SYSPC5</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:74</div></div>
<div class="ttc" id="structsystem_base1_html_add9834f89ba7bb96b11a7a14ca7b179c"><div class="ttname"><a href="structsystem_base1.html#add9834f89ba7bb96b11a7a14ca7b179c">systemBase1::GBLSTAT</a></div><div class="ttdeci">Luint32 GBLSTAT</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:132</div></div>
<div class="ttc" id="structsystem_base1_html_a030f9a9f658b173ac24b99111eb228df"><div class="ttname"><a href="structsystem_base1.html#a030f9a9f658b173ac24b99111eb228df">systemBase1::SSIF</a></div><div class="ttdeci">Luint32 SSIF</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:135</div></div>
<div class="ttc" id="structtcram_base_html_a03f54ea0c8f386733636d828a790b4a9"><div class="ttname"><a href="structtcram_base.html#a03f54ea0c8f386733636d828a790b4a9">tcramBase::rsvd1</a></div><div class="ttdeci">Luint32 rsvd1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:42</div></div>
<div class="ttc" id="structsystem_base1_html_a48f811681328c03a59b2f2de5ad453d9"><div class="ttname"><a href="structsystem_base1.html#a48f811681328c03a59b2f2de5ad453d9">systemBase1::GPREG1</a></div><div class="ttdeci">Luint32 GPREG1</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:110</div></div>
<div class="ttc" id="structsystem_base1_html_a02d77441dd56ade26a4e2a8e9ee45b2d"><div class="ttname"><a href="structsystem_base1.html#a02d77441dd56ade26a4e2a8e9ee45b2d">systemBase1::SYSPC3</a></div><div class="ttdeci">Luint32 SYSPC3</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:72</div></div>
<div class="ttc" id="structtcram_base_html_a96be5fdb71dbc3db900f630dc81bd0b7"><div class="ttname"><a href="structtcram_base.html#a96be5fdb71dbc3db900f630dc81bd0b7">tcramBase::RAMUERRADDR</a></div><div class="ttdeci">Luint32 RAMUERRADDR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:43</div></div>
<div class="ttc" id="structsystem_base2_html_a698ff1abb2b040aa09efe49e3b4514a0"><div class="ttname"><a href="structsystem_base2.html#a698ff1abb2b040aa09efe49e3b4514a0">systemBase2::CLKSLIP</a></div><div class="ttdeci">Luint32 CLKSLIP</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:181</div></div>
<div class="ttc" id="structsystem_base1_html_a4ad7763084f29c7eb04fa6feeff4dbca"><div class="ttname"><a href="structsystem_base1.html#a4ad7763084f29c7eb04fa6feeff4dbca">systemBase1::CSDISCLR</a></div><div class="ttdeci">Luint32 CSDISCLR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:84</div></div>
<div class="ttc" id="rm4__system____private_8h_html_aa64745b51530380d4729a449c9df1987"><div class="ttname"><a href="rm4__system____private_8h.html#aa64745b51530380d4729a449c9df1987">systemBASE1_t</a></div><div class="ttdeci">volatile struct systemBase1 systemBASE1_t</div><div class="ttdoc">System Register Frame 1 Type Definition. </div></div>
<div class="ttc" id="structsystem_base1_html_a6b7968f69b676498aae8e00232e09c72"><div class="ttname"><a href="structsystem_base1.html#a6b7968f69b676498aae8e00232e09c72">systemBase1::SYSTASR</a></div><div class="ttdeci">Luint32 SYSTASR</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:131</div></div>
<div class="ttc" id="structsystem_base2_html_a78a04b997459183474e2ec013a5f6573"><div class="ttname"><a href="structsystem_base2.html#a78a04b997459183474e2ec013a5f6573">systemBase2::ECPCNTRL0</a></div><div class="ttdeci">Luint32 ECPCNTRL0</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:176</div></div>
<div class="ttc" id="structsystem_base2_html_a6946c47b9cb8dd9f24b309d238092d6d"><div class="ttname"><a href="structsystem_base2.html#a6946c47b9cb8dd9f24b309d238092d6d">systemBase2::STCCLKDIV</a></div><div class="ttdeci">Luint32 STCCLKDIV</div><div class="ttdef"><b>Definition:</b> rm4_system__private.h:174</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2816495b1f5d63754796a37cec6ece7c.html">COMMON_CODE</a></li><li class="navelem"><a class="el" href="dir_07710f0e203861a2cde128d568f0b75e.html">RM4</a></li><li class="navelem"><a class="el" href="dir_e85b551e22aa665c14f9213e055da8c9.html">LCCM219__RM4__SYSTEM</a></li><li class="navelem"><a class="el" href="rm4__system____private_8h.html">rm4_system__private.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
