#Build: Fabric Compiler 2023.2-SP1, Build 147282, Jun 03 13:26 2024
#Install: D:\Pango\PDS_2023.2-SP1\bin
#Application name: pds_shell.exe
#OS: Windows 11 10.0.22631
#Hostname: WORK_BOIKOV
Generated by Fabric Compiler (version 2023.2-SP1 build 147282) at Thu Jun 13 12:25:45 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
route_optimize strategy configuration : 
strategy name : 0
Elaborate the liberty model.

Route Optimize started.
Enter timing driven router mode.
Route thread size: 7
Building routing graph takes 8.35 sec.
Setup STE netlist take 600 msec.
Total nets for routing: 4826.
Total loads for routing: 15924.
Direct connect net size: 342
Build all design net take 122 msec.
Processing design graph takes 0.72 sec.
Delay table total memory: 114.79536438 MB
Route graph total memory: 408.30166531 MB
Route design total memory: 4.53386688 MB
Load route result takes 0.03 sec
Fix Hold Violation Threshold For Clock Path Cross SRB(ps) : 50
Fix Hold Violation Threshold For Clock Path On Clock Tree(ps) : 20
Hold fix to no violation.
    Fix hold iteration 0 takes 0.00 sec
    Fix hold iteration 1 takes 0.02 sec
    Fix hold iteration 2 takes 0.00 sec
    Fix hold iteration 3 takes 0.00 sec
    Fix hold iteration 4 takes 0.02 sec
    Fix hold iteration 5 takes 0.00 sec
    Fix hold iteration 6 takes 0.00 sec
    Step 1.1 finish
    Fix hold iteration 0 takes 0.02 sec
    Fix hold iteration 1 takes 0.00 sec
    Fix hold iteration 2 takes 0.02 sec
    Fix hold iteration 3 takes 0.00 sec
    Fix hold iteration 4 takes 0.00 sec
    Fix hold iteration 5 takes 0.00 sec
    Fix hold iteration 6 takes 0.00 sec
    Step 1.2 finish
Hold fix to threshold
Hold Violation Fix in router takes 3.04 sec.
Sort Original Nets take 0.002 sec
Build solution node for device pins which were mapped to more than one design pin take 0.002 sec
Total net: 4826, route succeed net: 4826
Generate routing result take 0.014 sec
Handle PERMUX permutation take 0.007 sec
Handle const net take 0.000 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.016 sec
Used SRB routing arc is 30136.
W: Timing-4105: The worst slack of endpoint u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[402]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4 of clock CORES|SCANCHAIN_JCLK is 24ps(slow corner), but required hold violation threshold is 50ps.
C: STA-3017: There are 13 clock cross SRB paths do not meet the required hold violation threshold(50ps).
Finish post route takes 0.48 sec.
Total post route takes 12.82 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 840           | 0                  
| Use of BKCL                 | 4        | 7             | 58                 
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 754      | 42050         | 2                  
|   FF                        | 2680     | 336400        | 1                  
|   LUT                       | 1395     | 168200        | 1                  
|   LUT-FF pairs              | 1014     | 168200        | 1                  
|   LUT-CONST                 | 367      | 168200        | 1                  
| Use of CLMS                 | 254      | 18850         | 2                  
|   FF                        | 882      | 150800        | 1                  
|   LUT                       | 503      | 75400         | 1                  
|   LUT-FF pairs              | 321      | 75400         | 1                  
|   LUT-CONST                 | 67       | 75400         | 1                  
|   Distributed RAM           | 8        | 75400         | 1                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 2.5      | 480           | 1                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 2        | 10            | 20                 
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 332      | 36600         | 1                  
| Use of HCKB                 | 9        | 168           | 6                  
|  HCKB dataused              | 5        | 168           | 3                  
|  HCKB-BYPASS                | 7        | 168           | 5                  
| Use of HSSTHP               | 1        | 4             | 25                 
|   HSST_LANE                 | 1        | 16            | 7                  
|   HSST_PLL                  | 1        | 4             | 25                 
| Use of HSSTHP_BUFDS         | 1        | 8             | 13                 
| Use of IO                   | 8        | 500           | 2                  
|   IOBD                      | 5        | 168           | 3                  
|   IOBDHP                    | 0        | 72            | 0                  
|   IOBS                      | 3        | 182           | 2                  
|   IOBSHP                    | 0        | 78            | 0                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOLHP                | 0        | 150           | 0                  
| Use of IOLHP_FIFO           | 0        | 12            | 0                  
|  IOLHP_FIFO-BYPASS          | 0        | 12            | 0                  
| Use of IOLHR                | 7        | 350           | 2                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
|  RCKB-BYPASS                | 0        | 40            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SPAD                 | 2        | 16            | 13                 
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 5        | 32            | 16                 
|  USCM dataused              | 5        | 32            | 16                 
|  USCM-BYPASS                | 1        | 32            | 4                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:12s)
Design 'Main' has been routed successfully.
Saving design to DB.
Action route_optimize: Export DB successfully.
Action route_optimize: Real time elapsed is 0h:0m:29s
Action route_optimize: CPU time elapsed is 0h:0m:2s
Action route_optimize: Process CPU time elapsed is 0h:0m:3s
Action route_optimize: Peak memory pool usage is 2,229 MB

Current time: Thu Jun 13 12:26:12 2024
