-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity a0_dataflow_in_loop_TRA_1 is
port (
    training_id : IN STD_LOGIC_VECTOR (12 downto 0);
    data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    data_V_empty_n : IN STD_LOGIC;
    data_V_read : OUT STD_LOGIC;
    label_local_V_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    label_local_V_0_ce0 : OUT STD_LOGIC;
    label_local_V_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_0_we0 : OUT STD_LOGIC;
    label_local_V_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    label_local_V_0_ce1 : OUT STD_LOGIC;
    label_local_V_0_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_0_we1 : OUT STD_LOGIC;
    label_local_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    label_local_V_1_ce0 : OUT STD_LOGIC;
    label_local_V_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_1_we0 : OUT STD_LOGIC;
    label_local_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    label_local_V_1_ce1 : OUT STD_LOGIC;
    label_local_V_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_1_we1 : OUT STD_LOGIC;
    label_local_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    label_local_V_2_ce0 : OUT STD_LOGIC;
    label_local_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_2_we0 : OUT STD_LOGIC;
    label_local_V_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    label_local_V_2_ce1 : OUT STD_LOGIC;
    label_local_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_2_we1 : OUT STD_LOGIC;
    label_local_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    label_local_V_3_ce0 : OUT STD_LOGIC;
    label_local_V_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_3_we0 : OUT STD_LOGIC;
    label_local_V_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    label_local_V_3_ce1 : OUT STD_LOGIC;
    label_local_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    label_local_V_3_we1 : OUT STD_LOGIC;
    theta_local_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_0_ce0 : OUT STD_LOGIC;
    theta_local_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_0_we0 : OUT STD_LOGIC;
    theta_local_V_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_0_ce1 : OUT STD_LOGIC;
    theta_local_V_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_0_we1 : OUT STD_LOGIC;
    theta_local_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_1_ce0 : OUT STD_LOGIC;
    theta_local_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_1_we0 : OUT STD_LOGIC;
    theta_local_V_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_1_ce1 : OUT STD_LOGIC;
    theta_local_V_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_1_we1 : OUT STD_LOGIC;
    theta_local_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_2_ce0 : OUT STD_LOGIC;
    theta_local_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_2_we0 : OUT STD_LOGIC;
    theta_local_V_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_2_ce1 : OUT STD_LOGIC;
    theta_local_V_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_2_we1 : OUT STD_LOGIC;
    theta_local_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_3_ce0 : OUT STD_LOGIC;
    theta_local_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_3_we0 : OUT STD_LOGIC;
    theta_local_V_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_3_ce1 : OUT STD_LOGIC;
    theta_local_V_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_3_we1 : OUT STD_LOGIC;
    theta_local_V_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_4_ce0 : OUT STD_LOGIC;
    theta_local_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_4_we0 : OUT STD_LOGIC;
    theta_local_V_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_4_ce1 : OUT STD_LOGIC;
    theta_local_V_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_4_we1 : OUT STD_LOGIC;
    theta_local_V_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_5_ce0 : OUT STD_LOGIC;
    theta_local_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_5_we0 : OUT STD_LOGIC;
    theta_local_V_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_5_ce1 : OUT STD_LOGIC;
    theta_local_V_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_5_we1 : OUT STD_LOGIC;
    theta_local_V_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_6_ce0 : OUT STD_LOGIC;
    theta_local_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_6_we0 : OUT STD_LOGIC;
    theta_local_V_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_6_ce1 : OUT STD_LOGIC;
    theta_local_V_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_6_we1 : OUT STD_LOGIC;
    theta_local_V_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_7_ce0 : OUT STD_LOGIC;
    theta_local_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_7_we0 : OUT STD_LOGIC;
    theta_local_V_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_7_ce1 : OUT STD_LOGIC;
    theta_local_V_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_7_we1 : OUT STD_LOGIC;
    theta_local_V_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_8_ce0 : OUT STD_LOGIC;
    theta_local_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_8_we0 : OUT STD_LOGIC;
    theta_local_V_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_8_ce1 : OUT STD_LOGIC;
    theta_local_V_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_8_we1 : OUT STD_LOGIC;
    theta_local_V_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_9_ce0 : OUT STD_LOGIC;
    theta_local_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_9_we0 : OUT STD_LOGIC;
    theta_local_V_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_9_ce1 : OUT STD_LOGIC;
    theta_local_V_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_9_we1 : OUT STD_LOGIC;
    theta_local_V_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_10_ce0 : OUT STD_LOGIC;
    theta_local_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_10_we0 : OUT STD_LOGIC;
    theta_local_V_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_10_ce1 : OUT STD_LOGIC;
    theta_local_V_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_10_we1 : OUT STD_LOGIC;
    theta_local_V_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_11_ce0 : OUT STD_LOGIC;
    theta_local_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_11_we0 : OUT STD_LOGIC;
    theta_local_V_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_11_ce1 : OUT STD_LOGIC;
    theta_local_V_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_11_we1 : OUT STD_LOGIC;
    theta_local_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_12_ce0 : OUT STD_LOGIC;
    theta_local_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_12_we0 : OUT STD_LOGIC;
    theta_local_V_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_12_ce1 : OUT STD_LOGIC;
    theta_local_V_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_12_we1 : OUT STD_LOGIC;
    theta_local_V_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_13_ce0 : OUT STD_LOGIC;
    theta_local_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_13_we0 : OUT STD_LOGIC;
    theta_local_V_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_13_ce1 : OUT STD_LOGIC;
    theta_local_V_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_13_we1 : OUT STD_LOGIC;
    theta_local_V_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_14_ce0 : OUT STD_LOGIC;
    theta_local_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_14_we0 : OUT STD_LOGIC;
    theta_local_V_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_14_ce1 : OUT STD_LOGIC;
    theta_local_V_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_14_we1 : OUT STD_LOGIC;
    theta_local_V_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_15_ce0 : OUT STD_LOGIC;
    theta_local_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_15_we0 : OUT STD_LOGIC;
    theta_local_V_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_15_ce1 : OUT STD_LOGIC;
    theta_local_V_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_15_we1 : OUT STD_LOGIC;
    theta_local_V_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_16_ce0 : OUT STD_LOGIC;
    theta_local_V_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_16_we0 : OUT STD_LOGIC;
    theta_local_V_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_16_ce1 : OUT STD_LOGIC;
    theta_local_V_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_16_we1 : OUT STD_LOGIC;
    theta_local_V_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_17_ce0 : OUT STD_LOGIC;
    theta_local_V_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_17_we0 : OUT STD_LOGIC;
    theta_local_V_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_17_ce1 : OUT STD_LOGIC;
    theta_local_V_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_17_we1 : OUT STD_LOGIC;
    theta_local_V_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_18_ce0 : OUT STD_LOGIC;
    theta_local_V_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_18_we0 : OUT STD_LOGIC;
    theta_local_V_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_18_ce1 : OUT STD_LOGIC;
    theta_local_V_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_18_we1 : OUT STD_LOGIC;
    theta_local_V_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_19_ce0 : OUT STD_LOGIC;
    theta_local_V_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_19_we0 : OUT STD_LOGIC;
    theta_local_V_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_19_ce1 : OUT STD_LOGIC;
    theta_local_V_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_19_we1 : OUT STD_LOGIC;
    theta_local_V_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_20_ce0 : OUT STD_LOGIC;
    theta_local_V_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_20_we0 : OUT STD_LOGIC;
    theta_local_V_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_20_ce1 : OUT STD_LOGIC;
    theta_local_V_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_20_we1 : OUT STD_LOGIC;
    theta_local_V_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_21_ce0 : OUT STD_LOGIC;
    theta_local_V_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_21_we0 : OUT STD_LOGIC;
    theta_local_V_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_21_ce1 : OUT STD_LOGIC;
    theta_local_V_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_21_we1 : OUT STD_LOGIC;
    theta_local_V_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_22_ce0 : OUT STD_LOGIC;
    theta_local_V_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_22_we0 : OUT STD_LOGIC;
    theta_local_V_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_22_ce1 : OUT STD_LOGIC;
    theta_local_V_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_22_we1 : OUT STD_LOGIC;
    theta_local_V_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_23_ce0 : OUT STD_LOGIC;
    theta_local_V_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_23_we0 : OUT STD_LOGIC;
    theta_local_V_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_23_ce1 : OUT STD_LOGIC;
    theta_local_V_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_23_we1 : OUT STD_LOGIC;
    theta_local_V_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_24_ce0 : OUT STD_LOGIC;
    theta_local_V_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_24_we0 : OUT STD_LOGIC;
    theta_local_V_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_24_ce1 : OUT STD_LOGIC;
    theta_local_V_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_24_we1 : OUT STD_LOGIC;
    theta_local_V_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_25_ce0 : OUT STD_LOGIC;
    theta_local_V_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_25_we0 : OUT STD_LOGIC;
    theta_local_V_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_25_ce1 : OUT STD_LOGIC;
    theta_local_V_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_25_we1 : OUT STD_LOGIC;
    theta_local_V_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_26_ce0 : OUT STD_LOGIC;
    theta_local_V_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_26_we0 : OUT STD_LOGIC;
    theta_local_V_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_26_ce1 : OUT STD_LOGIC;
    theta_local_V_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_26_we1 : OUT STD_LOGIC;
    theta_local_V_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_27_ce0 : OUT STD_LOGIC;
    theta_local_V_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_27_we0 : OUT STD_LOGIC;
    theta_local_V_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_27_ce1 : OUT STD_LOGIC;
    theta_local_V_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_27_we1 : OUT STD_LOGIC;
    theta_local_V_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_28_ce0 : OUT STD_LOGIC;
    theta_local_V_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_28_we0 : OUT STD_LOGIC;
    theta_local_V_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_28_ce1 : OUT STD_LOGIC;
    theta_local_V_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_28_we1 : OUT STD_LOGIC;
    theta_local_V_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_29_ce0 : OUT STD_LOGIC;
    theta_local_V_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_29_we0 : OUT STD_LOGIC;
    theta_local_V_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_29_ce1 : OUT STD_LOGIC;
    theta_local_V_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_29_we1 : OUT STD_LOGIC;
    theta_local_V_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_30_ce0 : OUT STD_LOGIC;
    theta_local_V_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_30_we0 : OUT STD_LOGIC;
    theta_local_V_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_30_ce1 : OUT STD_LOGIC;
    theta_local_V_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_30_we1 : OUT STD_LOGIC;
    theta_local_V_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_31_ce0 : OUT STD_LOGIC;
    theta_local_V_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_31_we0 : OUT STD_LOGIC;
    theta_local_V_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    theta_local_V_31_ce1 : OUT STD_LOGIC;
    theta_local_V_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    theta_local_V_31_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    training_id_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of a0_dataflow_in_loop_TRA_1 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal dataflow_in_loop_TRA_2_U0_ap_start : STD_LOGIC;
    signal dataflow_in_loop_TRA_2_U0_ap_done : STD_LOGIC;
    signal dataflow_in_loop_TRA_2_U0_ap_continue : STD_LOGIC;
    signal dataflow_in_loop_TRA_2_U0_ap_idle : STD_LOGIC;
    signal dataflow_in_loop_TRA_2_U0_ap_ready : STD_LOGIC;
    signal dataflow_in_loop_TRA_2_U0_start_out : STD_LOGIC;
    signal dataflow_in_loop_TRA_2_U0_start_write : STD_LOGIC;
    signal dataflow_in_loop_TRA_2_U0_training_id_out_din : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_TRA_2_U0_training_id_out_write : STD_LOGIC;
    signal dataflow_in_loop_TRA_1_1_U0_ap_start : STD_LOGIC;
    signal dataflow_in_loop_TRA_1_1_U0_ap_done : STD_LOGIC;
    signal dataflow_in_loop_TRA_1_1_U0_ap_continue : STD_LOGIC;
    signal dataflow_in_loop_TRA_1_1_U0_ap_idle : STD_LOGIC;
    signal dataflow_in_loop_TRA_1_1_U0_ap_ready : STD_LOGIC;
    signal dataflow_in_loop_TRA_1_1_U0_training_id_read : STD_LOGIC;
    signal dataflow_in_loop_TRA_1_1_U0_training_id_out_din : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_TRA_1_1_U0_training_id_out_write : STD_LOGIC;
    signal dataflow_in_loop_TRA_1_1_U0_training_id_out1_din : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_TRA_1_1_U0_training_id_out1_write : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_ap_start : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_ap_done : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_ap_continue : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_ap_idle : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_ap_ready : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_return_r : STD_LOGIC_VECTOR (7 downto 0);
    signal aesl_mux_load_4_1125_U0_return_r_ap_vld : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_label_local_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal aesl_mux_load_4_1125_U0_label_local_V_0_ce0 : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_label_local_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal aesl_mux_load_4_1125_U0_label_local_V_1_ce0 : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_label_local_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal aesl_mux_load_4_1125_U0_label_local_V_2_ce0 : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_label_local_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal aesl_mux_load_4_1125_U0_label_local_V_3_ce0 : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_training_id_read : STD_LOGIC;
    signal ap_channel_done_p_channel : STD_LOGIC;
    signal p_channel_full_n : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_ap_start : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_ap_done : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_ap_continue : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_ap_idle : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_ap_ready : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_data_V_read : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_0_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_0_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_1_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_1_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_10_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_10_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_11_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_11_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_12_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_12_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_13_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_13_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_14_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_14_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_15_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_15_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_16_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_16_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_16_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_17_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_17_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_17_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_18_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_18_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_18_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_19_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_19_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_19_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_2_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_2_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_20_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_20_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_20_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_21_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_21_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_21_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_22_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_22_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_22_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_23_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_23_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_23_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_24_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_24_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_24_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_25_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_25_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_25_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_26_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_26_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_26_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_27_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_27_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_27_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_28_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_28_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_28_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_29_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_29_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_29_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_3_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_3_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_30_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_30_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_30_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_31_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_31_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_31_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_4_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_4_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_5_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_5_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_6_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_6_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_7_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_7_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_8_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_8_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal READ_TRAINING_DATA_p_U0_training_instance_V_9_ce0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_9_we0 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_training_instance_V_9 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_9 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_8 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_8 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_7 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_7 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_6 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_6 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_5 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_5 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_4 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_4 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_31 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_31 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_30 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_30 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_3 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_3 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_29 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_29 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_28 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_28 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_27 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_27 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_26 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_26 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_25 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_25 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_24 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_24 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_23 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_23 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_22 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_22 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_21 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_21 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_20 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_20 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_2 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_2 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_19 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_19 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_18 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_18 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_17 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_17 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_16 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_16 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_15 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_15 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_14 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_14 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_13 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_13 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_12 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_12 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_11 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_11 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_10 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_10 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_1 : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_1 : STD_LOGIC;
    signal ap_channel_done_training_instance_V_s : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_training_instance_V_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_training_instance_V_s : STD_LOGIC := '0';
    signal ap_sync_channel_write_training_instance_V_s : STD_LOGIC;
    signal compute_U0_ap_start : STD_LOGIC;
    signal compute_U0_ap_done : STD_LOGIC;
    signal compute_U0_ap_continue : STD_LOGIC;
    signal compute_U0_ap_idle : STD_LOGIC;
    signal compute_U0_ap_ready : STD_LOGIC;
    signal compute_U0_theta_local_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_0_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_0_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_0_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_0_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_1_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_1_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_1_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_1_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_1_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_1_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_2_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_2_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_2_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_2_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_2_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_2_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_3_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_3_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_3_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_3_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_3_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_3_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_4_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_4_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_4_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_4_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_4_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_5_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_5_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_5_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_5_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_5_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_5_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_6_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_6_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_6_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_6_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_6_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_6_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_7_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_7_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_7_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_7_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_7_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_7_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_8_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_8_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_8_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_8_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_8_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_8_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_9_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_9_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_9_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_9_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_9_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_9_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_10_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_10_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_10_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_10_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_10_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_10_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_11_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_11_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_11_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_11_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_11_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_11_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_12_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_12_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_12_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_12_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_12_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_12_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_13_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_13_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_13_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_13_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_13_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_13_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_14_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_14_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_14_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_14_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_14_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_14_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_15_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_15_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_15_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_15_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_15_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_15_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_16_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_16_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_16_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_16_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_16_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_16_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_17_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_17_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_17_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_17_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_17_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_17_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_18_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_18_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_18_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_18_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_18_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_18_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_19_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_19_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_19_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_19_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_19_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_19_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_20_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_20_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_20_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_20_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_20_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_20_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_21_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_21_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_21_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_21_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_21_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_21_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_22_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_22_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_22_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_22_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_22_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_22_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_23_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_23_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_23_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_23_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_23_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_23_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_24_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_24_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_24_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_24_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_24_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_24_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_25_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_25_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_25_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_25_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_25_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_25_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_26_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_26_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_26_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_26_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_26_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_26_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_27_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_27_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_27_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_27_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_27_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_27_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_28_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_28_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_28_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_28_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_28_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_28_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_29_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_29_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_29_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_29_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_29_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_29_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_30_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_30_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_30_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_30_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_30_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_30_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_theta_local_31_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_31_V_ce0 : STD_LOGIC;
    signal compute_U0_theta_local_31_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_theta_local_31_V_ce1 : STD_LOGIC;
    signal compute_U0_theta_local_31_V_we1 : STD_LOGIC;
    signal compute_U0_theta_local_31_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal compute_U0_training_instance_V_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_s_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_1_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_2_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_3_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_4_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_5_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_6_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_7_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_8_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_9_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_10_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_11_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_12_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_13_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_14_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_15_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_16_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_17_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_18_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_19_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_20_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_21_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_22_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_23_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_24_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_25_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_26_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_27_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_28_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_29_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_30_ce0 : STD_LOGIC;
    signal compute_U0_training_instance_V_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal compute_U0_training_instance_V_31_ce0 : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal training_instance_V_s_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_s_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_s_i_full_n : STD_LOGIC;
    signal training_instance_V_s_t_empty_n : STD_LOGIC;
    signal training_instance_V_1_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_1_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_1_i_full_n : STD_LOGIC;
    signal training_instance_V_1_t_empty_n : STD_LOGIC;
    signal training_instance_V_10_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_10_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_10_i_full_n : STD_LOGIC;
    signal training_instance_V_10_t_empty_n : STD_LOGIC;
    signal training_instance_V_11_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_11_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_11_i_full_n : STD_LOGIC;
    signal training_instance_V_11_t_empty_n : STD_LOGIC;
    signal training_instance_V_12_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_12_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_12_i_full_n : STD_LOGIC;
    signal training_instance_V_12_t_empty_n : STD_LOGIC;
    signal training_instance_V_13_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_13_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_13_i_full_n : STD_LOGIC;
    signal training_instance_V_13_t_empty_n : STD_LOGIC;
    signal training_instance_V_14_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_14_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_14_i_full_n : STD_LOGIC;
    signal training_instance_V_14_t_empty_n : STD_LOGIC;
    signal training_instance_V_15_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_15_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_15_i_full_n : STD_LOGIC;
    signal training_instance_V_15_t_empty_n : STD_LOGIC;
    signal training_instance_V_16_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_16_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_16_i_full_n : STD_LOGIC;
    signal training_instance_V_16_t_empty_n : STD_LOGIC;
    signal training_instance_V_17_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_17_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_17_i_full_n : STD_LOGIC;
    signal training_instance_V_17_t_empty_n : STD_LOGIC;
    signal training_instance_V_18_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_18_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_18_i_full_n : STD_LOGIC;
    signal training_instance_V_18_t_empty_n : STD_LOGIC;
    signal training_instance_V_19_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_19_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_19_i_full_n : STD_LOGIC;
    signal training_instance_V_19_t_empty_n : STD_LOGIC;
    signal training_instance_V_2_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_2_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_2_i_full_n : STD_LOGIC;
    signal training_instance_V_2_t_empty_n : STD_LOGIC;
    signal training_instance_V_20_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_20_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_20_i_full_n : STD_LOGIC;
    signal training_instance_V_20_t_empty_n : STD_LOGIC;
    signal training_instance_V_21_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_21_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_21_i_full_n : STD_LOGIC;
    signal training_instance_V_21_t_empty_n : STD_LOGIC;
    signal training_instance_V_22_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_22_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_22_i_full_n : STD_LOGIC;
    signal training_instance_V_22_t_empty_n : STD_LOGIC;
    signal training_instance_V_23_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_23_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_23_i_full_n : STD_LOGIC;
    signal training_instance_V_23_t_empty_n : STD_LOGIC;
    signal training_instance_V_24_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_24_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_24_i_full_n : STD_LOGIC;
    signal training_instance_V_24_t_empty_n : STD_LOGIC;
    signal training_instance_V_25_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_25_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_25_i_full_n : STD_LOGIC;
    signal training_instance_V_25_t_empty_n : STD_LOGIC;
    signal training_instance_V_26_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_26_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_26_i_full_n : STD_LOGIC;
    signal training_instance_V_26_t_empty_n : STD_LOGIC;
    signal training_instance_V_27_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_27_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_27_i_full_n : STD_LOGIC;
    signal training_instance_V_27_t_empty_n : STD_LOGIC;
    signal training_instance_V_28_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_28_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_28_i_full_n : STD_LOGIC;
    signal training_instance_V_28_t_empty_n : STD_LOGIC;
    signal training_instance_V_29_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_29_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_29_i_full_n : STD_LOGIC;
    signal training_instance_V_29_t_empty_n : STD_LOGIC;
    signal training_instance_V_3_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_3_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_3_i_full_n : STD_LOGIC;
    signal training_instance_V_3_t_empty_n : STD_LOGIC;
    signal training_instance_V_30_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_30_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_30_i_full_n : STD_LOGIC;
    signal training_instance_V_30_t_empty_n : STD_LOGIC;
    signal training_instance_V_31_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_31_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_31_i_full_n : STD_LOGIC;
    signal training_instance_V_31_t_empty_n : STD_LOGIC;
    signal training_instance_V_4_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_4_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_4_i_full_n : STD_LOGIC;
    signal training_instance_V_4_t_empty_n : STD_LOGIC;
    signal training_instance_V_5_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_5_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_5_i_full_n : STD_LOGIC;
    signal training_instance_V_5_t_empty_n : STD_LOGIC;
    signal training_instance_V_6_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_6_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_6_i_full_n : STD_LOGIC;
    signal training_instance_V_6_t_empty_n : STD_LOGIC;
    signal training_instance_V_7_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_7_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_7_i_full_n : STD_LOGIC;
    signal training_instance_V_7_t_empty_n : STD_LOGIC;
    signal training_instance_V_8_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_8_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_8_i_full_n : STD_LOGIC;
    signal training_instance_V_8_t_empty_n : STD_LOGIC;
    signal training_instance_V_9_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_9_t_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal training_instance_V_9_i_full_n : STD_LOGIC;
    signal training_instance_V_9_t_empty_n : STD_LOGIC;
    signal training_id_c2_full_n : STD_LOGIC;
    signal training_id_c2_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal training_id_c2_empty_n : STD_LOGIC;
    signal training_id_c_full_n : STD_LOGIC;
    signal training_id_c_dout : STD_LOGIC_VECTOR (12 downto 0);
    signal training_id_c_empty_n : STD_LOGIC;
    signal p_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal p_channel_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_dataflow_in_loop_TRA_2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_dataflow_in_loop_TRA_2_U0_ap_ready : STD_LOGIC;
    signal dataflow_in_loop_TRA_2_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_READ_TRAINING_DATA_p_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_READ_TRAINING_DATA_p_U0_ap_ready : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_aesl_mux_load_4_1125_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_aesl_mux_load_4_1125_U0_ap_ready : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_compute_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_compute_U0_ap_ready : STD_LOGIC;
    signal compute_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_dataflow_in_loop_TRA_1_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dataflow_in_loop_TRA_1_1_U0_full_n : STD_LOGIC;
    signal start_for_dataflow_in_loop_TRA_1_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dataflow_in_loop_TRA_1_1_U0_empty_n : STD_LOGIC;
    signal dataflow_in_loop_TRA_1_1_U0_start_full_n : STD_LOGIC;
    signal dataflow_in_loop_TRA_1_1_U0_start_write : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_start_full_n : STD_LOGIC;
    signal aesl_mux_load_4_1125_U0_start_write : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_start_full_n : STD_LOGIC;
    signal READ_TRAINING_DATA_p_U0_start_write : STD_LOGIC;
    signal compute_U0_start_full_n : STD_LOGIC;
    signal compute_U0_start_write : STD_LOGIC;

    component a0_dataflow_in_loop_TRA_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        training_id : IN STD_LOGIC_VECTOR (12 downto 0);
        training_id_out_din : OUT STD_LOGIC_VECTOR (12 downto 0);
        training_id_out_full_n : IN STD_LOGIC;
        training_id_out_write : OUT STD_LOGIC );
    end component;


    component a0_dataflow_in_loop_TRA_1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        training_id_dout : IN STD_LOGIC_VECTOR (12 downto 0);
        training_id_empty_n : IN STD_LOGIC;
        training_id_read : OUT STD_LOGIC;
        training_id_out_din : OUT STD_LOGIC_VECTOR (12 downto 0);
        training_id_out_full_n : IN STD_LOGIC;
        training_id_out_write : OUT STD_LOGIC;
        training_id_out1_din : OUT STD_LOGIC_VECTOR (12 downto 0);
        training_id_out1_full_n : IN STD_LOGIC;
        training_id_out1_write : OUT STD_LOGIC );
    end component;


    component a0_aesl_mux_load_4_1125 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        return_r : OUT STD_LOGIC_VECTOR (7 downto 0);
        return_r_ap_vld : OUT STD_LOGIC;
        label_local_V_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        label_local_V_0_ce0 : OUT STD_LOGIC;
        label_local_V_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        label_local_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        label_local_V_1_ce0 : OUT STD_LOGIC;
        label_local_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        label_local_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        label_local_V_2_ce0 : OUT STD_LOGIC;
        label_local_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        label_local_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        label_local_V_3_ce0 : OUT STD_LOGIC;
        label_local_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        training_id_dout : IN STD_LOGIC_VECTOR (12 downto 0);
        training_id_empty_n : IN STD_LOGIC;
        training_id_read : OUT STD_LOGIC );
    end component;


    component a0_READ_TRAINING_DATA_p IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        data_V_empty_n : IN STD_LOGIC;
        data_V_read : OUT STD_LOGIC;
        training_instance_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_0_ce0 : OUT STD_LOGIC;
        training_instance_V_0_we0 : OUT STD_LOGIC;
        training_instance_V_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_1_ce0 : OUT STD_LOGIC;
        training_instance_V_1_we0 : OUT STD_LOGIC;
        training_instance_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_10_ce0 : OUT STD_LOGIC;
        training_instance_V_10_we0 : OUT STD_LOGIC;
        training_instance_V_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_11_ce0 : OUT STD_LOGIC;
        training_instance_V_11_we0 : OUT STD_LOGIC;
        training_instance_V_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_12_ce0 : OUT STD_LOGIC;
        training_instance_V_12_we0 : OUT STD_LOGIC;
        training_instance_V_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_13_ce0 : OUT STD_LOGIC;
        training_instance_V_13_we0 : OUT STD_LOGIC;
        training_instance_V_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_14_ce0 : OUT STD_LOGIC;
        training_instance_V_14_we0 : OUT STD_LOGIC;
        training_instance_V_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_15_ce0 : OUT STD_LOGIC;
        training_instance_V_15_we0 : OUT STD_LOGIC;
        training_instance_V_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_16_ce0 : OUT STD_LOGIC;
        training_instance_V_16_we0 : OUT STD_LOGIC;
        training_instance_V_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_17_ce0 : OUT STD_LOGIC;
        training_instance_V_17_we0 : OUT STD_LOGIC;
        training_instance_V_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_18_ce0 : OUT STD_LOGIC;
        training_instance_V_18_we0 : OUT STD_LOGIC;
        training_instance_V_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_19_ce0 : OUT STD_LOGIC;
        training_instance_V_19_we0 : OUT STD_LOGIC;
        training_instance_V_19_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_2_ce0 : OUT STD_LOGIC;
        training_instance_V_2_we0 : OUT STD_LOGIC;
        training_instance_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_20_ce0 : OUT STD_LOGIC;
        training_instance_V_20_we0 : OUT STD_LOGIC;
        training_instance_V_20_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_21_ce0 : OUT STD_LOGIC;
        training_instance_V_21_we0 : OUT STD_LOGIC;
        training_instance_V_21_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_22_ce0 : OUT STD_LOGIC;
        training_instance_V_22_we0 : OUT STD_LOGIC;
        training_instance_V_22_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_23_ce0 : OUT STD_LOGIC;
        training_instance_V_23_we0 : OUT STD_LOGIC;
        training_instance_V_23_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_24_ce0 : OUT STD_LOGIC;
        training_instance_V_24_we0 : OUT STD_LOGIC;
        training_instance_V_24_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_25_ce0 : OUT STD_LOGIC;
        training_instance_V_25_we0 : OUT STD_LOGIC;
        training_instance_V_25_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_26_ce0 : OUT STD_LOGIC;
        training_instance_V_26_we0 : OUT STD_LOGIC;
        training_instance_V_26_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_27_ce0 : OUT STD_LOGIC;
        training_instance_V_27_we0 : OUT STD_LOGIC;
        training_instance_V_27_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_28_ce0 : OUT STD_LOGIC;
        training_instance_V_28_we0 : OUT STD_LOGIC;
        training_instance_V_28_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_29_ce0 : OUT STD_LOGIC;
        training_instance_V_29_we0 : OUT STD_LOGIC;
        training_instance_V_29_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_3_ce0 : OUT STD_LOGIC;
        training_instance_V_3_we0 : OUT STD_LOGIC;
        training_instance_V_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_30_ce0 : OUT STD_LOGIC;
        training_instance_V_30_we0 : OUT STD_LOGIC;
        training_instance_V_30_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_31_ce0 : OUT STD_LOGIC;
        training_instance_V_31_we0 : OUT STD_LOGIC;
        training_instance_V_31_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_4_ce0 : OUT STD_LOGIC;
        training_instance_V_4_we0 : OUT STD_LOGIC;
        training_instance_V_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_5_ce0 : OUT STD_LOGIC;
        training_instance_V_5_we0 : OUT STD_LOGIC;
        training_instance_V_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_6_ce0 : OUT STD_LOGIC;
        training_instance_V_6_we0 : OUT STD_LOGIC;
        training_instance_V_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_7_ce0 : OUT STD_LOGIC;
        training_instance_V_7_we0 : OUT STD_LOGIC;
        training_instance_V_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_8_ce0 : OUT STD_LOGIC;
        training_instance_V_8_we0 : OUT STD_LOGIC;
        training_instance_V_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_9_ce0 : OUT STD_LOGIC;
        training_instance_V_9_we0 : OUT STD_LOGIC;
        training_instance_V_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component a0_compute IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        theta_local_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_0_V_ce0 : OUT STD_LOGIC;
        theta_local_0_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_0_V_ce1 : OUT STD_LOGIC;
        theta_local_0_V_we1 : OUT STD_LOGIC;
        theta_local_0_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_1_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_1_V_ce0 : OUT STD_LOGIC;
        theta_local_1_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_1_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_1_V_ce1 : OUT STD_LOGIC;
        theta_local_1_V_we1 : OUT STD_LOGIC;
        theta_local_1_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_2_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_2_V_ce0 : OUT STD_LOGIC;
        theta_local_2_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_2_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_2_V_ce1 : OUT STD_LOGIC;
        theta_local_2_V_we1 : OUT STD_LOGIC;
        theta_local_2_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_3_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_3_V_ce0 : OUT STD_LOGIC;
        theta_local_3_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_3_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_3_V_ce1 : OUT STD_LOGIC;
        theta_local_3_V_we1 : OUT STD_LOGIC;
        theta_local_3_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_4_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_4_V_ce0 : OUT STD_LOGIC;
        theta_local_4_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_4_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_4_V_ce1 : OUT STD_LOGIC;
        theta_local_4_V_we1 : OUT STD_LOGIC;
        theta_local_4_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_5_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_5_V_ce0 : OUT STD_LOGIC;
        theta_local_5_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_5_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_5_V_ce1 : OUT STD_LOGIC;
        theta_local_5_V_we1 : OUT STD_LOGIC;
        theta_local_5_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_6_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_6_V_ce0 : OUT STD_LOGIC;
        theta_local_6_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_6_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_6_V_ce1 : OUT STD_LOGIC;
        theta_local_6_V_we1 : OUT STD_LOGIC;
        theta_local_6_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_7_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_7_V_ce0 : OUT STD_LOGIC;
        theta_local_7_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_7_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_7_V_ce1 : OUT STD_LOGIC;
        theta_local_7_V_we1 : OUT STD_LOGIC;
        theta_local_7_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_8_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_8_V_ce0 : OUT STD_LOGIC;
        theta_local_8_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_8_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_8_V_ce1 : OUT STD_LOGIC;
        theta_local_8_V_we1 : OUT STD_LOGIC;
        theta_local_8_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_9_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_9_V_ce0 : OUT STD_LOGIC;
        theta_local_9_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_9_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_9_V_ce1 : OUT STD_LOGIC;
        theta_local_9_V_we1 : OUT STD_LOGIC;
        theta_local_9_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_10_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_10_V_ce0 : OUT STD_LOGIC;
        theta_local_10_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_10_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_10_V_ce1 : OUT STD_LOGIC;
        theta_local_10_V_we1 : OUT STD_LOGIC;
        theta_local_10_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_11_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_11_V_ce0 : OUT STD_LOGIC;
        theta_local_11_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_11_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_11_V_ce1 : OUT STD_LOGIC;
        theta_local_11_V_we1 : OUT STD_LOGIC;
        theta_local_11_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_12_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_12_V_ce0 : OUT STD_LOGIC;
        theta_local_12_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_12_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_12_V_ce1 : OUT STD_LOGIC;
        theta_local_12_V_we1 : OUT STD_LOGIC;
        theta_local_12_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_13_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_13_V_ce0 : OUT STD_LOGIC;
        theta_local_13_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_13_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_13_V_ce1 : OUT STD_LOGIC;
        theta_local_13_V_we1 : OUT STD_LOGIC;
        theta_local_13_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_14_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_14_V_ce0 : OUT STD_LOGIC;
        theta_local_14_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_14_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_14_V_ce1 : OUT STD_LOGIC;
        theta_local_14_V_we1 : OUT STD_LOGIC;
        theta_local_14_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_15_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_15_V_ce0 : OUT STD_LOGIC;
        theta_local_15_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_15_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_15_V_ce1 : OUT STD_LOGIC;
        theta_local_15_V_we1 : OUT STD_LOGIC;
        theta_local_15_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_16_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_16_V_ce0 : OUT STD_LOGIC;
        theta_local_16_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_16_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_16_V_ce1 : OUT STD_LOGIC;
        theta_local_16_V_we1 : OUT STD_LOGIC;
        theta_local_16_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_17_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_17_V_ce0 : OUT STD_LOGIC;
        theta_local_17_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_17_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_17_V_ce1 : OUT STD_LOGIC;
        theta_local_17_V_we1 : OUT STD_LOGIC;
        theta_local_17_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_18_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_18_V_ce0 : OUT STD_LOGIC;
        theta_local_18_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_18_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_18_V_ce1 : OUT STD_LOGIC;
        theta_local_18_V_we1 : OUT STD_LOGIC;
        theta_local_18_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_19_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_19_V_ce0 : OUT STD_LOGIC;
        theta_local_19_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_19_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_19_V_ce1 : OUT STD_LOGIC;
        theta_local_19_V_we1 : OUT STD_LOGIC;
        theta_local_19_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_20_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_20_V_ce0 : OUT STD_LOGIC;
        theta_local_20_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_20_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_20_V_ce1 : OUT STD_LOGIC;
        theta_local_20_V_we1 : OUT STD_LOGIC;
        theta_local_20_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_21_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_21_V_ce0 : OUT STD_LOGIC;
        theta_local_21_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_21_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_21_V_ce1 : OUT STD_LOGIC;
        theta_local_21_V_we1 : OUT STD_LOGIC;
        theta_local_21_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_22_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_22_V_ce0 : OUT STD_LOGIC;
        theta_local_22_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_22_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_22_V_ce1 : OUT STD_LOGIC;
        theta_local_22_V_we1 : OUT STD_LOGIC;
        theta_local_22_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_23_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_23_V_ce0 : OUT STD_LOGIC;
        theta_local_23_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_23_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_23_V_ce1 : OUT STD_LOGIC;
        theta_local_23_V_we1 : OUT STD_LOGIC;
        theta_local_23_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_24_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_24_V_ce0 : OUT STD_LOGIC;
        theta_local_24_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_24_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_24_V_ce1 : OUT STD_LOGIC;
        theta_local_24_V_we1 : OUT STD_LOGIC;
        theta_local_24_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_25_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_25_V_ce0 : OUT STD_LOGIC;
        theta_local_25_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_25_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_25_V_ce1 : OUT STD_LOGIC;
        theta_local_25_V_we1 : OUT STD_LOGIC;
        theta_local_25_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_26_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_26_V_ce0 : OUT STD_LOGIC;
        theta_local_26_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_26_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_26_V_ce1 : OUT STD_LOGIC;
        theta_local_26_V_we1 : OUT STD_LOGIC;
        theta_local_26_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_27_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_27_V_ce0 : OUT STD_LOGIC;
        theta_local_27_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_27_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_27_V_ce1 : OUT STD_LOGIC;
        theta_local_27_V_we1 : OUT STD_LOGIC;
        theta_local_27_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_28_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_28_V_ce0 : OUT STD_LOGIC;
        theta_local_28_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_28_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_28_V_ce1 : OUT STD_LOGIC;
        theta_local_28_V_we1 : OUT STD_LOGIC;
        theta_local_28_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_29_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_29_V_ce0 : OUT STD_LOGIC;
        theta_local_29_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_29_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_29_V_ce1 : OUT STD_LOGIC;
        theta_local_29_V_we1 : OUT STD_LOGIC;
        theta_local_29_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_30_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_30_V_ce0 : OUT STD_LOGIC;
        theta_local_30_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_30_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_30_V_ce1 : OUT STD_LOGIC;
        theta_local_30_V_we1 : OUT STD_LOGIC;
        theta_local_30_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        theta_local_31_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_31_V_ce0 : OUT STD_LOGIC;
        theta_local_31_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        theta_local_31_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        theta_local_31_V_ce1 : OUT STD_LOGIC;
        theta_local_31_V_we1 : OUT STD_LOGIC;
        theta_local_31_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        training_label_V : IN STD_LOGIC_VECTOR (7 downto 0);
        training_instance_V_s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_s_ce0 : OUT STD_LOGIC;
        training_instance_V_s_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_1_ce0 : OUT STD_LOGIC;
        training_instance_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_2_ce0 : OUT STD_LOGIC;
        training_instance_V_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_3_ce0 : OUT STD_LOGIC;
        training_instance_V_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_4_ce0 : OUT STD_LOGIC;
        training_instance_V_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_5_ce0 : OUT STD_LOGIC;
        training_instance_V_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_6_ce0 : OUT STD_LOGIC;
        training_instance_V_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_7_ce0 : OUT STD_LOGIC;
        training_instance_V_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_8_ce0 : OUT STD_LOGIC;
        training_instance_V_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_9_ce0 : OUT STD_LOGIC;
        training_instance_V_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_10_ce0 : OUT STD_LOGIC;
        training_instance_V_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_11_ce0 : OUT STD_LOGIC;
        training_instance_V_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_12_ce0 : OUT STD_LOGIC;
        training_instance_V_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_13_ce0 : OUT STD_LOGIC;
        training_instance_V_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_14_ce0 : OUT STD_LOGIC;
        training_instance_V_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_15_ce0 : OUT STD_LOGIC;
        training_instance_V_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_16_ce0 : OUT STD_LOGIC;
        training_instance_V_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_17_ce0 : OUT STD_LOGIC;
        training_instance_V_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_18_ce0 : OUT STD_LOGIC;
        training_instance_V_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_19_ce0 : OUT STD_LOGIC;
        training_instance_V_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_20_ce0 : OUT STD_LOGIC;
        training_instance_V_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_21_ce0 : OUT STD_LOGIC;
        training_instance_V_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_22_ce0 : OUT STD_LOGIC;
        training_instance_V_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_23_ce0 : OUT STD_LOGIC;
        training_instance_V_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_24_ce0 : OUT STD_LOGIC;
        training_instance_V_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_25_ce0 : OUT STD_LOGIC;
        training_instance_V_25_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_26_ce0 : OUT STD_LOGIC;
        training_instance_V_26_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_27_ce0 : OUT STD_LOGIC;
        training_instance_V_27_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_28_ce0 : OUT STD_LOGIC;
        training_instance_V_28_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_29_ce0 : OUT STD_LOGIC;
        training_instance_V_29_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_30_ce0 : OUT STD_LOGIC;
        training_instance_V_30_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        training_instance_V_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        training_instance_V_31_ce0 : OUT STD_LOGIC;
        training_instance_V_31_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component a0_dataflow_in_loop_IfE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component a0_fifo_w13_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (12 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (12 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component a0_fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component a0_start_for_dataflobek IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    dataflow_in_loop_TRA_2_U0 : component a0_dataflow_in_loop_TRA_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dataflow_in_loop_TRA_2_U0_ap_start,
        start_full_n => start_for_dataflow_in_loop_TRA_1_1_U0_full_n,
        ap_done => dataflow_in_loop_TRA_2_U0_ap_done,
        ap_continue => dataflow_in_loop_TRA_2_U0_ap_continue,
        ap_idle => dataflow_in_loop_TRA_2_U0_ap_idle,
        ap_ready => dataflow_in_loop_TRA_2_U0_ap_ready,
        start_out => dataflow_in_loop_TRA_2_U0_start_out,
        start_write => dataflow_in_loop_TRA_2_U0_start_write,
        training_id => training_id,
        training_id_out_din => dataflow_in_loop_TRA_2_U0_training_id_out_din,
        training_id_out_full_n => training_id_c2_full_n,
        training_id_out_write => dataflow_in_loop_TRA_2_U0_training_id_out_write);

    dataflow_in_loop_TRA_1_1_U0 : component a0_dataflow_in_loop_TRA_1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dataflow_in_loop_TRA_1_1_U0_ap_start,
        ap_done => dataflow_in_loop_TRA_1_1_U0_ap_done,
        ap_continue => dataflow_in_loop_TRA_1_1_U0_ap_continue,
        ap_idle => dataflow_in_loop_TRA_1_1_U0_ap_idle,
        ap_ready => dataflow_in_loop_TRA_1_1_U0_ap_ready,
        training_id_dout => training_id_c2_dout,
        training_id_empty_n => training_id_c2_empty_n,
        training_id_read => dataflow_in_loop_TRA_1_1_U0_training_id_read,
        training_id_out_din => dataflow_in_loop_TRA_1_1_U0_training_id_out_din,
        training_id_out_full_n => training_id_c_full_n,
        training_id_out_write => dataflow_in_loop_TRA_1_1_U0_training_id_out_write,
        training_id_out1_din => dataflow_in_loop_TRA_1_1_U0_training_id_out1_din,
        training_id_out1_full_n => ap_const_logic_1,
        training_id_out1_write => dataflow_in_loop_TRA_1_1_U0_training_id_out1_write);

    aesl_mux_load_4_1125_U0 : component a0_aesl_mux_load_4_1125
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => aesl_mux_load_4_1125_U0_ap_start,
        ap_done => aesl_mux_load_4_1125_U0_ap_done,
        ap_continue => aesl_mux_load_4_1125_U0_ap_continue,
        ap_idle => aesl_mux_load_4_1125_U0_ap_idle,
        ap_ready => aesl_mux_load_4_1125_U0_ap_ready,
        return_r => aesl_mux_load_4_1125_U0_return_r,
        return_r_ap_vld => aesl_mux_load_4_1125_U0_return_r_ap_vld,
        label_local_V_0_address0 => aesl_mux_load_4_1125_U0_label_local_V_0_address0,
        label_local_V_0_ce0 => aesl_mux_load_4_1125_U0_label_local_V_0_ce0,
        label_local_V_0_q0 => label_local_V_0_q0,
        label_local_V_1_address0 => aesl_mux_load_4_1125_U0_label_local_V_1_address0,
        label_local_V_1_ce0 => aesl_mux_load_4_1125_U0_label_local_V_1_ce0,
        label_local_V_1_q0 => label_local_V_1_q0,
        label_local_V_2_address0 => aesl_mux_load_4_1125_U0_label_local_V_2_address0,
        label_local_V_2_ce0 => aesl_mux_load_4_1125_U0_label_local_V_2_ce0,
        label_local_V_2_q0 => label_local_V_2_q0,
        label_local_V_3_address0 => aesl_mux_load_4_1125_U0_label_local_V_3_address0,
        label_local_V_3_ce0 => aesl_mux_load_4_1125_U0_label_local_V_3_ce0,
        label_local_V_3_q0 => label_local_V_3_q0,
        training_id_dout => training_id_c_dout,
        training_id_empty_n => training_id_c_empty_n,
        training_id_read => aesl_mux_load_4_1125_U0_training_id_read);

    READ_TRAINING_DATA_p_U0 : component a0_READ_TRAINING_DATA_p
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => READ_TRAINING_DATA_p_U0_ap_start,
        ap_done => READ_TRAINING_DATA_p_U0_ap_done,
        ap_continue => READ_TRAINING_DATA_p_U0_ap_continue,
        ap_idle => READ_TRAINING_DATA_p_U0_ap_idle,
        ap_ready => READ_TRAINING_DATA_p_U0_ap_ready,
        data_V_dout => data_V_dout,
        data_V_empty_n => data_V_empty_n,
        data_V_read => READ_TRAINING_DATA_p_U0_data_V_read,
        training_instance_V_0_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_0_address0,
        training_instance_V_0_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_0_ce0,
        training_instance_V_0_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_0_we0,
        training_instance_V_0_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_0_d0,
        training_instance_V_1_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_1_address0,
        training_instance_V_1_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_1_ce0,
        training_instance_V_1_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_1_we0,
        training_instance_V_1_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_1_d0,
        training_instance_V_10_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_10_address0,
        training_instance_V_10_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_10_ce0,
        training_instance_V_10_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_10_we0,
        training_instance_V_10_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_10_d0,
        training_instance_V_11_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_11_address0,
        training_instance_V_11_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_11_ce0,
        training_instance_V_11_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_11_we0,
        training_instance_V_11_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_11_d0,
        training_instance_V_12_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_12_address0,
        training_instance_V_12_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_12_ce0,
        training_instance_V_12_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_12_we0,
        training_instance_V_12_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_12_d0,
        training_instance_V_13_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_13_address0,
        training_instance_V_13_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_13_ce0,
        training_instance_V_13_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_13_we0,
        training_instance_V_13_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_13_d0,
        training_instance_V_14_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_14_address0,
        training_instance_V_14_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_14_ce0,
        training_instance_V_14_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_14_we0,
        training_instance_V_14_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_14_d0,
        training_instance_V_15_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_15_address0,
        training_instance_V_15_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_15_ce0,
        training_instance_V_15_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_15_we0,
        training_instance_V_15_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_15_d0,
        training_instance_V_16_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_16_address0,
        training_instance_V_16_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_16_ce0,
        training_instance_V_16_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_16_we0,
        training_instance_V_16_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_16_d0,
        training_instance_V_17_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_17_address0,
        training_instance_V_17_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_17_ce0,
        training_instance_V_17_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_17_we0,
        training_instance_V_17_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_17_d0,
        training_instance_V_18_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_18_address0,
        training_instance_V_18_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_18_ce0,
        training_instance_V_18_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_18_we0,
        training_instance_V_18_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_18_d0,
        training_instance_V_19_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_19_address0,
        training_instance_V_19_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_19_ce0,
        training_instance_V_19_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_19_we0,
        training_instance_V_19_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_19_d0,
        training_instance_V_2_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_2_address0,
        training_instance_V_2_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_2_ce0,
        training_instance_V_2_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_2_we0,
        training_instance_V_2_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_2_d0,
        training_instance_V_20_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_20_address0,
        training_instance_V_20_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_20_ce0,
        training_instance_V_20_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_20_we0,
        training_instance_V_20_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_20_d0,
        training_instance_V_21_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_21_address0,
        training_instance_V_21_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_21_ce0,
        training_instance_V_21_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_21_we0,
        training_instance_V_21_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_21_d0,
        training_instance_V_22_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_22_address0,
        training_instance_V_22_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_22_ce0,
        training_instance_V_22_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_22_we0,
        training_instance_V_22_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_22_d0,
        training_instance_V_23_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_23_address0,
        training_instance_V_23_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_23_ce0,
        training_instance_V_23_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_23_we0,
        training_instance_V_23_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_23_d0,
        training_instance_V_24_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_24_address0,
        training_instance_V_24_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_24_ce0,
        training_instance_V_24_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_24_we0,
        training_instance_V_24_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_24_d0,
        training_instance_V_25_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_25_address0,
        training_instance_V_25_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_25_ce0,
        training_instance_V_25_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_25_we0,
        training_instance_V_25_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_25_d0,
        training_instance_V_26_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_26_address0,
        training_instance_V_26_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_26_ce0,
        training_instance_V_26_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_26_we0,
        training_instance_V_26_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_26_d0,
        training_instance_V_27_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_27_address0,
        training_instance_V_27_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_27_ce0,
        training_instance_V_27_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_27_we0,
        training_instance_V_27_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_27_d0,
        training_instance_V_28_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_28_address0,
        training_instance_V_28_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_28_ce0,
        training_instance_V_28_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_28_we0,
        training_instance_V_28_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_28_d0,
        training_instance_V_29_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_29_address0,
        training_instance_V_29_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_29_ce0,
        training_instance_V_29_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_29_we0,
        training_instance_V_29_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_29_d0,
        training_instance_V_3_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_3_address0,
        training_instance_V_3_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_3_ce0,
        training_instance_V_3_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_3_we0,
        training_instance_V_3_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_3_d0,
        training_instance_V_30_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_30_address0,
        training_instance_V_30_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_30_ce0,
        training_instance_V_30_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_30_we0,
        training_instance_V_30_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_30_d0,
        training_instance_V_31_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_31_address0,
        training_instance_V_31_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_31_ce0,
        training_instance_V_31_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_31_we0,
        training_instance_V_31_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_31_d0,
        training_instance_V_4_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_4_address0,
        training_instance_V_4_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_4_ce0,
        training_instance_V_4_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_4_we0,
        training_instance_V_4_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_4_d0,
        training_instance_V_5_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_5_address0,
        training_instance_V_5_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_5_ce0,
        training_instance_V_5_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_5_we0,
        training_instance_V_5_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_5_d0,
        training_instance_V_6_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_6_address0,
        training_instance_V_6_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_6_ce0,
        training_instance_V_6_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_6_we0,
        training_instance_V_6_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_6_d0,
        training_instance_V_7_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_7_address0,
        training_instance_V_7_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_7_ce0,
        training_instance_V_7_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_7_we0,
        training_instance_V_7_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_7_d0,
        training_instance_V_8_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_8_address0,
        training_instance_V_8_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_8_ce0,
        training_instance_V_8_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_8_we0,
        training_instance_V_8_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_8_d0,
        training_instance_V_9_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_9_address0,
        training_instance_V_9_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_9_ce0,
        training_instance_V_9_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_9_we0,
        training_instance_V_9_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_9_d0);

    compute_U0 : component a0_compute
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => compute_U0_ap_start,
        ap_done => compute_U0_ap_done,
        ap_continue => compute_U0_ap_continue,
        ap_idle => compute_U0_ap_idle,
        ap_ready => compute_U0_ap_ready,
        theta_local_0_V_address0 => compute_U0_theta_local_0_V_address0,
        theta_local_0_V_ce0 => compute_U0_theta_local_0_V_ce0,
        theta_local_0_V_q0 => theta_local_V_0_q0,
        theta_local_0_V_address1 => compute_U0_theta_local_0_V_address1,
        theta_local_0_V_ce1 => compute_U0_theta_local_0_V_ce1,
        theta_local_0_V_we1 => compute_U0_theta_local_0_V_we1,
        theta_local_0_V_d1 => compute_U0_theta_local_0_V_d1,
        theta_local_1_V_address0 => compute_U0_theta_local_1_V_address0,
        theta_local_1_V_ce0 => compute_U0_theta_local_1_V_ce0,
        theta_local_1_V_q0 => theta_local_V_1_q0,
        theta_local_1_V_address1 => compute_U0_theta_local_1_V_address1,
        theta_local_1_V_ce1 => compute_U0_theta_local_1_V_ce1,
        theta_local_1_V_we1 => compute_U0_theta_local_1_V_we1,
        theta_local_1_V_d1 => compute_U0_theta_local_1_V_d1,
        theta_local_2_V_address0 => compute_U0_theta_local_2_V_address0,
        theta_local_2_V_ce0 => compute_U0_theta_local_2_V_ce0,
        theta_local_2_V_q0 => theta_local_V_2_q0,
        theta_local_2_V_address1 => compute_U0_theta_local_2_V_address1,
        theta_local_2_V_ce1 => compute_U0_theta_local_2_V_ce1,
        theta_local_2_V_we1 => compute_U0_theta_local_2_V_we1,
        theta_local_2_V_d1 => compute_U0_theta_local_2_V_d1,
        theta_local_3_V_address0 => compute_U0_theta_local_3_V_address0,
        theta_local_3_V_ce0 => compute_U0_theta_local_3_V_ce0,
        theta_local_3_V_q0 => theta_local_V_3_q0,
        theta_local_3_V_address1 => compute_U0_theta_local_3_V_address1,
        theta_local_3_V_ce1 => compute_U0_theta_local_3_V_ce1,
        theta_local_3_V_we1 => compute_U0_theta_local_3_V_we1,
        theta_local_3_V_d1 => compute_U0_theta_local_3_V_d1,
        theta_local_4_V_address0 => compute_U0_theta_local_4_V_address0,
        theta_local_4_V_ce0 => compute_U0_theta_local_4_V_ce0,
        theta_local_4_V_q0 => theta_local_V_4_q0,
        theta_local_4_V_address1 => compute_U0_theta_local_4_V_address1,
        theta_local_4_V_ce1 => compute_U0_theta_local_4_V_ce1,
        theta_local_4_V_we1 => compute_U0_theta_local_4_V_we1,
        theta_local_4_V_d1 => compute_U0_theta_local_4_V_d1,
        theta_local_5_V_address0 => compute_U0_theta_local_5_V_address0,
        theta_local_5_V_ce0 => compute_U0_theta_local_5_V_ce0,
        theta_local_5_V_q0 => theta_local_V_5_q0,
        theta_local_5_V_address1 => compute_U0_theta_local_5_V_address1,
        theta_local_5_V_ce1 => compute_U0_theta_local_5_V_ce1,
        theta_local_5_V_we1 => compute_U0_theta_local_5_V_we1,
        theta_local_5_V_d1 => compute_U0_theta_local_5_V_d1,
        theta_local_6_V_address0 => compute_U0_theta_local_6_V_address0,
        theta_local_6_V_ce0 => compute_U0_theta_local_6_V_ce0,
        theta_local_6_V_q0 => theta_local_V_6_q0,
        theta_local_6_V_address1 => compute_U0_theta_local_6_V_address1,
        theta_local_6_V_ce1 => compute_U0_theta_local_6_V_ce1,
        theta_local_6_V_we1 => compute_U0_theta_local_6_V_we1,
        theta_local_6_V_d1 => compute_U0_theta_local_6_V_d1,
        theta_local_7_V_address0 => compute_U0_theta_local_7_V_address0,
        theta_local_7_V_ce0 => compute_U0_theta_local_7_V_ce0,
        theta_local_7_V_q0 => theta_local_V_7_q0,
        theta_local_7_V_address1 => compute_U0_theta_local_7_V_address1,
        theta_local_7_V_ce1 => compute_U0_theta_local_7_V_ce1,
        theta_local_7_V_we1 => compute_U0_theta_local_7_V_we1,
        theta_local_7_V_d1 => compute_U0_theta_local_7_V_d1,
        theta_local_8_V_address0 => compute_U0_theta_local_8_V_address0,
        theta_local_8_V_ce0 => compute_U0_theta_local_8_V_ce0,
        theta_local_8_V_q0 => theta_local_V_8_q0,
        theta_local_8_V_address1 => compute_U0_theta_local_8_V_address1,
        theta_local_8_V_ce1 => compute_U0_theta_local_8_V_ce1,
        theta_local_8_V_we1 => compute_U0_theta_local_8_V_we1,
        theta_local_8_V_d1 => compute_U0_theta_local_8_V_d1,
        theta_local_9_V_address0 => compute_U0_theta_local_9_V_address0,
        theta_local_9_V_ce0 => compute_U0_theta_local_9_V_ce0,
        theta_local_9_V_q0 => theta_local_V_9_q0,
        theta_local_9_V_address1 => compute_U0_theta_local_9_V_address1,
        theta_local_9_V_ce1 => compute_U0_theta_local_9_V_ce1,
        theta_local_9_V_we1 => compute_U0_theta_local_9_V_we1,
        theta_local_9_V_d1 => compute_U0_theta_local_9_V_d1,
        theta_local_10_V_address0 => compute_U0_theta_local_10_V_address0,
        theta_local_10_V_ce0 => compute_U0_theta_local_10_V_ce0,
        theta_local_10_V_q0 => theta_local_V_10_q0,
        theta_local_10_V_address1 => compute_U0_theta_local_10_V_address1,
        theta_local_10_V_ce1 => compute_U0_theta_local_10_V_ce1,
        theta_local_10_V_we1 => compute_U0_theta_local_10_V_we1,
        theta_local_10_V_d1 => compute_U0_theta_local_10_V_d1,
        theta_local_11_V_address0 => compute_U0_theta_local_11_V_address0,
        theta_local_11_V_ce0 => compute_U0_theta_local_11_V_ce0,
        theta_local_11_V_q0 => theta_local_V_11_q0,
        theta_local_11_V_address1 => compute_U0_theta_local_11_V_address1,
        theta_local_11_V_ce1 => compute_U0_theta_local_11_V_ce1,
        theta_local_11_V_we1 => compute_U0_theta_local_11_V_we1,
        theta_local_11_V_d1 => compute_U0_theta_local_11_V_d1,
        theta_local_12_V_address0 => compute_U0_theta_local_12_V_address0,
        theta_local_12_V_ce0 => compute_U0_theta_local_12_V_ce0,
        theta_local_12_V_q0 => theta_local_V_12_q0,
        theta_local_12_V_address1 => compute_U0_theta_local_12_V_address1,
        theta_local_12_V_ce1 => compute_U0_theta_local_12_V_ce1,
        theta_local_12_V_we1 => compute_U0_theta_local_12_V_we1,
        theta_local_12_V_d1 => compute_U0_theta_local_12_V_d1,
        theta_local_13_V_address0 => compute_U0_theta_local_13_V_address0,
        theta_local_13_V_ce0 => compute_U0_theta_local_13_V_ce0,
        theta_local_13_V_q0 => theta_local_V_13_q0,
        theta_local_13_V_address1 => compute_U0_theta_local_13_V_address1,
        theta_local_13_V_ce1 => compute_U0_theta_local_13_V_ce1,
        theta_local_13_V_we1 => compute_U0_theta_local_13_V_we1,
        theta_local_13_V_d1 => compute_U0_theta_local_13_V_d1,
        theta_local_14_V_address0 => compute_U0_theta_local_14_V_address0,
        theta_local_14_V_ce0 => compute_U0_theta_local_14_V_ce0,
        theta_local_14_V_q0 => theta_local_V_14_q0,
        theta_local_14_V_address1 => compute_U0_theta_local_14_V_address1,
        theta_local_14_V_ce1 => compute_U0_theta_local_14_V_ce1,
        theta_local_14_V_we1 => compute_U0_theta_local_14_V_we1,
        theta_local_14_V_d1 => compute_U0_theta_local_14_V_d1,
        theta_local_15_V_address0 => compute_U0_theta_local_15_V_address0,
        theta_local_15_V_ce0 => compute_U0_theta_local_15_V_ce0,
        theta_local_15_V_q0 => theta_local_V_15_q0,
        theta_local_15_V_address1 => compute_U0_theta_local_15_V_address1,
        theta_local_15_V_ce1 => compute_U0_theta_local_15_V_ce1,
        theta_local_15_V_we1 => compute_U0_theta_local_15_V_we1,
        theta_local_15_V_d1 => compute_U0_theta_local_15_V_d1,
        theta_local_16_V_address0 => compute_U0_theta_local_16_V_address0,
        theta_local_16_V_ce0 => compute_U0_theta_local_16_V_ce0,
        theta_local_16_V_q0 => theta_local_V_16_q0,
        theta_local_16_V_address1 => compute_U0_theta_local_16_V_address1,
        theta_local_16_V_ce1 => compute_U0_theta_local_16_V_ce1,
        theta_local_16_V_we1 => compute_U0_theta_local_16_V_we1,
        theta_local_16_V_d1 => compute_U0_theta_local_16_V_d1,
        theta_local_17_V_address0 => compute_U0_theta_local_17_V_address0,
        theta_local_17_V_ce0 => compute_U0_theta_local_17_V_ce0,
        theta_local_17_V_q0 => theta_local_V_17_q0,
        theta_local_17_V_address1 => compute_U0_theta_local_17_V_address1,
        theta_local_17_V_ce1 => compute_U0_theta_local_17_V_ce1,
        theta_local_17_V_we1 => compute_U0_theta_local_17_V_we1,
        theta_local_17_V_d1 => compute_U0_theta_local_17_V_d1,
        theta_local_18_V_address0 => compute_U0_theta_local_18_V_address0,
        theta_local_18_V_ce0 => compute_U0_theta_local_18_V_ce0,
        theta_local_18_V_q0 => theta_local_V_18_q0,
        theta_local_18_V_address1 => compute_U0_theta_local_18_V_address1,
        theta_local_18_V_ce1 => compute_U0_theta_local_18_V_ce1,
        theta_local_18_V_we1 => compute_U0_theta_local_18_V_we1,
        theta_local_18_V_d1 => compute_U0_theta_local_18_V_d1,
        theta_local_19_V_address0 => compute_U0_theta_local_19_V_address0,
        theta_local_19_V_ce0 => compute_U0_theta_local_19_V_ce0,
        theta_local_19_V_q0 => theta_local_V_19_q0,
        theta_local_19_V_address1 => compute_U0_theta_local_19_V_address1,
        theta_local_19_V_ce1 => compute_U0_theta_local_19_V_ce1,
        theta_local_19_V_we1 => compute_U0_theta_local_19_V_we1,
        theta_local_19_V_d1 => compute_U0_theta_local_19_V_d1,
        theta_local_20_V_address0 => compute_U0_theta_local_20_V_address0,
        theta_local_20_V_ce0 => compute_U0_theta_local_20_V_ce0,
        theta_local_20_V_q0 => theta_local_V_20_q0,
        theta_local_20_V_address1 => compute_U0_theta_local_20_V_address1,
        theta_local_20_V_ce1 => compute_U0_theta_local_20_V_ce1,
        theta_local_20_V_we1 => compute_U0_theta_local_20_V_we1,
        theta_local_20_V_d1 => compute_U0_theta_local_20_V_d1,
        theta_local_21_V_address0 => compute_U0_theta_local_21_V_address0,
        theta_local_21_V_ce0 => compute_U0_theta_local_21_V_ce0,
        theta_local_21_V_q0 => theta_local_V_21_q0,
        theta_local_21_V_address1 => compute_U0_theta_local_21_V_address1,
        theta_local_21_V_ce1 => compute_U0_theta_local_21_V_ce1,
        theta_local_21_V_we1 => compute_U0_theta_local_21_V_we1,
        theta_local_21_V_d1 => compute_U0_theta_local_21_V_d1,
        theta_local_22_V_address0 => compute_U0_theta_local_22_V_address0,
        theta_local_22_V_ce0 => compute_U0_theta_local_22_V_ce0,
        theta_local_22_V_q0 => theta_local_V_22_q0,
        theta_local_22_V_address1 => compute_U0_theta_local_22_V_address1,
        theta_local_22_V_ce1 => compute_U0_theta_local_22_V_ce1,
        theta_local_22_V_we1 => compute_U0_theta_local_22_V_we1,
        theta_local_22_V_d1 => compute_U0_theta_local_22_V_d1,
        theta_local_23_V_address0 => compute_U0_theta_local_23_V_address0,
        theta_local_23_V_ce0 => compute_U0_theta_local_23_V_ce0,
        theta_local_23_V_q0 => theta_local_V_23_q0,
        theta_local_23_V_address1 => compute_U0_theta_local_23_V_address1,
        theta_local_23_V_ce1 => compute_U0_theta_local_23_V_ce1,
        theta_local_23_V_we1 => compute_U0_theta_local_23_V_we1,
        theta_local_23_V_d1 => compute_U0_theta_local_23_V_d1,
        theta_local_24_V_address0 => compute_U0_theta_local_24_V_address0,
        theta_local_24_V_ce0 => compute_U0_theta_local_24_V_ce0,
        theta_local_24_V_q0 => theta_local_V_24_q0,
        theta_local_24_V_address1 => compute_U0_theta_local_24_V_address1,
        theta_local_24_V_ce1 => compute_U0_theta_local_24_V_ce1,
        theta_local_24_V_we1 => compute_U0_theta_local_24_V_we1,
        theta_local_24_V_d1 => compute_U0_theta_local_24_V_d1,
        theta_local_25_V_address0 => compute_U0_theta_local_25_V_address0,
        theta_local_25_V_ce0 => compute_U0_theta_local_25_V_ce0,
        theta_local_25_V_q0 => theta_local_V_25_q0,
        theta_local_25_V_address1 => compute_U0_theta_local_25_V_address1,
        theta_local_25_V_ce1 => compute_U0_theta_local_25_V_ce1,
        theta_local_25_V_we1 => compute_U0_theta_local_25_V_we1,
        theta_local_25_V_d1 => compute_U0_theta_local_25_V_d1,
        theta_local_26_V_address0 => compute_U0_theta_local_26_V_address0,
        theta_local_26_V_ce0 => compute_U0_theta_local_26_V_ce0,
        theta_local_26_V_q0 => theta_local_V_26_q0,
        theta_local_26_V_address1 => compute_U0_theta_local_26_V_address1,
        theta_local_26_V_ce1 => compute_U0_theta_local_26_V_ce1,
        theta_local_26_V_we1 => compute_U0_theta_local_26_V_we1,
        theta_local_26_V_d1 => compute_U0_theta_local_26_V_d1,
        theta_local_27_V_address0 => compute_U0_theta_local_27_V_address0,
        theta_local_27_V_ce0 => compute_U0_theta_local_27_V_ce0,
        theta_local_27_V_q0 => theta_local_V_27_q0,
        theta_local_27_V_address1 => compute_U0_theta_local_27_V_address1,
        theta_local_27_V_ce1 => compute_U0_theta_local_27_V_ce1,
        theta_local_27_V_we1 => compute_U0_theta_local_27_V_we1,
        theta_local_27_V_d1 => compute_U0_theta_local_27_V_d1,
        theta_local_28_V_address0 => compute_U0_theta_local_28_V_address0,
        theta_local_28_V_ce0 => compute_U0_theta_local_28_V_ce0,
        theta_local_28_V_q0 => theta_local_V_28_q0,
        theta_local_28_V_address1 => compute_U0_theta_local_28_V_address1,
        theta_local_28_V_ce1 => compute_U0_theta_local_28_V_ce1,
        theta_local_28_V_we1 => compute_U0_theta_local_28_V_we1,
        theta_local_28_V_d1 => compute_U0_theta_local_28_V_d1,
        theta_local_29_V_address0 => compute_U0_theta_local_29_V_address0,
        theta_local_29_V_ce0 => compute_U0_theta_local_29_V_ce0,
        theta_local_29_V_q0 => theta_local_V_29_q0,
        theta_local_29_V_address1 => compute_U0_theta_local_29_V_address1,
        theta_local_29_V_ce1 => compute_U0_theta_local_29_V_ce1,
        theta_local_29_V_we1 => compute_U0_theta_local_29_V_we1,
        theta_local_29_V_d1 => compute_U0_theta_local_29_V_d1,
        theta_local_30_V_address0 => compute_U0_theta_local_30_V_address0,
        theta_local_30_V_ce0 => compute_U0_theta_local_30_V_ce0,
        theta_local_30_V_q0 => theta_local_V_30_q0,
        theta_local_30_V_address1 => compute_U0_theta_local_30_V_address1,
        theta_local_30_V_ce1 => compute_U0_theta_local_30_V_ce1,
        theta_local_30_V_we1 => compute_U0_theta_local_30_V_we1,
        theta_local_30_V_d1 => compute_U0_theta_local_30_V_d1,
        theta_local_31_V_address0 => compute_U0_theta_local_31_V_address0,
        theta_local_31_V_ce0 => compute_U0_theta_local_31_V_ce0,
        theta_local_31_V_q0 => theta_local_V_31_q0,
        theta_local_31_V_address1 => compute_U0_theta_local_31_V_address1,
        theta_local_31_V_ce1 => compute_U0_theta_local_31_V_ce1,
        theta_local_31_V_we1 => compute_U0_theta_local_31_V_we1,
        theta_local_31_V_d1 => compute_U0_theta_local_31_V_d1,
        training_label_V => p_channel_dout,
        training_instance_V_s_address0 => compute_U0_training_instance_V_s_address0,
        training_instance_V_s_ce0 => compute_U0_training_instance_V_s_ce0,
        training_instance_V_s_q0 => training_instance_V_s_t_q0,
        training_instance_V_1_address0 => compute_U0_training_instance_V_1_address0,
        training_instance_V_1_ce0 => compute_U0_training_instance_V_1_ce0,
        training_instance_V_1_q0 => training_instance_V_1_t_q0,
        training_instance_V_2_address0 => compute_U0_training_instance_V_2_address0,
        training_instance_V_2_ce0 => compute_U0_training_instance_V_2_ce0,
        training_instance_V_2_q0 => training_instance_V_2_t_q0,
        training_instance_V_3_address0 => compute_U0_training_instance_V_3_address0,
        training_instance_V_3_ce0 => compute_U0_training_instance_V_3_ce0,
        training_instance_V_3_q0 => training_instance_V_3_t_q0,
        training_instance_V_4_address0 => compute_U0_training_instance_V_4_address0,
        training_instance_V_4_ce0 => compute_U0_training_instance_V_4_ce0,
        training_instance_V_4_q0 => training_instance_V_4_t_q0,
        training_instance_V_5_address0 => compute_U0_training_instance_V_5_address0,
        training_instance_V_5_ce0 => compute_U0_training_instance_V_5_ce0,
        training_instance_V_5_q0 => training_instance_V_5_t_q0,
        training_instance_V_6_address0 => compute_U0_training_instance_V_6_address0,
        training_instance_V_6_ce0 => compute_U0_training_instance_V_6_ce0,
        training_instance_V_6_q0 => training_instance_V_6_t_q0,
        training_instance_V_7_address0 => compute_U0_training_instance_V_7_address0,
        training_instance_V_7_ce0 => compute_U0_training_instance_V_7_ce0,
        training_instance_V_7_q0 => training_instance_V_7_t_q0,
        training_instance_V_8_address0 => compute_U0_training_instance_V_8_address0,
        training_instance_V_8_ce0 => compute_U0_training_instance_V_8_ce0,
        training_instance_V_8_q0 => training_instance_V_8_t_q0,
        training_instance_V_9_address0 => compute_U0_training_instance_V_9_address0,
        training_instance_V_9_ce0 => compute_U0_training_instance_V_9_ce0,
        training_instance_V_9_q0 => training_instance_V_9_t_q0,
        training_instance_V_10_address0 => compute_U0_training_instance_V_10_address0,
        training_instance_V_10_ce0 => compute_U0_training_instance_V_10_ce0,
        training_instance_V_10_q0 => training_instance_V_10_t_q0,
        training_instance_V_11_address0 => compute_U0_training_instance_V_11_address0,
        training_instance_V_11_ce0 => compute_U0_training_instance_V_11_ce0,
        training_instance_V_11_q0 => training_instance_V_11_t_q0,
        training_instance_V_12_address0 => compute_U0_training_instance_V_12_address0,
        training_instance_V_12_ce0 => compute_U0_training_instance_V_12_ce0,
        training_instance_V_12_q0 => training_instance_V_12_t_q0,
        training_instance_V_13_address0 => compute_U0_training_instance_V_13_address0,
        training_instance_V_13_ce0 => compute_U0_training_instance_V_13_ce0,
        training_instance_V_13_q0 => training_instance_V_13_t_q0,
        training_instance_V_14_address0 => compute_U0_training_instance_V_14_address0,
        training_instance_V_14_ce0 => compute_U0_training_instance_V_14_ce0,
        training_instance_V_14_q0 => training_instance_V_14_t_q0,
        training_instance_V_15_address0 => compute_U0_training_instance_V_15_address0,
        training_instance_V_15_ce0 => compute_U0_training_instance_V_15_ce0,
        training_instance_V_15_q0 => training_instance_V_15_t_q0,
        training_instance_V_16_address0 => compute_U0_training_instance_V_16_address0,
        training_instance_V_16_ce0 => compute_U0_training_instance_V_16_ce0,
        training_instance_V_16_q0 => training_instance_V_16_t_q0,
        training_instance_V_17_address0 => compute_U0_training_instance_V_17_address0,
        training_instance_V_17_ce0 => compute_U0_training_instance_V_17_ce0,
        training_instance_V_17_q0 => training_instance_V_17_t_q0,
        training_instance_V_18_address0 => compute_U0_training_instance_V_18_address0,
        training_instance_V_18_ce0 => compute_U0_training_instance_V_18_ce0,
        training_instance_V_18_q0 => training_instance_V_18_t_q0,
        training_instance_V_19_address0 => compute_U0_training_instance_V_19_address0,
        training_instance_V_19_ce0 => compute_U0_training_instance_V_19_ce0,
        training_instance_V_19_q0 => training_instance_V_19_t_q0,
        training_instance_V_20_address0 => compute_U0_training_instance_V_20_address0,
        training_instance_V_20_ce0 => compute_U0_training_instance_V_20_ce0,
        training_instance_V_20_q0 => training_instance_V_20_t_q0,
        training_instance_V_21_address0 => compute_U0_training_instance_V_21_address0,
        training_instance_V_21_ce0 => compute_U0_training_instance_V_21_ce0,
        training_instance_V_21_q0 => training_instance_V_21_t_q0,
        training_instance_V_22_address0 => compute_U0_training_instance_V_22_address0,
        training_instance_V_22_ce0 => compute_U0_training_instance_V_22_ce0,
        training_instance_V_22_q0 => training_instance_V_22_t_q0,
        training_instance_V_23_address0 => compute_U0_training_instance_V_23_address0,
        training_instance_V_23_ce0 => compute_U0_training_instance_V_23_ce0,
        training_instance_V_23_q0 => training_instance_V_23_t_q0,
        training_instance_V_24_address0 => compute_U0_training_instance_V_24_address0,
        training_instance_V_24_ce0 => compute_U0_training_instance_V_24_ce0,
        training_instance_V_24_q0 => training_instance_V_24_t_q0,
        training_instance_V_25_address0 => compute_U0_training_instance_V_25_address0,
        training_instance_V_25_ce0 => compute_U0_training_instance_V_25_ce0,
        training_instance_V_25_q0 => training_instance_V_25_t_q0,
        training_instance_V_26_address0 => compute_U0_training_instance_V_26_address0,
        training_instance_V_26_ce0 => compute_U0_training_instance_V_26_ce0,
        training_instance_V_26_q0 => training_instance_V_26_t_q0,
        training_instance_V_27_address0 => compute_U0_training_instance_V_27_address0,
        training_instance_V_27_ce0 => compute_U0_training_instance_V_27_ce0,
        training_instance_V_27_q0 => training_instance_V_27_t_q0,
        training_instance_V_28_address0 => compute_U0_training_instance_V_28_address0,
        training_instance_V_28_ce0 => compute_U0_training_instance_V_28_ce0,
        training_instance_V_28_q0 => training_instance_V_28_t_q0,
        training_instance_V_29_address0 => compute_U0_training_instance_V_29_address0,
        training_instance_V_29_ce0 => compute_U0_training_instance_V_29_ce0,
        training_instance_V_29_q0 => training_instance_V_29_t_q0,
        training_instance_V_30_address0 => compute_U0_training_instance_V_30_address0,
        training_instance_V_30_ce0 => compute_U0_training_instance_V_30_ce0,
        training_instance_V_30_q0 => training_instance_V_30_t_q0,
        training_instance_V_31_address0 => compute_U0_training_instance_V_31_address0,
        training_instance_V_31_ce0 => compute_U0_training_instance_V_31_ce0,
        training_instance_V_31_q0 => training_instance_V_31_t_q0);

    training_instance_V_s_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_0_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_0_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_0_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_0_d0,
        i_q0 => training_instance_V_s_i_q0,
        t_address0 => compute_U0_training_instance_V_s_address0,
        t_ce0 => compute_U0_training_instance_V_s_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_s_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_s_i_full_n,
        i_write => ap_channel_done_training_instance_V_s,
        t_empty_n => training_instance_V_s_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_1_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_1_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_1_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_1_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_1_d0,
        i_q0 => training_instance_V_1_i_q0,
        t_address0 => compute_U0_training_instance_V_1_address0,
        t_ce0 => compute_U0_training_instance_V_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_1_i_full_n,
        i_write => ap_channel_done_training_instance_V_1,
        t_empty_n => training_instance_V_1_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_10_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_10_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_10_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_10_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_10_d0,
        i_q0 => training_instance_V_10_i_q0,
        t_address0 => compute_U0_training_instance_V_10_address0,
        t_ce0 => compute_U0_training_instance_V_10_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_10_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_10_i_full_n,
        i_write => ap_channel_done_training_instance_V_10,
        t_empty_n => training_instance_V_10_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_11_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_11_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_11_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_11_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_11_d0,
        i_q0 => training_instance_V_11_i_q0,
        t_address0 => compute_U0_training_instance_V_11_address0,
        t_ce0 => compute_U0_training_instance_V_11_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_11_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_11_i_full_n,
        i_write => ap_channel_done_training_instance_V_11,
        t_empty_n => training_instance_V_11_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_12_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_12_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_12_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_12_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_12_d0,
        i_q0 => training_instance_V_12_i_q0,
        t_address0 => compute_U0_training_instance_V_12_address0,
        t_ce0 => compute_U0_training_instance_V_12_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_12_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_12_i_full_n,
        i_write => ap_channel_done_training_instance_V_12,
        t_empty_n => training_instance_V_12_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_13_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_13_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_13_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_13_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_13_d0,
        i_q0 => training_instance_V_13_i_q0,
        t_address0 => compute_U0_training_instance_V_13_address0,
        t_ce0 => compute_U0_training_instance_V_13_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_13_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_13_i_full_n,
        i_write => ap_channel_done_training_instance_V_13,
        t_empty_n => training_instance_V_13_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_14_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_14_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_14_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_14_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_14_d0,
        i_q0 => training_instance_V_14_i_q0,
        t_address0 => compute_U0_training_instance_V_14_address0,
        t_ce0 => compute_U0_training_instance_V_14_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_14_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_14_i_full_n,
        i_write => ap_channel_done_training_instance_V_14,
        t_empty_n => training_instance_V_14_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_15_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_15_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_15_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_15_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_15_d0,
        i_q0 => training_instance_V_15_i_q0,
        t_address0 => compute_U0_training_instance_V_15_address0,
        t_ce0 => compute_U0_training_instance_V_15_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_15_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_15_i_full_n,
        i_write => ap_channel_done_training_instance_V_15,
        t_empty_n => training_instance_V_15_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_16_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_16_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_16_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_16_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_16_d0,
        i_q0 => training_instance_V_16_i_q0,
        t_address0 => compute_U0_training_instance_V_16_address0,
        t_ce0 => compute_U0_training_instance_V_16_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_16_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_16_i_full_n,
        i_write => ap_channel_done_training_instance_V_16,
        t_empty_n => training_instance_V_16_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_17_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_17_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_17_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_17_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_17_d0,
        i_q0 => training_instance_V_17_i_q0,
        t_address0 => compute_U0_training_instance_V_17_address0,
        t_ce0 => compute_U0_training_instance_V_17_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_17_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_17_i_full_n,
        i_write => ap_channel_done_training_instance_V_17,
        t_empty_n => training_instance_V_17_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_18_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_18_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_18_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_18_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_18_d0,
        i_q0 => training_instance_V_18_i_q0,
        t_address0 => compute_U0_training_instance_V_18_address0,
        t_ce0 => compute_U0_training_instance_V_18_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_18_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_18_i_full_n,
        i_write => ap_channel_done_training_instance_V_18,
        t_empty_n => training_instance_V_18_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_19_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_19_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_19_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_19_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_19_d0,
        i_q0 => training_instance_V_19_i_q0,
        t_address0 => compute_U0_training_instance_V_19_address0,
        t_ce0 => compute_U0_training_instance_V_19_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_19_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_19_i_full_n,
        i_write => ap_channel_done_training_instance_V_19,
        t_empty_n => training_instance_V_19_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_2_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_2_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_2_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_2_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_2_d0,
        i_q0 => training_instance_V_2_i_q0,
        t_address0 => compute_U0_training_instance_V_2_address0,
        t_ce0 => compute_U0_training_instance_V_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_2_i_full_n,
        i_write => ap_channel_done_training_instance_V_2,
        t_empty_n => training_instance_V_2_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_20_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_20_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_20_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_20_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_20_d0,
        i_q0 => training_instance_V_20_i_q0,
        t_address0 => compute_U0_training_instance_V_20_address0,
        t_ce0 => compute_U0_training_instance_V_20_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_20_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_20_i_full_n,
        i_write => ap_channel_done_training_instance_V_20,
        t_empty_n => training_instance_V_20_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_21_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_21_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_21_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_21_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_21_d0,
        i_q0 => training_instance_V_21_i_q0,
        t_address0 => compute_U0_training_instance_V_21_address0,
        t_ce0 => compute_U0_training_instance_V_21_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_21_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_21_i_full_n,
        i_write => ap_channel_done_training_instance_V_21,
        t_empty_n => training_instance_V_21_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_22_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_22_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_22_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_22_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_22_d0,
        i_q0 => training_instance_V_22_i_q0,
        t_address0 => compute_U0_training_instance_V_22_address0,
        t_ce0 => compute_U0_training_instance_V_22_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_22_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_22_i_full_n,
        i_write => ap_channel_done_training_instance_V_22,
        t_empty_n => training_instance_V_22_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_23_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_23_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_23_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_23_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_23_d0,
        i_q0 => training_instance_V_23_i_q0,
        t_address0 => compute_U0_training_instance_V_23_address0,
        t_ce0 => compute_U0_training_instance_V_23_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_23_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_23_i_full_n,
        i_write => ap_channel_done_training_instance_V_23,
        t_empty_n => training_instance_V_23_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_24_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_24_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_24_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_24_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_24_d0,
        i_q0 => training_instance_V_24_i_q0,
        t_address0 => compute_U0_training_instance_V_24_address0,
        t_ce0 => compute_U0_training_instance_V_24_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_24_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_24_i_full_n,
        i_write => ap_channel_done_training_instance_V_24,
        t_empty_n => training_instance_V_24_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_25_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_25_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_25_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_25_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_25_d0,
        i_q0 => training_instance_V_25_i_q0,
        t_address0 => compute_U0_training_instance_V_25_address0,
        t_ce0 => compute_U0_training_instance_V_25_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_25_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_25_i_full_n,
        i_write => ap_channel_done_training_instance_V_25,
        t_empty_n => training_instance_V_25_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_26_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_26_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_26_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_26_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_26_d0,
        i_q0 => training_instance_V_26_i_q0,
        t_address0 => compute_U0_training_instance_V_26_address0,
        t_ce0 => compute_U0_training_instance_V_26_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_26_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_26_i_full_n,
        i_write => ap_channel_done_training_instance_V_26,
        t_empty_n => training_instance_V_26_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_27_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_27_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_27_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_27_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_27_d0,
        i_q0 => training_instance_V_27_i_q0,
        t_address0 => compute_U0_training_instance_V_27_address0,
        t_ce0 => compute_U0_training_instance_V_27_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_27_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_27_i_full_n,
        i_write => ap_channel_done_training_instance_V_27,
        t_empty_n => training_instance_V_27_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_28_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_28_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_28_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_28_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_28_d0,
        i_q0 => training_instance_V_28_i_q0,
        t_address0 => compute_U0_training_instance_V_28_address0,
        t_ce0 => compute_U0_training_instance_V_28_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_28_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_28_i_full_n,
        i_write => ap_channel_done_training_instance_V_28,
        t_empty_n => training_instance_V_28_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_29_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_29_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_29_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_29_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_29_d0,
        i_q0 => training_instance_V_29_i_q0,
        t_address0 => compute_U0_training_instance_V_29_address0,
        t_ce0 => compute_U0_training_instance_V_29_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_29_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_29_i_full_n,
        i_write => ap_channel_done_training_instance_V_29,
        t_empty_n => training_instance_V_29_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_3_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_3_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_3_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_3_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_3_d0,
        i_q0 => training_instance_V_3_i_q0,
        t_address0 => compute_U0_training_instance_V_3_address0,
        t_ce0 => compute_U0_training_instance_V_3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_3_i_full_n,
        i_write => ap_channel_done_training_instance_V_3,
        t_empty_n => training_instance_V_3_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_30_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_30_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_30_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_30_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_30_d0,
        i_q0 => training_instance_V_30_i_q0,
        t_address0 => compute_U0_training_instance_V_30_address0,
        t_ce0 => compute_U0_training_instance_V_30_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_30_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_30_i_full_n,
        i_write => ap_channel_done_training_instance_V_30,
        t_empty_n => training_instance_V_30_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_31_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_31_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_31_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_31_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_31_d0,
        i_q0 => training_instance_V_31_i_q0,
        t_address0 => compute_U0_training_instance_V_31_address0,
        t_ce0 => compute_U0_training_instance_V_31_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_31_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_31_i_full_n,
        i_write => ap_channel_done_training_instance_V_31,
        t_empty_n => training_instance_V_31_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_4_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_4_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_4_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_4_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_4_d0,
        i_q0 => training_instance_V_4_i_q0,
        t_address0 => compute_U0_training_instance_V_4_address0,
        t_ce0 => compute_U0_training_instance_V_4_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_4_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_4_i_full_n,
        i_write => ap_channel_done_training_instance_V_4,
        t_empty_n => training_instance_V_4_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_5_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_5_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_5_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_5_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_5_d0,
        i_q0 => training_instance_V_5_i_q0,
        t_address0 => compute_U0_training_instance_V_5_address0,
        t_ce0 => compute_U0_training_instance_V_5_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_5_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_5_i_full_n,
        i_write => ap_channel_done_training_instance_V_5,
        t_empty_n => training_instance_V_5_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_6_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_6_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_6_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_6_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_6_d0,
        i_q0 => training_instance_V_6_i_q0,
        t_address0 => compute_U0_training_instance_V_6_address0,
        t_ce0 => compute_U0_training_instance_V_6_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_6_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_6_i_full_n,
        i_write => ap_channel_done_training_instance_V_6,
        t_empty_n => training_instance_V_6_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_7_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_7_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_7_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_7_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_7_d0,
        i_q0 => training_instance_V_7_i_q0,
        t_address0 => compute_U0_training_instance_V_7_address0,
        t_ce0 => compute_U0_training_instance_V_7_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_7_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_7_i_full_n,
        i_write => ap_channel_done_training_instance_V_7,
        t_empty_n => training_instance_V_7_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_8_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_8_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_8_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_8_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_8_d0,
        i_q0 => training_instance_V_8_i_q0,
        t_address0 => compute_U0_training_instance_V_8_address0,
        t_ce0 => compute_U0_training_instance_V_8_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_8_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_8_i_full_n,
        i_write => ap_channel_done_training_instance_V_8,
        t_empty_n => training_instance_V_8_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_instance_V_9_U : component a0_dataflow_in_loop_IfE
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => READ_TRAINING_DATA_p_U0_training_instance_V_9_address0,
        i_ce0 => READ_TRAINING_DATA_p_U0_training_instance_V_9_ce0,
        i_we0 => READ_TRAINING_DATA_p_U0_training_instance_V_9_we0,
        i_d0 => READ_TRAINING_DATA_p_U0_training_instance_V_9_d0,
        i_q0 => training_instance_V_9_i_q0,
        t_address0 => compute_U0_training_instance_V_9_address0,
        t_ce0 => compute_U0_training_instance_V_9_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv16_0,
        t_q0 => training_instance_V_9_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => training_instance_V_9_i_full_n,
        i_write => ap_channel_done_training_instance_V_9,
        t_empty_n => training_instance_V_9_t_empty_n,
        t_read => compute_U0_ap_ready);

    training_id_c2_U : component a0_fifo_w13_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dataflow_in_loop_TRA_2_U0_training_id_out_din,
        if_full_n => training_id_c2_full_n,
        if_write => dataflow_in_loop_TRA_2_U0_training_id_out_write,
        if_dout => training_id_c2_dout,
        if_empty_n => training_id_c2_empty_n,
        if_read => dataflow_in_loop_TRA_1_1_U0_training_id_read);

    training_id_c_U : component a0_fifo_w13_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dataflow_in_loop_TRA_1_1_U0_training_id_out_din,
        if_full_n => training_id_c_full_n,
        if_write => dataflow_in_loop_TRA_1_1_U0_training_id_out_write,
        if_dout => training_id_c_dout,
        if_empty_n => training_id_c_empty_n,
        if_read => aesl_mux_load_4_1125_U0_training_id_read);

    p_channel_U : component a0_fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => aesl_mux_load_4_1125_U0_return_r,
        if_full_n => p_channel_full_n,
        if_write => aesl_mux_load_4_1125_U0_ap_done,
        if_dout => p_channel_dout,
        if_empty_n => p_channel_empty_n,
        if_read => compute_U0_ap_ready);

    start_for_dataflobek_U : component a0_start_for_dataflobek
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dataflow_in_loop_TRA_1_1_U0_din,
        if_full_n => start_for_dataflow_in_loop_TRA_1_1_U0_full_n,
        if_write => dataflow_in_loop_TRA_2_U0_start_write,
        if_dout => start_for_dataflow_in_loop_TRA_1_1_U0_dout,
        if_empty_n => start_for_dataflow_in_loop_TRA_1_1_U0_empty_n,
        if_read => dataflow_in_loop_TRA_1_1_U0_ap_ready);





    ap_sync_reg_READ_TRAINING_DATA_p_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_READ_TRAINING_DATA_p_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_READ_TRAINING_DATA_p_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_READ_TRAINING_DATA_p_U0_ap_ready <= ap_sync_READ_TRAINING_DATA_p_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_aesl_mux_load_4_1125_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_aesl_mux_load_4_1125_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_aesl_mux_load_4_1125_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_aesl_mux_load_4_1125_U0_ap_ready <= ap_sync_aesl_mux_load_4_1125_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_1 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_1 <= ap_sync_channel_write_training_instance_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_10 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_10 <= ap_sync_channel_write_training_instance_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_11 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_11 <= ap_sync_channel_write_training_instance_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_12 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_12 <= ap_sync_channel_write_training_instance_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_13 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_13 <= ap_sync_channel_write_training_instance_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_14 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_14 <= ap_sync_channel_write_training_instance_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_15 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_15 <= ap_sync_channel_write_training_instance_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_16 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_16 <= ap_sync_channel_write_training_instance_V_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_17 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_17 <= ap_sync_channel_write_training_instance_V_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_18 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_18 <= ap_sync_channel_write_training_instance_V_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_19 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_19 <= ap_sync_channel_write_training_instance_V_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_2 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_2 <= ap_sync_channel_write_training_instance_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_20 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_20 <= ap_sync_channel_write_training_instance_V_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_21 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_21 <= ap_sync_channel_write_training_instance_V_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_22 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_22 <= ap_sync_channel_write_training_instance_V_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_23 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_23 <= ap_sync_channel_write_training_instance_V_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_24 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_24 <= ap_sync_channel_write_training_instance_V_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_25 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_25 <= ap_sync_channel_write_training_instance_V_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_26 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_26 <= ap_sync_channel_write_training_instance_V_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_27 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_27 <= ap_sync_channel_write_training_instance_V_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_28 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_28 <= ap_sync_channel_write_training_instance_V_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_29 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_29 <= ap_sync_channel_write_training_instance_V_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_3 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_3 <= ap_sync_channel_write_training_instance_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_30 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_30 <= ap_sync_channel_write_training_instance_V_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_31 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_31 <= ap_sync_channel_write_training_instance_V_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_4 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_4 <= ap_sync_channel_write_training_instance_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_5 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_5 <= ap_sync_channel_write_training_instance_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_6 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_6 <= ap_sync_channel_write_training_instance_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_7 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_7 <= ap_sync_channel_write_training_instance_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_8 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_8 <= ap_sync_channel_write_training_instance_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_9 <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_9 <= ap_sync_channel_write_training_instance_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_training_instance_V_s_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_training_instance_V_s <= ap_const_logic_0;
            else
                if (((READ_TRAINING_DATA_p_U0_ap_done and READ_TRAINING_DATA_p_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_training_instance_V_s <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_training_instance_V_s <= ap_sync_channel_write_training_instance_V_s;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_compute_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_compute_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_compute_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_compute_U0_ap_ready <= ap_sync_compute_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_dataflow_in_loop_TRA_2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_dataflow_in_loop_TRA_2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_dataflow_in_loop_TRA_2_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_dataflow_in_loop_TRA_2_U0_ap_ready <= ap_sync_dataflow_in_loop_TRA_2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    READ_TRAINING_DATA_p_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = READ_TRAINING_DATA_p_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                READ_TRAINING_DATA_p_U0_ap_ready_count <= std_logic_vector(unsigned(READ_TRAINING_DATA_p_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = READ_TRAINING_DATA_p_U0_ap_ready))) then 
                READ_TRAINING_DATA_p_U0_ap_ready_count <= std_logic_vector(unsigned(READ_TRAINING_DATA_p_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    aesl_mux_load_4_1125_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = aesl_mux_load_4_1125_U0_ap_ready) and (ap_sync_ready = ap_const_logic_1))) then 
                aesl_mux_load_4_1125_U0_ap_ready_count <= std_logic_vector(unsigned(aesl_mux_load_4_1125_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = aesl_mux_load_4_1125_U0_ap_ready))) then 
                aesl_mux_load_4_1125_U0_ap_ready_count <= std_logic_vector(unsigned(aesl_mux_load_4_1125_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    compute_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((compute_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                compute_U0_ap_ready_count <= std_logic_vector(unsigned(compute_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (compute_U0_ap_ready = ap_const_logic_1))) then 
                compute_U0_ap_ready_count <= std_logic_vector(unsigned(compute_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    dataflow_in_loop_TRA_2_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((dataflow_in_loop_TRA_2_U0_ap_ready = ap_const_logic_0) and (ap_sync_ready = ap_const_logic_1))) then 
                dataflow_in_loop_TRA_2_U0_ap_ready_count <= std_logic_vector(unsigned(dataflow_in_loop_TRA_2_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (dataflow_in_loop_TRA_2_U0_ap_ready = ap_const_logic_1))) then 
                dataflow_in_loop_TRA_2_U0_ap_ready_count <= std_logic_vector(unsigned(dataflow_in_loop_TRA_2_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    READ_TRAINING_DATA_p_U0_ap_continue <= (ap_sync_channel_write_training_instance_V_s and ap_sync_channel_write_training_instance_V_9 and ap_sync_channel_write_training_instance_V_8 and ap_sync_channel_write_training_instance_V_7 and ap_sync_channel_write_training_instance_V_6 and ap_sync_channel_write_training_instance_V_5 and ap_sync_channel_write_training_instance_V_4 and ap_sync_channel_write_training_instance_V_31 and ap_sync_channel_write_training_instance_V_30 and ap_sync_channel_write_training_instance_V_3 and ap_sync_channel_write_training_instance_V_29 and ap_sync_channel_write_training_instance_V_28 and ap_sync_channel_write_training_instance_V_27 and ap_sync_channel_write_training_instance_V_26 and ap_sync_channel_write_training_instance_V_25 and ap_sync_channel_write_training_instance_V_24 and ap_sync_channel_write_training_instance_V_23 and ap_sync_channel_write_training_instance_V_22 and ap_sync_channel_write_training_instance_V_21 and ap_sync_channel_write_training_instance_V_20 and ap_sync_channel_write_training_instance_V_2 and ap_sync_channel_write_training_instance_V_19 and ap_sync_channel_write_training_instance_V_18 and ap_sync_channel_write_training_instance_V_17 and ap_sync_channel_write_training_instance_V_16 and ap_sync_channel_write_training_instance_V_15 and ap_sync_channel_write_training_instance_V_14 and ap_sync_channel_write_training_instance_V_13 and ap_sync_channel_write_training_instance_V_12 and ap_sync_channel_write_training_instance_V_11 and ap_sync_channel_write_training_instance_V_10 and ap_sync_channel_write_training_instance_V_1);
    READ_TRAINING_DATA_p_U0_ap_start <= ((ap_sync_reg_READ_TRAINING_DATA_p_U0_ap_ready xor ap_const_logic_1) and ap_start);
    READ_TRAINING_DATA_p_U0_start_full_n <= ap_const_logic_1;
    READ_TRAINING_DATA_p_U0_start_write <= ap_const_logic_0;
    READ_TRAINING_DATA_p_U0_training_instance_V_0_full_n <= training_instance_V_s_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_10_full_n <= training_instance_V_10_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_11_full_n <= training_instance_V_11_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_12_full_n <= training_instance_V_12_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_13_full_n <= training_instance_V_13_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_14_full_n <= training_instance_V_14_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_15_full_n <= training_instance_V_15_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_16_full_n <= training_instance_V_16_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_17_full_n <= training_instance_V_17_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_18_full_n <= training_instance_V_18_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_19_full_n <= training_instance_V_19_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_1_full_n <= training_instance_V_1_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_20_full_n <= training_instance_V_20_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_21_full_n <= training_instance_V_21_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_22_full_n <= training_instance_V_22_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_23_full_n <= training_instance_V_23_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_24_full_n <= training_instance_V_24_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_25_full_n <= training_instance_V_25_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_26_full_n <= training_instance_V_26_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_27_full_n <= training_instance_V_27_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_28_full_n <= training_instance_V_28_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_29_full_n <= training_instance_V_29_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_2_full_n <= training_instance_V_2_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_30_full_n <= training_instance_V_30_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_31_full_n <= training_instance_V_31_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_3_full_n <= training_instance_V_3_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_4_full_n <= training_instance_V_4_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_5_full_n <= training_instance_V_5_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_6_full_n <= training_instance_V_6_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_7_full_n <= training_instance_V_7_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_8_full_n <= training_instance_V_8_i_full_n;
    READ_TRAINING_DATA_p_U0_training_instance_V_9_full_n <= training_instance_V_9_i_full_n;
    aesl_mux_load_4_1125_U0_ap_continue <= p_channel_full_n;
    aesl_mux_load_4_1125_U0_ap_start <= ((ap_sync_reg_aesl_mux_load_4_1125_U0_ap_ready xor ap_const_logic_1) and ap_start);
    aesl_mux_load_4_1125_U0_start_full_n <= ap_const_logic_1;
    aesl_mux_load_4_1125_U0_start_write <= ap_const_logic_0;
    ap_channel_done_p_channel <= aesl_mux_load_4_1125_U0_ap_done;
    ap_channel_done_training_instance_V_1 <= ((ap_sync_reg_channel_write_training_instance_V_1 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_10 <= ((ap_sync_reg_channel_write_training_instance_V_10 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_11 <= ((ap_sync_reg_channel_write_training_instance_V_11 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_12 <= ((ap_sync_reg_channel_write_training_instance_V_12 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_13 <= ((ap_sync_reg_channel_write_training_instance_V_13 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_14 <= ((ap_sync_reg_channel_write_training_instance_V_14 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_15 <= ((ap_sync_reg_channel_write_training_instance_V_15 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_16 <= ((ap_sync_reg_channel_write_training_instance_V_16 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_17 <= ((ap_sync_reg_channel_write_training_instance_V_17 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_18 <= ((ap_sync_reg_channel_write_training_instance_V_18 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_19 <= ((ap_sync_reg_channel_write_training_instance_V_19 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_2 <= ((ap_sync_reg_channel_write_training_instance_V_2 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_20 <= ((ap_sync_reg_channel_write_training_instance_V_20 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_21 <= ((ap_sync_reg_channel_write_training_instance_V_21 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_22 <= ((ap_sync_reg_channel_write_training_instance_V_22 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_23 <= ((ap_sync_reg_channel_write_training_instance_V_23 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_24 <= ((ap_sync_reg_channel_write_training_instance_V_24 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_25 <= ((ap_sync_reg_channel_write_training_instance_V_25 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_26 <= ((ap_sync_reg_channel_write_training_instance_V_26 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_27 <= ((ap_sync_reg_channel_write_training_instance_V_27 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_28 <= ((ap_sync_reg_channel_write_training_instance_V_28 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_29 <= ((ap_sync_reg_channel_write_training_instance_V_29 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_3 <= ((ap_sync_reg_channel_write_training_instance_V_3 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_30 <= ((ap_sync_reg_channel_write_training_instance_V_30 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_31 <= ((ap_sync_reg_channel_write_training_instance_V_31 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_4 <= ((ap_sync_reg_channel_write_training_instance_V_4 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_5 <= ((ap_sync_reg_channel_write_training_instance_V_5 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_6 <= ((ap_sync_reg_channel_write_training_instance_V_6 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_7 <= ((ap_sync_reg_channel_write_training_instance_V_7 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_8 <= ((ap_sync_reg_channel_write_training_instance_V_8 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_9 <= ((ap_sync_reg_channel_write_training_instance_V_9 xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_channel_done_training_instance_V_s <= ((ap_sync_reg_channel_write_training_instance_V_s xor ap_const_logic_1) and READ_TRAINING_DATA_p_U0_ap_done);
    ap_done <= compute_U0_ap_done;
    ap_idle <= ((p_channel_empty_n xor ap_const_logic_1) and (training_instance_V_9_t_empty_n xor ap_const_logic_1) and (training_instance_V_8_t_empty_n xor ap_const_logic_1) and (training_instance_V_7_t_empty_n xor ap_const_logic_1) and (training_instance_V_6_t_empty_n xor ap_const_logic_1) and (training_instance_V_5_t_empty_n xor ap_const_logic_1) and (training_instance_V_4_t_empty_n xor ap_const_logic_1) and (training_instance_V_31_t_empty_n xor ap_const_logic_1) and (training_instance_V_30_t_empty_n xor ap_const_logic_1) and (training_instance_V_3_t_empty_n xor ap_const_logic_1) and (training_instance_V_29_t_empty_n xor ap_const_logic_1) and (training_instance_V_28_t_empty_n xor ap_const_logic_1) and (training_instance_V_27_t_empty_n xor ap_const_logic_1) and (training_instance_V_26_t_empty_n xor ap_const_logic_1) and (training_instance_V_25_t_empty_n xor ap_const_logic_1) and (training_instance_V_24_t_empty_n xor ap_const_logic_1) and (training_instance_V_23_t_empty_n xor ap_const_logic_1) and (training_instance_V_22_t_empty_n xor ap_const_logic_1) and (training_instance_V_21_t_empty_n xor ap_const_logic_1) and (training_instance_V_20_t_empty_n xor ap_const_logic_1) and (training_instance_V_2_t_empty_n xor ap_const_logic_1) and (training_instance_V_19_t_empty_n xor ap_const_logic_1) and (training_instance_V_18_t_empty_n xor ap_const_logic_1) and (training_instance_V_17_t_empty_n xor ap_const_logic_1) and (training_instance_V_16_t_empty_n xor ap_const_logic_1) and (training_instance_V_15_t_empty_n xor ap_const_logic_1) and (training_instance_V_14_t_empty_n xor ap_const_logic_1) and (training_instance_V_13_t_empty_n xor ap_const_logic_1) and (training_instance_V_12_t_empty_n xor ap_const_logic_1) and (training_instance_V_11_t_empty_n xor ap_const_logic_1) and (training_instance_V_10_t_empty_n xor ap_const_logic_1) and (training_instance_V_1_t_empty_n xor ap_const_logic_1) and (training_instance_V_s_t_empty_n xor ap_const_logic_1) and dataflow_in_loop_TRA_2_U0_ap_idle and dataflow_in_loop_TRA_1_1_U0_ap_idle and compute_U0_ap_idle and aesl_mux_load_4_1125_U0_ap_idle and READ_TRAINING_DATA_p_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_READ_TRAINING_DATA_p_U0_ap_ready <= (ap_sync_reg_READ_TRAINING_DATA_p_U0_ap_ready or READ_TRAINING_DATA_p_U0_ap_ready);
    ap_sync_aesl_mux_load_4_1125_U0_ap_ready <= (ap_sync_reg_aesl_mux_load_4_1125_U0_ap_ready or aesl_mux_load_4_1125_U0_ap_ready);
    ap_sync_channel_write_training_instance_V_1 <= ((ap_channel_done_training_instance_V_1 and READ_TRAINING_DATA_p_U0_training_instance_V_1_full_n) or ap_sync_reg_channel_write_training_instance_V_1);
    ap_sync_channel_write_training_instance_V_10 <= ((ap_channel_done_training_instance_V_10 and READ_TRAINING_DATA_p_U0_training_instance_V_10_full_n) or ap_sync_reg_channel_write_training_instance_V_10);
    ap_sync_channel_write_training_instance_V_11 <= ((ap_channel_done_training_instance_V_11 and READ_TRAINING_DATA_p_U0_training_instance_V_11_full_n) or ap_sync_reg_channel_write_training_instance_V_11);
    ap_sync_channel_write_training_instance_V_12 <= ((ap_channel_done_training_instance_V_12 and READ_TRAINING_DATA_p_U0_training_instance_V_12_full_n) or ap_sync_reg_channel_write_training_instance_V_12);
    ap_sync_channel_write_training_instance_V_13 <= ((ap_channel_done_training_instance_V_13 and READ_TRAINING_DATA_p_U0_training_instance_V_13_full_n) or ap_sync_reg_channel_write_training_instance_V_13);
    ap_sync_channel_write_training_instance_V_14 <= ((ap_channel_done_training_instance_V_14 and READ_TRAINING_DATA_p_U0_training_instance_V_14_full_n) or ap_sync_reg_channel_write_training_instance_V_14);
    ap_sync_channel_write_training_instance_V_15 <= ((ap_channel_done_training_instance_V_15 and READ_TRAINING_DATA_p_U0_training_instance_V_15_full_n) or ap_sync_reg_channel_write_training_instance_V_15);
    ap_sync_channel_write_training_instance_V_16 <= ((ap_channel_done_training_instance_V_16 and READ_TRAINING_DATA_p_U0_training_instance_V_16_full_n) or ap_sync_reg_channel_write_training_instance_V_16);
    ap_sync_channel_write_training_instance_V_17 <= ((ap_channel_done_training_instance_V_17 and READ_TRAINING_DATA_p_U0_training_instance_V_17_full_n) or ap_sync_reg_channel_write_training_instance_V_17);
    ap_sync_channel_write_training_instance_V_18 <= ((ap_channel_done_training_instance_V_18 and READ_TRAINING_DATA_p_U0_training_instance_V_18_full_n) or ap_sync_reg_channel_write_training_instance_V_18);
    ap_sync_channel_write_training_instance_V_19 <= ((ap_channel_done_training_instance_V_19 and READ_TRAINING_DATA_p_U0_training_instance_V_19_full_n) or ap_sync_reg_channel_write_training_instance_V_19);
    ap_sync_channel_write_training_instance_V_2 <= ((ap_channel_done_training_instance_V_2 and READ_TRAINING_DATA_p_U0_training_instance_V_2_full_n) or ap_sync_reg_channel_write_training_instance_V_2);
    ap_sync_channel_write_training_instance_V_20 <= ((ap_channel_done_training_instance_V_20 and READ_TRAINING_DATA_p_U0_training_instance_V_20_full_n) or ap_sync_reg_channel_write_training_instance_V_20);
    ap_sync_channel_write_training_instance_V_21 <= ((ap_channel_done_training_instance_V_21 and READ_TRAINING_DATA_p_U0_training_instance_V_21_full_n) or ap_sync_reg_channel_write_training_instance_V_21);
    ap_sync_channel_write_training_instance_V_22 <= ((ap_channel_done_training_instance_V_22 and READ_TRAINING_DATA_p_U0_training_instance_V_22_full_n) or ap_sync_reg_channel_write_training_instance_V_22);
    ap_sync_channel_write_training_instance_V_23 <= ((ap_channel_done_training_instance_V_23 and READ_TRAINING_DATA_p_U0_training_instance_V_23_full_n) or ap_sync_reg_channel_write_training_instance_V_23);
    ap_sync_channel_write_training_instance_V_24 <= ((ap_channel_done_training_instance_V_24 and READ_TRAINING_DATA_p_U0_training_instance_V_24_full_n) or ap_sync_reg_channel_write_training_instance_V_24);
    ap_sync_channel_write_training_instance_V_25 <= ((ap_channel_done_training_instance_V_25 and READ_TRAINING_DATA_p_U0_training_instance_V_25_full_n) or ap_sync_reg_channel_write_training_instance_V_25);
    ap_sync_channel_write_training_instance_V_26 <= ((ap_channel_done_training_instance_V_26 and READ_TRAINING_DATA_p_U0_training_instance_V_26_full_n) or ap_sync_reg_channel_write_training_instance_V_26);
    ap_sync_channel_write_training_instance_V_27 <= ((ap_channel_done_training_instance_V_27 and READ_TRAINING_DATA_p_U0_training_instance_V_27_full_n) or ap_sync_reg_channel_write_training_instance_V_27);
    ap_sync_channel_write_training_instance_V_28 <= ((ap_channel_done_training_instance_V_28 and READ_TRAINING_DATA_p_U0_training_instance_V_28_full_n) or ap_sync_reg_channel_write_training_instance_V_28);
    ap_sync_channel_write_training_instance_V_29 <= ((ap_channel_done_training_instance_V_29 and READ_TRAINING_DATA_p_U0_training_instance_V_29_full_n) or ap_sync_reg_channel_write_training_instance_V_29);
    ap_sync_channel_write_training_instance_V_3 <= ((ap_channel_done_training_instance_V_3 and READ_TRAINING_DATA_p_U0_training_instance_V_3_full_n) or ap_sync_reg_channel_write_training_instance_V_3);
    ap_sync_channel_write_training_instance_V_30 <= ((ap_channel_done_training_instance_V_30 and READ_TRAINING_DATA_p_U0_training_instance_V_30_full_n) or ap_sync_reg_channel_write_training_instance_V_30);
    ap_sync_channel_write_training_instance_V_31 <= ((ap_channel_done_training_instance_V_31 and READ_TRAINING_DATA_p_U0_training_instance_V_31_full_n) or ap_sync_reg_channel_write_training_instance_V_31);
    ap_sync_channel_write_training_instance_V_4 <= ((ap_channel_done_training_instance_V_4 and READ_TRAINING_DATA_p_U0_training_instance_V_4_full_n) or ap_sync_reg_channel_write_training_instance_V_4);
    ap_sync_channel_write_training_instance_V_5 <= ((ap_channel_done_training_instance_V_5 and READ_TRAINING_DATA_p_U0_training_instance_V_5_full_n) or ap_sync_reg_channel_write_training_instance_V_5);
    ap_sync_channel_write_training_instance_V_6 <= ((ap_channel_done_training_instance_V_6 and READ_TRAINING_DATA_p_U0_training_instance_V_6_full_n) or ap_sync_reg_channel_write_training_instance_V_6);
    ap_sync_channel_write_training_instance_V_7 <= ((ap_channel_done_training_instance_V_7 and READ_TRAINING_DATA_p_U0_training_instance_V_7_full_n) or ap_sync_reg_channel_write_training_instance_V_7);
    ap_sync_channel_write_training_instance_V_8 <= ((ap_channel_done_training_instance_V_8 and READ_TRAINING_DATA_p_U0_training_instance_V_8_full_n) or ap_sync_reg_channel_write_training_instance_V_8);
    ap_sync_channel_write_training_instance_V_9 <= ((ap_channel_done_training_instance_V_9 and READ_TRAINING_DATA_p_U0_training_instance_V_9_full_n) or ap_sync_reg_channel_write_training_instance_V_9);
    ap_sync_channel_write_training_instance_V_s <= ((ap_channel_done_training_instance_V_s and READ_TRAINING_DATA_p_U0_training_instance_V_0_full_n) or ap_sync_reg_channel_write_training_instance_V_s);
    ap_sync_compute_U0_ap_ready <= (compute_U0_ap_ready or ap_sync_reg_compute_U0_ap_ready);
    ap_sync_continue <= ap_continue;
    ap_sync_dataflow_in_loop_TRA_2_U0_ap_ready <= (dataflow_in_loop_TRA_2_U0_ap_ready or ap_sync_reg_dataflow_in_loop_TRA_2_U0_ap_ready);
    ap_sync_done <= compute_U0_ap_done;
    ap_sync_ready <= (ap_sync_dataflow_in_loop_TRA_2_U0_ap_ready and ap_sync_compute_U0_ap_ready and ap_sync_aesl_mux_load_4_1125_U0_ap_ready and ap_sync_READ_TRAINING_DATA_p_U0_ap_ready);
    compute_U0_ap_continue <= ap_continue;
    compute_U0_ap_start <= (training_instance_V_s_t_empty_n and training_instance_V_9_t_empty_n and training_instance_V_8_t_empty_n and training_instance_V_7_t_empty_n and training_instance_V_6_t_empty_n and training_instance_V_5_t_empty_n and training_instance_V_4_t_empty_n and training_instance_V_3_t_empty_n and training_instance_V_31_t_empty_n and training_instance_V_30_t_empty_n and training_instance_V_2_t_empty_n and training_instance_V_29_t_empty_n and training_instance_V_28_t_empty_n and training_instance_V_27_t_empty_n and training_instance_V_26_t_empty_n and training_instance_V_25_t_empty_n and training_instance_V_24_t_empty_n and training_instance_V_23_t_empty_n and training_instance_V_22_t_empty_n and training_instance_V_21_t_empty_n and training_instance_V_20_t_empty_n and training_instance_V_1_t_empty_n and training_instance_V_19_t_empty_n and training_instance_V_18_t_empty_n and training_instance_V_17_t_empty_n and training_instance_V_16_t_empty_n and training_instance_V_15_t_empty_n and training_instance_V_14_t_empty_n and training_instance_V_13_t_empty_n and training_instance_V_12_t_empty_n and training_instance_V_11_t_empty_n and training_instance_V_10_t_empty_n and p_channel_empty_n and (ap_sync_reg_compute_U0_ap_ready xor ap_const_logic_1) and ap_start);
    compute_U0_start_full_n <= ap_const_logic_1;
    compute_U0_start_write <= ap_const_logic_0;
    data_V_read <= READ_TRAINING_DATA_p_U0_data_V_read;
    dataflow_in_loop_TRA_1_1_U0_ap_continue <= ap_const_logic_1;
    dataflow_in_loop_TRA_1_1_U0_ap_start <= start_for_dataflow_in_loop_TRA_1_1_U0_empty_n;
    dataflow_in_loop_TRA_1_1_U0_start_full_n <= ap_const_logic_1;
    dataflow_in_loop_TRA_1_1_U0_start_write <= ap_const_logic_0;
    dataflow_in_loop_TRA_2_U0_ap_continue <= ap_const_logic_1;
    dataflow_in_loop_TRA_2_U0_ap_start <= ((ap_sync_reg_dataflow_in_loop_TRA_2_U0_ap_ready xor ap_const_logic_1) and ap_start);
    label_local_V_0_address0 <= aesl_mux_load_4_1125_U0_label_local_V_0_address0;
    label_local_V_0_address1 <= ap_const_lv11_0;
    label_local_V_0_ce0 <= aesl_mux_load_4_1125_U0_label_local_V_0_ce0;
    label_local_V_0_ce1 <= ap_const_logic_0;
    label_local_V_0_d0 <= ap_const_lv8_0;
    label_local_V_0_d1 <= ap_const_lv8_0;
    label_local_V_0_we0 <= ap_const_logic_0;
    label_local_V_0_we1 <= ap_const_logic_0;
    label_local_V_1_address0 <= aesl_mux_load_4_1125_U0_label_local_V_1_address0;
    label_local_V_1_address1 <= ap_const_lv11_0;
    label_local_V_1_ce0 <= aesl_mux_load_4_1125_U0_label_local_V_1_ce0;
    label_local_V_1_ce1 <= ap_const_logic_0;
    label_local_V_1_d0 <= ap_const_lv8_0;
    label_local_V_1_d1 <= ap_const_lv8_0;
    label_local_V_1_we0 <= ap_const_logic_0;
    label_local_V_1_we1 <= ap_const_logic_0;
    label_local_V_2_address0 <= aesl_mux_load_4_1125_U0_label_local_V_2_address0;
    label_local_V_2_address1 <= ap_const_lv11_0;
    label_local_V_2_ce0 <= aesl_mux_load_4_1125_U0_label_local_V_2_ce0;
    label_local_V_2_ce1 <= ap_const_logic_0;
    label_local_V_2_d0 <= ap_const_lv8_0;
    label_local_V_2_d1 <= ap_const_lv8_0;
    label_local_V_2_we0 <= ap_const_logic_0;
    label_local_V_2_we1 <= ap_const_logic_0;
    label_local_V_3_address0 <= aesl_mux_load_4_1125_U0_label_local_V_3_address0;
    label_local_V_3_address1 <= ap_const_lv11_0;
    label_local_V_3_ce0 <= aesl_mux_load_4_1125_U0_label_local_V_3_ce0;
    label_local_V_3_ce1 <= ap_const_logic_0;
    label_local_V_3_d0 <= ap_const_lv8_0;
    label_local_V_3_d1 <= ap_const_lv8_0;
    label_local_V_3_we0 <= ap_const_logic_0;
    label_local_V_3_we1 <= ap_const_logic_0;
    start_for_dataflow_in_loop_TRA_1_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    theta_local_V_0_address0 <= compute_U0_theta_local_0_V_address0;
    theta_local_V_0_address1 <= compute_U0_theta_local_0_V_address1;
    theta_local_V_0_ce0 <= compute_U0_theta_local_0_V_ce0;
    theta_local_V_0_ce1 <= compute_U0_theta_local_0_V_ce1;
    theta_local_V_0_d0 <= ap_const_lv32_0;
    theta_local_V_0_d1 <= compute_U0_theta_local_0_V_d1;
    theta_local_V_0_we0 <= ap_const_logic_0;
    theta_local_V_0_we1 <= compute_U0_theta_local_0_V_we1;
    theta_local_V_10_address0 <= compute_U0_theta_local_10_V_address0;
    theta_local_V_10_address1 <= compute_U0_theta_local_10_V_address1;
    theta_local_V_10_ce0 <= compute_U0_theta_local_10_V_ce0;
    theta_local_V_10_ce1 <= compute_U0_theta_local_10_V_ce1;
    theta_local_V_10_d0 <= ap_const_lv32_0;
    theta_local_V_10_d1 <= compute_U0_theta_local_10_V_d1;
    theta_local_V_10_we0 <= ap_const_logic_0;
    theta_local_V_10_we1 <= compute_U0_theta_local_10_V_we1;
    theta_local_V_11_address0 <= compute_U0_theta_local_11_V_address0;
    theta_local_V_11_address1 <= compute_U0_theta_local_11_V_address1;
    theta_local_V_11_ce0 <= compute_U0_theta_local_11_V_ce0;
    theta_local_V_11_ce1 <= compute_U0_theta_local_11_V_ce1;
    theta_local_V_11_d0 <= ap_const_lv32_0;
    theta_local_V_11_d1 <= compute_U0_theta_local_11_V_d1;
    theta_local_V_11_we0 <= ap_const_logic_0;
    theta_local_V_11_we1 <= compute_U0_theta_local_11_V_we1;
    theta_local_V_12_address0 <= compute_U0_theta_local_12_V_address0;
    theta_local_V_12_address1 <= compute_U0_theta_local_12_V_address1;
    theta_local_V_12_ce0 <= compute_U0_theta_local_12_V_ce0;
    theta_local_V_12_ce1 <= compute_U0_theta_local_12_V_ce1;
    theta_local_V_12_d0 <= ap_const_lv32_0;
    theta_local_V_12_d1 <= compute_U0_theta_local_12_V_d1;
    theta_local_V_12_we0 <= ap_const_logic_0;
    theta_local_V_12_we1 <= compute_U0_theta_local_12_V_we1;
    theta_local_V_13_address0 <= compute_U0_theta_local_13_V_address0;
    theta_local_V_13_address1 <= compute_U0_theta_local_13_V_address1;
    theta_local_V_13_ce0 <= compute_U0_theta_local_13_V_ce0;
    theta_local_V_13_ce1 <= compute_U0_theta_local_13_V_ce1;
    theta_local_V_13_d0 <= ap_const_lv32_0;
    theta_local_V_13_d1 <= compute_U0_theta_local_13_V_d1;
    theta_local_V_13_we0 <= ap_const_logic_0;
    theta_local_V_13_we1 <= compute_U0_theta_local_13_V_we1;
    theta_local_V_14_address0 <= compute_U0_theta_local_14_V_address0;
    theta_local_V_14_address1 <= compute_U0_theta_local_14_V_address1;
    theta_local_V_14_ce0 <= compute_U0_theta_local_14_V_ce0;
    theta_local_V_14_ce1 <= compute_U0_theta_local_14_V_ce1;
    theta_local_V_14_d0 <= ap_const_lv32_0;
    theta_local_V_14_d1 <= compute_U0_theta_local_14_V_d1;
    theta_local_V_14_we0 <= ap_const_logic_0;
    theta_local_V_14_we1 <= compute_U0_theta_local_14_V_we1;
    theta_local_V_15_address0 <= compute_U0_theta_local_15_V_address0;
    theta_local_V_15_address1 <= compute_U0_theta_local_15_V_address1;
    theta_local_V_15_ce0 <= compute_U0_theta_local_15_V_ce0;
    theta_local_V_15_ce1 <= compute_U0_theta_local_15_V_ce1;
    theta_local_V_15_d0 <= ap_const_lv32_0;
    theta_local_V_15_d1 <= compute_U0_theta_local_15_V_d1;
    theta_local_V_15_we0 <= ap_const_logic_0;
    theta_local_V_15_we1 <= compute_U0_theta_local_15_V_we1;
    theta_local_V_16_address0 <= compute_U0_theta_local_16_V_address0;
    theta_local_V_16_address1 <= compute_U0_theta_local_16_V_address1;
    theta_local_V_16_ce0 <= compute_U0_theta_local_16_V_ce0;
    theta_local_V_16_ce1 <= compute_U0_theta_local_16_V_ce1;
    theta_local_V_16_d0 <= ap_const_lv32_0;
    theta_local_V_16_d1 <= compute_U0_theta_local_16_V_d1;
    theta_local_V_16_we0 <= ap_const_logic_0;
    theta_local_V_16_we1 <= compute_U0_theta_local_16_V_we1;
    theta_local_V_17_address0 <= compute_U0_theta_local_17_V_address0;
    theta_local_V_17_address1 <= compute_U0_theta_local_17_V_address1;
    theta_local_V_17_ce0 <= compute_U0_theta_local_17_V_ce0;
    theta_local_V_17_ce1 <= compute_U0_theta_local_17_V_ce1;
    theta_local_V_17_d0 <= ap_const_lv32_0;
    theta_local_V_17_d1 <= compute_U0_theta_local_17_V_d1;
    theta_local_V_17_we0 <= ap_const_logic_0;
    theta_local_V_17_we1 <= compute_U0_theta_local_17_V_we1;
    theta_local_V_18_address0 <= compute_U0_theta_local_18_V_address0;
    theta_local_V_18_address1 <= compute_U0_theta_local_18_V_address1;
    theta_local_V_18_ce0 <= compute_U0_theta_local_18_V_ce0;
    theta_local_V_18_ce1 <= compute_U0_theta_local_18_V_ce1;
    theta_local_V_18_d0 <= ap_const_lv32_0;
    theta_local_V_18_d1 <= compute_U0_theta_local_18_V_d1;
    theta_local_V_18_we0 <= ap_const_logic_0;
    theta_local_V_18_we1 <= compute_U0_theta_local_18_V_we1;
    theta_local_V_19_address0 <= compute_U0_theta_local_19_V_address0;
    theta_local_V_19_address1 <= compute_U0_theta_local_19_V_address1;
    theta_local_V_19_ce0 <= compute_U0_theta_local_19_V_ce0;
    theta_local_V_19_ce1 <= compute_U0_theta_local_19_V_ce1;
    theta_local_V_19_d0 <= ap_const_lv32_0;
    theta_local_V_19_d1 <= compute_U0_theta_local_19_V_d1;
    theta_local_V_19_we0 <= ap_const_logic_0;
    theta_local_V_19_we1 <= compute_U0_theta_local_19_V_we1;
    theta_local_V_1_address0 <= compute_U0_theta_local_1_V_address0;
    theta_local_V_1_address1 <= compute_U0_theta_local_1_V_address1;
    theta_local_V_1_ce0 <= compute_U0_theta_local_1_V_ce0;
    theta_local_V_1_ce1 <= compute_U0_theta_local_1_V_ce1;
    theta_local_V_1_d0 <= ap_const_lv32_0;
    theta_local_V_1_d1 <= compute_U0_theta_local_1_V_d1;
    theta_local_V_1_we0 <= ap_const_logic_0;
    theta_local_V_1_we1 <= compute_U0_theta_local_1_V_we1;
    theta_local_V_20_address0 <= compute_U0_theta_local_20_V_address0;
    theta_local_V_20_address1 <= compute_U0_theta_local_20_V_address1;
    theta_local_V_20_ce0 <= compute_U0_theta_local_20_V_ce0;
    theta_local_V_20_ce1 <= compute_U0_theta_local_20_V_ce1;
    theta_local_V_20_d0 <= ap_const_lv32_0;
    theta_local_V_20_d1 <= compute_U0_theta_local_20_V_d1;
    theta_local_V_20_we0 <= ap_const_logic_0;
    theta_local_V_20_we1 <= compute_U0_theta_local_20_V_we1;
    theta_local_V_21_address0 <= compute_U0_theta_local_21_V_address0;
    theta_local_V_21_address1 <= compute_U0_theta_local_21_V_address1;
    theta_local_V_21_ce0 <= compute_U0_theta_local_21_V_ce0;
    theta_local_V_21_ce1 <= compute_U0_theta_local_21_V_ce1;
    theta_local_V_21_d0 <= ap_const_lv32_0;
    theta_local_V_21_d1 <= compute_U0_theta_local_21_V_d1;
    theta_local_V_21_we0 <= ap_const_logic_0;
    theta_local_V_21_we1 <= compute_U0_theta_local_21_V_we1;
    theta_local_V_22_address0 <= compute_U0_theta_local_22_V_address0;
    theta_local_V_22_address1 <= compute_U0_theta_local_22_V_address1;
    theta_local_V_22_ce0 <= compute_U0_theta_local_22_V_ce0;
    theta_local_V_22_ce1 <= compute_U0_theta_local_22_V_ce1;
    theta_local_V_22_d0 <= ap_const_lv32_0;
    theta_local_V_22_d1 <= compute_U0_theta_local_22_V_d1;
    theta_local_V_22_we0 <= ap_const_logic_0;
    theta_local_V_22_we1 <= compute_U0_theta_local_22_V_we1;
    theta_local_V_23_address0 <= compute_U0_theta_local_23_V_address0;
    theta_local_V_23_address1 <= compute_U0_theta_local_23_V_address1;
    theta_local_V_23_ce0 <= compute_U0_theta_local_23_V_ce0;
    theta_local_V_23_ce1 <= compute_U0_theta_local_23_V_ce1;
    theta_local_V_23_d0 <= ap_const_lv32_0;
    theta_local_V_23_d1 <= compute_U0_theta_local_23_V_d1;
    theta_local_V_23_we0 <= ap_const_logic_0;
    theta_local_V_23_we1 <= compute_U0_theta_local_23_V_we1;
    theta_local_V_24_address0 <= compute_U0_theta_local_24_V_address0;
    theta_local_V_24_address1 <= compute_U0_theta_local_24_V_address1;
    theta_local_V_24_ce0 <= compute_U0_theta_local_24_V_ce0;
    theta_local_V_24_ce1 <= compute_U0_theta_local_24_V_ce1;
    theta_local_V_24_d0 <= ap_const_lv32_0;
    theta_local_V_24_d1 <= compute_U0_theta_local_24_V_d1;
    theta_local_V_24_we0 <= ap_const_logic_0;
    theta_local_V_24_we1 <= compute_U0_theta_local_24_V_we1;
    theta_local_V_25_address0 <= compute_U0_theta_local_25_V_address0;
    theta_local_V_25_address1 <= compute_U0_theta_local_25_V_address1;
    theta_local_V_25_ce0 <= compute_U0_theta_local_25_V_ce0;
    theta_local_V_25_ce1 <= compute_U0_theta_local_25_V_ce1;
    theta_local_V_25_d0 <= ap_const_lv32_0;
    theta_local_V_25_d1 <= compute_U0_theta_local_25_V_d1;
    theta_local_V_25_we0 <= ap_const_logic_0;
    theta_local_V_25_we1 <= compute_U0_theta_local_25_V_we1;
    theta_local_V_26_address0 <= compute_U0_theta_local_26_V_address0;
    theta_local_V_26_address1 <= compute_U0_theta_local_26_V_address1;
    theta_local_V_26_ce0 <= compute_U0_theta_local_26_V_ce0;
    theta_local_V_26_ce1 <= compute_U0_theta_local_26_V_ce1;
    theta_local_V_26_d0 <= ap_const_lv32_0;
    theta_local_V_26_d1 <= compute_U0_theta_local_26_V_d1;
    theta_local_V_26_we0 <= ap_const_logic_0;
    theta_local_V_26_we1 <= compute_U0_theta_local_26_V_we1;
    theta_local_V_27_address0 <= compute_U0_theta_local_27_V_address0;
    theta_local_V_27_address1 <= compute_U0_theta_local_27_V_address1;
    theta_local_V_27_ce0 <= compute_U0_theta_local_27_V_ce0;
    theta_local_V_27_ce1 <= compute_U0_theta_local_27_V_ce1;
    theta_local_V_27_d0 <= ap_const_lv32_0;
    theta_local_V_27_d1 <= compute_U0_theta_local_27_V_d1;
    theta_local_V_27_we0 <= ap_const_logic_0;
    theta_local_V_27_we1 <= compute_U0_theta_local_27_V_we1;
    theta_local_V_28_address0 <= compute_U0_theta_local_28_V_address0;
    theta_local_V_28_address1 <= compute_U0_theta_local_28_V_address1;
    theta_local_V_28_ce0 <= compute_U0_theta_local_28_V_ce0;
    theta_local_V_28_ce1 <= compute_U0_theta_local_28_V_ce1;
    theta_local_V_28_d0 <= ap_const_lv32_0;
    theta_local_V_28_d1 <= compute_U0_theta_local_28_V_d1;
    theta_local_V_28_we0 <= ap_const_logic_0;
    theta_local_V_28_we1 <= compute_U0_theta_local_28_V_we1;
    theta_local_V_29_address0 <= compute_U0_theta_local_29_V_address0;
    theta_local_V_29_address1 <= compute_U0_theta_local_29_V_address1;
    theta_local_V_29_ce0 <= compute_U0_theta_local_29_V_ce0;
    theta_local_V_29_ce1 <= compute_U0_theta_local_29_V_ce1;
    theta_local_V_29_d0 <= ap_const_lv32_0;
    theta_local_V_29_d1 <= compute_U0_theta_local_29_V_d1;
    theta_local_V_29_we0 <= ap_const_logic_0;
    theta_local_V_29_we1 <= compute_U0_theta_local_29_V_we1;
    theta_local_V_2_address0 <= compute_U0_theta_local_2_V_address0;
    theta_local_V_2_address1 <= compute_U0_theta_local_2_V_address1;
    theta_local_V_2_ce0 <= compute_U0_theta_local_2_V_ce0;
    theta_local_V_2_ce1 <= compute_U0_theta_local_2_V_ce1;
    theta_local_V_2_d0 <= ap_const_lv32_0;
    theta_local_V_2_d1 <= compute_U0_theta_local_2_V_d1;
    theta_local_V_2_we0 <= ap_const_logic_0;
    theta_local_V_2_we1 <= compute_U0_theta_local_2_V_we1;
    theta_local_V_30_address0 <= compute_U0_theta_local_30_V_address0;
    theta_local_V_30_address1 <= compute_U0_theta_local_30_V_address1;
    theta_local_V_30_ce0 <= compute_U0_theta_local_30_V_ce0;
    theta_local_V_30_ce1 <= compute_U0_theta_local_30_V_ce1;
    theta_local_V_30_d0 <= ap_const_lv32_0;
    theta_local_V_30_d1 <= compute_U0_theta_local_30_V_d1;
    theta_local_V_30_we0 <= ap_const_logic_0;
    theta_local_V_30_we1 <= compute_U0_theta_local_30_V_we1;
    theta_local_V_31_address0 <= compute_U0_theta_local_31_V_address0;
    theta_local_V_31_address1 <= compute_U0_theta_local_31_V_address1;
    theta_local_V_31_ce0 <= compute_U0_theta_local_31_V_ce0;
    theta_local_V_31_ce1 <= compute_U0_theta_local_31_V_ce1;
    theta_local_V_31_d0 <= ap_const_lv32_0;
    theta_local_V_31_d1 <= compute_U0_theta_local_31_V_d1;
    theta_local_V_31_we0 <= ap_const_logic_0;
    theta_local_V_31_we1 <= compute_U0_theta_local_31_V_we1;
    theta_local_V_3_address0 <= compute_U0_theta_local_3_V_address0;
    theta_local_V_3_address1 <= compute_U0_theta_local_3_V_address1;
    theta_local_V_3_ce0 <= compute_U0_theta_local_3_V_ce0;
    theta_local_V_3_ce1 <= compute_U0_theta_local_3_V_ce1;
    theta_local_V_3_d0 <= ap_const_lv32_0;
    theta_local_V_3_d1 <= compute_U0_theta_local_3_V_d1;
    theta_local_V_3_we0 <= ap_const_logic_0;
    theta_local_V_3_we1 <= compute_U0_theta_local_3_V_we1;
    theta_local_V_4_address0 <= compute_U0_theta_local_4_V_address0;
    theta_local_V_4_address1 <= compute_U0_theta_local_4_V_address1;
    theta_local_V_4_ce0 <= compute_U0_theta_local_4_V_ce0;
    theta_local_V_4_ce1 <= compute_U0_theta_local_4_V_ce1;
    theta_local_V_4_d0 <= ap_const_lv32_0;
    theta_local_V_4_d1 <= compute_U0_theta_local_4_V_d1;
    theta_local_V_4_we0 <= ap_const_logic_0;
    theta_local_V_4_we1 <= compute_U0_theta_local_4_V_we1;
    theta_local_V_5_address0 <= compute_U0_theta_local_5_V_address0;
    theta_local_V_5_address1 <= compute_U0_theta_local_5_V_address1;
    theta_local_V_5_ce0 <= compute_U0_theta_local_5_V_ce0;
    theta_local_V_5_ce1 <= compute_U0_theta_local_5_V_ce1;
    theta_local_V_5_d0 <= ap_const_lv32_0;
    theta_local_V_5_d1 <= compute_U0_theta_local_5_V_d1;
    theta_local_V_5_we0 <= ap_const_logic_0;
    theta_local_V_5_we1 <= compute_U0_theta_local_5_V_we1;
    theta_local_V_6_address0 <= compute_U0_theta_local_6_V_address0;
    theta_local_V_6_address1 <= compute_U0_theta_local_6_V_address1;
    theta_local_V_6_ce0 <= compute_U0_theta_local_6_V_ce0;
    theta_local_V_6_ce1 <= compute_U0_theta_local_6_V_ce1;
    theta_local_V_6_d0 <= ap_const_lv32_0;
    theta_local_V_6_d1 <= compute_U0_theta_local_6_V_d1;
    theta_local_V_6_we0 <= ap_const_logic_0;
    theta_local_V_6_we1 <= compute_U0_theta_local_6_V_we1;
    theta_local_V_7_address0 <= compute_U0_theta_local_7_V_address0;
    theta_local_V_7_address1 <= compute_U0_theta_local_7_V_address1;
    theta_local_V_7_ce0 <= compute_U0_theta_local_7_V_ce0;
    theta_local_V_7_ce1 <= compute_U0_theta_local_7_V_ce1;
    theta_local_V_7_d0 <= ap_const_lv32_0;
    theta_local_V_7_d1 <= compute_U0_theta_local_7_V_d1;
    theta_local_V_7_we0 <= ap_const_logic_0;
    theta_local_V_7_we1 <= compute_U0_theta_local_7_V_we1;
    theta_local_V_8_address0 <= compute_U0_theta_local_8_V_address0;
    theta_local_V_8_address1 <= compute_U0_theta_local_8_V_address1;
    theta_local_V_8_ce0 <= compute_U0_theta_local_8_V_ce0;
    theta_local_V_8_ce1 <= compute_U0_theta_local_8_V_ce1;
    theta_local_V_8_d0 <= ap_const_lv32_0;
    theta_local_V_8_d1 <= compute_U0_theta_local_8_V_d1;
    theta_local_V_8_we0 <= ap_const_logic_0;
    theta_local_V_8_we1 <= compute_U0_theta_local_8_V_we1;
    theta_local_V_9_address0 <= compute_U0_theta_local_9_V_address0;
    theta_local_V_9_address1 <= compute_U0_theta_local_9_V_address1;
    theta_local_V_9_ce0 <= compute_U0_theta_local_9_V_ce0;
    theta_local_V_9_ce1 <= compute_U0_theta_local_9_V_ce1;
    theta_local_V_9_d0 <= ap_const_lv32_0;
    theta_local_V_9_d1 <= compute_U0_theta_local_9_V_d1;
    theta_local_V_9_we0 <= ap_const_logic_0;
    theta_local_V_9_we1 <= compute_U0_theta_local_9_V_we1;
end behav;
