

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Fri Oct  2 07:16:15 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        parta_2
* Solution:       solution_fifo_non_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.08|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  1387601|    2|  1387602|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+---------+-------------+-----------+-----------+------+----------+
        |                 |     Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+------+---------+-------------+-----------+-----------+------+----------+
        |- Row            |  5100|  1387600| 102 ~ 27752 |          -|          -|    50|    no    |
        | + Col           |   100|    27750|   2 ~ 555   |          -|          -|    50|    no    |
        |  ++ RowCaching  |    50|       50|            1|          -|          -|    50|    no    |
        |  ++ ColCaching  |    50|       50|            1|          -|          -|    50|    no    |
        |  ++ Product     |   450|      450|            9|          -|          -|    50|    no    |
        +-----------------+------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_4 & !exitcond4)
3 --> 
	15  / (!exitcond3 & !tmp_s)
	4  / (!exitcond3 & tmp_s)
	2  / (exitcond3)
4 --> 
	4  / (tmp_8 & !exitcond2)
	5  / (!tmp_8) | (exitcond2)
5 --> 
	5  / (tmp_6 & !exitcond1)
	6  / (!tmp_6) | (exitcond1)
6 --> 
	7  / (!exitcond)
	15  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true
15 --> 
	3  / true
* FSM state operations: 

 <State 1>: 6.31ns
ST_1: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A), !map !0

ST_1: stg_17 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B), !map !6

ST_1: stg_18 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %C), !map !10

ST_1: stg_19 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

ST_1: stg_20 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

ST_1: stg_21 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

ST_1: stg_22 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

ST_1: stg_23 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

ST_1: stg_24 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

ST_1: stg_25 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC)

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC)

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB)

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB)

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA)

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA)

ST_1: A_cached_row [1/1] 2.71ns
:16  %A_cached_row = alloca [50 x i32], align 16

ST_1: B_cached [1/1] 2.71ns
:17  %B_cached = alloca [2500 x i32], align 4

ST_1: stg_34 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i64* %C, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_35 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_36 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp [1/1] 2.00ns
:21  %tmp = icmp eq i8 %nA_read, %mB_read

ST_1: tmp_1 [1/1] 2.00ns
:22  %tmp_1 = icmp eq i8 %mA_read, %mC_read

ST_1: tmp_3 [1/1] 2.00ns
:23  %tmp_3 = icmp eq i8 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:24  %tmp1 = and i1 %tmp_1, %tmp_3

ST_1: tmp_4 [1/1] 1.37ns
:25  %tmp_4 = and i1 %tmp1, %tmp

ST_1: stg_42 [1/1] 1.57ns
:26  br i1 %tmp_4, label %.preheader8, label %.loopexit9


 <State 2>: 2.00ns
ST_2: i [1/1] 0.00ns
.preheader8:0  %i = phi i6 [ %i_1, %8 ], [ 0, %0 ]

ST_2: i_cast6 [1/1] 0.00ns
.preheader8:1  %i_cast6 = zext i6 %i to i8

ST_2: exitcond4 [1/1] 1.94ns
.preheader8:2  %exitcond4 = icmp eq i6 %i, -14

ST_2: empty [1/1] 0.00ns
.preheader8:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_2: i_1 [1/1] 1.72ns
.preheader8:4  %i_1 = add i6 %i, 1

ST_2: stg_48 [1/1] 0.00ns
.preheader8:5  br i1 %exitcond4, label %.loopexit9, label %1

ST_2: stg_49 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

ST_2: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2) nounwind

ST_2: tmp_5 [1/1] 2.00ns
:2  %tmp_5 = icmp ult i8 %i_cast6, %mC_read

ST_2: tmp_6 [1/1] 1.94ns
:3  %tmp_6 = icmp eq i6 %i, 0

ST_2: stg_53 [1/1] 1.57ns
:4  br label %2

ST_2: stg_54 [1/1] 0.00ns
.loopexit9:0  ret void


 <State 3>: 4.94ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i6 [ 0, %1 ], [ %j_1, %.loopexit ]

ST_3: j_cast5 [1/1] 0.00ns
:1  %j_cast5 = zext i6 %j to i8

ST_3: exitcond3 [1/1] 1.94ns
:2  %exitcond3 = icmp eq i6 %j, -14

ST_3: empty_4 [1/1] 0.00ns
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_3: j_1 [1/1] 1.72ns
:4  %j_1 = add i6 %j, 1

ST_3: stg_60 [1/1] 0.00ns
:5  br i1 %exitcond3, label %8, label %3

ST_3: stg_61 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

ST_3: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind

ST_3: tmp_9 [1/1] 2.00ns
:2  %tmp_9 = icmp ult i8 %j_cast5, %nC_read

ST_3: tmp_s [1/1] 1.37ns
:3  %tmp_s = and i1 %tmp_5, %tmp_9

ST_3: stg_65 [1/1] 1.57ns
:4  br i1 %tmp_s, label %4, label %.loopexit

ST_3: tmp_8 [1/1] 1.94ns
:0  %tmp_8 = icmp eq i6 %j, 0

ST_3: stg_67 [1/1] 1.57ns
:1  br i1 %tmp_8, label %.preheader6, label %.loopexit7

ST_3: empty_9 [1/1] 0.00ns
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp_7) nounwind

ST_3: stg_69 [1/1] 0.00ns
:1  br label %.preheader8


 <State 4>: 7.08ns
ST_4: k [1/1] 0.00ns
.preheader6:0  %k = phi i6 [ %k_3, %5 ], [ 0, %4 ]

ST_4: exitcond2 [1/1] 1.94ns
.preheader6:1  %exitcond2 = icmp eq i6 %k, -14

ST_4: empty_5 [1/1] 0.00ns
.preheader6:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_4: k_3 [1/1] 1.72ns
.preheader6:3  %k_3 = add i6 %k, 1

ST_4: stg_74 [1/1] 0.00ns
.preheader6:4  br i1 %exitcond2, label %.loopexit7, label %5

ST_4: stg_75 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_4: tmp_10 [1/1] 0.00ns
:1  %tmp_10 = zext i6 %k to i64

ST_4: A_read [1/1] 4.38ns
:2  %A_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

ST_4: A_cached_row_addr [1/1] 0.00ns
:3  %A_cached_row_addr = getelementptr inbounds [50 x i32]* %A_cached_row, i64 0, i64 %tmp_10

ST_4: stg_79 [1/1] 2.71ns
:4  store i32 %A_read, i32* %A_cached_row_addr, align 4

ST_4: stg_80 [1/1] 0.00ns
:5  br label %.preheader6

ST_4: stg_81 [1/1] 0.00ns
.loopexit7:0  br i1 %tmp_6, label %.preheader.preheader, label %.loopexit5

ST_4: tmp_11_trn_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_11_trn_cast = zext i6 %j to i12

ST_4: stg_83 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 5>: 7.08ns
ST_5: k_1 [1/1] 0.00ns
.preheader:0  %k_1 = phi i6 [ %k_4, %6 ], [ 0, %.preheader.preheader ]

ST_5: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i12 [ %next_mul, %6 ], [ 0, %.preheader.preheader ]

ST_5: exitcond1 [1/1] 1.94ns
.preheader:2  %exitcond1 = icmp eq i6 %k_1, -14

ST_5: empty_6 [1/1] 0.00ns
.preheader:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_5: k_4 [1/1] 1.72ns
.preheader:4  %k_4 = add i6 %k_1, 1

ST_5: stg_89 [1/1] 0.00ns
.preheader:5  br i1 %exitcond1, label %.loopexit5, label %6

ST_5: stg_90 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_5: B_read [1/1] 4.38ns
:1  %B_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

ST_5: next_mul [1/1] 1.84ns
:2  %next_mul = add i12 %phi_mul, 50

ST_5: p_addr3 [1/1] 1.84ns
:3  %p_addr3 = add i12 %tmp_11_trn_cast, %phi_mul

ST_5: tmp_11 [1/1] 0.00ns
:4  %tmp_11 = zext i12 %p_addr3 to i64

ST_5: B_cached_addr [1/1] 0.00ns
:5  %B_cached_addr = getelementptr [2500 x i32]* %B_cached, i64 0, i64 %tmp_11

ST_5: stg_96 [1/1] 2.71ns
:6  store i32 %B_read, i32* %B_cached_addr, align 4

ST_5: stg_97 [1/1] 0.00ns
:7  br label %.preheader

ST_5: tmp_13_trn_cast [1/1] 0.00ns
.loopexit5:0  %tmp_13_trn_cast = zext i6 %j to i12

ST_5: stg_99 [1/1] 1.57ns
.loopexit5:1  br label %7


 <State 6>: 4.55ns
ST_6: k_2 [1/1] 0.00ns
:0  %k_2 = phi i6 [ 0, %.loopexit5 ], [ %k_5, %_ifconv ]

ST_6: temp [1/1] 0.00ns
:1  %temp = phi i64 [ 0, %.loopexit5 ], [ %temp_1, %_ifconv ]

ST_6: phi_mul4 [1/1] 0.00ns
:2  %phi_mul4 = phi i12 [ 0, %.loopexit5 ], [ %next_mul5, %_ifconv ]

ST_6: k_2_cast2 [1/1] 0.00ns
:3  %k_2_cast2 = zext i6 %k_2 to i8

ST_6: exitcond [1/1] 1.94ns
:4  %exitcond = icmp eq i6 %k_2, -14

ST_6: empty_7 [1/1] 0.00ns
:5  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_6: k_5 [1/1] 1.72ns
:6  %k_5 = add i6 %k_2, 1

ST_6: stg_107 [1/1] 1.57ns
:7  br i1 %exitcond, label %.loopexit, label %_ifconv

ST_6: tmp_12 [1/1] 2.00ns
_ifconv:1  %tmp_12 = icmp ult i8 %k_2_cast2, %mB_read

ST_6: tmp_13 [1/1] 0.00ns
_ifconv:2  %tmp_13 = zext i6 %k_2 to i64

ST_6: A_cached_row_addr_1 [1/1] 0.00ns
_ifconv:3  %A_cached_row_addr_1 = getelementptr inbounds [50 x i32]* %A_cached_row, i64 0, i64 %tmp_13

ST_6: A_cached_row_load [2/2] 2.71ns
_ifconv:4  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_6: next_mul5 [1/1] 1.84ns
_ifconv:5  %next_mul5 = add i12 %phi_mul4, 50

ST_6: p_addr1 [1/1] 1.84ns
_ifconv:6  %p_addr1 = add i12 %tmp_13_trn_cast, %phi_mul4

ST_6: tmp_14 [1/1] 0.00ns
_ifconv:7  %tmp_14 = zext i12 %p_addr1 to i64

ST_6: B_cached_addr_1 [1/1] 0.00ns
_ifconv:8  %B_cached_addr_1 = getelementptr [2500 x i32]* %B_cached, i64 0, i64 %tmp_14

ST_6: B_cached_load [2/2] 2.71ns
_ifconv:9  %B_cached_load = load i32* %B_cached_addr_1, align 4


 <State 7>: 2.71ns
ST_7: A_cached_row_load [1/2] 2.71ns
_ifconv:4  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_7: B_cached_load [1/2] 2.71ns
_ifconv:9  %B_cached_load = load i32* %B_cached_addr_1, align 4


 <State 8>: 6.08ns
ST_8: tmp_15 [6/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 9>: 6.08ns
ST_9: tmp_15 [5/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 10>: 6.08ns
ST_10: tmp_15 [4/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 11>: 6.08ns
ST_11: tmp_15 [3/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 12>: 6.08ns
ST_12: tmp_15 [2/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 13>: 6.08ns
ST_13: tmp_15 [1/6] 6.08ns
_ifconv:10  %tmp_15 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 14>: 4.77ns
ST_14: stg_125 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

ST_14: tmp_16 [1/1] 0.00ns
_ifconv:11  %tmp_16 = sext i32 %tmp_15 to i64

ST_14: temp_3 [1/1] 3.40ns
_ifconv:12  %temp_3 = add nsw i64 %temp, %tmp_16

ST_14: temp_1 [1/1] 1.37ns
_ifconv:13  %temp_1 = select i1 %tmp_12, i64 %temp_3, i64 %temp

ST_14: stg_129 [1/1] 0.00ns
_ifconv:14  br label %7


 <State 15>: 4.38ns
ST_15: temp_2 [1/1] 0.00ns
.loopexit:0  %temp_2 = phi i64 [ 0, %3 ], [ %temp, %7 ]

ST_15: stg_131 [1/1] 4.38ns
.loopexit:1  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %C, i64 %temp_2)

ST_15: empty_8 [1/1] 0.00ns
.loopexit:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_2) nounwind

ST_15: stg_133 [1/1] 0.00ns
.loopexit:3  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f4b06a7d760; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f4b06b437d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f4b06b53dc0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4b06c1f8a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4b06a36d30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4b069fa850; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4b06bb3040; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4b06a90990; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f4b06b8c460; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_16              (specbitsmap      ) [ 0000000000000000]
stg_17              (specbitsmap      ) [ 0000000000000000]
stg_18              (specbitsmap      ) [ 0000000000000000]
stg_19              (specbitsmap      ) [ 0000000000000000]
stg_20              (specbitsmap      ) [ 0000000000000000]
stg_21              (specbitsmap      ) [ 0000000000000000]
stg_22              (specbitsmap      ) [ 0000000000000000]
stg_23              (specbitsmap      ) [ 0000000000000000]
stg_24              (specbitsmap      ) [ 0000000000000000]
stg_25              (spectopmodule    ) [ 0000000000000000]
nC_read             (read             ) [ 0011111111111111]
mC_read             (read             ) [ 0011111111111111]
nB_read             (read             ) [ 0000000000000000]
mB_read             (read             ) [ 0011111111111111]
nA_read             (read             ) [ 0000000000000000]
mA_read             (read             ) [ 0000000000000000]
A_cached_row        (alloca           ) [ 0011111111111111]
B_cached            (alloca           ) [ 0011111111111111]
stg_34              (specinterface    ) [ 0000000000000000]
stg_35              (specinterface    ) [ 0000000000000000]
stg_36              (specinterface    ) [ 0000000000000000]
tmp                 (icmp             ) [ 0000000000000000]
tmp_1               (icmp             ) [ 0000000000000000]
tmp_3               (icmp             ) [ 0000000000000000]
tmp1                (and              ) [ 0000000000000000]
tmp_4               (and              ) [ 0011111111111111]
stg_42              (br               ) [ 0111111111111111]
i                   (phi              ) [ 0010000000000000]
i_cast6             (zext             ) [ 0000000000000000]
exitcond4           (icmp             ) [ 0011111111111111]
empty               (speclooptripcount) [ 0000000000000000]
i_1                 (add              ) [ 0111111111111111]
stg_48              (br               ) [ 0000000000000000]
stg_49              (specloopname     ) [ 0000000000000000]
tmp_7               (specregionbegin  ) [ 0001111111111111]
tmp_5               (icmp             ) [ 0001111111111111]
tmp_6               (icmp             ) [ 0001111111111111]
stg_53              (br               ) [ 0011111111111111]
stg_54              (ret              ) [ 0000000000000000]
j                   (phi              ) [ 0001110000000000]
j_cast5             (zext             ) [ 0000000000000000]
exitcond3           (icmp             ) [ 0011111111111111]
empty_4             (speclooptripcount) [ 0000000000000000]
j_1                 (add              ) [ 0011111111111111]
stg_60              (br               ) [ 0000000000000000]
stg_61              (specloopname     ) [ 0000000000000000]
tmp_2               (specregionbegin  ) [ 0000111111111111]
tmp_9               (icmp             ) [ 0000000000000000]
tmp_s               (and              ) [ 0011111111111111]
stg_65              (br               ) [ 0011111111111111]
tmp_8               (icmp             ) [ 0000100000000000]
stg_67              (br               ) [ 0011111111111111]
empty_9             (specregionend    ) [ 0000000000000000]
stg_69              (br               ) [ 0111111111111111]
k                   (phi              ) [ 0000100000000000]
exitcond2           (icmp             ) [ 0011111111111111]
empty_5             (speclooptripcount) [ 0000000000000000]
k_3                 (add              ) [ 0011111111111111]
stg_74              (br               ) [ 0000000000000000]
stg_75              (specloopname     ) [ 0000000000000000]
tmp_10              (zext             ) [ 0000000000000000]
A_read              (read             ) [ 0000000000000000]
A_cached_row_addr   (getelementptr    ) [ 0000000000000000]
stg_79              (store            ) [ 0000000000000000]
stg_80              (br               ) [ 0011111111111111]
stg_81              (br               ) [ 0000000000000000]
tmp_11_trn_cast     (zext             ) [ 0000010000000000]
stg_83              (br               ) [ 0011111111111111]
k_1                 (phi              ) [ 0000010000000000]
phi_mul             (phi              ) [ 0000010000000000]
exitcond1           (icmp             ) [ 0011111111111111]
empty_6             (speclooptripcount) [ 0000000000000000]
k_4                 (add              ) [ 0011111111111111]
stg_89              (br               ) [ 0000000000000000]
stg_90              (specloopname     ) [ 0000000000000000]
B_read              (read             ) [ 0000000000000000]
next_mul            (add              ) [ 0011111111111111]
p_addr3             (add              ) [ 0000000000000000]
tmp_11              (zext             ) [ 0000000000000000]
B_cached_addr       (getelementptr    ) [ 0000000000000000]
stg_96              (store            ) [ 0000000000000000]
stg_97              (br               ) [ 0011111111111111]
tmp_13_trn_cast     (zext             ) [ 0000001111111110]
stg_99              (br               ) [ 0011111111111111]
k_2                 (phi              ) [ 0000001000000000]
temp                (phi              ) [ 0011001111111111]
phi_mul4            (phi              ) [ 0000001000000000]
k_2_cast2           (zext             ) [ 0000000000000000]
exitcond            (icmp             ) [ 0011111111111111]
empty_7             (speclooptripcount) [ 0000000000000000]
k_5                 (add              ) [ 0011111111111111]
stg_107             (br               ) [ 0011111111111111]
tmp_12              (icmp             ) [ 0000000111111110]
tmp_13              (zext             ) [ 0000000000000000]
A_cached_row_addr_1 (getelementptr    ) [ 0000000100000000]
next_mul5           (add              ) [ 0011111111111111]
p_addr1             (add              ) [ 0000000000000000]
tmp_14              (zext             ) [ 0000000000000000]
B_cached_addr_1     (getelementptr    ) [ 0000000100000000]
A_cached_row_load   (load             ) [ 0000000011111100]
B_cached_load       (load             ) [ 0000000011111100]
tmp_15              (mul              ) [ 0000000000000010]
stg_125             (specloopname     ) [ 0000000000000000]
tmp_16              (sext             ) [ 0000000000000000]
temp_3              (add              ) [ 0000000000000000]
temp_1              (select           ) [ 0011111111111111]
stg_129             (br               ) [ 0011111111111111]
temp_2              (phi              ) [ 0000000000000001]
stg_131             (write            ) [ 0000000000000000]
empty_8             (specregionend    ) [ 0000000000000000]
stg_133             (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="A_cached_row_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_cached_row/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="B_cached_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_cached/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="nC_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mC_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="nB_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mB_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="nA_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mA_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="A_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="B_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stg_131_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="64" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_131/15 "/>
</bind>
</comp>

<comp id="137" class="1004" name="A_cached_row_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_79/4 A_cached_row_load/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="B_cached_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="12" slack="0"/>
<pin id="153" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_cached_addr/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_96/5 B_cached_load/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="A_cached_row_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_cached_row_addr_1/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="B_cached_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_cached_addr_1/6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="1"/>
<pin id="177" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="j_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="j_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="k_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="1"/>
<pin id="200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="k_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="1"/>
<pin id="211" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="k_1_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="phi_mul_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="1"/>
<pin id="222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="phi_mul_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="k_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="k_2_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="temp_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="temp_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="64" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="phi_mul4_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="1"/>
<pin id="256" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="phi_mul4_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="12" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4/6 "/>
</bind>
</comp>

<comp id="265" class="1005" name="temp_2_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="4"/>
<pin id="267" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="temp_2 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="temp_2_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="4"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="64" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_2/15 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_cast6_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast6/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="exitcond4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_5_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="1"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_6_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_cast5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="exitcond3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="j_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_9_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="2"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_8_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="exitcond2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="k_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_10_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_11_trn_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_trn_cast/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="exitcond1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="k_4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="next_mul_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_addr3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="1"/>
<pin id="409" dir="0" index="1" bw="12" slack="0"/>
<pin id="410" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_11_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_13_trn_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="2"/>
<pin id="419" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_trn_cast/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="k_2_cast2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_2_cast2/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="exitcond_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="k_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_12_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="5"/>
<pin id="440" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_13_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="next_mul5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="0" index="1" bw="7" slack="0"/>
<pin id="450" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul5/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_addr1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="1"/>
<pin id="455" dir="0" index="1" bw="12" slack="0"/>
<pin id="456" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_14_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="0" index="1" bw="32" slack="1"/>
<pin id="466" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_16_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="470" class="1004" name="temp_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="8"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_3/14 "/>
</bind>
</comp>

<comp id="476" class="1004" name="temp_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="8"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="0" index="2" bw="64" slack="8"/>
<pin id="480" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_1/14 "/>
</bind>
</comp>

<comp id="483" class="1005" name="nC_read_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="2"/>
<pin id="485" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="488" class="1005" name="mC_read_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="1"/>
<pin id="490" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="493" class="1005" name="mB_read_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="5"/>
<pin id="495" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_4_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="505" class="1005" name="i_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_5_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_6_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="2"/>
<pin id="517" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="522" class="1005" name="j_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_8_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="537" class="1005" name="k_3_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_11_trn_cast_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="1"/>
<pin id="544" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_trn_cast "/>
</bind>
</comp>

<comp id="550" class="1005" name="k_4_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="555" class="1005" name="next_mul_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="0"/>
<pin id="557" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_13_trn_cast_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="1"/>
<pin id="562" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_trn_cast "/>
</bind>
</comp>

<comp id="568" class="1005" name="k_5_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_12_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="2"/>
<pin id="575" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="578" class="1005" name="A_cached_row_addr_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="1"/>
<pin id="580" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_addr_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="next_mul5_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="12" slack="0"/>
<pin id="585" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul5 "/>
</bind>
</comp>

<comp id="588" class="1005" name="B_cached_addr_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="12" slack="1"/>
<pin id="590" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_cached_addr_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="A_cached_row_load_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_cached_row_load "/>
</bind>
</comp>

<comp id="598" class="1005" name="B_cached_load_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_cached_load "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_15_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="608" class="1005" name="temp_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="60" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="118" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="124" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="167"><net_src comp="161" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="168" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="64" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="62" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="242" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="269" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="283"><net_src comp="106" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="100" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="112" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="88" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="94" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="82" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="285" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="279" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="179" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="179" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="40" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="179" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="309" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="179" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="190" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="190" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="190" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="336" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="190" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="202" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="202" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="202" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="388"><net_src comp="186" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="213" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="213" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="224" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="68" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="224" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="420"><net_src comp="186" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="235" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="235" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="235" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="421" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="235" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="451"><net_src comp="258" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="68" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="258" pin="4"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="453" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="474"><net_src comp="242" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="242" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="82" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="491"><net_src comp="88" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="496"><net_src comp="100" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="501"><net_src comp="303" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="319" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="513"><net_src comp="325" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="518"><net_src comp="330" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="346" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="533"><net_src comp="362" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="374" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="545"><net_src comp="385" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="553"><net_src comp="395" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="558"><net_src comp="401" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="563"><net_src comp="417" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="571"><net_src comp="431" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="576"><net_src comp="437" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="581"><net_src comp="161" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="586"><net_src comp="447" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="591"><net_src comp="168" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="596"><net_src comp="143" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="601"><net_src comp="155" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="606"><net_src comp="463" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="611"><net_src comp="476" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="246" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {15 }
  - Chain level:
	State 1
		tmp1 : 1
		tmp_4 : 1
		stg_42 : 1
	State 2
		i_cast6 : 1
		exitcond4 : 1
		i_1 : 1
		stg_48 : 2
		tmp_5 : 2
		tmp_6 : 1
	State 3
		j_cast5 : 1
		exitcond3 : 1
		j_1 : 1
		stg_60 : 2
		tmp_9 : 2
		tmp_s : 3
		stg_65 : 3
		tmp_8 : 1
		stg_67 : 2
	State 4
		exitcond2 : 1
		k_3 : 1
		stg_74 : 2
		tmp_10 : 1
		A_cached_row_addr : 2
		stg_79 : 3
	State 5
		exitcond1 : 1
		k_4 : 1
		stg_89 : 2
		next_mul : 1
		p_addr3 : 1
		tmp_11 : 2
		B_cached_addr : 3
		stg_96 : 4
	State 6
		k_2_cast2 : 1
		exitcond : 1
		k_5 : 1
		stg_107 : 2
		tmp_12 : 2
		tmp_13 : 1
		A_cached_row_addr_1 : 2
		A_cached_row_load : 3
		next_mul5 : 1
		p_addr1 : 1
		tmp_14 : 2
		B_cached_addr_1 : 3
		B_cached_load : 4
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		temp_3 : 1
		temp_1 : 2
	State 15
		stg_131 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       i_1_fu_319       |    0    |    0    |    6    |
|          |       j_1_fu_346       |    0    |    0    |    6    |
|          |       k_3_fu_374       |    0    |    0    |    6    |
|          |       k_4_fu_395       |    0    |    0    |    6    |
|    add   |     next_mul_fu_401    |    0    |    0    |    12   |
|          |     p_addr3_fu_407     |    0    |    0    |    12   |
|          |       k_5_fu_431       |    0    |    0    |    6    |
|          |    next_mul5_fu_447    |    0    |    0    |    12   |
|          |     p_addr1_fu_453     |    0    |    0    |    12   |
|          |      temp_3_fu_470     |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|  select  |      temp_1_fu_476     |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_279       |    0    |    0    |    3    |
|          |      tmp_1_fu_285      |    0    |    0    |    3    |
|          |      tmp_3_fu_291      |    0    |    0    |    3    |
|          |    exitcond4_fu_313    |    0    |    0    |    3    |
|          |      tmp_5_fu_325      |    0    |    0    |    3    |
|          |      tmp_6_fu_330      |    0    |    0    |    3    |
|   icmp   |    exitcond3_fu_340    |    0    |    0    |    3    |
|          |      tmp_9_fu_352      |    0    |    0    |    3    |
|          |      tmp_8_fu_362      |    0    |    0    |    3    |
|          |    exitcond2_fu_368    |    0    |    0    |    3    |
|          |    exitcond1_fu_389    |    0    |    0    |    3    |
|          |     exitcond_fu_425    |    0    |    0    |    3    |
|          |      tmp_12_fu_437     |    0    |    0    |    3    |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_463       |    4    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp1_fu_297      |    0    |    0    |    1    |
|    and   |      tmp_4_fu_303      |    0    |    0    |    1    |
|          |      tmp_s_fu_357      |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|          |   nC_read_read_fu_82   |    0    |    0    |    0    |
|          |   mC_read_read_fu_88   |    0    |    0    |    0    |
|          |   nB_read_read_fu_94   |    0    |    0    |    0    |
|   read   |   mB_read_read_fu_100  |    0    |    0    |    0    |
|          |   nA_read_read_fu_106  |    0    |    0    |    0    |
|          |   mA_read_read_fu_112  |    0    |    0    |    0    |
|          |   A_read_read_fu_118   |    0    |    0    |    0    |
|          |   B_read_read_fu_124   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  |  stg_131_write_fu_130  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     i_cast6_fu_309     |    0    |    0    |    0    |
|          |     j_cast5_fu_336     |    0    |    0    |    0    |
|          |      tmp_10_fu_380     |    0    |    0    |    0    |
|          | tmp_11_trn_cast_fu_385 |    0    |    0    |    0    |
|   zext   |      tmp_11_fu_412     |    0    |    0    |    0    |
|          | tmp_13_trn_cast_fu_417 |    0    |    0    |    0    |
|          |    k_2_cast2_fu_421    |    0    |    0    |    0    |
|          |      tmp_13_fu_442     |    0    |    0    |    0    |
|          |      tmp_14_fu_458     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |      tmp_16_fu_467     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |    0    |   248   |
|----------|------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|A_cached_row|    1   |    0   |    0   |
|  B_cached  |    8   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    9   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|A_cached_row_addr_1_reg_578|    6   |
| A_cached_row_load_reg_593 |   32   |
|  B_cached_addr_1_reg_588  |   12   |
|   B_cached_load_reg_598   |   32   |
|        i_1_reg_505        |    6   |
|         i_reg_175         |    6   |
|        j_1_reg_522        |    6   |
|         j_reg_186         |    6   |
|        k_1_reg_209        |    6   |
|        k_2_reg_231        |    6   |
|        k_3_reg_537        |    6   |
|        k_4_reg_550        |    6   |
|        k_5_reg_568        |    6   |
|         k_reg_198         |    6   |
|      mB_read_reg_493      |    8   |
|      mC_read_reg_488      |    8   |
|      nC_read_reg_483      |    8   |
|     next_mul5_reg_583     |   12   |
|      next_mul_reg_555     |   12   |
|      phi_mul4_reg_254     |   12   |
|      phi_mul_reg_220      |   12   |
|       temp_1_reg_608      |   64   |
|       temp_2_reg_265      |   64   |
|        temp_reg_242       |   64   |
|  tmp_11_trn_cast_reg_542  |   12   |
|       tmp_12_reg_573      |    1   |
|  tmp_13_trn_cast_reg_560  |   12   |
|       tmp_15_reg_603      |   32   |
|       tmp_4_reg_498       |    1   |
|       tmp_5_reg_510       |    1   |
|       tmp_6_reg_515       |    1   |
|       tmp_8_reg_530       |    1   |
+---------------------------+--------+
|           Total           |   467  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   3  |   6  |   18   ||    6    |
| grp_access_fu_155 |  p0  |   3  |  12  |   36   ||    12   |
|     j_reg_186     |  p0  |   2  |   6  |   12   ||    6    |
|    temp_reg_242   |  p0  |   2  |  64  |   128  ||    64   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   194  ||  6.284  ||    88   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   248  |
|   Memory  |    9   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   88   |
|  Register |    -   |    -   |    -   |   467  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |    4   |    6   |   467  |   336  |
+-----------+--------+--------+--------+--------+--------+
