DECL|CFG|member|__IOM uint32_t CFG; /**< Channel Configuration Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /**< Channel Descriptor Control Word Register */
DECL|DST|member|__IOM uint32_t DST; /**< Channel Descriptor Destination Data Address Register */
DECL|LDMA_CH_TypeDef|typedef|} LDMA_CH_TypeDef;
DECL|LINK|member|__IOM uint32_t LINK; /**< Channel Descriptor Link Structure Address Register */
DECL|LOOP|member|__IOM uint32_t LOOP; /**< Channel Loop Counter Register */
DECL|REQSEL|member|__IOM uint32_t REQSEL; /**< Channel Peripheral Request Select Register */
DECL|RESERVED0|member|uint32_t RESERVED0[5]; /**< Reserved future */
DECL|SRC|member|__IOM uint32_t SRC; /**< Channel Descriptor Source Data Address Register */
