
---------- Begin Simulation Statistics ----------
final_tick                                92329187000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 126970                       # Simulator instruction rate (inst/s)
host_mem_usage                                 733904                       # Number of bytes of host memory used
host_op_rate                                   127224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   787.59                       # Real time elapsed on the host
host_tick_rate                              117230380                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100200384                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092329                       # Number of seconds simulated
sim_ticks                                 92329187000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100200384                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.846584                       # CPI: cycles per instruction
system.cpu.discardedOps                        213014                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        51558456                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.541541                       # IPC: instructions per cycle
system.cpu.numCycles                        184658374                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                47349883     47.26%     47.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20682      0.02%     47.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::MemRead               41786327     41.70%     88.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite              11043491     11.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100200384                       # Class of committed instruction
system.cpu.tickCycles                       133099918                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       290929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        648005                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       805444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          795                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1613763                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            795                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             120606                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       186261                       # Transaction distribution
system.membus.trans_dist::CleanEvict           104665                       # Transaction distribution
system.membus.trans_dist::ReadExReq            236473                       # Transaction distribution
system.membus.trans_dist::ReadExResp           236473                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        120606                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1005084                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1005084                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     17386880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                17386880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            357079                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  357079    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              357079                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1104596500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1204508000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            461604                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       861928                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          282                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          234955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           346715                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          346715                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1109                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       460495                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2500                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2419582                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2422082                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        44512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     47452064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47496576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          291721                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5960352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1100040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000749                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027359                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1099216     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    824      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1100040                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1144856000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         807210499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1109000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               451217                       # number of demand (read+write) hits
system.l2.demand_hits::total                   451239                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data              451217                       # number of overall hits
system.l2.overall_hits::total                  451239                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             355993                       # number of demand (read+write) misses
system.l2.demand_misses::total                 357080                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1087                       # number of overall misses
system.l2.overall_misses::.cpu.data            355993                       # number of overall misses
system.l2.overall_misses::total                357080                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83553500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29231459500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29315013000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83553500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29231459500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29315013000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1109                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           807210                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               808319                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1109                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          807210                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              808319                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.980162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.441017                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.441756                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.980162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.441017                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.441756                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76866.145354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82112.455863                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82096.485381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76866.145354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82112.455863                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82096.485381                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              186261                       # number of writebacks
system.l2.writebacks::total                    186261                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        355992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            357079                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       355992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           357079                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     72683500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25671473500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25744157000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72683500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25671473500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25744157000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.980162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.441015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.441755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.980162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.441015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.441755                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66866.145354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72112.501124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72096.530460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66866.145354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72112.501124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72096.530460                       # average overall mshr miss latency
system.l2.replacements                         291721                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       675667                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           675667                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       675667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       675667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          278                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              278                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          278                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          278                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            110242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110242                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          236473                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              236473                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19857091500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19857091500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        346715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            346715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.682039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.682039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83971.918570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83971.918570                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       236473                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         236473                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  17492361500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17492361500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.682039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.682039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73971.918570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73971.918570                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83553500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83553500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.980162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76866.145354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76866.145354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72683500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72683500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.980162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980162                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66866.145354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66866.145354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        340975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            340975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       119520                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          119520                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9374368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9374368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       460495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        460495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.259547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.259547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78433.467202                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78433.467202                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       119519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       119519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8179112000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8179112000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.259545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.259545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68433.571231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68433.571231                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63082.967079                       # Cycle average of tags in use
system.l2.tags.total_refs                     1613733                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    357257                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.517009                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.415169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       151.289121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62885.262789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.962570                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1869                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24849                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        38591                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13267129                       # Number of tag accesses
system.l2.tags.data_accesses                 13267129                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    152664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    355956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003952480500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9070                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9070                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              912146                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143774                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      357079                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     186261                       # Number of write requests accepted
system.mem_ctrls.readBursts                    357079                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   186261                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     36                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33597                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                357079                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               186261                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  286445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   70409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.364829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.646185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.885665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8934     98.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           13      0.14%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          121      1.33%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9070                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.829768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.797171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.060480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5501     60.65%     60.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.08%     61.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2998     33.05%     94.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              463      5.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9070                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11426528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5960352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    123.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   92328620000                       # Total gap between requests
system.mem_ctrls.avgGap                     169927.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11390592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4884672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 376738.939551151940                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 123369352.315427631140                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 52904960.594963327050                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1087                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       355992                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       186261                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     28203500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  11002421250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2184181601750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25946.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30906.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11726456.97                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11391744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11426528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5960352                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5960352                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1087                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       355992                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         357079                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       186261                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        186261                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       376739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123381829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        123758568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       376739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       376739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     64555448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        64555448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     64555448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       376739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123381829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       188314016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               357043                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              152646                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        21921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9630                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9489                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4336068500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1785215000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        11030624750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12144.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30894.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              250486                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              83919                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           54.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       175276                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.103380                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.689154                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   266.853102                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       120927     68.99%     68.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        23578     13.45%     82.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4926      2.81%     85.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1807      1.03%     86.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9258      5.28%     91.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          888      0.51%     92.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          785      0.45%     92.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1405      0.80%     93.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11702      6.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       175276                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              22850752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9769344                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              247.492183                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              105.809921                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.76                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       624057420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       331679205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1259131860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     395200980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7287786480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26281338270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13322754720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49501948935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.146267                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34341941250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3082820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54904425750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       627470340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       333493215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1290155160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     401611140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7287786480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27492034800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12303220800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49735771935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.678760                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  31678903500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3082820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57567463500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     14062384                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14062384                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14062384                       # number of overall hits
system.cpu.icache.overall_hits::total        14062384                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1109                       # number of overall misses
system.cpu.icache.overall_misses::total          1109                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     86565000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86565000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86565000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86565000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14063493                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14063493                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14063493                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14063493                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78056.807935                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78056.807935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78056.807935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78056.807935                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          282                       # number of writebacks
system.cpu.icache.writebacks::total               282                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1109                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1109                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1109                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1109                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     85456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     85456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     85456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     85456000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77056.807935                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77056.807935                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77056.807935                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77056.807935                       # average overall mshr miss latency
system.cpu.icache.replacements                    282                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14062384                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14062384                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1109                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86565000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86565000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14063493                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14063493                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78056.807935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78056.807935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1109                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     85456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     85456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77056.807935                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77056.807935                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           659.374135                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14063493                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1109                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12681.238052                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   659.374135                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.643920                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.643920                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          827                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.807617                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28128095                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28128095                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100200384                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50343885                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50343885                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50344299                       # number of overall hits
system.cpu.dcache.overall_hits::total        50344299                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       923253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         923253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       931252                       # number of overall misses
system.cpu.dcache.overall_misses::total        931252                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41141453500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41141453500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41141453500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41141453500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51267138                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51267138                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51275551                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51275551                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018162                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018162                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44561.407870                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44561.407870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44178.647133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44178.647133                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6687                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                76                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    87.986842                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       675667                       # number of writebacks
system.cpu.dcache.writebacks::total            675667                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       124043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       124043                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       124043                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       124043                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       799210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       799210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       807209                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       807209                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34531501500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34531501500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35183807499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35183807499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015589                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015743                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43207.043831                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43207.043831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43586.986145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43586.986145                       # average overall mshr miss latency
system.cpu.dcache.replacements                 805162                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     39760628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39760628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       456405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        456405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13781497500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13781497500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     40217033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     40217033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30195.763631                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30195.763631                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       452495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       452495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12994006000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12994006000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28716.352667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28716.352667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10583257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10583257                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       466848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       466848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27359956000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27359956000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     11050105                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11050105                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58605.704640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58605.704640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       120133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       120133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       346715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       346715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21537495500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21537495500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62118.730081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62118.730081                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          414                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           414                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7999                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950790                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950790                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7999                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7999                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    652305999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    652305999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950790                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950790                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81548.443430                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81548.443430                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2015.014798                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51151634                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            807210                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.368434                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2015.014798                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          621                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103358564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103358564                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  92329187000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4451612                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3676257                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88624                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2136291                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2134072                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.896128                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   76309                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             519                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              245                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            43653967                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           42551427                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11121261                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92329187000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
