
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: mem_read (input port clocked by core_clock)
Endpoint: src_to_dst_data[10]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.20    0.20 v input external delay
     2    4.73    0.00    0.00    0.20 v mem_read (in)
                                         mem_read (net)
                  0.00    0.00    0.20 v _478_/A2 (NOR2_X2)
     5    8.19    0.03    0.04    0.24 ^ _478_/ZN (NOR2_X2)
                                         _152_ (net)
                  0.03    0.00    0.24 ^ _643_/A2 (NAND2_X1)
     2    7.71    0.02    0.03    0.27 v _643_/ZN (NAND2_X1)
                                         _206_ (net)
                  0.02    0.00    0.27 v _652_/A3 (AND3_X2)
     4   12.22    0.01    0.05    0.31 v _652_/ZN (AND3_X2)
                                         _214_ (net)
                  0.01    0.00    0.31 v _659_/A (BUF_X4)
    10   28.80    0.01    0.03    0.35 v _659_/Z (BUF_X4)
                                         _220_ (net)
                  0.01    0.00    0.35 v _660_/C2 (AOI221_X2)
     1    1.13    0.03    0.05    0.39 ^ _660_/ZN (AOI221_X2)
                                         _115_ (net)
                  0.03    0.00    0.39 ^ src_to_dst_data[10]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.39   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.89e-04   4.18e-05   1.29e-05   3.43e-04  68.5%
Combinational          1.16e-04   3.16e-05   1.06e-05   1.58e-04  31.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.05e-04   7.35e-05   2.35e-05   5.02e-04 100.0%
                          80.7%      14.6%       4.7%
