INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:27:01 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 tehb3/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.073ns (25.472%)  route 3.140ns (74.528%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 7.096 - 6.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=863, unset)          1.220     1.220    tehb3/clk
    SLICE_X62Y115        FDCE                                         r  tehb3/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDCE (Prop_fdce_C_Q)         0.259     1.479 r  tehb3/data_reg_reg[2]/Q
                         net (fo=1, routed)           0.330     1.809    addi2/Q[2]
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     2.108 r  addi2/dataOutArray[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     2.108    addi2/dataOutArray[0]_carry_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.162 r  addi2/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.162    addi2/dataOutArray[0]_carry__0_n_0
    SLICE_X62Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.270 f  addi2/dataOutArray[0]_carry__1/O[0]
                         net (fo=3, routed)           0.697     2.967    addi2/data_reg_reg[11][0]
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.123     3.090 r  addi2/full_reg_i_5__0/O
                         net (fo=8, routed)           0.358     3.448    control_merge2/oehb1/reg_value_reg_21
    SLICE_X59Y117        LUT6 (Prop_lut6_I3_O)        0.043     3.491 r  control_merge2/oehb1/full_reg_i_2__1/O
                         net (fo=26, routed)          0.606     4.097    control_merge2/oehb1/data_reg_reg[0]_0
    SLICE_X49Y117        LUT5 (Prop_lut5_I1_O)        0.051     4.148 f  control_merge2/oehb1/readyArray[0]_i_2__1/O
                         net (fo=4, routed)           0.474     4.622    mux3/tehb1/readyArray_reg[0]
    SLICE_X46Y115        LUT3 (Prop_lut3_I1_O)        0.136     4.758 r  mux3/tehb1/data_reg[31]_i_1__9/O
                         net (fo=32, routed)          0.675     5.433    tehb1/E[0]
    SLICE_X50Y107        FDCE                                         r  tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=863, unset)          1.096     7.096    tehb1/clk
    SLICE_X50Y107        FDCE                                         r  tehb1/data_reg_reg[0]/C
                         clock pessimism              0.013     7.109    
                         clock uncertainty           -0.035     7.074    
    SLICE_X50Y107        FDCE (Setup_fdce_C_CE)      -0.178     6.896    tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  1.463    




