{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 08:07:29 2021 " "Info: Processing started: Thu Jan 07 08:07:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock -c Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock -c Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|MinhBell\[0\] " "Warning: Node \"BellSet:Bs0\|MinhBell\[0\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|MinhBell\[1\] " "Warning: Node \"BellSet:Bs0\|MinhBell\[1\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|MinhBell\[2\] " "Warning: Node \"BellSet:Bs0\|MinhBell\[2\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|MinhBell\[3\] " "Warning: Node \"BellSet:Bs0\|MinhBell\[3\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|MinlBell\[0\] " "Warning: Node \"BellSet:Bs0\|MinlBell\[0\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|MinlBell\[1\] " "Warning: Node \"BellSet:Bs0\|MinlBell\[1\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|MinlBell\[2\] " "Warning: Node \"BellSet:Bs0\|MinlBell\[2\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|MinlBell\[3\] " "Warning: Node \"BellSet:Bs0\|MinlBell\[3\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|HouhBell\[0\] " "Warning: Node \"BellSet:Bs0\|HouhBell\[0\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|HouhBell\[1\] " "Warning: Node \"BellSet:Bs0\|HouhBell\[1\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|HouhBell\[2\] " "Warning: Node \"BellSet:Bs0\|HouhBell\[2\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|HouhBell\[3\] " "Warning: Node \"BellSet:Bs0\|HouhBell\[3\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|HoulBell\[0\] " "Warning: Node \"BellSet:Bs0\|HoulBell\[0\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|HoulBell\[1\] " "Warning: Node \"BellSet:Bs0\|HoulBell\[1\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|HoulBell\[2\] " "Warning: Node \"BellSet:Bs0\|HoulBell\[2\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|HoulBell\[3\] " "Warning: Node \"BellSet:Bs0\|HoulBell\[3\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Adj_H " "Info: Assuming node \"Adj_H\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Adj_H" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Adj_M " "Info: Assuming node \"Adj_M\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Adj_M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SetBellMode " "Info: Assuming node \"SetBellMode\" is a latch enable. Will not compute fmax for this pin." {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clk_m " "Info: Detected gated clock \"clk_m\" as buffer" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_m" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_h " "Info: Detected gated clock \"clk_h\" as buffer" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_h" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Adj_H register Counter12:UHou\|qh\[1\] register Counter12:UHou\|qh\[0\] 337.27 MHz 2.965 ns Internal " "Info: Clock \"Adj_H\" has Internal fmax of 337.27 MHz between source register \"Counter12:UHou\|qh\[1\]\" and destination register \"Counter12:UHou\|qh\[0\]\" (period= 2.965 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.751 ns + Longest register register " "Info: + Longest register to register delay is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter12:UHou\|qh\[1\] 1 REG LCFF_X87_Y20_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X87_Y20_N13; Fanout = 8; REG Node = 'Counter12:UHou\|qh\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter12:UHou|qh[1] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.398 ns) 0.747 ns Counter12:UHou\|Equal0~0 2 COMB LCCOMB_X87_Y20_N6 2 " "Info: 2: + IC(0.349 ns) + CELL(0.398 ns) = 0.747 ns; Loc. = LCCOMB_X87_Y20_N6; Fanout = 2; COMB Node = 'Counter12:UHou\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { Counter12:UHou|qh[1] Counter12:UHou|Equal0~0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.438 ns) 1.466 ns Counter12:UHou\|qh\[0\]~6 3 COMB LCCOMB_X87_Y20_N2 1 " "Info: 3: + IC(0.281 ns) + CELL(0.438 ns) = 1.466 ns; Loc. = LCCOMB_X87_Y20_N2; Fanout = 1; COMB Node = 'Counter12:UHou\|qh\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { Counter12:UHou|Equal0~0 Counter12:UHou|qh[0]~6 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.867 ns Counter12:UHou\|qh\[0\]~7 4 COMB LCCOMB_X87_Y20_N4 4 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 1.867 ns; Loc. = LCCOMB_X87_Y20_N4; Fanout = 4; COMB Node = 'Counter12:UHou\|qh\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Counter12:UHou|qh[0]~6 Counter12:UHou|qh[0]~7 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.660 ns) 2.751 ns Counter12:UHou\|qh\[0\] 5 REG LCFF_X87_Y20_N11 9 " "Info: 5: + IC(0.224 ns) + CELL(0.660 ns) = 2.751 ns; Loc. = LCFF_X87_Y20_N11; Fanout = 9; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 59.83 % ) " "Info: Total cell delay = 1.646 ns ( 59.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 40.17 % ) " "Info: Total interconnect delay = 1.105 ns ( 40.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { Counter12:UHou|qh[1] Counter12:UHou|Equal0~0 Counter12:UHou|qh[0]~6 Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { Counter12:UHou|qh[1] {} Counter12:UHou|Equal0~0 {} Counter12:UHou|qh[0]~6 {} Counter12:UHou|qh[0]~7 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.349ns 0.281ns 0.251ns 0.224ns } { 0.000ns 0.398ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_H destination 5.749 ns + Shortest register " "Info: + Shortest clock path from clock \"Adj_H\" to destination register is 5.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 2.349 ns clk_h 2 COMB LCCOMB_X88_Y20_N24 1 " "Info: 2: + IC(1.347 ns) + CELL(0.150 ns) = 2.349 ns; Loc. = LCCOMB_X88_Y20_N24; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Adj_H clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.000 ns) 3.964 ns clk_h~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.615 ns) + CELL(0.000 ns) = 3.964 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 5.749 ns Counter12:UHou\|qh\[0\] 4 REG LCFF_X87_Y20_N11 9 " "Info: 4: + IC(1.248 ns) + CELL(0.537 ns) = 5.749 ns; Loc. = LCFF_X87_Y20_N11; Fanout = 9; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 26.77 % ) " "Info: Total cell delay = 1.539 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns ( 73.23 % ) " "Info: Total interconnect delay = 4.210 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 1.347ns 1.615ns 1.248ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_H source 5.749 ns - Longest register " "Info: - Longest clock path from clock \"Adj_H\" to source register is 5.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 2.349 ns clk_h 2 COMB LCCOMB_X88_Y20_N24 1 " "Info: 2: + IC(1.347 ns) + CELL(0.150 ns) = 2.349 ns; Loc. = LCCOMB_X88_Y20_N24; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Adj_H clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.000 ns) 3.964 ns clk_h~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.615 ns) + CELL(0.000 ns) = 3.964 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 5.749 ns Counter12:UHou\|qh\[1\] 4 REG LCFF_X87_Y20_N13 8 " "Info: 4: + IC(1.248 ns) + CELL(0.537 ns) = 5.749 ns; Loc. = LCFF_X87_Y20_N13; Fanout = 8; REG Node = 'Counter12:UHou\|qh\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { clk_h~clkctrl Counter12:UHou|qh[1] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 26.77 % ) " "Info: Total cell delay = 1.539 ns ( 26.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns ( 73.23 % ) " "Info: Total interconnect delay = 4.210 ns ( 73.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[1] {} } { 0.000ns 0.000ns 1.347ns 1.615ns 1.248ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 1.347ns 1.615ns 1.248ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[1] {} } { 0.000ns 0.000ns 1.347ns 1.615ns 1.248ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { Counter12:UHou|qh[1] Counter12:UHou|Equal0~0 Counter12:UHou|qh[0]~6 Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { Counter12:UHou|qh[1] {} Counter12:UHou|Equal0~0 {} Counter12:UHou|qh[0]~6 {} Counter12:UHou|qh[0]~7 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.349ns 0.281ns 0.251ns 0.224ns } { 0.000ns 0.398ns 0.438ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 1.347ns 1.615ns 1.248ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.749 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[1] {} } { 0.000ns 0.000ns 1.347ns 1.615ns 1.248ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register BellSet:Bs0\|Counter12:BHou\|ql\[0\] register BellSet:Bs0\|Counter12:BHou\|qh\[3\] 287.19 MHz 3.482 ns Internal " "Info: Clock \"CP\" has Internal fmax of 287.19 MHz between source register \"BellSet:Bs0\|Counter12:BHou\|ql\[0\]\" and destination register \"BellSet:Bs0\|Counter12:BHou\|qh\[3\]\" (period= 3.482 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.268 ns + Longest register register " "Info: + Longest register to register delay is 3.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BellSet:Bs0\|Counter12:BHou\|ql\[0\] 1 REG LCFF_X87_Y33_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X87_Y33_N25; Fanout = 8; REG Node = 'BellSet:Bs0\|Counter12:BHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.420 ns) 1.433 ns BellSet:Bs0\|Counter12:BHou\|Equal1~0 2 COMB LCCOMB_X88_Y32_N0 5 " "Info: 2: + IC(1.013 ns) + CELL(0.420 ns) = 1.433 ns; Loc. = LCCOMB_X88_Y32_N0; Fanout = 5; COMB Node = 'BellSet:Bs0\|Counter12:BHou\|Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { BellSet:Bs0|Counter12:BHou|ql[0] BellSet:Bs0|Counter12:BHou|Equal1~0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.414 ns) 2.544 ns BellSet:Bs0\|Counter12:BHou\|qh\[0\]~5 3 COMB LCCOMB_X87_Y33_N10 2 " "Info: 3: + IC(0.697 ns) + CELL(0.414 ns) = 2.544 ns; Loc. = LCCOMB_X87_Y33_N10; Fanout = 2; COMB Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[0\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { BellSet:Bs0|Counter12:BHou|Equal1~0 BellSet:Bs0|Counter12:BHou|qh[0]~5 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.615 ns BellSet:Bs0\|Counter12:BHou\|qh\[1\]~9 4 COMB LCCOMB_X87_Y33_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.615 ns; Loc. = LCCOMB_X87_Y33_N12; Fanout = 2; COMB Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { BellSet:Bs0|Counter12:BHou|qh[0]~5 BellSet:Bs0|Counter12:BHou|qh[1]~9 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.774 ns BellSet:Bs0\|Counter12:BHou\|qh\[2\]~11 5 COMB LCCOMB_X87_Y33_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 2.774 ns; Loc. = LCCOMB_X87_Y33_N14; Fanout = 1; COMB Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[2\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { BellSet:Bs0|Counter12:BHou|qh[1]~9 BellSet:Bs0|Counter12:BHou|qh[2]~11 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.184 ns BellSet:Bs0\|Counter12:BHou\|qh\[3\]~12 6 COMB LCCOMB_X87_Y33_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 3.184 ns; Loc. = LCCOMB_X87_Y33_N16; Fanout = 1; COMB Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[3\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { BellSet:Bs0|Counter12:BHou|qh[2]~11 BellSet:Bs0|Counter12:BHou|qh[3]~12 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.268 ns BellSet:Bs0\|Counter12:BHou\|qh\[3\] 7 REG LCFF_X87_Y33_N17 3 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.268 ns; Loc. = LCFF_X87_Y33_N17; Fanout = 3; REG Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { BellSet:Bs0|Counter12:BHou|qh[3]~12 BellSet:Bs0|Counter12:BHou|qh[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.558 ns ( 47.67 % ) " "Info: Total cell delay = 1.558 ns ( 47.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.710 ns ( 52.33 % ) " "Info: Total interconnect delay = 1.710 ns ( 52.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { BellSet:Bs0|Counter12:BHou|ql[0] BellSet:Bs0|Counter12:BHou|Equal1~0 BellSet:Bs0|Counter12:BHou|qh[0]~5 BellSet:Bs0|Counter12:BHou|qh[1]~9 BellSet:Bs0|Counter12:BHou|qh[2]~11 BellSet:Bs0|Counter12:BHou|qh[3]~12 BellSet:Bs0|Counter12:BHou|qh[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.268 ns" { BellSet:Bs0|Counter12:BHou|ql[0] {} BellSet:Bs0|Counter12:BHou|Equal1~0 {} BellSet:Bs0|Counter12:BHou|qh[0]~5 {} BellSet:Bs0|Counter12:BHou|qh[1]~9 {} BellSet:Bs0|Counter12:BHou|qh[2]~11 {} BellSet:Bs0|Counter12:BHou|qh[3]~12 {} BellSet:Bs0|Counter12:BHou|qh[3] {} } { 0.000ns 1.013ns 0.697ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.414ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.821 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 24 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 24; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.537 ns) 2.821 ns BellSet:Bs0\|Counter12:BHou\|qh\[3\] 3 REG LCFF_X87_Y33_N17 3 " "Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.821 ns; Loc. = LCFF_X87_Y33_N17; Fanout = 3; REG Node = 'BellSet:Bs0\|Counter12:BHou\|qh\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CP~clkctrl BellSet:Bs0|Counter12:BHou|qh[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.03 % ) " "Info: Total cell delay = 1.496 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.325 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.325 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|qh[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|qh[3] {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.821 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 24 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 24; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.537 ns) 2.821 ns BellSet:Bs0\|Counter12:BHou\|ql\[0\] 3 REG LCFF_X87_Y33_N25 8 " "Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.821 ns; Loc. = LCFF_X87_Y33_N25; Fanout = 8; REG Node = 'BellSet:Bs0\|Counter12:BHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.03 % ) " "Info: Total cell delay = 1.496 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.325 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.325 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|qh[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|qh[3] {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { BellSet:Bs0|Counter12:BHou|ql[0] BellSet:Bs0|Counter12:BHou|Equal1~0 BellSet:Bs0|Counter12:BHou|qh[0]~5 BellSet:Bs0|Counter12:BHou|qh[1]~9 BellSet:Bs0|Counter12:BHou|qh[2]~11 BellSet:Bs0|Counter12:BHou|qh[3]~12 BellSet:Bs0|Counter12:BHou|qh[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.268 ns" { BellSet:Bs0|Counter12:BHou|ql[0] {} BellSet:Bs0|Counter12:BHou|Equal1~0 {} BellSet:Bs0|Counter12:BHou|qh[0]~5 {} BellSet:Bs0|Counter12:BHou|qh[1]~9 {} BellSet:Bs0|Counter12:BHou|qh[2]~11 {} BellSet:Bs0|Counter12:BHou|qh[3]~12 {} BellSet:Bs0|Counter12:BHou|qh[3] {} } { 0.000ns 1.013ns 0.697ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.414ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|qh[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|qh[3] {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Adj_M register Counter10:UMin0\|Q\[2\] register Counter6:UMin1\|Q\[2\] 354.36 MHz 2.822 ns Internal " "Info: Clock \"Adj_M\" has Internal fmax of 354.36 MHz between source register \"Counter10:UMin0\|Q\[2\]\" and destination register \"Counter6:UMin1\|Q\[2\]\" (period= 2.822 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.609 ns + Longest register register " "Info: + Longest register to register delay is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter10:UMin0\|Q\[2\] 1 REG LCFF_X87_Y20_N19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X87_Y20_N19; Fanout = 9; REG Node = 'Counter10:UMin0\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter10:UMin0|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.398 ns) 0.907 ns Counter10:UMin0\|Equal0~0 2 COMB LCCOMB_X87_Y20_N28 1 " "Info: 2: + IC(0.509 ns) + CELL(0.398 ns) = 0.907 ns; Loc. = LCCOMB_X87_Y20_N28; Fanout = 1; COMB Node = 'Counter10:UMin0\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Counter10:UMin0|Q[2] Counter10:UMin0|Equal0~0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.304 ns EN_M_H 3 COMB LCCOMB_X87_Y20_N22 7 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 1.304 ns; Loc. = LCCOMB_X87_Y20_N22; Fanout = 7; COMB Node = 'EN_M_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Counter10:UMin0|Equal0~0 EN_M_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.660 ns) 2.609 ns Counter6:UMin1\|Q\[2\] 4 REG LCFF_X89_Y20_N5 9 " "Info: 4: + IC(0.645 ns) + CELL(0.660 ns) = 2.609 ns; Loc. = LCFF_X89_Y20_N5; Fanout = 9; REG Node = 'Counter6:UMin1\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { EN_M_H Counter6:UMin1|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 46.30 % ) " "Info: Total cell delay = 1.208 ns ( 46.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.401 ns ( 53.70 % ) " "Info: Total interconnect delay = 1.401 ns ( 53.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { Counter10:UMin0|Q[2] Counter10:UMin0|Equal0~0 EN_M_H Counter6:UMin1|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { Counter10:UMin0|Q[2] {} Counter10:UMin0|Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[2] {} } { 0.000ns 0.509ns 0.247ns 0.645ns } { 0.000ns 0.398ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_M destination 5.844 ns + Shortest register " "Info: + Shortest clock path from clock \"Adj_M\" to destination register is 5.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.271 ns) 2.495 ns clk_m 2 COMB LCCOMB_X88_Y20_N18 1 " "Info: 2: + IC(1.382 ns) + CELL(0.271 ns) = 2.495 ns; Loc. = LCCOMB_X88_Y20_N18; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { Adj_M clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.000 ns) 4.059 ns clk_m~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.564 ns) + CELL(0.000 ns) = 4.059 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 5.844 ns Counter6:UMin1\|Q\[2\] 4 REG LCFF_X89_Y20_N5 9 " "Info: 4: + IC(1.248 ns) + CELL(0.537 ns) = 5.844 ns; Loc. = LCFF_X89_Y20_N5; Fanout = 9; REG Node = 'Counter6:UMin1\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { clk_m~clkctrl Counter6:UMin1|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 28.23 % ) " "Info: Total cell delay = 1.650 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.194 ns ( 71.77 % ) " "Info: Total interconnect delay = 4.194 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[2] {} } { 0.000ns 0.000ns 1.382ns 1.564ns 1.248ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_M source 5.843 ns - Longest register " "Info: - Longest clock path from clock \"Adj_M\" to source register is 5.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.271 ns) 2.495 ns clk_m 2 COMB LCCOMB_X88_Y20_N18 1 " "Info: 2: + IC(1.382 ns) + CELL(0.271 ns) = 2.495 ns; Loc. = LCCOMB_X88_Y20_N18; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { Adj_M clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.000 ns) 4.059 ns clk_m~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.564 ns) + CELL(0.000 ns) = 4.059 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 5.843 ns Counter10:UMin0\|Q\[2\] 4 REG LCFF_X87_Y20_N19 9 " "Info: 4: + IC(1.247 ns) + CELL(0.537 ns) = 5.843 ns; Loc. = LCFF_X87_Y20_N19; Fanout = 9; REG Node = 'Counter10:UMin0\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 28.24 % ) " "Info: Total cell delay = 1.650 ns ( 28.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.193 ns ( 71.76 % ) " "Info: Total interconnect delay = 4.193 ns ( 71.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.843 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.843 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 1.382ns 1.564ns 1.247ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[2] {} } { 0.000ns 0.000ns 1.382ns 1.564ns 1.248ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.843 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.843 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 1.382ns 1.564ns 1.247ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { Counter10:UMin0|Q[2] Counter10:UMin0|Equal0~0 EN_M_H Counter6:UMin1|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { Counter10:UMin0|Q[2] {} Counter10:UMin0|Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[2] {} } { 0.000ns 0.509ns 0.247ns 0.645ns } { 0.000ns 0.398ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[2] {} } { 0.000ns 0.000ns 1.382ns 1.564ns 1.248ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.843 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.843 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 1.382ns 1.564ns 1.247ns } { 0.000ns 0.842ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BellSet:Bs0\|Counter12:BHou\|ql\[2\] SetBellMode CP 6.586 ns register " "Info: tsu for register \"BellSet:Bs0\|Counter12:BHou\|ql\[2\]\" (data pin = \"SetBellMode\", clock pin = \"CP\") is 6.586 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.443 ns + Longest pin register " "Info: + Longest pin to register delay is 9.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SetBellMode 1 CLK PIN_AC27 36 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 36; CLK Node = 'SetBellMode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetBellMode } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.190 ns) + CELL(0.437 ns) 7.479 ns BellSet:Bs0\|mlEN~0 2 COMB LCCOMB_X88_Y33_N22 6 " "Info: 2: + IC(6.190 ns) + CELL(0.437 ns) = 7.479 ns; Loc. = LCCOMB_X88_Y33_N22; Fanout = 6; COMB Node = 'BellSet:Bs0\|mlEN~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { SetBellMode BellSet:Bs0|mlEN~0 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.437 ns) 8.395 ns BellSet:Bs0\|hEN~1 3 COMB LCCOMB_X88_Y33_N30 4 " "Info: 3: + IC(0.479 ns) + CELL(0.437 ns) = 8.395 ns; Loc. = LCCOMB_X88_Y33_N30; Fanout = 4; COMB Node = 'BellSet:Bs0\|hEN~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { BellSet:Bs0|mlEN~0 BellSet:Bs0|hEN~1 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.660 ns) 9.443 ns BellSet:Bs0\|Counter12:BHou\|ql\[2\] 4 REG LCFF_X87_Y33_N29 7 " "Info: 4: + IC(0.388 ns) + CELL(0.660 ns) = 9.443 ns; Loc. = LCFF_X87_Y33_N29; Fanout = 7; REG Node = 'BellSet:Bs0\|Counter12:BHou\|ql\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|ql[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.386 ns ( 25.27 % ) " "Info: Total cell delay = 2.386 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.057 ns ( 74.73 % ) " "Info: Total interconnect delay = 7.057 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.443 ns" { SetBellMode BellSet:Bs0|mlEN~0 BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|ql[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.443 ns" { SetBellMode {} SetBellMode~combout {} BellSet:Bs0|mlEN~0 {} BellSet:Bs0|hEN~1 {} BellSet:Bs0|Counter12:BHou|ql[2] {} } { 0.000ns 0.000ns 6.190ns 0.479ns 0.388ns } { 0.000ns 0.852ns 0.437ns 0.437ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.821 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 24 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 24; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.537 ns) 2.821 ns BellSet:Bs0\|Counter12:BHou\|ql\[2\] 3 REG LCFF_X87_Y33_N29 7 " "Info: 3: + IC(1.213 ns) + CELL(0.537 ns) = 2.821 ns; Loc. = LCFF_X87_Y33_N29; Fanout = 7; REG Node = 'BellSet:Bs0\|Counter12:BHou\|ql\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.03 % ) " "Info: Total cell delay = 1.496 ns ( 53.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.325 ns ( 46.97 % ) " "Info: Total interconnect delay = 1.325 ns ( 46.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|ql[2] {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.443 ns" { SetBellMode BellSet:Bs0|mlEN~0 BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|ql[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.443 ns" { SetBellMode {} SetBellMode~combout {} BellSet:Bs0|mlEN~0 {} BellSet:Bs0|hEN~1 {} BellSet:Bs0|Counter12:BHou|ql[2] {} } { 0.000ns 0.000ns 6.190ns 0.479ns 0.388ns } { 0.000ns 0.852ns 0.437ns 0.437ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|ql[2] {} } { 0.000ns 0.000ns 0.112ns 1.213ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP segM\[3\] Counter10:UMin0\|Q\[2\] 18.877 ns register " "Info: tco from clock \"CP\" to destination pin \"segM\[3\]\" through register \"Counter10:UMin0\|Q\[2\]\" is 18.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.547 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 6.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.090 ns) + CELL(0.150 ns) 3.199 ns clk_m 2 COMB LCCOMB_X88_Y20_N18 1 " "Info: 2: + IC(2.090 ns) + CELL(0.150 ns) = 3.199 ns; Loc. = LCCOMB_X88_Y20_N18; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { CP clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.000 ns) 4.763 ns clk_m~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.564 ns) + CELL(0.000 ns) = 4.763 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 6.547 ns Counter10:UMin0\|Q\[2\] 4 REG LCFF_X87_Y20_N19 9 " "Info: 4: + IC(1.247 ns) + CELL(0.537 ns) = 6.547 ns; Loc. = LCFF_X87_Y20_N19; Fanout = 9; REG Node = 'Counter10:UMin0\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 25.14 % ) " "Info: Total cell delay = 1.646 ns ( 25.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.901 ns ( 74.86 % ) " "Info: Total interconnect delay = 4.901 ns ( 74.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.547 ns" { CP clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.547 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 2.090ns 1.564ns 1.247ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.080 ns + Longest register pin " "Info: + Longest register to pin delay is 12.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter10:UMin0\|Q\[2\] 1 REG LCFF_X87_Y20_N19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X87_Y20_N19; Fanout = 9; REG Node = 'Counter10:UMin0\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter10:UMin0|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.420 ns) 2.064 ns MinlShow~2 2 COMB LCCOMB_X89_Y27_N12 8 " "Info: 2: + IC(1.644 ns) + CELL(0.420 ns) = 2.064 ns; Loc. = LCCOMB_X89_Y27_N12; Fanout = 8; COMB Node = 'MinlShow~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { Counter10:UMin0|Q[2] MinlShow~2 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.020 ns) + CELL(0.438 ns) 8.522 ns _BCDto7LED:Smin\|WideOr10~0 3 COMB LCCOMB_X1_Y30_N12 1 " "Info: 3: + IC(6.020 ns) + CELL(0.438 ns) = 8.522 ns; Loc. = LCCOMB_X1_Y30_N12; Fanout = 1; COMB Node = '_BCDto7LED:Smin\|WideOr10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { MinlShow~2 _BCDto7LED:Smin|WideOr10~0 } "NODE_NAME" } } { "_BCDto7LED.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/_BCDto7LED.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(2.632 ns) 12.080 ns segM\[3\] 4 PIN PIN_N2 0 " "Info: 4: + IC(0.926 ns) + CELL(2.632 ns) = 12.080 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'segM\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { _BCDto7LED:Smin|WideOr10~0 segM[3] } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.490 ns ( 28.89 % ) " "Info: Total cell delay = 3.490 ns ( 28.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.590 ns ( 71.11 % ) " "Info: Total interconnect delay = 8.590 ns ( 71.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.080 ns" { Counter10:UMin0|Q[2] MinlShow~2 _BCDto7LED:Smin|WideOr10~0 segM[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.080 ns" { Counter10:UMin0|Q[2] {} MinlShow~2 {} _BCDto7LED:Smin|WideOr10~0 {} segM[3] {} } { 0.000ns 1.644ns 6.020ns 0.926ns } { 0.000ns 0.420ns 0.438ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.547 ns" { CP clk_m clk_m~clkctrl Counter10:UMin0|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.547 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[2] {} } { 0.000ns 0.000ns 2.090ns 1.564ns 1.247ns } { 0.000ns 0.959ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.080 ns" { Counter10:UMin0|Q[2] MinlShow~2 _BCDto7LED:Smin|WideOr10~0 segM[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.080 ns" { Counter10:UMin0|Q[2] {} MinlShow~2 {} _BCDto7LED:Smin|WideOr10~0 {} segM[3] {} } { 0.000ns 1.644ns 6.020ns 0.926ns } { 0.000ns 0.420ns 0.438ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SetBellMode segM\[13\] 18.295 ns Longest " "Info: Longest tpd from source pin \"SetBellMode\" to destination pin \"segM\[13\]\" is 18.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SetBellMode 1 CLK PIN_AC27 36 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 36; CLK Node = 'SetBellMode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetBellMode } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.128 ns) + CELL(0.420 ns) 7.400 ns MinhShow~0 2 COMB LCCOMB_X89_Y20_N6 8 " "Info: 2: + IC(6.128 ns) + CELL(0.420 ns) = 7.400 ns; Loc. = LCCOMB_X89_Y20_N6; Fanout = 8; COMB Node = 'MinhShow~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.548 ns" { SetBellMode MinhShow~0 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.438 ns) 8.972 ns _BCDto7LED:Smin\|WideOr1~0 3 COMB LCCOMB_X89_Y27_N20 1 " "Info: 3: + IC(1.134 ns) + CELL(0.438 ns) = 8.972 ns; Loc. = LCCOMB_X89_Y27_N20; Fanout = 1; COMB Node = '_BCDto7LED:Smin\|WideOr1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { MinhShow~0 _BCDto7LED:Smin|WideOr1~0 } "NODE_NAME" } } { "_BCDto7LED.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/_BCDto7LED.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.691 ns) + CELL(2.632 ns) 18.295 ns segM\[13\] 4 PIN PIN_K4 0 " "Info: 4: + IC(6.691 ns) + CELL(2.632 ns) = 18.295 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'segM\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.323 ns" { _BCDto7LED:Smin|WideOr1~0 segM[13] } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.342 ns ( 23.73 % ) " "Info: Total cell delay = 4.342 ns ( 23.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.953 ns ( 76.27 % ) " "Info: Total interconnect delay = 13.953 ns ( 76.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.295 ns" { SetBellMode MinhShow~0 _BCDto7LED:Smin|WideOr1~0 segM[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.295 ns" { SetBellMode {} SetBellMode~combout {} MinhShow~0 {} _BCDto7LED:Smin|WideOr1~0 {} segM[13] {} } { 0.000ns 0.000ns 6.128ns 1.134ns 6.691ns } { 0.000ns 0.852ns 0.420ns 0.438ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter12:UHou\|qh\[0\] Adj_H CP -0.313 ns register " "Info: th for register \"Counter12:UHou\|qh\[0\]\" (data pin = \"Adj_H\", clock pin = \"CP\") is -0.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.745 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 6.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.271 ns) 3.345 ns clk_h 2 COMB LCCOMB_X88_Y20_N24 1 " "Info: 2: + IC(2.115 ns) + CELL(0.271 ns) = 3.345 ns; Loc. = LCCOMB_X88_Y20_N24; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { CP clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.000 ns) 4.960 ns clk_h~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.615 ns) + CELL(0.000 ns) = 4.960 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 6.745 ns Counter12:UHou\|qh\[0\] 4 REG LCFF_X87_Y20_N11 9 " "Info: 4: + IC(1.248 ns) + CELL(0.537 ns) = 6.745 ns; Loc. = LCFF_X87_Y20_N11; Fanout = 9; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 26.20 % ) " "Info: Total cell delay = 1.767 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.978 ns ( 73.80 % ) " "Info: Total interconnect delay = 4.978 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { CP clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.745 ns" { CP {} CP~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 2.115ns 1.615ns 1.248ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.324 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.178 ns) + CELL(0.410 ns) 6.440 ns Counter12:UHou\|qh\[0\]~7 2 COMB LCCOMB_X87_Y20_N4 4 " "Info: 2: + IC(5.178 ns) + CELL(0.410 ns) = 6.440 ns; Loc. = LCCOMB_X87_Y20_N4; Fanout = 4; COMB Node = 'Counter12:UHou\|qh\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.588 ns" { Adj_H Counter12:UHou|qh[0]~7 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.660 ns) 7.324 ns Counter12:UHou\|qh\[0\] 3 REG LCFF_X87_Y20_N11 9 " "Info: 3: + IC(0.224 ns) + CELL(0.660 ns) = 7.324 ns; Loc. = LCFF_X87_Y20_N11; Fanout = 9; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.922 ns ( 26.24 % ) " "Info: Total cell delay = 1.922 ns ( 26.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.402 ns ( 73.76 % ) " "Info: Total interconnect delay = 5.402 ns ( 73.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.324 ns" { Adj_H Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.324 ns" { Adj_H {} Adj_H~combout {} Counter12:UHou|qh[0]~7 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 5.178ns 0.224ns } { 0.000ns 0.852ns 0.410ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { CP clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.745 ns" { CP {} CP~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 2.115ns 1.615ns 1.248ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.324 ns" { Adj_H Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.324 ns" { Adj_H {} Adj_H~combout {} Counter12:UHou|qh[0]~7 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 5.178ns 0.224ns } { 0.000ns 0.852ns 0.410ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 08:07:30 2021 " "Info: Processing ended: Thu Jan 07 08:07:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
