2018-06-26 10:42:15,642 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:15,653 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:15,662 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-06-26 10:42:15,669 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:15,671 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:15,671 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:15,672 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:15,672 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:15,673 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:15,673 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:15,673 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:15,674 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.9\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
