<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="c" filename="/usr/local/share/verilator/include/verilated_std.sv" language="1800-2017"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="o" filename="chip_tb.v" language="1800-2017"/>
    <file id="n" filename="chip_top.v" language="1800-2017"/>
    <file id="bc" filename="core/core_top_swc.v" language="1800-2017"/>
    <file id="p" filename="core/dec_swc/dec_swc.v" language="1800-2017"/>
    <file id="bb" filename="core/exu_swc/exu_branch_swc.v" language="1800-2017"/>
    <file id="v" filename="core/exu_swc/exu_flush_swc.v" language="1800-2017"/>
    <file id="t" filename="core/exu_swc/exu_imm_swc.v" language="1800-2017"/>
    <file id="ba" filename="core/exu_swc/exu_jump_swc.v" language="1800-2017"/>
    <file id="z" filename="core/exu_swc/exu_load_swc.v" language="1800-2017"/>
    <file id="w" filename="core/exu_swc/exu_reg_swc.v" language="1800-2017"/>
    <file id="x" filename="core/exu_swc/exu_store_swc.v" language="1800-2017"/>
    <file id="u" filename="core/exu_swc/exu_top_swc.v" language="1800-2017"/>
    <file id="y" filename="core/exu_swc/exu_upper_swc.v" language="1800-2017"/>
    <file id="r" filename="core/ifu_swc/ifu_swc.v" language="1800-2017"/>
    <file id="bd" filename="core/mau_swc/mau_swc.v" language="1800-2017"/>
    <file id="s" filename="core/regfile_swc/regfile_swc.v" language="1800-2017"/>
    <file id="q" filename="core/wbu_swc/wbu_swc.v" language="1800-2017"/>
    <file id="i" filename="lib/peripherals_swc/ahb2apb_swc/ahb2apb_ahbs_swc.v" language="1800-2017"/>
    <file id="h" filename="lib/peripherals_swc/ahb2apb_swc/ahb2apb_apbm_swc.v" language="1800-2017"/>
    <file id="j" filename="lib/peripherals_swc/ahb2apb_swc/ahb2apb_swc.v" language="1800-2017"/>
    <file id="f" filename="lib/peripherals_swc/ahb2apb_swc_tb.v" language="1800-2017"/>
    <file id="g" filename="lib/peripherals_swc/ahbm_swc.v" language="1800-2017"/>
    <file id="k" filename="lib/peripherals_swc/spictrl_swc/spictrl_swc.v" language="1800-2017"/>
    <file id="e" filename="lib/peripherals_swc/uart_swc/uart_swc.v" language="1800-2017"/>
    <file id="d" filename="lib/sram_swc/sram_swc.v" language="1800-2017"/>
    <file id="m" filename="lib/syncfifo_swc/syncfifo_swc.v" language="1800-2017"/>
    <file id="l" filename="lib/syncfifo_swc/syncfifo_swc_tb.v" language="1800-2017"/>
  </files>
  <module_files>
    <file id="o" filename="chip_tb.v" language="1800-2017"/>
    <file id="n" filename="chip_top.v" language="1800-2017"/>
    <file id="bc" filename="core/core_top_swc.v" language="1800-2017"/>
    <file id="d" filename="lib/sram_swc/sram_swc.v" language="1800-2017"/>
    <file id="p" filename="core/dec_swc/dec_swc.v" language="1800-2017"/>
    <file id="q" filename="core/wbu_swc/wbu_swc.v" language="1800-2017"/>
    <file id="r" filename="core/ifu_swc/ifu_swc.v" language="1800-2017"/>
    <file id="s" filename="core/regfile_swc/regfile_swc.v" language="1800-2017"/>
    <file id="u" filename="core/exu_swc/exu_top_swc.v" language="1800-2017"/>
    <file id="bd" filename="core/mau_swc/mau_swc.v" language="1800-2017"/>
    <file id="t" filename="core/exu_swc/exu_imm_swc.v" language="1800-2017"/>
    <file id="v" filename="core/exu_swc/exu_flush_swc.v" language="1800-2017"/>
    <file id="w" filename="core/exu_swc/exu_reg_swc.v" language="1800-2017"/>
    <file id="x" filename="core/exu_swc/exu_store_swc.v" language="1800-2017"/>
    <file id="y" filename="core/exu_swc/exu_upper_swc.v" language="1800-2017"/>
    <file id="z" filename="core/exu_swc/exu_load_swc.v" language="1800-2017"/>
    <file id="ba" filename="core/exu_swc/exu_jump_swc.v" language="1800-2017"/>
    <file id="bb" filename="core/exu_swc/exu_branch_swc.v" language="1800-2017"/>
  </module_files>
  <cells>
    <cell loc="o,1,8,1,15" name="chip_tb" submodname="chip_tb" hier="chip_tb">
      <cell loc="o,15,3,15,16" name="chip_top_inst" submodname="chip_top__Iz1_Dz1" hier="chip_tb.chip_top_inst">
        <cell loc="n,44,3,44,16" name="itcm_swc_inst" submodname="sram_swc__Dz1" hier="chip_tb.chip_top_inst.itcm_swc_inst"/>
        <cell loc="n,62,3,62,16" name="dtcm_swc_inst" submodname="sram_swc__Dz1" hier="chip_tb.chip_top_inst.dtcm_swc_inst"/>
        <cell loc="n,78,15,78,32" name="core_top_swc_inst" submodname="core_top_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst">
          <cell loc="bc,172,14,172,30" name="regfile_swc_inst" submodname="regfile_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.regfile_swc_inst"/>
          <cell loc="bc,187,9,187,21" name="ifu_swc_inst" submodname="ifu_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.ifu_swc_inst"/>
          <cell loc="bc,212,10,212,22" name="dec_swc_inst" submodname="dec_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.dec_swc_inst"/>
          <cell loc="bc,284,14,284,30" name="exu_top_swc_inst" submodname="exu_top_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.exu_top_swc_inst">
            <cell loc="u,199,15,199,32" name="exu_upper_en_inst" submodname="exu_upper_en" hier="chip_tb.chip_top_inst.core_top_swc_inst.exu_top_swc_inst.exu_upper_en_inst"/>
            <cell loc="u,215,12,215,26" name="ex_imm_en_inst" submodname="ex_imm_en" hier="chip_tb.chip_top_inst.core_top_swc_inst.exu_top_swc_inst.ex_imm_en_inst"/>
            <cell loc="u,241,14,241,30" name="exu_reg_swc_inst" submodname="exu_reg_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.exu_top_swc_inst.exu_reg_swc_inst"/>
            <cell loc="u,272,14,272,31" name="exu_jump_swc_inst" submodname="exu_jump_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.exu_top_swc_inst.exu_jump_swc_inst"/>
            <cell loc="u,295,17,295,36" name="exu_branch_swc_inst" submodname="exu_branch_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.exu_top_swc_inst.exu_branch_swc_inst"/>
            <cell loc="u,321,15,321,32" name="exu_load_swc_inst" submodname="exu_load_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.exu_top_swc_inst.exu_load_swc_inst"/>
            <cell loc="u,346,16,346,34" name="exu_store_swc_inst" submodname="exu_store_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.exu_top_swc_inst.exu_store_swc_inst"/>
            <cell loc="u,370,15,370,32" name="ex_flush_swc_inst" submodname="ex_flush_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.exu_top_swc_inst.ex_flush_swc_inst"/>
          </cell>
          <cell loc="bc,380,2,380,14" name="mau_swc_inst" submodname="mau_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.mau_swc_inst"/>
          <cell loc="bc,411,10,411,22" name="wbu_swc_inst" submodname="wbu_swc" hier="chip_tb.chip_top_inst.core_top_swc_inst.wbu_swc_inst"/>
        </cell>
      </cell>
    </cell>
  </cells>
  <netlist>
    <module loc="o,1,8,1,15" name="chip_tb" origName="chip_tb" topModule="1">
      <var loc="o,4,15,4,19" name="hclk" dtype_id="1" vartype="logic" origName="hclk"/>
      <var loc="o,5,15,5,20" name="hrstn" dtype_id="1" vartype="logic" origName="hrstn"/>
      <var loc="o,6,15,6,25" name="itcm_ready" dtype_id="1" vartype="logic" origName="itcm_ready"/>
      <var loc="o,9,15,9,29" name="ITCM_DATA_PATH" dtype_id="2" vartype="logic" origName="ITCM_DATA_PATH" param="true">
        <const loc="o,9,32,9,54" name="160&apos;h2e636f6e6669672f726f6d5f6c696e6b2e747874" dtype_id="2"/>
      </var>
      <var loc="o,10,15,10,29" name="DTCM_DATA_PATH" dtype_id="2" vartype="logic" origName="DTCM_DATA_PATH" param="true">
        <const loc="o,10,32,10,54" name="160&apos;h2e636f6e6669672f726f6d5f6c696e6b2e747874" dtype_id="2"/>
      </var>
      <instance loc="o,15,3,15,16" name="chip_top_inst" defName="chip_top__Iz1_Dz1" origName="chip_top_inst">
        <port loc="o,16,4,16,8" name="hclk" direction="in" portIndex="1">
          <varref loc="o,16,24,16,28" name="hclk" dtype_id="1"/>
        </port>
        <port loc="o,17,4,17,9" name="hrstn" direction="in" portIndex="2">
          <varref loc="o,17,24,17,29" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="o,18,4,18,14" name="itcm_ready" direction="in" portIndex="3">
          <varref loc="o,18,24,18,34" name="itcm_ready" dtype_id="1"/>
        </port>
      </instance>
      <always loc="o,21,1,21,7">
        <delay loc="o,21,8,21,9">
          <const loc="o,21,9,21,10" name="32&apos;sh5" dtype_id="3"/>
          <assign loc="o,21,17,21,18" dtype_id="1">
            <not loc="o,21,19,21,20" dtype_id="1">
              <varref loc="o,21,20,21,24" name="hclk" dtype_id="1"/>
            </not>
            <varref loc="o,21,12,21,16" name="hclk" dtype_id="1"/>
          </assign>
        </delay>
      </always>
      <initial loc="o,23,1,23,8">
        <begin loc="o,23,9,23,14">
          <assign loc="o,24,14,24,15" dtype_id="1">
            <const loc="o,24,16,24,17" name="1&apos;h0" dtype_id="1"/>
            <varref loc="o,24,3,24,13" name="itcm_ready" dtype_id="1"/>
          </assign>
          <assign loc="o,25,9,25,10" dtype_id="1">
            <const loc="o,25,11,25,12" name="1&apos;h0" dtype_id="1"/>
            <varref loc="o,25,3,25,8" name="hrstn" dtype_id="1"/>
          </assign>
          <delay loc="o,26,3,26,4">
            <const loc="o,26,4,26,6" name="32&apos;sh14" dtype_id="3"/>
          </delay>
          <assign loc="o,27,9,27,10" dtype_id="1">
            <const loc="o,27,11,27,12" name="1&apos;h1" dtype_id="1"/>
            <varref loc="o,27,3,27,8" name="hrstn" dtype_id="1"/>
          </assign>
          <delay loc="o,28,3,28,4">
            <const loc="o,28,4,28,6" name="32&apos;sh14" dtype_id="3"/>
          </delay>
          <assign loc="o,29,14,29,15" dtype_id="1">
            <const loc="o,29,16,29,17" name="1&apos;h1" dtype_id="1"/>
            <varref loc="o,29,3,29,13" name="itcm_ready" dtype_id="1"/>
          </assign>
          <delay loc="o,30,3,30,4">
            <const loc="o,30,4,30,9" name="32&apos;sh2710" dtype_id="3"/>
          </delay>
          <finish loc="o,31,3,31,10"/>
        </begin>
      </initial>
      <initial loc="o,34,1,34,8">
        <begin loc="o,34,9,34,14">
          <dumpctl loc="o,35,3,35,12">
            <const loc="o,35,13,35,26" name="88&apos;h636869705f74622e766364" dtype_id="4"/>
          </dumpctl>
          <dumpctl loc="o,36,3,36,12">
            <const loc="o,36,13,36,14" name="32&apos;sh0" dtype_id="3"/>
          </dumpctl>
        </begin>
      </initial>
    </module>
    <module loc="n,1,8,1,16" name="chip_top__Iz1_Dz1" origName="chip_top">
      <var loc="n,12,27,12,31" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="n,13,27,13,32" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="n,39,27,39,37" name="itcm_ready" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="itcm_ready"/>
      <var loc="n,8,27,8,41" name="ITCM_DATA_PATH" dtype_id="2" vartype="logic" origName="ITCM_DATA_PATH" param="true">
        <const loc="o,13,24,13,38" name="160&apos;h2e636f6e6669672f726f6d5f6c696e6b2e747874" dtype_id="2"/>
      </var>
      <var loc="n,9,27,9,41" name="DTCM_DATA_PATH" dtype_id="2" vartype="logic" origName="DTCM_DATA_PATH" param="true">
        <const loc="o,14,24,14,38" name="160&apos;h2e636f6e6669672f726f6d5f6c696e6b2e747874" dtype_id="2"/>
      </var>
      <var loc="n,15,27,15,37" name="itcm_haddr" dtype_id="5" vartype="logic" origName="itcm_haddr"/>
      <var loc="n,16,27,16,38" name="itcm_hwrite" dtype_id="1" vartype="logic" origName="itcm_hwrite"/>
      <var loc="n,17,27,17,38" name="itcm_hwdata" dtype_id="5" vartype="logic" origName="itcm_hwdata"/>
      <var loc="n,18,27,18,37" name="itcm_hsize" dtype_id="6" vartype="logic" origName="itcm_hsize"/>
      <var loc="n,19,27,19,37" name="itcm_hprot" dtype_id="7" vartype="logic" origName="itcm_hprot"/>
      <var loc="n,20,27,20,38" name="itcm_hburst" dtype_id="6" vartype="logic" origName="itcm_hburst"/>
      <var loc="n,21,27,21,38" name="itcm_htrans" dtype_id="8" vartype="logic" origName="itcm_htrans"/>
      <var loc="n,22,27,22,41" name="itcm_hmastlock" dtype_id="1" vartype="logic" origName="itcm_hmastlock"/>
      <var loc="n,23,27,23,38" name="itcm_hready" dtype_id="1" vartype="logic" origName="itcm_hready"/>
      <var loc="n,24,27,24,37" name="itcm_hresp" dtype_id="1" vartype="logic" origName="itcm_hresp"/>
      <var loc="n,25,27,25,38" name="itcm_hrdata" dtype_id="5" vartype="logic" origName="itcm_hrdata"/>
      <var loc="n,27,27,27,37" name="dtcm_haddr" dtype_id="5" vartype="logic" origName="dtcm_haddr"/>
      <var loc="n,28,27,28,38" name="dtcm_hwrite" dtype_id="1" vartype="logic" origName="dtcm_hwrite"/>
      <var loc="n,29,27,29,38" name="dtcm_hwdata" dtype_id="5" vartype="logic" origName="dtcm_hwdata"/>
      <var loc="n,30,27,30,37" name="dtcm_hsize" dtype_id="6" vartype="logic" origName="dtcm_hsize"/>
      <var loc="n,31,27,31,37" name="dtcm_hprot" dtype_id="7" vartype="logic" origName="dtcm_hprot"/>
      <var loc="n,32,27,32,38" name="dtcm_hburst" dtype_id="6" vartype="logic" origName="dtcm_hburst"/>
      <var loc="n,33,27,33,38" name="dtcm_htrans" dtype_id="8" vartype="logic" origName="dtcm_htrans"/>
      <var loc="n,34,27,34,41" name="dtcm_hmastlock" dtype_id="1" vartype="logic" origName="dtcm_hmastlock"/>
      <var loc="n,35,27,35,38" name="dtcm_hready" dtype_id="1" vartype="logic" origName="dtcm_hready"/>
      <var loc="n,36,27,36,37" name="dtcm_hresp" dtype_id="1" vartype="logic" origName="dtcm_hresp"/>
      <var loc="n,37,27,37,38" name="dtcm_hrdata" dtype_id="5" vartype="logic" origName="dtcm_hrdata"/>
      <instance loc="n,44,3,44,16" name="itcm_swc_inst" defName="sram_swc__Dz1" origName="itcm_swc_inst">
        <port loc="n,45,4,45,8" name="hclk" direction="in" portIndex="1">
          <varref loc="n,45,28,45,32" name="hclk" dtype_id="1"/>
        </port>
        <port loc="n,46,4,46,9" name="hrstn" direction="in" portIndex="2">
          <varref loc="n,46,28,46,33" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="n,47,4,47,9" name="haddr" direction="in" portIndex="3">
          <varref loc="n,47,28,47,38" name="itcm_haddr" dtype_id="5"/>
        </port>
        <port loc="n,48,4,48,10" name="hwrite" direction="in" portIndex="4">
          <varref loc="n,48,28,48,39" name="itcm_hwrite" dtype_id="1"/>
        </port>
        <port loc="n,49,4,49,10" name="hwdata" direction="in" portIndex="5">
          <varref loc="n,49,28,49,39" name="itcm_hwdata" dtype_id="5"/>
        </port>
        <port loc="n,50,4,50,9" name="hsize" direction="in" portIndex="6">
          <varref loc="n,50,28,50,38" name="itcm_hsize" dtype_id="6"/>
        </port>
        <port loc="n,51,4,51,9" name="hprot" direction="in" portIndex="7">
          <varref loc="n,51,28,51,38" name="itcm_hprot" dtype_id="7"/>
        </port>
        <port loc="n,52,4,52,10" name="hburst" direction="in" portIndex="8">
          <varref loc="n,52,28,52,39" name="itcm_hburst" dtype_id="6"/>
        </port>
        <port loc="n,53,4,53,10" name="htrans" direction="in" portIndex="9">
          <varref loc="n,53,28,53,39" name="itcm_htrans" dtype_id="8"/>
        </port>
        <port loc="n,54,4,54,10" name="hready" direction="out" portIndex="10">
          <varref loc="n,54,28,54,39" name="itcm_hready" dtype_id="1"/>
        </port>
        <port loc="n,55,4,55,9" name="hresp" direction="out" portIndex="11">
          <varref loc="n,55,28,55,38" name="itcm_hresp" dtype_id="1"/>
        </port>
        <port loc="n,56,4,56,10" name="hrdata" direction="out" portIndex="12">
          <varref loc="n,56,28,56,39" name="itcm_hrdata" dtype_id="5"/>
        </port>
      </instance>
      <instance loc="n,62,3,62,16" name="dtcm_swc_inst" defName="sram_swc__Dz1" origName="dtcm_swc_inst">
        <port loc="n,63,4,63,8" name="hclk" direction="in" portIndex="1">
          <varref loc="n,63,28,63,32" name="hclk" dtype_id="1"/>
        </port>
        <port loc="n,64,4,64,9" name="hrstn" direction="in" portIndex="2">
          <varref loc="n,64,28,64,33" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="n,65,4,65,9" name="haddr" direction="in" portIndex="3">
          <varref loc="n,65,28,65,38" name="dtcm_haddr" dtype_id="5"/>
        </port>
        <port loc="n,66,4,66,10" name="hwrite" direction="in" portIndex="4">
          <varref loc="n,66,28,66,39" name="dtcm_hwrite" dtype_id="1"/>
        </port>
        <port loc="n,67,4,67,10" name="hwdata" direction="in" portIndex="5">
          <varref loc="n,67,28,67,39" name="dtcm_hwdata" dtype_id="5"/>
        </port>
        <port loc="n,68,4,68,9" name="hsize" direction="in" portIndex="6">
          <varref loc="n,68,28,68,38" name="dtcm_hsize" dtype_id="6"/>
        </port>
        <port loc="n,69,4,69,9" name="hprot" direction="in" portIndex="7">
          <varref loc="n,69,28,69,38" name="dtcm_hprot" dtype_id="7"/>
        </port>
        <port loc="n,70,4,70,10" name="hburst" direction="in" portIndex="8">
          <varref loc="n,70,28,70,39" name="dtcm_hburst" dtype_id="6"/>
        </port>
        <port loc="n,71,4,71,10" name="htrans" direction="in" portIndex="9">
          <varref loc="n,71,28,71,39" name="dtcm_htrans" dtype_id="8"/>
        </port>
        <port loc="n,72,4,72,10" name="hready" direction="out" portIndex="10">
          <varref loc="n,72,28,72,39" name="dtcm_hready" dtype_id="1"/>
        </port>
        <port loc="n,73,4,73,9" name="hresp" direction="out" portIndex="11">
          <varref loc="n,73,28,73,38" name="dtcm_hresp" dtype_id="1"/>
        </port>
        <port loc="n,74,4,74,10" name="hrdata" direction="out" portIndex="12">
          <varref loc="n,74,28,74,39" name="dtcm_hrdata" dtype_id="5"/>
        </port>
      </instance>
      <instance loc="n,78,15,78,32" name="core_top_swc_inst" defName="core_top_swc" origName="core_top_swc_inst">
        <port loc="n,79,6,79,10" name="hclk" direction="in" portIndex="1">
          <varref loc="n,79,28,79,32" name="hclk" dtype_id="1"/>
        </port>
        <port loc="n,80,6,80,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="n,80,28,80,33" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="n,81,6,81,16" name="itcm_haddr" direction="out" portIndex="3">
          <varref loc="n,81,28,81,38" name="itcm_haddr" dtype_id="5"/>
        </port>
        <port loc="n,82,6,82,17" name="itcm_hwrite" direction="out" portIndex="4">
          <varref loc="n,82,28,82,39" name="itcm_hwrite" dtype_id="1"/>
        </port>
        <port loc="n,83,6,83,17" name="itcm_hwdata" direction="out" portIndex="5">
          <varref loc="n,83,28,83,39" name="itcm_hwdata" dtype_id="5"/>
        </port>
        <port loc="n,84,6,84,16" name="itcm_hsize" direction="out" portIndex="6">
          <varref loc="n,84,28,84,38" name="itcm_hsize" dtype_id="6"/>
        </port>
        <port loc="n,85,6,85,16" name="itcm_hprot" direction="out" portIndex="7">
          <varref loc="n,85,28,85,38" name="itcm_hprot" dtype_id="7"/>
        </port>
        <port loc="n,86,6,86,17" name="itcm_hburst" direction="out" portIndex="8">
          <varref loc="n,86,28,86,39" name="itcm_hburst" dtype_id="6"/>
        </port>
        <port loc="n,87,6,87,17" name="itcm_htrans" direction="out" portIndex="9">
          <varref loc="n,87,28,87,39" name="itcm_htrans" dtype_id="8"/>
        </port>
        <port loc="n,88,6,88,20" name="itcm_hmastlock" direction="out" portIndex="10">
          <varref loc="n,88,28,88,42" name="itcm_hmastlock" dtype_id="1"/>
        </port>
        <port loc="n,89,6,89,17" name="itcm_hready" direction="in" portIndex="11">
          <varref loc="n,89,28,89,39" name="itcm_hready" dtype_id="1"/>
        </port>
        <port loc="n,90,6,90,16" name="itcm_hresp" direction="in" portIndex="12">
          <varref loc="n,90,28,90,38" name="itcm_hresp" dtype_id="1"/>
        </port>
        <port loc="n,91,6,91,17" name="itcm_hrdata" direction="in" portIndex="13">
          <varref loc="n,91,28,91,39" name="itcm_hrdata" dtype_id="5"/>
        </port>
        <port loc="n,92,6,92,16" name="dtcm_haddr" direction="out" portIndex="14">
          <varref loc="n,92,28,92,38" name="dtcm_haddr" dtype_id="5"/>
        </port>
        <port loc="n,93,6,93,17" name="dtcm_hwrite" direction="out" portIndex="15">
          <varref loc="n,93,28,93,39" name="dtcm_hwrite" dtype_id="1"/>
        </port>
        <port loc="n,94,6,94,17" name="dtcm_hwdata" direction="out" portIndex="16">
          <varref loc="n,94,28,94,39" name="dtcm_hwdata" dtype_id="5"/>
        </port>
        <port loc="n,95,6,95,16" name="dtcm_hsize" direction="out" portIndex="17">
          <varref loc="n,95,28,95,38" name="dtcm_hsize" dtype_id="6"/>
        </port>
        <port loc="n,96,6,96,16" name="dtcm_hprot" direction="out" portIndex="18">
          <varref loc="n,96,28,96,38" name="dtcm_hprot" dtype_id="7"/>
        </port>
        <port loc="n,97,6,97,17" name="dtcm_hburst" direction="out" portIndex="19">
          <varref loc="n,97,28,97,39" name="dtcm_hburst" dtype_id="6"/>
        </port>
        <port loc="n,98,6,98,17" name="dtcm_htrans" direction="out" portIndex="20">
          <varref loc="n,98,28,98,39" name="dtcm_htrans" dtype_id="8"/>
        </port>
        <port loc="n,99,6,99,20" name="dtcm_hmastlock" direction="out" portIndex="21">
          <varref loc="n,99,28,99,42" name="dtcm_hmastlock" dtype_id="1"/>
        </port>
        <port loc="n,100,6,100,17" name="dtcm_hready" direction="in" portIndex="22">
          <varref loc="n,100,28,100,39" name="dtcm_hready" dtype_id="1"/>
        </port>
        <port loc="n,101,6,101,16" name="dtcm_hresp" direction="in" portIndex="23">
          <varref loc="n,101,28,101,38" name="dtcm_hresp" dtype_id="1"/>
        </port>
        <port loc="n,102,6,102,17" name="dtcm_hrdata" direction="in" portIndex="24">
          <varref loc="n,102,28,102,39" name="dtcm_hrdata" dtype_id="5"/>
        </port>
        <port loc="n,103,6,103,16" name="itcm_ready" direction="in" portIndex="25">
          <varref loc="n,103,28,103,38" name="itcm_ready" dtype_id="1"/>
        </port>
      </instance>
    </module>
    <module loc="bc,1,8,1,20" name="core_top_swc" origName="core_top_swc">
      <var loc="bc,30,27,30,31" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="bc,31,27,31,32" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="bc,33,27,33,37" name="itcm_haddr" dtype_id="5" dir="output" pinIndex="3" vartype="logic" origName="itcm_haddr"/>
      <var loc="bc,34,27,34,38" name="itcm_hwrite" dtype_id="1" dir="output" pinIndex="4" vartype="logic" origName="itcm_hwrite"/>
      <var loc="bc,35,27,35,38" name="itcm_hwdata" dtype_id="5" dir="output" pinIndex="5" vartype="logic" origName="itcm_hwdata"/>
      <var loc="bc,36,27,36,37" name="itcm_hsize" dtype_id="6" dir="output" pinIndex="6" vartype="logic" origName="itcm_hsize"/>
      <var loc="bc,37,27,37,37" name="itcm_hprot" dtype_id="7" dir="output" pinIndex="7" vartype="logic" origName="itcm_hprot"/>
      <var loc="bc,38,27,38,38" name="itcm_hburst" dtype_id="6" dir="output" pinIndex="8" vartype="logic" origName="itcm_hburst"/>
      <var loc="bc,39,27,39,38" name="itcm_htrans" dtype_id="8" dir="output" pinIndex="9" vartype="logic" origName="itcm_htrans"/>
      <var loc="bc,40,27,40,41" name="itcm_hmastlock" dtype_id="1" dir="output" pinIndex="10" vartype="logic" origName="itcm_hmastlock"/>
      <var loc="bc,41,27,41,38" name="itcm_hready" dtype_id="1" dir="input" pinIndex="11" vartype="logic" origName="itcm_hready"/>
      <var loc="bc,42,27,42,37" name="itcm_hresp" dtype_id="1" dir="input" pinIndex="12" vartype="logic" origName="itcm_hresp"/>
      <var loc="bc,43,27,43,38" name="itcm_hrdata" dtype_id="5" dir="input" pinIndex="13" vartype="logic" origName="itcm_hrdata"/>
      <var loc="bc,45,27,45,37" name="dtcm_haddr" dtype_id="5" dir="output" pinIndex="14" vartype="logic" origName="dtcm_haddr"/>
      <var loc="bc,46,27,46,38" name="dtcm_hwrite" dtype_id="1" dir="output" pinIndex="15" vartype="logic" origName="dtcm_hwrite"/>
      <var loc="bc,47,27,47,38" name="dtcm_hwdata" dtype_id="5" dir="output" pinIndex="16" vartype="logic" origName="dtcm_hwdata"/>
      <var loc="bc,48,27,48,37" name="dtcm_hsize" dtype_id="6" dir="output" pinIndex="17" vartype="logic" origName="dtcm_hsize"/>
      <var loc="bc,49,27,49,37" name="dtcm_hprot" dtype_id="7" dir="output" pinIndex="18" vartype="logic" origName="dtcm_hprot"/>
      <var loc="bc,50,27,50,38" name="dtcm_hburst" dtype_id="6" dir="output" pinIndex="19" vartype="logic" origName="dtcm_hburst"/>
      <var loc="bc,51,27,51,38" name="dtcm_htrans" dtype_id="8" dir="output" pinIndex="20" vartype="logic" origName="dtcm_htrans"/>
      <var loc="bc,52,27,52,41" name="dtcm_hmastlock" dtype_id="1" dir="output" pinIndex="21" vartype="logic" origName="dtcm_hmastlock"/>
      <var loc="bc,53,27,53,38" name="dtcm_hready" dtype_id="1" dir="input" pinIndex="22" vartype="logic" origName="dtcm_hready"/>
      <var loc="bc,54,27,54,37" name="dtcm_hresp" dtype_id="1" dir="input" pinIndex="23" vartype="logic" origName="dtcm_hresp"/>
      <var loc="bc,55,27,55,38" name="dtcm_hrdata" dtype_id="5" dir="input" pinIndex="24" vartype="logic" origName="dtcm_hrdata"/>
      <var loc="bc,57,27,57,37" name="itcm_ready" dtype_id="1" dir="input" pinIndex="25" vartype="logic" origName="itcm_ready"/>
      <var loc="bc,59,27,59,39" name="inst_ifu_out" dtype_id="5" vartype="logic" origName="inst_ifu_out"/>
      <var loc="bc,60,27,60,35" name="ifu_idle" dtype_id="1" vartype="logic" origName="ifu_idle"/>
      <var loc="bc,61,27,61,35" name="pc_write" dtype_id="1" vartype="logic" origName="pc_write"/>
      <var loc="bc,62,27,62,35" name="pc_wdata" dtype_id="5" vartype="logic" origName="pc_wdata"/>
      <var loc="bc,63,27,63,29" name="pc" dtype_id="5" vartype="logic" origName="pc"/>
      <var loc="bc,65,27,65,39" name="inst_dec_out" dtype_id="5" vartype="logic" origName="inst_dec_out"/>
      <var loc="bc,66,27,66,34" name="dec_lui" dtype_id="1" vartype="logic" origName="dec_lui"/>
      <var loc="bc,67,27,67,36" name="dec_auipc" dtype_id="1" vartype="logic" origName="dec_auipc"/>
      <var loc="bc,68,27,68,34" name="dec_jal" dtype_id="1" vartype="logic" origName="dec_jal"/>
      <var loc="bc,69,27,69,35" name="dec_jalr" dtype_id="1" vartype="logic" origName="dec_jalr"/>
      <var loc="bc,70,27,70,34" name="dec_beq" dtype_id="1" vartype="logic" origName="dec_beq"/>
      <var loc="bc,71,27,71,34" name="dec_bne" dtype_id="1" vartype="logic" origName="dec_bne"/>
      <var loc="bc,72,27,72,34" name="dec_blt" dtype_id="1" vartype="logic" origName="dec_blt"/>
      <var loc="bc,73,27,73,34" name="dec_bge" dtype_id="1" vartype="logic" origName="dec_bge"/>
      <var loc="bc,74,27,74,35" name="dec_bltu" dtype_id="1" vartype="logic" origName="dec_bltu"/>
      <var loc="bc,75,27,75,35" name="dec_bgeu" dtype_id="1" vartype="logic" origName="dec_bgeu"/>
      <var loc="bc,76,27,76,33" name="dec_lb" dtype_id="1" vartype="logic" origName="dec_lb"/>
      <var loc="bc,77,27,77,33" name="dec_lh" dtype_id="1" vartype="logic" origName="dec_lh"/>
      <var loc="bc,78,27,78,33" name="dec_lw" dtype_id="1" vartype="logic" origName="dec_lw"/>
      <var loc="bc,79,27,79,34" name="dec_lbu" dtype_id="1" vartype="logic" origName="dec_lbu"/>
      <var loc="bc,80,27,80,34" name="dec_lhu" dtype_id="1" vartype="logic" origName="dec_lhu"/>
      <var loc="bc,81,27,81,33" name="dec_sb" dtype_id="1" vartype="logic" origName="dec_sb"/>
      <var loc="bc,82,27,82,33" name="dec_sh" dtype_id="1" vartype="logic" origName="dec_sh"/>
      <var loc="bc,83,27,83,33" name="dec_sw" dtype_id="1" vartype="logic" origName="dec_sw"/>
      <var loc="bc,84,27,84,35" name="dec_addi" dtype_id="1" vartype="logic" origName="dec_addi"/>
      <var loc="bc,85,27,85,35" name="dec_slti" dtype_id="1" vartype="logic" origName="dec_slti"/>
      <var loc="bc,86,27,86,36" name="dec_sltiu" dtype_id="1" vartype="logic" origName="dec_sltiu"/>
      <var loc="bc,87,27,87,35" name="dec_xori" dtype_id="1" vartype="logic" origName="dec_xori"/>
      <var loc="bc,88,27,88,34" name="dec_ori" dtype_id="1" vartype="logic" origName="dec_ori"/>
      <var loc="bc,89,27,89,35" name="dec_andi" dtype_id="1" vartype="logic" origName="dec_andi"/>
      <var loc="bc,90,27,90,35" name="dec_slli" dtype_id="1" vartype="logic" origName="dec_slli"/>
      <var loc="bc,91,27,91,35" name="dec_srli" dtype_id="1" vartype="logic" origName="dec_srli"/>
      <var loc="bc,92,27,92,35" name="dec_srai" dtype_id="1" vartype="logic" origName="dec_srai"/>
      <var loc="bc,93,27,93,34" name="dec_add" dtype_id="1" vartype="logic" origName="dec_add"/>
      <var loc="bc,94,27,94,34" name="dec_sub" dtype_id="1" vartype="logic" origName="dec_sub"/>
      <var loc="bc,95,27,95,34" name="dec_sll" dtype_id="1" vartype="logic" origName="dec_sll"/>
      <var loc="bc,96,27,96,34" name="dec_slt" dtype_id="1" vartype="logic" origName="dec_slt"/>
      <var loc="bc,97,27,97,35" name="dec_sltu" dtype_id="1" vartype="logic" origName="dec_sltu"/>
      <var loc="bc,98,27,98,34" name="dec_xor" dtype_id="1" vartype="logic" origName="dec_xor"/>
      <var loc="bc,99,27,99,34" name="dec_srl" dtype_id="1" vartype="logic" origName="dec_srl"/>
      <var loc="bc,100,27,100,34" name="dec_sra" dtype_id="1" vartype="logic" origName="dec_sra"/>
      <var loc="bc,101,27,101,33" name="dec_or" dtype_id="1" vartype="logic" origName="dec_or"/>
      <var loc="bc,102,27,102,34" name="dec_and" dtype_id="1" vartype="logic" origName="dec_and"/>
      <var loc="bc,103,27,103,36" name="dec_fence" dtype_id="1" vartype="logic" origName="dec_fence"/>
      <var loc="bc,104,27,104,38" name="dec_fence_i" dtype_id="1" vartype="logic" origName="dec_fence_i"/>
      <var loc="bc,105,27,105,36" name="dec_ecall" dtype_id="1" vartype="logic" origName="dec_ecall"/>
      <var loc="bc,106,27,106,37" name="dec_ebreak" dtype_id="1" vartype="logic" origName="dec_ebreak"/>
      <var loc="bc,107,27,107,36" name="dec_csrrw" dtype_id="1" vartype="logic" origName="dec_csrrw"/>
      <var loc="bc,108,27,108,36" name="dec_csrrs" dtype_id="1" vartype="logic" origName="dec_csrrs"/>
      <var loc="bc,109,27,109,36" name="dec_csrrc" dtype_id="1" vartype="logic" origName="dec_csrrc"/>
      <var loc="bc,110,27,110,37" name="dec_csrrwi" dtype_id="1" vartype="logic" origName="dec_csrrwi"/>
      <var loc="bc,111,27,111,37" name="dec_csrrsi" dtype_id="1" vartype="logic" origName="dec_csrrsi"/>
      <var loc="bc,112,27,112,37" name="dec_csrrci" dtype_id="1" vartype="logic" origName="dec_csrrci"/>
      <var loc="bc,113,27,113,39" name="dec_upper_en" dtype_id="1" vartype="logic" origName="dec_upper_en"/>
      <var loc="bc,114,27,114,37" name="dec_imm_en" dtype_id="1" vartype="logic" origName="dec_imm_en"/>
      <var loc="bc,115,27,115,37" name="dec_reg_en" dtype_id="1" vartype="logic" origName="dec_reg_en"/>
      <var loc="bc,116,27,116,38" name="dec_jump_en" dtype_id="1" vartype="logic" origName="dec_jump_en"/>
      <var loc="bc,117,27,117,40" name="dec_branch_en" dtype_id="1" vartype="logic" origName="dec_branch_en"/>
      <var loc="bc,118,27,118,38" name="dec_load_en" dtype_id="1" vartype="logic" origName="dec_load_en"/>
      <var loc="bc,119,27,119,39" name="dec_store_en" dtype_id="1" vartype="logic" origName="dec_store_en"/>
      <var loc="bc,120,27,120,34" name="dec_rs2" dtype_id="9" vartype="logic" origName="dec_rs2"/>
      <var loc="bc,121,27,121,34" name="dec_rs1" dtype_id="9" vartype="logic" origName="dec_rs1"/>
      <var loc="bc,122,27,122,33" name="dec_rd" dtype_id="9" vartype="logic" origName="dec_rd"/>
      <var loc="bc,123,27,123,41" name="dec_imm_type_i" dtype_id="10" vartype="logic" origName="dec_imm_type_i"/>
      <var loc="bc,124,27,124,41" name="dec_imm_type_s" dtype_id="10" vartype="logic" origName="dec_imm_type_s"/>
      <var loc="bc,125,27,125,41" name="dec_imm_type_b" dtype_id="11" vartype="logic" origName="dec_imm_type_b"/>
      <var loc="bc,126,27,126,41" name="dec_imm_type_u" dtype_id="12" vartype="logic" origName="dec_imm_type_u"/>
      <var loc="bc,127,27,127,41" name="dec_imm_type_j" dtype_id="13" vartype="logic" origName="dec_imm_type_j"/>
      <var loc="bc,129,27,129,39" name="inst_exu_out" dtype_id="5" vartype="logic" origName="inst_exu_out"/>
      <var loc="bc,130,27,130,38" name="exu_load_rd" dtype_id="9" vartype="logic" origName="exu_load_rd"/>
      <var loc="bc,131,27,131,45" name="exu_load_base_addr" dtype_id="5" vartype="logic" origName="exu_load_base_addr"/>
      <var loc="bc,132,27,132,42" name="exu_load_offset" dtype_id="5" vartype="logic" origName="exu_load_offset"/>
      <var loc="bc,133,27,133,40" name="exu_load_sext" dtype_id="1" vartype="logic" origName="exu_load_sext"/>
      <var loc="bc,134,27,134,40" name="exu_load_size" dtype_id="8" vartype="logic" origName="exu_load_size"/>
      <var loc="bc,135,27,135,38" name="exu_load_en" dtype_id="1" vartype="logic" origName="exu_load_en"/>
      <var loc="bc,136,27,136,41" name="exu_store_addr" dtype_id="5" vartype="logic" origName="exu_store_addr"/>
      <var loc="bc,137,27,137,41" name="exu_store_data" dtype_id="5" vartype="logic" origName="exu_store_data"/>
      <var loc="bc,138,27,138,41" name="exu_store_size" dtype_id="8" vartype="logic" origName="exu_store_size"/>
      <var loc="bc,139,27,139,39" name="exu_store_en" dtype_id="1" vartype="logic" origName="exu_store_en"/>
      <var loc="bc,141,27,141,38" name="mau_load_rd" dtype_id="9" vartype="logic" origName="mau_load_rd"/>
      <var loc="bc,142,27,142,40" name="mau_load_data" dtype_id="5" vartype="logic" origName="mau_load_data"/>
      <var loc="bc,143,27,143,38" name="mau_load_en" dtype_id="1" vartype="logic" origName="mau_load_en"/>
      <var loc="bc,145,27,145,36" name="reg_waddr" dtype_id="9" vartype="logic" origName="reg_waddr"/>
      <var loc="bc,146,27,146,36" name="reg_wdata" dtype_id="5" vartype="logic" origName="reg_wdata"/>
      <var loc="bc,147,27,147,34" name="reg_wen" dtype_id="1" vartype="logic" origName="reg_wen"/>
      <var loc="bc,148,27,148,38" name="reg_raddr_1" dtype_id="9" vartype="logic" origName="reg_raddr_1"/>
      <var loc="bc,149,27,149,38" name="reg_rdata_1" dtype_id="5" vartype="logic" origName="reg_rdata_1"/>
      <var loc="bc,150,27,150,36" name="reg_ren_1" dtype_id="1" vartype="logic" origName="reg_ren_1"/>
      <var loc="bc,151,27,151,38" name="reg_raddr_2" dtype_id="9" vartype="logic" origName="reg_raddr_2"/>
      <var loc="bc,152,27,152,38" name="reg_rdata_2" dtype_id="5" vartype="logic" origName="reg_rdata_2"/>
      <var loc="bc,153,27,153,36" name="reg_ren_2" dtype_id="1" vartype="logic" origName="reg_ren_2"/>
      <var loc="bc,155,27,155,40" name="ifu_dec_stall" dtype_id="1" vartype="logic" origName="ifu_dec_stall"/>
      <var loc="bc,158,27,158,36" name="cycle_cnt" dtype_id="14" vartype="logic" origName="cycle_cnt"/>
      <always loc="bc,159,1,159,7">
        <sentree loc="bc,159,7,159,8">
          <senitem loc="bc,159,9,159,16" edgeType="POS">
            <varref loc="bc,159,17,159,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bc,159,23,159,28">
          <assigndly loc="bc,161,17,161,19" dtype_id="14">
            <cond loc="bc,161,20,161,21" dtype_id="14">
              <or loc="bc,160,13,160,15" dtype_id="1">
                <not loc="bc,160,6,160,7" dtype_id="1">
                  <varref loc="bc,160,7,160,12" name="hrstn" dtype_id="1"/>
                </not>
                <not loc="bc,160,16,160,17" dtype_id="1">
                  <varref loc="bc,160,17,160,27" name="itcm_ready" dtype_id="1"/>
                </not>
              </or>
              <const loc="bc,161,20,161,21" name="4&apos;h0" dtype_id="14"/>
              <cond loc="bc,164,24,164,25" dtype_id="14">
                <eq loc="bc,162,21,162,23" dtype_id="1">
                  <const loc="bc,162,24,162,25" name="4&apos;h4" dtype_id="14"/>
                  <varref loc="bc,162,11,162,20" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <cond loc="bc,164,24,164,25" dtype_id="14">
                  <varref loc="bc,163,10,163,18" name="ifu_idle" dtype_id="1"/>
                  <const loc="bc,164,24,164,25" name="4&apos;h1" dtype_id="14"/>
                  <varref loc="bc,166,24,166,33" name="cycle_cnt" dtype_id="14"/>
                </cond>
                <add loc="bc,168,30,168,31" dtype_id="14">
                  <const loc="bc,168,30,168,31" name="4&apos;h1" dtype_id="14"/>
                  <varref loc="bc,168,20,168,29" name="cycle_cnt" dtype_id="14"/>
                </add>
              </cond>
            </cond>
            <varref loc="bc,161,7,161,16" name="cycle_cnt" dtype_id="14"/>
          </assigndly>
        </begin>
      </always>
      <instance loc="bc,172,14,172,30" name="regfile_swc_inst" defName="regfile_swc" origName="regfile_swc_inst">
        <port loc="bc,173,6,173,10" name="hclk" direction="in" portIndex="1">
          <varref loc="bc,173,28,173,32" name="hclk" dtype_id="1"/>
        </port>
        <port loc="bc,174,6,174,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="bc,174,28,174,33" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="bc,175,6,175,15" name="reg_waddr" direction="in" portIndex="3">
          <varref loc="bc,175,28,175,37" name="reg_waddr" dtype_id="9"/>
        </port>
        <port loc="bc,176,6,176,15" name="reg_wdata" direction="in" portIndex="4">
          <varref loc="bc,176,28,176,37" name="reg_wdata" dtype_id="5"/>
        </port>
        <port loc="bc,177,6,177,13" name="reg_wen" direction="in" portIndex="5">
          <varref loc="bc,177,28,177,35" name="reg_wen" dtype_id="1"/>
        </port>
        <port loc="bc,178,6,178,17" name="reg_raddr_1" direction="in" portIndex="6">
          <varref loc="bc,178,28,178,39" name="reg_raddr_1" dtype_id="9"/>
        </port>
        <port loc="bc,179,6,179,17" name="reg_rdata_1" direction="out" portIndex="7">
          <varref loc="bc,179,28,179,39" name="reg_rdata_1" dtype_id="5"/>
        </port>
        <port loc="bc,180,6,180,15" name="reg_ren_1" direction="in" portIndex="8">
          <varref loc="bc,180,28,180,37" name="reg_ren_1" dtype_id="1"/>
        </port>
        <port loc="bc,181,6,181,17" name="reg_raddr_2" direction="in" portIndex="9">
          <varref loc="bc,181,28,181,39" name="reg_raddr_2" dtype_id="9"/>
        </port>
        <port loc="bc,182,6,182,17" name="reg_rdata_2" direction="out" portIndex="10">
          <varref loc="bc,182,28,182,39" name="reg_rdata_2" dtype_id="5"/>
        </port>
        <port loc="bc,183,6,183,15" name="reg_ren_2" direction="in" portIndex="11">
          <varref loc="bc,183,28,183,37" name="reg_ren_2" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="bc,187,9,187,21" name="ifu_swc_inst" defName="ifu_swc" origName="ifu_swc_inst">
        <port loc="bc,188,4,188,8" name="hclk" direction="in" portIndex="1">
          <varref loc="bc,188,28,188,32" name="hclk" dtype_id="1"/>
        </port>
        <port loc="bc,189,4,189,9" name="hrstn" direction="in" portIndex="2">
          <varref loc="bc,189,28,189,33" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="bc,190,4,190,9" name="haddr" direction="out" portIndex="3">
          <varref loc="bc,190,28,190,38" name="itcm_haddr" dtype_id="5"/>
        </port>
        <port loc="bc,191,4,191,10" name="hwrite" direction="out" portIndex="4">
          <varref loc="bc,191,28,191,39" name="itcm_hwrite" dtype_id="1"/>
        </port>
        <port loc="bc,192,4,192,10" name="hwdata" direction="out" portIndex="5">
          <varref loc="bc,192,28,192,39" name="itcm_hwdata" dtype_id="5"/>
        </port>
        <port loc="bc,193,4,193,9" name="hsize" direction="out" portIndex="6">
          <varref loc="bc,193,28,193,38" name="itcm_hsize" dtype_id="6"/>
        </port>
        <port loc="bc,194,4,194,10" name="hburst" direction="out" portIndex="7">
          <varref loc="bc,194,28,194,39" name="itcm_hburst" dtype_id="6"/>
        </port>
        <port loc="bc,195,4,195,9" name="hprot" direction="out" portIndex="8">
          <varref loc="bc,195,28,195,38" name="itcm_hprot" dtype_id="7"/>
        </port>
        <port loc="bc,196,4,196,10" name="htrans" direction="out" portIndex="9">
          <varref loc="bc,196,28,196,39" name="itcm_htrans" dtype_id="8"/>
        </port>
        <port loc="bc,197,4,197,13" name="hmastlock" direction="out" portIndex="10">
          <varref loc="bc,197,28,197,42" name="itcm_hmastlock" dtype_id="1"/>
        </port>
        <port loc="bc,198,4,198,10" name="hready" direction="in" portIndex="11">
          <varref loc="bc,198,28,198,39" name="itcm_hready" dtype_id="1"/>
        </port>
        <port loc="bc,199,4,199,9" name="hresp" direction="in" portIndex="12">
          <varref loc="bc,199,28,199,38" name="itcm_hresp" dtype_id="1"/>
        </port>
        <port loc="bc,200,4,200,10" name="hrdata" direction="in" portIndex="13">
          <varref loc="bc,200,28,200,39" name="itcm_hrdata" dtype_id="5"/>
        </port>
        <port loc="bc,201,4,201,14" name="itcm_ready" direction="in" portIndex="14">
          <varref loc="bc,201,28,201,38" name="itcm_ready" dtype_id="1"/>
        </port>
        <port loc="bc,202,4,202,12" name="ifu_idle" direction="out" portIndex="15">
          <varref loc="bc,202,28,202,36" name="ifu_idle" dtype_id="1"/>
        </port>
        <port loc="bc,203,4,203,17" name="ifu_dec_stall" direction="in" portIndex="16">
          <varref loc="bc,203,28,203,41" name="ifu_dec_stall" dtype_id="1"/>
        </port>
        <port loc="bc,204,4,204,13" name="cycle_cnt" direction="in" portIndex="17">
          <varref loc="bc,204,28,204,37" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="bc,205,4,205,12" name="pc_write" direction="in" portIndex="18">
          <varref loc="bc,205,28,205,36" name="pc_write" dtype_id="1"/>
        </port>
        <port loc="bc,206,4,206,12" name="pc_wdata" direction="in" portIndex="19">
          <varref loc="bc,206,28,206,36" name="pc_wdata" dtype_id="5"/>
        </port>
        <port loc="bc,207,4,207,6" name="pc" direction="out" portIndex="20">
          <varref loc="bc,207,28,207,30" name="pc" dtype_id="5"/>
        </port>
        <port loc="bc,208,4,208,12" name="inst_out" direction="out" portIndex="21">
          <varref loc="bc,208,28,208,40" name="inst_ifu_out" dtype_id="5"/>
        </port>
      </instance>
      <instance loc="bc,212,10,212,22" name="dec_swc_inst" defName="dec_swc" origName="dec_swc_inst">
        <port loc="bc,213,4,213,8" name="hclk" direction="in" portIndex="1">
          <varref loc="bc,213,28,213,32" name="hclk" dtype_id="1"/>
        </port>
        <port loc="bc,214,4,214,9" name="hrstn" direction="in" portIndex="2">
          <varref loc="bc,214,28,214,33" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="bc,215,4,215,13" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="bc,215,28,215,37" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="bc,216,4,216,17" name="ifu_dec_stall" direction="in" portIndex="4">
          <varref loc="bc,216,28,216,41" name="ifu_dec_stall" dtype_id="1"/>
        </port>
        <port loc="bc,217,4,217,11" name="inst_in" direction="in" portIndex="5">
          <varref loc="bc,217,28,217,40" name="inst_ifu_out" dtype_id="5"/>
        </port>
        <port loc="bc,218,4,218,12" name="inst_out" direction="out" portIndex="6">
          <varref loc="bc,218,28,218,40" name="inst_dec_out" dtype_id="5"/>
        </port>
        <port loc="bc,219,4,219,11" name="dec_lui" direction="out" portIndex="7">
          <varref loc="bc,219,28,219,35" name="dec_lui" dtype_id="1"/>
        </port>
        <port loc="bc,220,4,220,13" name="dec_auipc" direction="out" portIndex="8">
          <varref loc="bc,220,28,220,37" name="dec_auipc" dtype_id="1"/>
        </port>
        <port loc="bc,221,4,221,11" name="dec_jal" direction="out" portIndex="9">
          <varref loc="bc,221,28,221,35" name="dec_jal" dtype_id="1"/>
        </port>
        <port loc="bc,222,4,222,12" name="dec_jalr" direction="out" portIndex="10">
          <varref loc="bc,222,28,222,36" name="dec_jalr" dtype_id="1"/>
        </port>
        <port loc="bc,223,4,223,11" name="dec_beq" direction="out" portIndex="11">
          <varref loc="bc,223,28,223,35" name="dec_beq" dtype_id="1"/>
        </port>
        <port loc="bc,224,4,224,11" name="dec_bne" direction="out" portIndex="12">
          <varref loc="bc,224,28,224,35" name="dec_bne" dtype_id="1"/>
        </port>
        <port loc="bc,225,4,225,11" name="dec_blt" direction="out" portIndex="13">
          <varref loc="bc,225,28,225,35" name="dec_blt" dtype_id="1"/>
        </port>
        <port loc="bc,226,4,226,11" name="dec_bge" direction="out" portIndex="14">
          <varref loc="bc,226,28,226,35" name="dec_bge" dtype_id="1"/>
        </port>
        <port loc="bc,227,4,227,12" name="dec_bltu" direction="out" portIndex="15">
          <varref loc="bc,227,28,227,36" name="dec_bltu" dtype_id="1"/>
        </port>
        <port loc="bc,228,4,228,12" name="dec_bgeu" direction="out" portIndex="16">
          <varref loc="bc,228,28,228,36" name="dec_bgeu" dtype_id="1"/>
        </port>
        <port loc="bc,229,4,229,10" name="dec_lb" direction="out" portIndex="17">
          <varref loc="bc,229,28,229,34" name="dec_lb" dtype_id="1"/>
        </port>
        <port loc="bc,230,4,230,10" name="dec_lh" direction="out" portIndex="18">
          <varref loc="bc,230,28,230,34" name="dec_lh" dtype_id="1"/>
        </port>
        <port loc="bc,231,4,231,10" name="dec_lw" direction="out" portIndex="19">
          <varref loc="bc,231,28,231,34" name="dec_lw" dtype_id="1"/>
        </port>
        <port loc="bc,232,4,232,11" name="dec_lbu" direction="out" portIndex="20">
          <varref loc="bc,232,28,232,35" name="dec_lbu" dtype_id="1"/>
        </port>
        <port loc="bc,233,4,233,11" name="dec_lhu" direction="out" portIndex="21">
          <varref loc="bc,233,28,233,35" name="dec_lhu" dtype_id="1"/>
        </port>
        <port loc="bc,234,4,234,10" name="dec_sb" direction="out" portIndex="22">
          <varref loc="bc,234,28,234,34" name="dec_sb" dtype_id="1"/>
        </port>
        <port loc="bc,235,4,235,10" name="dec_sh" direction="out" portIndex="23">
          <varref loc="bc,235,28,235,34" name="dec_sh" dtype_id="1"/>
        </port>
        <port loc="bc,236,4,236,10" name="dec_sw" direction="out" portIndex="24">
          <varref loc="bc,236,28,236,34" name="dec_sw" dtype_id="1"/>
        </port>
        <port loc="bc,237,4,237,12" name="dec_addi" direction="out" portIndex="25">
          <varref loc="bc,237,28,237,36" name="dec_addi" dtype_id="1"/>
        </port>
        <port loc="bc,238,4,238,12" name="dec_slti" direction="out" portIndex="26">
          <varref loc="bc,238,28,238,36" name="dec_slti" dtype_id="1"/>
        </port>
        <port loc="bc,239,4,239,13" name="dec_sltiu" direction="out" portIndex="27">
          <varref loc="bc,239,28,239,37" name="dec_sltiu" dtype_id="1"/>
        </port>
        <port loc="bc,240,4,240,12" name="dec_xori" direction="out" portIndex="28">
          <varref loc="bc,240,28,240,36" name="dec_xori" dtype_id="1"/>
        </port>
        <port loc="bc,241,4,241,11" name="dec_ori" direction="out" portIndex="29">
          <varref loc="bc,241,28,241,35" name="dec_ori" dtype_id="1"/>
        </port>
        <port loc="bc,242,4,242,12" name="dec_andi" direction="out" portIndex="30">
          <varref loc="bc,242,28,242,36" name="dec_andi" dtype_id="1"/>
        </port>
        <port loc="bc,243,4,243,12" name="dec_slli" direction="out" portIndex="31">
          <varref loc="bc,243,28,243,36" name="dec_slli" dtype_id="1"/>
        </port>
        <port loc="bc,244,4,244,12" name="dec_srli" direction="out" portIndex="32">
          <varref loc="bc,244,28,244,36" name="dec_srli" dtype_id="1"/>
        </port>
        <port loc="bc,245,4,245,12" name="dec_srai" direction="out" portIndex="33">
          <varref loc="bc,245,28,245,36" name="dec_srai" dtype_id="1"/>
        </port>
        <port loc="bc,246,4,246,11" name="dec_add" direction="out" portIndex="34">
          <varref loc="bc,246,28,246,35" name="dec_add" dtype_id="1"/>
        </port>
        <port loc="bc,247,4,247,11" name="dec_sub" direction="out" portIndex="35">
          <varref loc="bc,247,28,247,35" name="dec_sub" dtype_id="1"/>
        </port>
        <port loc="bc,248,4,248,11" name="dec_sll" direction="out" portIndex="36">
          <varref loc="bc,248,28,248,35" name="dec_sll" dtype_id="1"/>
        </port>
        <port loc="bc,249,4,249,11" name="dec_slt" direction="out" portIndex="37">
          <varref loc="bc,249,28,249,35" name="dec_slt" dtype_id="1"/>
        </port>
        <port loc="bc,250,4,250,12" name="dec_sltu" direction="out" portIndex="38">
          <varref loc="bc,250,28,250,36" name="dec_sltu" dtype_id="1"/>
        </port>
        <port loc="bc,251,4,251,11" name="dec_xor" direction="out" portIndex="39">
          <varref loc="bc,251,28,251,35" name="dec_xor" dtype_id="1"/>
        </port>
        <port loc="bc,252,4,252,11" name="dec_srl" direction="out" portIndex="40">
          <varref loc="bc,252,28,252,35" name="dec_srl" dtype_id="1"/>
        </port>
        <port loc="bc,253,4,253,11" name="dec_sra" direction="out" portIndex="41">
          <varref loc="bc,253,28,253,35" name="dec_sra" dtype_id="1"/>
        </port>
        <port loc="bc,254,4,254,10" name="dec_or" direction="out" portIndex="42">
          <varref loc="bc,254,28,254,34" name="dec_or" dtype_id="1"/>
        </port>
        <port loc="bc,255,4,255,11" name="dec_and" direction="out" portIndex="43">
          <varref loc="bc,255,28,255,35" name="dec_and" dtype_id="1"/>
        </port>
        <port loc="bc,256,4,256,13" name="dec_fence" direction="out" portIndex="44">
          <varref loc="bc,256,28,256,37" name="dec_fence" dtype_id="1"/>
        </port>
        <port loc="bc,257,4,257,15" name="dec_fence_i" direction="out" portIndex="45">
          <varref loc="bc,257,28,257,39" name="dec_fence_i" dtype_id="1"/>
        </port>
        <port loc="bc,258,4,258,13" name="dec_ecall" direction="out" portIndex="46">
          <varref loc="bc,258,28,258,37" name="dec_ecall" dtype_id="1"/>
        </port>
        <port loc="bc,259,4,259,14" name="dec_ebreak" direction="out" portIndex="47">
          <varref loc="bc,259,28,259,38" name="dec_ebreak" dtype_id="1"/>
        </port>
        <port loc="bc,260,4,260,13" name="dec_csrrw" direction="out" portIndex="48">
          <varref loc="bc,260,28,260,37" name="dec_csrrw" dtype_id="1"/>
        </port>
        <port loc="bc,261,4,261,13" name="dec_csrrs" direction="out" portIndex="49">
          <varref loc="bc,261,28,261,37" name="dec_csrrs" dtype_id="1"/>
        </port>
        <port loc="bc,262,4,262,13" name="dec_csrrc" direction="out" portIndex="50">
          <varref loc="bc,262,28,262,37" name="dec_csrrc" dtype_id="1"/>
        </port>
        <port loc="bc,263,4,263,14" name="dec_csrrwi" direction="out" portIndex="51">
          <varref loc="bc,263,28,263,38" name="dec_csrrwi" dtype_id="1"/>
        </port>
        <port loc="bc,264,4,264,14" name="dec_csrrsi" direction="out" portIndex="52">
          <varref loc="bc,264,28,264,38" name="dec_csrrsi" dtype_id="1"/>
        </port>
        <port loc="bc,265,4,265,14" name="dec_csrrci" direction="out" portIndex="53">
          <varref loc="bc,265,28,265,38" name="dec_csrrci" dtype_id="1"/>
        </port>
        <port loc="bc,266,4,266,16" name="dec_upper_en" direction="out" portIndex="54">
          <varref loc="bc,266,28,266,40" name="dec_upper_en" dtype_id="1"/>
        </port>
        <port loc="bc,267,4,267,14" name="dec_imm_en" direction="out" portIndex="55">
          <varref loc="bc,267,28,267,38" name="dec_imm_en" dtype_id="1"/>
        </port>
        <port loc="bc,268,4,268,14" name="dec_reg_en" direction="out" portIndex="56">
          <varref loc="bc,268,28,268,38" name="dec_reg_en" dtype_id="1"/>
        </port>
        <port loc="bc,269,4,269,15" name="dec_jump_en" direction="out" portIndex="57">
          <varref loc="bc,269,28,269,39" name="dec_jump_en" dtype_id="1"/>
        </port>
        <port loc="bc,270,4,270,17" name="dec_branch_en" direction="out" portIndex="58">
          <varref loc="bc,270,28,270,41" name="dec_branch_en" dtype_id="1"/>
        </port>
        <port loc="bc,271,4,271,15" name="dec_load_en" direction="out" portIndex="59">
          <varref loc="bc,271,28,271,39" name="dec_load_en" dtype_id="1"/>
        </port>
        <port loc="bc,272,4,272,16" name="dec_store_en" direction="out" portIndex="60">
          <varref loc="bc,272,28,272,40" name="dec_store_en" dtype_id="1"/>
        </port>
        <port loc="bc,273,4,273,11" name="dec_rs2" direction="out" portIndex="61">
          <varref loc="bc,273,28,273,35" name="dec_rs2" dtype_id="9"/>
        </port>
        <port loc="bc,274,4,274,11" name="dec_rs1" direction="out" portIndex="62">
          <varref loc="bc,274,28,274,35" name="dec_rs1" dtype_id="9"/>
        </port>
        <port loc="bc,275,4,275,10" name="dec_rd" direction="out" portIndex="63">
          <varref loc="bc,275,28,275,34" name="dec_rd" dtype_id="9"/>
        </port>
        <port loc="bc,276,4,276,18" name="dec_imm_type_i" direction="out" portIndex="64">
          <varref loc="bc,276,28,276,42" name="dec_imm_type_i" dtype_id="10"/>
        </port>
        <port loc="bc,277,4,277,18" name="dec_imm_type_s" direction="out" portIndex="65">
          <varref loc="bc,277,28,277,42" name="dec_imm_type_s" dtype_id="10"/>
        </port>
        <port loc="bc,278,4,278,18" name="dec_imm_type_b" direction="out" portIndex="66">
          <varref loc="bc,278,28,278,42" name="dec_imm_type_b" dtype_id="11"/>
        </port>
        <port loc="bc,279,4,279,18" name="dec_imm_type_u" direction="out" portIndex="67">
          <varref loc="bc,279,28,279,42" name="dec_imm_type_u" dtype_id="12"/>
        </port>
        <port loc="bc,280,4,280,18" name="dec_imm_type_j" direction="out" portIndex="68">
          <varref loc="bc,280,28,280,42" name="dec_imm_type_j" dtype_id="13"/>
        </port>
      </instance>
      <instance loc="bc,284,14,284,30" name="exu_top_swc_inst" defName="exu_top_swc" origName="exu_top_swc_inst">
        <port loc="bc,285,4,285,8" name="hclk" direction="in" portIndex="1">
          <varref loc="bc,285,28,285,32" name="hclk" dtype_id="1"/>
        </port>
        <port loc="bc,286,4,286,9" name="hrstn" direction="in" portIndex="2">
          <varref loc="bc,286,28,286,33" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="bc,287,4,287,13" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="bc,287,28,287,37" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="bc,288,4,288,11" name="inst_in" direction="in" portIndex="4">
          <varref loc="bc,288,28,288,40" name="inst_dec_out" dtype_id="5"/>
        </port>
        <port loc="bc,289,4,289,12" name="inst_out" direction="out" portIndex="5">
          <varref loc="bc,289,28,289,40" name="inst_exu_out" dtype_id="5"/>
        </port>
        <port loc="bc,290,4,290,11" name="dec_lui" direction="in" portIndex="6">
          <varref loc="bc,290,28,290,35" name="dec_lui" dtype_id="1"/>
        </port>
        <port loc="bc,291,4,291,13" name="dec_auipc" direction="in" portIndex="7">
          <varref loc="bc,291,28,291,37" name="dec_auipc" dtype_id="1"/>
        </port>
        <port loc="bc,292,4,292,11" name="dec_jal" direction="in" portIndex="8">
          <varref loc="bc,292,28,292,35" name="dec_jal" dtype_id="1"/>
        </port>
        <port loc="bc,293,4,293,12" name="dec_jalr" direction="in" portIndex="9">
          <varref loc="bc,293,28,293,36" name="dec_jalr" dtype_id="1"/>
        </port>
        <port loc="bc,294,4,294,11" name="dec_beq" direction="in" portIndex="10">
          <varref loc="bc,294,28,294,35" name="dec_beq" dtype_id="1"/>
        </port>
        <port loc="bc,295,4,295,11" name="dec_bne" direction="in" portIndex="11">
          <varref loc="bc,295,28,295,35" name="dec_bne" dtype_id="1"/>
        </port>
        <port loc="bc,296,4,296,11" name="dec_blt" direction="in" portIndex="12">
          <varref loc="bc,296,28,296,35" name="dec_blt" dtype_id="1"/>
        </port>
        <port loc="bc,297,4,297,11" name="dec_bge" direction="in" portIndex="13">
          <varref loc="bc,297,28,297,35" name="dec_bge" dtype_id="1"/>
        </port>
        <port loc="bc,298,4,298,12" name="dec_bltu" direction="in" portIndex="14">
          <varref loc="bc,298,28,298,36" name="dec_bltu" dtype_id="1"/>
        </port>
        <port loc="bc,299,4,299,12" name="dec_bgeu" direction="in" portIndex="15">
          <varref loc="bc,299,28,299,36" name="dec_bgeu" dtype_id="1"/>
        </port>
        <port loc="bc,300,4,300,10" name="dec_lb" direction="in" portIndex="16">
          <varref loc="bc,300,28,300,34" name="dec_lb" dtype_id="1"/>
        </port>
        <port loc="bc,301,4,301,10" name="dec_lh" direction="in" portIndex="17">
          <varref loc="bc,301,28,301,34" name="dec_lh" dtype_id="1"/>
        </port>
        <port loc="bc,302,4,302,10" name="dec_lw" direction="in" portIndex="18">
          <varref loc="bc,302,28,302,34" name="dec_lw" dtype_id="1"/>
        </port>
        <port loc="bc,303,4,303,11" name="dec_lbu" direction="in" portIndex="19">
          <varref loc="bc,303,28,303,35" name="dec_lbu" dtype_id="1"/>
        </port>
        <port loc="bc,304,4,304,11" name="dec_lhu" direction="in" portIndex="20">
          <varref loc="bc,304,28,304,35" name="dec_lhu" dtype_id="1"/>
        </port>
        <port loc="bc,305,4,305,10" name="dec_sb" direction="in" portIndex="21">
          <varref loc="bc,305,28,305,34" name="dec_sb" dtype_id="1"/>
        </port>
        <port loc="bc,306,4,306,10" name="dec_sh" direction="in" portIndex="22">
          <varref loc="bc,306,28,306,34" name="dec_sh" dtype_id="1"/>
        </port>
        <port loc="bc,307,4,307,10" name="dec_sw" direction="in" portIndex="23">
          <varref loc="bc,307,28,307,34" name="dec_sw" dtype_id="1"/>
        </port>
        <port loc="bc,308,4,308,12" name="dec_addi" direction="in" portIndex="24">
          <varref loc="bc,308,28,308,36" name="dec_addi" dtype_id="1"/>
        </port>
        <port loc="bc,309,4,309,12" name="dec_slti" direction="in" portIndex="25">
          <varref loc="bc,309,28,309,36" name="dec_slti" dtype_id="1"/>
        </port>
        <port loc="bc,310,4,310,13" name="dec_sltiu" direction="in" portIndex="26">
          <varref loc="bc,310,28,310,37" name="dec_sltiu" dtype_id="1"/>
        </port>
        <port loc="bc,311,4,311,12" name="dec_xori" direction="in" portIndex="27">
          <varref loc="bc,311,28,311,36" name="dec_xori" dtype_id="1"/>
        </port>
        <port loc="bc,312,4,312,11" name="dec_ori" direction="in" portIndex="28">
          <varref loc="bc,312,28,312,35" name="dec_ori" dtype_id="1"/>
        </port>
        <port loc="bc,313,4,313,12" name="dec_andi" direction="in" portIndex="29">
          <varref loc="bc,313,28,313,36" name="dec_andi" dtype_id="1"/>
        </port>
        <port loc="bc,314,4,314,12" name="dec_slli" direction="in" portIndex="30">
          <varref loc="bc,314,28,314,36" name="dec_slli" dtype_id="1"/>
        </port>
        <port loc="bc,315,4,315,12" name="dec_srli" direction="in" portIndex="31">
          <varref loc="bc,315,28,315,36" name="dec_srli" dtype_id="1"/>
        </port>
        <port loc="bc,316,4,316,12" name="dec_srai" direction="in" portIndex="32">
          <varref loc="bc,316,28,316,36" name="dec_srai" dtype_id="1"/>
        </port>
        <port loc="bc,317,4,317,11" name="dec_add" direction="in" portIndex="33">
          <varref loc="bc,317,28,317,35" name="dec_add" dtype_id="1"/>
        </port>
        <port loc="bc,318,4,318,11" name="dec_sub" direction="in" portIndex="34">
          <varref loc="bc,318,28,318,35" name="dec_sub" dtype_id="1"/>
        </port>
        <port loc="bc,319,4,319,11" name="dec_sll" direction="in" portIndex="35">
          <varref loc="bc,319,28,319,35" name="dec_sll" dtype_id="1"/>
        </port>
        <port loc="bc,320,4,320,11" name="dec_slt" direction="in" portIndex="36">
          <varref loc="bc,320,28,320,35" name="dec_slt" dtype_id="1"/>
        </port>
        <port loc="bc,321,4,321,12" name="dec_sltu" direction="in" portIndex="37">
          <varref loc="bc,321,28,321,36" name="dec_sltu" dtype_id="1"/>
        </port>
        <port loc="bc,322,4,322,11" name="dec_xor" direction="in" portIndex="38">
          <varref loc="bc,322,28,322,35" name="dec_xor" dtype_id="1"/>
        </port>
        <port loc="bc,323,4,323,11" name="dec_srl" direction="in" portIndex="39">
          <varref loc="bc,323,28,323,35" name="dec_srl" dtype_id="1"/>
        </port>
        <port loc="bc,324,4,324,11" name="dec_sra" direction="in" portIndex="40">
          <varref loc="bc,324,28,324,35" name="dec_sra" dtype_id="1"/>
        </port>
        <port loc="bc,325,4,325,10" name="dec_or" direction="in" portIndex="41">
          <varref loc="bc,325,28,325,34" name="dec_or" dtype_id="1"/>
        </port>
        <port loc="bc,326,4,326,11" name="dec_and" direction="in" portIndex="42">
          <varref loc="bc,326,28,326,35" name="dec_and" dtype_id="1"/>
        </port>
        <port loc="bc,327,4,327,13" name="dec_fence" direction="in" portIndex="43">
          <varref loc="bc,327,28,327,37" name="dec_fence" dtype_id="1"/>
        </port>
        <port loc="bc,328,4,328,15" name="dec_fence_i" direction="in" portIndex="44">
          <varref loc="bc,328,28,328,39" name="dec_fence_i" dtype_id="1"/>
        </port>
        <port loc="bc,329,4,329,13" name="dec_ecall" direction="in" portIndex="45">
          <varref loc="bc,329,28,329,37" name="dec_ecall" dtype_id="1"/>
        </port>
        <port loc="bc,330,4,330,14" name="dec_ebreak" direction="in" portIndex="46">
          <varref loc="bc,330,28,330,38" name="dec_ebreak" dtype_id="1"/>
        </port>
        <port loc="bc,331,4,331,13" name="dec_csrrw" direction="in" portIndex="47">
          <varref loc="bc,331,28,331,37" name="dec_csrrw" dtype_id="1"/>
        </port>
        <port loc="bc,332,4,332,13" name="dec_csrrs" direction="in" portIndex="48">
          <varref loc="bc,332,28,332,37" name="dec_csrrs" dtype_id="1"/>
        </port>
        <port loc="bc,333,4,333,13" name="dec_csrrc" direction="in" portIndex="49">
          <varref loc="bc,333,28,333,37" name="dec_csrrc" dtype_id="1"/>
        </port>
        <port loc="bc,334,4,334,14" name="dec_csrrwi" direction="in" portIndex="50">
          <varref loc="bc,334,28,334,38" name="dec_csrrwi" dtype_id="1"/>
        </port>
        <port loc="bc,335,4,335,14" name="dec_csrrsi" direction="in" portIndex="51">
          <varref loc="bc,335,28,335,38" name="dec_csrrsi" dtype_id="1"/>
        </port>
        <port loc="bc,336,4,336,14" name="dec_csrrci" direction="in" portIndex="52">
          <varref loc="bc,336,28,336,38" name="dec_csrrci" dtype_id="1"/>
        </port>
        <port loc="bc,337,4,337,16" name="dec_upper_en" direction="in" portIndex="53">
          <varref loc="bc,337,28,337,40" name="dec_upper_en" dtype_id="1"/>
        </port>
        <port loc="bc,338,4,338,14" name="dec_imm_en" direction="in" portIndex="54">
          <varref loc="bc,338,28,338,38" name="dec_imm_en" dtype_id="1"/>
        </port>
        <port loc="bc,339,4,339,14" name="dec_reg_en" direction="in" portIndex="55">
          <varref loc="bc,339,28,339,38" name="dec_reg_en" dtype_id="1"/>
        </port>
        <port loc="bc,340,4,340,15" name="dec_jump_en" direction="in" portIndex="56">
          <varref loc="bc,340,28,340,39" name="dec_jump_en" dtype_id="1"/>
        </port>
        <port loc="bc,341,4,341,17" name="dec_branch_en" direction="in" portIndex="57">
          <varref loc="bc,341,28,341,41" name="dec_branch_en" dtype_id="1"/>
        </port>
        <port loc="bc,342,4,342,15" name="dec_load_en" direction="in" portIndex="58">
          <varref loc="bc,342,28,342,39" name="dec_load_en" dtype_id="1"/>
        </port>
        <port loc="bc,343,4,343,16" name="dec_store_en" direction="in" portIndex="59">
          <varref loc="bc,343,28,343,40" name="dec_store_en" dtype_id="1"/>
        </port>
        <port loc="bc,344,4,344,11" name="dec_rs2" direction="in" portIndex="60">
          <varref loc="bc,344,28,344,35" name="dec_rs2" dtype_id="9"/>
        </port>
        <port loc="bc,345,4,345,11" name="dec_rs1" direction="in" portIndex="61">
          <varref loc="bc,345,28,345,35" name="dec_rs1" dtype_id="9"/>
        </port>
        <port loc="bc,346,4,346,10" name="dec_rd" direction="in" portIndex="62">
          <varref loc="bc,346,28,346,34" name="dec_rd" dtype_id="9"/>
        </port>
        <port loc="bc,347,4,347,18" name="dec_imm_type_i" direction="in" portIndex="63">
          <varref loc="bc,347,28,347,42" name="dec_imm_type_i" dtype_id="10"/>
        </port>
        <port loc="bc,348,4,348,18" name="dec_imm_type_s" direction="in" portIndex="64">
          <varref loc="bc,348,28,348,42" name="dec_imm_type_s" dtype_id="10"/>
        </port>
        <port loc="bc,349,4,349,18" name="dec_imm_type_b" direction="in" portIndex="65">
          <varref loc="bc,349,28,349,42" name="dec_imm_type_b" dtype_id="11"/>
        </port>
        <port loc="bc,350,4,350,18" name="dec_imm_type_u" direction="in" portIndex="66">
          <varref loc="bc,350,28,350,42" name="dec_imm_type_u" dtype_id="12"/>
        </port>
        <port loc="bc,351,4,351,18" name="dec_imm_type_j" direction="in" portIndex="67">
          <varref loc="bc,351,28,351,42" name="dec_imm_type_j" dtype_id="13"/>
        </port>
        <port loc="bc,352,4,352,6" name="pc" direction="in" portIndex="68">
          <varref loc="bc,352,28,352,30" name="pc" dtype_id="5"/>
        </port>
        <port loc="bc,353,4,353,12" name="pc_write" direction="out" portIndex="69">
          <varref loc="bc,353,28,353,36" name="pc_write" dtype_id="1"/>
        </port>
        <port loc="bc,354,4,354,12" name="pc_wdata" direction="out" portIndex="70">
          <varref loc="bc,354,28,354,36" name="pc_wdata" dtype_id="5"/>
        </port>
        <port loc="bc,355,4,355,15" name="exu_load_rd" direction="out" portIndex="71">
          <varref loc="bc,355,28,355,39" name="exu_load_rd" dtype_id="9"/>
        </port>
        <port loc="bc,356,4,356,22" name="exu_load_base_addr" direction="out" portIndex="72">
          <varref loc="bc,356,28,356,46" name="exu_load_base_addr" dtype_id="5"/>
        </port>
        <port loc="bc,357,4,357,19" name="exu_load_offset" direction="out" portIndex="73">
          <varref loc="bc,357,28,357,43" name="exu_load_offset" dtype_id="5"/>
        </port>
        <port loc="bc,358,4,358,17" name="exu_load_sext" direction="out" portIndex="74">
          <varref loc="bc,358,28,358,41" name="exu_load_sext" dtype_id="1"/>
        </port>
        <port loc="bc,359,4,359,17" name="exu_load_size" direction="out" portIndex="75">
          <varref loc="bc,359,28,359,41" name="exu_load_size" dtype_id="8"/>
        </port>
        <port loc="bc,360,4,360,15" name="exu_load_en" direction="out" portIndex="76">
          <varref loc="bc,360,28,360,39" name="exu_load_en" dtype_id="1"/>
        </port>
        <port loc="bc,361,4,361,18" name="exu_store_addr" direction="out" portIndex="77">
          <varref loc="bc,361,28,361,42" name="exu_store_addr" dtype_id="5"/>
        </port>
        <port loc="bc,362,4,362,18" name="exu_store_data" direction="out" portIndex="78">
          <varref loc="bc,362,28,362,42" name="exu_store_data" dtype_id="5"/>
        </port>
        <port loc="bc,363,4,363,16" name="exu_store_en" direction="out" portIndex="79">
          <varref loc="bc,363,28,363,40" name="exu_store_en" dtype_id="1"/>
        </port>
        <port loc="bc,364,4,364,18" name="exu_store_size" direction="out" portIndex="80">
          <varref loc="bc,364,28,364,42" name="exu_store_size" dtype_id="8"/>
        </port>
        <port loc="bc,365,4,365,13" name="reg_waddr" direction="out" portIndex="81">
          <varref loc="bc,365,28,365,37" name="reg_waddr" dtype_id="9"/>
        </port>
        <port loc="bc,366,4,366,13" name="reg_wdata" direction="out" portIndex="82">
          <varref loc="bc,366,28,366,37" name="reg_wdata" dtype_id="5"/>
        </port>
        <port loc="bc,367,4,367,11" name="reg_wen" direction="out" portIndex="83">
          <varref loc="bc,367,28,367,35" name="reg_wen" dtype_id="1"/>
        </port>
        <port loc="bc,368,4,368,15" name="reg_raddr_1" direction="out" portIndex="84">
          <varref loc="bc,368,28,368,39" name="reg_raddr_1" dtype_id="9"/>
        </port>
        <port loc="bc,369,4,369,15" name="reg_rdata_1" direction="in" portIndex="85">
          <varref loc="bc,369,28,369,39" name="reg_rdata_1" dtype_id="5"/>
        </port>
        <port loc="bc,370,4,370,13" name="reg_ren_1" direction="out" portIndex="86">
          <varref loc="bc,370,28,370,37" name="reg_ren_1" dtype_id="1"/>
        </port>
        <port loc="bc,371,4,371,15" name="reg_raddr_2" direction="out" portIndex="87">
          <varref loc="bc,371,28,371,39" name="reg_raddr_2" dtype_id="9"/>
        </port>
        <port loc="bc,372,4,372,15" name="reg_rdata_2" direction="out" portIndex="88">
          <varref loc="bc,372,28,372,39" name="reg_rdata_2" dtype_id="5"/>
        </port>
        <port loc="bc,373,4,373,13" name="reg_ren_2" direction="out" portIndex="89">
          <varref loc="bc,373,28,373,37" name="reg_ren_2" dtype_id="1"/>
        </port>
        <port loc="bc,374,4,374,17" name="ifu_dec_stall" direction="out" portIndex="90">
          <varref loc="bc,374,28,374,41" name="ifu_dec_stall" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="bc,380,2,380,14" name="mau_swc_inst" defName="mau_swc" origName="mau_swc_inst">
        <port loc="bc,381,4,381,8" name="hclk" direction="in" portIndex="1">
          <varref loc="bc,381,28,381,32" name="hclk" dtype_id="1"/>
        </port>
        <port loc="bc,382,4,382,9" name="hrstn" direction="in" portIndex="2">
          <varref loc="bc,382,28,382,33" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="bc,383,4,383,9" name="haddr" direction="out" portIndex="3">
          <varref loc="bc,383,28,383,38" name="dtcm_haddr" dtype_id="5"/>
        </port>
        <port loc="bc,384,4,384,10" name="hwrite" direction="out" portIndex="4">
          <varref loc="bc,384,28,384,39" name="dtcm_hwrite" dtype_id="1"/>
        </port>
        <port loc="bc,385,4,385,10" name="hwdata" direction="out" portIndex="5">
          <varref loc="bc,385,28,385,39" name="dtcm_hwdata" dtype_id="5"/>
        </port>
        <port loc="bc,386,4,386,9" name="hsize" direction="out" portIndex="6">
          <varref loc="bc,386,28,386,38" name="dtcm_hsize" dtype_id="6"/>
        </port>
        <port loc="bc,387,4,387,10" name="hburst" direction="out" portIndex="7">
          <varref loc="bc,387,28,387,39" name="dtcm_hburst" dtype_id="6"/>
        </port>
        <port loc="bc,388,4,388,9" name="hprot" direction="out" portIndex="8">
          <varref loc="bc,388,28,388,38" name="dtcm_hprot" dtype_id="7"/>
        </port>
        <port loc="bc,389,4,389,10" name="htrans" direction="out" portIndex="9">
          <varref loc="bc,389,28,389,39" name="dtcm_htrans" dtype_id="8"/>
        </port>
        <port loc="bc,390,4,390,13" name="hmastlock" direction="out" portIndex="10">
          <varref loc="bc,390,28,390,42" name="dtcm_hmastlock" dtype_id="1"/>
        </port>
        <port loc="bc,391,4,391,10" name="hready" direction="in" portIndex="11">
          <varref loc="bc,391,28,391,39" name="dtcm_hready" dtype_id="1"/>
        </port>
        <port loc="bc,392,4,392,9" name="hresp" direction="in" portIndex="12">
          <varref loc="bc,392,28,392,38" name="dtcm_hresp" dtype_id="1"/>
        </port>
        <port loc="bc,393,4,393,10" name="hrdata" direction="in" portIndex="13">
          <varref loc="bc,393,28,393,39" name="dtcm_hrdata" dtype_id="5"/>
        </port>
        <port loc="bc,394,4,394,13" name="cycle_cnt" direction="in" portIndex="14">
          <varref loc="bc,394,28,394,37" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="bc,395,4,395,15" name="exu_load_rd" direction="in" portIndex="15">
          <varref loc="bc,395,28,395,39" name="exu_load_rd" dtype_id="9"/>
        </port>
        <port loc="bc,396,4,396,22" name="exu_load_base_addr" direction="in" portIndex="16">
          <varref loc="bc,396,28,396,46" name="exu_load_base_addr" dtype_id="5"/>
        </port>
        <port loc="bc,397,4,397,19" name="exu_load_offset" direction="in" portIndex="17">
          <varref loc="bc,397,28,397,43" name="exu_load_offset" dtype_id="5"/>
        </port>
        <port loc="bc,398,4,398,17" name="exu_load_sext" direction="in" portIndex="18">
          <varref loc="bc,398,28,398,41" name="exu_load_sext" dtype_id="1"/>
        </port>
        <port loc="bc,399,4,399,17" name="exu_load_size" direction="in" portIndex="19">
          <varref loc="bc,399,28,399,41" name="exu_load_size" dtype_id="8"/>
        </port>
        <port loc="bc,400,4,400,15" name="exu_load_en" direction="in" portIndex="20">
          <varref loc="bc,400,28,400,39" name="exu_load_en" dtype_id="1"/>
        </port>
        <port loc="bc,401,4,401,18" name="exu_store_addr" direction="in" portIndex="21">
          <varref loc="bc,401,28,401,42" name="exu_store_addr" dtype_id="5"/>
        </port>
        <port loc="bc,402,4,402,18" name="exu_store_data" direction="in" portIndex="22">
          <varref loc="bc,402,28,402,42" name="exu_store_data" dtype_id="5"/>
        </port>
        <port loc="bc,403,4,403,18" name="exu_store_size" direction="in" portIndex="23">
          <varref loc="bc,403,28,403,42" name="exu_store_size" dtype_id="8"/>
        </port>
        <port loc="bc,404,4,404,16" name="exu_store_en" direction="in" portIndex="24">
          <varref loc="bc,404,28,404,40" name="exu_store_en" dtype_id="1"/>
        </port>
        <port loc="bc,405,4,405,15" name="mau_load_rd" direction="out" portIndex="25">
          <varref loc="bc,405,28,405,39" name="mau_load_rd" dtype_id="9"/>
        </port>
        <port loc="bc,406,4,406,17" name="mau_load_data" direction="out" portIndex="26">
          <varref loc="bc,406,28,406,41" name="mau_load_data" dtype_id="5"/>
        </port>
        <port loc="bc,407,4,407,15" name="mau_load_en" direction="out" portIndex="27">
          <varref loc="bc,407,28,407,39" name="mau_load_en" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="bc,411,10,411,22" name="wbu_swc_inst" defName="wbu_swc" origName="wbu_swc_inst">
        <port loc="bc,412,6,412,10" name="hclk" direction="in" portIndex="1">
          <varref loc="bc,412,28,412,32" name="hclk" dtype_id="1"/>
        </port>
        <port loc="bc,413,6,413,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="bc,413,28,413,33" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="bc,414,6,414,15" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="bc,414,28,414,37" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="bc,415,6,415,17" name="mau_load_rd" direction="in" portIndex="4">
          <varref loc="bc,415,28,415,39" name="mau_load_rd" dtype_id="9"/>
        </port>
        <port loc="bc,416,6,416,19" name="mau_load_data" direction="in" portIndex="5">
          <varref loc="bc,416,28,416,41" name="mau_load_data" dtype_id="5"/>
        </port>
        <port loc="bc,417,6,417,17" name="mau_load_en" direction="in" portIndex="6">
          <varref loc="bc,417,28,417,39" name="mau_load_en" dtype_id="1"/>
        </port>
        <port loc="bc,418,6,418,15" name="reg_waddr" direction="inout" portIndex="7">
          <varref loc="bc,418,28,418,37" name="reg_waddr" dtype_id="9"/>
        </port>
        <port loc="bc,419,6,419,13" name="reg_wen" direction="inout" portIndex="8">
          <varref loc="bc,419,28,419,35" name="reg_wen" dtype_id="1"/>
        </port>
        <port loc="bc,420,6,420,15" name="reg_wdata" direction="inout" portIndex="9">
          <varref loc="bc,420,28,420,37" name="reg_wdata" dtype_id="5"/>
        </port>
      </instance>
    </module>
    <module loc="d,1,8,1,16" name="sram_swc__Dz1" origName="sram_swc">
      <var loc="d,20,41,20,45" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="d,21,41,21,46" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="d,22,41,22,46" name="haddr" dtype_id="5" dir="input" pinIndex="3" vartype="logic" origName="haddr"/>
      <var loc="d,23,41,23,47" name="hwrite" dtype_id="1" dir="input" pinIndex="4" vartype="logic" origName="hwrite"/>
      <var loc="d,24,41,24,47" name="hwdata" dtype_id="5" dir="input" pinIndex="5" vartype="logic" origName="hwdata"/>
      <var loc="d,25,41,25,46" name="hsize" dtype_id="6" dir="input" pinIndex="6" vartype="logic" origName="hsize"/>
      <var loc="d,27,41,27,47" name="hburst" dtype_id="6" dir="input" pinIndex="7" vartype="logic" origName="hburst"/>
      <var loc="d,26,41,26,46" name="hprot" dtype_id="7" dir="input" pinIndex="8" vartype="logic" origName="hprot"/>
      <var loc="d,28,41,28,47" name="htrans" dtype_id="8" dir="input" pinIndex="9" vartype="logic" origName="htrans"/>
      <var loc="d,29,41,29,47" name="hready" dtype_id="1" dir="output" pinIndex="10" vartype="logic" origName="hready"/>
      <var loc="d,30,41,30,46" name="hresp" dtype_id="1" dir="output" pinIndex="11" vartype="logic" origName="hresp"/>
      <var loc="d,31,41,31,47" name="hrdata" dtype_id="5" dir="output" pinIndex="12" vartype="logic" origName="hrdata"/>
      <var loc="d,17,11,17,20" name="DATA_PATH" dtype_id="2" vartype="logic" origName="DATA_PATH" param="true">
        <const loc="n,43,28,43,42" name="160&apos;h2e636f6e6669672f726f6d5f6c696e6b2e747874" dtype_id="2"/>
      </var>
      <var loc="d,18,11,18,20" name="SRAM_SIZE" dtype_id="3" vartype="logic" origName="SRAM_SIZE" param="true">
        <const loc="d,18,24,18,28" name="32&apos;sh1000" dtype_id="3"/>
      </var>
      <var loc="d,32,13,32,24" name="HTRANS_IDLE" dtype_id="3" vartype="logic" origName="HTRANS_IDLE" localparam="true">
        <const loc="d,32,31,32,32" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="d,33,13,33,24" name="HTRANS_BUSY" dtype_id="3" vartype="logic" origName="HTRANS_BUSY" localparam="true">
        <const loc="d,33,31,33,32" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="d,34,13,34,26" name="HTRANS_NONSEQ" dtype_id="3" vartype="logic" origName="HTRANS_NONSEQ" localparam="true">
        <const loc="d,34,31,34,32" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="d,35,13,35,23" name="HTRANS_SEQ" dtype_id="3" vartype="logic" origName="HTRANS_SEQ" localparam="true">
        <const loc="d,35,31,35,32" name="32&apos;sh3" dtype_id="3"/>
      </var>
      <var loc="d,37,11,37,15" name="sram" dtype_id="15" vartype="" origName="sram"/>
      <var loc="d,47,6,47,17" name="trans_error" dtype_id="1" vartype="logic" origName="trans_error"/>
      <always loc="d,50,1,50,7">
        <sentree loc="d,50,8,50,9">
          <senitem loc="d,50,10,50,17" edgeType="POS">
            <varref loc="d,50,18,50,22" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,50,24,50,29">
          <if loc="d,51,5,51,7">
            <varref loc="d,51,9,51,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="d,53,14,53,16">
                <varref loc="d,53,17,53,28" name="trans_error" dtype_id="1"/>
                <begin>
                  <begin loc="d,53,30,53,35">
                    <assigndly loc="d,54,15,54,17" dtype_id="1">
                      <const loc="d,54,18,54,19" name="1&apos;h1" dtype_id="1"/>
                      <varref loc="d,54,9,54,14" name="hresp" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="d,55,14,55,19">
                    <assigndly loc="d,56,15,56,17" dtype_id="1">
                      <const loc="d,56,18,56,19" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="d,56,9,56,14" name="hresp" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="d,51,16,51,21">
                <assigndly loc="d,52,15,52,17" dtype_id="1">
                  <const loc="d,52,18,52,19" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="d,52,9,52,14" name="hresp" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="d,61,1,61,7">
        <sentree loc="d,61,8,61,9">
          <senitem loc="d,61,10,61,17" edgeType="POS">
            <varref loc="d,61,18,61,22" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,61,24,61,29">
          <if loc="d,62,5,62,7">
            <varref loc="d,62,9,62,14" name="hrstn" dtype_id="1"/>
            <begin>
              <begin loc="d,64,14,64,19">
                <if loc="d,65,9,65,11">
                  <and loc="d,65,20,65,22" dtype_id="1">
                    <not loc="d,65,12,65,13" dtype_id="1">
                      <varref loc="d,65,13,65,19" name="hwrite" dtype_id="1"/>
                    </not>
                    <not loc="d,65,23,65,24" dtype_id="1">
                      <varref loc="d,65,24,65,35" name="trans_error" dtype_id="1"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="d,65,37,65,42">
                      <if loc="d,66,13,66,15">
                        <eq loc="d,66,22,66,24" dtype_id="1">
                          <const loc="d,66,25,66,26" name="3&apos;h0" dtype_id="6"/>
                          <varref loc="d,66,16,66,21" name="hsize" dtype_id="6"/>
                        </eq>
                        <begin>
                          <begin loc="d,66,28,66,33">
                            <assigndly loc="d,67,24,67,26" dtype_id="5">
                              <extend loc="d,67,38,67,39" dtype_id="5" width="32" widthminv="8">
                                <arraysel loc="d,67,44,67,45" dtype_id="16">
                                  <varref loc="d,67,40,67,44" name="sram" dtype_id="15"/>
                                  <sel loc="d,67,45,67,50" dtype_id="10">
                                    <varref loc="d,67,45,67,50" name="haddr" dtype_id="5"/>
                                    <const loc="d,67,45,67,50" name="32&apos;h0" dtype_id="5"/>
                                    <const loc="d,67,45,67,50" name="32&apos;hc" dtype_id="5"/>
                                  </sel>
                                </arraysel>
                              </extend>
                              <varref loc="d,67,17,67,23" name="hrdata" dtype_id="5"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <if loc="d,68,22,68,24">
                            <eq loc="d,68,31,68,33" dtype_id="1">
                              <const loc="d,68,34,68,35" name="3&apos;h1" dtype_id="6"/>
                              <varref loc="d,68,25,68,30" name="hsize" dtype_id="6"/>
                            </eq>
                            <begin>
                              <begin loc="d,68,37,68,42">
                                <assigndly loc="d,69,24,69,26" dtype_id="5">
                                  <concat loc="d,69,55,69,56" dtype_id="5">
                                    <extend loc="d,69,38,69,39" dtype_id="17" width="24" widthminv="8">
                                      <arraysel loc="d,69,44,69,45" dtype_id="16">
                                        <varref loc="d,69,40,69,44" name="sram" dtype_id="15"/>
                                        <add loc="d,69,51,69,52" dtype_id="10">
                                          <const loc="d,69,51,69,52" name="12&apos;h1" dtype_id="10"/>
                                          <sel loc="d,69,51,69,52" dtype_id="10">
                                            <varref loc="d,69,45,69,50" name="haddr" dtype_id="5"/>
                                            <const loc="d,69,51,69,52" name="32&apos;h0" dtype_id="5"/>
                                            <const loc="d,69,51,69,52" name="32&apos;hc" dtype_id="5"/>
                                          </sel>
                                        </add>
                                      </arraysel>
                                    </extend>
                                    <arraysel loc="d,69,61,69,62" dtype_id="16">
                                      <varref loc="d,69,57,69,61" name="sram" dtype_id="15"/>
                                      <sel loc="d,69,62,69,67" dtype_id="10">
                                        <varref loc="d,69,62,69,67" name="haddr" dtype_id="5"/>
                                        <const loc="d,69,62,69,67" name="32&apos;h0" dtype_id="5"/>
                                        <const loc="d,69,62,69,67" name="32&apos;hc" dtype_id="5"/>
                                      </sel>
                                    </arraysel>
                                  </concat>
                                  <varref loc="d,69,17,69,23" name="hrdata" dtype_id="5"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <if loc="d,70,22,70,24">
                                <eq loc="d,70,31,70,33" dtype_id="1">
                                  <const loc="d,70,34,70,35" name="3&apos;h2" dtype_id="6"/>
                                  <varref loc="d,70,25,70,30" name="hsize" dtype_id="6"/>
                                </eq>
                                <begin>
                                  <begin loc="d,70,37,70,42">
                                    <assigndly loc="d,71,24,71,26" dtype_id="5">
                                      <concat loc="d,71,77,71,78" dtype_id="5">
                                        <arraysel loc="d,71,32,71,33" dtype_id="16">
                                          <varref loc="d,71,28,71,32" name="sram" dtype_id="15"/>
                                          <add loc="d,71,39,71,40" dtype_id="10">
                                            <const loc="d,71,39,71,40" name="12&apos;h3" dtype_id="10"/>
                                            <sel loc="d,71,39,71,40" dtype_id="10">
                                              <varref loc="d,71,33,71,38" name="haddr" dtype_id="5"/>
                                              <const loc="d,71,39,71,40" name="32&apos;h0" dtype_id="5"/>
                                              <const loc="d,71,39,71,40" name="32&apos;hc" dtype_id="5"/>
                                            </sel>
                                          </add>
                                        </arraysel>
                                        <concat loc="d,71,60,71,61" dtype_id="17">
                                          <arraysel loc="d,71,49,71,50" dtype_id="16">
                                            <varref loc="d,71,45,71,49" name="sram" dtype_id="15"/>
                                            <add loc="d,71,56,71,57" dtype_id="10">
                                              <const loc="d,71,56,71,57" name="12&apos;h2" dtype_id="10"/>
                                              <sel loc="d,71,56,71,57" dtype_id="10">
                                                <varref loc="d,71,50,71,55" name="haddr" dtype_id="5"/>
                                                <const loc="d,71,56,71,57" name="32&apos;h0" dtype_id="5"/>
                                                <const loc="d,71,56,71,57" name="32&apos;hc" dtype_id="5"/>
                                              </sel>
                                            </add>
                                          </arraysel>
                                          <concat loc="d,71,43,71,44" dtype_id="18">
                                            <arraysel loc="d,71,66,71,67" dtype_id="16">
                                              <varref loc="d,71,62,71,66" name="sram" dtype_id="15"/>
                                              <add loc="d,71,73,71,74" dtype_id="10">
                                                <const loc="d,71,73,71,74" name="12&apos;h1" dtype_id="10"/>
                                                <sel loc="d,71,73,71,74" dtype_id="10">
                                                  <varref loc="d,71,67,71,72" name="haddr" dtype_id="5"/>
                                                  <const loc="d,71,73,71,74" name="32&apos;h0" dtype_id="5"/>
                                                  <const loc="d,71,73,71,74" name="32&apos;hc" dtype_id="5"/>
                                                </sel>
                                              </add>
                                            </arraysel>
                                            <arraysel loc="d,71,83,71,84" dtype_id="16">
                                              <varref loc="d,71,79,71,83" name="sram" dtype_id="15"/>
                                              <sel loc="d,71,84,71,89" dtype_id="10">
                                                <varref loc="d,71,84,71,89" name="haddr" dtype_id="5"/>
                                                <const loc="d,71,84,71,89" name="32&apos;h0" dtype_id="5"/>
                                                <const loc="d,71,84,71,89" name="32&apos;hc" dtype_id="5"/>
                                              </sel>
                                            </arraysel>
                                          </concat>
                                        </concat>
                                      </concat>
                                      <varref loc="d,71,17,71,23" name="hrdata" dtype_id="5"/>
                                    </assigndly>
                                  </begin>
                                </begin>
                                <begin>
                                  <begin loc="d,72,22,72,27">
                                    <assigndly loc="d,73,24,73,26" dtype_id="5">
                                      <const loc="d,73,27,73,28" name="32&apos;sh0" dtype_id="3"/>
                                      <varref loc="d,73,17,73,23" name="hrdata" dtype_id="5"/>
                                    </assigndly>
                                  </begin>
                                </begin>
                              </if>
                            </begin>
                          </if>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="d,75,18,75,23">
                      <assigndly loc="d,76,20,76,22" dtype_id="5">
                        <const loc="d,76,23,76,24" name="32&apos;sh0" dtype_id="3"/>
                        <varref loc="d,76,13,76,19" name="hrdata" dtype_id="5"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="d,62,16,62,21">
                <assigndly loc="d,63,16,63,18" dtype_id="5">
                  <const loc="d,63,19,63,20" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="d,63,9,63,15" name="hrdata" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="d,82,9,82,10" name="i" dtype_id="19" vartype="integer" origName="i"/>
      <always loc="d,83,1,83,7">
        <sentree loc="d,83,8,83,9">
          <senitem loc="d,83,10,83,17" edgeType="POS">
            <varref loc="d,83,18,83,22" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="d,83,24,83,29">
          <if loc="d,84,5,84,7">
            <varref loc="d,84,9,84,14" name="hrstn" dtype_id="1"/>
            <begin>
              <begin loc="d,88,14,88,19">
                <if loc="d,89,9,89,11">
                  <and loc="d,89,19,89,21" dtype_id="1">
                    <varref loc="d,89,12,89,18" name="hwrite" dtype_id="1"/>
                    <not loc="d,89,22,89,23" dtype_id="1">
                      <varref loc="d,89,23,89,34" name="trans_error" dtype_id="1"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="d,89,36,89,41">
                      <if loc="d,90,13,90,15">
                        <eq loc="d,90,22,90,24" dtype_id="1">
                          <const loc="d,90,25,90,26" name="3&apos;h0" dtype_id="6"/>
                          <varref loc="d,90,16,90,21" name="hsize" dtype_id="6"/>
                        </eq>
                        <begin>
                          <begin loc="d,90,28,90,33">
                            <assigndly loc="d,91,33,91,35" dtype_id="16">
                              <sel loc="d,91,42,91,43" dtype_id="16">
                                <varref loc="d,91,36,91,42" name="hwdata" dtype_id="5"/>
                                <const loc="d,91,45,91,46" name="5&apos;h0" dtype_id="20"/>
                                <const loc="d,91,43,91,44" name="32&apos;h8" dtype_id="5"/>
                              </sel>
                              <arraysel loc="d,91,21,91,22" dtype_id="16">
                                <varref loc="d,91,17,91,21" name="sram" dtype_id="15"/>
                                <sel loc="d,91,22,91,27" dtype_id="10">
                                  <varref loc="d,91,22,91,27" name="haddr" dtype_id="5"/>
                                  <const loc="d,91,22,91,27" name="32&apos;h0" dtype_id="5"/>
                                  <const loc="d,91,22,91,27" name="32&apos;hc" dtype_id="5"/>
                                </sel>
                              </arraysel>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <if loc="d,92,22,92,24">
                            <eq loc="d,92,31,92,33" dtype_id="1">
                              <const loc="d,92,34,92,35" name="3&apos;h1" dtype_id="6"/>
                              <varref loc="d,92,25,92,30" name="hsize" dtype_id="6"/>
                            </eq>
                            <begin>
                              <begin loc="d,92,37,92,42">
                                <assigndly loc="d,93,33,93,35" dtype_id="16">
                                  <sel loc="d,93,42,93,43" dtype_id="16">
                                    <varref loc="d,93,36,93,42" name="hwdata" dtype_id="5"/>
                                    <const loc="d,93,46,93,47" name="5&apos;h8" dtype_id="20"/>
                                    <const loc="d,93,43,93,45" name="32&apos;h8" dtype_id="5"/>
                                  </sel>
                                  <arraysel loc="d,93,21,93,22" dtype_id="16">
                                    <varref loc="d,93,17,93,21" name="sram" dtype_id="15"/>
                                    <add loc="d,93,28,93,29" dtype_id="10">
                                      <const loc="d,93,28,93,29" name="12&apos;h1" dtype_id="10"/>
                                      <sel loc="d,93,28,93,29" dtype_id="10">
                                        <varref loc="d,93,22,93,27" name="haddr" dtype_id="5"/>
                                        <const loc="d,93,28,93,29" name="32&apos;h0" dtype_id="5"/>
                                        <const loc="d,93,28,93,29" name="32&apos;hc" dtype_id="5"/>
                                      </sel>
                                    </add>
                                  </arraysel>
                                </assigndly>
                                <assigndly loc="d,94,33,94,35" dtype_id="16">
                                  <sel loc="d,94,42,94,43" dtype_id="16">
                                    <varref loc="d,94,36,94,42" name="hwdata" dtype_id="5"/>
                                    <const loc="d,94,45,94,46" name="5&apos;h0" dtype_id="20"/>
                                    <const loc="d,94,43,94,44" name="32&apos;h8" dtype_id="5"/>
                                  </sel>
                                  <arraysel loc="d,94,21,94,22" dtype_id="16">
                                    <varref loc="d,94,17,94,21" name="sram" dtype_id="15"/>
                                    <sel loc="d,94,22,94,27" dtype_id="10">
                                      <varref loc="d,94,22,94,27" name="haddr" dtype_id="5"/>
                                      <const loc="d,94,22,94,27" name="32&apos;h0" dtype_id="5"/>
                                      <const loc="d,94,22,94,27" name="32&apos;hc" dtype_id="5"/>
                                    </sel>
                                  </arraysel>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <if loc="d,95,22,95,24">
                                <eq loc="d,95,31,95,33" dtype_id="1">
                                  <const loc="d,95,34,95,35" name="3&apos;h2" dtype_id="6"/>
                                  <varref loc="d,95,25,95,30" name="hsize" dtype_id="6"/>
                                </eq>
                                <begin>
                                  <begin loc="d,95,37,95,42">
                                    <assigndly loc="d,96,33,96,35" dtype_id="16">
                                      <sel loc="d,96,42,96,43" dtype_id="16">
                                        <varref loc="d,96,36,96,42" name="hwdata" dtype_id="5"/>
                                        <const loc="d,96,46,96,48" name="5&apos;h18" dtype_id="20"/>
                                        <const loc="d,96,43,96,45" name="32&apos;h8" dtype_id="5"/>
                                      </sel>
                                      <arraysel loc="d,96,21,96,22" dtype_id="16">
                                        <varref loc="d,96,17,96,21" name="sram" dtype_id="15"/>
                                        <add loc="d,96,28,96,29" dtype_id="10">
                                          <const loc="d,96,28,96,29" name="12&apos;h3" dtype_id="10"/>
                                          <sel loc="d,96,28,96,29" dtype_id="10">
                                            <varref loc="d,96,22,96,27" name="haddr" dtype_id="5"/>
                                            <const loc="d,96,28,96,29" name="32&apos;h0" dtype_id="5"/>
                                            <const loc="d,96,28,96,29" name="32&apos;hc" dtype_id="5"/>
                                          </sel>
                                        </add>
                                      </arraysel>
                                    </assigndly>
                                    <assigndly loc="d,97,33,97,35" dtype_id="16">
                                      <sel loc="d,97,42,97,43" dtype_id="16">
                                        <varref loc="d,97,36,97,42" name="hwdata" dtype_id="5"/>
                                        <const loc="d,97,46,97,48" name="5&apos;h10" dtype_id="20"/>
                                        <const loc="d,97,43,97,45" name="32&apos;h8" dtype_id="5"/>
                                      </sel>
                                      <arraysel loc="d,97,21,97,22" dtype_id="16">
                                        <varref loc="d,97,17,97,21" name="sram" dtype_id="15"/>
                                        <add loc="d,97,28,97,29" dtype_id="10">
                                          <const loc="d,97,28,97,29" name="12&apos;h2" dtype_id="10"/>
                                          <sel loc="d,97,28,97,29" dtype_id="10">
                                            <varref loc="d,97,22,97,27" name="haddr" dtype_id="5"/>
                                            <const loc="d,97,28,97,29" name="32&apos;h0" dtype_id="5"/>
                                            <const loc="d,97,28,97,29" name="32&apos;hc" dtype_id="5"/>
                                          </sel>
                                        </add>
                                      </arraysel>
                                    </assigndly>
                                    <assigndly loc="d,98,33,98,35" dtype_id="16">
                                      <sel loc="d,98,42,98,43" dtype_id="16">
                                        <varref loc="d,98,36,98,42" name="hwdata" dtype_id="5"/>
                                        <const loc="d,98,46,98,47" name="5&apos;h8" dtype_id="20"/>
                                        <const loc="d,98,43,98,45" name="32&apos;h8" dtype_id="5"/>
                                      </sel>
                                      <arraysel loc="d,98,21,98,22" dtype_id="16">
                                        <varref loc="d,98,17,98,21" name="sram" dtype_id="15"/>
                                        <add loc="d,98,28,98,29" dtype_id="10">
                                          <const loc="d,98,28,98,29" name="12&apos;h1" dtype_id="10"/>
                                          <sel loc="d,98,28,98,29" dtype_id="10">
                                            <varref loc="d,98,22,98,27" name="haddr" dtype_id="5"/>
                                            <const loc="d,98,28,98,29" name="32&apos;h0" dtype_id="5"/>
                                            <const loc="d,98,28,98,29" name="32&apos;hc" dtype_id="5"/>
                                          </sel>
                                        </add>
                                      </arraysel>
                                    </assigndly>
                                    <assigndly loc="d,99,33,99,35" dtype_id="16">
                                      <sel loc="d,99,42,99,43" dtype_id="16">
                                        <varref loc="d,99,36,99,42" name="hwdata" dtype_id="5"/>
                                        <const loc="d,99,45,99,46" name="5&apos;h0" dtype_id="20"/>
                                        <const loc="d,99,43,99,44" name="32&apos;h8" dtype_id="5"/>
                                      </sel>
                                      <arraysel loc="d,99,21,99,22" dtype_id="16">
                                        <varref loc="d,99,17,99,21" name="sram" dtype_id="15"/>
                                        <sel loc="d,99,22,99,27" dtype_id="10">
                                          <varref loc="d,99,22,99,27" name="haddr" dtype_id="5"/>
                                          <const loc="d,99,22,99,27" name="32&apos;h0" dtype_id="5"/>
                                          <const loc="d,99,22,99,27" name="32&apos;hc" dtype_id="5"/>
                                        </sel>
                                      </arraysel>
                                    </assigndly>
                                  </begin>
                                </begin>
                              </if>
                            </begin>
                          </if>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="d,84,16,84,21">
                <begin loc="d,85,9,85,12">
                  <assign loc="d,85,16,85,17" dtype_id="19">
                    <const loc="d,85,18,85,19" name="32&apos;sh0" dtype_id="3"/>
                    <varref loc="d,85,14,85,15" name="i" dtype_id="19"/>
                  </assign>
                  <while loc="d,85,9,85,12">
                    <begin>
                    </begin>
                    <begin>
                      <gts loc="d,85,23,85,24" dtype_id="1">
                        <const loc="d,85,25,85,34" name="32&apos;sh1000" dtype_id="3"/>
                        <varref loc="d,85,21,85,22" name="i" dtype_id="19"/>
                      </gts>
                    </begin>
                    <begin>
                      <begin loc="d,85,47,85,52">
                        <assign loc="d,86,21,86,22" dtype_id="16">
                          <const loc="d,86,25,86,26" name="8&apos;h0" dtype_id="16"/>
                          <arraysel loc="d,86,17,86,18" dtype_id="16">
                            <varref loc="d,86,13,86,17" name="sram" dtype_id="15"/>
                            <sel loc="d,86,18,86,19" dtype_id="21">
                              <varref loc="d,86,18,86,19" name="i" dtype_id="19"/>
                              <const loc="d,86,18,86,19" name="32&apos;h0" dtype_id="5"/>
                              <const loc="d,86,18,86,19" name="32&apos;hc" dtype_id="5"/>
                            </sel>
                          </arraysel>
                        </assign>
                      </begin>
                    </begin>
                    <begin>
                      <assign loc="d,85,38,85,39" dtype_id="19">
                        <add loc="d,85,42,85,43" dtype_id="19">
                          <const loc="d,85,44,85,45" name="32&apos;sh1" dtype_id="3"/>
                          <varref loc="d,85,40,85,41" name="i" dtype_id="19"/>
                        </add>
                        <varref loc="d,85,36,85,37" name="i" dtype_id="19"/>
                      </assign>
                    </begin>
                  </while>
                </begin>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <initial loc="d,106,1,106,8">
        <begin loc="d,106,9,106,14">
          <delay loc="d,107,5,107,6">
            <const loc="d,107,6,107,8" name="32&apos;sh1e" dtype_id="3"/>
          </delay>
          <readmem loc="d,108,5,108,14">
            <const loc="d,108,15,108,24" name="160&apos;h2e636f6e6669672f726f6d5f6c696e6b2e747874" dtype_id="2"/>
            <varref loc="d,108,26,108,30" name="sram" dtype_id="15"/>
          </readmem>
        </begin>
      </initial>
      <contassign loc="d,39,15,39,16" dtype_id="1">
        <varref loc="d,21,41,21,46" name="hrstn" dtype_id="1"/>
        <varref loc="d,29,41,29,47" name="hready" dtype_id="1"/>
      </contassign>
      <contassign loc="d,47,18,47,19" dtype_id="1">
        <and loc="d,47,44,47,46" dtype_id="1">
          <neq loc="d,47,28,47,30" dtype_id="1">
            <const loc="d,47,31,47,42" name="2&apos;h0" dtype_id="8"/>
            <varref loc="d,28,41,28,47" name="htrans" dtype_id="8"/>
          </neq>
          <or loc="d,47,61,47,63" dtype_id="1">
            <neq loc="d,41,28,41,30" dtype_id="1">
              <const loc="d,41,31,41,32" name="3&apos;h0" dtype_id="6"/>
              <varref loc="d,27,41,27,47" name="hburst" dtype_id="6"/>
            </neq>
            <or loc="d,47,76,47,78" dtype_id="1">
              <lt loc="d,42,27,42,28" dtype_id="1">
                <const loc="d,42,29,42,30" name="3&apos;h2" dtype_id="6"/>
                <varref loc="d,25,41,25,46" name="hsize" dtype_id="6"/>
              </lt>
              <sel loc="d,43,33,43,34" dtype_id="1">
                <cond loc="d,43,33,43,34" dtype_id="5">
                  <eq loc="d,43,27,43,29" dtype_id="1">
                    <const loc="d,43,30,43,31" name="3&apos;h0" dtype_id="6"/>
                    <varref loc="d,25,41,25,46" name="hsize" dtype_id="6"/>
                  </eq>
                  <extend loc="d,43,41,43,42" dtype_id="5" width="32" widthminv="1">
                    <lt loc="d,43,41,43,42" dtype_id="1">
                      <const loc="d,43,53,43,54" name="32&apos;hfff" dtype_id="5"/>
                      <varref loc="d,22,41,22,46" name="haddr" dtype_id="5"/>
                    </lt>
                  </extend>
                  <cond loc="d,44,33,44,34" dtype_id="5">
                    <eq loc="d,44,27,44,29" dtype_id="1">
                      <const loc="d,44,30,44,31" name="3&apos;h1" dtype_id="6"/>
                      <varref loc="d,25,41,25,46" name="hsize" dtype_id="6"/>
                    </eq>
                    <extend loc="d,44,41,44,42" dtype_id="5" width="32" widthminv="1">
                      <lt loc="d,44,41,44,42" dtype_id="1">
                        <const loc="d,44,53,44,54" name="32&apos;hffe" dtype_id="5"/>
                        <varref loc="d,22,41,22,46" name="haddr" dtype_id="5"/>
                      </lt>
                    </extend>
                    <cond loc="d,45,33,45,34" dtype_id="5">
                      <eq loc="d,45,27,45,29" dtype_id="1">
                        <const loc="d,45,30,45,31" name="3&apos;h2" dtype_id="6"/>
                        <varref loc="d,25,41,25,46" name="hsize" dtype_id="6"/>
                      </eq>
                      <extend loc="d,45,41,45,42" dtype_id="5" width="32" widthminv="1">
                        <lt loc="d,45,41,45,42" dtype_id="1">
                          <const loc="d,45,53,45,54" name="32&apos;hffc" dtype_id="5"/>
                          <varref loc="d,22,41,22,46" name="haddr" dtype_id="5"/>
                        </lt>
                      </extend>
                      <const loc="d,46,21,46,22" name="32&apos;sh1" dtype_id="3"/>
                    </cond>
                  </cond>
                </cond>
                <const loc="d,43,33,43,34" name="32&apos;h0" dtype_id="5"/>
                <const loc="d,43,33,43,34" name="32&apos;h1" dtype_id="5"/>
              </sel>
            </or>
          </or>
        </and>
        <varref loc="d,47,6,47,17" name="trans_error" dtype_id="1"/>
      </contassign>
    </module>
    <module loc="p,1,8,1,15" name="dec_swc" origName="dec_swc">
      <var loc="p,73,25,73,29" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="p,74,25,74,30" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="p,79,25,79,32" name="inst_in" dtype_id="5" dir="input" pinIndex="3" vartype="logic" origName="inst_in"/>
      <var loc="p,80,25,80,33" name="inst_out" dtype_id="5" dir="output" pinIndex="4" vartype="logic" origName="inst_out"/>
      <var loc="p,76,25,76,34" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="5" vartype="logic" origName="cycle_cnt"/>
      <var loc="p,77,25,77,38" name="ifu_dec_stall" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="ifu_dec_stall"/>
      <var loc="p,82,25,82,32" name="dec_lui" dtype_id="1" dir="output" pinIndex="7" vartype="logic" origName="dec_lui"/>
      <var loc="p,83,25,83,34" name="dec_auipc" dtype_id="1" dir="output" pinIndex="8" vartype="logic" origName="dec_auipc"/>
      <var loc="p,84,25,84,32" name="dec_jal" dtype_id="1" dir="output" pinIndex="9" vartype="logic" origName="dec_jal"/>
      <var loc="p,85,25,85,33" name="dec_jalr" dtype_id="1" dir="output" pinIndex="10" vartype="logic" origName="dec_jalr"/>
      <var loc="p,86,25,86,32" name="dec_beq" dtype_id="1" dir="output" pinIndex="11" vartype="logic" origName="dec_beq"/>
      <var loc="p,87,25,87,32" name="dec_bne" dtype_id="1" dir="output" pinIndex="12" vartype="logic" origName="dec_bne"/>
      <var loc="p,88,25,88,32" name="dec_blt" dtype_id="1" dir="output" pinIndex="13" vartype="logic" origName="dec_blt"/>
      <var loc="p,89,25,89,32" name="dec_bge" dtype_id="1" dir="output" pinIndex="14" vartype="logic" origName="dec_bge"/>
      <var loc="p,90,25,90,33" name="dec_bltu" dtype_id="1" dir="output" pinIndex="15" vartype="logic" origName="dec_bltu"/>
      <var loc="p,91,25,91,33" name="dec_bgeu" dtype_id="1" dir="output" pinIndex="16" vartype="logic" origName="dec_bgeu"/>
      <var loc="p,92,25,92,31" name="dec_lb" dtype_id="1" dir="output" pinIndex="17" vartype="logic" origName="dec_lb"/>
      <var loc="p,93,25,93,31" name="dec_lh" dtype_id="1" dir="output" pinIndex="18" vartype="logic" origName="dec_lh"/>
      <var loc="p,94,25,94,31" name="dec_lw" dtype_id="1" dir="output" pinIndex="19" vartype="logic" origName="dec_lw"/>
      <var loc="p,95,25,95,32" name="dec_lbu" dtype_id="1" dir="output" pinIndex="20" vartype="logic" origName="dec_lbu"/>
      <var loc="p,96,25,96,32" name="dec_lhu" dtype_id="1" dir="output" pinIndex="21" vartype="logic" origName="dec_lhu"/>
      <var loc="p,97,25,97,31" name="dec_sb" dtype_id="1" dir="output" pinIndex="22" vartype="logic" origName="dec_sb"/>
      <var loc="p,98,25,98,31" name="dec_sh" dtype_id="1" dir="output" pinIndex="23" vartype="logic" origName="dec_sh"/>
      <var loc="p,99,25,99,31" name="dec_sw" dtype_id="1" dir="output" pinIndex="24" vartype="logic" origName="dec_sw"/>
      <var loc="p,100,25,100,33" name="dec_addi" dtype_id="1" dir="output" pinIndex="25" vartype="logic" origName="dec_addi"/>
      <var loc="p,101,25,101,33" name="dec_slti" dtype_id="1" dir="output" pinIndex="26" vartype="logic" origName="dec_slti"/>
      <var loc="p,102,25,102,34" name="dec_sltiu" dtype_id="1" dir="output" pinIndex="27" vartype="logic" origName="dec_sltiu"/>
      <var loc="p,103,25,103,33" name="dec_xori" dtype_id="1" dir="output" pinIndex="28" vartype="logic" origName="dec_xori"/>
      <var loc="p,104,25,104,32" name="dec_ori" dtype_id="1" dir="output" pinIndex="29" vartype="logic" origName="dec_ori"/>
      <var loc="p,105,25,105,33" name="dec_andi" dtype_id="1" dir="output" pinIndex="30" vartype="logic" origName="dec_andi"/>
      <var loc="p,106,25,106,33" name="dec_slli" dtype_id="1" dir="output" pinIndex="31" vartype="logic" origName="dec_slli"/>
      <var loc="p,107,25,107,33" name="dec_srli" dtype_id="1" dir="output" pinIndex="32" vartype="logic" origName="dec_srli"/>
      <var loc="p,108,25,108,33" name="dec_srai" dtype_id="1" dir="output" pinIndex="33" vartype="logic" origName="dec_srai"/>
      <var loc="p,109,25,109,32" name="dec_add" dtype_id="1" dir="output" pinIndex="34" vartype="logic" origName="dec_add"/>
      <var loc="p,110,25,110,32" name="dec_sub" dtype_id="1" dir="output" pinIndex="35" vartype="logic" origName="dec_sub"/>
      <var loc="p,111,25,111,32" name="dec_sll" dtype_id="1" dir="output" pinIndex="36" vartype="logic" origName="dec_sll"/>
      <var loc="p,112,25,112,32" name="dec_slt" dtype_id="1" dir="output" pinIndex="37" vartype="logic" origName="dec_slt"/>
      <var loc="p,113,25,113,33" name="dec_sltu" dtype_id="1" dir="output" pinIndex="38" vartype="logic" origName="dec_sltu"/>
      <var loc="p,114,25,114,32" name="dec_xor" dtype_id="1" dir="output" pinIndex="39" vartype="logic" origName="dec_xor"/>
      <var loc="p,115,25,115,32" name="dec_srl" dtype_id="1" dir="output" pinIndex="40" vartype="logic" origName="dec_srl"/>
      <var loc="p,116,25,116,32" name="dec_sra" dtype_id="1" dir="output" pinIndex="41" vartype="logic" origName="dec_sra"/>
      <var loc="p,117,25,117,31" name="dec_or" dtype_id="1" dir="output" pinIndex="42" vartype="logic" origName="dec_or"/>
      <var loc="p,118,25,118,32" name="dec_and" dtype_id="1" dir="output" pinIndex="43" vartype="logic" origName="dec_and"/>
      <var loc="p,119,25,119,34" name="dec_fence" dtype_id="1" dir="output" pinIndex="44" vartype="logic" origName="dec_fence"/>
      <var loc="p,120,25,120,36" name="dec_fence_i" dtype_id="1" dir="output" pinIndex="45" vartype="logic" origName="dec_fence_i"/>
      <var loc="p,121,25,121,34" name="dec_ecall" dtype_id="1" dir="output" pinIndex="46" vartype="logic" origName="dec_ecall"/>
      <var loc="p,122,25,122,35" name="dec_ebreak" dtype_id="1" dir="output" pinIndex="47" vartype="logic" origName="dec_ebreak"/>
      <var loc="p,123,25,123,34" name="dec_csrrw" dtype_id="1" dir="output" pinIndex="48" vartype="logic" origName="dec_csrrw"/>
      <var loc="p,124,25,124,34" name="dec_csrrs" dtype_id="1" dir="output" pinIndex="49" vartype="logic" origName="dec_csrrs"/>
      <var loc="p,125,25,125,34" name="dec_csrrc" dtype_id="1" dir="output" pinIndex="50" vartype="logic" origName="dec_csrrc"/>
      <var loc="p,126,25,126,35" name="dec_csrrwi" dtype_id="1" dir="output" pinIndex="51" vartype="logic" origName="dec_csrrwi"/>
      <var loc="p,127,25,127,35" name="dec_csrrsi" dtype_id="1" dir="output" pinIndex="52" vartype="logic" origName="dec_csrrsi"/>
      <var loc="p,128,25,128,35" name="dec_csrrci" dtype_id="1" dir="output" pinIndex="53" vartype="logic" origName="dec_csrrci"/>
      <var loc="p,129,25,129,37" name="dec_upper_en" dtype_id="1" dir="output" pinIndex="54" vartype="logic" origName="dec_upper_en"/>
      <var loc="p,130,25,130,35" name="dec_imm_en" dtype_id="1" dir="output" pinIndex="55" vartype="logic" origName="dec_imm_en"/>
      <var loc="p,131,25,131,35" name="dec_reg_en" dtype_id="1" dir="output" pinIndex="56" vartype="logic" origName="dec_reg_en"/>
      <var loc="p,132,25,132,36" name="dec_jump_en" dtype_id="1" dir="output" pinIndex="57" vartype="logic" origName="dec_jump_en"/>
      <var loc="p,133,25,133,38" name="dec_branch_en" dtype_id="1" dir="output" pinIndex="58" vartype="logic" origName="dec_branch_en"/>
      <var loc="p,134,25,134,36" name="dec_load_en" dtype_id="1" dir="output" pinIndex="59" vartype="logic" origName="dec_load_en"/>
      <var loc="p,135,25,135,37" name="dec_store_en" dtype_id="1" dir="output" pinIndex="60" vartype="logic" origName="dec_store_en"/>
      <var loc="p,136,25,136,32" name="dec_rs2" dtype_id="9" dir="output" pinIndex="61" vartype="logic" origName="dec_rs2"/>
      <var loc="p,137,25,137,32" name="dec_rs1" dtype_id="9" dir="output" pinIndex="62" vartype="logic" origName="dec_rs1"/>
      <var loc="p,138,25,138,31" name="dec_rd" dtype_id="9" dir="output" pinIndex="63" vartype="logic" origName="dec_rd"/>
      <var loc="p,139,25,139,39" name="dec_imm_type_i" dtype_id="10" dir="output" pinIndex="64" vartype="logic" origName="dec_imm_type_i"/>
      <var loc="p,140,25,140,39" name="dec_imm_type_s" dtype_id="10" dir="output" pinIndex="65" vartype="logic" origName="dec_imm_type_s"/>
      <var loc="p,141,25,141,39" name="dec_imm_type_b" dtype_id="11" dir="output" pinIndex="66" vartype="logic" origName="dec_imm_type_b"/>
      <var loc="p,142,25,142,39" name="dec_imm_type_u" dtype_id="12" dir="output" pinIndex="67" vartype="logic" origName="dec_imm_type_u"/>
      <var loc="p,143,25,143,39" name="dec_imm_type_j" dtype_id="13" dir="output" pinIndex="68" vartype="logic" origName="dec_imm_type_j"/>
      <var loc="p,146,13,146,23" name="inst_31_28" dtype_id="14" vartype="logic" origName="inst_31_28"/>
      <var loc="p,147,13,147,23" name="inst_31_25" dtype_id="7" vartype="logic" origName="inst_31_25"/>
      <var loc="p,148,13,148,23" name="inst_31_20" dtype_id="10" vartype="logic" origName="inst_31_20"/>
      <var loc="p,149,13,149,23" name="inst_19_15" dtype_id="9" vartype="logic" origName="inst_19_15"/>
      <var loc="p,150,13,150,23" name="inst_14_12" dtype_id="6" vartype="logic" origName="inst_14_12"/>
      <var loc="p,151,13,151,22" name="inst_11_7" dtype_id="9" vartype="logic" origName="inst_11_7"/>
      <var loc="p,152,13,152,21" name="inst_6_0" dtype_id="7" vartype="logic" origName="inst_6_0"/>
      <var loc="p,154,13,154,34" name="inst_31_28_equal_0000" dtype_id="1" vartype="logic" origName="inst_31_28_equal_0000"/>
      <var loc="p,156,13,156,35" name="inst_19_15_equal_00000" dtype_id="1" vartype="logic" origName="inst_19_15_equal_00000"/>
      <var loc="p,158,13,158,34" name="inst_11_7_equal_00000" dtype_id="1" vartype="logic" origName="inst_11_7_equal_00000"/>
      <var loc="p,160,13,160,37" name="inst_31_25_equal_0000000" dtype_id="1" vartype="logic" origName="inst_31_25_equal_0000000"/>
      <var loc="p,161,13,161,37" name="inst_31_25_equal_0100000" dtype_id="1" vartype="logic" origName="inst_31_25_equal_0100000"/>
      <var loc="p,163,13,163,33" name="inst_14_12_equal_000" dtype_id="1" vartype="logic" origName="inst_14_12_equal_000"/>
      <var loc="p,164,13,164,33" name="inst_14_12_equal_001" dtype_id="1" vartype="logic" origName="inst_14_12_equal_001"/>
      <var loc="p,165,13,165,33" name="inst_14_12_equal_010" dtype_id="1" vartype="logic" origName="inst_14_12_equal_010"/>
      <var loc="p,166,13,166,33" name="inst_14_12_equal_011" dtype_id="1" vartype="logic" origName="inst_14_12_equal_011"/>
      <var loc="p,167,13,167,33" name="inst_14_12_equal_100" dtype_id="1" vartype="logic" origName="inst_14_12_equal_100"/>
      <var loc="p,168,13,168,33" name="inst_14_12_equal_101" dtype_id="1" vartype="logic" origName="inst_14_12_equal_101"/>
      <var loc="p,169,13,169,33" name="inst_14_12_equal_110" dtype_id="1" vartype="logic" origName="inst_14_12_equal_110"/>
      <var loc="p,170,13,170,33" name="inst_14_12_equal_111" dtype_id="1" vartype="logic" origName="inst_14_12_equal_111"/>
      <var loc="p,172,13,172,35" name="inst_6_0_equal_0000011" dtype_id="1" vartype="logic" origName="inst_6_0_equal_0000011"/>
      <var loc="p,173,13,173,35" name="inst_6_0_equal_0001111" dtype_id="1" vartype="logic" origName="inst_6_0_equal_0001111"/>
      <var loc="p,174,13,174,35" name="inst_6_0_equal_0010011" dtype_id="1" vartype="logic" origName="inst_6_0_equal_0010011"/>
      <var loc="p,175,13,175,35" name="inst_6_0_equal_0010111" dtype_id="1" vartype="logic" origName="inst_6_0_equal_0010111"/>
      <var loc="p,176,13,176,35" name="inst_6_0_equal_0100011" dtype_id="1" vartype="logic" origName="inst_6_0_equal_0100011"/>
      <var loc="p,177,13,177,35" name="inst_6_0_equal_0110011" dtype_id="1" vartype="logic" origName="inst_6_0_equal_0110011"/>
      <var loc="p,178,13,178,35" name="inst_6_0_equal_0110111" dtype_id="1" vartype="logic" origName="inst_6_0_equal_0110111"/>
      <var loc="p,179,13,179,35" name="inst_6_0_equal_1100011" dtype_id="1" vartype="logic" origName="inst_6_0_equal_1100011"/>
      <var loc="p,180,13,180,35" name="inst_6_0_equal_1100111" dtype_id="1" vartype="logic" origName="inst_6_0_equal_1100111"/>
      <var loc="p,181,13,181,35" name="inst_6_0_equal_1101111" dtype_id="1" vartype="logic" origName="inst_6_0_equal_1101111"/>
      <var loc="p,182,13,182,35" name="inst_6_0_equal_1110011" dtype_id="1" vartype="logic" origName="inst_6_0_equal_1110011"/>
      <var loc="p,184,13,184,42" name="inst_31_20_equal_000000000000" dtype_id="1" vartype="logic" origName="inst_31_20_equal_000000000000"/>
      <var loc="p,185,13,185,42" name="inst_31_20_equal_000000000001" dtype_id="1" vartype="logic" origName="inst_31_20_equal_000000000001"/>
      <var loc="p,189,13,189,20" name="mid_lui" dtype_id="1" vartype="logic" origName="mid_lui"/>
      <var loc="p,190,13,190,22" name="mid_auipc" dtype_id="1" vartype="logic" origName="mid_auipc"/>
      <var loc="p,191,13,191,20" name="mid_jal" dtype_id="1" vartype="logic" origName="mid_jal"/>
      <var loc="p,193,13,193,21" name="mid_jalr" dtype_id="1" vartype="logic" origName="mid_jalr"/>
      <var loc="p,194,13,194,20" name="mid_beq" dtype_id="1" vartype="logic" origName="mid_beq"/>
      <var loc="p,195,13,195,20" name="mid_bne" dtype_id="1" vartype="logic" origName="mid_bne"/>
      <var loc="p,196,13,196,20" name="mid_blt" dtype_id="1" vartype="logic" origName="mid_blt"/>
      <var loc="p,197,13,197,20" name="mid_bge" dtype_id="1" vartype="logic" origName="mid_bge"/>
      <var loc="p,198,13,198,21" name="mid_bltu" dtype_id="1" vartype="logic" origName="mid_bltu"/>
      <var loc="p,199,13,199,21" name="mid_bgeu" dtype_id="1" vartype="logic" origName="mid_bgeu"/>
      <var loc="p,201,13,201,19" name="mid_lb" dtype_id="1" vartype="logic" origName="mid_lb"/>
      <var loc="p,202,13,202,19" name="mid_lh" dtype_id="1" vartype="logic" origName="mid_lh"/>
      <var loc="p,203,13,203,19" name="mid_lw" dtype_id="1" vartype="logic" origName="mid_lw"/>
      <var loc="p,204,13,204,20" name="mid_lbu" dtype_id="1" vartype="logic" origName="mid_lbu"/>
      <var loc="p,205,13,205,20" name="mid_lhu" dtype_id="1" vartype="logic" origName="mid_lhu"/>
      <var loc="p,207,13,207,19" name="mid_sb" dtype_id="1" vartype="logic" origName="mid_sb"/>
      <var loc="p,208,13,208,19" name="mid_sh" dtype_id="1" vartype="logic" origName="mid_sh"/>
      <var loc="p,209,13,209,19" name="mid_sw" dtype_id="1" vartype="logic" origName="mid_sw"/>
      <var loc="p,211,13,211,21" name="mid_addi" dtype_id="1" vartype="logic" origName="mid_addi"/>
      <var loc="p,212,13,212,21" name="mid_slti" dtype_id="1" vartype="logic" origName="mid_slti"/>
      <var loc="p,213,13,213,22" name="mid_sltiu" dtype_id="1" vartype="logic" origName="mid_sltiu"/>
      <var loc="p,214,13,214,21" name="mid_xori" dtype_id="1" vartype="logic" origName="mid_xori"/>
      <var loc="p,215,13,215,20" name="mid_ori" dtype_id="1" vartype="logic" origName="mid_ori"/>
      <var loc="p,216,13,216,21" name="mid_andi" dtype_id="1" vartype="logic" origName="mid_andi"/>
      <var loc="p,218,13,218,22" name="mid_csrrw" dtype_id="1" vartype="logic" origName="mid_csrrw"/>
      <var loc="p,219,13,219,22" name="mid_csrrs" dtype_id="1" vartype="logic" origName="mid_csrrs"/>
      <var loc="p,220,13,220,22" name="mid_csrrc" dtype_id="1" vartype="logic" origName="mid_csrrc"/>
      <var loc="p,221,13,221,23" name="mid_csrrwi" dtype_id="1" vartype="logic" origName="mid_csrrwi"/>
      <var loc="p,222,13,222,23" name="mid_csrrsi" dtype_id="1" vartype="logic" origName="mid_csrrsi"/>
      <var loc="p,223,13,223,23" name="mid_csrrci" dtype_id="1" vartype="logic" origName="mid_csrrci"/>
      <var loc="p,225,13,225,21" name="mid_slli" dtype_id="1" vartype="logic" origName="mid_slli"/>
      <var loc="p,226,13,226,21" name="mid_srli" dtype_id="1" vartype="logic" origName="mid_srli"/>
      <var loc="p,227,13,227,21" name="mid_srai" dtype_id="1" vartype="logic" origName="mid_srai"/>
      <var loc="p,228,13,228,20" name="mid_add" dtype_id="1" vartype="logic" origName="mid_add"/>
      <var loc="p,229,13,229,20" name="mid_sub" dtype_id="1" vartype="logic" origName="mid_sub"/>
      <var loc="p,230,13,230,20" name="mid_sll" dtype_id="1" vartype="logic" origName="mid_sll"/>
      <var loc="p,231,13,231,20" name="mid_slt" dtype_id="1" vartype="logic" origName="mid_slt"/>
      <var loc="p,232,13,232,21" name="mid_sltu" dtype_id="1" vartype="logic" origName="mid_sltu"/>
      <var loc="p,233,13,233,20" name="mid_xor" dtype_id="1" vartype="logic" origName="mid_xor"/>
      <var loc="p,234,13,234,20" name="mid_srl" dtype_id="1" vartype="logic" origName="mid_srl"/>
      <var loc="p,235,13,235,20" name="mid_sra" dtype_id="1" vartype="logic" origName="mid_sra"/>
      <var loc="p,236,13,236,19" name="mid_or" dtype_id="1" vartype="logic" origName="mid_or"/>
      <var loc="p,237,13,237,20" name="mid_and" dtype_id="1" vartype="logic" origName="mid_and"/>
      <var loc="p,239,13,239,22" name="mid_fence" dtype_id="1" vartype="logic" origName="mid_fence"/>
      <var loc="p,241,13,241,24" name="mid_fence_i" dtype_id="1" vartype="logic" origName="mid_fence_i"/>
      <var loc="p,242,13,242,22" name="mid_ecall" dtype_id="1" vartype="logic" origName="mid_ecall"/>
      <var loc="p,243,13,243,23" name="mid_ebreak" dtype_id="1" vartype="logic" origName="mid_ebreak"/>
      <always loc="p,246,1,246,7">
        <sentree loc="p,246,8,246,9">
          <senitem loc="p,246,10,246,17" edgeType="POS">
            <varref loc="p,246,18,246,22" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="p,246,24,246,29">
          <if loc="p,247,5,247,7">
            <varref loc="p,247,9,247,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="p,255,14,255,16">
                <eq loc="p,255,27,255,29" dtype_id="1">
                  <const loc="p,255,30,255,31" name="4&apos;h1" dtype_id="14"/>
                  <varref loc="p,255,17,255,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="p,255,33,255,38">
                    <assigndly loc="p,256,20,256,22" dtype_id="14">
                      <sel loc="p,256,30,256,31" dtype_id="14">
                        <varref loc="p,256,23,256,30" name="inst_in" dtype_id="5"/>
                        <const loc="p,256,34,256,36" name="5&apos;h1c" dtype_id="20"/>
                        <const loc="p,256,31,256,33" name="32&apos;h4" dtype_id="5"/>
                      </sel>
                      <varref loc="p,256,9,256,19" name="inst_31_28" dtype_id="14"/>
                    </assigndly>
                    <assigndly loc="p,257,20,257,22" dtype_id="7">
                      <sel loc="p,257,30,257,31" dtype_id="7">
                        <varref loc="p,257,23,257,30" name="inst_in" dtype_id="5"/>
                        <const loc="p,257,34,257,36" name="5&apos;h19" dtype_id="20"/>
                        <const loc="p,257,31,257,33" name="32&apos;h7" dtype_id="5"/>
                      </sel>
                      <varref loc="p,257,9,257,19" name="inst_31_25" dtype_id="7"/>
                    </assigndly>
                    <assigndly loc="p,258,20,258,22" dtype_id="10">
                      <sel loc="p,258,30,258,31" dtype_id="10">
                        <varref loc="p,258,23,258,30" name="inst_in" dtype_id="5"/>
                        <const loc="p,258,34,258,36" name="5&apos;h14" dtype_id="20"/>
                        <const loc="p,258,31,258,33" name="32&apos;hc" dtype_id="5"/>
                      </sel>
                      <varref loc="p,258,9,258,19" name="inst_31_20" dtype_id="10"/>
                    </assigndly>
                    <assigndly loc="p,259,20,259,22" dtype_id="9">
                      <sel loc="p,259,30,259,31" dtype_id="9">
                        <varref loc="p,259,23,259,30" name="inst_in" dtype_id="5"/>
                        <const loc="p,259,34,259,36" name="5&apos;hf" dtype_id="20"/>
                        <const loc="p,259,31,259,33" name="32&apos;h5" dtype_id="5"/>
                      </sel>
                      <varref loc="p,259,9,259,19" name="inst_19_15" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="p,260,20,260,22" dtype_id="6">
                      <sel loc="p,260,30,260,31" dtype_id="6">
                        <varref loc="p,260,23,260,30" name="inst_in" dtype_id="5"/>
                        <const loc="p,260,34,260,36" name="5&apos;hc" dtype_id="20"/>
                        <const loc="p,260,31,260,33" name="32&apos;h3" dtype_id="5"/>
                      </sel>
                      <varref loc="p,260,9,260,19" name="inst_14_12" dtype_id="6"/>
                    </assigndly>
                    <assigndly loc="p,261,20,261,22" dtype_id="9">
                      <sel loc="p,261,30,261,31" dtype_id="9">
                        <varref loc="p,261,23,261,30" name="inst_in" dtype_id="5"/>
                        <const loc="p,261,35,261,36" name="5&apos;h7" dtype_id="20"/>
                        <const loc="p,261,31,261,33" name="32&apos;h5" dtype_id="5"/>
                      </sel>
                      <varref loc="p,261,9,261,18" name="inst_11_7" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="p,262,20,262,22" dtype_id="7">
                      <sel loc="p,262,30,262,31" dtype_id="7">
                        <varref loc="p,262,23,262,30" name="inst_in" dtype_id="5"/>
                        <const loc="p,262,35,262,36" name="5&apos;h0" dtype_id="20"/>
                        <const loc="p,262,32,262,33" name="32&apos;h7" dtype_id="5"/>
                      </sel>
                      <varref loc="p,262,9,262,17" name="inst_6_0" dtype_id="7"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="p,263,14,263,19">
                    <assigndly loc="p,264,20,264,22" dtype_id="14">
                      <varref loc="p,264,24,264,34" name="inst_31_28" dtype_id="14"/>
                      <varref loc="p,264,9,264,19" name="inst_31_28" dtype_id="14"/>
                    </assigndly>
                    <assigndly loc="p,265,20,265,22" dtype_id="7">
                      <varref loc="p,265,24,265,34" name="inst_31_25" dtype_id="7"/>
                      <varref loc="p,265,9,265,19" name="inst_31_25" dtype_id="7"/>
                    </assigndly>
                    <assigndly loc="p,266,20,266,22" dtype_id="10">
                      <varref loc="p,266,24,266,34" name="inst_31_20" dtype_id="10"/>
                      <varref loc="p,266,9,266,19" name="inst_31_20" dtype_id="10"/>
                    </assigndly>
                    <assigndly loc="p,267,20,267,22" dtype_id="9">
                      <varref loc="p,267,24,267,34" name="inst_19_15" dtype_id="9"/>
                      <varref loc="p,267,9,267,19" name="inst_19_15" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="p,268,20,268,22" dtype_id="6">
                      <varref loc="p,268,24,268,34" name="inst_14_12" dtype_id="6"/>
                      <varref loc="p,268,9,268,19" name="inst_14_12" dtype_id="6"/>
                    </assigndly>
                    <assigndly loc="p,269,20,269,22" dtype_id="9">
                      <varref loc="p,269,24,269,33" name="inst_11_7" dtype_id="9"/>
                      <varref loc="p,269,9,269,18" name="inst_11_7" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="p,270,20,270,22" dtype_id="7">
                      <varref loc="p,270,24,270,32" name="inst_6_0" dtype_id="7"/>
                      <varref loc="p,270,9,270,17" name="inst_6_0" dtype_id="7"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="p,247,16,247,21">
                <assigndly loc="p,248,20,248,22" dtype_id="14">
                  <const loc="p,248,23,248,24" name="4&apos;h0" dtype_id="14"/>
                  <varref loc="p,248,9,248,19" name="inst_31_28" dtype_id="14"/>
                </assigndly>
                <assigndly loc="p,249,20,249,22" dtype_id="7">
                  <const loc="p,249,23,249,24" name="7&apos;h0" dtype_id="7"/>
                  <varref loc="p,249,9,249,19" name="inst_31_25" dtype_id="7"/>
                </assigndly>
                <assigndly loc="p,250,20,250,22" dtype_id="10">
                  <const loc="p,250,23,250,24" name="12&apos;h0" dtype_id="10"/>
                  <varref loc="p,250,9,250,19" name="inst_31_20" dtype_id="10"/>
                </assigndly>
                <assigndly loc="p,251,20,251,22" dtype_id="9">
                  <const loc="p,251,23,251,24" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="p,251,9,251,19" name="inst_19_15" dtype_id="9"/>
                </assigndly>
                <assigndly loc="p,252,20,252,22" dtype_id="6">
                  <const loc="p,252,23,252,24" name="3&apos;h0" dtype_id="6"/>
                  <varref loc="p,252,9,252,19" name="inst_14_12" dtype_id="6"/>
                </assigndly>
                <assigndly loc="p,253,20,253,22" dtype_id="9">
                  <const loc="p,253,23,253,24" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="p,253,9,253,18" name="inst_11_7" dtype_id="9"/>
                </assigndly>
                <assigndly loc="p,254,20,254,22" dtype_id="7">
                  <const loc="p,254,23,254,24" name="7&apos;h0" dtype_id="7"/>
                  <varref loc="p,254,9,254,17" name="inst_6_0" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="p,275,1,275,7">
        <sentree loc="p,275,8,275,9">
          <senitem loc="p,275,10,275,17" edgeType="POS">
            <varref loc="p,275,18,275,22" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="p,275,26,275,33" edgeType="NEG">
            <varref loc="p,275,34,275,39" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="p,275,41,275,46">
          <if loc="p,276,5,276,7">
            <varref loc="p,276,9,276,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="p,310,14,310,16">
                <eq loc="p,310,27,310,29" dtype_id="1">
                  <const loc="p,310,30,310,31" name="4&apos;h2" dtype_id="14"/>
                  <varref loc="p,310,17,310,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="p,310,33,310,38">
                    <assigndly loc="p,312,41,312,43" dtype_id="1">
                      <eq loc="p,312,57,312,59" dtype_id="1">
                        <const loc="p,312,60,312,66" name="4&apos;h0" dtype_id="14"/>
                        <varref loc="p,312,45,312,55" name="inst_31_28" dtype_id="14"/>
                      </eq>
                      <varref loc="p,312,9,312,30" name="inst_31_28_equal_0000" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,314,41,314,43" dtype_id="1">
                      <eq loc="p,314,57,314,59" dtype_id="1">
                        <const loc="p,314,60,314,67" name="5&apos;h0" dtype_id="9"/>
                        <varref loc="p,314,45,314,55" name="inst_19_15" dtype_id="9"/>
                      </eq>
                      <varref loc="p,314,9,314,31" name="inst_19_15_equal_00000" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,316,41,316,43" dtype_id="1">
                      <eq loc="p,316,57,316,59" dtype_id="1">
                        <const loc="p,316,60,316,67" name="5&apos;h0" dtype_id="9"/>
                        <varref loc="p,316,45,316,54" name="inst_11_7" dtype_id="9"/>
                      </eq>
                      <varref loc="p,316,9,316,30" name="inst_11_7_equal_00000" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,318,41,318,43" dtype_id="1">
                      <eq loc="p,318,57,318,59" dtype_id="1">
                        <const loc="p,318,60,318,69" name="7&apos;h0" dtype_id="7"/>
                        <varref loc="p,318,45,318,55" name="inst_31_25" dtype_id="7"/>
                      </eq>
                      <varref loc="p,318,9,318,33" name="inst_31_25_equal_0000000" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,319,41,319,43" dtype_id="1">
                      <eq loc="p,319,57,319,59" dtype_id="1">
                        <const loc="p,319,60,319,69" name="7&apos;h20" dtype_id="7"/>
                        <varref loc="p,319,45,319,55" name="inst_31_25" dtype_id="7"/>
                      </eq>
                      <varref loc="p,319,9,319,33" name="inst_31_25_equal_0100000" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,321,41,321,43" dtype_id="1">
                      <eq loc="p,321,57,321,59" dtype_id="1">
                        <const loc="p,321,60,321,65" name="3&apos;h0" dtype_id="6"/>
                        <varref loc="p,321,45,321,55" name="inst_14_12" dtype_id="6"/>
                      </eq>
                      <varref loc="p,321,9,321,29" name="inst_14_12_equal_000" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,322,41,322,43" dtype_id="1">
                      <eq loc="p,322,57,322,59" dtype_id="1">
                        <const loc="p,322,60,322,65" name="3&apos;h1" dtype_id="6"/>
                        <varref loc="p,322,45,322,55" name="inst_14_12" dtype_id="6"/>
                      </eq>
                      <varref loc="p,322,9,322,29" name="inst_14_12_equal_001" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,323,41,323,43" dtype_id="1">
                      <eq loc="p,323,57,323,59" dtype_id="1">
                        <const loc="p,323,60,323,65" name="3&apos;h2" dtype_id="6"/>
                        <varref loc="p,323,45,323,55" name="inst_14_12" dtype_id="6"/>
                      </eq>
                      <varref loc="p,323,9,323,29" name="inst_14_12_equal_010" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,324,41,324,43" dtype_id="1">
                      <eq loc="p,324,57,324,59" dtype_id="1">
                        <const loc="p,324,60,324,65" name="3&apos;h3" dtype_id="6"/>
                        <varref loc="p,324,45,324,55" name="inst_14_12" dtype_id="6"/>
                      </eq>
                      <varref loc="p,324,9,324,29" name="inst_14_12_equal_011" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,325,41,325,43" dtype_id="1">
                      <eq loc="p,325,57,325,59" dtype_id="1">
                        <const loc="p,325,60,325,65" name="3&apos;h4" dtype_id="6"/>
                        <varref loc="p,325,45,325,55" name="inst_14_12" dtype_id="6"/>
                      </eq>
                      <varref loc="p,325,9,325,29" name="inst_14_12_equal_100" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,326,41,326,43" dtype_id="1">
                      <eq loc="p,326,57,326,59" dtype_id="1">
                        <const loc="p,326,60,326,65" name="3&apos;h5" dtype_id="6"/>
                        <varref loc="p,326,45,326,55" name="inst_14_12" dtype_id="6"/>
                      </eq>
                      <varref loc="p,326,9,326,29" name="inst_14_12_equal_101" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,327,41,327,43" dtype_id="1">
                      <eq loc="p,327,57,327,59" dtype_id="1">
                        <const loc="p,327,60,327,65" name="3&apos;h6" dtype_id="6"/>
                        <varref loc="p,327,45,327,55" name="inst_14_12" dtype_id="6"/>
                      </eq>
                      <varref loc="p,327,9,327,29" name="inst_14_12_equal_110" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,328,41,328,43" dtype_id="1">
                      <eq loc="p,328,57,328,59" dtype_id="1">
                        <const loc="p,328,60,328,65" name="3&apos;h7" dtype_id="6"/>
                        <varref loc="p,328,45,328,55" name="inst_14_12" dtype_id="6"/>
                      </eq>
                      <varref loc="p,328,9,328,29" name="inst_14_12_equal_111" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,330,41,330,43" dtype_id="1">
                      <eq loc="p,330,57,330,59" dtype_id="1">
                        <const loc="p,330,60,330,69" name="7&apos;h3" dtype_id="7"/>
                        <varref loc="p,330,45,330,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,330,9,330,31" name="inst_6_0_equal_0000011" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,331,41,331,43" dtype_id="1">
                      <eq loc="p,331,57,331,59" dtype_id="1">
                        <const loc="p,331,60,331,69" name="7&apos;hf" dtype_id="7"/>
                        <varref loc="p,331,45,331,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,331,9,331,31" name="inst_6_0_equal_0001111" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,332,41,332,43" dtype_id="1">
                      <eq loc="p,332,57,332,59" dtype_id="1">
                        <const loc="p,332,60,332,69" name="7&apos;h13" dtype_id="7"/>
                        <varref loc="p,332,45,332,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,332,9,332,31" name="inst_6_0_equal_0010011" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,333,41,333,43" dtype_id="1">
                      <eq loc="p,333,57,333,59" dtype_id="1">
                        <const loc="p,333,60,333,69" name="7&apos;h17" dtype_id="7"/>
                        <varref loc="p,333,45,333,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,333,9,333,31" name="inst_6_0_equal_0010111" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,334,41,334,43" dtype_id="1">
                      <eq loc="p,334,57,334,59" dtype_id="1">
                        <const loc="p,334,60,334,69" name="7&apos;h23" dtype_id="7"/>
                        <varref loc="p,334,45,334,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,334,9,334,31" name="inst_6_0_equal_0100011" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,335,41,335,43" dtype_id="1">
                      <eq loc="p,335,57,335,59" dtype_id="1">
                        <const loc="p,335,60,335,69" name="7&apos;h33" dtype_id="7"/>
                        <varref loc="p,335,45,335,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,335,9,335,31" name="inst_6_0_equal_0110011" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,336,41,336,43" dtype_id="1">
                      <eq loc="p,336,57,336,59" dtype_id="1">
                        <const loc="p,336,60,336,69" name="7&apos;h37" dtype_id="7"/>
                        <varref loc="p,336,45,336,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,336,9,336,31" name="inst_6_0_equal_0110111" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,337,41,337,43" dtype_id="1">
                      <eq loc="p,337,57,337,59" dtype_id="1">
                        <const loc="p,337,60,337,69" name="7&apos;h63" dtype_id="7"/>
                        <varref loc="p,337,45,337,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,337,9,337,31" name="inst_6_0_equal_1100011" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,338,41,338,43" dtype_id="1">
                      <eq loc="p,338,57,338,59" dtype_id="1">
                        <const loc="p,338,60,338,69" name="7&apos;h67" dtype_id="7"/>
                        <varref loc="p,338,45,338,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,338,9,338,31" name="inst_6_0_equal_1100111" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,339,41,339,43" dtype_id="1">
                      <eq loc="p,339,57,339,59" dtype_id="1">
                        <const loc="p,339,60,339,69" name="7&apos;h6f" dtype_id="7"/>
                        <varref loc="p,339,45,339,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,339,9,339,31" name="inst_6_0_equal_1101111" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,340,41,340,43" dtype_id="1">
                      <eq loc="p,340,57,340,59" dtype_id="1">
                        <const loc="p,340,60,340,69" name="7&apos;h73" dtype_id="7"/>
                        <varref loc="p,340,45,340,53" name="inst_6_0" dtype_id="7"/>
                      </eq>
                      <varref loc="p,340,9,340,31" name="inst_6_0_equal_1110011" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,342,41,342,43" dtype_id="1">
                      <eq loc="p,342,57,342,59" dtype_id="1">
                        <const loc="p,342,60,342,74" name="12&apos;h0" dtype_id="10"/>
                        <varref loc="p,342,45,342,55" name="inst_31_20" dtype_id="10"/>
                      </eq>
                      <varref loc="p,342,9,342,38" name="inst_31_20_equal_000000000000" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,343,41,343,43" dtype_id="1">
                      <eq loc="p,343,57,343,59" dtype_id="1">
                        <const loc="p,343,60,343,74" name="12&apos;h1" dtype_id="10"/>
                        <varref loc="p,343,45,343,55" name="inst_31_20" dtype_id="10"/>
                      </eq>
                      <varref loc="p,343,9,343,38" name="inst_31_20_equal_000000000001" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="p,276,16,276,21">
                <assigndly loc="p,278,41,278,43" dtype_id="1">
                  <const loc="p,278,44,278,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,278,9,278,30" name="inst_31_28_equal_0000" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,280,41,280,43" dtype_id="1">
                  <const loc="p,280,44,280,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,280,9,280,31" name="inst_19_15_equal_00000" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,282,41,282,43" dtype_id="1">
                  <const loc="p,282,44,282,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,282,9,282,30" name="inst_11_7_equal_00000" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,284,41,284,43" dtype_id="1">
                  <const loc="p,284,44,284,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,284,9,284,33" name="inst_31_25_equal_0000000" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,285,41,285,43" dtype_id="1">
                  <const loc="p,285,44,285,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,285,9,285,33" name="inst_31_25_equal_0100000" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,287,41,287,43" dtype_id="1">
                  <const loc="p,287,44,287,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,287,9,287,29" name="inst_14_12_equal_000" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,288,41,288,43" dtype_id="1">
                  <const loc="p,288,44,288,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,288,9,288,29" name="inst_14_12_equal_001" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,289,41,289,43" dtype_id="1">
                  <const loc="p,289,44,289,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,289,9,289,29" name="inst_14_12_equal_010" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,290,41,290,43" dtype_id="1">
                  <const loc="p,290,44,290,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,290,9,290,29" name="inst_14_12_equal_011" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,291,41,291,43" dtype_id="1">
                  <const loc="p,291,44,291,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,291,9,291,29" name="inst_14_12_equal_100" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,292,41,292,43" dtype_id="1">
                  <const loc="p,292,44,292,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,292,9,292,29" name="inst_14_12_equal_101" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,293,41,293,43" dtype_id="1">
                  <const loc="p,293,44,293,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,293,9,293,29" name="inst_14_12_equal_110" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,294,41,294,43" dtype_id="1">
                  <const loc="p,294,44,294,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,294,9,294,29" name="inst_14_12_equal_111" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,296,41,296,43" dtype_id="1">
                  <const loc="p,296,44,296,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,296,9,296,31" name="inst_6_0_equal_0000011" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,297,41,297,43" dtype_id="1">
                  <const loc="p,297,44,297,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,297,9,297,31" name="inst_6_0_equal_0001111" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,298,41,298,43" dtype_id="1">
                  <const loc="p,298,44,298,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,298,9,298,31" name="inst_6_0_equal_0010011" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,299,41,299,43" dtype_id="1">
                  <const loc="p,299,44,299,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,299,9,299,31" name="inst_6_0_equal_0010111" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,300,41,300,43" dtype_id="1">
                  <const loc="p,300,44,300,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,300,9,300,31" name="inst_6_0_equal_0100011" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,301,41,301,43" dtype_id="1">
                  <const loc="p,301,44,301,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,301,9,301,31" name="inst_6_0_equal_0110011" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,302,41,302,43" dtype_id="1">
                  <const loc="p,302,44,302,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,302,9,302,31" name="inst_6_0_equal_0110111" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,303,41,303,43" dtype_id="1">
                  <const loc="p,303,44,303,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,303,9,303,31" name="inst_6_0_equal_1100011" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,304,41,304,43" dtype_id="1">
                  <const loc="p,304,44,304,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,304,9,304,31" name="inst_6_0_equal_1100111" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,305,41,305,43" dtype_id="1">
                  <const loc="p,305,44,305,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,305,9,305,31" name="inst_6_0_equal_1101111" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,306,41,306,43" dtype_id="1">
                  <const loc="p,306,44,306,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,306,9,306,31" name="inst_6_0_equal_1110011" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,308,41,308,43" dtype_id="1">
                  <const loc="p,308,44,308,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,308,9,308,38" name="inst_31_20_equal_000000000000" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,309,41,309,43" dtype_id="1">
                  <const loc="p,309,44,309,45" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,309,9,309,38" name="inst_31_20_equal_000000000001" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="p,348,1,348,7">
        <sentree loc="p,348,8,348,9">
          <senitem loc="p,348,10,348,17" edgeType="POS">
            <varref loc="p,348,18,348,22" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="p,348,26,348,33" edgeType="NEG">
            <varref loc="p,348,34,348,39" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="p,348,41,348,46">
          <if loc="p,349,5,349,7">
            <or loc="p,349,15,349,17" dtype_id="1">
              <not loc="p,349,8,349,9" dtype_id="1">
                <varref loc="p,349,9,349,14" name="hrstn" dtype_id="1"/>
              </not>
              <varref loc="p,349,18,349,31" name="ifu_dec_stall" dtype_id="1"/>
            </or>
            <begin>
              <begin loc="p,349,33,349,38">
                <assigndly loc="p,350,25,350,27" dtype_id="1">
                  <const loc="p,350,33,350,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,350,9,350,16" name="dec_lui" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,351,25,351,27" dtype_id="1">
                  <const loc="p,351,33,351,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,351,9,351,18" name="dec_auipc" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,352,25,352,27" dtype_id="1">
                  <const loc="p,352,33,352,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,352,9,352,16" name="dec_jal" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,353,25,353,27" dtype_id="1">
                  <const loc="p,353,33,353,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,353,9,353,17" name="dec_jalr" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,354,25,354,27" dtype_id="1">
                  <const loc="p,354,33,354,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,354,9,354,16" name="dec_beq" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,355,25,355,27" dtype_id="1">
                  <const loc="p,355,33,355,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,355,9,355,16" name="dec_bne" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,356,25,356,27" dtype_id="1">
                  <const loc="p,356,33,356,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,356,9,356,16" name="dec_blt" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,357,25,357,27" dtype_id="1">
                  <const loc="p,357,33,357,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,357,9,357,16" name="dec_bge" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,358,25,358,27" dtype_id="1">
                  <const loc="p,358,33,358,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,358,9,358,17" name="dec_bltu" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,359,25,359,27" dtype_id="1">
                  <const loc="p,359,33,359,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,359,9,359,17" name="dec_bgeu" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,360,25,360,27" dtype_id="1">
                  <const loc="p,360,33,360,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,360,9,360,15" name="dec_lb" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,361,25,361,27" dtype_id="1">
                  <const loc="p,361,33,361,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,361,9,361,15" name="dec_lh" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,362,25,362,27" dtype_id="1">
                  <const loc="p,362,33,362,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,362,9,362,15" name="dec_lw" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,363,25,363,27" dtype_id="1">
                  <const loc="p,363,33,363,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,363,9,363,16" name="dec_lbu" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,364,25,364,27" dtype_id="1">
                  <const loc="p,364,33,364,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,364,9,364,16" name="dec_lhu" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,365,25,365,27" dtype_id="1">
                  <const loc="p,365,33,365,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,365,9,365,15" name="dec_sb" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,366,25,366,27" dtype_id="1">
                  <const loc="p,366,33,366,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,366,9,366,15" name="dec_sh" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,367,25,367,27" dtype_id="1">
                  <const loc="p,367,33,367,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,367,9,367,15" name="dec_sw" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,368,25,368,27" dtype_id="1">
                  <const loc="p,368,33,368,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,368,9,368,17" name="dec_addi" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,369,25,369,27" dtype_id="1">
                  <const loc="p,369,33,369,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,369,9,369,17" name="dec_slti" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,370,25,370,27" dtype_id="1">
                  <const loc="p,370,33,370,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,370,9,370,18" name="dec_sltiu" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,371,25,371,27" dtype_id="1">
                  <const loc="p,371,33,371,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,371,9,371,17" name="dec_xori" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,372,25,372,27" dtype_id="1">
                  <const loc="p,372,33,372,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,372,9,372,16" name="dec_ori" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,373,25,373,27" dtype_id="1">
                  <const loc="p,373,33,373,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,373,9,373,17" name="dec_andi" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,374,25,374,27" dtype_id="1">
                  <const loc="p,374,33,374,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,374,9,374,17" name="dec_slli" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,375,25,375,27" dtype_id="1">
                  <const loc="p,375,33,375,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,375,9,375,17" name="dec_srli" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,376,25,376,27" dtype_id="1">
                  <const loc="p,376,33,376,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,376,9,376,17" name="dec_srai" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,377,25,377,27" dtype_id="1">
                  <const loc="p,377,33,377,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,377,9,377,16" name="dec_add" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,378,25,378,27" dtype_id="1">
                  <const loc="p,378,33,378,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,378,9,378,16" name="dec_sub" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,379,25,379,27" dtype_id="1">
                  <const loc="p,379,33,379,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,379,9,379,16" name="dec_sll" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,380,25,380,27" dtype_id="1">
                  <const loc="p,380,33,380,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,380,9,380,16" name="dec_slt" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,381,25,381,27" dtype_id="1">
                  <const loc="p,381,33,381,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,381,9,381,17" name="dec_sltu" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,382,25,382,27" dtype_id="1">
                  <const loc="p,382,33,382,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,382,9,382,16" name="dec_xor" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,383,25,383,27" dtype_id="1">
                  <const loc="p,383,33,383,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,383,9,383,16" name="dec_srl" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,384,25,384,27" dtype_id="1">
                  <const loc="p,384,33,384,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,384,9,384,16" name="dec_sra" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,385,25,385,27" dtype_id="1">
                  <const loc="p,385,33,385,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,385,9,385,15" name="dec_or" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,386,25,386,27" dtype_id="1">
                  <const loc="p,386,33,386,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,386,9,386,16" name="dec_and" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,387,25,387,27" dtype_id="1">
                  <const loc="p,387,33,387,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,387,9,387,18" name="dec_fence" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,388,25,388,27" dtype_id="1">
                  <const loc="p,388,33,388,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,388,9,388,20" name="dec_fence_i" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,389,25,389,27" dtype_id="1">
                  <const loc="p,389,33,389,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,389,9,389,18" name="dec_ecall" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,390,25,390,27" dtype_id="1">
                  <const loc="p,390,33,390,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,390,9,390,19" name="dec_ebreak" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,391,25,391,27" dtype_id="1">
                  <const loc="p,391,33,391,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,391,9,391,18" name="dec_csrrw" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,392,25,392,27" dtype_id="1">
                  <const loc="p,392,33,392,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,392,9,392,18" name="dec_csrrs" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,393,25,393,27" dtype_id="1">
                  <const loc="p,393,33,393,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,393,9,393,18" name="dec_csrrc" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,394,25,394,27" dtype_id="1">
                  <const loc="p,394,33,394,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,394,9,394,19" name="dec_csrrwi" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,395,25,395,27" dtype_id="1">
                  <const loc="p,395,33,395,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,395,9,395,19" name="dec_csrrsi" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,396,25,396,27" dtype_id="1">
                  <const loc="p,396,33,396,34" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,396,9,396,19" name="dec_csrrci" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="p,397,14,397,16">
                <eq loc="p,397,27,397,29" dtype_id="1">
                  <const loc="p,397,30,397,31" name="4&apos;h4" dtype_id="14"/>
                  <varref loc="p,397,17,397,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="p,397,33,397,38">
                    <assigndly loc="p,398,25,398,27" dtype_id="1">
                      <varref loc="p,398,33,398,40" name="mid_lui" dtype_id="1"/>
                      <varref loc="p,398,9,398,16" name="dec_lui" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,399,25,399,27" dtype_id="1">
                      <varref loc="p,399,33,399,42" name="mid_auipc" dtype_id="1"/>
                      <varref loc="p,399,9,399,18" name="dec_auipc" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,400,25,400,27" dtype_id="1">
                      <varref loc="p,400,33,400,40" name="mid_jal" dtype_id="1"/>
                      <varref loc="p,400,9,400,16" name="dec_jal" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,401,25,401,27" dtype_id="1">
                      <varref loc="p,401,33,401,41" name="mid_jalr" dtype_id="1"/>
                      <varref loc="p,401,9,401,17" name="dec_jalr" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,402,25,402,27" dtype_id="1">
                      <varref loc="p,402,33,402,40" name="mid_beq" dtype_id="1"/>
                      <varref loc="p,402,9,402,16" name="dec_beq" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,403,25,403,27" dtype_id="1">
                      <varref loc="p,403,33,403,40" name="mid_bne" dtype_id="1"/>
                      <varref loc="p,403,9,403,16" name="dec_bne" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,404,25,404,27" dtype_id="1">
                      <varref loc="p,404,33,404,40" name="mid_blt" dtype_id="1"/>
                      <varref loc="p,404,9,404,16" name="dec_blt" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,405,25,405,27" dtype_id="1">
                      <varref loc="p,405,33,405,40" name="mid_bge" dtype_id="1"/>
                      <varref loc="p,405,9,405,16" name="dec_bge" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,406,25,406,27" dtype_id="1">
                      <varref loc="p,406,33,406,41" name="mid_bltu" dtype_id="1"/>
                      <varref loc="p,406,9,406,17" name="dec_bltu" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,407,25,407,27" dtype_id="1">
                      <varref loc="p,407,33,407,41" name="mid_bgeu" dtype_id="1"/>
                      <varref loc="p,407,9,407,17" name="dec_bgeu" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,408,25,408,27" dtype_id="1">
                      <varref loc="p,408,33,408,39" name="mid_lb" dtype_id="1"/>
                      <varref loc="p,408,9,408,15" name="dec_lb" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,409,25,409,27" dtype_id="1">
                      <varref loc="p,409,33,409,39" name="mid_lh" dtype_id="1"/>
                      <varref loc="p,409,9,409,15" name="dec_lh" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,410,25,410,27" dtype_id="1">
                      <varref loc="p,410,33,410,39" name="mid_lw" dtype_id="1"/>
                      <varref loc="p,410,9,410,15" name="dec_lw" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,411,25,411,27" dtype_id="1">
                      <varref loc="p,411,33,411,40" name="mid_lbu" dtype_id="1"/>
                      <varref loc="p,411,9,411,16" name="dec_lbu" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,412,25,412,27" dtype_id="1">
                      <varref loc="p,412,33,412,40" name="mid_lhu" dtype_id="1"/>
                      <varref loc="p,412,9,412,16" name="dec_lhu" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,413,25,413,27" dtype_id="1">
                      <varref loc="p,413,33,413,39" name="mid_sb" dtype_id="1"/>
                      <varref loc="p,413,9,413,15" name="dec_sb" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,414,25,414,27" dtype_id="1">
                      <varref loc="p,414,33,414,39" name="mid_sh" dtype_id="1"/>
                      <varref loc="p,414,9,414,15" name="dec_sh" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,415,25,415,27" dtype_id="1">
                      <varref loc="p,415,33,415,39" name="mid_sw" dtype_id="1"/>
                      <varref loc="p,415,9,415,15" name="dec_sw" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,416,25,416,27" dtype_id="1">
                      <varref loc="p,416,33,416,41" name="mid_addi" dtype_id="1"/>
                      <varref loc="p,416,9,416,17" name="dec_addi" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,417,25,417,27" dtype_id="1">
                      <varref loc="p,417,33,417,41" name="mid_slti" dtype_id="1"/>
                      <varref loc="p,417,9,417,17" name="dec_slti" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,418,25,418,27" dtype_id="1">
                      <varref loc="p,418,33,418,42" name="mid_sltiu" dtype_id="1"/>
                      <varref loc="p,418,9,418,18" name="dec_sltiu" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,419,25,419,27" dtype_id="1">
                      <varref loc="p,419,33,419,41" name="mid_xori" dtype_id="1"/>
                      <varref loc="p,419,9,419,17" name="dec_xori" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,420,25,420,27" dtype_id="1">
                      <varref loc="p,420,33,420,40" name="mid_ori" dtype_id="1"/>
                      <varref loc="p,420,9,420,16" name="dec_ori" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,421,25,421,27" dtype_id="1">
                      <varref loc="p,421,33,421,41" name="mid_andi" dtype_id="1"/>
                      <varref loc="p,421,9,421,17" name="dec_andi" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,422,25,422,27" dtype_id="1">
                      <varref loc="p,422,33,422,41" name="mid_slli" dtype_id="1"/>
                      <varref loc="p,422,9,422,17" name="dec_slli" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,423,25,423,27" dtype_id="1">
                      <varref loc="p,423,33,423,41" name="mid_srli" dtype_id="1"/>
                      <varref loc="p,423,9,423,17" name="dec_srli" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,424,25,424,27" dtype_id="1">
                      <varref loc="p,424,33,424,41" name="mid_srai" dtype_id="1"/>
                      <varref loc="p,424,9,424,17" name="dec_srai" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,425,25,425,27" dtype_id="1">
                      <varref loc="p,425,33,425,40" name="mid_add" dtype_id="1"/>
                      <varref loc="p,425,9,425,16" name="dec_add" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,426,25,426,27" dtype_id="1">
                      <varref loc="p,426,33,426,40" name="mid_sub" dtype_id="1"/>
                      <varref loc="p,426,9,426,16" name="dec_sub" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,427,25,427,27" dtype_id="1">
                      <varref loc="p,427,33,427,40" name="mid_sll" dtype_id="1"/>
                      <varref loc="p,427,9,427,16" name="dec_sll" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,428,25,428,27" dtype_id="1">
                      <varref loc="p,428,33,428,40" name="mid_slt" dtype_id="1"/>
                      <varref loc="p,428,9,428,16" name="dec_slt" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,429,25,429,27" dtype_id="1">
                      <varref loc="p,429,33,429,41" name="mid_sltu" dtype_id="1"/>
                      <varref loc="p,429,9,429,17" name="dec_sltu" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,430,25,430,27" dtype_id="1">
                      <varref loc="p,430,33,430,40" name="mid_xor" dtype_id="1"/>
                      <varref loc="p,430,9,430,16" name="dec_xor" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,431,25,431,27" dtype_id="1">
                      <varref loc="p,431,33,431,40" name="mid_srl" dtype_id="1"/>
                      <varref loc="p,431,9,431,16" name="dec_srl" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,432,25,432,27" dtype_id="1">
                      <varref loc="p,432,33,432,40" name="mid_sra" dtype_id="1"/>
                      <varref loc="p,432,9,432,16" name="dec_sra" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,433,25,433,27" dtype_id="1">
                      <varref loc="p,433,33,433,39" name="mid_or" dtype_id="1"/>
                      <varref loc="p,433,9,433,15" name="dec_or" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,434,25,434,27" dtype_id="1">
                      <varref loc="p,434,33,434,40" name="mid_and" dtype_id="1"/>
                      <varref loc="p,434,9,434,16" name="dec_and" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,435,25,435,27" dtype_id="1">
                      <varref loc="p,435,33,435,42" name="mid_fence" dtype_id="1"/>
                      <varref loc="p,435,9,435,18" name="dec_fence" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,436,25,436,27" dtype_id="1">
                      <varref loc="p,436,33,436,44" name="mid_fence_i" dtype_id="1"/>
                      <varref loc="p,436,9,436,20" name="dec_fence_i" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,437,25,437,27" dtype_id="1">
                      <varref loc="p,437,33,437,42" name="mid_ecall" dtype_id="1"/>
                      <varref loc="p,437,9,437,18" name="dec_ecall" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,438,25,438,27" dtype_id="1">
                      <varref loc="p,438,33,438,43" name="mid_ebreak" dtype_id="1"/>
                      <varref loc="p,438,9,438,19" name="dec_ebreak" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,439,25,439,27" dtype_id="1">
                      <varref loc="p,439,33,439,42" name="mid_csrrw" dtype_id="1"/>
                      <varref loc="p,439,9,439,18" name="dec_csrrw" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,440,25,440,27" dtype_id="1">
                      <varref loc="p,440,33,440,42" name="mid_csrrs" dtype_id="1"/>
                      <varref loc="p,440,9,440,18" name="dec_csrrs" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,441,25,441,27" dtype_id="1">
                      <varref loc="p,441,33,441,42" name="mid_csrrc" dtype_id="1"/>
                      <varref loc="p,441,9,441,18" name="dec_csrrc" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,442,25,442,27" dtype_id="1">
                      <varref loc="p,442,33,442,43" name="mid_csrrwi" dtype_id="1"/>
                      <varref loc="p,442,9,442,19" name="dec_csrrwi" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,443,25,443,27" dtype_id="1">
                      <varref loc="p,443,33,443,43" name="mid_csrrsi" dtype_id="1"/>
                      <varref loc="p,443,9,443,19" name="dec_csrrsi" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,444,25,444,27" dtype_id="1">
                      <varref loc="p,444,33,444,43" name="mid_csrrci" dtype_id="1"/>
                      <varref loc="p,444,9,444,19" name="dec_csrrci" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="p,449,1,449,7">
        <sentree loc="p,449,8,449,9">
          <senitem loc="p,449,10,449,17" edgeType="POS">
            <varref loc="p,449,18,449,22" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="p,449,24,449,29">
          <if loc="p,450,5,450,7">
            <or loc="p,450,15,450,17" dtype_id="1">
              <not loc="p,450,8,450,9" dtype_id="1">
                <varref loc="p,450,9,450,14" name="hrstn" dtype_id="1"/>
              </not>
              <varref loc="p,450,18,450,31" name="ifu_dec_stall" dtype_id="1"/>
            </or>
            <begin>
              <begin loc="p,450,33,450,38">
                <assigndly loc="p,451,25,451,27" dtype_id="9">
                  <const loc="p,451,29,451,30" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="p,451,9,451,16" name="dec_rs2" dtype_id="9"/>
                </assigndly>
                <assigndly loc="p,452,25,452,27" dtype_id="9">
                  <const loc="p,452,29,452,30" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="p,452,9,452,16" name="dec_rs1" dtype_id="9"/>
                </assigndly>
                <assigndly loc="p,453,25,453,27" dtype_id="9">
                  <const loc="p,453,29,453,30" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="p,453,9,453,15" name="dec_rd" dtype_id="9"/>
                </assigndly>
                <assigndly loc="p,454,25,454,27" dtype_id="10">
                  <const loc="p,454,29,454,30" name="12&apos;h0" dtype_id="10"/>
                  <varref loc="p,454,9,454,23" name="dec_imm_type_i" dtype_id="10"/>
                </assigndly>
                <assigndly loc="p,455,25,455,27" dtype_id="10">
                  <const loc="p,455,29,455,30" name="12&apos;h0" dtype_id="10"/>
                  <varref loc="p,455,9,455,23" name="dec_imm_type_s" dtype_id="10"/>
                </assigndly>
                <assigndly loc="p,456,25,456,27" dtype_id="11">
                  <const loc="p,456,29,456,30" name="13&apos;h0" dtype_id="11"/>
                  <varref loc="p,456,9,456,23" name="dec_imm_type_b" dtype_id="11"/>
                </assigndly>
                <assigndly loc="p,457,25,457,27" dtype_id="12">
                  <const loc="p,457,29,457,30" name="20&apos;h0" dtype_id="12"/>
                  <varref loc="p,457,9,457,23" name="dec_imm_type_u" dtype_id="12"/>
                </assigndly>
                <assigndly loc="p,458,25,458,27" dtype_id="13">
                  <const loc="p,458,29,458,30" name="21&apos;h0" dtype_id="13"/>
                  <varref loc="p,458,9,458,23" name="dec_imm_type_j" dtype_id="13"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="p,459,14,459,16">
                <eq loc="p,459,27,459,29" dtype_id="1">
                  <const loc="p,459,30,459,31" name="4&apos;h4" dtype_id="14"/>
                  <varref loc="p,459,17,459,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="p,459,33,459,38">
                    <assigndly loc="p,460,25,460,27" dtype_id="9">
                      <sel loc="p,460,35,460,36" dtype_id="9">
                        <varref loc="p,460,28,460,35" name="inst_in" dtype_id="5"/>
                        <const loc="p,460,39,460,41" name="5&apos;h14" dtype_id="20"/>
                        <const loc="p,460,36,460,38" name="32&apos;h5" dtype_id="5"/>
                      </sel>
                      <varref loc="p,460,9,460,16" name="dec_rs2" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="p,461,25,461,27" dtype_id="9">
                      <sel loc="p,461,35,461,36" dtype_id="9">
                        <varref loc="p,461,28,461,35" name="inst_in" dtype_id="5"/>
                        <const loc="p,461,39,461,41" name="5&apos;hf" dtype_id="20"/>
                        <const loc="p,461,36,461,38" name="32&apos;h5" dtype_id="5"/>
                      </sel>
                      <varref loc="p,461,9,461,16" name="dec_rs1" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="p,462,25,462,27" dtype_id="9">
                      <sel loc="p,462,35,462,36" dtype_id="9">
                        <varref loc="p,462,28,462,35" name="inst_in" dtype_id="5"/>
                        <const loc="p,462,39,462,40" name="5&apos;h7" dtype_id="20"/>
                        <const loc="p,462,36,462,38" name="32&apos;h5" dtype_id="5"/>
                      </sel>
                      <varref loc="p,462,9,462,15" name="dec_rd" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="p,463,25,463,27" dtype_id="10">
                      <sel loc="p,463,35,463,36" dtype_id="10">
                        <varref loc="p,463,28,463,35" name="inst_in" dtype_id="5"/>
                        <const loc="p,463,39,463,41" name="5&apos;h14" dtype_id="20"/>
                        <const loc="p,463,36,463,38" name="32&apos;hc" dtype_id="5"/>
                      </sel>
                      <varref loc="p,463,9,463,23" name="dec_imm_type_i" dtype_id="10"/>
                    </assigndly>
                    <assigndly loc="p,464,25,464,27" dtype_id="10">
                      <concat loc="p,464,43,464,44" dtype_id="10">
                        <sel loc="p,464,36,464,37" dtype_id="7">
                          <varref loc="p,464,29,464,36" name="inst_in" dtype_id="5"/>
                          <const loc="p,464,40,464,42" name="5&apos;h19" dtype_id="20"/>
                          <const loc="p,464,37,464,39" name="32&apos;h7" dtype_id="5"/>
                        </sel>
                        <sel loc="p,464,52,464,53" dtype_id="9">
                          <varref loc="p,464,45,464,52" name="inst_in" dtype_id="5"/>
                          <const loc="p,464,56,464,57" name="5&apos;h7" dtype_id="20"/>
                          <const loc="p,464,53,464,55" name="32&apos;h5" dtype_id="5"/>
                        </sel>
                      </concat>
                      <varref loc="p,464,9,464,23" name="dec_imm_type_s" dtype_id="10"/>
                    </assigndly>
                    <assigndly loc="p,465,25,465,27" dtype_id="11">
                      <concat loc="p,465,83,465,84" dtype_id="11">
                        <sel loc="p,465,36,465,37" dtype_id="1">
                          <varref loc="p,465,29,465,36" name="inst_in" dtype_id="5"/>
                          <const loc="p,465,37,465,39" name="5&apos;h1f" dtype_id="20"/>
                          <const loc="p,465,36,465,37" name="32&apos;h1" dtype_id="5"/>
                        </sel>
                        <concat loc="p,465,68,465,69" dtype_id="10">
                          <sel loc="p,465,49,465,50" dtype_id="1">
                            <varref loc="p,465,42,465,49" name="inst_in" dtype_id="5"/>
                            <const loc="p,465,50,465,51" name="5&apos;h7" dtype_id="20"/>
                            <const loc="p,465,49,465,50" name="32&apos;h1" dtype_id="5"/>
                          </sel>
                          <concat loc="p,465,52,465,53" dtype_id="22">
                            <sel loc="p,465,61,465,62" dtype_id="23">
                              <varref loc="p,465,54,465,61" name="inst_in" dtype_id="5"/>
                              <const loc="p,465,65,465,67" name="5&apos;h19" dtype_id="20"/>
                              <const loc="p,465,62,465,64" name="32&apos;h6" dtype_id="5"/>
                            </sel>
                            <concat loc="p,465,40,465,41" dtype_id="9">
                              <sel loc="p,465,77,465,78" dtype_id="14">
                                <varref loc="p,465,70,465,77" name="inst_in" dtype_id="5"/>
                                <const loc="p,465,81,465,82" name="5&apos;h8" dtype_id="20"/>
                                <const loc="p,465,78,465,80" name="32&apos;h4" dtype_id="5"/>
                              </sel>
                              <const loc="p,465,85,465,89" name="1&apos;h0" dtype_id="1"/>
                            </concat>
                          </concat>
                        </concat>
                      </concat>
                      <varref loc="p,465,9,465,23" name="dec_imm_type_b" dtype_id="11"/>
                    </assigndly>
                    <assigndly loc="p,466,25,466,27" dtype_id="12">
                      <sel loc="p,466,35,466,36" dtype_id="12">
                        <varref loc="p,466,28,466,35" name="inst_in" dtype_id="5"/>
                        <const loc="p,466,39,466,41" name="5&apos;hc" dtype_id="20"/>
                        <const loc="p,466,36,466,38" name="32&apos;h14" dtype_id="5"/>
                      </sel>
                      <varref loc="p,466,9,466,23" name="dec_imm_type_u" dtype_id="12"/>
                    </assigndly>
                    <assigndly loc="p,467,25,467,27" dtype_id="13">
                      <concat loc="p,467,85,467,86" dtype_id="13">
                        <sel loc="p,467,36,467,37" dtype_id="1">
                          <varref loc="p,467,29,467,36" name="inst_in" dtype_id="5"/>
                          <const loc="p,467,37,467,39" name="5&apos;h1f" dtype_id="20"/>
                          <const loc="p,467,36,467,37" name="32&apos;h1" dtype_id="5"/>
                        </sel>
                        <concat loc="p,467,69,467,70" dtype_id="12">
                          <sel loc="p,467,49,467,50" dtype_id="16">
                            <varref loc="p,467,42,467,49" name="inst_in" dtype_id="5"/>
                            <const loc="p,467,53,467,55" name="5&apos;hc" dtype_id="20"/>
                            <const loc="p,467,50,467,52" name="32&apos;h8" dtype_id="5"/>
                          </sel>
                          <concat loc="p,467,56,467,57" dtype_id="10">
                            <sel loc="p,467,65,467,66" dtype_id="1">
                              <varref loc="p,467,58,467,65" name="inst_in" dtype_id="5"/>
                              <const loc="p,467,66,467,68" name="5&apos;h14" dtype_id="20"/>
                              <const loc="p,467,65,467,66" name="32&apos;h1" dtype_id="5"/>
                            </sel>
                            <concat loc="p,467,40,467,41" dtype_id="22">
                              <sel loc="p,467,78,467,79" dtype_id="24">
                                <varref loc="p,467,71,467,78" name="inst_in" dtype_id="5"/>
                                <const loc="p,467,82,467,84" name="5&apos;h15" dtype_id="20"/>
                                <const loc="p,467,79,467,81" name="32&apos;ha" dtype_id="5"/>
                              </sel>
                              <const loc="p,467,87,467,91" name="1&apos;h0" dtype_id="1"/>
                            </concat>
                          </concat>
                        </concat>
                      </concat>
                      <varref loc="p,467,9,467,23" name="dec_imm_type_j" dtype_id="13"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="p,472,1,472,7">
        <sentree loc="p,472,8,472,9">
          <senitem loc="p,472,10,472,17" edgeType="POS">
            <varref loc="p,472,18,472,22" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="p,472,24,472,29">
          <if loc="p,473,5,473,7">
            <or loc="p,473,15,473,17" dtype_id="1">
              <not loc="p,473,8,473,9" dtype_id="1">
                <varref loc="p,473,9,473,14" name="hrstn" dtype_id="1"/>
              </not>
              <varref loc="p,473,18,473,31" name="ifu_dec_stall" dtype_id="1"/>
            </or>
            <begin>
              <begin loc="p,473,33,473,38">
                <assigndly loc="p,474,25,474,27" dtype_id="1">
                  <const loc="p,474,29,474,30" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,474,9,474,21" name="dec_upper_en" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,475,25,475,27" dtype_id="1">
                  <const loc="p,475,29,475,30" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,475,9,475,19" name="dec_imm_en" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,476,25,476,27" dtype_id="1">
                  <const loc="p,476,29,476,30" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,476,9,476,19" name="dec_reg_en" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,477,25,477,27" dtype_id="1">
                  <const loc="p,477,29,477,30" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,477,9,477,20" name="dec_jump_en" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,478,25,478,27" dtype_id="1">
                  <const loc="p,478,29,478,30" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,478,9,478,22" name="dec_branch_en" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,479,25,479,27" dtype_id="1">
                  <const loc="p,479,29,479,30" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,479,9,479,20" name="dec_load_en" dtype_id="1"/>
                </assigndly>
                <assigndly loc="p,480,25,480,27" dtype_id="1">
                  <const loc="p,480,29,480,30" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="p,480,9,480,21" name="dec_store_en" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="p,481,14,481,16">
                <eq loc="p,481,27,481,29" dtype_id="1">
                  <const loc="p,481,30,481,31" name="4&apos;h4" dtype_id="14"/>
                  <varref loc="p,481,17,481,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="p,481,33,481,38">
                    <assigndly loc="p,482,25,482,27" dtype_id="1">
                      <or loc="p,482,38,482,39" dtype_id="1">
                        <varref loc="p,482,29,482,36" name="mid_lui" dtype_id="1"/>
                        <varref loc="p,482,40,482,49" name="mid_auipc" dtype_id="1"/>
                      </or>
                      <varref loc="p,482,9,482,21" name="dec_upper_en" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,483,25,483,27" dtype_id="1">
                      <or loc="p,484,72,484,73" dtype_id="1">
                        <or loc="p,484,61,484,62" dtype_id="1">
                          <or loc="p,484,49,484,50" dtype_id="1">
                            <or loc="p,484,38,484,39" dtype_id="1">
                              <or loc="p,483,72,483,73" dtype_id="1">
                                <or loc="p,483,61,483,62" dtype_id="1">
                                  <or loc="p,483,49,483,50" dtype_id="1">
                                    <or loc="p,483,38,483,39" dtype_id="1">
                                      <varref loc="p,483,29,483,37" name="mid_addi" dtype_id="1"/>
                                      <varref loc="p,483,40,483,48" name="mid_slti" dtype_id="1"/>
                                    </or>
                                    <varref loc="p,483,51,483,60" name="mid_sltiu" dtype_id="1"/>
                                  </or>
                                  <varref loc="p,483,63,483,71" name="mid_xori" dtype_id="1"/>
                                </or>
                                <varref loc="p,484,29,484,36" name="mid_ori" dtype_id="1"/>
                              </or>
                              <varref loc="p,484,40,484,48" name="mid_andi" dtype_id="1"/>
                            </or>
                            <varref loc="p,484,51,484,59" name="mid_slli" dtype_id="1"/>
                          </or>
                          <varref loc="p,484,63,484,71" name="mid_srli" dtype_id="1"/>
                        </or>
                        <varref loc="p,485,29,485,37" name="mid_srai" dtype_id="1"/>
                      </or>
                      <varref loc="p,483,9,483,19" name="dec_imm_en" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,486,25,486,27" dtype_id="1">
                      <or loc="p,488,38,488,39" dtype_id="1">
                        <or loc="p,487,68,487,69" dtype_id="1">
                          <or loc="p,487,58,487,59" dtype_id="1">
                            <or loc="p,487,48,487,49" dtype_id="1">
                              <or loc="p,487,38,487,39" dtype_id="1">
                                <or loc="p,486,68,486,69" dtype_id="1">
                                  <or loc="p,486,58,486,59" dtype_id="1">
                                    <or loc="p,486,48,486,49" dtype_id="1">
                                      <or loc="p,486,38,486,39" dtype_id="1">
                                        <varref loc="p,486,29,486,36" name="mid_add" dtype_id="1"/>
                                        <varref loc="p,486,40,486,47" name="mid_sub" dtype_id="1"/>
                                      </or>
                                      <varref loc="p,486,50,486,57" name="mid_sll" dtype_id="1"/>
                                    </or>
                                    <varref loc="p,486,60,486,67" name="mid_slt" dtype_id="1"/>
                                  </or>
                                  <varref loc="p,487,29,487,37" name="mid_sltu" dtype_id="1"/>
                                </or>
                                <varref loc="p,487,40,487,47" name="mid_xor" dtype_id="1"/>
                              </or>
                              <varref loc="p,487,50,487,57" name="mid_srl" dtype_id="1"/>
                            </or>
                            <varref loc="p,487,60,487,67" name="mid_sra" dtype_id="1"/>
                          </or>
                          <varref loc="p,488,29,488,35" name="mid_or" dtype_id="1"/>
                        </or>
                        <varref loc="p,488,40,488,47" name="mid_and" dtype_id="1"/>
                      </or>
                      <varref loc="p,486,9,486,19" name="dec_reg_en" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,489,25,489,27" dtype_id="1">
                      <or loc="p,489,38,489,39" dtype_id="1">
                        <varref loc="p,489,29,489,36" name="mid_jal" dtype_id="1"/>
                        <varref loc="p,489,40,489,48" name="mid_jalr" dtype_id="1"/>
                      </or>
                      <varref loc="p,489,9,489,20" name="dec_jump_en" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,490,25,490,27" dtype_id="1">
                      <or loc="p,491,38,491,39" dtype_id="1">
                        <or loc="p,490,68,490,69" dtype_id="1">
                          <or loc="p,490,58,490,59" dtype_id="1">
                            <or loc="p,490,48,490,49" dtype_id="1">
                              <or loc="p,490,38,490,39" dtype_id="1">
                                <varref loc="p,490,29,490,36" name="mid_beq" dtype_id="1"/>
                                <varref loc="p,490,40,490,47" name="mid_bne" dtype_id="1"/>
                              </or>
                              <varref loc="p,490,50,490,57" name="mid_blt" dtype_id="1"/>
                            </or>
                            <varref loc="p,490,60,490,67" name="mid_bge" dtype_id="1"/>
                          </or>
                          <varref loc="p,491,29,491,37" name="mid_bltu" dtype_id="1"/>
                        </or>
                        <varref loc="p,491,40,491,48" name="mid_bgeu" dtype_id="1"/>
                      </or>
                      <varref loc="p,490,9,490,22" name="dec_branch_en" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,492,25,492,27" dtype_id="1">
                      <or loc="p,492,68,492,69" dtype_id="1">
                        <or loc="p,492,58,492,59" dtype_id="1">
                          <or loc="p,492,48,492,49" dtype_id="1">
                            <or loc="p,492,38,492,39" dtype_id="1">
                              <varref loc="p,492,29,492,35" name="mid_lb" dtype_id="1"/>
                              <varref loc="p,492,40,492,46" name="mid_lh" dtype_id="1"/>
                            </or>
                            <varref loc="p,492,50,492,56" name="mid_lw" dtype_id="1"/>
                          </or>
                          <varref loc="p,492,60,492,67" name="mid_lbu" dtype_id="1"/>
                        </or>
                        <varref loc="p,493,29,493,36" name="mid_lhu" dtype_id="1"/>
                      </or>
                      <varref loc="p,492,9,492,20" name="dec_load_en" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="p,494,25,494,27" dtype_id="1">
                      <or loc="p,494,48,494,49" dtype_id="1">
                        <or loc="p,494,38,494,39" dtype_id="1">
                          <varref loc="p,494,29,494,35" name="mid_sb" dtype_id="1"/>
                          <varref loc="p,494,40,494,46" name="mid_sh" dtype_id="1"/>
                        </or>
                        <varref loc="p,494,50,494,56" name="mid_sw" dtype_id="1"/>
                      </or>
                      <varref loc="p,494,9,494,21" name="dec_store_en" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="p,499,1,499,7">
        <sentree loc="p,499,8,499,9">
          <senitem loc="p,499,10,499,17" edgeType="POS">
            <varref loc="p,499,18,499,22" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="p,499,26,499,33" edgeType="NEG">
            <varref loc="p,499,34,499,39" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="p,499,41,499,46">
          <if loc="p,500,5,500,7">
            <or loc="p,500,15,500,17" dtype_id="1">
              <not loc="p,500,8,500,9" dtype_id="1">
                <varref loc="p,500,9,500,14" name="hrstn" dtype_id="1"/>
              </not>
              <varref loc="p,500,18,500,31" name="ifu_dec_stall" dtype_id="1"/>
            </or>
            <begin>
              <begin loc="p,500,33,500,38">
                <assigndly loc="p,501,18,501,20" dtype_id="5">
                  <const loc="p,501,21,501,22" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="p,501,9,501,17" name="inst_out" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="p,502,14,502,16">
                <eq loc="p,502,27,502,29" dtype_id="1">
                  <const loc="p,502,30,502,31" name="4&apos;h4" dtype_id="14"/>
                  <varref loc="p,502,17,502,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="p,502,33,502,38">
                    <assigndly loc="p,503,18,503,20" dtype_id="5">
                      <varref loc="p,503,21,503,28" name="inst_in" dtype_id="5"/>
                      <varref loc="p,503,9,503,17" name="inst_out" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="p,225,54,225,55" name="__VdfgTmp_hc00f64ab__0" dtype_id="25" vartype="bit" origName="__VdfgTmp_hc00f64ab__0"/>
      <var loc="p,226,54,226,55" name="__VdfgTmp_h4745dcb5__0" dtype_id="25" vartype="bit" origName="__VdfgTmp_h4745dcb5__0"/>
      <var loc="p,227,54,227,55" name="__VdfgTmp_h615169f4__0" dtype_id="25" vartype="bit" origName="__VdfgTmp_h615169f4__0"/>
      <var loc="p,228,77,228,78" name="__VdfgTmp_h230ed8e8__0" dtype_id="25" vartype="bit" origName="__VdfgTmp_h230ed8e8__0"/>
      <var loc="p,239,123,239,124" name="__VdfgTmp_h325c31e4__0" dtype_id="25" vartype="bit" origName="__VdfgTmp_h325c31e4__0"/>
      <var loc="p,241,59,241,60" name="__VdfgTmp_h2317b9e8__0" dtype_id="25" vartype="bit" origName="__VdfgTmp_h2317b9e8__0"/>
      <var loc="p,242,107,242,108" name="__VdfgTmp_hf07fddca__0" dtype_id="25" vartype="bit" origName="__VdfgTmp_hf07fddca__0"/>
      <contassign loc="p,193,26,193,27" dtype_id="1">
        <and loc="p,193,50,193,51" dtype_id="1">
          <varref loc="p,163,13,163,33" name="inst_14_12_equal_000" dtype_id="1"/>
          <varref loc="p,180,13,180,35" name="inst_6_0_equal_1100111" dtype_id="1"/>
        </and>
        <varref loc="p,193,13,193,21" name="mid_jalr" dtype_id="1"/>
      </contassign>
      <contassign loc="p,194,26,194,27" dtype_id="1">
        <and loc="p,194,50,194,51" dtype_id="1">
          <varref loc="p,163,13,163,33" name="inst_14_12_equal_000" dtype_id="1"/>
          <varref loc="p,179,13,179,35" name="inst_6_0_equal_1100011" dtype_id="1"/>
        </and>
        <varref loc="p,194,13,194,20" name="mid_beq" dtype_id="1"/>
      </contassign>
      <contassign loc="p,195,26,195,27" dtype_id="1">
        <and loc="p,195,50,195,51" dtype_id="1">
          <varref loc="p,164,13,164,33" name="inst_14_12_equal_001" dtype_id="1"/>
          <varref loc="p,179,13,179,35" name="inst_6_0_equal_1100011" dtype_id="1"/>
        </and>
        <varref loc="p,195,13,195,20" name="mid_bne" dtype_id="1"/>
      </contassign>
      <contassign loc="p,196,26,196,27" dtype_id="1">
        <and loc="p,196,50,196,51" dtype_id="1">
          <varref loc="p,167,13,167,33" name="inst_14_12_equal_100" dtype_id="1"/>
          <varref loc="p,179,13,179,35" name="inst_6_0_equal_1100011" dtype_id="1"/>
        </and>
        <varref loc="p,196,13,196,20" name="mid_blt" dtype_id="1"/>
      </contassign>
      <contassign loc="p,197,26,197,27" dtype_id="1">
        <and loc="p,197,50,197,51" dtype_id="1">
          <varref loc="p,168,13,168,33" name="inst_14_12_equal_101" dtype_id="1"/>
          <varref loc="p,179,13,179,35" name="inst_6_0_equal_1100011" dtype_id="1"/>
        </and>
        <varref loc="p,197,13,197,20" name="mid_bge" dtype_id="1"/>
      </contassign>
      <contassign loc="p,198,26,198,27" dtype_id="1">
        <and loc="p,198,50,198,51" dtype_id="1">
          <varref loc="p,169,13,169,33" name="inst_14_12_equal_110" dtype_id="1"/>
          <varref loc="p,179,13,179,35" name="inst_6_0_equal_1100011" dtype_id="1"/>
        </and>
        <varref loc="p,198,13,198,21" name="mid_bltu" dtype_id="1"/>
      </contassign>
      <contassign loc="p,199,26,199,27" dtype_id="1">
        <and loc="p,199,50,199,51" dtype_id="1">
          <varref loc="p,170,13,170,33" name="inst_14_12_equal_111" dtype_id="1"/>
          <varref loc="p,179,13,179,35" name="inst_6_0_equal_1100011" dtype_id="1"/>
        </and>
        <varref loc="p,199,13,199,21" name="mid_bgeu" dtype_id="1"/>
      </contassign>
      <contassign loc="p,201,26,201,27" dtype_id="1">
        <and loc="p,201,50,201,51" dtype_id="1">
          <varref loc="p,163,13,163,33" name="inst_14_12_equal_000" dtype_id="1"/>
          <varref loc="p,172,13,172,35" name="inst_6_0_equal_0000011" dtype_id="1"/>
        </and>
        <varref loc="p,201,13,201,19" name="mid_lb" dtype_id="1"/>
      </contassign>
      <contassign loc="p,202,26,202,27" dtype_id="1">
        <and loc="p,202,50,202,51" dtype_id="1">
          <varref loc="p,164,13,164,33" name="inst_14_12_equal_001" dtype_id="1"/>
          <varref loc="p,172,13,172,35" name="inst_6_0_equal_0000011" dtype_id="1"/>
        </and>
        <varref loc="p,202,13,202,19" name="mid_lh" dtype_id="1"/>
      </contassign>
      <contassign loc="p,203,26,203,27" dtype_id="1">
        <and loc="p,203,50,203,51" dtype_id="1">
          <varref loc="p,165,13,165,33" name="inst_14_12_equal_010" dtype_id="1"/>
          <varref loc="p,172,13,172,35" name="inst_6_0_equal_0000011" dtype_id="1"/>
        </and>
        <varref loc="p,203,13,203,19" name="mid_lw" dtype_id="1"/>
      </contassign>
      <contassign loc="p,204,26,204,27" dtype_id="1">
        <and loc="p,204,50,204,51" dtype_id="1">
          <varref loc="p,167,13,167,33" name="inst_14_12_equal_100" dtype_id="1"/>
          <varref loc="p,172,13,172,35" name="inst_6_0_equal_0000011" dtype_id="1"/>
        </and>
        <varref loc="p,204,13,204,20" name="mid_lbu" dtype_id="1"/>
      </contassign>
      <contassign loc="p,205,26,205,27" dtype_id="1">
        <and loc="p,205,50,205,51" dtype_id="1">
          <varref loc="p,168,13,168,33" name="inst_14_12_equal_101" dtype_id="1"/>
          <varref loc="p,172,13,172,35" name="inst_6_0_equal_0000011" dtype_id="1"/>
        </and>
        <varref loc="p,205,13,205,20" name="mid_lhu" dtype_id="1"/>
      </contassign>
      <contassign loc="p,207,26,207,27" dtype_id="1">
        <and loc="p,207,50,207,51" dtype_id="1">
          <varref loc="p,163,13,163,33" name="inst_14_12_equal_000" dtype_id="1"/>
          <varref loc="p,176,13,176,35" name="inst_6_0_equal_0100011" dtype_id="1"/>
        </and>
        <varref loc="p,207,13,207,19" name="mid_sb" dtype_id="1"/>
      </contassign>
      <contassign loc="p,208,26,208,27" dtype_id="1">
        <and loc="p,208,50,208,51" dtype_id="1">
          <varref loc="p,164,13,164,33" name="inst_14_12_equal_001" dtype_id="1"/>
          <varref loc="p,176,13,176,35" name="inst_6_0_equal_0100011" dtype_id="1"/>
        </and>
        <varref loc="p,208,13,208,19" name="mid_sh" dtype_id="1"/>
      </contassign>
      <contassign loc="p,209,26,209,27" dtype_id="1">
        <and loc="p,209,50,209,51" dtype_id="1">
          <varref loc="p,165,13,165,33" name="inst_14_12_equal_010" dtype_id="1"/>
          <varref loc="p,176,13,176,35" name="inst_6_0_equal_0100011" dtype_id="1"/>
        </and>
        <varref loc="p,209,13,209,19" name="mid_sw" dtype_id="1"/>
      </contassign>
      <contassign loc="p,211,26,211,27" dtype_id="1">
        <and loc="p,211,50,211,51" dtype_id="1">
          <varref loc="p,163,13,163,33" name="inst_14_12_equal_000" dtype_id="1"/>
          <varref loc="p,174,13,174,35" name="inst_6_0_equal_0010011" dtype_id="1"/>
        </and>
        <varref loc="p,211,13,211,21" name="mid_addi" dtype_id="1"/>
      </contassign>
      <contassign loc="p,212,26,212,27" dtype_id="1">
        <and loc="p,212,50,212,51" dtype_id="1">
          <varref loc="p,165,13,165,33" name="inst_14_12_equal_010" dtype_id="1"/>
          <varref loc="p,174,13,174,35" name="inst_6_0_equal_0010011" dtype_id="1"/>
        </and>
        <varref loc="p,212,13,212,21" name="mid_slti" dtype_id="1"/>
      </contassign>
      <contassign loc="p,213,26,213,27" dtype_id="1">
        <and loc="p,213,50,213,51" dtype_id="1">
          <varref loc="p,166,13,166,33" name="inst_14_12_equal_011" dtype_id="1"/>
          <varref loc="p,174,13,174,35" name="inst_6_0_equal_0010011" dtype_id="1"/>
        </and>
        <varref loc="p,213,13,213,22" name="mid_sltiu" dtype_id="1"/>
      </contassign>
      <contassign loc="p,214,26,214,27" dtype_id="1">
        <and loc="p,214,50,214,51" dtype_id="1">
          <varref loc="p,167,13,167,33" name="inst_14_12_equal_100" dtype_id="1"/>
          <varref loc="p,174,13,174,35" name="inst_6_0_equal_0010011" dtype_id="1"/>
        </and>
        <varref loc="p,214,13,214,21" name="mid_xori" dtype_id="1"/>
      </contassign>
      <contassign loc="p,215,26,215,27" dtype_id="1">
        <and loc="p,215,50,215,51" dtype_id="1">
          <varref loc="p,169,13,169,33" name="inst_14_12_equal_110" dtype_id="1"/>
          <varref loc="p,174,13,174,35" name="inst_6_0_equal_0010011" dtype_id="1"/>
        </and>
        <varref loc="p,215,13,215,20" name="mid_ori" dtype_id="1"/>
      </contassign>
      <contassign loc="p,216,26,216,27" dtype_id="1">
        <and loc="p,216,50,216,51" dtype_id="1">
          <varref loc="p,170,13,170,33" name="inst_14_12_equal_111" dtype_id="1"/>
          <varref loc="p,174,13,174,35" name="inst_6_0_equal_0010011" dtype_id="1"/>
        </and>
        <varref loc="p,216,13,216,21" name="mid_andi" dtype_id="1"/>
      </contassign>
      <contassign loc="p,225,26,225,27" dtype_id="1">
        <and loc="p,225,77,225,78" dtype_id="25">
          <varref loc="p,225,54,225,55" name="__VdfgTmp_hc00f64ab__0" dtype_id="25"/>
          <varref loc="p,174,13,174,35" name="inst_6_0_equal_0010011" dtype_id="1"/>
        </and>
        <varref loc="p,225,13,225,21" name="mid_slli" dtype_id="1"/>
      </contassign>
      <contassign loc="p,226,26,226,27" dtype_id="1">
        <and loc="p,226,77,226,78" dtype_id="25">
          <varref loc="p,226,54,226,55" name="__VdfgTmp_h4745dcb5__0" dtype_id="25"/>
          <varref loc="p,174,13,174,35" name="inst_6_0_equal_0010011" dtype_id="1"/>
        </and>
        <varref loc="p,226,13,226,21" name="mid_srli" dtype_id="1"/>
      </contassign>
      <contassign loc="p,227,26,227,27" dtype_id="1">
        <and loc="p,227,77,227,78" dtype_id="25">
          <varref loc="p,227,54,227,55" name="__VdfgTmp_h615169f4__0" dtype_id="25"/>
          <varref loc="p,174,13,174,35" name="inst_6_0_equal_0010011" dtype_id="1"/>
        </and>
        <varref loc="p,227,13,227,21" name="mid_srai" dtype_id="1"/>
      </contassign>
      <contassign loc="p,228,26,228,27" dtype_id="1">
        <and loc="p,228,54,228,55" dtype_id="1">
          <varref loc="p,160,13,160,37" name="inst_31_25_equal_0000000" dtype_id="1"/>
          <varref loc="p,228,77,228,78" name="__VdfgTmp_h230ed8e8__0" dtype_id="25"/>
        </and>
        <varref loc="p,228,13,228,20" name="mid_add" dtype_id="1"/>
      </contassign>
      <contassign loc="p,229,26,229,27" dtype_id="1">
        <and loc="p,229,54,229,55" dtype_id="1">
          <varref loc="p,161,13,161,37" name="inst_31_25_equal_0100000" dtype_id="1"/>
          <varref loc="p,228,77,228,78" name="__VdfgTmp_h230ed8e8__0" dtype_id="25"/>
        </and>
        <varref loc="p,229,13,229,20" name="mid_sub" dtype_id="1"/>
      </contassign>
      <contassign loc="p,230,26,230,27" dtype_id="1">
        <and loc="p,230,77,230,78" dtype_id="25">
          <varref loc="p,225,54,225,55" name="__VdfgTmp_hc00f64ab__0" dtype_id="25"/>
          <varref loc="p,177,13,177,35" name="inst_6_0_equal_0110011" dtype_id="1"/>
        </and>
        <varref loc="p,230,13,230,20" name="mid_sll" dtype_id="1"/>
      </contassign>
      <contassign loc="p,231,26,231,27" dtype_id="1">
        <and loc="p,231,54,231,55" dtype_id="1">
          <varref loc="p,160,13,160,37" name="inst_31_25_equal_0000000" dtype_id="1"/>
          <and loc="p,231,77,231,78" dtype_id="1">
            <varref loc="p,165,13,165,33" name="inst_14_12_equal_010" dtype_id="1"/>
            <varref loc="p,177,13,177,35" name="inst_6_0_equal_0110011" dtype_id="1"/>
          </and>
        </and>
        <varref loc="p,231,13,231,20" name="mid_slt" dtype_id="1"/>
      </contassign>
      <contassign loc="p,232,26,232,27" dtype_id="1">
        <and loc="p,232,54,232,55" dtype_id="1">
          <varref loc="p,160,13,160,37" name="inst_31_25_equal_0000000" dtype_id="1"/>
          <and loc="p,232,77,232,78" dtype_id="1">
            <varref loc="p,166,13,166,33" name="inst_14_12_equal_011" dtype_id="1"/>
            <varref loc="p,177,13,177,35" name="inst_6_0_equal_0110011" dtype_id="1"/>
          </and>
        </and>
        <varref loc="p,232,13,232,21" name="mid_sltu" dtype_id="1"/>
      </contassign>
      <contassign loc="p,233,26,233,27" dtype_id="1">
        <and loc="p,233,54,233,55" dtype_id="1">
          <varref loc="p,160,13,160,37" name="inst_31_25_equal_0000000" dtype_id="1"/>
          <and loc="p,233,77,233,78" dtype_id="1">
            <varref loc="p,167,13,167,33" name="inst_14_12_equal_100" dtype_id="1"/>
            <varref loc="p,177,13,177,35" name="inst_6_0_equal_0110011" dtype_id="1"/>
          </and>
        </and>
        <varref loc="p,233,13,233,20" name="mid_xor" dtype_id="1"/>
      </contassign>
      <contassign loc="p,234,26,234,27" dtype_id="1">
        <and loc="p,234,77,234,78" dtype_id="25">
          <varref loc="p,226,54,226,55" name="__VdfgTmp_h4745dcb5__0" dtype_id="25"/>
          <varref loc="p,177,13,177,35" name="inst_6_0_equal_0110011" dtype_id="1"/>
        </and>
        <varref loc="p,234,13,234,20" name="mid_srl" dtype_id="1"/>
      </contassign>
      <contassign loc="p,235,26,235,27" dtype_id="1">
        <and loc="p,235,77,235,78" dtype_id="25">
          <varref loc="p,227,54,227,55" name="__VdfgTmp_h615169f4__0" dtype_id="25"/>
          <varref loc="p,177,13,177,35" name="inst_6_0_equal_0110011" dtype_id="1"/>
        </and>
        <varref loc="p,235,13,235,20" name="mid_sra" dtype_id="1"/>
      </contassign>
      <contassign loc="p,236,26,236,27" dtype_id="1">
        <and loc="p,236,54,236,55" dtype_id="1">
          <varref loc="p,160,13,160,37" name="inst_31_25_equal_0000000" dtype_id="1"/>
          <and loc="p,236,77,236,78" dtype_id="1">
            <varref loc="p,169,13,169,33" name="inst_14_12_equal_110" dtype_id="1"/>
            <varref loc="p,177,13,177,35" name="inst_6_0_equal_0110011" dtype_id="1"/>
          </and>
        </and>
        <varref loc="p,236,13,236,19" name="mid_or" dtype_id="1"/>
      </contassign>
      <contassign loc="p,237,26,237,27" dtype_id="1">
        <and loc="p,237,54,237,55" dtype_id="1">
          <varref loc="p,160,13,160,37" name="inst_31_25_equal_0000000" dtype_id="1"/>
          <and loc="p,237,77,237,78" dtype_id="1">
            <varref loc="p,170,13,170,33" name="inst_14_12_equal_111" dtype_id="1"/>
            <varref loc="p,177,13,177,35" name="inst_6_0_equal_0110011" dtype_id="1"/>
          </and>
        </and>
        <varref loc="p,237,13,237,20" name="mid_and" dtype_id="1"/>
      </contassign>
      <contassign loc="p,239,26,239,27" dtype_id="1">
        <and loc="p,239,51,239,52" dtype_id="1">
          <varref loc="p,154,13,154,34" name="inst_31_28_equal_0000" dtype_id="1"/>
          <and loc="p,239,76,239,77" dtype_id="1">
            <varref loc="p,156,13,156,35" name="inst_19_15_equal_00000" dtype_id="1"/>
            <and loc="p,239,99,239,100" dtype_id="1">
              <varref loc="p,163,13,163,33" name="inst_14_12_equal_000" dtype_id="1"/>
              <varref loc="p,239,123,239,124" name="__VdfgTmp_h325c31e4__0" dtype_id="25"/>
            </and>
          </and>
        </and>
        <varref loc="p,239,13,239,22" name="mid_fence" dtype_id="1"/>
      </contassign>
      <contassign loc="p,241,26,241,27" dtype_id="1">
        <and loc="p,241,84,241,85" dtype_id="25">
          <varref loc="p,241,59,241,60" name="__VdfgTmp_h2317b9e8__0" dtype_id="25"/>
          <and loc="p,241,107,241,108" dtype_id="1">
            <varref loc="p,164,13,164,33" name="inst_14_12_equal_001" dtype_id="1"/>
            <varref loc="p,239,123,239,124" name="__VdfgTmp_h325c31e4__0" dtype_id="25"/>
          </and>
        </and>
        <varref loc="p,241,13,241,24" name="mid_fence_i" dtype_id="1"/>
      </contassign>
      <contassign loc="p,242,26,242,27" dtype_id="1">
        <and loc="p,242,84,242,85" dtype_id="25">
          <varref loc="p,241,59,241,60" name="__VdfgTmp_h2317b9e8__0" dtype_id="25"/>
          <varref loc="p,242,107,242,108" name="__VdfgTmp_hf07fddca__0" dtype_id="25"/>
        </and>
        <varref loc="p,242,13,242,22" name="mid_ecall" dtype_id="1"/>
      </contassign>
      <contassign loc="p,243,26,243,27" dtype_id="1">
        <and loc="p,243,59,243,60" dtype_id="1">
          <varref loc="p,185,13,185,42" name="inst_31_20_equal_000000000001" dtype_id="1"/>
          <and loc="p,243,84,243,85" dtype_id="1">
            <varref loc="p,156,13,156,35" name="inst_19_15_equal_00000" dtype_id="1"/>
            <varref loc="p,242,107,242,108" name="__VdfgTmp_hf07fddca__0" dtype_id="25"/>
          </and>
        </and>
        <varref loc="p,243,13,243,23" name="mid_ebreak" dtype_id="1"/>
      </contassign>
      <contassign loc="p,218,26,218,27" dtype_id="1">
        <and loc="p,218,50,218,51" dtype_id="1">
          <varref loc="p,164,13,164,33" name="inst_14_12_equal_001" dtype_id="1"/>
          <varref loc="p,182,13,182,35" name="inst_6_0_equal_1110011" dtype_id="1"/>
        </and>
        <varref loc="p,218,13,218,22" name="mid_csrrw" dtype_id="1"/>
      </contassign>
      <contassign loc="p,219,26,219,27" dtype_id="1">
        <and loc="p,219,50,219,51" dtype_id="1">
          <varref loc="p,165,13,165,33" name="inst_14_12_equal_010" dtype_id="1"/>
          <varref loc="p,182,13,182,35" name="inst_6_0_equal_1110011" dtype_id="1"/>
        </and>
        <varref loc="p,219,13,219,22" name="mid_csrrs" dtype_id="1"/>
      </contassign>
      <contassign loc="p,220,26,220,27" dtype_id="1">
        <and loc="p,220,50,220,51" dtype_id="1">
          <varref loc="p,166,13,166,33" name="inst_14_12_equal_011" dtype_id="1"/>
          <varref loc="p,182,13,182,35" name="inst_6_0_equal_1110011" dtype_id="1"/>
        </and>
        <varref loc="p,220,13,220,22" name="mid_csrrc" dtype_id="1"/>
      </contassign>
      <contassign loc="p,221,26,221,27" dtype_id="1">
        <and loc="p,221,50,221,51" dtype_id="1">
          <varref loc="p,168,13,168,33" name="inst_14_12_equal_101" dtype_id="1"/>
          <varref loc="p,182,13,182,35" name="inst_6_0_equal_1110011" dtype_id="1"/>
        </and>
        <varref loc="p,221,13,221,23" name="mid_csrrwi" dtype_id="1"/>
      </contassign>
      <contassign loc="p,222,26,222,27" dtype_id="1">
        <and loc="p,222,50,222,51" dtype_id="1">
          <varref loc="p,169,13,169,33" name="inst_14_12_equal_110" dtype_id="1"/>
          <varref loc="p,182,13,182,35" name="inst_6_0_equal_1110011" dtype_id="1"/>
        </and>
        <varref loc="p,222,13,222,23" name="mid_csrrsi" dtype_id="1"/>
      </contassign>
      <contassign loc="p,223,26,223,27" dtype_id="1">
        <and loc="p,223,50,223,51" dtype_id="1">
          <varref loc="p,170,13,170,33" name="inst_14_12_equal_111" dtype_id="1"/>
          <varref loc="p,182,13,182,35" name="inst_6_0_equal_1110011" dtype_id="1"/>
        </and>
        <varref loc="p,223,13,223,23" name="mid_csrrci" dtype_id="1"/>
      </contassign>
      <contassign loc="p,225,54,225,55" dtype_id="25">
        <and loc="p,225,54,225,55" dtype_id="1">
          <varref loc="p,164,13,164,33" name="inst_14_12_equal_001" dtype_id="1"/>
          <varref loc="p,160,13,160,37" name="inst_31_25_equal_0000000" dtype_id="1"/>
        </and>
        <varref loc="p,225,54,225,55" name="__VdfgTmp_hc00f64ab__0" dtype_id="25"/>
      </contassign>
      <contassign loc="p,226,54,226,55" dtype_id="25">
        <and loc="p,226,54,226,55" dtype_id="1">
          <varref loc="p,168,13,168,33" name="inst_14_12_equal_101" dtype_id="1"/>
          <varref loc="p,160,13,160,37" name="inst_31_25_equal_0000000" dtype_id="1"/>
        </and>
        <varref loc="p,226,54,226,55" name="__VdfgTmp_h4745dcb5__0" dtype_id="25"/>
      </contassign>
      <contassign loc="p,227,54,227,55" dtype_id="25">
        <and loc="p,227,54,227,55" dtype_id="1">
          <varref loc="p,168,13,168,33" name="inst_14_12_equal_101" dtype_id="1"/>
          <varref loc="p,161,13,161,37" name="inst_31_25_equal_0100000" dtype_id="1"/>
        </and>
        <varref loc="p,227,54,227,55" name="__VdfgTmp_h615169f4__0" dtype_id="25"/>
      </contassign>
      <contassign loc="p,228,77,228,78" dtype_id="25">
        <and loc="p,228,77,228,78" dtype_id="1">
          <varref loc="p,163,13,163,33" name="inst_14_12_equal_000" dtype_id="1"/>
          <varref loc="p,177,13,177,35" name="inst_6_0_equal_0110011" dtype_id="1"/>
        </and>
        <varref loc="p,228,77,228,78" name="__VdfgTmp_h230ed8e8__0" dtype_id="25"/>
      </contassign>
      <contassign loc="p,239,123,239,124" dtype_id="25">
        <and loc="p,239,123,239,124" dtype_id="1">
          <varref loc="p,158,13,158,34" name="inst_11_7_equal_00000" dtype_id="1"/>
          <varref loc="p,173,13,173,35" name="inst_6_0_equal_0001111" dtype_id="1"/>
        </and>
        <varref loc="p,239,123,239,124" name="__VdfgTmp_h325c31e4__0" dtype_id="25"/>
      </contassign>
      <contassign loc="p,241,59,241,60" dtype_id="25">
        <and loc="p,241,59,241,60" dtype_id="1">
          <varref loc="p,156,13,156,35" name="inst_19_15_equal_00000" dtype_id="1"/>
          <varref loc="p,184,13,184,42" name="inst_31_20_equal_000000000000" dtype_id="1"/>
        </and>
        <varref loc="p,241,59,241,60" name="__VdfgTmp_h2317b9e8__0" dtype_id="25"/>
      </contassign>
      <contassign loc="p,242,107,242,108" dtype_id="25">
        <and loc="p,242,107,242,108" dtype_id="1">
          <varref loc="p,163,13,163,33" name="inst_14_12_equal_000" dtype_id="1"/>
          <and loc="p,242,131,242,132" dtype_id="1">
            <varref loc="p,158,13,158,34" name="inst_11_7_equal_00000" dtype_id="1"/>
            <varref loc="p,182,13,182,35" name="inst_6_0_equal_1110011" dtype_id="1"/>
          </and>
        </and>
        <varref loc="p,242,107,242,108" name="__VdfgTmp_hf07fddca__0" dtype_id="25"/>
      </contassign>
      <contassign loc="p,190,26,190,27" dtype_id="1">
        <varref loc="p,175,13,175,35" name="inst_6_0_equal_0010111" dtype_id="1"/>
        <varref loc="p,190,13,190,22" name="mid_auipc" dtype_id="1"/>
      </contassign>
      <contassign loc="p,189,26,189,27" dtype_id="1">
        <varref loc="p,178,13,178,35" name="inst_6_0_equal_0110111" dtype_id="1"/>
        <varref loc="p,189,13,189,20" name="mid_lui" dtype_id="1"/>
      </contassign>
      <contassign loc="p,191,26,191,27" dtype_id="1">
        <varref loc="p,181,13,181,35" name="inst_6_0_equal_1101111" dtype_id="1"/>
        <varref loc="p,191,13,191,20" name="mid_jal" dtype_id="1"/>
      </contassign>
    </module>
    <module loc="q,1,8,1,15" name="wbu_swc" origName="wbu_swc">
      <var loc="q,14,29,14,33" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="q,15,29,15,34" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="q,16,29,16,38" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="cycle_cnt"/>
      <var loc="q,18,29,18,40" name="mau_load_rd" dtype_id="9" dir="input" pinIndex="4" vartype="logic" origName="mau_load_rd"/>
      <var loc="q,19,29,19,42" name="mau_load_data" dtype_id="5" dir="input" pinIndex="5" vartype="logic" origName="mau_load_data"/>
      <var loc="q,20,29,20,40" name="mau_load_en" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="mau_load_en"/>
      <var loc="q,22,29,22,38" name="reg_waddr" dtype_id="9" dir="inout" pinIndex="7" vartype="logic" origName="reg_waddr"/>
      <var loc="q,23,29,23,36" name="reg_wen" dtype_id="1" dir="inout" pinIndex="8" vartype="logic" origName="reg_wen"/>
      <var loc="q,24,29,24,38" name="reg_wdata" dtype_id="5" dir="inout" pinIndex="9" vartype="logic" origName="reg_wdata"/>
      <var loc="q,26,29,26,42" name="mid_reg_waddr" dtype_id="9" vartype="logic" origName="mid_reg_waddr"/>
      <var loc="q,27,29,27,40" name="mid_reg_wen" dtype_id="1" vartype="logic" origName="mid_reg_wen"/>
      <var loc="q,28,29,28,42" name="mid_reg_wdata" dtype_id="5" vartype="logic" origName="mid_reg_wdata"/>
      <always loc="q,35,1,35,7">
        <sentree loc="q,35,7,35,8">
          <senitem loc="q,35,9,35,16" edgeType="POS">
            <varref loc="q,35,17,35,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="q,35,25,35,32" edgeType="NEG">
            <varref loc="q,35,33,35,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="q,35,40,35,45">
          <if loc="q,36,5,36,7">
            <varref loc="q,36,9,36,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="q,40,14,40,16">
                <varref loc="q,40,17,40,28" name="mau_load_en" dtype_id="1"/>
                <begin>
                  <begin loc="q,40,29,40,34">
                    <if loc="q,41,9,41,11">
                      <eq loc="q,41,22,41,24" dtype_id="1">
                        <const loc="q,41,25,41,26" name="4&apos;h1" dtype_id="14"/>
                        <varref loc="q,41,12,41,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="q,41,28,41,33">
                          <assigndly loc="q,42,29,42,31" dtype_id="9">
                            <varref loc="q,42,32,42,43" name="mau_load_rd" dtype_id="9"/>
                            <varref loc="q,42,13,42,26" name="mid_reg_waddr" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="q,43,29,43,31" dtype_id="1">
                            <const loc="q,43,32,43,33" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="q,43,13,43,24" name="mid_reg_wen" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="q,44,29,44,31" dtype_id="5">
                            <varref loc="q,44,32,44,45" name="mau_load_data" dtype_id="5"/>
                            <varref loc="q,44,13,44,26" name="mid_reg_wdata" dtype_id="5"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="q,45,18,45,23">
                          <assigndly loc="q,46,29,46,31" dtype_id="9">
                            <const loc="q,46,32,46,33" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="q,46,13,46,26" name="mid_reg_waddr" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="q,47,29,47,31" dtype_id="1">
                            <const loc="q,47,32,47,33" name="1&apos;h0" dtype_id="1"/>
                            <varref loc="q,47,13,47,24" name="mid_reg_wen" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="q,48,29,48,31" dtype_id="5">
                            <const loc="q,48,32,48,33" name="32&apos;sh0" dtype_id="3"/>
                            <varref loc="q,48,13,48,26" name="mid_reg_wdata" dtype_id="5"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="q,50,14,50,19">
                    <assigndly loc="q,51,25,51,27" dtype_id="9">
                      <const loc="q,51,28,51,29" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="q,51,9,51,22" name="mid_reg_waddr" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="q,52,25,52,27" dtype_id="1">
                      <const loc="q,52,28,52,29" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="q,52,9,52,20" name="mid_reg_wen" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="q,53,25,53,27" dtype_id="5">
                      <const loc="q,53,28,53,29" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="q,53,9,53,22" name="mid_reg_wdata" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="q,36,16,36,21">
                <assigndly loc="q,37,25,37,27" dtype_id="9">
                  <const loc="q,37,28,37,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="q,37,9,37,22" name="mid_reg_waddr" dtype_id="9"/>
                </assigndly>
                <assigndly loc="q,38,25,38,27" dtype_id="1">
                  <const loc="q,38,28,38,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="q,38,9,38,20" name="mid_reg_wen" dtype_id="1"/>
                </assigndly>
                <assigndly loc="q,39,25,39,27" dtype_id="5">
                  <const loc="q,39,28,39,29" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="q,39,9,39,22" name="mid_reg_wdata" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="q,30,20,30,21" dtype_id="9">
        <cond loc="q,30,36,30,37" dtype_id="9">
          <varref loc="q,27,29,27,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="q,26,29,26,42" name="mid_reg_waddr" dtype_id="9"/>
          <const loc="q,30,57,30,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="q,22,29,22,38" name="reg_waddr" dtype_id="9"/>
      </contassign>
      <contassign loc="q,31,20,31,21" dtype_id="1">
        <cond loc="q,31,36,31,37" dtype_id="1">
          <varref loc="q,27,29,27,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="q,27,29,27,40" name="mid_reg_wen" dtype_id="1"/>
          <const loc="q,31,57,31,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="q,23,29,23,36" name="reg_wen" dtype_id="1"/>
      </contassign>
      <contassign loc="q,32,20,32,21" dtype_id="5">
        <cond loc="q,32,36,32,37" dtype_id="5">
          <varref loc="q,27,29,27,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="q,28,29,28,42" name="mid_reg_wdata" dtype_id="5"/>
          <const loc="q,32,57,32,59" name="32&apos;bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz" dtype_id="5"/>
        </cond>
        <varref loc="q,24,29,24,38" name="reg_wdata" dtype_id="5"/>
      </contassign>
    </module>
    <module loc="r,1,8,1,15" name="ifu_swc" origName="ifu_swc">
      <var loc="r,26,45,26,49" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="r,27,45,27,50" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="r,29,45,29,50" name="haddr" dtype_id="5" dir="output" pinIndex="3" vartype="logic" origName="haddr"/>
      <var loc="r,30,45,30,51" name="hwrite" dtype_id="1" dir="output" pinIndex="4" vartype="logic" origName="hwrite">
        <const loc="r,136,17,136,18" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="r,31,45,31,51" name="hwdata" dtype_id="5" dir="output" pinIndex="5" vartype="logic" origName="hwdata"/>
      <var loc="r,32,45,32,50" name="hsize" dtype_id="6" dir="output" pinIndex="6" vartype="logic" origName="hsize">
        <const loc="r,139,16,139,17" name="3&apos;h2" dtype_id="6"/>
      </var>
      <var loc="r,33,45,33,51" name="hburst" dtype_id="6" dir="output" pinIndex="7" vartype="logic" origName="hburst">
        <const loc="r,142,17,142,18" name="3&apos;h0" dtype_id="6"/>
      </var>
      <var loc="r,34,45,34,50" name="hprot" dtype_id="7" dir="output" pinIndex="8" vartype="logic" origName="hprot"/>
      <var loc="r,35,45,35,51" name="htrans" dtype_id="8" dir="output" pinIndex="9" vartype="logic" origName="htrans"/>
      <var loc="r,36,45,36,54" name="hmastlock" dtype_id="1" dir="output" pinIndex="10" vartype="logic" origName="hmastlock">
        <const loc="r,133,20,133,21" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="r,37,45,37,51" name="hready" dtype_id="1" dir="input" pinIndex="11" vartype="logic" origName="hready"/>
      <var loc="r,38,45,38,50" name="hresp" dtype_id="1" dir="input" pinIndex="12" vartype="logic" origName="hresp"/>
      <var loc="r,39,45,39,51" name="hrdata" dtype_id="5" dir="input" pinIndex="13" vartype="logic" origName="hrdata"/>
      <var loc="r,45,45,45,55" name="itcm_ready" dtype_id="1" dir="input" pinIndex="14" vartype="logic" origName="itcm_ready"/>
      <var loc="r,46,45,46,53" name="ifu_idle" dtype_id="1" dir="output" pinIndex="15" vartype="logic" origName="ifu_idle"/>
      <var loc="r,47,45,47,58" name="ifu_dec_stall" dtype_id="1" dir="input" pinIndex="16" vartype="logic" origName="ifu_dec_stall"/>
      <var loc="r,48,45,48,54" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="17" vartype="logic" origName="cycle_cnt"/>
      <var loc="r,49,45,49,53" name="pc_write" dtype_id="1" dir="input" pinIndex="18" vartype="logic" origName="pc_write"/>
      <var loc="r,50,45,50,53" name="pc_wdata" dtype_id="5" dir="input" pinIndex="19" vartype="logic" origName="pc_wdata"/>
      <var loc="r,51,45,51,47" name="pc" dtype_id="5" dir="output" pinIndex="20" vartype="logic" origName="pc"/>
      <var loc="r,53,45,53,53" name="inst_out" dtype_id="5" dir="output" pinIndex="21" vartype="logic" origName="inst_out"/>
      <var loc="r,40,13,40,24" name="HTRANS_IDLE" dtype_id="3" vartype="logic" origName="HTRANS_IDLE" localparam="true">
        <const loc="r,40,47,40,48" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="r,41,13,41,24" name="HTRANS_BUSY" dtype_id="3" vartype="logic" origName="HTRANS_BUSY" localparam="true">
        <const loc="r,41,47,41,48" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="r,42,13,42,26" name="HTRANS_NONSEQ" dtype_id="3" vartype="logic" origName="HTRANS_NONSEQ" localparam="true">
        <const loc="r,42,47,42,48" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="r,43,13,43,23" name="HTRANS_SEQ" dtype_id="3" vartype="logic" origName="HTRANS_SEQ" localparam="true">
        <const loc="r,43,47,43,48" name="32&apos;sh3" dtype_id="3"/>
      </var>
      <always loc="r,56,1,56,7">
        <sentree loc="r,56,7,56,8">
          <senitem loc="r,56,9,56,16" edgeType="POS">
            <varref loc="r,56,17,56,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="r,56,23,56,28">
          <if loc="r,57,5,57,7">
            <varref loc="r,57,9,57,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="r,59,14,59,16">
                <varref loc="r,59,17,59,30" name="ifu_dec_stall" dtype_id="1"/>
                <begin>
                  <begin loc="r,59,32,59,37">
                    <assigndly loc="r,60,12,60,14" dtype_id="5">
                      <varref loc="r,60,15,60,17" name="pc" dtype_id="5"/>
                      <varref loc="r,60,9,60,11" name="pc" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <if loc="r,61,14,61,16">
                    <eq loc="r,61,27,61,29" dtype_id="1">
                      <const loc="r,61,30,61,31" name="4&apos;h4" dtype_id="14"/>
                      <varref loc="r,61,17,61,26" name="cycle_cnt" dtype_id="14"/>
                    </eq>
                    <begin>
                      <begin loc="r,61,33,61,38">
                        <if loc="r,62,9,62,11">
                          <varref loc="r,62,12,62,20" name="pc_write" dtype_id="1"/>
                          <begin>
                            <begin loc="r,62,22,62,27">
                              <assigndly loc="r,63,16,63,18" dtype_id="5">
                                <varref loc="r,63,19,63,27" name="pc_wdata" dtype_id="5"/>
                                <varref loc="r,63,13,63,15" name="pc" dtype_id="5"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="r,64,18,64,23">
                              <assigndly loc="r,65,16,65,18" dtype_id="5">
                                <add loc="r,65,22,65,23" dtype_id="5">
                                  <const loc="r,65,24,65,25" name="32&apos;sh4" dtype_id="3"/>
                                  <varref loc="r,65,19,65,21" name="pc" dtype_id="5"/>
                                </add>
                                <varref loc="r,65,13,65,15" name="pc" dtype_id="5"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </begin>
                    <begin>
                      <begin loc="r,67,14,67,19">
                        <assigndly loc="r,68,12,68,14" dtype_id="5">
                          <varref loc="r,68,15,68,17" name="pc" dtype_id="5"/>
                          <varref loc="r,68,9,68,11" name="pc" dtype_id="5"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="r,57,16,57,21">
                <assigndly loc="r,58,12,58,14" dtype_id="5">
                  <const loc="r,58,15,58,16" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="r,58,9,58,11" name="pc" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="r,73,13,73,17" name="IDLE" dtype_id="3" vartype="logic" origName="IDLE" localparam="true">
        <const loc="r,73,24,73,25" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="r,74,13,74,18" name="START" dtype_id="3" vartype="logic" origName="START" localparam="true">
        <const loc="r,74,24,74,25" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="r,75,13,75,18" name="WAIT1" dtype_id="3" vartype="logic" origName="WAIT1" localparam="true">
        <const loc="r,75,24,75,25" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="r,76,13,76,18" name="WAIT2" dtype_id="3" vartype="logic" origName="WAIT2" localparam="true">
        <const loc="r,76,24,76,25" name="32&apos;sh3" dtype_id="3"/>
      </var>
      <var loc="r,77,21,77,26" name="state" dtype_id="8" vartype="logic" origName="state"/>
      <var loc="r,78,21,78,30" name="nextstate" dtype_id="8" vartype="logic" origName="nextstate"/>
      <always loc="r,80,1,80,7">
        <sentree loc="r,80,7,80,8">
          <senitem loc="r,80,9,80,16" edgeType="POS">
            <varref loc="r,80,17,80,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="r,80,23,80,28">
          <if loc="r,81,5,81,7">
            <varref loc="r,81,9,81,14" name="hrstn" dtype_id="1"/>
            <begin>
              <begin loc="r,83,14,83,19">
                <assigndly loc="r,84,15,84,17" dtype_id="8">
                  <varref loc="r,84,18,84,27" name="nextstate" dtype_id="8"/>
                  <varref loc="r,84,9,84,14" name="state" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="r,81,16,81,21">
                <assigndly loc="r,82,15,82,17" dtype_id="8">
                  <const loc="r,82,18,82,22" name="2&apos;h0" dtype_id="8"/>
                  <varref loc="r,82,9,82,14" name="state" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="r,88,1,88,7">
        <begin loc="r,88,13,88,18">
          <case loc="r,89,5,89,9">
            <extend loc="r,89,10,89,15" dtype_id="5" width="32" widthminv="2">
              <varref loc="r,89,10,89,15" name="state" dtype_id="8"/>
            </extend>
            <caseitem loc="r,90,9,90,10">
              <const loc="r,90,5,90,9" name="32&apos;sh0" dtype_id="3"/>
              <begin loc="r,90,11,90,16">
                <if loc="r,91,9,91,11">
                  <eq loc="r,91,22,91,24" dtype_id="1">
                    <const loc="r,91,25,91,26" name="4&apos;h1" dtype_id="14"/>
                    <varref loc="r,91,12,91,21" name="cycle_cnt" dtype_id="14"/>
                  </eq>
                  <begin>
                    <begin loc="r,91,28,91,33">
                      <assign loc="r,92,23,92,24" dtype_id="8">
                        <const loc="r,92,25,92,30" name="2&apos;h1" dtype_id="8"/>
                        <varref loc="r,92,13,92,22" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="r,93,18,93,23">
                      <assign loc="r,94,23,94,24" dtype_id="8">
                        <const loc="r,94,25,94,29" name="2&apos;h0" dtype_id="8"/>
                        <varref loc="r,94,13,94,22" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="r,97,10,97,11">
              <const loc="r,97,5,97,10" name="32&apos;sh1" dtype_id="3"/>
              <begin loc="r,97,12,97,17">
                <if loc="r,98,9,98,11">
                  <varref loc="r,98,12,98,18" name="hready" dtype_id="1"/>
                  <begin>
                    <begin loc="r,98,20,98,25">
                      <assign loc="r,99,23,99,24" dtype_id="8">
                        <const loc="r,99,25,99,30" name="2&apos;h3" dtype_id="8"/>
                        <varref loc="r,99,13,99,22" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="r,100,18,100,23">
                      <assign loc="r,101,23,101,24" dtype_id="8">
                        <const loc="r,101,25,101,30" name="2&apos;h2" dtype_id="8"/>
                        <varref loc="r,101,13,101,22" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="r,104,10,104,11">
              <const loc="r,104,5,104,10" name="32&apos;sh2" dtype_id="3"/>
              <begin loc="r,104,12,104,17">
                <if loc="r,105,9,105,11">
                  <varref loc="r,105,12,105,18" name="hready" dtype_id="1"/>
                  <begin>
                    <begin loc="r,105,20,105,25">
                      <assign loc="r,106,23,106,24" dtype_id="8">
                        <const loc="r,106,25,106,30" name="2&apos;h3" dtype_id="8"/>
                        <varref loc="r,106,13,106,22" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="r,107,18,107,23">
                      <assign loc="r,108,23,108,24" dtype_id="8">
                        <const loc="r,108,25,108,30" name="2&apos;h2" dtype_id="8"/>
                        <varref loc="r,108,13,108,22" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="r,111,10,111,11">
              <const loc="r,111,5,111,10" name="32&apos;sh3" dtype_id="3"/>
              <begin loc="r,111,12,111,17">
                <if loc="r,112,9,112,11">
                  <varref loc="r,112,12,112,18" name="hready" dtype_id="1"/>
                  <begin>
                    <begin loc="r,112,20,112,25">
                      <assign loc="r,113,23,113,24" dtype_id="8">
                        <const loc="r,113,25,113,29" name="2&apos;h0" dtype_id="8"/>
                        <varref loc="r,113,13,113,22" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="r,114,18,114,23">
                      <assign loc="r,115,23,115,24" dtype_id="8">
                        <const loc="r,115,25,115,30" name="2&apos;h3" dtype_id="8"/>
                        <varref loc="r,115,13,115,22" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="r,122,1,122,7">
        <sentree loc="r,122,7,122,8">
          <senitem loc="r,122,9,122,16" edgeType="POS">
            <varref loc="r,122,17,122,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="r,122,23,122,28">
          <if loc="r,123,5,123,7">
            <varref loc="r,123,9,123,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="r,125,14,125,16">
                <eq loc="r,125,27,125,29" dtype_id="1">
                  <const loc="r,125,30,125,35" name="2&apos;h1" dtype_id="8"/>
                  <varref loc="r,125,17,125,26" name="nextstate" dtype_id="8"/>
                </eq>
                <begin>
                  <begin loc="r,125,37,125,42">
                    <assigndly loc="r,126,16,126,18" dtype_id="8">
                      <const loc="r,126,19,126,32" name="2&apos;h2" dtype_id="8"/>
                      <varref loc="r,126,9,126,15" name="htrans" dtype_id="8"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="r,127,14,127,19">
                    <assigndly loc="r,128,16,128,18" dtype_id="8">
                      <const loc="r,128,19,128,30" name="2&apos;h0" dtype_id="8"/>
                      <varref loc="r,128,9,128,15" name="htrans" dtype_id="8"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="r,123,16,123,21">
                <assigndly loc="r,124,16,124,18" dtype_id="8">
                  <const loc="r,124,19,124,30" name="2&apos;h0" dtype_id="8"/>
                  <varref loc="r,124,9,124,15" name="htrans" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="r,145,1,145,7">
        <sentree loc="r,145,7,145,8">
          <senitem loc="r,145,9,145,16" edgeType="POS">
            <varref loc="r,145,17,145,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="r,145,23,145,28">
          <if loc="r,146,5,146,7">
            <varref loc="r,146,9,146,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="r,148,14,148,16">
                <eq loc="r,148,27,148,29" dtype_id="1">
                  <const loc="r,148,30,148,35" name="2&apos;h1" dtype_id="8"/>
                  <varref loc="r,148,17,148,26" name="nextstate" dtype_id="8"/>
                </eq>
                <begin>
                  <begin loc="r,148,37,148,42">
                    <assigndly loc="r,149,15,149,17" dtype_id="5">
                      <varref loc="r,149,18,149,20" name="pc" dtype_id="5"/>
                      <varref loc="r,149,9,149,14" name="haddr" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="r,146,16,146,21">
                <assigndly loc="r,147,15,147,17" dtype_id="5">
                  <const loc="r,147,18,147,19" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="r,147,9,147,14" name="haddr" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="r,154,17,154,30" name="inst_out_buff" dtype_id="5" vartype="logic" origName="inst_out_buff"/>
      <always loc="r,155,1,155,7">
        <sentree loc="r,155,7,155,8">
          <senitem loc="r,155,9,155,16" edgeType="POS">
            <varref loc="r,155,17,155,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="r,155,23,155,28">
          <if loc="r,156,5,156,7">
            <varref loc="r,156,9,156,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="r,158,14,158,16">
                <and loc="r,158,32,158,34" dtype_id="1">
                  <eq loc="r,158,23,158,25" dtype_id="1">
                    <const loc="r,158,26,158,31" name="2&apos;h3" dtype_id="8"/>
                    <varref loc="r,158,17,158,22" name="state" dtype_id="8"/>
                  </eq>
                  <eq loc="r,158,45,158,47" dtype_id="1">
                    <const loc="r,158,48,158,52" name="2&apos;h0" dtype_id="8"/>
                    <varref loc="r,158,35,158,44" name="nextstate" dtype_id="8"/>
                  </eq>
                </and>
                <begin>
                  <begin loc="r,158,54,158,59">
                    <assigndly loc="r,159,23,159,25" dtype_id="5">
                      <varref loc="r,159,26,159,32" name="hrdata" dtype_id="5"/>
                      <varref loc="r,159,9,159,22" name="inst_out_buff" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="r,160,14,160,19">
                    <assigndly loc="r,161,23,161,25" dtype_id="5">
                      <varref loc="r,161,26,161,39" name="inst_out_buff" dtype_id="5"/>
                      <varref loc="r,161,9,161,22" name="inst_out_buff" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="r,156,16,156,21">
                <assigndly loc="r,157,23,157,25" dtype_id="5">
                  <const loc="r,157,26,157,27" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="r,157,9,157,22" name="inst_out_buff" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="r,166,1,166,7">
        <sentree loc="r,166,7,166,8">
          <senitem loc="r,166,9,166,16" edgeType="POS">
            <varref loc="r,166,17,166,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="r,166,23,166,28">
          <if loc="r,167,5,167,7">
            <or loc="r,167,15,167,17" dtype_id="1">
              <not loc="r,167,8,167,9" dtype_id="1">
                <varref loc="r,167,9,167,14" name="hrstn" dtype_id="1"/>
              </not>
              <varref loc="r,167,18,167,31" name="ifu_dec_stall" dtype_id="1"/>
            </or>
            <begin>
              <begin loc="r,167,33,167,38">
                <assigndly loc="r,168,18,168,20" dtype_id="5">
                  <const loc="r,168,21,168,22" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="r,168,9,168,17" name="inst_out" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <if loc="r,169,14,169,16">
                <eq loc="r,169,27,169,29" dtype_id="1">
                  <const loc="r,169,30,169,31" name="4&apos;h4" dtype_id="14"/>
                  <varref loc="r,169,17,169,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="r,169,33,169,38">
                    <assigndly loc="r,170,18,170,20" dtype_id="5">
                      <varref loc="r,170,21,170,34" name="inst_out_buff" dtype_id="5"/>
                      <varref loc="r,170,9,170,17" name="inst_out" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="r,171,14,171,19">
                    <assigndly loc="r,172,18,172,20" dtype_id="5">
                      <varref loc="r,172,21,172,29" name="inst_out" dtype_id="5"/>
                      <varref loc="r,172,9,172,17" name="inst_out" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="r,177,1,177,7">
        <sentree loc="r,177,7,177,8">
          <senitem loc="r,177,9,177,16" edgeType="POS">
            <varref loc="r,177,17,177,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="r,177,23,177,28">
          <if loc="r,178,5,178,7">
            <varref loc="r,178,9,178,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="r,180,14,180,16">
                <eq loc="r,180,27,180,29" dtype_id="1">
                  <const loc="r,180,30,180,34" name="2&apos;h0" dtype_id="8"/>
                  <varref loc="r,180,17,180,26" name="nextstate" dtype_id="8"/>
                </eq>
                <begin>
                  <begin loc="r,180,36,180,41">
                    <assigndly loc="r,181,18,181,20" dtype_id="1">
                      <const loc="r,181,21,181,22" name="1&apos;h1" dtype_id="1"/>
                      <varref loc="r,181,9,181,17" name="ifu_idle" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="r,182,14,182,19">
                    <assigndly loc="r,183,18,183,20" dtype_id="1">
                      <const loc="r,183,21,183,22" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="r,183,9,183,17" name="ifu_idle" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="r,178,16,178,21">
                <assigndly loc="r,179,18,179,20" dtype_id="1">
                  <const loc="r,179,21,179,22" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="r,179,9,179,17" name="ifu_idle" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <initial loc="r,133,18,133,19">
        <assign loc="r,133,18,133,19" dtype_id="1">
          <const loc="r,133,20,133,21" name="1&apos;h0" dtype_id="1"/>
          <varref loc="r,133,8,133,17" name="hmastlock" dtype_id="1"/>
        </assign>
      </initial>
      <initial loc="r,136,15,136,16">
        <assign loc="r,136,15,136,16" dtype_id="1">
          <const loc="r,136,17,136,18" name="1&apos;h0" dtype_id="1"/>
          <varref loc="r,136,8,136,14" name="hwrite" dtype_id="1"/>
        </assign>
      </initial>
      <initial loc="r,139,14,139,15">
        <assign loc="r,139,14,139,15" dtype_id="6">
          <const loc="r,139,16,139,17" name="3&apos;h2" dtype_id="6"/>
          <varref loc="r,139,8,139,13" name="hsize" dtype_id="6"/>
        </assign>
      </initial>
      <initial loc="r,142,15,142,16">
        <assign loc="r,142,15,142,16" dtype_id="6">
          <const loc="r,142,17,142,18" name="3&apos;h0" dtype_id="6"/>
          <varref loc="r,142,8,142,14" name="hburst" dtype_id="6"/>
        </assign>
      </initial>
    </module>
    <module loc="s,1,8,1,19" name="regfile_swc" origName="regfile_swc">
      <var loc="s,15,25,15,29" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="s,16,25,16,30" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="s,18,25,18,34" name="reg_waddr" dtype_id="9" dir="input" pinIndex="3" vartype="logic" origName="reg_waddr"/>
      <var loc="s,20,25,20,32" name="reg_wen" dtype_id="1" dir="input" pinIndex="4" vartype="logic" origName="reg_wen"/>
      <var loc="s,19,25,19,34" name="reg_wdata" dtype_id="5" dir="input" pinIndex="5" vartype="logic" origName="reg_wdata"/>
      <var loc="s,22,25,22,36" name="reg_raddr_1" dtype_id="9" dir="input" pinIndex="6" vartype="logic" origName="reg_raddr_1"/>
      <var loc="s,24,25,24,34" name="reg_ren_1" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="reg_ren_1"/>
      <var loc="s,23,25,23,36" name="reg_rdata_1" dtype_id="5" dir="output" pinIndex="8" vartype="logic" origName="reg_rdata_1"/>
      <var loc="s,26,25,26,36" name="reg_raddr_2" dtype_id="9" dir="input" pinIndex="9" vartype="logic" origName="reg_raddr_2"/>
      <var loc="s,28,25,28,34" name="reg_ren_2" dtype_id="1" dir="input" pinIndex="10" vartype="logic" origName="reg_ren_2"/>
      <var loc="s,27,25,27,36" name="reg_rdata_2" dtype_id="5" dir="output" pinIndex="11" vartype="logic" origName="reg_rdata_2"/>
      <var loc="s,31,12,31,19" name="regfile" dtype_id="26" vartype="" origName="regfile"/>
      <var loc="s,33,9,33,10" name="i" dtype_id="19" vartype="integer" origName="i"/>
      <always loc="s,35,1,35,7">
        <sentree loc="s,35,8,35,9">
          <senitem loc="s,35,10,35,17" edgeType="POS">
            <varref loc="s,35,18,35,22" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="s,35,26,35,33" edgeType="NEG">
            <varref loc="s,35,34,35,39" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="s,35,41,35,46">
          <if loc="s,36,5,36,7">
            <varref loc="s,36,9,36,14" name="hrstn" dtype_id="1"/>
            <begin>
              <begin loc="s,40,14,40,19">
                <if loc="s,41,9,41,11">
                  <varref loc="s,41,12,41,19" name="reg_wen" dtype_id="1"/>
                  <begin>
                    <begin loc="s,41,21,41,26">
                      <assigndly loc="s,44,36,44,38" dtype_id="5">
                        <cond loc="s,44,46,44,47" dtype_id="5">
                          <eq loc="s,43,26,43,28" dtype_id="1">
                            <const loc="s,43,29,43,30" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="s,43,16,43,25" name="reg_waddr" dtype_id="9"/>
                          </eq>
                          <arraysel loc="s,44,46,44,47" dtype_id="5">
                            <varref loc="s,44,39,44,46" name="regfile" dtype_id="26"/>
                            <varref loc="s,44,47,44,56" name="reg_waddr" dtype_id="9"/>
                          </arraysel>
                          <varref loc="s,46,39,46,48" name="reg_wdata" dtype_id="5"/>
                        </cond>
                        <arraysel loc="s,44,24,44,25" dtype_id="5">
                          <varref loc="s,44,17,44,24" name="regfile" dtype_id="26"/>
                          <varref loc="s,44,25,44,34" name="reg_waddr" dtype_id="9"/>
                        </arraysel>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="s,47,18,47,23">
                      <assigndly loc="s,48,23,48,25" dtype_id="5">
                        <arraysel loc="s,48,33,48,34" dtype_id="5">
                          <varref loc="s,48,26,48,33" name="regfile" dtype_id="26"/>
                          <varref loc="s,48,34,48,43" name="reg_waddr" dtype_id="9"/>
                        </arraysel>
                        <arraysel loc="s,48,11,48,12" dtype_id="5">
                          <varref loc="s,48,4,48,11" name="regfile" dtype_id="26"/>
                          <varref loc="s,48,12,48,21" name="reg_waddr" dtype_id="9"/>
                        </arraysel>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="s,36,16,36,21">
                <begin loc="s,37,9,37,12">
                  <assign loc="s,37,16,37,17" dtype_id="19">
                    <const loc="s,37,18,37,19" name="32&apos;sh0" dtype_id="3"/>
                    <varref loc="s,37,14,37,15" name="i" dtype_id="19"/>
                  </assign>
                  <while loc="s,37,9,37,12">
                    <begin>
                    </begin>
                    <begin>
                      <gts loc="s,37,23,37,24" dtype_id="1">
                        <const loc="s,37,25,37,27" name="32&apos;sh20" dtype_id="3"/>
                        <varref loc="s,37,21,37,22" name="i" dtype_id="19"/>
                      </gts>
                    </begin>
                    <begin>
                      <begin loc="s,37,40,37,45">
                        <assigndly loc="s,38,24,38,26" dtype_id="5">
                          <const loc="s,38,27,38,28" name="32&apos;sh0" dtype_id="3"/>
                          <arraysel loc="s,38,20,38,21" dtype_id="5">
                            <varref loc="s,38,13,38,20" name="regfile" dtype_id="26"/>
                            <sel loc="s,38,21,38,22" dtype_id="20">
                              <varref loc="s,38,21,38,22" name="i" dtype_id="19"/>
                              <const loc="s,38,21,38,22" name="32&apos;h0" dtype_id="5"/>
                              <const loc="s,38,21,38,22" name="32&apos;h5" dtype_id="5"/>
                            </sel>
                          </arraysel>
                        </assigndly>
                      </begin>
                    </begin>
                    <begin>
                      <assign loc="s,37,31,37,32" dtype_id="19">
                        <add loc="s,37,35,37,36" dtype_id="19">
                          <const loc="s,37,37,37,38" name="32&apos;sh1" dtype_id="3"/>
                          <varref loc="s,37,33,37,34" name="i" dtype_id="19"/>
                        </add>
                        <varref loc="s,37,29,37,30" name="i" dtype_id="19"/>
                      </assign>
                    </begin>
                  </while>
                </begin>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="s,54,1,54,7">
        <sentree loc="s,54,8,54,9">
          <senitem loc="s,54,10,54,17" edgeType="POS">
            <varref loc="s,54,18,54,22" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="s,54,26,54,33" edgeType="NEG">
            <varref loc="s,54,34,54,39" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="s,54,41,54,46">
          <if loc="s,55,5,55,7">
            <varref loc="s,55,9,55,14" name="hrstn" dtype_id="1"/>
            <begin>
              <begin loc="s,57,14,57,19">
                <if loc="s,58,9,58,11">
                  <varref loc="s,58,12,58,21" name="reg_ren_1" dtype_id="1"/>
                  <begin>
                    <begin loc="s,58,23,58,28">
                      <if loc="s,59,13,59,15">
                        <and loc="s,59,24,59,26" dtype_id="1">
                          <varref loc="s,59,16,59,23" name="reg_wen" dtype_id="1"/>
                          <eq loc="s,59,40,59,42" dtype_id="1">
                            <varref loc="s,59,28,59,39" name="reg_raddr_1" dtype_id="9"/>
                            <varref loc="s,59,43,59,52" name="reg_waddr" dtype_id="9"/>
                          </eq>
                        </and>
                        <begin>
                          <begin loc="s,59,55,59,60">
                            <assigndly loc="s,60,29,60,31" dtype_id="5">
                              <varref loc="s,60,32,60,41" name="reg_wdata" dtype_id="5"/>
                              <varref loc="s,60,17,60,28" name="reg_rdata_1" dtype_id="5"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="s,61,22,61,27">
                            <assigndly loc="s,62,29,62,31" dtype_id="5">
                              <arraysel loc="s,62,39,62,40" dtype_id="5">
                                <varref loc="s,62,32,62,39" name="regfile" dtype_id="26"/>
                                <varref loc="s,62,40,62,51" name="reg_raddr_1" dtype_id="9"/>
                              </arraysel>
                              <varref loc="s,62,17,62,28" name="reg_rdata_1" dtype_id="5"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="s,64,18,64,23">
                      <assigndly loc="s,65,25,65,27" dtype_id="5">
                        <const loc="s,65,28,65,29" name="32&apos;sh0" dtype_id="3"/>
                        <varref loc="s,65,13,65,24" name="reg_rdata_1" dtype_id="5"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="s,55,16,55,21">
                <assigndly loc="s,56,21,56,23" dtype_id="5">
                  <const loc="s,56,24,56,25" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="s,56,9,56,20" name="reg_rdata_1" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="s,71,1,71,7">
        <sentree loc="s,71,8,71,9">
          <senitem loc="s,71,10,71,17" edgeType="POS">
            <varref loc="s,71,18,71,22" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="s,71,26,71,33" edgeType="NEG">
            <varref loc="s,71,34,71,39" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="s,71,41,71,46">
          <if loc="s,72,5,72,7">
            <varref loc="s,72,9,72,14" name="hrstn" dtype_id="1"/>
            <begin>
              <begin loc="s,74,14,74,19">
                <if loc="s,75,9,75,11">
                  <varref loc="s,75,12,75,21" name="reg_ren_2" dtype_id="1"/>
                  <begin>
                    <begin loc="s,75,23,75,28">
                      <if loc="s,76,13,76,15">
                        <and loc="s,76,24,76,26" dtype_id="1">
                          <varref loc="s,76,16,76,23" name="reg_wen" dtype_id="1"/>
                          <eq loc="s,76,40,76,42" dtype_id="1">
                            <varref loc="s,76,28,76,39" name="reg_raddr_2" dtype_id="9"/>
                            <varref loc="s,76,43,76,52" name="reg_waddr" dtype_id="9"/>
                          </eq>
                        </and>
                        <begin>
                          <begin loc="s,76,55,76,60">
                            <assigndly loc="s,77,29,77,31" dtype_id="5">
                              <varref loc="s,77,32,77,41" name="reg_wdata" dtype_id="5"/>
                              <varref loc="s,77,17,77,28" name="reg_rdata_2" dtype_id="5"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="s,78,22,78,27">
                            <assigndly loc="s,79,29,79,31" dtype_id="5">
                              <arraysel loc="s,79,39,79,40" dtype_id="5">
                                <varref loc="s,79,32,79,39" name="regfile" dtype_id="26"/>
                                <varref loc="s,79,40,79,51" name="reg_raddr_2" dtype_id="9"/>
                              </arraysel>
                              <varref loc="s,79,17,79,28" name="reg_rdata_2" dtype_id="5"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="s,81,18,81,23">
                      <assigndly loc="s,82,25,82,27" dtype_id="5">
                        <const loc="s,82,28,82,29" name="32&apos;sh0" dtype_id="3"/>
                        <varref loc="s,82,13,82,24" name="reg_rdata_2" dtype_id="5"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="s,72,16,72,21">
                <assigndly loc="s,73,21,73,23" dtype_id="5">
                  <const loc="s,73,24,73,25" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="s,73,9,73,20" name="reg_rdata_2" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="u,1,8,1,19" name="exu_top_swc" origName="exu_top_swc">
      <var loc="u,95,25,95,29" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="u,96,25,96,30" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="u,189,25,189,34" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="cycle_cnt"/>
      <var loc="u,190,25,190,38" name="ifu_dec_stall" dtype_id="1" dir="output" pinIndex="4" vartype="logic" origName="ifu_dec_stall"/>
      <var loc="u,98,25,98,32" name="inst_in" dtype_id="5" dir="input" pinIndex="5" vartype="logic" origName="inst_in"/>
      <var loc="u,99,25,99,33" name="inst_out" dtype_id="5" dir="output" pinIndex="6" vartype="logic" origName="inst_out"/>
      <var loc="u,101,25,101,32" name="dec_lui" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="dec_lui"/>
      <var loc="u,102,25,102,34" name="dec_auipc" dtype_id="1" dir="input" pinIndex="8" vartype="logic" origName="dec_auipc"/>
      <var loc="u,103,25,103,32" name="dec_jal" dtype_id="1" dir="input" pinIndex="9" vartype="logic" origName="dec_jal"/>
      <var loc="u,104,25,104,33" name="dec_jalr" dtype_id="1" dir="input" pinIndex="10" vartype="logic" origName="dec_jalr"/>
      <var loc="u,105,25,105,32" name="dec_beq" dtype_id="1" dir="input" pinIndex="11" vartype="logic" origName="dec_beq"/>
      <var loc="u,106,25,106,32" name="dec_bne" dtype_id="1" dir="input" pinIndex="12" vartype="logic" origName="dec_bne"/>
      <var loc="u,107,25,107,32" name="dec_blt" dtype_id="1" dir="input" pinIndex="13" vartype="logic" origName="dec_blt"/>
      <var loc="u,108,25,108,32" name="dec_bge" dtype_id="1" dir="input" pinIndex="14" vartype="logic" origName="dec_bge"/>
      <var loc="u,109,25,109,33" name="dec_bltu" dtype_id="1" dir="input" pinIndex="15" vartype="logic" origName="dec_bltu"/>
      <var loc="u,110,25,110,33" name="dec_bgeu" dtype_id="1" dir="input" pinIndex="16" vartype="logic" origName="dec_bgeu"/>
      <var loc="u,111,25,111,31" name="dec_lb" dtype_id="1" dir="input" pinIndex="17" vartype="logic" origName="dec_lb"/>
      <var loc="u,112,25,112,31" name="dec_lh" dtype_id="1" dir="input" pinIndex="18" vartype="logic" origName="dec_lh"/>
      <var loc="u,113,25,113,31" name="dec_lw" dtype_id="1" dir="input" pinIndex="19" vartype="logic" origName="dec_lw"/>
      <var loc="u,114,25,114,32" name="dec_lbu" dtype_id="1" dir="input" pinIndex="20" vartype="logic" origName="dec_lbu"/>
      <var loc="u,115,25,115,32" name="dec_lhu" dtype_id="1" dir="input" pinIndex="21" vartype="logic" origName="dec_lhu"/>
      <var loc="u,116,25,116,31" name="dec_sb" dtype_id="1" dir="input" pinIndex="22" vartype="logic" origName="dec_sb"/>
      <var loc="u,117,25,117,31" name="dec_sh" dtype_id="1" dir="input" pinIndex="23" vartype="logic" origName="dec_sh"/>
      <var loc="u,118,25,118,31" name="dec_sw" dtype_id="1" dir="input" pinIndex="24" vartype="logic" origName="dec_sw"/>
      <var loc="u,119,25,119,33" name="dec_addi" dtype_id="1" dir="input" pinIndex="25" vartype="logic" origName="dec_addi"/>
      <var loc="u,120,25,120,33" name="dec_slti" dtype_id="1" dir="input" pinIndex="26" vartype="logic" origName="dec_slti"/>
      <var loc="u,121,25,121,34" name="dec_sltiu" dtype_id="1" dir="input" pinIndex="27" vartype="logic" origName="dec_sltiu"/>
      <var loc="u,122,25,122,33" name="dec_xori" dtype_id="1" dir="input" pinIndex="28" vartype="logic" origName="dec_xori"/>
      <var loc="u,123,25,123,32" name="dec_ori" dtype_id="1" dir="input" pinIndex="29" vartype="logic" origName="dec_ori"/>
      <var loc="u,124,25,124,33" name="dec_andi" dtype_id="1" dir="input" pinIndex="30" vartype="logic" origName="dec_andi"/>
      <var loc="u,125,25,125,33" name="dec_slli" dtype_id="1" dir="input" pinIndex="31" vartype="logic" origName="dec_slli"/>
      <var loc="u,126,25,126,33" name="dec_srli" dtype_id="1" dir="input" pinIndex="32" vartype="logic" origName="dec_srli"/>
      <var loc="u,127,25,127,33" name="dec_srai" dtype_id="1" dir="input" pinIndex="33" vartype="logic" origName="dec_srai"/>
      <var loc="u,128,25,128,32" name="dec_add" dtype_id="1" dir="input" pinIndex="34" vartype="logic" origName="dec_add"/>
      <var loc="u,129,25,129,32" name="dec_sub" dtype_id="1" dir="input" pinIndex="35" vartype="logic" origName="dec_sub"/>
      <var loc="u,130,25,130,32" name="dec_sll" dtype_id="1" dir="input" pinIndex="36" vartype="logic" origName="dec_sll"/>
      <var loc="u,131,25,131,32" name="dec_slt" dtype_id="1" dir="input" pinIndex="37" vartype="logic" origName="dec_slt"/>
      <var loc="u,132,25,132,33" name="dec_sltu" dtype_id="1" dir="input" pinIndex="38" vartype="logic" origName="dec_sltu"/>
      <var loc="u,133,25,133,32" name="dec_xor" dtype_id="1" dir="input" pinIndex="39" vartype="logic" origName="dec_xor"/>
      <var loc="u,134,25,134,32" name="dec_srl" dtype_id="1" dir="input" pinIndex="40" vartype="logic" origName="dec_srl"/>
      <var loc="u,135,25,135,32" name="dec_sra" dtype_id="1" dir="input" pinIndex="41" vartype="logic" origName="dec_sra"/>
      <var loc="u,136,25,136,31" name="dec_or" dtype_id="1" dir="input" pinIndex="42" vartype="logic" origName="dec_or"/>
      <var loc="u,137,25,137,32" name="dec_and" dtype_id="1" dir="input" pinIndex="43" vartype="logic" origName="dec_and"/>
      <var loc="u,138,25,138,34" name="dec_fence" dtype_id="1" dir="input" pinIndex="44" vartype="logic" origName="dec_fence"/>
      <var loc="u,139,25,139,36" name="dec_fence_i" dtype_id="1" dir="input" pinIndex="45" vartype="logic" origName="dec_fence_i"/>
      <var loc="u,140,25,140,34" name="dec_ecall" dtype_id="1" dir="input" pinIndex="46" vartype="logic" origName="dec_ecall"/>
      <var loc="u,141,25,141,35" name="dec_ebreak" dtype_id="1" dir="input" pinIndex="47" vartype="logic" origName="dec_ebreak"/>
      <var loc="u,142,25,142,34" name="dec_csrrw" dtype_id="1" dir="input" pinIndex="48" vartype="logic" origName="dec_csrrw"/>
      <var loc="u,143,25,143,34" name="dec_csrrs" dtype_id="1" dir="input" pinIndex="49" vartype="logic" origName="dec_csrrs"/>
      <var loc="u,144,25,144,34" name="dec_csrrc" dtype_id="1" dir="input" pinIndex="50" vartype="logic" origName="dec_csrrc"/>
      <var loc="u,145,25,145,35" name="dec_csrrwi" dtype_id="1" dir="input" pinIndex="51" vartype="logic" origName="dec_csrrwi"/>
      <var loc="u,146,25,146,35" name="dec_csrrsi" dtype_id="1" dir="input" pinIndex="52" vartype="logic" origName="dec_csrrsi"/>
      <var loc="u,147,25,147,35" name="dec_csrrci" dtype_id="1" dir="input" pinIndex="53" vartype="logic" origName="dec_csrrci"/>
      <var loc="u,148,25,148,37" name="dec_upper_en" dtype_id="1" dir="input" pinIndex="54" vartype="logic" origName="dec_upper_en"/>
      <var loc="u,149,25,149,35" name="dec_imm_en" dtype_id="1" dir="input" pinIndex="55" vartype="logic" origName="dec_imm_en"/>
      <var loc="u,150,25,150,35" name="dec_reg_en" dtype_id="1" dir="input" pinIndex="56" vartype="logic" origName="dec_reg_en"/>
      <var loc="u,151,25,151,36" name="dec_jump_en" dtype_id="1" dir="input" pinIndex="57" vartype="logic" origName="dec_jump_en"/>
      <var loc="u,152,25,152,38" name="dec_branch_en" dtype_id="1" dir="input" pinIndex="58" vartype="logic" origName="dec_branch_en"/>
      <var loc="u,153,25,153,36" name="dec_load_en" dtype_id="1" dir="input" pinIndex="59" vartype="logic" origName="dec_load_en"/>
      <var loc="u,154,25,154,37" name="dec_store_en" dtype_id="1" dir="input" pinIndex="60" vartype="logic" origName="dec_store_en"/>
      <var loc="u,155,25,155,32" name="dec_rs2" dtype_id="9" dir="input" pinIndex="61" vartype="logic" origName="dec_rs2"/>
      <var loc="u,156,25,156,32" name="dec_rs1" dtype_id="9" dir="input" pinIndex="62" vartype="logic" origName="dec_rs1"/>
      <var loc="u,157,25,157,31" name="dec_rd" dtype_id="9" dir="input" pinIndex="63" vartype="logic" origName="dec_rd"/>
      <var loc="u,158,25,158,39" name="dec_imm_type_i" dtype_id="10" dir="input" pinIndex="64" vartype="logic" origName="dec_imm_type_i"/>
      <var loc="u,159,25,159,39" name="dec_imm_type_s" dtype_id="10" dir="input" pinIndex="65" vartype="logic" origName="dec_imm_type_s"/>
      <var loc="u,160,25,160,39" name="dec_imm_type_b" dtype_id="11" dir="input" pinIndex="66" vartype="logic" origName="dec_imm_type_b"/>
      <var loc="u,161,25,161,39" name="dec_imm_type_u" dtype_id="12" dir="input" pinIndex="67" vartype="logic" origName="dec_imm_type_u"/>
      <var loc="u,162,25,162,39" name="dec_imm_type_j" dtype_id="13" dir="input" pinIndex="68" vartype="logic" origName="dec_imm_type_j"/>
      <var loc="u,164,25,164,27" name="pc" dtype_id="5" dir="input" pinIndex="69" vartype="logic" origName="pc"/>
      <var loc="u,165,25,165,33" name="pc_write" dtype_id="1" dir="output" pinIndex="70" vartype="logic" origName="pc_write"/>
      <var loc="u,166,25,166,33" name="pc_wdata" dtype_id="5" dir="output" pinIndex="71" vartype="logic" origName="pc_wdata"/>
      <var loc="u,168,25,168,36" name="exu_load_rd" dtype_id="9" dir="output" pinIndex="72" vartype="logic" origName="exu_load_rd"/>
      <var loc="u,169,25,169,43" name="exu_load_base_addr" dtype_id="5" dir="output" pinIndex="73" vartype="logic" origName="exu_load_base_addr"/>
      <var loc="u,170,25,170,40" name="exu_load_offset" dtype_id="5" dir="output" pinIndex="74" vartype="logic" origName="exu_load_offset"/>
      <var loc="u,171,25,171,38" name="exu_load_sext" dtype_id="1" dir="output" pinIndex="75" vartype="logic" origName="exu_load_sext"/>
      <var loc="u,172,25,172,38" name="exu_load_size" dtype_id="8" dir="output" pinIndex="76" vartype="logic" origName="exu_load_size"/>
      <var loc="u,173,25,173,36" name="exu_load_en" dtype_id="1" dir="output" pinIndex="77" vartype="logic" origName="exu_load_en"/>
      <var loc="u,174,25,174,39" name="exu_store_addr" dtype_id="5" dir="output" pinIndex="78" vartype="logic" origName="exu_store_addr"/>
      <var loc="u,175,25,175,39" name="exu_store_data" dtype_id="5" dir="output" pinIndex="79" vartype="logic" origName="exu_store_data"/>
      <var loc="u,176,25,176,39" name="exu_store_size" dtype_id="8" dir="output" pinIndex="80" vartype="logic" origName="exu_store_size"/>
      <var loc="u,177,25,177,37" name="exu_store_en" dtype_id="1" dir="output" pinIndex="81" vartype="logic" origName="exu_store_en"/>
      <var loc="u,179,25,179,34" name="reg_waddr" dtype_id="9" dir="output" pinIndex="82" vartype="logic" origName="reg_waddr"/>
      <var loc="u,180,25,180,34" name="reg_wdata" dtype_id="5" dir="output" pinIndex="83" vartype="logic" origName="reg_wdata"/>
      <var loc="u,181,25,181,32" name="reg_wen" dtype_id="1" dir="output" pinIndex="84" vartype="logic" origName="reg_wen"/>
      <var loc="u,182,25,182,36" name="reg_raddr_1" dtype_id="9" dir="output" pinIndex="85" vartype="logic" origName="reg_raddr_1"/>
      <var loc="u,183,25,183,36" name="reg_rdata_1" dtype_id="5" dir="input" pinIndex="86" vartype="logic" origName="reg_rdata_1"/>
      <var loc="u,184,25,184,34" name="reg_ren_1" dtype_id="1" dir="output" pinIndex="87" vartype="logic" origName="reg_ren_1"/>
      <var loc="u,185,25,185,36" name="reg_raddr_2" dtype_id="9" dir="output" pinIndex="88" vartype="logic" origName="reg_raddr_2"/>
      <var loc="u,186,25,186,36" name="reg_rdata_2" dtype_id="5" dir="output" pinIndex="89" vartype="logic" origName="reg_rdata_2"/>
      <var loc="u,187,25,187,34" name="reg_ren_2" dtype_id="1" dir="output" pinIndex="90" vartype="logic" origName="reg_ren_2"/>
      <var loc="u,192,25,192,30" name="flush" dtype_id="8" vartype="logic" origName="flush"/>
      <var loc="u,193,25,193,36" name="flush_stall" dtype_id="1" vartype="logic" origName="flush_stall"/>
      <var loc="u,194,25,194,34" name="exu_stall" dtype_id="1" vartype="logic" origName="exu_stall"/>
      <instance loc="u,199,15,199,32" name="exu_upper_en_inst" defName="exu_upper_en" origName="exu_upper_en_inst">
        <port loc="u,200,6,200,10" name="hclk" direction="in" portIndex="1">
          <varref loc="u,200,26,200,30" name="hclk" dtype_id="1"/>
        </port>
        <port loc="u,201,6,201,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="u,201,26,201,31" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="u,202,6,202,15" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="u,202,26,202,35" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="u,203,6,203,18" name="dec_upper_en" direction="in" portIndex="4">
          <and loc="u,203,39,203,41" dtype_id="1">
            <varref loc="u,203,26,203,38" name="dec_upper_en" dtype_id="1"/>
            <not loc="u,203,42,203,43" dtype_id="1">
              <varref loc="u,203,43,203,52" name="exu_stall" dtype_id="1"/>
            </not>
          </and>
        </port>
        <port loc="u,204,6,204,13" name="dec_lui" direction="in" portIndex="5">
          <varref loc="u,204,26,204,33" name="dec_lui" dtype_id="1"/>
        </port>
        <port loc="u,205,6,205,15" name="dec_auipc" direction="in" portIndex="6">
          <varref loc="u,205,26,205,35" name="dec_auipc" dtype_id="1"/>
        </port>
        <port loc="u,206,6,206,20" name="dec_imm_type_u" direction="in" portIndex="7">
          <varref loc="u,206,26,206,40" name="dec_imm_type_u" dtype_id="12"/>
        </port>
        <port loc="u,207,6,207,12" name="dec_rd" direction="in" portIndex="8">
          <varref loc="u,207,26,207,32" name="dec_rd" dtype_id="9"/>
        </port>
        <port loc="u,208,6,208,8" name="pc" direction="in" portIndex="9">
          <varref loc="u,208,26,208,28" name="pc" dtype_id="5"/>
        </port>
        <port loc="u,209,6,209,15" name="reg_waddr" direction="inout" portIndex="10">
          <varref loc="u,209,26,209,35" name="reg_waddr" dtype_id="9"/>
        </port>
        <port loc="u,210,6,210,13" name="reg_wen" direction="inout" portIndex="11">
          <varref loc="u,210,26,210,33" name="reg_wen" dtype_id="1"/>
        </port>
        <port loc="u,211,6,211,15" name="reg_wdata" direction="inout" portIndex="12">
          <varref loc="u,211,26,211,35" name="reg_wdata" dtype_id="5"/>
        </port>
        <port loc="u,212,6,212,15" name="exu_stall" direction="in" portIndex="13">
          <varref loc="u,212,26,212,35" name="exu_stall" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="u,215,12,215,26" name="ex_imm_en_inst" defName="ex_imm_en" origName="ex_imm_en_inst">
        <port loc="u,216,6,216,10" name="hclk" direction="in" portIndex="1">
          <varref loc="u,216,26,216,30" name="hclk" dtype_id="1"/>
        </port>
        <port loc="u,217,6,217,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="u,217,26,217,31" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="u,218,6,218,15" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="u,218,26,218,35" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="u,219,6,219,19" name="dec_branch_en" direction="in" portIndex="4">
          <and loc="u,219,37,219,39" dtype_id="1">
            <varref loc="u,219,26,219,36" name="dec_imm_en" dtype_id="1"/>
            <not loc="u,219,40,219,41" dtype_id="1">
              <varref loc="u,219,41,219,50" name="exu_stall" dtype_id="1"/>
            </not>
          </and>
        </port>
        <port loc="u,220,6,220,14" name="dec_addi" direction="in" portIndex="5">
          <varref loc="u,220,26,220,34" name="dec_addi" dtype_id="1"/>
        </port>
        <port loc="u,221,6,221,14" name="dec_slti" direction="in" portIndex="6">
          <varref loc="u,221,26,221,34" name="dec_slti" dtype_id="1"/>
        </port>
        <port loc="u,222,6,222,15" name="dec_sltiu" direction="in" portIndex="7">
          <varref loc="u,222,26,222,35" name="dec_sltiu" dtype_id="1"/>
        </port>
        <port loc="u,223,6,223,14" name="dec_xori" direction="in" portIndex="8">
          <varref loc="u,223,26,223,34" name="dec_xori" dtype_id="1"/>
        </port>
        <port loc="u,224,6,224,13" name="dec_ori" direction="in" portIndex="9">
          <varref loc="u,224,26,224,33" name="dec_ori" dtype_id="1"/>
        </port>
        <port loc="u,225,6,225,14" name="dec_andi" direction="in" portIndex="10">
          <varref loc="u,225,26,225,34" name="dec_andi" dtype_id="1"/>
        </port>
        <port loc="u,226,6,226,14" name="dec_slli" direction="in" portIndex="11">
          <varref loc="u,226,26,226,34" name="dec_slli" dtype_id="1"/>
        </port>
        <port loc="u,227,6,227,14" name="dec_srli" direction="in" portIndex="12">
          <varref loc="u,227,26,227,34" name="dec_srli" dtype_id="1"/>
        </port>
        <port loc="u,228,6,228,14" name="dec_srai" direction="in" portIndex="13">
          <varref loc="u,228,26,228,34" name="dec_srai" dtype_id="1"/>
        </port>
        <port loc="u,229,6,229,20" name="dec_imm_type_i" direction="in" portIndex="14">
          <varref loc="u,229,26,229,40" name="dec_imm_type_i" dtype_id="10"/>
        </port>
        <port loc="u,230,6,230,12" name="dec_rd" direction="in" portIndex="15">
          <varref loc="u,230,26,230,32" name="dec_rd" dtype_id="9"/>
        </port>
        <port loc="u,231,6,231,13" name="dec_rs1" direction="in" portIndex="16">
          <varref loc="u,231,26,231,33" name="dec_rs1" dtype_id="9"/>
        </port>
        <port loc="u,232,6,232,8" name="pc" direction="in" portIndex="17">
          <varref loc="u,232,26,232,28" name="pc" dtype_id="5"/>
        </port>
        <port loc="u,233,6,233,15" name="reg_waddr" direction="inout" portIndex="18">
          <varref loc="u,233,26,233,35" name="reg_waddr" dtype_id="9"/>
        </port>
        <port loc="u,234,6,234,13" name="reg_wen" direction="inout" portIndex="19">
          <varref loc="u,234,26,234,33" name="reg_wen" dtype_id="1"/>
        </port>
        <port loc="u,235,6,235,15" name="reg_wdata" direction="inout" portIndex="20">
          <varref loc="u,235,26,235,35" name="reg_wdata" dtype_id="5"/>
        </port>
        <port loc="u,236,6,236,17" name="reg_raddr_1" direction="inout" portIndex="21">
          <varref loc="u,236,26,236,37" name="reg_raddr_1" dtype_id="9"/>
        </port>
        <port loc="u,237,6,237,15" name="reg_ren_1" direction="inout" portIndex="22">
          <varref loc="u,237,26,237,35" name="reg_ren_1" dtype_id="1"/>
        </port>
        <port loc="u,238,6,238,17" name="reg_rdata_1" direction="in" portIndex="23">
          <varref loc="u,238,26,238,37" name="reg_rdata_1" dtype_id="5"/>
        </port>
      </instance>
      <instance loc="u,241,14,241,30" name="exu_reg_swc_inst" defName="exu_reg_swc" origName="exu_reg_swc_inst">
        <port loc="u,242,6,242,10" name="hclk" direction="in" portIndex="1">
          <varref loc="u,242,26,242,30" name="hclk" dtype_id="1"/>
        </port>
        <port loc="u,243,6,243,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="u,243,26,243,31" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="u,244,6,244,15" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="u,244,26,244,35" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="u,245,6,245,8" name="en" direction="in" portIndex="4">
          <varref loc="u,245,26,245,36" name="dec_reg_en" dtype_id="1"/>
        </port>
        <port loc="u,246,6,246,13" name="dec_add" direction="in" portIndex="5">
          <varref loc="u,246,26,246,33" name="dec_add" dtype_id="1"/>
        </port>
        <port loc="u,247,6,247,13" name="dec_sub" direction="in" portIndex="6">
          <varref loc="u,247,26,247,33" name="dec_sub" dtype_id="1"/>
        </port>
        <port loc="u,248,6,248,13" name="dec_sll" direction="in" portIndex="7">
          <varref loc="u,248,26,248,33" name="dec_sll" dtype_id="1"/>
        </port>
        <port loc="u,249,6,249,13" name="dec_slt" direction="in" portIndex="8">
          <varref loc="u,249,26,249,33" name="dec_slt" dtype_id="1"/>
        </port>
        <port loc="u,250,6,250,14" name="dec_sltu" direction="in" portIndex="9">
          <varref loc="u,250,26,250,34" name="dec_sltu" dtype_id="1"/>
        </port>
        <port loc="u,251,6,251,13" name="dec_xor" direction="in" portIndex="10">
          <varref loc="u,251,26,251,33" name="dec_xor" dtype_id="1"/>
        </port>
        <port loc="u,252,6,252,13" name="dec_srl" direction="in" portIndex="11">
          <varref loc="u,252,26,252,33" name="dec_srl" dtype_id="1"/>
        </port>
        <port loc="u,253,6,253,13" name="dec_sra" direction="in" portIndex="12">
          <varref loc="u,253,26,253,33" name="dec_sra" dtype_id="1"/>
        </port>
        <port loc="u,254,6,254,12" name="dec_or" direction="in" portIndex="13">
          <varref loc="u,254,26,254,32" name="dec_or" dtype_id="1"/>
        </port>
        <port loc="u,255,6,255,13" name="dec_and" direction="in" portIndex="14">
          <varref loc="u,255,26,255,33" name="dec_and" dtype_id="1"/>
        </port>
        <port loc="u,256,6,256,13" name="dec_rs1" direction="in" portIndex="15">
          <varref loc="u,256,26,256,33" name="dec_rs1" dtype_id="9"/>
        </port>
        <port loc="u,257,6,257,13" name="dec_rs2" direction="in" portIndex="16">
          <varref loc="u,257,26,257,33" name="dec_rs2" dtype_id="9"/>
        </port>
        <port loc="u,258,6,258,12" name="dec_rd" direction="in" portIndex="17">
          <varref loc="u,258,26,258,32" name="dec_rd" dtype_id="9"/>
        </port>
        <port loc="u,259,6,259,8" name="pc" direction="in" portIndex="18">
          <varref loc="u,259,26,259,28" name="pc" dtype_id="5"/>
        </port>
        <port loc="u,260,6,260,15" name="reg_waddr" direction="inout" portIndex="19">
          <varref loc="u,260,26,260,35" name="reg_waddr" dtype_id="9"/>
        </port>
        <port loc="u,261,6,261,13" name="reg_wen" direction="inout" portIndex="20">
          <varref loc="u,261,26,261,33" name="reg_wen" dtype_id="1"/>
        </port>
        <port loc="u,262,6,262,15" name="reg_wdata" direction="inout" portIndex="21">
          <varref loc="u,262,26,262,35" name="reg_wdata" dtype_id="5"/>
        </port>
        <port loc="u,263,6,263,17" name="reg_rdata_1" direction="in" portIndex="22">
          <varref loc="u,263,26,263,37" name="reg_rdata_1" dtype_id="5"/>
        </port>
        <port loc="u,264,6,264,17" name="reg_raddr_1" direction="inout" portIndex="23">
          <varref loc="u,264,26,264,37" name="reg_raddr_1" dtype_id="9"/>
        </port>
        <port loc="u,265,6,265,15" name="reg_ren_1" direction="inout" portIndex="24">
          <varref loc="u,265,26,265,35" name="reg_ren_1" dtype_id="1"/>
        </port>
        <port loc="u,266,6,266,17" name="reg_rdata_2" direction="in" portIndex="25">
          <varref loc="u,266,26,266,37" name="reg_rdata_2" dtype_id="5"/>
        </port>
        <port loc="u,267,6,267,17" name="reg_raddr_2" direction="inout" portIndex="26">
          <varref loc="u,267,26,267,37" name="reg_raddr_2" dtype_id="9"/>
        </port>
        <port loc="u,268,6,268,15" name="reg_ren_2" direction="inout" portIndex="27">
          <varref loc="u,268,26,268,35" name="reg_ren_2" dtype_id="1"/>
        </port>
        <port loc="u,269,6,269,15" name="exu_stall" direction="in" portIndex="28">
          <varref loc="u,269,26,269,35" name="exu_stall" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="u,272,14,272,31" name="exu_jump_swc_inst" defName="exu_jump_swc" origName="exu_jump_swc_inst">
        <port loc="u,273,6,273,10" name="hclk" direction="in" portIndex="1">
          <varref loc="u,273,26,273,30" name="hclk" dtype_id="1"/>
        </port>
        <port loc="u,274,6,274,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="u,274,26,274,31" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="u,275,6,275,15" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="u,275,26,275,35" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="u,276,6,276,17" name="dec_jump_en" direction="in" portIndex="4">
          <and loc="u,276,38,276,40" dtype_id="1">
            <varref loc="u,276,26,276,37" name="dec_jump_en" dtype_id="1"/>
            <not loc="u,276,41,276,42" dtype_id="1">
              <varref loc="u,276,42,276,51" name="exu_stall" dtype_id="1"/>
            </not>
          </and>
        </port>
        <port loc="u,277,6,277,13" name="dec_jal" direction="in" portIndex="5">
          <varref loc="u,277,26,277,33" name="dec_jal" dtype_id="1"/>
        </port>
        <port loc="u,278,6,278,14" name="dec_jalr" direction="in" portIndex="6">
          <varref loc="u,278,26,278,34" name="dec_jalr" dtype_id="1"/>
        </port>
        <port loc="u,279,6,279,20" name="dec_imm_type_i" direction="in" portIndex="7">
          <varref loc="u,279,26,279,40" name="dec_imm_type_i" dtype_id="10"/>
        </port>
        <port loc="u,280,6,280,20" name="dec_imm_type_j" direction="in" portIndex="8">
          <varref loc="u,280,26,280,40" name="dec_imm_type_j" dtype_id="13"/>
        </port>
        <port loc="u,281,6,281,12" name="dec_rd" direction="in" portIndex="9">
          <varref loc="u,281,26,281,32" name="dec_rd" dtype_id="9"/>
        </port>
        <port loc="u,282,6,282,13" name="dec_rs1" direction="in" portIndex="10">
          <varref loc="u,282,26,282,33" name="dec_rs1" dtype_id="9"/>
        </port>
        <port loc="u,283,6,283,8" name="pc" direction="in" portIndex="11">
          <varref loc="u,283,26,283,28" name="pc" dtype_id="5"/>
        </port>
        <port loc="u,284,6,284,14" name="pc_write" direction="inout" portIndex="12">
          <varref loc="u,284,26,284,34" name="pc_write" dtype_id="1"/>
        </port>
        <port loc="u,285,6,285,14" name="pc_wdata" direction="inout" portIndex="13">
          <varref loc="u,285,26,285,34" name="pc_wdata" dtype_id="5"/>
        </port>
        <port loc="u,286,6,286,11" name="flush" direction="inout" portIndex="14">
          <varref loc="u,286,26,286,31" name="flush" dtype_id="8"/>
        </port>
        <port loc="u,287,6,287,15" name="reg_waddr" direction="inout" portIndex="15">
          <varref loc="u,287,26,287,35" name="reg_waddr" dtype_id="9"/>
        </port>
        <port loc="u,288,6,288,13" name="reg_wen" direction="inout" portIndex="16">
          <varref loc="u,288,26,288,33" name="reg_wen" dtype_id="1"/>
        </port>
        <port loc="u,289,6,289,15" name="reg_wdata" direction="inout" portIndex="17">
          <varref loc="u,289,26,289,35" name="reg_wdata" dtype_id="5"/>
        </port>
        <port loc="u,290,6,290,17" name="reg_raddr_1" direction="inout" portIndex="18">
          <varref loc="u,290,26,290,37" name="reg_raddr_1" dtype_id="9"/>
        </port>
        <port loc="u,291,6,291,15" name="reg_ren_1" direction="inout" portIndex="19">
          <varref loc="u,291,26,291,35" name="reg_ren_1" dtype_id="1"/>
        </port>
        <port loc="u,292,6,292,17" name="reg_rdata_1" direction="in" portIndex="20">
          <varref loc="u,292,26,292,37" name="reg_rdata_1" dtype_id="5"/>
        </port>
      </instance>
      <instance loc="u,295,17,295,36" name="exu_branch_swc_inst" defName="exu_branch_swc" origName="exu_branch_swc_inst">
        <port loc="u,296,6,296,10" name="hclk" direction="in" portIndex="1">
          <varref loc="u,296,26,296,30" name="hclk" dtype_id="1"/>
        </port>
        <port loc="u,297,6,297,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="u,297,26,297,31" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="u,298,6,298,15" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="u,298,26,298,35" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="u,299,6,299,19" name="dec_branch_en" direction="in" portIndex="4">
          <and loc="u,299,40,299,42" dtype_id="1">
            <varref loc="u,299,26,299,39" name="dec_branch_en" dtype_id="1"/>
            <not loc="u,299,43,299,44" dtype_id="1">
              <varref loc="u,299,44,299,53" name="exu_stall" dtype_id="1"/>
            </not>
          </and>
        </port>
        <port loc="u,300,6,300,13" name="dec_beq" direction="in" portIndex="5">
          <varref loc="u,300,26,300,33" name="dec_beq" dtype_id="1"/>
        </port>
        <port loc="u,301,6,301,13" name="dec_bne" direction="in" portIndex="6">
          <varref loc="u,301,26,301,33" name="dec_bne" dtype_id="1"/>
        </port>
        <port loc="u,302,6,302,13" name="dec_blt" direction="in" portIndex="7">
          <varref loc="u,302,26,302,33" name="dec_blt" dtype_id="1"/>
        </port>
        <port loc="u,303,6,303,13" name="dec_bge" direction="in" portIndex="8">
          <varref loc="u,303,26,303,33" name="dec_bge" dtype_id="1"/>
        </port>
        <port loc="u,304,6,304,14" name="dec_bltu" direction="in" portIndex="9">
          <varref loc="u,304,26,304,34" name="dec_bltu" dtype_id="1"/>
        </port>
        <port loc="u,305,6,305,14" name="dec_bgeu" direction="in" portIndex="10">
          <varref loc="u,305,26,305,34" name="dec_bgeu" dtype_id="1"/>
        </port>
        <port loc="u,306,6,306,20" name="dec_imm_type_b" direction="in" portIndex="11">
          <varref loc="u,306,26,306,40" name="dec_imm_type_b" dtype_id="11"/>
        </port>
        <port loc="u,307,6,307,13" name="dec_rs1" direction="in" portIndex="12">
          <varref loc="u,307,26,307,33" name="dec_rs1" dtype_id="9"/>
        </port>
        <port loc="u,308,6,308,13" name="dec_rs2" direction="in" portIndex="13">
          <varref loc="u,308,26,308,33" name="dec_rs2" dtype_id="9"/>
        </port>
        <port loc="u,309,6,309,8" name="pc" direction="in" portIndex="14">
          <varref loc="u,309,26,309,28" name="pc" dtype_id="5"/>
        </port>
        <port loc="u,310,6,310,14" name="pc_write" direction="inout" portIndex="15">
          <varref loc="u,310,26,310,34" name="pc_write" dtype_id="1"/>
        </port>
        <port loc="u,311,6,311,14" name="pc_wdata" direction="inout" portIndex="16">
          <varref loc="u,311,26,311,34" name="pc_wdata" dtype_id="5"/>
        </port>
        <port loc="u,312,6,312,11" name="flush" direction="inout" portIndex="17">
          <varref loc="u,312,26,312,31" name="flush" dtype_id="8"/>
        </port>
        <port loc="u,313,6,313,17" name="reg_rdata_1" direction="in" portIndex="18">
          <varref loc="u,313,26,313,37" name="reg_rdata_1" dtype_id="5"/>
        </port>
        <port loc="u,314,6,314,17" name="reg_raddr_1" direction="inout" portIndex="19">
          <varref loc="u,314,26,314,37" name="reg_raddr_1" dtype_id="9"/>
        </port>
        <port loc="u,315,6,315,15" name="reg_ren_1" direction="inout" portIndex="20">
          <varref loc="u,315,26,315,35" name="reg_ren_1" dtype_id="1"/>
        </port>
        <port loc="u,316,6,316,17" name="reg_rdata_2" direction="in" portIndex="21">
          <varref loc="u,316,26,316,37" name="reg_rdata_2" dtype_id="5"/>
        </port>
        <port loc="u,317,6,317,17" name="reg_raddr_2" direction="inout" portIndex="22">
          <varref loc="u,317,26,317,37" name="reg_raddr_2" dtype_id="9"/>
        </port>
        <port loc="u,318,6,318,15" name="reg_ren_2" direction="inout" portIndex="23">
          <varref loc="u,318,26,318,35" name="reg_ren_2" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="u,321,15,321,32" name="exu_load_swc_inst" defName="exu_load_swc" origName="exu_load_swc_inst">
        <port loc="u,322,6,322,10" name="hclk" direction="in" portIndex="1">
          <varref loc="u,322,26,322,30" name="hclk" dtype_id="1"/>
        </port>
        <port loc="u,323,6,323,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="u,323,26,323,31" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="u,324,6,324,15" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="u,324,26,324,35" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="u,325,6,325,19" name="ifu_dec_stall" direction="out" portIndex="4">
          <varref loc="u,325,26,325,39" name="ifu_dec_stall" dtype_id="1"/>
        </port>
        <port loc="u,326,6,326,17" name="dec_load_en" direction="in" portIndex="5">
          <and loc="u,326,38,326,40" dtype_id="1">
            <varref loc="u,326,26,326,37" name="dec_load_en" dtype_id="1"/>
            <not loc="u,326,41,326,42" dtype_id="1">
              <varref loc="u,326,42,326,51" name="exu_stall" dtype_id="1"/>
            </not>
          </and>
        </port>
        <port loc="u,327,6,327,12" name="dec_lb" direction="in" portIndex="6">
          <varref loc="u,327,26,327,32" name="dec_lb" dtype_id="1"/>
        </port>
        <port loc="u,328,6,328,12" name="dec_lh" direction="in" portIndex="7">
          <varref loc="u,328,26,328,32" name="dec_lh" dtype_id="1"/>
        </port>
        <port loc="u,329,6,329,12" name="dec_lw" direction="in" portIndex="8">
          <varref loc="u,329,26,329,32" name="dec_lw" dtype_id="1"/>
        </port>
        <port loc="u,330,6,330,13" name="dec_lbu" direction="in" portIndex="9">
          <varref loc="u,330,26,330,33" name="dec_lbu" dtype_id="1"/>
        </port>
        <port loc="u,331,6,331,13" name="dec_lhu" direction="in" portIndex="10">
          <varref loc="u,331,26,331,33" name="dec_lhu" dtype_id="1"/>
        </port>
        <port loc="u,332,6,332,20" name="dec_imm_type_i" direction="in" portIndex="11">
          <varref loc="u,332,26,332,40" name="dec_imm_type_i" dtype_id="10"/>
        </port>
        <port loc="u,333,6,333,12" name="dec_rd" direction="in" portIndex="12">
          <varref loc="u,333,26,333,32" name="dec_rd" dtype_id="9"/>
        </port>
        <port loc="u,334,6,334,13" name="dec_rs1" direction="in" portIndex="13">
          <varref loc="u,334,26,334,33" name="dec_rs1" dtype_id="9"/>
        </port>
        <port loc="u,335,6,335,17" name="exu_load_rd" direction="out" portIndex="14">
          <varref loc="u,335,26,335,37" name="exu_load_rd" dtype_id="9"/>
        </port>
        <port loc="u,336,6,336,24" name="exu_load_base_addr" direction="out" portIndex="15">
          <varref loc="u,336,26,336,44" name="exu_load_base_addr" dtype_id="5"/>
        </port>
        <port loc="u,337,6,337,21" name="exu_load_offset" direction="out" portIndex="16">
          <varref loc="u,337,26,337,41" name="exu_load_offset" dtype_id="5"/>
        </port>
        <port loc="u,338,6,338,19" name="exu_load_sext" direction="out" portIndex="17">
          <varref loc="u,338,26,338,39" name="exu_load_sext" dtype_id="1"/>
        </port>
        <port loc="u,339,6,339,19" name="exu_load_size" direction="out" portIndex="18">
          <varref loc="u,339,26,339,39" name="exu_load_size" dtype_id="8"/>
        </port>
        <port loc="u,340,6,340,17" name="exu_load_en" direction="out" portIndex="19">
          <varref loc="u,340,26,340,37" name="exu_load_en" dtype_id="1"/>
        </port>
        <port loc="u,341,6,341,17" name="reg_raddr_1" direction="inout" portIndex="20">
          <varref loc="u,341,26,341,37" name="reg_raddr_1" dtype_id="9"/>
        </port>
        <port loc="u,342,6,342,15" name="reg_ren_1" direction="inout" portIndex="21">
          <varref loc="u,342,26,342,35" name="reg_ren_1" dtype_id="1"/>
        </port>
        <port loc="u,343,6,343,17" name="reg_rdata_1" direction="in" portIndex="22">
          <varref loc="u,343,26,343,37" name="reg_rdata_1" dtype_id="5"/>
        </port>
      </instance>
      <instance loc="u,346,16,346,34" name="exu_store_swc_inst" defName="exu_store_swc" origName="exu_store_swc_inst">
        <port loc="u,347,6,347,10" name="hclk" direction="in" portIndex="1">
          <varref loc="u,347,26,347,30" name="hclk" dtype_id="1"/>
        </port>
        <port loc="u,348,6,348,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="u,348,26,348,31" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="u,349,6,349,15" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="u,349,26,349,35" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="u,350,6,350,18" name="dec_store_en" direction="in" portIndex="4">
          <varref loc="u,350,26,350,38" name="dec_store_en" dtype_id="1"/>
        </port>
        <port loc="u,351,6,351,12" name="dec_sb" direction="in" portIndex="5">
          <varref loc="u,351,26,351,32" name="dec_sb" dtype_id="1"/>
        </port>
        <port loc="u,352,6,352,12" name="dec_sh" direction="in" portIndex="6">
          <varref loc="u,352,26,352,32" name="dec_sh" dtype_id="1"/>
        </port>
        <port loc="u,353,6,353,12" name="dec_sw" direction="in" portIndex="7">
          <varref loc="u,353,26,353,32" name="dec_sw" dtype_id="1"/>
        </port>
        <port loc="u,354,6,354,20" name="dec_imm_type_s" direction="in" portIndex="8">
          <varref loc="u,354,26,354,40" name="dec_imm_type_s" dtype_id="10"/>
        </port>
        <port loc="u,355,6,355,13" name="dec_rs1" direction="in" portIndex="9">
          <varref loc="u,355,26,355,33" name="dec_rs1" dtype_id="9"/>
        </port>
        <port loc="u,356,6,356,13" name="dec_rs2" direction="in" portIndex="10">
          <varref loc="u,356,26,356,33" name="dec_rs2" dtype_id="9"/>
        </port>
        <port loc="u,357,6,357,20" name="exu_store_addr" direction="out" portIndex="11">
          <varref loc="u,357,26,357,40" name="exu_store_addr" dtype_id="5"/>
        </port>
        <port loc="u,358,6,358,20" name="exu_store_data" direction="out" portIndex="12">
          <varref loc="u,358,26,358,40" name="exu_store_data" dtype_id="5"/>
        </port>
        <port loc="u,359,6,359,18" name="exu_store_en" direction="out" portIndex="13">
          <varref loc="u,359,26,359,38" name="exu_store_en" dtype_id="1"/>
        </port>
        <port loc="u,360,6,360,20" name="exu_store_size" direction="out" portIndex="14">
          <varref loc="u,360,26,360,40" name="exu_store_size" dtype_id="8"/>
        </port>
        <port loc="u,361,6,361,17" name="reg_raddr_1" direction="inout" portIndex="15">
          <varref loc="u,361,26,361,37" name="reg_raddr_1" dtype_id="9"/>
        </port>
        <port loc="u,362,6,362,15" name="reg_ren_1" direction="inout" portIndex="16">
          <varref loc="u,362,26,362,35" name="reg_ren_1" dtype_id="1"/>
        </port>
        <port loc="u,363,6,363,17" name="reg_rdata_1" direction="in" portIndex="17">
          <varref loc="u,363,26,363,37" name="reg_rdata_1" dtype_id="5"/>
        </port>
        <port loc="u,364,6,364,17" name="reg_raddr_2" direction="inout" portIndex="18">
          <varref loc="u,364,26,364,37" name="reg_raddr_2" dtype_id="9"/>
        </port>
        <port loc="u,365,6,365,15" name="reg_ren_2" direction="inout" portIndex="19">
          <varref loc="u,365,26,365,35" name="reg_ren_2" dtype_id="1"/>
        </port>
        <port loc="u,366,6,366,17" name="reg_rdata_2" direction="in" portIndex="20">
          <varref loc="u,366,26,366,37" name="reg_rdata_2" dtype_id="5"/>
        </port>
        <port loc="u,367,6,367,15" name="exu_stall" direction="in" portIndex="21">
          <varref loc="u,367,26,367,35" name="exu_stall" dtype_id="1"/>
        </port>
      </instance>
      <instance loc="u,370,15,370,32" name="ex_flush_swc_inst" defName="ex_flush_swc" origName="ex_flush_swc_inst">
        <port loc="u,371,6,371,10" name="hclk" direction="in" portIndex="1">
          <varref loc="u,371,26,371,30" name="hclk" dtype_id="1"/>
        </port>
        <port loc="u,372,6,372,11" name="hrstn" direction="in" portIndex="2">
          <varref loc="u,372,26,372,31" name="hrstn" dtype_id="1"/>
        </port>
        <port loc="u,373,6,373,15" name="cycle_cnt" direction="in" portIndex="3">
          <varref loc="u,373,26,373,35" name="cycle_cnt" dtype_id="14"/>
        </port>
        <port loc="u,374,6,374,11" name="flush" direction="in" portIndex="4">
          <varref loc="u,374,26,374,31" name="flush" dtype_id="8"/>
        </port>
        <port loc="u,375,6,375,17" name="flush_stall" direction="out" portIndex="5">
          <varref loc="u,375,26,375,37" name="flush_stall" dtype_id="1"/>
        </port>
      </instance>
      <always loc="u,379,1,379,7">
        <sentree loc="u,379,8,379,9">
          <senitem loc="u,379,10,379,17" edgeType="POS">
            <varref loc="u,379,18,379,22" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="u,379,26,379,33" edgeType="NEG">
            <varref loc="u,379,34,379,39" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="u,379,41,379,46">
          <if loc="u,380,5,380,7">
            <varref loc="u,380,9,380,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="u,382,14,382,16">
                <eq loc="u,382,27,382,29" dtype_id="1">
                  <const loc="u,382,30,382,31" name="4&apos;h4" dtype_id="14"/>
                  <varref loc="u,382,17,382,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="u,382,33,382,38">
                    <assigndly loc="u,383,18,383,20" dtype_id="5">
                      <varref loc="u,383,21,383,28" name="inst_in" dtype_id="5"/>
                      <varref loc="u,383,9,383,17" name="inst_out" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="u,380,16,380,21">
                <assigndly loc="u,381,18,381,20" dtype_id="5">
                  <const loc="u,381,21,381,22" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="u,381,9,381,17" name="inst_out" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="u,197,18,197,19" dtype_id="1">
        <or loc="u,197,32,197,34" dtype_id="1">
          <varref loc="u,193,25,193,36" name="flush_stall" dtype_id="1"/>
          <varref loc="u,190,25,190,38" name="ifu_dec_stall" dtype_id="1"/>
        </or>
        <varref loc="u,194,25,194,34" name="exu_stall" dtype_id="1"/>
      </contassign>
    </module>
    <module loc="bd,1,8,1,15" name="mau_swc" origName="mau_swc">
      <var loc="bd,32,45,32,49" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="bd,33,45,33,50" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="bd,41,45,41,50" name="haddr" dtype_id="5" dir="output" pinIndex="3" vartype="logic" origName="haddr"/>
      <var loc="bd,42,45,42,51" name="hwrite" dtype_id="1" dir="output" pinIndex="4" vartype="logic" origName="hwrite"/>
      <var loc="bd,43,45,43,51" name="hwdata" dtype_id="5" dir="output" pinIndex="5" vartype="logic" origName="hwdata"/>
      <var loc="bd,44,45,44,50" name="hsize" dtype_id="6" dir="output" pinIndex="6" vartype="logic" origName="hsize"/>
      <var loc="bd,45,45,45,51" name="hburst" dtype_id="6" dir="output" pinIndex="7" vartype="logic" origName="hburst">
        <const loc="bd,168,17,168,18" name="3&apos;h0" dtype_id="6"/>
      </var>
      <var loc="bd,46,45,46,50" name="hprot" dtype_id="7" dir="output" pinIndex="8" vartype="logic" origName="hprot"/>
      <var loc="bd,47,45,47,51" name="htrans" dtype_id="8" dir="output" pinIndex="9" vartype="logic" origName="htrans"/>
      <var loc="bd,48,45,48,54" name="hmastlock" dtype_id="1" dir="output" pinIndex="10" vartype="logic" origName="hmastlock">
        <const loc="bd,151,20,151,21" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="bd,49,45,49,51" name="hready" dtype_id="1" dir="input" pinIndex="11" vartype="logic" origName="hready"/>
      <var loc="bd,50,45,50,50" name="hresp" dtype_id="1" dir="input" pinIndex="12" vartype="logic" origName="hresp"/>
      <var loc="bd,51,45,51,51" name="hrdata" dtype_id="5" dir="input" pinIndex="13" vartype="logic" origName="hrdata"/>
      <var loc="bd,35,45,35,54" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="14" vartype="logic" origName="cycle_cnt"/>
      <var loc="bd,53,45,53,56" name="exu_load_rd" dtype_id="9" dir="input" pinIndex="15" vartype="logic" origName="exu_load_rd"/>
      <var loc="bd,54,45,54,63" name="exu_load_base_addr" dtype_id="5" dir="input" pinIndex="16" vartype="logic" origName="exu_load_base_addr"/>
      <var loc="bd,55,45,55,60" name="exu_load_offset" dtype_id="5" dir="input" pinIndex="17" vartype="logic" origName="exu_load_offset"/>
      <var loc="bd,56,45,56,58" name="exu_load_sext" dtype_id="1" dir="input" pinIndex="18" vartype="logic" origName="exu_load_sext"/>
      <var loc="bd,57,45,57,58" name="exu_load_size" dtype_id="8" dir="input" pinIndex="19" vartype="logic" origName="exu_load_size"/>
      <var loc="bd,58,45,58,56" name="exu_load_en" dtype_id="1" dir="input" pinIndex="20" vartype="logic" origName="exu_load_en"/>
      <var loc="bd,59,45,59,59" name="exu_store_addr" dtype_id="5" dir="input" pinIndex="21" vartype="logic" origName="exu_store_addr"/>
      <var loc="bd,60,45,60,59" name="exu_store_data" dtype_id="5" dir="input" pinIndex="22" vartype="logic" origName="exu_store_data"/>
      <var loc="bd,61,45,61,57" name="exu_store_en" dtype_id="1" dir="input" pinIndex="23" vartype="logic" origName="exu_store_en"/>
      <var loc="bd,62,45,62,59" name="exu_store_size" dtype_id="8" dir="input" pinIndex="24" vartype="logic" origName="exu_store_size"/>
      <var loc="bd,64,45,64,56" name="mau_load_rd" dtype_id="9" dir="output" pinIndex="25" vartype="logic" origName="mau_load_rd"/>
      <var loc="bd,65,45,65,58" name="mau_load_data" dtype_id="5" dir="output" pinIndex="26" vartype="logic" origName="mau_load_data"/>
      <var loc="bd,66,45,66,56" name="mau_load_en" dtype_id="1" dir="output" pinIndex="27" vartype="logic" origName="mau_load_en"/>
      <var loc="bd,37,13,37,24" name="HTRANS_IDLE" dtype_id="3" vartype="logic" origName="HTRANS_IDLE" localparam="true">
        <const loc="bd,37,31,37,32" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="bd,38,13,38,24" name="HTRANS_BUSY" dtype_id="3" vartype="logic" origName="HTRANS_BUSY" localparam="true">
        <const loc="bd,38,31,38,32" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="bd,39,13,39,26" name="HTRANS_NONSEQ" dtype_id="3" vartype="logic" origName="HTRANS_NONSEQ" localparam="true">
        <const loc="bd,39,31,39,32" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="bd,40,13,40,23" name="HTRANS_SEQ" dtype_id="3" vartype="logic" origName="HTRANS_SEQ" localparam="true">
        <const loc="bd,40,31,40,32" name="32&apos;sh3" dtype_id="3"/>
      </var>
      <var loc="bd,69,13,69,17" name="IDLE" dtype_id="3" vartype="logic" origName="IDLE" localparam="true">
        <const loc="bd,69,29,69,30" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="bd,70,13,70,23" name="READ_START" dtype_id="3" vartype="logic" origName="READ_START" localparam="true">
        <const loc="bd,70,29,70,30" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="bd,71,13,71,23" name="READ_WAIT1" dtype_id="3" vartype="logic" origName="READ_WAIT1" localparam="true">
        <const loc="bd,71,29,71,30" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="bd,72,13,72,23" name="READ_WAIT2" dtype_id="3" vartype="logic" origName="READ_WAIT2" localparam="true">
        <const loc="bd,72,29,72,30" name="32&apos;sh3" dtype_id="3"/>
      </var>
      <var loc="bd,73,13,73,24" name="WRITE_START" dtype_id="3" vartype="logic" origName="WRITE_START" localparam="true">
        <const loc="bd,73,29,73,30" name="32&apos;sh4" dtype_id="3"/>
      </var>
      <var loc="bd,74,13,74,23" name="WRITE_WAIT" dtype_id="3" vartype="logic" origName="WRITE_WAIT" localparam="true">
        <const loc="bd,74,29,74,30" name="32&apos;sh5" dtype_id="3"/>
      </var>
      <var loc="bd,75,11,75,16" name="state" dtype_id="6" vartype="logic" origName="state"/>
      <var loc="bd,76,11,76,20" name="nextstate" dtype_id="6" vartype="logic" origName="nextstate"/>
      <var loc="bd,77,11,77,18" name="CNT_MAX" dtype_id="3" vartype="logic" origName="CNT_MAX" param="true">
        <const loc="bd,77,21,77,22" name="32&apos;sh4" dtype_id="3"/>
      </var>
      <always loc="bd,79,1,79,7">
        <sentree loc="bd,79,7,79,8">
          <senitem loc="bd,79,9,79,16" edgeType="POS">
            <varref loc="bd,79,17,79,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bd,79,23,79,28">
          <if loc="bd,80,5,80,7">
            <varref loc="bd,80,9,80,14" name="hrstn" dtype_id="1"/>
            <begin>
              <begin loc="bd,82,14,82,19">
                <assigndly loc="bd,83,15,83,17" dtype_id="6">
                  <varref loc="bd,83,18,83,27" name="nextstate" dtype_id="6"/>
                  <varref loc="bd,83,9,83,14" name="state" dtype_id="6"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="bd,80,16,80,21">
                <assigndly loc="bd,81,15,81,17" dtype_id="6">
                  <const loc="bd,81,18,81,22" name="3&apos;h0" dtype_id="6"/>
                  <varref loc="bd,81,9,81,14" name="state" dtype_id="6"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bd,87,1,87,7">
        <begin loc="bd,87,13,87,18">
          <case loc="bd,88,5,88,9">
            <extend loc="bd,88,10,88,15" dtype_id="5" width="32" widthminv="3">
              <varref loc="bd,88,10,88,15" name="state" dtype_id="6"/>
            </extend>
            <caseitem loc="bd,89,9,89,10">
              <const loc="bd,89,5,89,9" name="32&apos;sh0" dtype_id="3"/>
              <begin loc="bd,89,11,89,16">
                <if loc="bd,90,9,90,11">
                  <and loc="bd,90,27,90,29" dtype_id="1">
                    <eq loc="bd,90,22,90,24" dtype_id="1">
                      <const loc="bd,90,25,90,26" name="4&apos;h1" dtype_id="14"/>
                      <varref loc="bd,90,12,90,21" name="cycle_cnt" dtype_id="14"/>
                    </eq>
                    <varref loc="bd,90,30,90,41" name="exu_load_en" dtype_id="1"/>
                  </and>
                  <begin>
                    <begin loc="bd,90,43,90,48">
                      <assign loc="bd,91,23,91,24" dtype_id="6">
                        <const loc="bd,91,25,91,35" name="3&apos;h1" dtype_id="6"/>
                        <varref loc="bd,91,13,91,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <if loc="bd,92,18,92,20">
                      <and loc="bd,92,36,92,38" dtype_id="1">
                        <eq loc="bd,92,31,92,33" dtype_id="1">
                          <const loc="bd,92,34,92,35" name="4&apos;h1" dtype_id="14"/>
                          <varref loc="bd,92,21,92,30" name="cycle_cnt" dtype_id="14"/>
                        </eq>
                        <varref loc="bd,92,39,92,51" name="exu_store_en" dtype_id="1"/>
                      </and>
                      <begin>
                        <begin loc="bd,92,53,92,58">
                          <assign loc="bd,93,23,93,24" dtype_id="6">
                            <const loc="bd,93,25,93,36" name="3&apos;h4" dtype_id="6"/>
                            <varref loc="bd,93,13,93,22" name="nextstate" dtype_id="6"/>
                          </assign>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="bd,94,18,94,23">
                          <assign loc="bd,95,23,95,24" dtype_id="6">
                            <const loc="bd,95,25,95,29" name="3&apos;h0" dtype_id="6"/>
                            <varref loc="bd,95,13,95,22" name="nextstate" dtype_id="6"/>
                          </assign>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="bd,98,15,98,16">
              <const loc="bd,98,5,98,15" name="32&apos;sh1" dtype_id="3"/>
              <begin loc="bd,98,17,98,22">
                <if loc="bd,99,9,99,11">
                  <varref loc="bd,99,12,99,18" name="hready" dtype_id="1"/>
                  <begin>
                    <begin loc="bd,99,20,99,25">
                      <assign loc="bd,100,23,100,24" dtype_id="6">
                        <const loc="bd,100,25,100,35" name="3&apos;h3" dtype_id="6"/>
                        <varref loc="bd,100,13,100,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="bd,101,18,101,23">
                      <assign loc="bd,102,23,102,24" dtype_id="6">
                        <const loc="bd,102,25,102,35" name="3&apos;h2" dtype_id="6"/>
                        <varref loc="bd,102,13,102,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="bd,105,15,105,16">
              <const loc="bd,105,5,105,15" name="32&apos;sh2" dtype_id="3"/>
              <begin loc="bd,105,17,105,22">
                <if loc="bd,106,9,106,11">
                  <varref loc="bd,106,12,106,18" name="hready" dtype_id="1"/>
                  <begin>
                    <begin loc="bd,106,20,106,25">
                      <assign loc="bd,107,23,107,24" dtype_id="6">
                        <const loc="bd,107,25,107,35" name="3&apos;h3" dtype_id="6"/>
                        <varref loc="bd,107,13,107,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="bd,108,18,108,23">
                      <assign loc="bd,109,23,109,24" dtype_id="6">
                        <const loc="bd,109,25,109,35" name="3&apos;h2" dtype_id="6"/>
                        <varref loc="bd,109,13,109,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="bd,112,15,112,16">
              <const loc="bd,112,5,112,15" name="32&apos;sh3" dtype_id="3"/>
              <begin loc="bd,112,17,112,22">
                <if loc="bd,113,9,113,11">
                  <varref loc="bd,113,12,113,18" name="hready" dtype_id="1"/>
                  <begin>
                    <begin loc="bd,113,20,113,25">
                      <assign loc="bd,114,23,114,24" dtype_id="6">
                        <const loc="bd,114,25,114,29" name="3&apos;h0" dtype_id="6"/>
                        <varref loc="bd,114,13,114,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="bd,115,18,115,23">
                      <assign loc="bd,116,23,116,24" dtype_id="6">
                        <const loc="bd,116,25,116,35" name="3&apos;h3" dtype_id="6"/>
                        <varref loc="bd,116,13,116,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="bd,119,16,119,17">
              <const loc="bd,119,5,119,16" name="32&apos;sh4" dtype_id="3"/>
              <begin loc="bd,119,18,119,23">
                <if loc="bd,120,9,120,11">
                  <varref loc="bd,120,12,120,18" name="hready" dtype_id="1"/>
                  <begin>
                    <begin loc="bd,120,20,120,25">
                      <assign loc="bd,121,23,121,24" dtype_id="6">
                        <const loc="bd,121,25,121,35" name="3&apos;h5" dtype_id="6"/>
                        <varref loc="bd,121,13,121,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="bd,122,18,122,23">
                      <assign loc="bd,123,23,123,24" dtype_id="6">
                        <const loc="bd,123,25,123,36" name="3&apos;h4" dtype_id="6"/>
                        <varref loc="bd,123,13,123,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="bd,126,15,126,16">
              <const loc="bd,126,5,126,15" name="32&apos;sh5" dtype_id="3"/>
              <begin loc="bd,126,17,126,22">
                <if loc="bd,127,9,127,11">
                  <varref loc="bd,127,12,127,18" name="hready" dtype_id="1"/>
                  <begin>
                    <begin loc="bd,127,20,127,25">
                      <assign loc="bd,128,23,128,24" dtype_id="6">
                        <const loc="bd,128,25,128,29" name="3&apos;h0" dtype_id="6"/>
                        <varref loc="bd,128,13,128,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="bd,129,18,129,23">
                      <assign loc="bd,130,23,130,24" dtype_id="6">
                        <const loc="bd,130,25,130,35" name="3&apos;h5" dtype_id="6"/>
                        <varref loc="bd,130,13,130,22" name="nextstate" dtype_id="6"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="bd,133,5,133,12">
              <begin loc="bd,133,14,133,19">
                <assign loc="bd,134,19,134,20" dtype_id="6">
                  <const loc="bd,134,21,134,25" name="3&apos;h0" dtype_id="6"/>
                  <varref loc="bd,134,9,134,18" name="nextstate" dtype_id="6"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="bd,140,1,140,7">
        <sentree loc="bd,140,7,140,8">
          <senitem loc="bd,140,9,140,16" edgeType="POS">
            <varref loc="bd,140,17,140,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bd,140,23,140,28">
          <if loc="bd,141,5,141,7">
            <varref loc="bd,141,9,141,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="bd,143,14,143,16">
                <or loc="bd,143,41,143,43" dtype_id="1">
                  <eq loc="bd,143,27,143,29" dtype_id="1">
                    <const loc="bd,143,30,143,40" name="3&apos;h1" dtype_id="6"/>
                    <varref loc="bd,143,17,143,26" name="nextstate" dtype_id="6"/>
                  </eq>
                  <eq loc="bd,143,54,143,56" dtype_id="1">
                    <const loc="bd,143,57,143,68" name="3&apos;h4" dtype_id="6"/>
                    <varref loc="bd,143,44,143,53" name="nextstate" dtype_id="6"/>
                  </eq>
                </or>
                <begin>
                  <begin loc="bd,143,70,143,75">
                    <assigndly loc="bd,144,16,144,18" dtype_id="8">
                      <const loc="bd,144,19,144,32" name="2&apos;h2" dtype_id="8"/>
                      <varref loc="bd,144,9,144,15" name="htrans" dtype_id="8"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="bd,145,14,145,19">
                    <assigndly loc="bd,146,16,146,18" dtype_id="8">
                      <const loc="bd,146,19,146,30" name="2&apos;h0" dtype_id="8"/>
                      <varref loc="bd,146,9,146,15" name="htrans" dtype_id="8"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bd,141,16,141,21">
                <assigndly loc="bd,142,16,142,18" dtype_id="8">
                  <const loc="bd,142,19,142,30" name="2&apos;h0" dtype_id="8"/>
                  <varref loc="bd,142,9,142,15" name="htrans" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bd,154,1,154,7">
        <sentree loc="bd,154,7,154,8">
          <senitem loc="bd,154,9,154,16" edgeType="POS">
            <varref loc="bd,154,17,154,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bd,154,23,154,28">
          <if loc="bd,155,5,155,7">
            <varref loc="bd,155,9,155,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="bd,157,14,157,16">
                <eq loc="bd,157,27,157,29" dtype_id="1">
                  <const loc="bd,157,30,157,41" name="3&apos;h4" dtype_id="6"/>
                  <varref loc="bd,157,17,157,26" name="nextstate" dtype_id="6"/>
                </eq>
                <begin>
                  <begin loc="bd,157,43,157,48">
                    <assigndly loc="bd,158,16,158,18" dtype_id="1">
                      <const loc="bd,158,19,158,20" name="1&apos;h1" dtype_id="1"/>
                      <varref loc="bd,158,9,158,15" name="hwrite" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="bd,159,14,159,19">
                    <assigndly loc="bd,160,16,160,18" dtype_id="1">
                      <const loc="bd,160,19,160,20" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="bd,160,9,160,15" name="hwrite" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bd,155,16,155,21">
                <assigndly loc="bd,156,16,156,18" dtype_id="1">
                  <const loc="bd,156,19,156,20" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="bd,156,9,156,15" name="hwrite" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bd,171,1,171,7">
        <sentree loc="bd,171,7,171,8">
          <senitem loc="bd,171,9,171,16" edgeType="POS">
            <varref loc="bd,171,17,171,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bd,171,23,171,28">
          <if loc="bd,172,5,172,7">
            <varref loc="bd,172,9,172,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="bd,174,14,174,16">
                <eq loc="bd,174,27,174,29" dtype_id="1">
                  <const loc="bd,174,30,174,40" name="3&apos;h1" dtype_id="6"/>
                  <varref loc="bd,174,17,174,26" name="nextstate" dtype_id="6"/>
                </eq>
                <begin>
                  <begin loc="bd,174,42,174,47">
                    <assigndly loc="bd,175,15,175,17" dtype_id="5">
                      <add loc="bd,175,37,175,38" dtype_id="5">
                        <varref loc="bd,175,18,175,36" name="exu_load_base_addr" dtype_id="5"/>
                        <varref loc="bd,175,39,175,54" name="exu_load_offset" dtype_id="5"/>
                      </add>
                      <varref loc="bd,175,9,175,14" name="haddr" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <if loc="bd,176,14,176,16">
                    <eq loc="bd,176,27,176,29" dtype_id="1">
                      <const loc="bd,176,30,176,41" name="3&apos;h4" dtype_id="6"/>
                      <varref loc="bd,176,17,176,26" name="nextstate" dtype_id="6"/>
                    </eq>
                    <begin>
                      <begin loc="bd,176,43,176,48">
                        <assigndly loc="bd,177,15,177,17" dtype_id="5">
                          <const loc="bd,177,18,177,19" name="32&apos;sh0" dtype_id="3"/>
                          <varref loc="bd,177,9,177,14" name="haddr" dtype_id="5"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bd,172,16,172,21">
                <assigndly loc="bd,173,15,173,17" dtype_id="5">
                  <const loc="bd,173,18,173,19" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="bd,173,9,173,14" name="haddr" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bd,182,1,182,7">
        <sentree loc="bd,182,7,182,8">
          <senitem loc="bd,182,9,182,16" edgeType="POS">
            <varref loc="bd,182,17,182,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bd,182,23,182,28">
          <if loc="bd,183,5,183,7">
            <varref loc="bd,183,9,183,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="bd,185,14,185,16">
                <eq loc="bd,185,27,185,29" dtype_id="1">
                  <const loc="bd,185,30,185,41" name="3&apos;h4" dtype_id="6"/>
                  <varref loc="bd,185,17,185,26" name="nextstate" dtype_id="6"/>
                </eq>
                <begin>
                  <begin loc="bd,185,43,185,48">
                    <assigndly loc="bd,186,16,186,18" dtype_id="5">
                      <varref loc="bd,186,19,186,33" name="exu_store_data" dtype_id="5"/>
                      <varref loc="bd,186,9,186,15" name="hwdata" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="bd,187,14,187,19">
                    <assigndly loc="bd,188,16,188,18" dtype_id="5">
                      <const loc="bd,188,19,188,20" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="bd,188,9,188,15" name="hwdata" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bd,183,16,183,21">
                <assigndly loc="bd,184,16,184,18" dtype_id="5">
                  <const loc="bd,184,19,184,20" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="bd,184,9,184,15" name="hwdata" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bd,193,13,193,31" name="mau_load_data_buff" dtype_id="5" vartype="logic" origName="mau_load_data_buff"/>
      <var loc="bd,194,13,194,29" name="mau_load_rd_buff" dtype_id="9" vartype="logic" origName="mau_load_rd_buff"/>
      <var loc="bd,195,12,195,21" name="LOAD_IDLE" dtype_id="3" vartype="logic" origName="LOAD_IDLE" localparam="true">
        <const loc="bd,195,24,195,25" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="bd,195,27,195,36" name="LOAD_BTYE" dtype_id="3" vartype="logic" origName="LOAD_BTYE" localparam="true">
        <const loc="bd,195,39,195,40" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="bd,195,42,195,55" name="LOAD_HALFWORD" dtype_id="3" vartype="logic" origName="LOAD_HALFWORD" localparam="true">
        <const loc="bd,195,58,195,59" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="bd,195,61,195,70" name="LOAD_WORD" dtype_id="3" vartype="logic" origName="LOAD_WORD" localparam="true">
        <const loc="bd,195,73,195,74" name="32&apos;sh3" dtype_id="3"/>
      </var>
      <always loc="bd,196,1,196,7">
        <sentree loc="bd,196,7,196,8">
          <senitem loc="bd,196,9,196,16" edgeType="POS">
            <varref loc="bd,196,17,196,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bd,196,23,196,28">
          <if loc="bd,197,5,197,7">
            <varref loc="bd,197,9,197,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="bd,200,14,200,16">
                <and loc="bd,200,37,200,39" dtype_id="1">
                  <eq loc="bd,200,23,200,25" dtype_id="1">
                    <const loc="bd,200,26,200,36" name="3&apos;h3" dtype_id="6"/>
                    <varref loc="bd,200,17,200,22" name="state" dtype_id="6"/>
                  </eq>
                  <eq loc="bd,200,50,200,52" dtype_id="1">
                    <const loc="bd,200,53,200,57" name="3&apos;h0" dtype_id="6"/>
                    <varref loc="bd,200,40,200,49" name="nextstate" dtype_id="6"/>
                  </eq>
                </and>
                <begin>
                  <begin loc="bd,200,59,200,64">
                    <assigndly loc="bd,201,28,201,30" dtype_id="5">
                      <cond loc="bd,201,86,201,87" dtype_id="5">
                        <and loc="bd,201,67,201,69" dtype_id="1">
                          <eq loc="bd,201,49,201,51" dtype_id="1">
                            <const loc="bd,201,52,201,61" name="2&apos;h1" dtype_id="8"/>
                            <varref loc="bd,201,34,201,47" name="exu_load_size" dtype_id="8"/>
                          </eq>
                          <varref loc="bd,201,71,201,84" name="exu_load_sext" dtype_id="1"/>
                        </and>
                        <concat loc="bd,201,105,201,106" dtype_id="5">
                          <replicate loc="bd,201,92,201,93" dtype_id="17">
                            <sel loc="bd,201,99,201,100" dtype_id="1">
                              <varref loc="bd,201,93,201,99" name="hrdata" dtype_id="5"/>
                              <const loc="bd,201,101,201,102" name="5&apos;h7" dtype_id="20"/>
                              <const loc="bd,201,99,201,100" name="32&apos;h1" dtype_id="5"/>
                            </sel>
                            <const loc="bd,201,90,201,92" name="32&apos;sh18" dtype_id="3"/>
                          </replicate>
                          <sel loc="bd,201,113,201,114" dtype_id="16">
                            <varref loc="bd,201,107,201,113" name="hrdata" dtype_id="5"/>
                            <const loc="bd,201,117,201,118" name="5&apos;h0" dtype_id="20"/>
                            <const loc="bd,201,115,201,116" name="32&apos;h8" dtype_id="5"/>
                          </sel>
                        </concat>
                        <cond loc="bd,202,86,202,87" dtype_id="5">
                          <and loc="bd,202,67,202,69" dtype_id="1">
                            <eq loc="bd,202,49,202,51" dtype_id="1">
                              <const loc="bd,202,52,202,65" name="2&apos;h2" dtype_id="8"/>
                              <varref loc="bd,202,34,202,47" name="exu_load_size" dtype_id="8"/>
                            </eq>
                            <varref loc="bd,202,71,202,84" name="exu_load_sext" dtype_id="1"/>
                          </and>
                          <concat loc="bd,202,105,202,106" dtype_id="5">
                            <replicate loc="bd,202,92,202,93" dtype_id="18">
                              <sel loc="bd,202,99,202,100" dtype_id="1">
                                <varref loc="bd,202,93,202,99" name="hrdata" dtype_id="5"/>
                                <const loc="bd,202,100,202,102" name="5&apos;hf" dtype_id="20"/>
                                <const loc="bd,202,99,202,100" name="32&apos;h1" dtype_id="5"/>
                              </sel>
                              <const loc="bd,202,90,202,92" name="32&apos;sh10" dtype_id="3"/>
                            </replicate>
                            <sel loc="bd,202,113,202,114" dtype_id="18">
                              <varref loc="bd,202,107,202,113" name="hrdata" dtype_id="5"/>
                              <const loc="bd,202,117,202,118" name="5&apos;h0" dtype_id="20"/>
                              <const loc="bd,202,114,202,116" name="32&apos;h10" dtype_id="5"/>
                            </sel>
                          </concat>
                          <cond loc="bd,203,86,203,87" dtype_id="5">
                            <and loc="bd,203,67,203,69" dtype_id="1">
                              <eq loc="bd,203,49,203,51" dtype_id="1">
                                <const loc="bd,203,52,203,61" name="2&apos;h3" dtype_id="8"/>
                                <varref loc="bd,203,34,203,47" name="exu_load_size" dtype_id="8"/>
                              </eq>
                              <varref loc="bd,203,71,203,84" name="exu_load_sext" dtype_id="1"/>
                            </and>
                            <varref loc="bd,203,88,203,94" name="hrdata" dtype_id="5"/>
                            <cond loc="bd,204,86,204,87" dtype_id="5">
                              <and loc="bd,204,67,204,69" dtype_id="1">
                                <eq loc="bd,204,49,204,51" dtype_id="1">
                                  <const loc="bd,204,52,204,61" name="2&apos;h1" dtype_id="8"/>
                                  <varref loc="bd,204,34,204,47" name="exu_load_size" dtype_id="8"/>
                                </eq>
                                <not loc="bd,204,70,204,71" dtype_id="1">
                                  <varref loc="bd,204,71,204,84" name="exu_load_sext" dtype_id="1"/>
                                </not>
                              </and>
                              <extend loc="bd,204,105,204,106" dtype_id="5" width="32" widthminv="8">
                                <sel loc="bd,204,113,204,114" dtype_id="16">
                                  <varref loc="bd,204,107,204,113" name="hrdata" dtype_id="5"/>
                                  <const loc="bd,204,117,204,118" name="5&apos;h0" dtype_id="20"/>
                                  <const loc="bd,204,115,204,116" name="32&apos;h8" dtype_id="5"/>
                                </sel>
                              </extend>
                              <cond loc="bd,205,86,205,87" dtype_id="5">
                                <and loc="bd,205,67,205,69" dtype_id="1">
                                  <eq loc="bd,205,49,205,51" dtype_id="1">
                                    <const loc="bd,205,52,205,65" name="2&apos;h2" dtype_id="8"/>
                                    <varref loc="bd,205,34,205,47" name="exu_load_size" dtype_id="8"/>
                                  </eq>
                                  <not loc="bd,205,70,205,71" dtype_id="1">
                                    <varref loc="bd,205,71,205,84" name="exu_load_sext" dtype_id="1"/>
                                  </not>
                                </and>
                                <extend loc="bd,205,105,205,106" dtype_id="5" width="32" widthminv="16">
                                  <sel loc="bd,205,113,205,114" dtype_id="18">
                                    <varref loc="bd,205,107,205,113" name="hrdata" dtype_id="5"/>
                                    <const loc="bd,205,117,205,118" name="5&apos;h0" dtype_id="20"/>
                                    <const loc="bd,205,114,205,116" name="32&apos;h10" dtype_id="5"/>
                                  </sel>
                                </extend>
                                <const loc="bd,206,33,206,34" name="32&apos;sh0" dtype_id="3"/>
                              </cond>
                            </cond>
                          </cond>
                        </cond>
                      </cond>
                      <varref loc="bd,201,9,201,27" name="mau_load_data_buff" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="bd,207,28,207,30" dtype_id="9">
                      <varref loc="bd,207,31,207,42" name="exu_load_rd" dtype_id="9"/>
                      <varref loc="bd,207,9,207,25" name="mau_load_rd_buff" dtype_id="9"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <if loc="bd,208,14,208,16">
                    <eq loc="bd,208,27,208,29" dtype_id="1">
                      <const loc="bd,208,30,208,37" name="4&apos;h4" dtype_id="14"/>
                      <varref loc="bd,208,17,208,26" name="cycle_cnt" dtype_id="14"/>
                    </eq>
                    <begin>
                      <begin loc="bd,208,39,208,44">
                        <assigndly loc="bd,209,28,209,30" dtype_id="5">
                          <const loc="bd,209,31,209,32" name="32&apos;sh0" dtype_id="3"/>
                          <varref loc="bd,209,9,209,27" name="mau_load_data_buff" dtype_id="5"/>
                        </assigndly>
                        <assigndly loc="bd,210,28,210,30" dtype_id="9">
                          <const loc="bd,210,31,210,32" name="5&apos;h0" dtype_id="9"/>
                          <varref loc="bd,210,9,210,25" name="mau_load_rd_buff" dtype_id="9"/>
                        </assigndly>
                      </begin>
                    </begin>
                    <begin>
                      <begin loc="bd,211,14,211,19">
                        <assigndly loc="bd,212,28,212,30" dtype_id="5">
                          <varref loc="bd,212,31,212,49" name="mau_load_data_buff" dtype_id="5"/>
                          <varref loc="bd,212,9,212,27" name="mau_load_data_buff" dtype_id="5"/>
                        </assigndly>
                        <assigndly loc="bd,213,28,213,30" dtype_id="9">
                          <varref loc="bd,213,31,213,47" name="mau_load_rd_buff" dtype_id="9"/>
                          <varref loc="bd,213,9,213,25" name="mau_load_rd_buff" dtype_id="9"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bd,197,16,197,21">
                <assigndly loc="bd,198,28,198,30" dtype_id="5">
                  <const loc="bd,198,31,198,32" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="bd,198,9,198,27" name="mau_load_data_buff" dtype_id="5"/>
                </assigndly>
                <assigndly loc="bd,199,28,199,30" dtype_id="9">
                  <const loc="bd,199,31,199,32" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="bd,199,9,199,25" name="mau_load_rd_buff" dtype_id="9"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bd,218,1,218,7">
        <sentree loc="bd,218,7,218,8">
          <senitem loc="bd,218,9,218,16" edgeType="POS">
            <varref loc="bd,218,17,218,21" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bd,218,23,218,28">
          <if loc="bd,219,5,219,7">
            <varref loc="bd,219,9,219,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="bd,223,14,223,16">
                <eq loc="bd,223,27,223,29" dtype_id="1">
                  <const loc="bd,223,30,223,37" name="4&apos;h4" dtype_id="14"/>
                  <varref loc="bd,223,17,223,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="bd,223,39,223,44">
                    <assigndly loc="bd,224,23,224,25" dtype_id="5">
                      <varref loc="bd,224,26,224,44" name="mau_load_data_buff" dtype_id="5"/>
                      <varref loc="bd,224,9,224,22" name="mau_load_data" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="bd,225,23,225,25" dtype_id="9">
                      <varref loc="bd,225,26,225,42" name="mau_load_rd_buff" dtype_id="9"/>
                      <varref loc="bd,225,9,225,20" name="mau_load_rd" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="bd,226,23,226,25" dtype_id="1">
                      <varref loc="bd,226,26,226,37" name="exu_load_en" dtype_id="1"/>
                      <varref loc="bd,226,9,226,20" name="mau_load_en" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="bd,227,14,227,19">
                    <assigndly loc="bd,228,23,228,25" dtype_id="5">
                      <varref loc="bd,228,26,228,39" name="mau_load_data" dtype_id="5"/>
                      <varref loc="bd,228,9,228,22" name="mau_load_data" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="bd,229,23,229,25" dtype_id="9">
                      <varref loc="bd,229,26,229,37" name="mau_load_rd" dtype_id="9"/>
                      <varref loc="bd,229,9,229,20" name="mau_load_rd" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="bd,230,23,230,25" dtype_id="1">
                      <varref loc="bd,230,26,230,37" name="mau_load_en" dtype_id="1"/>
                      <varref loc="bd,230,9,230,20" name="mau_load_en" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bd,219,16,219,21">
                <assigndly loc="bd,220,23,220,25" dtype_id="5">
                  <const loc="bd,220,26,220,27" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="bd,220,9,220,22" name="mau_load_data" dtype_id="5"/>
                </assigndly>
                <assigndly loc="bd,221,23,221,25" dtype_id="9">
                  <const loc="bd,221,26,221,27" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="bd,221,9,221,20" name="mau_load_rd" dtype_id="9"/>
                </assigndly>
                <assigndly loc="bd,222,23,222,25" dtype_id="1">
                  <const loc="bd,222,26,222,27" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="bd,222,9,222,20" name="mau_load_en" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <initial loc="bd,151,18,151,19">
        <assign loc="bd,151,18,151,19" dtype_id="1">
          <const loc="bd,151,20,151,21" name="1&apos;h0" dtype_id="1"/>
          <varref loc="bd,151,8,151,17" name="hmastlock" dtype_id="1"/>
        </assign>
      </initial>
      <initial loc="bd,168,15,168,16">
        <assign loc="bd,168,15,168,16" dtype_id="6">
          <const loc="bd,168,17,168,18" name="3&apos;h0" dtype_id="6"/>
          <varref loc="bd,168,8,168,14" name="hburst" dtype_id="6"/>
        </assign>
      </initial>
      <contassign loc="bd,165,14,165,15" dtype_id="6">
        <cond loc="bd,165,22,165,23" dtype_id="6">
          <varref loc="bd,33,45,33,50" name="hrstn" dtype_id="1"/>
          <const loc="bd,165,22,165,23" name="3&apos;h2" dtype_id="6"/>
          <const loc="bd,165,22,165,23" name="3&apos;h0" dtype_id="6"/>
        </cond>
        <varref loc="bd,44,45,44,50" name="hsize" dtype_id="6"/>
      </contassign>
    </module>
    <module loc="t,1,8,1,17" name="ex_imm_en" origName="ex_imm_en">
      <var loc="t,28,29,28,33" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="t,29,29,29,34" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="t,31,29,31,38" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="cycle_cnt"/>
      <var loc="t,33,29,33,42" name="dec_branch_en" dtype_id="1" dir="input" pinIndex="4" vartype="logic" origName="dec_branch_en"/>
      <var loc="t,34,29,34,37" name="dec_addi" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="dec_addi"/>
      <var loc="t,35,29,35,37" name="dec_slti" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="dec_slti"/>
      <var loc="t,36,29,36,38" name="dec_sltiu" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="dec_sltiu"/>
      <var loc="t,37,29,37,37" name="dec_xori" dtype_id="1" dir="input" pinIndex="8" vartype="logic" origName="dec_xori"/>
      <var loc="t,38,29,38,36" name="dec_ori" dtype_id="1" dir="input" pinIndex="9" vartype="logic" origName="dec_ori"/>
      <var loc="t,39,29,39,37" name="dec_andi" dtype_id="1" dir="input" pinIndex="10" vartype="logic" origName="dec_andi"/>
      <var loc="t,40,29,40,37" name="dec_slli" dtype_id="1" dir="input" pinIndex="11" vartype="logic" origName="dec_slli"/>
      <var loc="t,41,29,41,37" name="dec_srli" dtype_id="1" dir="input" pinIndex="12" vartype="logic" origName="dec_srli"/>
      <var loc="t,42,29,42,37" name="dec_srai" dtype_id="1" dir="input" pinIndex="13" vartype="logic" origName="dec_srai"/>
      <var loc="t,43,29,43,43" name="dec_imm_type_i" dtype_id="10" dir="input" pinIndex="14" vartype="logic" origName="dec_imm_type_i"/>
      <var loc="t,44,29,44,35" name="dec_rd" dtype_id="9" dir="input" pinIndex="15" vartype="logic" origName="dec_rd"/>
      <var loc="t,45,29,45,36" name="dec_rs1" dtype_id="9" dir="input" pinIndex="16" vartype="logic" origName="dec_rs1"/>
      <var loc="t,47,29,47,31" name="pc" dtype_id="5" dir="input" pinIndex="17" vartype="logic" origName="pc"/>
      <var loc="t,49,29,49,38" name="reg_waddr" dtype_id="9" dir="inout" pinIndex="18" vartype="logic" origName="reg_waddr"/>
      <var loc="t,50,29,50,36" name="reg_wen" dtype_id="1" dir="inout" pinIndex="19" vartype="logic" origName="reg_wen"/>
      <var loc="t,51,29,51,38" name="reg_wdata" dtype_id="5" dir="inout" pinIndex="20" vartype="logic" origName="reg_wdata"/>
      <var loc="t,52,29,52,40" name="reg_raddr_1" dtype_id="9" dir="inout" pinIndex="21" vartype="logic" origName="reg_raddr_1"/>
      <var loc="t,53,29,53,38" name="reg_ren_1" dtype_id="1" dir="inout" pinIndex="22" vartype="logic" origName="reg_ren_1"/>
      <var loc="t,54,29,54,40" name="reg_rdata_1" dtype_id="5" dir="input" pinIndex="23" vartype="logic" origName="reg_rdata_1"/>
      <var loc="t,56,29,56,42" name="mid_reg_waddr" dtype_id="9" vartype="logic" origName="mid_reg_waddr"/>
      <var loc="t,57,29,57,40" name="mid_reg_wen" dtype_id="1" vartype="logic" origName="mid_reg_wen"/>
      <var loc="t,58,29,58,42" name="mid_reg_wdata" dtype_id="5" vartype="logic" origName="mid_reg_wdata"/>
      <var loc="t,59,29,59,44" name="mid_reg_raddr_1" dtype_id="9" vartype="logic" origName="mid_reg_raddr_1"/>
      <var loc="t,60,29,60,42" name="mid_reg_ren_1" dtype_id="1" vartype="logic" origName="mid_reg_ren_1"/>
      <always loc="t,69,1,69,7">
        <sentree loc="t,69,7,69,8">
          <senitem loc="t,69,9,69,16" edgeType="POS">
            <varref loc="t,69,17,69,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="t,69,25,69,32" edgeType="NEG">
            <varref loc="t,69,33,69,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="t,69,40,69,45">
          <if loc="t,70,5,70,7">
            <varref loc="t,70,9,70,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="t,77,14,77,16">
                <varref loc="t,77,17,77,30" name="dec_branch_en" dtype_id="1"/>
                <begin>
                  <begin loc="t,77,31,77,36">
                    <if loc="t,78,9,78,11">
                      <eq loc="t,78,22,78,24" dtype_id="1">
                        <const loc="t,78,25,78,26" name="4&apos;h1" dtype_id="14"/>
                        <varref loc="t,78,12,78,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="t,78,28,78,33">
                          <assigndly loc="t,79,29,79,31" dtype_id="9">
                            <varref loc="t,79,32,79,39" name="dec_rs1" dtype_id="9"/>
                            <varref loc="t,79,13,79,28" name="mid_reg_raddr_1" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="t,80,29,80,31" dtype_id="1">
                            <const loc="t,80,32,80,33" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="t,80,13,80,26" name="mid_reg_ren_1" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="t,82,29,82,31" dtype_id="9">
                            <const loc="t,82,32,82,33" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="t,82,13,82,26" name="mid_reg_waddr" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="t,83,29,83,31" dtype_id="1">
                            <const loc="t,83,32,83,33" name="1&apos;h0" dtype_id="1"/>
                            <varref loc="t,83,13,83,24" name="mid_reg_wen" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="t,84,29,84,31" dtype_id="5">
                            <const loc="t,84,32,84,33" name="32&apos;sh0" dtype_id="3"/>
                            <varref loc="t,84,13,84,26" name="mid_reg_wdata" dtype_id="5"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="t,85,18,85,20">
                          <eq loc="t,85,31,85,33" dtype_id="1">
                            <const loc="t,85,34,85,35" name="4&apos;h2" dtype_id="14"/>
                            <varref loc="t,85,21,85,30" name="cycle_cnt" dtype_id="14"/>
                          </eq>
                          <begin>
                            <begin loc="t,85,37,85,42">
                              <assigndly loc="t,86,29,86,31" dtype_id="9">
                                <const loc="t,86,32,86,33" name="5&apos;h0" dtype_id="9"/>
                                <varref loc="t,86,13,86,28" name="mid_reg_raddr_1" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="t,87,29,87,31" dtype_id="1">
                                <const loc="t,87,32,87,33" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="t,87,13,87,26" name="mid_reg_ren_1" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="t,89,29,89,31" dtype_id="9">
                                <const loc="t,89,32,89,33" name="5&apos;h0" dtype_id="9"/>
                                <varref loc="t,89,13,89,26" name="mid_reg_waddr" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="t,90,29,90,31" dtype_id="1">
                                <const loc="t,90,32,90,33" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="t,90,13,90,24" name="mid_reg_wen" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="t,91,29,91,31" dtype_id="5">
                                <const loc="t,91,32,91,33" name="32&apos;sh0" dtype_id="3"/>
                                <varref loc="t,91,13,91,26" name="mid_reg_wdata" dtype_id="5"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <if loc="t,92,18,92,20">
                              <eq loc="t,92,31,92,33" dtype_id="1">
                                <const loc="t,92,34,92,35" name="4&apos;h3" dtype_id="14"/>
                                <varref loc="t,92,21,92,30" name="cycle_cnt" dtype_id="14"/>
                              </eq>
                              <begin>
                                <begin loc="t,92,36,92,41">
                                  <assigndly loc="t,93,29,93,31" dtype_id="9">
                                    <const loc="t,93,32,93,33" name="5&apos;h0" dtype_id="9"/>
                                    <varref loc="t,93,13,93,28" name="mid_reg_raddr_1" dtype_id="9"/>
                                  </assigndly>
                                  <assigndly loc="t,94,29,94,31" dtype_id="1">
                                    <const loc="t,94,32,94,33" name="1&apos;h0" dtype_id="1"/>
                                    <varref loc="t,94,13,94,26" name="mid_reg_ren_1" dtype_id="1"/>
                                  </assigndly>
                                  <assigndly loc="t,96,29,96,31" dtype_id="9">
                                    <varref loc="t,96,32,96,38" name="dec_rd" dtype_id="9"/>
                                    <varref loc="t,96,13,96,26" name="mid_reg_waddr" dtype_id="9"/>
                                  </assigndly>
                                  <assigndly loc="t,97,29,97,31" dtype_id="1">
                                    <const loc="t,97,32,97,33" name="1&apos;h1" dtype_id="1"/>
                                    <varref loc="t,97,13,97,24" name="mid_reg_wen" dtype_id="1"/>
                                  </assigndly>
                                  <assigndly loc="t,99,31,99,33" dtype_id="5">
                                    <cond loc="t,99,77,99,78" dtype_id="5">
                                      <varref loc="t,98,16,98,24" name="dec_addi" dtype_id="1"/>
                                      <add loc="t,99,77,99,78" dtype_id="5">
                                        <concat loc="t,99,59,99,60" dtype_id="5">
                                          <replicate loc="t,99,38,99,39" dtype_id="12">
                                            <sel loc="t,99,53,99,54" dtype_id="1">
                                              <varref loc="t,99,39,99,53" name="dec_imm_type_i" dtype_id="10"/>
                                              <const loc="t,99,54,99,56" name="4&apos;hb" dtype_id="27"/>
                                              <const loc="t,99,53,99,54" name="32&apos;h1" dtype_id="5"/>
                                            </sel>
                                            <const loc="t,99,36,99,38" name="32&apos;sh14" dtype_id="3"/>
                                          </replicate>
                                          <varref loc="t,99,61,99,75" name="dec_imm_type_i" dtype_id="10"/>
                                        </concat>
                                        <varref loc="t,99,79,99,90" name="reg_rdata_1" dtype_id="5"/>
                                      </add>
                                      <cond loc="t,101,40,101,41" dtype_id="5">
                                        <varref loc="t,100,21,100,29" name="dec_slti" dtype_id="1"/>
                                        <extend loc="t,101,40,101,41" dtype_id="5" width="32" widthminv="1">
                                          <lts loc="t,101,63,101,64" dtype_id="1">
                                            <varref loc="t,101,50,101,61" name="reg_rdata_1" dtype_id="3"/>
                                            <concat loc="t,101,98,101,99" dtype_id="3">
                                              <replicate loc="t,101,77,101,78" dtype_id="12">
                                                <sel loc="t,101,92,101,93" dtype_id="1">
                                                  <varref loc="t,101,78,101,92" name="dec_imm_type_i" dtype_id="10"/>
                                                  <const loc="t,101,93,101,95" name="4&apos;hb" dtype_id="27"/>
                                                  <const loc="t,101,92,101,93" name="32&apos;h1" dtype_id="5"/>
                                                </sel>
                                                <const loc="t,101,75,101,77" name="32&apos;sh14" dtype_id="3"/>
                                              </replicate>
                                              <varref loc="t,101,100,101,114" name="dec_imm_type_i" dtype_id="10"/>
                                            </concat>
                                          </lts>
                                        </extend>
                                        <cond loc="t,103,40,103,41" dtype_id="5">
                                          <varref loc="t,102,21,102,30" name="dec_sltiu" dtype_id="1"/>
                                          <extend loc="t,103,40,103,41" dtype_id="5" width="32" widthminv="1">
                                            <lt loc="t,103,54,103,55" dtype_id="1">
                                              <varref loc="t,103,42,103,53" name="reg_rdata_1" dtype_id="5"/>
                                              <concat loc="t,103,81,103,82" dtype_id="5">
                                                <replicate loc="t,103,60,103,61" dtype_id="12">
                                                  <sel loc="t,103,75,103,76" dtype_id="1">
                                                    <varref loc="t,103,61,103,75" name="dec_imm_type_i" dtype_id="10"/>
                                                    <const loc="t,103,76,103,78" name="4&apos;hb" dtype_id="27"/>
                                                    <const loc="t,103,75,103,76" name="32&apos;h1" dtype_id="5"/>
                                                  </sel>
                                                  <const loc="t,103,58,103,60" name="32&apos;sh14" dtype_id="3"/>
                                                </replicate>
                                                <varref loc="t,103,83,103,97" name="dec_imm_type_i" dtype_id="10"/>
                                              </concat>
                                            </lt>
                                          </extend>
                                          <cond loc="t,105,46,105,47" dtype_id="5">
                                            <varref loc="t,104,21,104,29" name="dec_xori" dtype_id="1"/>
                                            <xor loc="t,105,46,105,47" dtype_id="5">
                                              <varref loc="t,105,34,105,45" name="reg_rdata_1" dtype_id="5"/>
                                              <concat loc="t,105,73,105,74" dtype_id="5">
                                                <replicate loc="t,105,52,105,53" dtype_id="12">
                                                  <sel loc="t,105,67,105,68" dtype_id="1">
                                                    <varref loc="t,105,53,105,67" name="dec_imm_type_i" dtype_id="10"/>
                                                    <const loc="t,105,68,105,70" name="4&apos;hb" dtype_id="27"/>
                                                    <const loc="t,105,67,105,68" name="32&apos;h1" dtype_id="5"/>
                                                  </sel>
                                                  <const loc="t,105,50,105,52" name="32&apos;sh14" dtype_id="3"/>
                                                </replicate>
                                                <varref loc="t,105,75,105,89" name="dec_imm_type_i" dtype_id="10"/>
                                              </concat>
                                            </xor>
                                            <cond loc="t,107,46,107,47" dtype_id="5">
                                              <varref loc="t,106,21,106,28" name="dec_ori" dtype_id="1"/>
                                              <or loc="t,107,46,107,47" dtype_id="5">
                                                <varref loc="t,107,34,107,45" name="reg_rdata_1" dtype_id="5"/>
                                                <concat loc="t,107,73,107,74" dtype_id="5">
                                                  <replicate loc="t,107,52,107,53" dtype_id="12">
                                                    <sel loc="t,107,67,107,68" dtype_id="1">
                                                      <varref loc="t,107,53,107,67" name="dec_imm_type_i" dtype_id="10"/>
                                                      <const loc="t,107,68,107,70" name="4&apos;hb" dtype_id="27"/>
                                                      <const loc="t,107,67,107,68" name="32&apos;h1" dtype_id="5"/>
                                                    </sel>
                                                    <const loc="t,107,50,107,52" name="32&apos;sh14" dtype_id="3"/>
                                                  </replicate>
                                                  <varref loc="t,107,75,107,89" name="dec_imm_type_i" dtype_id="10"/>
                                                </concat>
                                              </or>
                                              <cond loc="t,109,46,109,47" dtype_id="5">
                                                <varref loc="t,108,21,108,29" name="dec_andi" dtype_id="1"/>
                                                <and loc="t,109,46,109,47" dtype_id="5">
                                                  <varref loc="t,109,34,109,45" name="reg_rdata_1" dtype_id="5"/>
                                                  <concat loc="t,109,73,109,74" dtype_id="5">
                                                    <replicate loc="t,109,52,109,53" dtype_id="12">
                                                      <sel loc="t,109,67,109,68" dtype_id="1">
                                                        <varref loc="t,109,53,109,67" name="dec_imm_type_i" dtype_id="10"/>
                                                        <const loc="t,109,68,109,70" name="4&apos;hb" dtype_id="27"/>
                                                        <const loc="t,109,67,109,68" name="32&apos;h1" dtype_id="5"/>
                                                      </sel>
                                                      <const loc="t,109,50,109,52" name="32&apos;sh14" dtype_id="3"/>
                                                    </replicate>
                                                    <varref loc="t,109,75,109,89" name="dec_imm_type_i" dtype_id="10"/>
                                                  </concat>
                                                </and>
                                                <cond loc="t,111,46,111,48" dtype_id="5">
                                                  <varref loc="t,110,21,110,29" name="dec_slli" dtype_id="1"/>
                                                  <shiftl loc="t,111,46,111,48" dtype_id="5">
                                                    <varref loc="t,111,34,111,45" name="reg_rdata_1" dtype_id="5"/>
                                                    <sel loc="t,111,63,111,64" dtype_id="9">
                                                      <varref loc="t,111,49,111,63" name="dec_imm_type_i" dtype_id="10"/>
                                                      <const loc="t,111,66,111,67" name="4&apos;h0" dtype_id="27"/>
                                                      <const loc="t,111,64,111,65" name="32&apos;h5" dtype_id="5"/>
                                                    </sel>
                                                  </shiftl>
                                                  <cond loc="t,113,46,113,48" dtype_id="5">
                                                    <varref loc="t,112,21,112,29" name="dec_srli" dtype_id="1"/>
                                                    <shiftr loc="t,113,46,113,48" dtype_id="5">
                                                      <varref loc="t,113,34,113,45" name="reg_rdata_1" dtype_id="5"/>
                                                      <sel loc="t,113,63,113,64" dtype_id="9">
                                                        <varref loc="t,113,49,113,63" name="dec_imm_type_i" dtype_id="10"/>
                                                        <const loc="t,113,66,113,67" name="4&apos;h0" dtype_id="27"/>
                                                        <const loc="t,113,64,113,65" name="32&apos;h5" dtype_id="5"/>
                                                      </sel>
                                                    </shiftr>
                                                    <cond loc="t,115,55,115,58" dtype_id="3">
                                                      <varref loc="t,114,21,114,29" name="dec_srai" dtype_id="1"/>
                                                      <shiftrs loc="t,115,55,115,58" dtype_id="3">
                                                        <varref loc="t,115,42,115,53" name="reg_rdata_1" dtype_id="3"/>
                                                        <sel loc="t,115,73,115,74" dtype_id="9">
                                                          <varref loc="t,115,59,115,73" name="dec_imm_type_i" dtype_id="10"/>
                                                          <const loc="t,115,76,115,77" name="4&apos;h0" dtype_id="27"/>
                                                          <const loc="t,115,74,115,75" name="32&apos;h5" dtype_id="5"/>
                                                        </sel>
                                                      </shiftrs>
                                                      <const loc="t,117,34,117,35" name="32&apos;sh0" dtype_id="3"/>
                                                    </cond>
                                                  </cond>
                                                </cond>
                                              </cond>
                                            </cond>
                                          </cond>
                                        </cond>
                                      </cond>
                                    </cond>
                                    <varref loc="t,99,17,99,30" name="mid_reg_wdata" dtype_id="5"/>
                                  </assigndly>
                                </begin>
                              </begin>
                              <begin>
                                <begin loc="t,118,22,118,27">
                                  <assigndly loc="t,119,33,119,35" dtype_id="9">
                                    <const loc="t,119,36,119,37" name="5&apos;h0" dtype_id="9"/>
                                    <varref loc="t,119,17,119,32" name="mid_reg_raddr_1" dtype_id="9"/>
                                  </assigndly>
                                  <assigndly loc="t,120,33,120,35" dtype_id="1">
                                    <const loc="t,120,36,120,37" name="1&apos;h0" dtype_id="1"/>
                                    <varref loc="t,120,17,120,30" name="mid_reg_ren_1" dtype_id="1"/>
                                  </assigndly>
                                  <assigndly loc="t,122,33,122,35" dtype_id="9">
                                    <const loc="t,122,36,122,37" name="5&apos;h0" dtype_id="9"/>
                                    <varref loc="t,122,17,122,30" name="mid_reg_waddr" dtype_id="9"/>
                                  </assigndly>
                                  <assigndly loc="t,123,33,123,35" dtype_id="1">
                                    <const loc="t,123,36,123,37" name="1&apos;h0" dtype_id="1"/>
                                    <varref loc="t,123,17,123,28" name="mid_reg_wen" dtype_id="1"/>
                                  </assigndly>
                                  <assigndly loc="t,124,33,124,35" dtype_id="5">
                                    <const loc="t,124,36,124,37" name="32&apos;sh0" dtype_id="3"/>
                                    <varref loc="t,124,17,124,30" name="mid_reg_wdata" dtype_id="5"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="t,126,14,126,19">
                    <assigndly loc="t,127,25,127,27" dtype_id="9">
                      <const loc="t,127,28,127,29" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="t,127,9,127,24" name="mid_reg_raddr_1" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="t,128,25,128,27" dtype_id="1">
                      <const loc="t,128,28,128,29" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="t,128,9,128,22" name="mid_reg_ren_1" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="t,130,25,130,27" dtype_id="9">
                      <const loc="t,130,28,130,29" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="t,130,9,130,22" name="mid_reg_waddr" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="t,131,25,131,27" dtype_id="1">
                      <const loc="t,131,28,131,29" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="t,131,9,131,20" name="mid_reg_wen" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="t,132,25,132,27" dtype_id="5">
                      <const loc="t,132,28,132,29" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="t,132,9,132,22" name="mid_reg_wdata" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="t,70,16,70,21">
                <assigndly loc="t,71,25,71,27" dtype_id="9">
                  <const loc="t,71,28,71,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="t,71,9,71,24" name="mid_reg_raddr_1" dtype_id="9"/>
                </assigndly>
                <assigndly loc="t,72,25,72,27" dtype_id="1">
                  <const loc="t,72,28,72,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="t,72,9,72,22" name="mid_reg_ren_1" dtype_id="1"/>
                </assigndly>
                <assigndly loc="t,74,25,74,27" dtype_id="9">
                  <const loc="t,74,28,74,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="t,74,9,74,22" name="mid_reg_waddr" dtype_id="9"/>
                </assigndly>
                <assigndly loc="t,75,25,75,27" dtype_id="1">
                  <const loc="t,75,28,75,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="t,75,9,75,20" name="mid_reg_wen" dtype_id="1"/>
                </assigndly>
                <assigndly loc="t,76,25,76,27" dtype_id="5">
                  <const loc="t,76,28,76,29" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="t,76,9,76,22" name="mid_reg_wdata" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="t,62,20,62,21" dtype_id="9">
        <cond loc="t,62,36,62,37" dtype_id="9">
          <varref loc="t,57,29,57,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="t,56,29,56,42" name="mid_reg_waddr" dtype_id="9"/>
          <const loc="t,62,57,62,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="t,49,29,49,38" name="reg_waddr" dtype_id="9"/>
      </contassign>
      <contassign loc="t,63,20,63,21" dtype_id="1">
        <cond loc="t,63,36,63,37" dtype_id="1">
          <varref loc="t,57,29,57,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="t,57,29,57,40" name="mid_reg_wen" dtype_id="1"/>
          <const loc="t,63,57,63,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="t,50,29,50,36" name="reg_wen" dtype_id="1"/>
      </contassign>
      <contassign loc="t,64,20,64,21" dtype_id="5">
        <cond loc="t,64,36,64,37" dtype_id="5">
          <varref loc="t,57,29,57,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="t,58,29,58,42" name="mid_reg_wdata" dtype_id="5"/>
          <const loc="t,64,57,64,59" name="32&apos;bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz" dtype_id="5"/>
        </cond>
        <varref loc="t,51,29,51,38" name="reg_wdata" dtype_id="5"/>
      </contassign>
      <contassign loc="t,65,20,65,21" dtype_id="9">
        <cond loc="t,65,36,65,37" dtype_id="9">
          <varref loc="t,60,29,60,42" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="t,59,29,59,44" name="mid_reg_raddr_1" dtype_id="9"/>
          <const loc="t,65,57,65,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="t,52,29,52,40" name="reg_raddr_1" dtype_id="9"/>
      </contassign>
      <contassign loc="t,66,20,66,21" dtype_id="1">
        <cond loc="t,66,36,66,37" dtype_id="1">
          <varref loc="t,60,29,60,42" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="t,60,29,60,42" name="mid_reg_ren_1" dtype_id="1"/>
          <const loc="t,66,57,66,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="t,53,29,53,38" name="reg_ren_1" dtype_id="1"/>
      </contassign>
    </module>
    <module loc="v,1,8,1,20" name="ex_flush_swc" origName="ex_flush_swc">
      <var loc="v,8,29,8,33" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="v,9,29,9,34" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="v,10,29,10,38" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="cycle_cnt"/>
      <var loc="v,11,29,11,34" name="flush" dtype_id="8" dir="input" pinIndex="4" vartype="logic" origName="flush"/>
      <var loc="v,12,29,12,40" name="flush_stall" dtype_id="1" dir="output" pinIndex="5" vartype="logic" origName="flush_stall"/>
      <var loc="v,15,12,15,25" name="FLUSH_DISABLE" dtype_id="3" vartype="logic" origName="FLUSH_DISABLE" localparam="true">
        <const loc="v,15,28,15,29" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="v,15,31,15,44" name="FLUSH_CYCLE_1" dtype_id="3" vartype="logic" origName="FLUSH_CYCLE_1" localparam="true">
        <const loc="v,15,47,15,48" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="v,15,50,15,63" name="FLUSH_CYCLE_2" dtype_id="3" vartype="logic" origName="FLUSH_CYCLE_2" localparam="true">
        <const loc="v,15,66,15,67" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="v,16,12,16,16" name="IDLE" dtype_id="3" vartype="logic" origName="IDLE" localparam="true">
        <const loc="v,16,19,16,20" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="v,16,22,16,29" name="STATE_1" dtype_id="3" vartype="logic" origName="STATE_1" localparam="true">
        <const loc="v,16,32,16,33" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="v,16,35,16,42" name="STATE_2" dtype_id="3" vartype="logic" origName="STATE_2" localparam="true">
        <const loc="v,16,45,16,46" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="v,17,12,17,17" name="state" dtype_id="8" vartype="logic" origName="state"/>
      <var loc="v,18,12,18,21" name="nextstate" dtype_id="8" vartype="logic" origName="nextstate"/>
      <always loc="v,20,1,20,7">
        <sentree loc="v,20,8,20,9">
          <senitem loc="v,20,10,20,17" edgeType="POS">
            <varref loc="v,20,18,20,22" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="v,20,24,20,29">
          <if loc="v,21,5,21,7">
            <varref loc="v,21,9,21,14" name="hrstn" dtype_id="1"/>
            <begin>
              <begin loc="v,23,14,23,19">
                <assigndly loc="v,24,15,24,17" dtype_id="8">
                  <varref loc="v,24,18,24,27" name="nextstate" dtype_id="8"/>
                  <varref loc="v,24,9,24,14" name="state" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="v,21,16,21,21">
                <assigndly loc="v,22,15,22,17" dtype_id="8">
                  <const loc="v,22,18,22,22" name="2&apos;h0" dtype_id="8"/>
                  <varref loc="v,22,9,22,14" name="state" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="v,28,1,28,7">
        <begin loc="v,28,13,28,18">
          <case loc="v,29,5,29,9">
            <extend loc="v,29,11,29,16" dtype_id="5" width="32" widthminv="2">
              <varref loc="v,29,11,29,16" name="state" dtype_id="8"/>
            </extend>
            <caseitem loc="v,30,13,30,14">
              <const loc="v,30,9,30,13" name="32&apos;sh0" dtype_id="3"/>
              <begin loc="v,30,15,30,20">
                <if loc="v,31,13,31,15">
                  <eq loc="v,31,26,31,28" dtype_id="1">
                    <const loc="v,31,29,31,30" name="4&apos;h4" dtype_id="14"/>
                    <varref loc="v,31,16,31,25" name="cycle_cnt" dtype_id="14"/>
                  </eq>
                  <begin>
                    <begin loc="v,31,32,31,37">
                      <if loc="v,32,17,32,19">
                        <eq loc="v,32,26,32,28" dtype_id="1">
                          <const loc="v,32,29,32,42" name="2&apos;h1" dtype_id="8"/>
                          <varref loc="v,32,20,32,25" name="flush" dtype_id="8"/>
                        </eq>
                        <begin>
                          <begin loc="v,32,44,32,49">
                            <assign loc="v,33,31,33,32" dtype_id="8">
                              <const loc="v,33,33,33,40" name="2&apos;h1" dtype_id="8"/>
                              <varref loc="v,33,21,33,30" name="nextstate" dtype_id="8"/>
                            </assign>
                          </begin>
                        </begin>
                        <begin>
                          <if loc="v,34,26,34,28">
                            <eq loc="v,34,35,34,37" dtype_id="1">
                              <const loc="v,34,38,34,51" name="2&apos;h2" dtype_id="8"/>
                              <varref loc="v,34,29,34,34" name="flush" dtype_id="8"/>
                            </eq>
                            <begin>
                              <begin loc="v,34,53,34,58">
                                <assign loc="v,35,31,35,32" dtype_id="8">
                                  <const loc="v,35,33,35,40" name="2&apos;h2" dtype_id="8"/>
                                  <varref loc="v,35,21,35,30" name="nextstate" dtype_id="8"/>
                                </assign>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="v,36,26,36,31">
                                <assign loc="v,37,31,37,32" dtype_id="8">
                                  <const loc="v,37,33,37,37" name="2&apos;h0" dtype_id="8"/>
                                  <varref loc="v,37,21,37,30" name="nextstate" dtype_id="8"/>
                                </assign>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="v,39,22,39,27">
                      <assign loc="v,40,27,40,28" dtype_id="8">
                        <const loc="v,40,29,40,33" name="2&apos;h0" dtype_id="8"/>
                        <varref loc="v,40,17,40,26" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="v,43,16,43,17">
              <const loc="v,43,9,43,16" name="32&apos;sh2" dtype_id="3"/>
              <begin loc="v,43,18,43,23">
                <if loc="v,44,13,44,15">
                  <eq loc="v,44,26,44,28" dtype_id="1">
                    <const loc="v,44,29,44,30" name="4&apos;h4" dtype_id="14"/>
                    <varref loc="v,44,16,44,25" name="cycle_cnt" dtype_id="14"/>
                  </eq>
                  <begin>
                    <begin loc="v,44,32,44,37">
                      <assign loc="v,45,27,45,28" dtype_id="8">
                        <const loc="v,45,29,45,36" name="2&apos;h1" dtype_id="8"/>
                        <varref loc="v,45,17,45,26" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="v,46,22,46,27">
                      <assign loc="v,47,27,47,28" dtype_id="8">
                        <const loc="v,47,29,47,36" name="2&apos;h2" dtype_id="8"/>
                        <varref loc="v,47,17,47,26" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
            <caseitem loc="v,50,16,50,17">
              <const loc="v,50,9,50,16" name="32&apos;sh1" dtype_id="3"/>
              <begin loc="v,50,18,50,23">
                <if loc="v,51,13,51,15">
                  <eq loc="v,51,26,51,28" dtype_id="1">
                    <const loc="v,51,29,51,30" name="4&apos;h4" dtype_id="14"/>
                    <varref loc="v,51,16,51,25" name="cycle_cnt" dtype_id="14"/>
                  </eq>
                  <begin>
                    <begin loc="v,51,32,51,37">
                      <if loc="v,52,17,52,19">
                        <eq loc="v,52,26,52,28" dtype_id="1">
                          <const loc="v,52,29,52,42" name="2&apos;h2" dtype_id="8"/>
                          <varref loc="v,52,20,52,25" name="flush" dtype_id="8"/>
                        </eq>
                        <begin>
                          <begin loc="v,52,44,52,49">
                            <assign loc="v,53,31,53,32" dtype_id="8">
                              <const loc="v,53,33,53,40" name="2&apos;h2" dtype_id="8"/>
                              <varref loc="v,53,21,53,30" name="nextstate" dtype_id="8"/>
                            </assign>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="v,54,26,54,31">
                            <assign loc="v,55,31,55,32" dtype_id="8">
                              <const loc="v,55,33,55,37" name="2&apos;h0" dtype_id="8"/>
                              <varref loc="v,55,21,55,30" name="nextstate" dtype_id="8"/>
                            </assign>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="v,57,22,57,27">
                      <assign loc="v,58,27,58,28" dtype_id="8">
                        <const loc="v,58,29,58,36" name="2&apos;h1" dtype_id="8"/>
                        <varref loc="v,58,17,58,26" name="nextstate" dtype_id="8"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="v,65,1,65,7">
        <sentree loc="v,65,8,65,9">
          <senitem loc="v,65,10,65,17" edgeType="POS">
            <varref loc="v,65,18,65,22" name="hclk" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="v,65,24,65,29">
          <if loc="v,66,5,66,7">
            <varref loc="v,66,9,66,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="v,68,14,68,16">
                <eq loc="v,68,27,68,29" dtype_id="1">
                  <const loc="v,68,30,68,34" name="2&apos;h0" dtype_id="8"/>
                  <varref loc="v,68,17,68,26" name="nextstate" dtype_id="8"/>
                </eq>
                <begin>
                  <begin loc="v,68,36,68,41">
                    <assigndly loc="v,69,21,69,23" dtype_id="1">
                      <const loc="v,69,24,69,25" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="v,69,9,69,20" name="flush_stall" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="v,70,14,70,19">
                    <assigndly loc="v,71,21,71,23" dtype_id="1">
                      <const loc="v,71,24,71,25" name="1&apos;h1" dtype_id="1"/>
                      <varref loc="v,71,9,71,20" name="flush_stall" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="v,66,16,66,21">
                <assigndly loc="v,67,21,67,23" dtype_id="1">
                  <const loc="v,67,24,67,25" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="v,67,9,67,20" name="flush_stall" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="w,1,8,1,19" name="exu_reg_swc" origName="exu_reg_swc">
      <var loc="w,31,29,31,33" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="w,32,29,32,34" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="w,33,29,33,38" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="cycle_cnt"/>
      <var loc="w,35,29,35,31" name="en" dtype_id="1" dir="input" pinIndex="4" vartype="logic" origName="en"/>
      <var loc="w,36,29,36,36" name="dec_add" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="dec_add"/>
      <var loc="w,37,29,37,36" name="dec_sub" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="dec_sub"/>
      <var loc="w,38,29,38,36" name="dec_sll" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="dec_sll"/>
      <var loc="w,39,29,39,36" name="dec_slt" dtype_id="1" dir="input" pinIndex="8" vartype="logic" origName="dec_slt"/>
      <var loc="w,40,29,40,37" name="dec_sltu" dtype_id="1" dir="input" pinIndex="9" vartype="logic" origName="dec_sltu"/>
      <var loc="w,41,29,41,36" name="dec_xor" dtype_id="1" dir="input" pinIndex="10" vartype="logic" origName="dec_xor"/>
      <var loc="w,42,29,42,36" name="dec_srl" dtype_id="1" dir="input" pinIndex="11" vartype="logic" origName="dec_srl"/>
      <var loc="w,43,29,43,36" name="dec_sra" dtype_id="1" dir="input" pinIndex="12" vartype="logic" origName="dec_sra"/>
      <var loc="w,44,29,44,35" name="dec_or" dtype_id="1" dir="input" pinIndex="13" vartype="logic" origName="dec_or"/>
      <var loc="w,45,29,45,36" name="dec_and" dtype_id="1" dir="input" pinIndex="14" vartype="logic" origName="dec_and"/>
      <var loc="w,46,29,46,36" name="dec_rs1" dtype_id="9" dir="input" pinIndex="15" vartype="logic" origName="dec_rs1"/>
      <var loc="w,47,29,47,36" name="dec_rs2" dtype_id="9" dir="input" pinIndex="16" vartype="logic" origName="dec_rs2"/>
      <var loc="w,48,29,48,35" name="dec_rd" dtype_id="9" dir="input" pinIndex="17" vartype="logic" origName="dec_rd"/>
      <var loc="w,50,29,50,31" name="pc" dtype_id="5" dir="input" pinIndex="18" vartype="logic" origName="pc"/>
      <var loc="w,52,29,52,38" name="reg_waddr" dtype_id="9" dir="inout" pinIndex="19" vartype="logic" origName="reg_waddr"/>
      <var loc="w,53,29,53,36" name="reg_wen" dtype_id="1" dir="inout" pinIndex="20" vartype="logic" origName="reg_wen"/>
      <var loc="w,54,29,54,38" name="reg_wdata" dtype_id="5" dir="inout" pinIndex="21" vartype="logic" origName="reg_wdata"/>
      <var loc="w,55,29,55,40" name="reg_rdata_1" dtype_id="5" dir="input" pinIndex="22" vartype="logic" origName="reg_rdata_1"/>
      <var loc="w,56,29,56,40" name="reg_raddr_1" dtype_id="9" dir="inout" pinIndex="23" vartype="logic" origName="reg_raddr_1"/>
      <var loc="w,57,29,57,38" name="reg_ren_1" dtype_id="1" dir="inout" pinIndex="24" vartype="logic" origName="reg_ren_1"/>
      <var loc="w,58,29,58,40" name="reg_rdata_2" dtype_id="5" dir="input" pinIndex="25" vartype="logic" origName="reg_rdata_2"/>
      <var loc="w,59,29,59,40" name="reg_raddr_2" dtype_id="9" dir="inout" pinIndex="26" vartype="logic" origName="reg_raddr_2"/>
      <var loc="w,60,29,60,38" name="reg_ren_2" dtype_id="1" dir="inout" pinIndex="27" vartype="logic" origName="reg_ren_2"/>
      <var loc="w,62,29,62,38" name="exu_stall" dtype_id="1" dir="input" pinIndex="28" vartype="logic" origName="exu_stall"/>
      <var loc="w,64,29,64,42" name="mid_reg_waddr" dtype_id="9" vartype="logic" origName="mid_reg_waddr"/>
      <var loc="w,65,29,65,40" name="mid_reg_wen" dtype_id="1" vartype="logic" origName="mid_reg_wen"/>
      <var loc="w,66,29,66,42" name="mid_reg_wdata" dtype_id="5" vartype="logic" origName="mid_reg_wdata"/>
      <var loc="w,67,29,67,44" name="mid_reg_raddr_1" dtype_id="9" vartype="logic" origName="mid_reg_raddr_1"/>
      <var loc="w,68,29,68,42" name="mid_reg_ren_1" dtype_id="1" vartype="logic" origName="mid_reg_ren_1"/>
      <var loc="w,69,29,69,44" name="mid_reg_raddr_2" dtype_id="9" vartype="logic" origName="mid_reg_raddr_2"/>
      <var loc="w,70,29,70,42" name="mid_reg_ren_2" dtype_id="1" vartype="logic" origName="mid_reg_ren_2"/>
      <always loc="w,80,1,80,7">
        <sentree loc="w,80,7,80,8">
          <senitem loc="w,80,9,80,16" edgeType="POS">
            <varref loc="w,80,17,80,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="w,80,25,80,32" edgeType="NEG">
            <varref loc="w,80,33,80,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="w,80,40,80,45">
          <if loc="w,81,5,81,7">
            <varref loc="w,81,9,81,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="w,91,14,91,16">
                <and loc="w,91,20,91,22" dtype_id="1">
                  <varref loc="w,91,17,91,19" name="en" dtype_id="1"/>
                  <not loc="w,91,23,91,24" dtype_id="1">
                    <varref loc="w,91,24,91,33" name="exu_stall" dtype_id="1"/>
                  </not>
                </and>
                <begin>
                  <begin loc="w,91,34,91,39">
                    <if loc="w,92,9,92,11">
                      <eq loc="w,92,22,92,24" dtype_id="1">
                        <const loc="w,92,25,92,26" name="4&apos;h1" dtype_id="14"/>
                        <varref loc="w,92,12,92,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="w,92,28,92,33">
                          <assigndly loc="w,93,29,93,31" dtype_id="9">
                            <varref loc="w,93,32,93,39" name="dec_rs1" dtype_id="9"/>
                            <varref loc="w,93,13,93,28" name="mid_reg_raddr_1" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="w,94,29,94,31" dtype_id="1">
                            <const loc="w,94,32,94,33" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="w,94,13,94,26" name="mid_reg_ren_1" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="w,96,29,96,31" dtype_id="9">
                            <varref loc="w,96,32,96,39" name="dec_rs2" dtype_id="9"/>
                            <varref loc="w,96,13,96,28" name="mid_reg_raddr_2" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="w,97,29,97,31" dtype_id="1">
                            <const loc="w,97,32,97,33" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="w,97,13,97,26" name="mid_reg_ren_2" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="w,99,29,99,31" dtype_id="9">
                            <const loc="w,99,32,99,33" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="w,99,13,99,26" name="mid_reg_waddr" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="w,100,29,100,31" dtype_id="1">
                            <const loc="w,100,32,100,33" name="1&apos;h0" dtype_id="1"/>
                            <varref loc="w,100,13,100,24" name="mid_reg_wen" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="w,101,29,101,31" dtype_id="5">
                            <const loc="w,101,32,101,33" name="32&apos;sh0" dtype_id="3"/>
                            <varref loc="w,101,13,101,26" name="mid_reg_wdata" dtype_id="5"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="w,102,18,102,20">
                          <eq loc="w,102,31,102,33" dtype_id="1">
                            <const loc="w,102,34,102,35" name="4&apos;h2" dtype_id="14"/>
                            <varref loc="w,102,21,102,30" name="cycle_cnt" dtype_id="14"/>
                          </eq>
                          <begin>
                            <begin loc="w,102,37,102,42">
                              <assigndly loc="w,103,29,103,31" dtype_id="9">
                                <const loc="w,103,32,103,33" name="5&apos;h0" dtype_id="9"/>
                                <varref loc="w,103,13,103,28" name="mid_reg_raddr_1" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="w,104,29,104,31" dtype_id="1">
                                <const loc="w,104,32,104,33" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="w,104,13,104,26" name="mid_reg_ren_1" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="w,106,29,106,31" dtype_id="9">
                                <const loc="w,106,32,106,33" name="5&apos;h0" dtype_id="9"/>
                                <varref loc="w,106,13,106,28" name="mid_reg_raddr_2" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="w,107,29,107,31" dtype_id="1">
                                <const loc="w,107,32,107,33" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="w,107,13,107,26" name="mid_reg_ren_2" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="w,109,29,109,31" dtype_id="9">
                                <const loc="w,109,32,109,33" name="5&apos;h0" dtype_id="9"/>
                                <varref loc="w,109,13,109,26" name="mid_reg_waddr" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="w,110,29,110,31" dtype_id="1">
                                <const loc="w,110,32,110,33" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="w,110,13,110,24" name="mid_reg_wen" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="w,111,29,111,31" dtype_id="5">
                                <const loc="w,111,32,111,33" name="32&apos;sh0" dtype_id="3"/>
                                <varref loc="w,111,13,111,26" name="mid_reg_wdata" dtype_id="5"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <if loc="w,112,18,112,20">
                              <eq loc="w,112,31,112,33" dtype_id="1">
                                <const loc="w,112,34,112,35" name="4&apos;h3" dtype_id="14"/>
                                <varref loc="w,112,21,112,30" name="cycle_cnt" dtype_id="14"/>
                              </eq>
                              <begin>
                                <begin loc="w,112,36,112,41">
                                  <assigndly loc="w,113,29,113,31" dtype_id="9">
                                    <const loc="w,113,32,113,33" name="5&apos;h0" dtype_id="9"/>
                                    <varref loc="w,113,13,113,28" name="mid_reg_raddr_1" dtype_id="9"/>
                                  </assigndly>
                                  <assigndly loc="w,114,29,114,31" dtype_id="1">
                                    <const loc="w,114,32,114,33" name="1&apos;h0" dtype_id="1"/>
                                    <varref loc="w,114,13,114,26" name="mid_reg_ren_1" dtype_id="1"/>
                                  </assigndly>
                                  <assigndly loc="w,116,29,116,31" dtype_id="9">
                                    <const loc="w,116,32,116,33" name="5&apos;h0" dtype_id="9"/>
                                    <varref loc="w,116,13,116,28" name="mid_reg_raddr_2" dtype_id="9"/>
                                  </assigndly>
                                  <assigndly loc="w,117,29,117,31" dtype_id="1">
                                    <const loc="w,117,32,117,33" name="1&apos;h0" dtype_id="1"/>
                                    <varref loc="w,117,13,117,26" name="mid_reg_ren_2" dtype_id="1"/>
                                  </assigndly>
                                  <assigndly loc="w,119,29,119,31" dtype_id="9">
                                    <varref loc="w,119,32,119,38" name="dec_rd" dtype_id="9"/>
                                    <varref loc="w,119,13,119,26" name="mid_reg_waddr" dtype_id="9"/>
                                  </assigndly>
                                  <assigndly loc="w,120,29,120,31" dtype_id="1">
                                    <const loc="w,120,32,120,33" name="1&apos;h1" dtype_id="1"/>
                                    <varref loc="w,120,13,120,24" name="mid_reg_wen" dtype_id="1"/>
                                  </assigndly>
                                  <assigndly loc="w,123,31,123,33" dtype_id="5">
                                    <cond loc="w,123,46,123,47" dtype_id="5">
                                      <varref loc="w,122,16,122,23" name="dec_add" dtype_id="1"/>
                                      <add loc="w,123,46,123,47" dtype_id="5">
                                        <varref loc="w,123,34,123,45" name="reg_rdata_1" dtype_id="5"/>
                                        <varref loc="w,123,48,123,59" name="reg_rdata_2" dtype_id="5"/>
                                      </add>
                                      <cond loc="w,125,46,125,47" dtype_id="5">
                                        <varref loc="w,124,21,124,28" name="dec_sub" dtype_id="1"/>
                                        <sub loc="w,125,46,125,47" dtype_id="5">
                                          <varref loc="w,125,34,125,45" name="reg_rdata_1" dtype_id="5"/>
                                          <varref loc="w,125,48,125,59" name="reg_rdata_2" dtype_id="5"/>
                                        </sub>
                                        <cond loc="w,127,46,127,48" dtype_id="5">
                                          <varref loc="w,126,21,126,28" name="dec_sll" dtype_id="1"/>
                                          <shiftl loc="w,127,46,127,48" dtype_id="5">
                                            <varref loc="w,127,34,127,45" name="reg_rdata_1" dtype_id="5"/>
                                            <varref loc="w,127,49,127,60" name="reg_rdata_2" dtype_id="5"/>
                                          </shiftl>
                                          <cond loc="w,129,40,129,41" dtype_id="5">
                                            <varref loc="w,128,21,128,28" name="dec_slt" dtype_id="1"/>
                                            <extend loc="w,129,40,129,41" dtype_id="5" width="32" widthminv="1">
                                              <lts loc="w,129,63,129,64" dtype_id="1">
                                                <varref loc="w,129,50,129,61" name="reg_rdata_1" dtype_id="3"/>
                                                <varref loc="w,129,73,129,84" name="reg_rdata_2" dtype_id="3"/>
                                              </lts>
                                            </extend>
                                            <cond loc="w,131,40,131,41" dtype_id="5">
                                              <varref loc="w,130,21,130,29" name="dec_sltu" dtype_id="1"/>
                                              <extend loc="w,131,40,131,41" dtype_id="5" width="32" widthminv="1">
                                                <lt loc="w,131,54,131,55" dtype_id="1">
                                                  <varref loc="w,131,42,131,53" name="reg_rdata_1" dtype_id="5"/>
                                                  <varref loc="w,131,56,131,67" name="reg_rdata_2" dtype_id="5"/>
                                                </lt>
                                              </extend>
                                              <cond loc="w,133,46,133,47" dtype_id="5">
                                                <varref loc="w,132,21,132,28" name="dec_xor" dtype_id="1"/>
                                                <xor loc="w,133,46,133,47" dtype_id="5">
                                                  <varref loc="w,133,34,133,45" name="reg_rdata_1" dtype_id="5"/>
                                                  <varref loc="w,133,48,133,59" name="reg_rdata_2" dtype_id="5"/>
                                                </xor>
                                                <cond loc="w,135,46,135,48" dtype_id="5">
                                                  <varref loc="w,134,21,134,28" name="dec_srl" dtype_id="1"/>
                                                  <shiftr loc="w,135,46,135,48" dtype_id="5">
                                                    <varref loc="w,135,34,135,45" name="reg_rdata_1" dtype_id="5"/>
                                                    <sel loc="w,135,60,135,61" dtype_id="9">
                                                      <varref loc="w,135,49,135,60" name="reg_rdata_2" dtype_id="5"/>
                                                      <const loc="w,135,63,135,64" name="5&apos;h0" dtype_id="20"/>
                                                      <const loc="w,135,61,135,62" name="32&apos;h5" dtype_id="5"/>
                                                    </sel>
                                                  </shiftr>
                                                  <cond loc="w,137,55,137,58" dtype_id="3">
                                                    <varref loc="w,136,21,136,28" name="dec_sra" dtype_id="1"/>
                                                    <shiftrs loc="w,137,55,137,58" dtype_id="3">
                                                      <varref loc="w,137,42,137,53" name="reg_rdata_1" dtype_id="3"/>
                                                      <sel loc="w,137,70,137,71" dtype_id="9">
                                                        <varref loc="w,137,59,137,70" name="reg_rdata_2" dtype_id="5"/>
                                                        <const loc="w,137,73,137,74" name="5&apos;h0" dtype_id="20"/>
                                                        <const loc="w,137,71,137,72" name="32&apos;h5" dtype_id="5"/>
                                                      </sel>
                                                    </shiftrs>
                                                    <cond loc="w,139,46,139,47" dtype_id="5">
                                                      <varref loc="w,138,21,138,27" name="dec_or" dtype_id="1"/>
                                                      <or loc="w,139,46,139,47" dtype_id="5">
                                                        <varref loc="w,139,34,139,45" name="reg_rdata_1" dtype_id="5"/>
                                                        <varref loc="w,139,48,139,59" name="reg_rdata_2" dtype_id="5"/>
                                                      </or>
                                                      <cond loc="w,141,46,141,47" dtype_id="5">
                                                        <varref loc="w,140,21,140,28" name="dec_and" dtype_id="1"/>
                                                        <and loc="w,141,46,141,47" dtype_id="5">
                                                          <varref loc="w,141,34,141,45" name="reg_rdata_1" dtype_id="5"/>
                                                          <varref loc="w,141,48,141,59" name="reg_rdata_2" dtype_id="5"/>
                                                        </and>
                                                        <const loc="w,143,34,143,35" name="32&apos;sh0" dtype_id="3"/>
                                                      </cond>
                                                    </cond>
                                                  </cond>
                                                </cond>
                                              </cond>
                                            </cond>
                                          </cond>
                                        </cond>
                                      </cond>
                                    </cond>
                                    <varref loc="w,123,17,123,30" name="mid_reg_wdata" dtype_id="5"/>
                                  </assigndly>
                                </begin>
                              </begin>
                              <begin>
                                <begin loc="w,144,18,144,23">
                                  <assigndly loc="w,145,29,145,31" dtype_id="9">
                                    <const loc="w,145,32,145,33" name="5&apos;h0" dtype_id="9"/>
                                    <varref loc="w,145,13,145,28" name="mid_reg_raddr_1" dtype_id="9"/>
                                  </assigndly>
                                  <assigndly loc="w,146,29,146,31" dtype_id="1">
                                    <const loc="w,146,32,146,33" name="1&apos;h0" dtype_id="1"/>
                                    <varref loc="w,146,13,146,26" name="mid_reg_ren_1" dtype_id="1"/>
                                  </assigndly>
                                  <assigndly loc="w,148,29,148,31" dtype_id="9">
                                    <const loc="w,148,32,148,33" name="5&apos;h0" dtype_id="9"/>
                                    <varref loc="w,148,13,148,28" name="mid_reg_raddr_2" dtype_id="9"/>
                                  </assigndly>
                                  <assigndly loc="w,149,29,149,31" dtype_id="1">
                                    <const loc="w,149,32,149,33" name="1&apos;h0" dtype_id="1"/>
                                    <varref loc="w,149,13,149,26" name="mid_reg_ren_2" dtype_id="1"/>
                                  </assigndly>
                                  <assigndly loc="w,151,29,151,31" dtype_id="9">
                                    <const loc="w,151,32,151,33" name="5&apos;h0" dtype_id="9"/>
                                    <varref loc="w,151,13,151,26" name="mid_reg_waddr" dtype_id="9"/>
                                  </assigndly>
                                  <assigndly loc="w,152,29,152,31" dtype_id="1">
                                    <const loc="w,152,32,152,33" name="1&apos;h0" dtype_id="1"/>
                                    <varref loc="w,152,13,152,24" name="mid_reg_wen" dtype_id="1"/>
                                  </assigndly>
                                  <assigndly loc="w,153,29,153,31" dtype_id="5">
                                    <const loc="w,153,32,153,33" name="32&apos;sh0" dtype_id="3"/>
                                    <varref loc="w,153,13,153,26" name="mid_reg_wdata" dtype_id="5"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="w,155,14,155,19">
                    <assigndly loc="w,156,21,156,23" dtype_id="9">
                      <const loc="w,156,24,156,25" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="w,156,5,156,20" name="mid_reg_raddr_1" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="w,157,21,157,23" dtype_id="1">
                      <const loc="w,157,24,157,25" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="w,157,5,157,18" name="mid_reg_ren_1" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="w,159,21,159,23" dtype_id="9">
                      <const loc="w,159,24,159,25" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="w,159,5,159,20" name="mid_reg_raddr_2" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="w,160,21,160,23" dtype_id="1">
                      <const loc="w,160,24,160,25" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="w,160,5,160,18" name="mid_reg_ren_2" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="w,162,19,162,21" dtype_id="9">
                      <const loc="w,162,22,162,23" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="w,162,5,162,18" name="mid_reg_waddr" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="w,163,19,163,21" dtype_id="1">
                      <const loc="w,163,22,163,23" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="w,163,5,163,16" name="mid_reg_wen" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="w,164,19,164,21" dtype_id="5">
                      <const loc="w,164,22,164,23" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="w,164,5,164,18" name="mid_reg_wdata" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="w,81,16,81,21">
                <assigndly loc="w,82,25,82,27" dtype_id="9">
                  <const loc="w,82,28,82,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="w,82,9,82,24" name="mid_reg_raddr_1" dtype_id="9"/>
                </assigndly>
                <assigndly loc="w,83,25,83,27" dtype_id="1">
                  <const loc="w,83,28,83,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="w,83,9,83,22" name="mid_reg_ren_1" dtype_id="1"/>
                </assigndly>
                <assigndly loc="w,85,25,85,27" dtype_id="9">
                  <const loc="w,85,28,85,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="w,85,9,85,24" name="mid_reg_raddr_2" dtype_id="9"/>
                </assigndly>
                <assigndly loc="w,86,25,86,27" dtype_id="1">
                  <const loc="w,86,28,86,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="w,86,9,86,22" name="mid_reg_ren_2" dtype_id="1"/>
                </assigndly>
                <assigndly loc="w,88,25,88,27" dtype_id="9">
                  <const loc="w,88,28,88,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="w,88,9,88,22" name="mid_reg_waddr" dtype_id="9"/>
                </assigndly>
                <assigndly loc="w,89,25,89,27" dtype_id="1">
                  <const loc="w,89,28,89,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="w,89,9,89,20" name="mid_reg_wen" dtype_id="1"/>
                </assigndly>
                <assigndly loc="w,90,25,90,27" dtype_id="5">
                  <const loc="w,90,28,90,29" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="w,90,9,90,22" name="mid_reg_wdata" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="w,72,20,72,21" dtype_id="9">
        <cond loc="w,72,36,72,37" dtype_id="9">
          <varref loc="w,65,29,65,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="w,64,29,64,42" name="mid_reg_waddr" dtype_id="9"/>
          <const loc="w,72,57,72,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="w,52,29,52,38" name="reg_waddr" dtype_id="9"/>
      </contassign>
      <contassign loc="w,73,20,73,21" dtype_id="1">
        <cond loc="w,73,36,73,37" dtype_id="1">
          <varref loc="w,65,29,65,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="w,65,29,65,40" name="mid_reg_wen" dtype_id="1"/>
          <const loc="w,73,57,73,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="w,53,29,53,36" name="reg_wen" dtype_id="1"/>
      </contassign>
      <contassign loc="w,74,20,74,21" dtype_id="5">
        <cond loc="w,74,36,74,37" dtype_id="5">
          <varref loc="w,65,29,65,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="w,66,29,66,42" name="mid_reg_wdata" dtype_id="5"/>
          <const loc="w,74,57,74,59" name="32&apos;bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz" dtype_id="5"/>
        </cond>
        <varref loc="w,54,29,54,38" name="reg_wdata" dtype_id="5"/>
      </contassign>
      <contassign loc="w,75,20,75,21" dtype_id="9">
        <cond loc="w,75,36,75,37" dtype_id="9">
          <varref loc="w,68,29,68,42" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="w,67,29,67,44" name="mid_reg_raddr_1" dtype_id="9"/>
          <const loc="w,75,57,75,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="w,56,29,56,40" name="reg_raddr_1" dtype_id="9"/>
      </contassign>
      <contassign loc="w,76,20,76,21" dtype_id="1">
        <cond loc="w,76,36,76,37" dtype_id="1">
          <varref loc="w,68,29,68,42" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="w,68,29,68,42" name="mid_reg_ren_1" dtype_id="1"/>
          <const loc="w,76,57,76,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="w,57,29,57,38" name="reg_ren_1" dtype_id="1"/>
      </contassign>
      <contassign loc="w,77,20,77,21" dtype_id="9">
        <cond loc="w,77,36,77,37" dtype_id="9">
          <varref loc="w,70,29,70,42" name="mid_reg_ren_2" dtype_id="1"/>
          <varref loc="w,69,29,69,44" name="mid_reg_raddr_2" dtype_id="9"/>
          <const loc="w,77,57,77,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="w,59,29,59,40" name="reg_raddr_2" dtype_id="9"/>
      </contassign>
      <contassign loc="w,78,20,78,21" dtype_id="1">
        <cond loc="w,78,36,78,37" dtype_id="1">
          <varref loc="w,70,29,70,42" name="mid_reg_ren_2" dtype_id="1"/>
          <varref loc="w,70,29,70,42" name="mid_reg_ren_2" dtype_id="1"/>
          <const loc="w,78,57,78,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="w,60,29,60,38" name="reg_ren_2" dtype_id="1"/>
      </contassign>
    </module>
    <module loc="x,1,8,1,21" name="exu_store_swc" origName="exu_store_swc">
      <var loc="x,25,45,25,49" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="x,26,45,26,50" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="x,27,45,27,54" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="cycle_cnt"/>
      <var loc="x,29,45,29,57" name="dec_store_en" dtype_id="1" dir="input" pinIndex="4" vartype="logic" origName="dec_store_en"/>
      <var loc="x,30,45,30,51" name="dec_sb" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="dec_sb"/>
      <var loc="x,31,45,31,51" name="dec_sh" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="dec_sh"/>
      <var loc="x,32,45,32,51" name="dec_sw" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="dec_sw"/>
      <var loc="x,33,45,33,59" name="dec_imm_type_s" dtype_id="10" dir="input" pinIndex="8" vartype="logic" origName="dec_imm_type_s"/>
      <var loc="x,34,45,34,52" name="dec_rs1" dtype_id="9" dir="input" pinIndex="9" vartype="logic" origName="dec_rs1"/>
      <var loc="x,35,45,35,52" name="dec_rs2" dtype_id="9" dir="input" pinIndex="10" vartype="logic" origName="dec_rs2"/>
      <var loc="x,37,45,37,59" name="exu_store_addr" dtype_id="5" dir="output" pinIndex="11" vartype="logic" origName="exu_store_addr"/>
      <var loc="x,38,45,38,59" name="exu_store_data" dtype_id="5" dir="output" pinIndex="12" vartype="logic" origName="exu_store_data"/>
      <var loc="x,39,45,39,57" name="exu_store_en" dtype_id="1" dir="output" pinIndex="13" vartype="logic" origName="exu_store_en"/>
      <var loc="x,40,45,40,59" name="exu_store_size" dtype_id="8" dir="output" pinIndex="14" vartype="logic" origName="exu_store_size"/>
      <var loc="x,42,45,42,56" name="reg_raddr_1" dtype_id="9" dir="inout" pinIndex="15" vartype="logic" origName="reg_raddr_1"/>
      <var loc="x,43,45,43,54" name="reg_ren_1" dtype_id="1" dir="inout" pinIndex="16" vartype="logic" origName="reg_ren_1"/>
      <var loc="x,44,45,44,56" name="reg_rdata_1" dtype_id="5" dir="input" pinIndex="17" vartype="logic" origName="reg_rdata_1"/>
      <var loc="x,45,45,45,56" name="reg_raddr_2" dtype_id="9" dir="inout" pinIndex="18" vartype="logic" origName="reg_raddr_2"/>
      <var loc="x,46,45,46,54" name="reg_ren_2" dtype_id="1" dir="inout" pinIndex="19" vartype="logic" origName="reg_ren_2"/>
      <var loc="x,47,45,47,56" name="reg_rdata_2" dtype_id="5" dir="input" pinIndex="20" vartype="logic" origName="reg_rdata_2"/>
      <var loc="x,49,45,49,54" name="exu_stall" dtype_id="1" dir="input" pinIndex="21" vartype="logic" origName="exu_stall"/>
      <var loc="x,51,45,51,60" name="mid_reg_raddr_1" dtype_id="9" vartype="logic" origName="mid_reg_raddr_1"/>
      <var loc="x,52,45,52,58" name="mid_reg_ren_1" dtype_id="1" vartype="logic" origName="mid_reg_ren_1"/>
      <var loc="x,53,45,53,60" name="mid_reg_raddr_2" dtype_id="9" vartype="logic" origName="mid_reg_raddr_2"/>
      <var loc="x,54,45,54,58" name="mid_reg_ren_2" dtype_id="1" vartype="logic" origName="mid_reg_ren_2"/>
      <always loc="x,60,1,60,7">
        <sentree loc="x,60,7,60,8">
          <senitem loc="x,60,9,60,16" edgeType="POS">
            <varref loc="x,60,17,60,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="x,60,25,60,32" edgeType="NEG">
            <varref loc="x,60,33,60,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="x,60,40,60,45">
          <if loc="x,61,5,61,7">
            <varref loc="x,61,9,61,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="x,67,14,67,16">
                <and loc="x,67,30,67,32" dtype_id="1">
                  <varref loc="x,67,17,67,29" name="dec_store_en" dtype_id="1"/>
                  <not loc="x,67,33,67,34" dtype_id="1">
                    <varref loc="x,67,34,67,43" name="exu_stall" dtype_id="1"/>
                  </not>
                </and>
                <begin>
                  <begin loc="x,67,44,67,49">
                    <if loc="x,68,9,68,11">
                      <eq loc="x,68,22,68,24" dtype_id="1">
                        <const loc="x,68,25,68,26" name="4&apos;h1" dtype_id="14"/>
                        <varref loc="x,68,12,68,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="x,68,28,68,33">
                          <assigndly loc="x,69,29,69,31" dtype_id="9">
                            <varref loc="x,69,32,69,39" name="dec_rs1" dtype_id="9"/>
                            <varref loc="x,69,13,69,28" name="mid_reg_raddr_1" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="x,70,29,70,31" dtype_id="1">
                            <const loc="x,70,32,70,33" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="x,70,13,70,26" name="mid_reg_ren_1" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="x,72,29,72,31" dtype_id="9">
                            <varref loc="x,72,32,72,39" name="dec_rs2" dtype_id="9"/>
                            <varref loc="x,72,13,72,28" name="mid_reg_raddr_2" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="x,73,29,73,31" dtype_id="1">
                            <const loc="x,73,32,73,33" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="x,73,13,73,26" name="mid_reg_ren_2" dtype_id="1"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="x,74,18,74,23">
                          <assigndly loc="x,75,29,75,31" dtype_id="9">
                            <const loc="x,75,32,75,33" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="x,75,13,75,28" name="mid_reg_raddr_1" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="x,76,29,76,31" dtype_id="1">
                            <const loc="x,76,32,76,33" name="1&apos;h0" dtype_id="1"/>
                            <varref loc="x,76,13,76,26" name="mid_reg_ren_1" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="x,78,29,78,31" dtype_id="9">
                            <const loc="x,78,32,78,33" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="x,78,13,78,28" name="mid_reg_raddr_2" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="x,79,29,79,31" dtype_id="1">
                            <const loc="x,79,32,79,33" name="1&apos;h0" dtype_id="1"/>
                            <varref loc="x,79,13,79,26" name="mid_reg_ren_2" dtype_id="1"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="x,81,14,81,19">
                    <assigndly loc="x,82,25,82,27" dtype_id="9">
                      <const loc="x,82,28,82,29" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="x,82,9,82,24" name="mid_reg_raddr_1" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="x,83,25,83,27" dtype_id="1">
                      <const loc="x,83,28,83,29" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="x,83,9,83,22" name="mid_reg_ren_1" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="x,85,25,85,27" dtype_id="9">
                      <const loc="x,85,28,85,29" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="x,85,9,85,24" name="mid_reg_raddr_2" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="x,86,25,86,27" dtype_id="1">
                      <const loc="x,86,28,86,29" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="x,86,9,86,22" name="mid_reg_ren_2" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="x,61,16,61,21">
                <assigndly loc="x,62,25,62,27" dtype_id="9">
                  <const loc="x,62,28,62,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="x,62,9,62,24" name="mid_reg_raddr_1" dtype_id="9"/>
                </assigndly>
                <assigndly loc="x,63,25,63,27" dtype_id="1">
                  <const loc="x,63,28,63,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="x,63,9,63,22" name="mid_reg_ren_1" dtype_id="1"/>
                </assigndly>
                <assigndly loc="x,65,25,65,27" dtype_id="9">
                  <const loc="x,65,28,65,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="x,65,9,65,24" name="mid_reg_raddr_2" dtype_id="9"/>
                </assigndly>
                <assigndly loc="x,66,25,66,27" dtype_id="1">
                  <const loc="x,66,28,66,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="x,66,9,66,22" name="mid_reg_ren_2" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="x,90,22,90,41" name="exu_store_addr_buff" dtype_id="5" vartype="logic" origName="exu_store_addr_buff"/>
      <var loc="x,91,22,91,41" name="exu_store_data_buff" dtype_id="5" vartype="logic" origName="exu_store_data_buff"/>
      <var loc="x,92,22,92,39" name="exu_store_en_buff" dtype_id="1" vartype="logic" origName="exu_store_en_buff"/>
      <var loc="x,93,22,93,41" name="exu_store_size_buff" dtype_id="8" vartype="logic" origName="exu_store_size_buff"/>
      <var loc="x,94,12,94,22" name="STORE_BTYE" dtype_id="3" vartype="logic" origName="STORE_BTYE" localparam="true">
        <const loc="x,94,25,94,26" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="x,94,28,94,42" name="STORE_HALFWORD" dtype_id="3" vartype="logic" origName="STORE_HALFWORD" localparam="true">
        <const loc="x,94,45,94,46" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="x,94,48,94,58" name="STORE_WORD" dtype_id="3" vartype="logic" origName="STORE_WORD" localparam="true">
        <const loc="x,94,61,94,62" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="x,94,64,94,74" name="STORE_IDLE" dtype_id="3" vartype="logic" origName="STORE_IDLE" localparam="true">
        <const loc="x,94,77,94,78" name="32&apos;sh3" dtype_id="3"/>
      </var>
      <always loc="x,95,1,95,7">
        <sentree loc="x,95,7,95,8">
          <senitem loc="x,95,9,95,16" edgeType="POS">
            <varref loc="x,95,17,95,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="x,95,25,95,32" edgeType="NEG">
            <varref loc="x,95,33,95,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="x,95,40,95,45">
          <if loc="x,96,5,96,7">
            <varref loc="x,96,9,96,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="x,101,14,101,16">
                <and loc="x,101,30,101,32" dtype_id="1">
                  <varref loc="x,101,17,101,29" name="dec_store_en" dtype_id="1"/>
                  <not loc="x,101,33,101,34" dtype_id="1">
                    <varref loc="x,101,34,101,43" name="exu_stall" dtype_id="1"/>
                  </not>
                </and>
                <begin>
                  <begin loc="x,101,44,101,49">
                    <if loc="x,102,9,102,11">
                      <eq loc="x,102,22,102,24" dtype_id="1">
                        <const loc="x,102,25,102,26" name="4&apos;h3" dtype_id="14"/>
                        <varref loc="x,102,12,102,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="x,102,27,102,32">
                          <assigndly loc="x,103,33,103,35" dtype_id="5">
                            <add loc="x,103,48,103,49" dtype_id="5">
                              <varref loc="x,103,36,103,47" name="reg_rdata_1" dtype_id="5"/>
                              <concat loc="x,103,75,103,76" dtype_id="5">
                                <replicate loc="x,103,54,103,55" dtype_id="12">
                                  <sel loc="x,103,69,103,70" dtype_id="1">
                                    <varref loc="x,103,55,103,69" name="dec_imm_type_s" dtype_id="10"/>
                                    <const loc="x,103,70,103,72" name="4&apos;hb" dtype_id="27"/>
                                    <const loc="x,103,69,103,70" name="32&apos;h1" dtype_id="5"/>
                                  </sel>
                                  <const loc="x,103,52,103,54" name="32&apos;sh14" dtype_id="3"/>
                                </replicate>
                                <varref loc="x,103,77,103,91" name="dec_imm_type_s" dtype_id="10"/>
                              </concat>
                            </add>
                            <varref loc="x,103,13,103,32" name="exu_store_addr_buff" dtype_id="5"/>
                          </assigndly>
                          <assigndly loc="x,104,33,104,35" dtype_id="5">
                            <cond loc="x,104,43,104,44" dtype_id="5">
                              <varref loc="x,104,36,104,42" name="dec_sb" dtype_id="1"/>
                              <extend loc="x,104,56,104,57" dtype_id="5" width="32" widthminv="8">
                                <sel loc="x,104,69,104,70" dtype_id="16">
                                  <varref loc="x,104,58,104,69" name="reg_rdata_2" dtype_id="5"/>
                                  <const loc="x,104,73,104,74" name="5&apos;h0" dtype_id="20"/>
                                  <const loc="x,104,71,104,72" name="32&apos;h8" dtype_id="5"/>
                                </sel>
                              </extend>
                              <cond loc="x,105,43,105,44" dtype_id="5">
                                <varref loc="x,105,36,105,42" name="dec_sh" dtype_id="1"/>
                                <extend loc="x,105,56,105,57" dtype_id="5" width="32" widthminv="16">
                                  <sel loc="x,105,69,105,70" dtype_id="18">
                                    <varref loc="x,105,58,105,69" name="reg_rdata_2" dtype_id="5"/>
                                    <const loc="x,105,73,105,74" name="5&apos;h0" dtype_id="20"/>
                                    <const loc="x,105,70,105,72" name="32&apos;h10" dtype_id="5"/>
                                  </sel>
                                </extend>
                                <cond loc="x,106,43,106,44" dtype_id="5">
                                  <varref loc="x,106,36,106,42" name="dec_sw" dtype_id="1"/>
                                  <varref loc="x,106,45,106,56" name="reg_rdata_2" dtype_id="5"/>
                                  <const loc="x,107,36,107,37" name="32&apos;sh0" dtype_id="3"/>
                                </cond>
                              </cond>
                            </cond>
                            <varref loc="x,104,13,104,32" name="exu_store_data_buff" dtype_id="5"/>
                          </assigndly>
                          <assigndly loc="x,108,33,108,35" dtype_id="1">
                            <const loc="x,108,36,108,37" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="x,108,13,108,30" name="exu_store_en_buff" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="x,109,33,109,35" dtype_id="8">
                            <sel loc="x,109,43,109,44" dtype_id="8">
                              <cond loc="x,109,43,109,44" dtype_id="3">
                                <varref loc="x,109,36,109,42" name="dec_sb" dtype_id="1"/>
                                <const loc="x,109,45,109,55" name="32&apos;sh0" dtype_id="3"/>
                                <cond loc="x,110,43,110,44" dtype_id="3">
                                  <varref loc="x,110,36,110,42" name="dec_sh" dtype_id="1"/>
                                  <const loc="x,110,45,110,59" name="32&apos;sh1" dtype_id="3"/>
                                  <cond loc="x,111,43,111,44" dtype_id="3">
                                    <varref loc="x,111,36,111,42" name="dec_sw" dtype_id="1"/>
                                    <const loc="x,111,45,111,55" name="32&apos;sh2" dtype_id="3"/>
                                    <const loc="x,112,36,112,46" name="32&apos;sh3" dtype_id="3"/>
                                  </cond>
                                </cond>
                              </cond>
                              <const loc="x,109,43,109,44" name="32&apos;h0" dtype_id="5"/>
                              <const loc="x,109,43,109,44" name="32&apos;h2" dtype_id="5"/>
                            </sel>
                            <varref loc="x,109,13,109,32" name="exu_store_size_buff" dtype_id="8"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="x,113,18,113,20">
                          <eq loc="x,113,31,113,33" dtype_id="1">
                            <const loc="x,113,34,113,35" name="4&apos;h4" dtype_id="14"/>
                            <varref loc="x,113,21,113,30" name="cycle_cnt" dtype_id="14"/>
                          </eq>
                          <begin>
                            <begin loc="x,113,36,113,41">
                              <assigndly loc="x,114,33,114,35" dtype_id="5">
                                <varref loc="x,114,36,114,55" name="exu_store_addr_buff" dtype_id="5"/>
                                <varref loc="x,114,13,114,32" name="exu_store_addr_buff" dtype_id="5"/>
                              </assigndly>
                              <assigndly loc="x,115,33,115,35" dtype_id="5">
                                <varref loc="x,115,36,115,55" name="exu_store_data_buff" dtype_id="5"/>
                                <varref loc="x,115,13,115,32" name="exu_store_data_buff" dtype_id="5"/>
                              </assigndly>
                              <assigndly loc="x,116,33,116,35" dtype_id="1">
                                <varref loc="x,116,36,116,53" name="exu_store_en_buff" dtype_id="1"/>
                                <varref loc="x,116,13,116,30" name="exu_store_en_buff" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="x,117,33,117,35" dtype_id="8">
                                <varref loc="x,117,36,117,55" name="exu_store_size_buff" dtype_id="8"/>
                                <varref loc="x,117,13,117,32" name="exu_store_size_buff" dtype_id="8"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="x,118,18,118,23">
                              <assigndly loc="x,119,33,119,35" dtype_id="5">
                                <const loc="x,119,36,119,37" name="32&apos;sh0" dtype_id="3"/>
                                <varref loc="x,119,13,119,32" name="exu_store_addr_buff" dtype_id="5"/>
                              </assigndly>
                              <assigndly loc="x,120,33,120,35" dtype_id="5">
                                <const loc="x,120,36,120,37" name="32&apos;sh0" dtype_id="3"/>
                                <varref loc="x,120,13,120,32" name="exu_store_data_buff" dtype_id="5"/>
                              </assigndly>
                              <assigndly loc="x,121,33,121,35" dtype_id="1">
                                <const loc="x,121,36,121,37" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="x,121,13,121,30" name="exu_store_en_buff" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="x,122,33,122,35" dtype_id="8">
                                <const loc="x,122,36,122,46" name="2&apos;h3" dtype_id="8"/>
                                <varref loc="x,122,13,122,32" name="exu_store_size_buff" dtype_id="8"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="x,124,14,124,19">
                    <assigndly loc="x,125,29,125,31" dtype_id="5">
                      <const loc="x,125,32,125,33" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="x,125,9,125,28" name="exu_store_addr_buff" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="x,126,29,126,31" dtype_id="5">
                      <const loc="x,126,32,126,33" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="x,126,9,126,28" name="exu_store_data_buff" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="x,127,29,127,31" dtype_id="1">
                      <const loc="x,127,32,127,33" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="x,127,9,127,26" name="exu_store_en_buff" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="x,128,29,128,31" dtype_id="8">
                      <const loc="x,128,32,128,42" name="2&apos;h3" dtype_id="8"/>
                      <varref loc="x,128,9,128,28" name="exu_store_size_buff" dtype_id="8"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="x,96,16,96,21">
                <assigndly loc="x,97,29,97,31" dtype_id="5">
                  <const loc="x,97,32,97,33" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="x,97,9,97,28" name="exu_store_addr_buff" dtype_id="5"/>
                </assigndly>
                <assigndly loc="x,98,29,98,31" dtype_id="5">
                  <const loc="x,98,32,98,33" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="x,98,9,98,28" name="exu_store_data_buff" dtype_id="5"/>
                </assigndly>
                <assigndly loc="x,99,29,99,31" dtype_id="1">
                  <const loc="x,99,32,99,33" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="x,99,9,99,26" name="exu_store_en_buff" dtype_id="1"/>
                </assigndly>
                <assigndly loc="x,100,29,100,31" dtype_id="8">
                  <const loc="x,100,32,100,42" name="2&apos;h3" dtype_id="8"/>
                  <varref loc="x,100,9,100,28" name="exu_store_size_buff" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="x,131,1,131,7">
        <sentree loc="x,131,7,131,8">
          <senitem loc="x,131,9,131,16" edgeType="POS">
            <varref loc="x,131,17,131,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="x,131,25,131,32" edgeType="NEG">
            <varref loc="x,131,33,131,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="x,131,40,131,45">
          <if loc="x,132,5,132,7">
            <varref loc="x,132,9,132,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="x,137,14,137,16">
                <eq loc="x,137,27,137,29" dtype_id="1">
                  <const loc="x,137,30,137,31" name="4&apos;h4" dtype_id="14"/>
                  <varref loc="x,137,17,137,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="x,137,32,137,37">
                    <assigndly loc="x,138,29,138,31" dtype_id="5">
                      <varref loc="x,138,32,138,51" name="exu_store_addr_buff" dtype_id="5"/>
                      <varref loc="x,138,9,138,23" name="exu_store_addr" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="x,139,29,139,31" dtype_id="5">
                      <varref loc="x,139,32,139,51" name="exu_store_data_buff" dtype_id="5"/>
                      <varref loc="x,139,9,139,23" name="exu_store_data" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="x,140,29,140,31" dtype_id="1">
                      <varref loc="x,140,32,140,49" name="exu_store_en_buff" dtype_id="1"/>
                      <varref loc="x,140,9,140,21" name="exu_store_en" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="x,141,29,141,31" dtype_id="8">
                      <varref loc="x,141,32,141,51" name="exu_store_size_buff" dtype_id="8"/>
                      <varref loc="x,141,9,141,28" name="exu_store_size_buff" dtype_id="8"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="x,142,14,142,19">
                    <assigndly loc="x,143,29,143,31" dtype_id="5">
                      <varref loc="x,143,32,143,46" name="exu_store_addr" dtype_id="5"/>
                      <varref loc="x,143,9,143,23" name="exu_store_addr" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="x,144,29,144,31" dtype_id="5">
                      <varref loc="x,144,32,144,46" name="exu_store_data" dtype_id="5"/>
                      <varref loc="x,144,9,144,23" name="exu_store_data" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="x,145,29,145,31" dtype_id="1">
                      <varref loc="x,145,32,145,44" name="exu_store_en" dtype_id="1"/>
                      <varref loc="x,145,9,145,21" name="exu_store_en" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="x,146,29,146,31" dtype_id="8">
                      <varref loc="x,146,32,146,51" name="exu_store_size_buff" dtype_id="8"/>
                      <varref loc="x,146,9,146,28" name="exu_store_size_buff" dtype_id="8"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="x,132,16,132,21">
                <assigndly loc="x,133,29,133,31" dtype_id="5">
                  <const loc="x,133,32,133,33" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="x,133,9,133,23" name="exu_store_addr" dtype_id="5"/>
                </assigndly>
                <assigndly loc="x,134,29,134,31" dtype_id="5">
                  <const loc="x,134,32,134,33" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="x,134,9,134,23" name="exu_store_data" dtype_id="5"/>
                </assigndly>
                <assigndly loc="x,135,29,135,31" dtype_id="1">
                  <const loc="x,135,32,135,33" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="x,135,9,135,21" name="exu_store_en" dtype_id="1"/>
                </assigndly>
                <assigndly loc="x,136,29,136,31" dtype_id="8">
                  <const loc="x,136,32,136,42" name="2&apos;h3" dtype_id="8"/>
                  <varref loc="x,136,9,136,28" name="exu_store_size_buff" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="x,55,22,55,23" dtype_id="9">
        <cond loc="x,55,38,55,39" dtype_id="9">
          <varref loc="x,52,45,52,58" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="x,51,45,51,60" name="mid_reg_raddr_1" dtype_id="9"/>
          <const loc="x,55,58,55,60" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="x,42,45,42,56" name="reg_raddr_1" dtype_id="9"/>
      </contassign>
      <contassign loc="x,56,22,56,23" dtype_id="1">
        <cond loc="x,56,38,56,39" dtype_id="1">
          <varref loc="x,52,45,52,58" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="x,52,45,52,58" name="mid_reg_ren_1" dtype_id="1"/>
          <const loc="x,56,58,56,60" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="x,43,45,43,54" name="reg_ren_1" dtype_id="1"/>
      </contassign>
      <contassign loc="x,57,22,57,23" dtype_id="9">
        <cond loc="x,57,38,57,39" dtype_id="9">
          <varref loc="x,54,45,54,58" name="mid_reg_ren_2" dtype_id="1"/>
          <varref loc="x,53,45,53,60" name="mid_reg_raddr_2" dtype_id="9"/>
          <const loc="x,57,58,57,60" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="x,45,45,45,56" name="reg_raddr_2" dtype_id="9"/>
      </contassign>
      <contassign loc="x,58,22,58,23" dtype_id="1">
        <cond loc="x,58,38,58,39" dtype_id="1">
          <varref loc="x,54,45,54,58" name="mid_reg_ren_2" dtype_id="1"/>
          <varref loc="x,54,45,54,58" name="mid_reg_ren_2" dtype_id="1"/>
          <const loc="x,58,58,58,60" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="x,46,45,46,54" name="reg_ren_2" dtype_id="1"/>
      </contassign>
    </module>
    <module loc="y,1,8,1,20" name="exu_upper_en" origName="exu_upper_en">
      <var loc="y,18,29,18,33" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="y,19,29,19,34" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="y,20,29,20,38" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="cycle_cnt"/>
      <var loc="y,22,29,22,41" name="dec_upper_en" dtype_id="1" dir="input" pinIndex="4" vartype="logic" origName="dec_upper_en"/>
      <var loc="y,23,29,23,36" name="dec_lui" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="dec_lui"/>
      <var loc="y,24,29,24,38" name="dec_auipc" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="dec_auipc"/>
      <var loc="y,25,29,25,43" name="dec_imm_type_u" dtype_id="12" dir="input" pinIndex="7" vartype="logic" origName="dec_imm_type_u"/>
      <var loc="y,26,29,26,35" name="dec_rd" dtype_id="9" dir="input" pinIndex="8" vartype="logic" origName="dec_rd"/>
      <var loc="y,28,29,28,31" name="pc" dtype_id="5" dir="input" pinIndex="9" vartype="logic" origName="pc"/>
      <var loc="y,30,29,30,38" name="reg_waddr" dtype_id="9" dir="inout" pinIndex="10" vartype="logic" origName="reg_waddr"/>
      <var loc="y,31,29,31,36" name="reg_wen" dtype_id="1" dir="inout" pinIndex="11" vartype="logic" origName="reg_wen"/>
      <var loc="y,32,29,32,38" name="reg_wdata" dtype_id="5" dir="inout" pinIndex="12" vartype="logic" origName="reg_wdata"/>
      <var loc="y,34,29,34,38" name="exu_stall" dtype_id="1" dir="input" pinIndex="13" vartype="logic" origName="exu_stall"/>
      <var loc="y,36,29,36,42" name="mid_reg_waddr" dtype_id="9" vartype="logic" origName="mid_reg_waddr"/>
      <var loc="y,37,29,37,40" name="mid_reg_wen" dtype_id="1" vartype="logic" origName="mid_reg_wen"/>
      <var loc="y,38,29,38,42" name="mid_reg_wdata" dtype_id="5" vartype="logic" origName="mid_reg_wdata"/>
      <always loc="y,44,1,44,7">
        <sentree loc="y,44,7,44,8">
          <senitem loc="y,44,9,44,16" edgeType="POS">
            <varref loc="y,44,17,44,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="y,44,25,44,32" edgeType="NEG">
            <varref loc="y,44,33,44,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="y,44,40,44,45">
          <if loc="y,45,5,45,7">
            <varref loc="y,45,9,45,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="y,49,14,49,16">
                <varref loc="y,49,17,49,29" name="dec_upper_en" dtype_id="1"/>
                <begin>
                  <begin loc="y,49,31,49,36">
                    <if loc="y,50,9,50,11">
                      <eq loc="y,50,22,50,24" dtype_id="1">
                        <const loc="y,50,25,50,26" name="4&apos;h1" dtype_id="14"/>
                        <varref loc="y,50,12,50,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="y,50,27,50,32">
                          <assigndly loc="y,51,27,51,29" dtype_id="9">
                            <varref loc="y,51,30,51,36" name="dec_rd" dtype_id="9"/>
                            <varref loc="y,51,13,51,26" name="mid_reg_waddr" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="y,52,27,52,29" dtype_id="1">
                            <const loc="y,52,30,52,31" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="y,52,13,52,24" name="mid_reg_wen" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="y,54,31,54,33" dtype_id="5">
                            <cond loc="y,54,49,54,50" dtype_id="5">
                              <varref loc="y,53,16,53,23" name="dec_lui" dtype_id="1"/>
                              <concat loc="y,54,49,54,50" dtype_id="5">
                                <varref loc="y,54,35,54,49" name="dec_imm_type_u" dtype_id="12"/>
                                <const loc="y,54,51,54,56" name="12&apos;h0" dtype_id="10"/>
                              </concat>
                              <cond loc="y,56,58,56,59" dtype_id="5">
                                <varref loc="y,55,21,55,30" name="dec_auipc" dtype_id="1"/>
                                <add loc="y,56,58,56,59" dtype_id="5">
                                  <concat loc="y,56,49,56,50" dtype_id="5">
                                    <varref loc="y,56,35,56,49" name="dec_imm_type_u" dtype_id="12"/>
                                    <const loc="y,56,51,56,56" name="12&apos;h0" dtype_id="10"/>
                                  </concat>
                                  <sub loc="y,56,64,56,65" dtype_id="5">
                                    <varref loc="y,56,61,56,63" name="pc" dtype_id="5"/>
                                    <const loc="y,56,66,56,67" name="32&apos;sh8" dtype_id="3"/>
                                  </sub>
                                </add>
                                <const loc="y,58,34,58,35" name="32&apos;sh0" dtype_id="3"/>
                              </cond>
                            </cond>
                            <varref loc="y,54,17,54,30" name="mid_reg_wdata" dtype_id="5"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="y,59,18,59,23">
                          <assigndly loc="y,60,27,60,29" dtype_id="9">
                            <const loc="y,60,30,60,31" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="y,60,13,60,26" name="mid_reg_waddr" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="y,61,27,61,29" dtype_id="1">
                            <const loc="y,61,30,61,31" name="1&apos;h0" dtype_id="1"/>
                            <varref loc="y,61,13,61,24" name="mid_reg_wen" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="y,62,27,62,29" dtype_id="5">
                            <const loc="y,62,30,62,31" name="32&apos;sh0" dtype_id="3"/>
                            <varref loc="y,62,13,62,26" name="mid_reg_wdata" dtype_id="5"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="y,64,14,64,19">
                    <assigndly loc="y,65,23,65,25" dtype_id="9">
                      <const loc="y,65,26,65,27" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="y,65,9,65,22" name="mid_reg_waddr" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="y,66,23,66,25" dtype_id="1">
                      <const loc="y,66,26,66,27" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="y,66,9,66,20" name="mid_reg_wen" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="y,67,23,67,25" dtype_id="5">
                      <const loc="y,67,26,67,27" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="y,67,9,67,22" name="mid_reg_wdata" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="y,45,16,45,21">
                <assigndly loc="y,46,23,46,25" dtype_id="9">
                  <const loc="y,46,26,46,27" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="y,46,9,46,22" name="mid_reg_waddr" dtype_id="9"/>
                </assigndly>
                <assigndly loc="y,47,23,47,25" dtype_id="1">
                  <const loc="y,47,26,47,27" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="y,47,9,47,20" name="mid_reg_wen" dtype_id="1"/>
                </assigndly>
                <assigndly loc="y,48,23,48,25" dtype_id="5">
                  <const loc="y,48,26,48,27" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="y,48,9,48,22" name="mid_reg_wdata" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="y,40,18,40,19" dtype_id="9">
        <cond loc="y,40,32,40,33" dtype_id="9">
          <varref loc="y,37,29,37,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="y,36,29,36,42" name="mid_reg_waddr" dtype_id="9"/>
          <const loc="y,40,50,40,52" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="y,30,29,30,38" name="reg_waddr" dtype_id="9"/>
      </contassign>
      <contassign loc="y,41,18,41,19" dtype_id="1">
        <cond loc="y,41,32,41,33" dtype_id="1">
          <varref loc="y,37,29,37,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="y,37,29,37,40" name="mid_reg_wen" dtype_id="1"/>
          <const loc="y,41,50,41,52" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="y,31,29,31,36" name="reg_wen" dtype_id="1"/>
      </contassign>
      <contassign loc="y,42,18,42,19" dtype_id="5">
        <cond loc="y,42,32,42,33" dtype_id="5">
          <varref loc="y,37,29,37,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="y,38,29,38,42" name="mid_reg_wdata" dtype_id="5"/>
          <const loc="y,42,50,42,52" name="32&apos;bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz" dtype_id="5"/>
        </cond>
        <varref loc="y,32,29,32,38" name="reg_wdata" dtype_id="5"/>
      </contassign>
    </module>
    <module loc="z,1,8,1,20" name="exu_load_swc" origName="exu_load_swc">
      <var loc="z,27,29,27,33" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="z,28,29,28,34" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="z,30,29,30,38" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="cycle_cnt"/>
      <var loc="z,31,29,31,42" name="ifu_dec_stall" dtype_id="1" dir="output" pinIndex="4" vartype="logic" origName="ifu_dec_stall"/>
      <var loc="z,33,29,33,40" name="dec_load_en" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="dec_load_en"/>
      <var loc="z,34,29,34,35" name="dec_lb" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="dec_lb"/>
      <var loc="z,35,29,35,35" name="dec_lh" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="dec_lh"/>
      <var loc="z,36,29,36,35" name="dec_lw" dtype_id="1" dir="input" pinIndex="8" vartype="logic" origName="dec_lw"/>
      <var loc="z,37,29,37,36" name="dec_lbu" dtype_id="1" dir="input" pinIndex="9" vartype="logic" origName="dec_lbu"/>
      <var loc="z,38,29,38,36" name="dec_lhu" dtype_id="1" dir="input" pinIndex="10" vartype="logic" origName="dec_lhu"/>
      <var loc="z,39,29,39,43" name="dec_imm_type_i" dtype_id="10" dir="input" pinIndex="11" vartype="logic" origName="dec_imm_type_i"/>
      <var loc="z,40,29,40,35" name="dec_rd" dtype_id="9" dir="input" pinIndex="12" vartype="logic" origName="dec_rd"/>
      <var loc="z,41,29,41,36" name="dec_rs1" dtype_id="9" dir="input" pinIndex="13" vartype="logic" origName="dec_rs1"/>
      <var loc="z,43,29,43,40" name="exu_load_rd" dtype_id="9" dir="output" pinIndex="14" vartype="logic" origName="exu_load_rd"/>
      <var loc="z,44,29,44,47" name="exu_load_base_addr" dtype_id="5" dir="output" pinIndex="15" vartype="logic" origName="exu_load_base_addr"/>
      <var loc="z,45,29,45,44" name="exu_load_offset" dtype_id="5" dir="output" pinIndex="16" vartype="logic" origName="exu_load_offset"/>
      <var loc="z,46,29,46,42" name="exu_load_sext" dtype_id="1" dir="output" pinIndex="17" vartype="logic" origName="exu_load_sext"/>
      <var loc="z,47,29,47,42" name="exu_load_size" dtype_id="8" dir="output" pinIndex="18" vartype="logic" origName="exu_load_size"/>
      <var loc="z,48,29,48,40" name="exu_load_en" dtype_id="1" dir="output" pinIndex="19" vartype="logic" origName="exu_load_en"/>
      <var loc="z,50,29,50,40" name="reg_raddr_1" dtype_id="9" dir="inout" pinIndex="20" vartype="logic" origName="reg_raddr_1"/>
      <var loc="z,51,29,51,38" name="reg_ren_1" dtype_id="1" dir="inout" pinIndex="21" vartype="logic" origName="reg_ren_1"/>
      <var loc="z,52,29,52,40" name="reg_rdata_1" dtype_id="5" dir="input" pinIndex="22" vartype="logic" origName="reg_rdata_1"/>
      <var loc="z,54,29,54,44" name="mid_reg_raddr_1" dtype_id="9" vartype="logic" origName="mid_reg_raddr_1"/>
      <var loc="z,55,29,55,42" name="mid_reg_ren_1" dtype_id="1" vartype="logic" origName="mid_reg_ren_1"/>
      <always loc="z,61,1,61,7">
        <sentree loc="z,61,7,61,8">
          <senitem loc="z,61,9,61,16" edgeType="POS">
            <varref loc="z,61,17,61,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="z,61,25,61,32" edgeType="NEG">
            <varref loc="z,61,33,61,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="z,61,40,61,45">
          <if loc="z,62,5,62,7">
            <varref loc="z,62,9,62,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="z,65,14,65,16">
                <varref loc="z,65,17,65,28" name="dec_load_en" dtype_id="1"/>
                <begin>
                  <begin loc="z,65,29,65,34">
                    <if loc="z,66,9,66,11">
                      <eq loc="z,66,22,66,24" dtype_id="1">
                        <const loc="z,66,25,66,26" name="4&apos;h1" dtype_id="14"/>
                        <varref loc="z,66,12,66,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="z,66,28,66,33">
                          <assigndly loc="z,67,29,67,31" dtype_id="9">
                            <varref loc="z,67,32,67,39" name="dec_rs1" dtype_id="9"/>
                            <varref loc="z,67,13,67,28" name="mid_reg_raddr_1" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="z,68,29,68,31" dtype_id="1">
                            <const loc="z,68,32,68,33" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="z,68,13,68,26" name="mid_reg_ren_1" dtype_id="1"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="z,69,18,69,23">
                          <assigndly loc="z,70,29,70,31" dtype_id="9">
                            <const loc="z,70,32,70,33" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="z,70,13,70,28" name="mid_reg_raddr_1" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="z,71,29,71,31" dtype_id="1">
                            <const loc="z,71,32,71,33" name="1&apos;h0" dtype_id="1"/>
                            <varref loc="z,71,13,71,26" name="mid_reg_ren_1" dtype_id="1"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="z,73,14,73,19">
                    <assigndly loc="z,74,25,74,27" dtype_id="9">
                      <const loc="z,74,28,74,29" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="z,74,9,74,24" name="mid_reg_raddr_1" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="z,75,25,75,27" dtype_id="1">
                      <const loc="z,75,28,75,29" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="z,75,9,75,22" name="mid_reg_ren_1" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="z,62,16,62,21">
                <assigndly loc="z,63,25,63,27" dtype_id="9">
                  <const loc="z,63,28,63,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="z,63,9,63,24" name="mid_reg_raddr_1" dtype_id="9"/>
                </assigndly>
                <assigndly loc="z,64,25,64,27" dtype_id="1">
                  <const loc="z,64,28,64,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="z,64,9,64,22" name="mid_reg_ren_1" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="z,80,22,80,38" name="exu_load_rd_buff" dtype_id="9" vartype="logic" origName="exu_load_rd_buff"/>
      <var loc="z,81,22,81,45" name="exu_load_base_addr_buff" dtype_id="5" vartype="logic" origName="exu_load_base_addr_buff"/>
      <var loc="z,82,22,82,42" name="exu_load_offset_buff" dtype_id="5" vartype="logic" origName="exu_load_offset_buff"/>
      <var loc="z,83,22,83,40" name="exu_load_sext_buff" dtype_id="1" vartype="logic" origName="exu_load_sext_buff"/>
      <var loc="z,84,22,84,40" name="exu_load_size_buff" dtype_id="8" vartype="logic" origName="exu_load_size_buff"/>
      <var loc="z,85,22,85,38" name="exu_load_en_buff" dtype_id="1" vartype="logic" origName="exu_load_en_buff"/>
      <var loc="z,86,12,86,21" name="LOAD_IDLE" dtype_id="3" vartype="logic" origName="LOAD_IDLE" localparam="true">
        <const loc="z,86,24,86,25" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="z,86,27,86,36" name="LOAD_BTYE" dtype_id="3" vartype="logic" origName="LOAD_BTYE" localparam="true">
        <const loc="z,86,39,86,40" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="z,86,42,86,55" name="LOAD_HALFWORD" dtype_id="3" vartype="logic" origName="LOAD_HALFWORD" localparam="true">
        <const loc="z,86,58,86,59" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="z,86,61,86,70" name="LOAD_WORD" dtype_id="3" vartype="logic" origName="LOAD_WORD" localparam="true">
        <const loc="z,86,73,86,74" name="32&apos;sh3" dtype_id="3"/>
      </var>
      <always loc="z,88,1,88,7">
        <sentree loc="z,88,7,88,8">
          <senitem loc="z,88,9,88,16" edgeType="POS">
            <varref loc="z,88,17,88,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="z,88,25,88,32" edgeType="NEG">
            <varref loc="z,88,33,88,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="z,88,40,88,45">
          <if loc="z,89,5,89,7">
            <varref loc="z,89,9,89,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="z,96,14,96,16">
                <varref loc="z,96,17,96,28" name="dec_load_en" dtype_id="1"/>
                <begin>
                  <begin loc="z,96,29,96,34">
                    <if loc="z,97,9,97,11">
                      <eq loc="z,97,22,97,24" dtype_id="1">
                        <const loc="z,97,25,97,26" name="4&apos;h3" dtype_id="14"/>
                        <varref loc="z,97,12,97,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="z,97,27,97,32">
                          <assigndly loc="z,98,37,98,39" dtype_id="9">
                            <varref loc="z,98,42,98,48" name="dec_rd" dtype_id="9"/>
                            <varref loc="z,98,13,98,29" name="exu_load_rd_buff" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="z,99,37,99,39" dtype_id="5">
                            <varref loc="z,99,42,99,53" name="reg_rdata_1" dtype_id="5"/>
                            <varref loc="z,99,13,99,36" name="exu_load_base_addr_buff" dtype_id="5"/>
                          </assigndly>
                          <assigndly loc="z,100,37,100,39" dtype_id="5">
                            <concat loc="z,100,67,100,68" dtype_id="5">
                              <replicate loc="z,100,46,100,47" dtype_id="12">
                                <sel loc="z,100,61,100,62" dtype_id="1">
                                  <varref loc="z,100,47,100,61" name="dec_imm_type_i" dtype_id="10"/>
                                  <const loc="z,100,62,100,64" name="4&apos;hb" dtype_id="27"/>
                                  <const loc="z,100,61,100,62" name="32&apos;h1" dtype_id="5"/>
                                </sel>
                                <const loc="z,100,44,100,46" name="32&apos;sh14" dtype_id="3"/>
                              </replicate>
                              <varref loc="z,100,69,100,83" name="dec_imm_type_i" dtype_id="10"/>
                            </concat>
                            <varref loc="z,100,13,100,33" name="exu_load_offset_buff" dtype_id="5"/>
                          </assigndly>
                          <assigndly loc="z,101,37,101,39" dtype_id="1">
                            <or loc="z,101,58,101,59" dtype_id="1">
                              <or loc="z,101,49,101,50" dtype_id="1">
                                <varref loc="z,101,42,101,48" name="dec_lb" dtype_id="1"/>
                                <varref loc="z,101,51,101,57" name="dec_lh" dtype_id="1"/>
                              </or>
                              <varref loc="z,101,60,101,66" name="dec_lw" dtype_id="1"/>
                            </or>
                            <varref loc="z,101,13,101,31" name="exu_load_sext_buff" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="z,102,37,102,39" dtype_id="8">
                            <sel loc="z,102,61,102,62" dtype_id="8">
                              <cond loc="z,102,61,102,62" dtype_id="3">
                                <or loc="z,102,50,102,51" dtype_id="1">
                                  <varref loc="z,102,43,102,49" name="dec_lb" dtype_id="1"/>
                                  <varref loc="z,102,52,102,59" name="dec_lbu" dtype_id="1"/>
                                </or>
                                <const loc="z,102,63,102,72" name="32&apos;sh1" dtype_id="3"/>
                                <cond loc="z,103,61,103,62" dtype_id="3">
                                  <or loc="z,103,50,103,51" dtype_id="1">
                                    <varref loc="z,103,43,103,49" name="dec_lh" dtype_id="1"/>
                                    <varref loc="z,103,52,103,59" name="dec_lhu" dtype_id="1"/>
                                  </or>
                                  <const loc="z,103,63,103,76" name="32&apos;sh2" dtype_id="3"/>
                                  <cond loc="z,104,61,104,62" dtype_id="3">
                                    <varref loc="z,104,43,104,49" name="dec_lw" dtype_id="1"/>
                                    <const loc="z,104,63,104,72" name="32&apos;sh3" dtype_id="3"/>
                                    <const loc="z,105,42,105,51" name="32&apos;sh0" dtype_id="3"/>
                                  </cond>
                                </cond>
                              </cond>
                              <const loc="z,102,61,102,62" name="32&apos;h0" dtype_id="5"/>
                              <const loc="z,102,61,102,62" name="32&apos;h2" dtype_id="5"/>
                            </sel>
                            <varref loc="z,102,13,102,31" name="exu_load_size_buff" dtype_id="8"/>
                          </assigndly>
                          <assigndly loc="z,106,37,106,39" dtype_id="1">
                            <const loc="z,106,42,106,43" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="z,106,13,106,29" name="exu_load_en_buff" dtype_id="1"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="z,107,18,107,20">
                          <eq loc="z,107,31,107,33" dtype_id="1">
                            <const loc="z,107,34,107,35" name="4&apos;h4" dtype_id="14"/>
                            <varref loc="z,107,21,107,30" name="cycle_cnt" dtype_id="14"/>
                          </eq>
                          <begin>
                            <begin loc="z,107,36,107,41">
                              <assigndly loc="z,108,37,108,39" dtype_id="9">
                                <varref loc="z,108,40,108,56" name="exu_load_rd_buff" dtype_id="9"/>
                                <varref loc="z,108,13,108,29" name="exu_load_rd_buff" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="z,109,37,109,39" dtype_id="5">
                                <varref loc="z,109,40,109,63" name="exu_load_base_addr_buff" dtype_id="5"/>
                                <varref loc="z,109,13,109,36" name="exu_load_base_addr_buff" dtype_id="5"/>
                              </assigndly>
                              <assigndly loc="z,110,37,110,39" dtype_id="5">
                                <varref loc="z,110,40,110,60" name="exu_load_offset_buff" dtype_id="5"/>
                                <varref loc="z,110,13,110,33" name="exu_load_offset_buff" dtype_id="5"/>
                              </assigndly>
                              <assigndly loc="z,111,37,111,39" dtype_id="1">
                                <varref loc="z,111,40,111,58" name="exu_load_sext_buff" dtype_id="1"/>
                                <varref loc="z,111,13,111,31" name="exu_load_sext_buff" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="z,112,37,112,39" dtype_id="8">
                                <varref loc="z,112,40,112,58" name="exu_load_size_buff" dtype_id="8"/>
                                <varref loc="z,112,13,112,31" name="exu_load_size_buff" dtype_id="8"/>
                              </assigndly>
                              <assigndly loc="z,113,37,113,39" dtype_id="1">
                                <varref loc="z,113,40,113,56" name="exu_load_en_buff" dtype_id="1"/>
                                <varref loc="z,113,13,113,29" name="exu_load_en_buff" dtype_id="1"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="z,114,18,114,23">
                              <assigndly loc="z,115,37,115,39" dtype_id="9">
                                <const loc="z,115,40,115,41" name="5&apos;h0" dtype_id="9"/>
                                <varref loc="z,115,13,115,29" name="exu_load_rd_buff" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="z,116,37,116,39" dtype_id="5">
                                <const loc="z,116,40,116,41" name="32&apos;sh0" dtype_id="3"/>
                                <varref loc="z,116,13,116,36" name="exu_load_base_addr_buff" dtype_id="5"/>
                              </assigndly>
                              <assigndly loc="z,117,37,117,39" dtype_id="5">
                                <const loc="z,117,40,117,41" name="32&apos;sh0" dtype_id="3"/>
                                <varref loc="z,117,13,117,33" name="exu_load_offset_buff" dtype_id="5"/>
                              </assigndly>
                              <assigndly loc="z,118,37,118,39" dtype_id="1">
                                <const loc="z,118,40,118,41" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="z,118,13,118,31" name="exu_load_sext_buff" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="z,119,37,119,39" dtype_id="8">
                                <const loc="z,119,40,119,49" name="2&apos;h0" dtype_id="8"/>
                                <varref loc="z,119,13,119,31" name="exu_load_size_buff" dtype_id="8"/>
                              </assigndly>
                              <assigndly loc="z,120,37,120,39" dtype_id="1">
                                <const loc="z,120,40,120,41" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="z,120,13,120,29" name="exu_load_en_buff" dtype_id="1"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="z,122,14,122,19">
                    <assigndly loc="z,123,33,123,35" dtype_id="9">
                      <const loc="z,123,36,123,37" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="z,123,9,123,25" name="exu_load_rd_buff" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="z,124,33,124,35" dtype_id="5">
                      <const loc="z,124,36,124,37" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="z,124,9,124,32" name="exu_load_base_addr_buff" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="z,125,33,125,35" dtype_id="5">
                      <const loc="z,125,36,125,37" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="z,125,9,125,29" name="exu_load_offset_buff" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="z,126,33,126,35" dtype_id="1">
                      <const loc="z,126,36,126,37" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="z,126,9,126,27" name="exu_load_sext_buff" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="z,127,33,127,35" dtype_id="8">
                      <const loc="z,127,36,127,45" name="2&apos;h0" dtype_id="8"/>
                      <varref loc="z,127,9,127,27" name="exu_load_size_buff" dtype_id="8"/>
                    </assigndly>
                    <assigndly loc="z,128,33,128,35" dtype_id="1">
                      <const loc="z,128,36,128,37" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="z,128,9,128,25" name="exu_load_en_buff" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="z,89,16,89,21">
                <assigndly loc="z,90,33,90,35" dtype_id="9">
                  <const loc="z,90,36,90,37" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="z,90,9,90,25" name="exu_load_rd_buff" dtype_id="9"/>
                </assigndly>
                <assigndly loc="z,91,33,91,35" dtype_id="5">
                  <const loc="z,91,36,91,37" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="z,91,9,91,32" name="exu_load_base_addr_buff" dtype_id="5"/>
                </assigndly>
                <assigndly loc="z,92,33,92,35" dtype_id="5">
                  <const loc="z,92,36,92,37" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="z,92,9,92,29" name="exu_load_offset_buff" dtype_id="5"/>
                </assigndly>
                <assigndly loc="z,93,33,93,35" dtype_id="1">
                  <const loc="z,93,36,93,37" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="z,93,9,93,27" name="exu_load_sext_buff" dtype_id="1"/>
                </assigndly>
                <assigndly loc="z,94,33,94,35" dtype_id="8">
                  <const loc="z,94,36,94,45" name="2&apos;h0" dtype_id="8"/>
                  <varref loc="z,94,9,94,27" name="exu_load_size_buff" dtype_id="8"/>
                </assigndly>
                <assigndly loc="z,95,33,95,35" dtype_id="1">
                  <const loc="z,95,36,95,37" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="z,95,9,95,25" name="exu_load_en_buff" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="z,132,1,132,7">
        <sentree loc="z,132,7,132,8">
          <senitem loc="z,132,9,132,16" edgeType="POS">
            <varref loc="z,132,17,132,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="z,132,25,132,32" edgeType="NEG">
            <varref loc="z,132,33,132,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="z,132,40,132,45">
          <if loc="z,133,5,133,7">
            <varref loc="z,133,9,133,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="z,140,14,140,16">
                <eq loc="z,140,27,140,29" dtype_id="1">
                  <const loc="z,140,30,140,31" name="4&apos;h4" dtype_id="14"/>
                  <varref loc="z,140,17,140,26" name="cycle_cnt" dtype_id="14"/>
                </eq>
                <begin>
                  <begin loc="z,140,32,140,37">
                    <assigndly loc="z,141,28,141,30" dtype_id="9">
                      <varref loc="z,141,31,141,47" name="exu_load_rd_buff" dtype_id="9"/>
                      <varref loc="z,141,9,141,20" name="exu_load_rd" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="z,142,28,142,30" dtype_id="5">
                      <varref loc="z,142,31,142,54" name="exu_load_base_addr_buff" dtype_id="5"/>
                      <varref loc="z,142,9,142,27" name="exu_load_base_addr" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="z,143,28,143,30" dtype_id="5">
                      <varref loc="z,143,31,143,51" name="exu_load_offset_buff" dtype_id="5"/>
                      <varref loc="z,143,9,143,24" name="exu_load_offset" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="z,144,28,144,30" dtype_id="1">
                      <varref loc="z,144,31,144,49" name="exu_load_sext_buff" dtype_id="1"/>
                      <varref loc="z,144,9,144,22" name="exu_load_sext" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="z,145,28,145,30" dtype_id="8">
                      <varref loc="z,145,31,145,49" name="exu_load_size_buff" dtype_id="8"/>
                      <varref loc="z,145,9,145,22" name="exu_load_size" dtype_id="8"/>
                    </assigndly>
                    <assigndly loc="z,146,28,146,30" dtype_id="1">
                      <varref loc="z,146,31,146,47" name="exu_load_en_buff" dtype_id="1"/>
                      <varref loc="z,146,9,146,20" name="exu_load_en" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <begin loc="z,147,14,147,19">
                    <assigndly loc="z,148,28,148,30" dtype_id="9">
                      <varref loc="z,148,31,148,42" name="exu_load_rd" dtype_id="9"/>
                      <varref loc="z,148,9,148,20" name="exu_load_rd" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="z,149,28,149,30" dtype_id="5">
                      <varref loc="z,149,31,149,49" name="exu_load_base_addr" dtype_id="5"/>
                      <varref loc="z,149,9,149,27" name="exu_load_base_addr" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="z,150,28,150,30" dtype_id="5">
                      <varref loc="z,150,31,150,46" name="exu_load_offset" dtype_id="5"/>
                      <varref loc="z,150,9,150,24" name="exu_load_offset" dtype_id="5"/>
                    </assigndly>
                    <assigndly loc="z,151,28,151,30" dtype_id="1">
                      <varref loc="z,151,31,151,44" name="exu_load_sext" dtype_id="1"/>
                      <varref loc="z,151,9,151,22" name="exu_load_sext" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="z,152,28,152,30" dtype_id="8">
                      <varref loc="z,152,31,152,44" name="exu_load_size" dtype_id="8"/>
                      <varref loc="z,152,9,152,22" name="exu_load_size" dtype_id="8"/>
                    </assigndly>
                    <assigndly loc="z,153,28,153,30" dtype_id="1">
                      <varref loc="z,153,31,153,42" name="exu_load_en" dtype_id="1"/>
                      <varref loc="z,153,9,153,20" name="exu_load_en" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="z,133,16,133,21">
                <assigndly loc="z,134,28,134,30" dtype_id="9">
                  <const loc="z,134,31,134,32" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="z,134,9,134,20" name="exu_load_rd" dtype_id="9"/>
                </assigndly>
                <assigndly loc="z,135,28,135,30" dtype_id="5">
                  <const loc="z,135,31,135,32" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="z,135,9,135,27" name="exu_load_base_addr" dtype_id="5"/>
                </assigndly>
                <assigndly loc="z,136,28,136,30" dtype_id="5">
                  <const loc="z,136,31,136,32" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="z,136,9,136,24" name="exu_load_offset" dtype_id="5"/>
                </assigndly>
                <assigndly loc="z,137,28,137,30" dtype_id="1">
                  <const loc="z,137,31,137,32" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="z,137,9,137,22" name="exu_load_sext" dtype_id="1"/>
                </assigndly>
                <assigndly loc="z,138,28,138,30" dtype_id="8">
                  <const loc="z,138,31,138,40" name="2&apos;h0" dtype_id="8"/>
                  <varref loc="z,138,9,138,22" name="exu_load_size" dtype_id="8"/>
                </assigndly>
                <assigndly loc="z,139,28,139,30" dtype_id="1">
                  <const loc="z,139,31,139,32" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="z,139,9,139,20" name="exu_load_en" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="z,157,22,157,23" dtype_id="1">
        <varref loc="z,48,29,48,40" name="exu_load_en" dtype_id="1"/>
        <varref loc="z,31,29,31,42" name="ifu_dec_stall" dtype_id="1"/>
      </contassign>
      <contassign loc="z,57,20,57,21" dtype_id="9">
        <cond loc="z,57,36,57,37" dtype_id="9">
          <varref loc="z,55,29,55,42" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="z,54,29,54,44" name="mid_reg_raddr_1" dtype_id="9"/>
          <const loc="z,57,57,57,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="z,50,29,50,40" name="reg_raddr_1" dtype_id="9"/>
      </contassign>
      <contassign loc="z,58,20,58,21" dtype_id="1">
        <cond loc="z,58,36,58,37" dtype_id="1">
          <varref loc="z,55,29,55,42" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="z,55,29,55,42" name="mid_reg_ren_1" dtype_id="1"/>
          <const loc="z,58,57,58,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="z,51,29,51,38" name="reg_ren_1" dtype_id="1"/>
      </contassign>
    </module>
    <module loc="ba,1,8,1,20" name="exu_jump_swc" origName="exu_jump_swc">
      <var loc="ba,23,29,23,33" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="ba,24,29,24,34" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="ba,25,29,25,38" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="cycle_cnt"/>
      <var loc="ba,27,29,27,40" name="dec_jump_en" dtype_id="1" dir="input" pinIndex="4" vartype="logic" origName="dec_jump_en"/>
      <var loc="ba,28,29,28,36" name="dec_jal" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="dec_jal"/>
      <var loc="ba,29,29,29,37" name="dec_jalr" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="dec_jalr"/>
      <var loc="ba,30,29,30,43" name="dec_imm_type_i" dtype_id="10" dir="input" pinIndex="7" vartype="logic" origName="dec_imm_type_i"/>
      <var loc="ba,31,29,31,43" name="dec_imm_type_j" dtype_id="13" dir="input" pinIndex="8" vartype="logic" origName="dec_imm_type_j"/>
      <var loc="ba,32,29,32,35" name="dec_rd" dtype_id="9" dir="input" pinIndex="9" vartype="logic" origName="dec_rd"/>
      <var loc="ba,33,29,33,36" name="dec_rs1" dtype_id="9" dir="input" pinIndex="10" vartype="logic" origName="dec_rs1"/>
      <var loc="ba,35,29,35,31" name="pc" dtype_id="5" dir="input" pinIndex="11" vartype="logic" origName="pc"/>
      <var loc="ba,36,29,36,37" name="pc_write" dtype_id="1" dir="inout" pinIndex="12" vartype="logic" origName="pc_write"/>
      <var loc="ba,37,29,37,37" name="pc_wdata" dtype_id="5" dir="inout" pinIndex="13" vartype="logic" origName="pc_wdata"/>
      <var loc="ba,39,29,39,34" name="flush" dtype_id="8" dir="inout" pinIndex="14" vartype="logic" origName="flush"/>
      <var loc="ba,41,29,41,38" name="reg_waddr" dtype_id="9" dir="inout" pinIndex="15" vartype="logic" origName="reg_waddr"/>
      <var loc="ba,42,29,42,36" name="reg_wen" dtype_id="1" dir="inout" pinIndex="16" vartype="logic" origName="reg_wen"/>
      <var loc="ba,43,29,43,38" name="reg_wdata" dtype_id="5" dir="inout" pinIndex="17" vartype="logic" origName="reg_wdata"/>
      <var loc="ba,44,29,44,40" name="reg_raddr_1" dtype_id="9" dir="inout" pinIndex="18" vartype="logic" origName="reg_raddr_1"/>
      <var loc="ba,45,29,45,38" name="reg_ren_1" dtype_id="1" dir="inout" pinIndex="19" vartype="logic" origName="reg_ren_1"/>
      <var loc="ba,46,29,46,40" name="reg_rdata_1" dtype_id="5" dir="input" pinIndex="20" vartype="logic" origName="reg_rdata_1"/>
      <var loc="ba,48,29,48,42" name="mid_reg_waddr" dtype_id="9" vartype="logic" origName="mid_reg_waddr"/>
      <var loc="ba,49,29,49,40" name="mid_reg_wen" dtype_id="1" vartype="logic" origName="mid_reg_wen"/>
      <var loc="ba,50,29,50,42" name="mid_reg_wdata" dtype_id="5" vartype="logic" origName="mid_reg_wdata"/>
      <var loc="ba,51,29,51,44" name="mid_reg_raddr_1" dtype_id="9" vartype="logic" origName="mid_reg_raddr_1"/>
      <var loc="ba,52,29,52,42" name="mid_reg_ren_1" dtype_id="1" vartype="logic" origName="mid_reg_ren_1"/>
      <var loc="ba,53,29,53,41" name="mid_pc_write" dtype_id="1" vartype="logic" origName="mid_pc_write"/>
      <var loc="ba,54,29,54,41" name="mid_pc_wdata" dtype_id="5" vartype="logic" origName="mid_pc_wdata"/>
      <var loc="ba,68,13,68,20" name="pc_real" dtype_id="5" vartype="logic" origName="pc_real"/>
      <var loc="ba,69,13,69,20" name="pc_next" dtype_id="5" vartype="logic" origName="pc_next"/>
      <always loc="ba,71,1,71,7">
        <sentree loc="ba,71,7,71,8">
          <senitem loc="ba,71,9,71,16" edgeType="POS">
            <varref loc="ba,71,17,71,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="ba,71,25,71,32" edgeType="NEG">
            <varref loc="ba,71,33,71,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="ba,71,40,71,45">
          <if loc="ba,72,5,72,7">
            <varref loc="ba,72,9,72,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="ba,79,14,79,16">
                <varref loc="ba,79,17,79,28" name="dec_jump_en" dtype_id="1"/>
                <begin>
                  <begin loc="ba,79,30,79,35">
                    <if loc="ba,80,9,80,11">
                      <eq loc="ba,80,22,80,24" dtype_id="1">
                        <const loc="ba,80,25,80,26" name="4&apos;h1" dtype_id="14"/>
                        <varref loc="ba,80,12,80,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="ba,80,27,80,32">
                          <if loc="ba,81,13,81,15">
                            <varref loc="ba,81,16,81,24" name="dec_jalr" dtype_id="1"/>
                            <begin>
                              <begin loc="ba,81,26,81,31">
                                <assigndly loc="ba,82,33,82,35" dtype_id="9">
                                  <varref loc="ba,82,36,82,43" name="dec_rs1" dtype_id="9"/>
                                  <varref loc="ba,82,17,82,32" name="mid_reg_raddr_1" dtype_id="9"/>
                                </assigndly>
                                <assigndly loc="ba,83,33,83,35" dtype_id="1">
                                  <const loc="ba,83,36,83,37" name="1&apos;h1" dtype_id="1"/>
                                  <varref loc="ba,83,17,83,30" name="mid_reg_ren_1" dtype_id="1"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="ba,84,22,84,27">
                                <assigndly loc="ba,85,33,85,35" dtype_id="9">
                                  <const loc="ba,85,36,85,37" name="5&apos;h0" dtype_id="9"/>
                                  <varref loc="ba,85,17,85,32" name="mid_reg_raddr_1" dtype_id="9"/>
                                </assigndly>
                                <assigndly loc="ba,86,33,86,35" dtype_id="1">
                                  <const loc="ba,86,36,86,37" name="1&apos;h0" dtype_id="1"/>
                                  <varref loc="ba,86,17,86,30" name="mid_reg_ren_1" dtype_id="1"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                          <assigndly loc="ba,89,29,89,31" dtype_id="9">
                            <const loc="ba,89,32,89,33" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="ba,89,13,89,26" name="mid_reg_waddr" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="ba,90,29,90,31" dtype_id="1">
                            <const loc="ba,90,32,90,33" name="1&apos;h0" dtype_id="1"/>
                            <varref loc="ba,90,13,90,24" name="mid_reg_wen" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="ba,91,29,91,31" dtype_id="5">
                            <const loc="ba,91,32,91,33" name="32&apos;sh0" dtype_id="3"/>
                            <varref loc="ba,91,13,91,26" name="mid_reg_wdata" dtype_id="5"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="ba,92,18,92,20">
                          <eq loc="ba,92,31,92,33" dtype_id="1">
                            <const loc="ba,92,34,92,35" name="4&apos;h2" dtype_id="14"/>
                            <varref loc="ba,92,21,92,30" name="cycle_cnt" dtype_id="14"/>
                          </eq>
                          <begin>
                            <begin loc="ba,92,36,92,41">
                              <assigndly loc="ba,93,29,93,31" dtype_id="9">
                                <const loc="ba,93,32,93,33" name="5&apos;h0" dtype_id="9"/>
                                <varref loc="ba,93,13,93,28" name="mid_reg_raddr_1" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="ba,94,29,94,31" dtype_id="1">
                                <const loc="ba,94,32,94,33" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="ba,94,13,94,26" name="mid_reg_ren_1" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="ba,96,27,96,29" dtype_id="9">
                                <varref loc="ba,96,30,96,36" name="dec_rd" dtype_id="9"/>
                                <varref loc="ba,96,13,96,26" name="mid_reg_waddr" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="ba,97,27,97,29" dtype_id="1">
                                <const loc="ba,97,30,97,31" name="1&apos;h1" dtype_id="1"/>
                                <varref loc="ba,97,13,97,24" name="mid_reg_wen" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="ba,98,27,98,29" dtype_id="5">
                                <add loc="ba,98,38,98,39" dtype_id="5">
                                  <const loc="ba,98,40,98,41" name="32&apos;sh4" dtype_id="3"/>
                                  <varref loc="ba,98,30,98,37" name="pc_real" dtype_id="5"/>
                                </add>
                                <varref loc="ba,98,13,98,26" name="mid_reg_wdata" dtype_id="5"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="ba,99,18,99,23">
                              <assigndly loc="ba,100,29,100,31" dtype_id="9">
                                <const loc="ba,100,32,100,33" name="5&apos;h0" dtype_id="9"/>
                                <varref loc="ba,100,13,100,28" name="mid_reg_raddr_1" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="ba,101,29,101,31" dtype_id="1">
                                <const loc="ba,101,32,101,33" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="ba,101,13,101,26" name="mid_reg_ren_1" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="ba,103,27,103,29" dtype_id="9">
                                <const loc="ba,103,30,103,31" name="5&apos;h0" dtype_id="9"/>
                                <varref loc="ba,103,13,103,26" name="mid_reg_waddr" dtype_id="9"/>
                              </assigndly>
                              <assigndly loc="ba,104,27,104,29" dtype_id="1">
                                <const loc="ba,104,30,104,31" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="ba,104,13,104,24" name="mid_reg_wen" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="ba,105,27,105,29" dtype_id="5">
                                <const loc="ba,105,30,105,31" name="32&apos;sh0" dtype_id="3"/>
                                <varref loc="ba,105,13,105,26" name="mid_reg_wdata" dtype_id="5"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="ba,107,14,107,19">
                    <assigndly loc="ba,108,25,108,27" dtype_id="9">
                      <const loc="ba,108,28,108,29" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="ba,108,9,108,24" name="mid_reg_raddr_1" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="ba,109,25,109,27" dtype_id="1">
                      <const loc="ba,109,28,109,29" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="ba,109,9,109,22" name="mid_reg_ren_1" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="ba,111,23,111,25" dtype_id="9">
                      <const loc="ba,111,26,111,27" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="ba,111,9,111,22" name="mid_reg_waddr" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="ba,112,23,112,25" dtype_id="1">
                      <const loc="ba,112,26,112,27" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="ba,112,9,112,20" name="mid_reg_wen" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="ba,113,23,113,25" dtype_id="5">
                      <const loc="ba,113,26,113,27" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="ba,113,9,113,22" name="mid_reg_wdata" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="ba,72,16,72,21">
                <assigndly loc="ba,73,25,73,27" dtype_id="9">
                  <const loc="ba,73,28,73,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="ba,73,9,73,24" name="mid_reg_raddr_1" dtype_id="9"/>
                </assigndly>
                <assigndly loc="ba,74,25,74,27" dtype_id="1">
                  <const loc="ba,74,28,74,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="ba,74,9,74,22" name="mid_reg_ren_1" dtype_id="1"/>
                </assigndly>
                <assigndly loc="ba,76,25,76,27" dtype_id="9">
                  <const loc="ba,76,28,76,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="ba,76,9,76,22" name="mid_reg_waddr" dtype_id="9"/>
                </assigndly>
                <assigndly loc="ba,77,25,77,27" dtype_id="1">
                  <const loc="ba,77,28,77,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="ba,77,9,77,20" name="mid_reg_wen" dtype_id="1"/>
                </assigndly>
                <assigndly loc="ba,78,25,78,27" dtype_id="5">
                  <const loc="ba,78,28,78,29" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="ba,78,9,78,22" name="mid_reg_wdata" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="ba,117,1,117,7">
        <sentree loc="ba,117,7,117,8">
          <senitem loc="ba,117,9,117,16" edgeType="POS">
            <varref loc="ba,117,17,117,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="ba,117,25,117,32" edgeType="NEG">
            <varref loc="ba,117,33,117,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="ba,117,40,117,45">
          <if loc="ba,118,5,118,7">
            <varref loc="ba,118,9,118,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="ba,121,14,121,16">
                <varref loc="ba,121,17,121,28" name="dec_jump_en" dtype_id="1"/>
                <begin>
                  <begin loc="ba,121,30,121,35">
                    <if loc="ba,122,9,122,11">
                      <eq loc="ba,122,22,122,24" dtype_id="1">
                        <const loc="ba,122,25,122,26" name="4&apos;h3" dtype_id="14"/>
                        <varref loc="ba,122,12,122,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="ba,122,28,122,33">
                          <if loc="ba,123,13,123,15">
                            <and loc="ba,123,39,123,41" dtype_id="1">
                              <neq loc="ba,123,24,123,26" dtype_id="1">
                                <varref loc="ba,123,16,123,23" name="pc_next" dtype_id="5"/>
                                <add loc="ba,123,35,123,36" dtype_id="5">
                                  <const loc="ba,123,37,123,38" name="32&apos;sh4" dtype_id="3"/>
                                  <varref loc="ba,123,27,123,34" name="pc_real" dtype_id="5"/>
                                </add>
                              </neq>
                              <neq loc="ba,123,50,123,52" dtype_id="1">
                                <varref loc="ba,123,42,123,49" name="pc_next" dtype_id="5"/>
                                <add loc="ba,123,61,123,62" dtype_id="5">
                                  <const loc="ba,123,63,123,64" name="32&apos;sh8" dtype_id="3"/>
                                  <varref loc="ba,123,53,123,60" name="pc_real" dtype_id="5"/>
                                </add>
                              </neq>
                            </and>
                            <begin>
                              <begin loc="ba,123,66,123,71">
                                <assigndly loc="ba,124,30,124,32" dtype_id="1">
                                  <const loc="ba,124,33,124,34" name="1&apos;h1" dtype_id="1"/>
                                  <varref loc="ba,124,17,124,29" name="mid_pc_write" dtype_id="1"/>
                                </assigndly>
                                <assigndly loc="ba,125,30,125,32" dtype_id="5">
                                  <varref loc="ba,125,33,125,40" name="pc_next" dtype_id="5"/>
                                  <varref loc="ba,125,17,125,29" name="mid_pc_wdata" dtype_id="5"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="ba,126,22,126,27">
                                <assigndly loc="ba,127,30,127,32" dtype_id="1">
                                  <const loc="ba,127,33,127,34" name="1&apos;h0" dtype_id="1"/>
                                  <varref loc="ba,127,17,127,29" name="mid_pc_write" dtype_id="1"/>
                                </assigndly>
                                <assigndly loc="ba,128,30,128,32" dtype_id="5">
                                  <const loc="ba,128,33,128,34" name="32&apos;sh0" dtype_id="3"/>
                                  <varref loc="ba,128,17,128,29" name="mid_pc_wdata" dtype_id="5"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="ba,130,18,130,20">
                          <eq loc="ba,130,31,130,33" dtype_id="1">
                            <const loc="ba,130,34,130,35" name="4&apos;h4" dtype_id="14"/>
                            <varref loc="ba,130,21,130,30" name="cycle_cnt" dtype_id="14"/>
                          </eq>
                          <begin>
                            <begin loc="ba,130,37,130,42">
                              <assigndly loc="ba,131,26,131,28" dtype_id="1">
                                <varref loc="ba,131,29,131,41" name="mid_pc_write" dtype_id="1"/>
                                <varref loc="ba,131,13,131,25" name="mid_pc_write" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="ba,132,26,132,28" dtype_id="5">
                                <varref loc="ba,132,29,132,41" name="mid_pc_wdata" dtype_id="5"/>
                                <varref loc="ba,132,13,132,25" name="mid_pc_wdata" dtype_id="5"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="ba,133,18,133,23">
                              <assigndly loc="ba,134,26,134,28" dtype_id="1">
                                <const loc="ba,134,29,134,30" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="ba,134,13,134,25" name="mid_pc_write" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="ba,135,26,135,28" dtype_id="5">
                                <const loc="ba,135,29,135,30" name="32&apos;sh0" dtype_id="3"/>
                                <varref loc="ba,135,13,135,25" name="mid_pc_wdata" dtype_id="5"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="ba,137,14,137,19">
                    <assigndly loc="ba,138,22,138,24" dtype_id="1">
                      <const loc="ba,138,25,138,26" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="ba,138,9,138,21" name="mid_pc_write" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="ba,139,22,139,24" dtype_id="5">
                      <const loc="ba,139,25,139,26" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="ba,139,9,139,21" name="mid_pc_wdata" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="ba,118,16,118,21">
                <assigndly loc="ba,119,22,119,24" dtype_id="1">
                  <const loc="ba,119,25,119,26" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="ba,119,9,119,21" name="mid_pc_write" dtype_id="1"/>
                </assigndly>
                <assigndly loc="ba,120,22,120,24" dtype_id="5">
                  <const loc="ba,120,25,120,26" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="ba,120,9,120,21" name="mid_pc_wdata" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="ba,146,12,146,25" name="FLUSH_DISABLE" dtype_id="3" vartype="logic" origName="FLUSH_DISABLE" localparam="true">
        <const loc="ba,146,28,146,29" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="ba,146,31,146,44" name="FLUSH_CYCLE_1" dtype_id="3" vartype="logic" origName="FLUSH_CYCLE_1" localparam="true">
        <const loc="ba,146,47,146,48" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="ba,146,50,146,63" name="FLUSH_CYCLE_2" dtype_id="3" vartype="logic" origName="FLUSH_CYCLE_2" localparam="true">
        <const loc="ba,146,66,146,67" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="ba,147,11,147,20" name="mid_flush" dtype_id="8" vartype="logic" origName="mid_flush"/>
      <always loc="ba,149,1,149,7">
        <sentree loc="ba,149,7,149,8">
          <senitem loc="ba,149,9,149,16" edgeType="POS">
            <varref loc="ba,149,17,149,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="ba,149,25,149,32" edgeType="NEG">
            <varref loc="ba,149,33,149,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="ba,149,40,149,45">
          <if loc="ba,150,5,150,7">
            <varref loc="ba,150,9,150,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="ba,152,14,152,16">
                <varref loc="ba,152,17,152,28" name="dec_jump_en" dtype_id="1"/>
                <begin>
                  <begin loc="ba,152,30,152,35">
                    <if loc="ba,153,9,153,11">
                      <eq loc="ba,153,22,153,24" dtype_id="1">
                        <const loc="ba,153,25,153,26" name="4&apos;h3" dtype_id="14"/>
                        <varref loc="ba,153,12,153,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="ba,153,27,153,32">
                          <if loc="ba,154,13,154,15">
                            <eq loc="ba,154,24,154,26" dtype_id="1">
                              <varref loc="ba,154,16,154,23" name="pc_next" dtype_id="5"/>
                              <add loc="ba,154,35,154,36" dtype_id="5">
                                <const loc="ba,154,37,154,38" name="32&apos;sh4" dtype_id="3"/>
                                <varref loc="ba,154,27,154,34" name="pc_real" dtype_id="5"/>
                              </add>
                            </eq>
                            <begin>
                              <begin loc="ba,154,40,154,45">
                                <assigndly loc="ba,155,27,155,29" dtype_id="8">
                                  <const loc="ba,155,30,155,43" name="2&apos;h0" dtype_id="8"/>
                                  <varref loc="ba,155,17,155,26" name="mid_flush" dtype_id="8"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <if loc="ba,156,22,156,24">
                                <eq loc="ba,156,33,156,35" dtype_id="1">
                                  <varref loc="ba,156,25,156,32" name="pc_next" dtype_id="5"/>
                                  <add loc="ba,156,44,156,45" dtype_id="5">
                                    <const loc="ba,156,46,156,47" name="32&apos;sh8" dtype_id="3"/>
                                    <varref loc="ba,156,36,156,43" name="pc_real" dtype_id="5"/>
                                  </add>
                                </eq>
                                <begin>
                                  <begin loc="ba,156,49,156,54">
                                    <assigndly loc="ba,157,27,157,29" dtype_id="8">
                                      <const loc="ba,157,30,157,43" name="2&apos;h1" dtype_id="8"/>
                                      <varref loc="ba,157,17,157,26" name="mid_flush" dtype_id="8"/>
                                    </assigndly>
                                  </begin>
                                </begin>
                                <begin>
                                  <begin loc="ba,158,22,158,27">
                                    <assigndly loc="ba,159,27,159,29" dtype_id="8">
                                      <const loc="ba,159,30,159,43" name="2&apos;h2" dtype_id="8"/>
                                      <varref loc="ba,159,17,159,26" name="mid_flush" dtype_id="8"/>
                                    </assigndly>
                                  </begin>
                                </begin>
                              </if>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="ba,161,18,161,20">
                          <eq loc="ba,161,31,161,33" dtype_id="1">
                            <const loc="ba,161,34,161,35" name="4&apos;h4" dtype_id="14"/>
                            <varref loc="ba,161,21,161,30" name="cycle_cnt" dtype_id="14"/>
                          </eq>
                          <begin>
                            <begin loc="ba,161,37,161,42">
                              <assigndly loc="ba,162,23,162,25" dtype_id="8">
                                <varref loc="ba,162,26,162,35" name="mid_flush" dtype_id="8"/>
                                <varref loc="ba,162,13,162,22" name="mid_flush" dtype_id="8"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="ba,163,18,163,23">
                              <assigndly loc="ba,164,23,164,25" dtype_id="8">
                                <const loc="ba,164,26,164,39" name="2&apos;h0" dtype_id="8"/>
                                <varref loc="ba,164,13,164,22" name="mid_flush" dtype_id="8"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="ba,166,14,166,19">
                    <assigndly loc="ba,167,19,167,21" dtype_id="8">
                      <const loc="ba,167,22,167,35" name="2&apos;h0" dtype_id="8"/>
                      <varref loc="ba,167,9,167,18" name="mid_flush" dtype_id="8"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="ba,150,16,150,21">
                <assigndly loc="ba,151,19,151,21" dtype_id="8">
                  <const loc="ba,151,22,151,35" name="2&apos;h0" dtype_id="8"/>
                  <varref loc="ba,151,9,151,18" name="mid_flush" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="ba,143,17,143,18" dtype_id="1">
        <cond loc="ba,143,31,143,32" dtype_id="1">
          <varref loc="ba,27,29,27,40" name="dec_jump_en" dtype_id="1"/>
          <varref loc="ba,53,29,53,41" name="mid_pc_write" dtype_id="1"/>
          <const loc="ba,143,48,143,50" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="ba,36,29,36,37" name="pc_write" dtype_id="1"/>
      </contassign>
      <contassign loc="ba,144,17,144,18" dtype_id="5">
        <cond loc="ba,144,31,144,32" dtype_id="5">
          <varref loc="ba,27,29,27,40" name="dec_jump_en" dtype_id="1"/>
          <varref loc="ba,54,29,54,41" name="mid_pc_wdata" dtype_id="5"/>
          <const loc="ba,144,48,144,50" name="32&apos;bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz" dtype_id="5"/>
        </cond>
        <varref loc="ba,37,29,37,37" name="pc_wdata" dtype_id="5"/>
      </contassign>
      <contassign loc="ba,171,14,171,15" dtype_id="8">
        <cond loc="ba,171,28,171,29" dtype_id="8">
          <varref loc="ba,27,29,27,40" name="dec_jump_en" dtype_id="1"/>
          <varref loc="ba,147,11,147,20" name="mid_flush" dtype_id="8"/>
          <const loc="ba,171,42,171,44" name="2&apos;bzz" dtype_id="8"/>
        </cond>
        <varref loc="ba,39,29,39,34" name="flush" dtype_id="8"/>
      </contassign>
      <contassign loc="ba,68,21,68,22" dtype_id="5">
        <sub loc="ba,68,26,68,27" dtype_id="5">
          <varref loc="ba,35,29,35,31" name="pc" dtype_id="5"/>
          <const loc="ba,68,28,68,29" name="32&apos;sh8" dtype_id="3"/>
        </sub>
        <varref loc="ba,68,13,68,20" name="pc_real" dtype_id="5"/>
      </contassign>
      <contassign loc="ba,69,21,69,22" dtype_id="5">
        <cond loc="ba,69,31,69,32" dtype_id="5">
          <varref loc="ba,28,29,28,36" name="dec_jal" dtype_id="1"/>
          <add loc="ba,69,42,69,43" dtype_id="5">
            <varref loc="ba,68,26,68,27" name="pc_real" dtype_id="5"/>
            <concat loc="ba,31,29,31,43" dtype_id="5">
              <replicate loc="ba,65,30,65,31" dtype_id="22">
                <sel loc="ba,65,45,65,46" dtype_id="1">
                  <varref loc="ba,31,29,31,43" name="dec_imm_type_j" dtype_id="13"/>
                  <const loc="ba,65,45,65,46" name="32&apos;h13" dtype_id="5"/>
                  <const loc="ba,65,45,65,46" name="32&apos;h1" dtype_id="5"/>
                </sel>
                <const loc="ba,65,28,65,30" name="32&apos;shb" dtype_id="3"/>
              </replicate>
              <varref loc="ba,31,29,31,43" name="dec_imm_type_j" dtype_id="13"/>
            </concat>
          </add>
          <and loc="ba,69,96,69,97" dtype_id="5">
            <const loc="ba,69,98,69,99" name="32&apos;hfffffffe" dtype_id="5"/>
            <add loc="ba,69,77,69,78" dtype_id="5">
              <varref loc="ba,46,29,46,40" name="reg_rdata_1" dtype_id="5"/>
              <concat loc="ba,30,29,30,43" dtype_id="5">
                <replicate loc="ba,66,30,66,31" dtype_id="12">
                  <sel loc="ba,66,45,66,46" dtype_id="1">
                    <varref loc="ba,30,29,30,43" name="dec_imm_type_i" dtype_id="10"/>
                    <const loc="ba,66,45,66,46" name="32&apos;hb" dtype_id="5"/>
                    <const loc="ba,66,45,66,46" name="32&apos;h1" dtype_id="5"/>
                  </sel>
                  <const loc="ba,66,28,66,30" name="32&apos;sh14" dtype_id="3"/>
                </replicate>
                <varref loc="ba,30,29,30,43" name="dec_imm_type_i" dtype_id="10"/>
              </concat>
            </add>
          </and>
        </cond>
        <varref loc="ba,69,13,69,20" name="pc_next" dtype_id="5"/>
      </contassign>
      <contassign loc="ba,59,20,59,21" dtype_id="9">
        <cond loc="ba,59,36,59,37" dtype_id="9">
          <varref loc="ba,49,29,49,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="ba,48,29,48,42" name="mid_reg_waddr" dtype_id="9"/>
          <const loc="ba,59,57,59,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="ba,41,29,41,38" name="reg_waddr" dtype_id="9"/>
      </contassign>
      <contassign loc="ba,60,20,60,21" dtype_id="1">
        <cond loc="ba,60,36,60,37" dtype_id="1">
          <varref loc="ba,49,29,49,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="ba,49,29,49,40" name="mid_reg_wen" dtype_id="1"/>
          <const loc="ba,60,57,60,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="ba,42,29,42,36" name="reg_wen" dtype_id="1"/>
      </contassign>
      <contassign loc="ba,61,20,61,21" dtype_id="5">
        <cond loc="ba,61,36,61,37" dtype_id="5">
          <varref loc="ba,49,29,49,40" name="mid_reg_wen" dtype_id="1"/>
          <varref loc="ba,50,29,50,42" name="mid_reg_wdata" dtype_id="5"/>
          <const loc="ba,61,57,61,59" name="32&apos;bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz" dtype_id="5"/>
        </cond>
        <varref loc="ba,43,29,43,38" name="reg_wdata" dtype_id="5"/>
      </contassign>
      <contassign loc="ba,62,20,62,21" dtype_id="9">
        <cond loc="ba,62,36,62,37" dtype_id="9">
          <varref loc="ba,52,29,52,42" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="ba,51,29,51,44" name="mid_reg_raddr_1" dtype_id="9"/>
          <const loc="ba,62,57,62,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="ba,44,29,44,40" name="reg_raddr_1" dtype_id="9"/>
      </contassign>
      <contassign loc="ba,63,20,63,21" dtype_id="1">
        <cond loc="ba,63,36,63,37" dtype_id="1">
          <varref loc="ba,52,29,52,42" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="ba,52,29,52,42" name="mid_reg_ren_1" dtype_id="1"/>
          <const loc="ba,63,57,63,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="ba,45,29,45,38" name="reg_ren_1" dtype_id="1"/>
      </contassign>
    </module>
    <module loc="bb,1,8,1,22" name="exu_branch_swc" origName="exu_branch_swc">
      <var loc="bb,28,29,28,33" name="hclk" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="hclk"/>
      <var loc="bb,29,29,29,34" name="hrstn" dtype_id="1" dir="input" pinIndex="2" vartype="logic" origName="hrstn"/>
      <var loc="bb,31,29,31,38" name="cycle_cnt" dtype_id="14" dir="input" pinIndex="3" vartype="logic" origName="cycle_cnt"/>
      <var loc="bb,34,29,34,42" name="dec_branch_en" dtype_id="1" dir="input" pinIndex="4" vartype="logic" origName="dec_branch_en"/>
      <var loc="bb,35,29,35,36" name="dec_beq" dtype_id="1" dir="input" pinIndex="5" vartype="logic" origName="dec_beq"/>
      <var loc="bb,36,29,36,36" name="dec_bne" dtype_id="1" dir="input" pinIndex="6" vartype="logic" origName="dec_bne"/>
      <var loc="bb,37,29,37,36" name="dec_blt" dtype_id="1" dir="input" pinIndex="7" vartype="logic" origName="dec_blt"/>
      <var loc="bb,38,29,38,36" name="dec_bge" dtype_id="1" dir="input" pinIndex="8" vartype="logic" origName="dec_bge"/>
      <var loc="bb,39,29,39,37" name="dec_bltu" dtype_id="1" dir="input" pinIndex="9" vartype="logic" origName="dec_bltu"/>
      <var loc="bb,40,29,40,37" name="dec_bgeu" dtype_id="1" dir="input" pinIndex="10" vartype="logic" origName="dec_bgeu"/>
      <var loc="bb,41,29,41,43" name="dec_imm_type_b" dtype_id="11" dir="input" pinIndex="11" vartype="logic" origName="dec_imm_type_b"/>
      <var loc="bb,42,29,42,36" name="dec_rs1" dtype_id="9" dir="input" pinIndex="12" vartype="logic" origName="dec_rs1"/>
      <var loc="bb,43,29,43,36" name="dec_rs2" dtype_id="9" dir="input" pinIndex="13" vartype="logic" origName="dec_rs2"/>
      <var loc="bb,45,29,45,31" name="pc" dtype_id="5" dir="input" pinIndex="14" vartype="logic" origName="pc"/>
      <var loc="bb,46,29,46,37" name="pc_write" dtype_id="1" dir="inout" pinIndex="15" vartype="logic" origName="pc_write"/>
      <var loc="bb,47,29,47,37" name="pc_wdata" dtype_id="5" dir="inout" pinIndex="16" vartype="logic" origName="pc_wdata"/>
      <var loc="bb,32,29,32,34" name="flush" dtype_id="8" dir="inout" pinIndex="17" vartype="logic" origName="flush"/>
      <var loc="bb,49,29,49,40" name="reg_rdata_1" dtype_id="5" dir="input" pinIndex="18" vartype="logic" origName="reg_rdata_1"/>
      <var loc="bb,50,29,50,40" name="reg_raddr_1" dtype_id="9" dir="inout" pinIndex="19" vartype="logic" origName="reg_raddr_1"/>
      <var loc="bb,51,29,51,38" name="reg_ren_1" dtype_id="1" dir="inout" pinIndex="20" vartype="logic" origName="reg_ren_1"/>
      <var loc="bb,52,29,52,40" name="reg_rdata_2" dtype_id="5" dir="input" pinIndex="21" vartype="logic" origName="reg_rdata_2"/>
      <var loc="bb,53,29,53,40" name="reg_raddr_2" dtype_id="9" dir="inout" pinIndex="22" vartype="logic" origName="reg_raddr_2"/>
      <var loc="bb,54,29,54,38" name="reg_ren_2" dtype_id="1" dir="inout" pinIndex="23" vartype="logic" origName="reg_ren_2"/>
      <var loc="bb,56,29,56,44" name="mid_reg_raddr_1" dtype_id="9" vartype="logic" origName="mid_reg_raddr_1"/>
      <var loc="bb,57,29,57,42" name="mid_reg_ren_1" dtype_id="1" vartype="logic" origName="mid_reg_ren_1"/>
      <var loc="bb,58,29,58,44" name="mid_reg_raddr_2" dtype_id="9" vartype="logic" origName="mid_reg_raddr_2"/>
      <var loc="bb,59,29,59,42" name="mid_reg_ren_2" dtype_id="1" vartype="logic" origName="mid_reg_ren_2"/>
      <var loc="bb,60,29,60,41" name="mid_pc_write" dtype_id="1" vartype="logic" origName="mid_pc_write"/>
      <var loc="bb,61,29,61,41" name="mid_pc_wdata" dtype_id="5" vartype="logic" origName="mid_pc_wdata"/>
      <always loc="bb,72,1,72,7">
        <sentree loc="bb,72,7,72,8">
          <senitem loc="bb,72,9,72,16" edgeType="POS">
            <varref loc="bb,72,17,72,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="bb,72,25,72,32" edgeType="NEG">
            <varref loc="bb,72,33,72,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bb,72,40,72,45">
          <if loc="bb,73,5,73,7">
            <varref loc="bb,73,9,73,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="bb,79,14,79,16">
                <varref loc="bb,79,17,79,30" name="dec_branch_en" dtype_id="1"/>
                <begin>
                  <begin loc="bb,79,31,79,36">
                    <if loc="bb,80,9,80,11">
                      <eq loc="bb,80,22,80,24" dtype_id="1">
                        <const loc="bb,80,25,80,26" name="4&apos;h1" dtype_id="14"/>
                        <varref loc="bb,80,12,80,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="bb,80,28,80,33">
                          <assigndly loc="bb,81,29,81,31" dtype_id="9">
                            <varref loc="bb,81,32,81,39" name="dec_rs1" dtype_id="9"/>
                            <varref loc="bb,81,13,81,28" name="mid_reg_raddr_1" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="bb,82,29,82,31" dtype_id="1">
                            <const loc="bb,82,32,82,33" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="bb,82,13,82,26" name="mid_reg_ren_1" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="bb,84,29,84,31" dtype_id="9">
                            <varref loc="bb,84,32,84,39" name="dec_rs2" dtype_id="9"/>
                            <varref loc="bb,84,13,84,28" name="mid_reg_raddr_2" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="bb,85,29,85,31" dtype_id="1">
                            <const loc="bb,85,32,85,33" name="1&apos;h1" dtype_id="1"/>
                            <varref loc="bb,85,13,85,26" name="mid_reg_ren_2" dtype_id="1"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="bb,86,18,86,23">
                          <assigndly loc="bb,87,29,87,31" dtype_id="9">
                            <const loc="bb,87,32,87,33" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="bb,87,13,87,28" name="mid_reg_raddr_1" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="bb,88,29,88,31" dtype_id="1">
                            <const loc="bb,88,32,88,33" name="1&apos;h0" dtype_id="1"/>
                            <varref loc="bb,88,13,88,26" name="mid_reg_ren_1" dtype_id="1"/>
                          </assigndly>
                          <assigndly loc="bb,90,29,90,31" dtype_id="9">
                            <const loc="bb,90,32,90,33" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="bb,90,13,90,28" name="mid_reg_raddr_2" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="bb,91,29,91,31" dtype_id="1">
                            <const loc="bb,91,32,91,33" name="1&apos;h0" dtype_id="1"/>
                            <varref loc="bb,91,13,91,26" name="mid_reg_ren_2" dtype_id="1"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="bb,93,14,93,19">
                    <assigndly loc="bb,94,25,94,27" dtype_id="9">
                      <const loc="bb,94,28,94,29" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="bb,94,9,94,24" name="mid_reg_raddr_1" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="bb,95,25,95,27" dtype_id="1">
                      <const loc="bb,95,28,95,29" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="bb,95,9,95,22" name="mid_reg_ren_1" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="bb,97,25,97,27" dtype_id="9">
                      <const loc="bb,97,28,97,29" name="5&apos;h0" dtype_id="9"/>
                      <varref loc="bb,97,9,97,24" name="mid_reg_raddr_2" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="bb,98,25,98,27" dtype_id="1">
                      <const loc="bb,98,28,98,29" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="bb,98,9,98,22" name="mid_reg_ren_2" dtype_id="1"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bb,73,16,73,21">
                <assigndly loc="bb,74,25,74,27" dtype_id="9">
                  <const loc="bb,74,28,74,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="bb,74,9,74,24" name="mid_reg_raddr_1" dtype_id="9"/>
                </assigndly>
                <assigndly loc="bb,75,25,75,27" dtype_id="1">
                  <const loc="bb,75,28,75,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="bb,75,9,75,22" name="mid_reg_ren_1" dtype_id="1"/>
                </assigndly>
                <assigndly loc="bb,77,25,77,27" dtype_id="9">
                  <const loc="bb,77,28,77,29" name="5&apos;h0" dtype_id="9"/>
                  <varref loc="bb,77,9,77,24" name="mid_reg_raddr_2" dtype_id="9"/>
                </assigndly>
                <assigndly loc="bb,78,25,78,27" dtype_id="1">
                  <const loc="bb,78,28,78,29" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="bb,78,9,78,22" name="mid_reg_ren_2" dtype_id="1"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bb,102,13,102,20" name="pc_real" dtype_id="5" vartype="logic" origName="pc_real"/>
      <var loc="bb,103,13,103,20" name="pc_next" dtype_id="5" vartype="logic" origName="pc_next"/>
      <var loc="bb,104,13,104,19" name="branch" dtype_id="1" vartype="logic" origName="branch"/>
      <always loc="bb,112,1,112,7">
        <sentree loc="bb,112,7,112,8">
          <senitem loc="bb,112,9,112,16" edgeType="POS">
            <varref loc="bb,112,17,112,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="bb,112,25,112,32" edgeType="NEG">
            <varref loc="bb,112,33,112,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bb,112,40,112,45">
          <if loc="bb,113,5,113,7">
            <varref loc="bb,113,9,113,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="bb,116,14,116,16">
                <varref loc="bb,116,17,116,30" name="dec_branch_en" dtype_id="1"/>
                <begin>
                  <begin loc="bb,116,32,116,37">
                    <if loc="bb,117,9,117,11">
                      <eq loc="bb,117,22,117,24" dtype_id="1">
                        <const loc="bb,117,25,117,26" name="4&apos;h3" dtype_id="14"/>
                        <varref loc="bb,117,12,117,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="bb,117,28,117,33">
                          <if loc="bb,118,13,118,15">
                            <varref loc="bb,118,16,118,22" name="branch" dtype_id="1"/>
                            <begin>
                              <begin loc="bb,118,24,118,29">
                                <if loc="bb,119,17,119,19">
                                  <and loc="bb,119,43,119,45" dtype_id="1">
                                    <neq loc="bb,119,28,119,30" dtype_id="1">
                                      <varref loc="bb,119,20,119,27" name="pc_next" dtype_id="5"/>
                                      <add loc="bb,119,39,119,40" dtype_id="5">
                                        <const loc="bb,119,41,119,42" name="32&apos;sh4" dtype_id="3"/>
                                        <varref loc="bb,119,31,119,38" name="pc_real" dtype_id="5"/>
                                      </add>
                                    </neq>
                                    <neq loc="bb,119,54,119,56" dtype_id="1">
                                      <varref loc="bb,119,46,119,53" name="pc_next" dtype_id="5"/>
                                      <add loc="bb,119,65,119,66" dtype_id="5">
                                        <const loc="bb,119,67,119,68" name="32&apos;sh8" dtype_id="3"/>
                                        <varref loc="bb,119,57,119,64" name="pc_real" dtype_id="5"/>
                                      </add>
                                    </neq>
                                  </and>
                                  <begin>
                                    <begin loc="bb,119,70,119,75">
                                      <assigndly loc="bb,120,34,120,36" dtype_id="1">
                                        <const loc="bb,120,37,120,38" name="1&apos;h1" dtype_id="1"/>
                                        <varref loc="bb,120,21,120,33" name="mid_pc_write" dtype_id="1"/>
                                      </assigndly>
                                      <assigndly loc="bb,121,34,121,36" dtype_id="5">
                                        <varref loc="bb,121,37,121,44" name="pc_next" dtype_id="5"/>
                                        <varref loc="bb,121,21,121,33" name="mid_pc_wdata" dtype_id="5"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                  <begin>
                                    <begin loc="bb,122,26,122,31">
                                      <assigndly loc="bb,123,34,123,36" dtype_id="1">
                                        <const loc="bb,123,37,123,38" name="1&apos;h0" dtype_id="1"/>
                                        <varref loc="bb,123,21,123,33" name="mid_pc_write" dtype_id="1"/>
                                      </assigndly>
                                      <assigndly loc="bb,124,34,124,36" dtype_id="5">
                                        <const loc="bb,124,37,124,38" name="32&apos;sh0" dtype_id="3"/>
                                        <varref loc="bb,124,21,124,33" name="mid_pc_wdata" dtype_id="5"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                </if>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="bb,126,22,126,27">
                                <assigndly loc="bb,127,30,127,32" dtype_id="1">
                                  <const loc="bb,127,33,127,34" name="1&apos;h0" dtype_id="1"/>
                                  <varref loc="bb,127,17,127,29" name="mid_pc_write" dtype_id="1"/>
                                </assigndly>
                                <assigndly loc="bb,128,30,128,32" dtype_id="5">
                                  <const loc="bb,128,33,128,34" name="32&apos;sh0" dtype_id="3"/>
                                  <varref loc="bb,128,17,128,29" name="mid_pc_wdata" dtype_id="5"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="bb,130,18,130,20">
                          <eq loc="bb,130,31,130,33" dtype_id="1">
                            <const loc="bb,130,34,130,35" name="4&apos;h4" dtype_id="14"/>
                            <varref loc="bb,130,21,130,30" name="cycle_cnt" dtype_id="14"/>
                          </eq>
                          <begin>
                            <begin loc="bb,130,37,130,42">
                              <assigndly loc="bb,131,26,131,28" dtype_id="1">
                                <varref loc="bb,131,29,131,41" name="mid_pc_write" dtype_id="1"/>
                                <varref loc="bb,131,13,131,25" name="mid_pc_write" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="bb,132,26,132,28" dtype_id="5">
                                <varref loc="bb,132,29,132,41" name="mid_pc_wdata" dtype_id="5"/>
                                <varref loc="bb,132,13,132,25" name="mid_pc_wdata" dtype_id="5"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="bb,133,18,133,23">
                              <assigndly loc="bb,134,26,134,28" dtype_id="1">
                                <const loc="bb,134,29,134,30" name="1&apos;h0" dtype_id="1"/>
                                <varref loc="bb,134,13,134,25" name="mid_pc_write" dtype_id="1"/>
                              </assigndly>
                              <assigndly loc="bb,135,26,135,28" dtype_id="5">
                                <const loc="bb,135,29,135,30" name="32&apos;sh0" dtype_id="3"/>
                                <varref loc="bb,135,13,135,25" name="mid_pc_wdata" dtype_id="5"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="bb,137,14,137,19">
                    <assigndly loc="bb,138,22,138,24" dtype_id="1">
                      <const loc="bb,138,25,138,26" name="1&apos;h0" dtype_id="1"/>
                      <varref loc="bb,138,9,138,21" name="mid_pc_write" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="bb,139,22,139,24" dtype_id="5">
                      <const loc="bb,139,25,139,26" name="32&apos;sh0" dtype_id="3"/>
                      <varref loc="bb,139,9,139,21" name="mid_pc_wdata" dtype_id="5"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bb,113,16,113,21">
                <assigndly loc="bb,114,22,114,24" dtype_id="1">
                  <const loc="bb,114,25,114,26" name="1&apos;h0" dtype_id="1"/>
                  <varref loc="bb,114,9,114,21" name="mid_pc_write" dtype_id="1"/>
                </assigndly>
                <assigndly loc="bb,115,22,115,24" dtype_id="5">
                  <const loc="bb,115,25,115,26" name="32&apos;sh0" dtype_id="3"/>
                  <varref loc="bb,115,9,115,21" name="mid_pc_wdata" dtype_id="5"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bb,146,12,146,25" name="FLUSH_DISABLE" dtype_id="3" vartype="logic" origName="FLUSH_DISABLE" localparam="true">
        <const loc="bb,146,28,146,29" name="32&apos;sh0" dtype_id="3"/>
      </var>
      <var loc="bb,146,31,146,44" name="FLUSH_CYCLE_1" dtype_id="3" vartype="logic" origName="FLUSH_CYCLE_1" localparam="true">
        <const loc="bb,146,47,146,48" name="32&apos;sh1" dtype_id="3"/>
      </var>
      <var loc="bb,146,50,146,63" name="FLUSH_CYCLE_2" dtype_id="3" vartype="logic" origName="FLUSH_CYCLE_2" localparam="true">
        <const loc="bb,146,66,146,67" name="32&apos;sh2" dtype_id="3"/>
      </var>
      <var loc="bb,147,11,147,20" name="mid_flush" dtype_id="8" vartype="logic" origName="mid_flush"/>
      <always loc="bb,149,1,149,7">
        <sentree loc="bb,149,7,149,8">
          <senitem loc="bb,149,9,149,16" edgeType="POS">
            <varref loc="bb,149,17,149,21" name="hclk" dtype_id="1"/>
          </senitem>
          <senitem loc="bb,149,25,149,32" edgeType="NEG">
            <varref loc="bb,149,33,149,38" name="hrstn" dtype_id="1"/>
          </senitem>
        </sentree>
        <begin loc="bb,149,40,149,45">
          <if loc="bb,150,5,150,7">
            <varref loc="bb,150,9,150,14" name="hrstn" dtype_id="1"/>
            <begin>
              <if loc="bb,152,14,152,16">
                <varref loc="bb,152,17,152,30" name="dec_branch_en" dtype_id="1"/>
                <begin>
                  <begin loc="bb,152,32,152,37">
                    <if loc="bb,153,9,153,11">
                      <eq loc="bb,153,22,153,24" dtype_id="1">
                        <const loc="bb,153,25,153,26" name="4&apos;h3" dtype_id="14"/>
                        <varref loc="bb,153,12,153,21" name="cycle_cnt" dtype_id="14"/>
                      </eq>
                      <begin>
                        <begin loc="bb,153,27,153,32">
                          <if loc="bb,154,13,154,15">
                            <varref loc="bb,154,16,154,22" name="branch" dtype_id="1"/>
                            <begin>
                              <begin loc="bb,154,24,154,29">
                                <if loc="bb,155,17,155,19">
                                  <eq loc="bb,155,28,155,30" dtype_id="1">
                                    <varref loc="bb,155,20,155,27" name="pc_next" dtype_id="5"/>
                                    <add loc="bb,155,39,155,40" dtype_id="5">
                                      <const loc="bb,155,41,155,42" name="32&apos;sh4" dtype_id="3"/>
                                      <varref loc="bb,155,31,155,38" name="pc_real" dtype_id="5"/>
                                    </add>
                                  </eq>
                                  <begin>
                                    <begin loc="bb,155,44,155,49">
                                      <assigndly loc="bb,156,31,156,33" dtype_id="8">
                                        <const loc="bb,156,34,156,47" name="2&apos;h0" dtype_id="8"/>
                                        <varref loc="bb,156,21,156,30" name="mid_flush" dtype_id="8"/>
                                      </assigndly>
                                    </begin>
                                  </begin>
                                  <begin>
                                    <if loc="bb,157,26,157,28">
                                      <eq loc="bb,157,37,157,39" dtype_id="1">
                                        <varref loc="bb,157,29,157,36" name="pc_next" dtype_id="5"/>
                                        <add loc="bb,157,48,157,49" dtype_id="5">
                                          <const loc="bb,157,50,157,51" name="32&apos;sh8" dtype_id="3"/>
                                          <varref loc="bb,157,40,157,47" name="pc_real" dtype_id="5"/>
                                        </add>
                                      </eq>
                                      <begin>
                                        <begin loc="bb,157,53,157,58">
                                          <assigndly loc="bb,158,31,158,33" dtype_id="8">
                                            <const loc="bb,158,34,158,47" name="2&apos;h1" dtype_id="8"/>
                                            <varref loc="bb,158,21,158,30" name="mid_flush" dtype_id="8"/>
                                          </assigndly>
                                        </begin>
                                      </begin>
                                      <begin>
                                        <begin loc="bb,159,26,159,31">
                                          <assigndly loc="bb,160,31,160,33" dtype_id="8">
                                            <const loc="bb,160,34,160,47" name="2&apos;h2" dtype_id="8"/>
                                            <varref loc="bb,160,21,160,30" name="mid_flush" dtype_id="8"/>
                                          </assigndly>
                                        </begin>
                                      </begin>
                                    </if>
                                  </begin>
                                </if>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="bb,162,22,162,27">
                                <assigndly loc="bb,163,27,163,29" dtype_id="8">
                                  <const loc="bb,163,30,163,43" name="2&apos;h0" dtype_id="8"/>
                                  <varref loc="bb,163,17,163,26" name="mid_flush" dtype_id="8"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="bb,165,18,165,20">
                          <eq loc="bb,165,31,165,33" dtype_id="1">
                            <const loc="bb,165,34,165,35" name="4&apos;h4" dtype_id="14"/>
                            <varref loc="bb,165,21,165,30" name="cycle_cnt" dtype_id="14"/>
                          </eq>
                          <begin>
                            <begin loc="bb,165,37,165,42">
                              <assigndly loc="bb,166,23,166,25" dtype_id="8">
                                <varref loc="bb,166,26,166,35" name="mid_flush" dtype_id="8"/>
                                <varref loc="bb,166,13,166,22" name="mid_flush" dtype_id="8"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="bb,167,18,167,23">
                              <assigndly loc="bb,168,23,168,25" dtype_id="8">
                                <const loc="bb,168,26,168,39" name="2&apos;h0" dtype_id="8"/>
                                <varref loc="bb,168,13,168,22" name="mid_flush" dtype_id="8"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="bb,170,14,170,19">
                    <assigndly loc="bb,171,19,171,21" dtype_id="8">
                      <const loc="bb,171,22,171,35" name="2&apos;h0" dtype_id="8"/>
                      <varref loc="bb,171,9,171,18" name="mid_flush" dtype_id="8"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bb,150,16,150,21">
                <assigndly loc="bb,151,19,151,21" dtype_id="8">
                  <const loc="bb,151,22,151,35" name="2&apos;h0" dtype_id="8"/>
                  <varref loc="bb,151,9,151,18" name="mid_flush" dtype_id="8"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="bb,143,17,143,18" dtype_id="1">
        <cond loc="bb,143,33,143,34" dtype_id="1">
          <varref loc="bb,34,29,34,42" name="dec_branch_en" dtype_id="1"/>
          <varref loc="bb,60,29,60,41" name="mid_pc_write" dtype_id="1"/>
          <const loc="bb,143,50,143,52" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="bb,46,29,46,37" name="pc_write" dtype_id="1"/>
      </contassign>
      <contassign loc="bb,144,17,144,18" dtype_id="5">
        <cond loc="bb,144,33,144,34" dtype_id="5">
          <varref loc="bb,34,29,34,42" name="dec_branch_en" dtype_id="1"/>
          <varref loc="bb,61,29,61,41" name="mid_pc_wdata" dtype_id="5"/>
          <const loc="bb,144,50,144,52" name="32&apos;bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz" dtype_id="5"/>
        </cond>
        <varref loc="bb,47,29,47,37" name="pc_wdata" dtype_id="5"/>
      </contassign>
      <contassign loc="bb,175,14,175,15" dtype_id="8">
        <cond loc="bb,175,30,175,31" dtype_id="8">
          <varref loc="bb,34,29,34,42" name="dec_branch_en" dtype_id="1"/>
          <varref loc="bb,147,11,147,20" name="mid_flush" dtype_id="8"/>
          <const loc="bb,175,44,175,46" name="2&apos;bzz" dtype_id="8"/>
        </cond>
        <varref loc="bb,32,29,32,34" name="flush" dtype_id="8"/>
      </contassign>
      <contassign loc="bb,104,21,104,22" dtype_id="1">
        <sel loc="bb,104,32,104,33" dtype_id="1">
          <cond loc="bb,104,32,104,33" dtype_id="5">
            <varref loc="bb,35,29,35,36" name="dec_beq" dtype_id="1"/>
            <extend loc="bb,104,47,104,49" dtype_id="5" width="32" widthminv="1">
              <eq loc="bb,104,47,104,49" dtype_id="1">
                <varref loc="bb,49,29,49,40" name="reg_rdata_1" dtype_id="5"/>
                <varref loc="bb,52,29,52,40" name="reg_rdata_2" dtype_id="5"/>
              </eq>
            </extend>
            <cond loc="bb,105,32,105,33" dtype_id="5">
              <varref loc="bb,36,29,36,36" name="dec_bne" dtype_id="1"/>
              <extend loc="bb,105,47,105,49" dtype_id="5" width="32" widthminv="1">
                <neq loc="bb,105,47,105,49" dtype_id="1">
                  <varref loc="bb,49,29,49,40" name="reg_rdata_1" dtype_id="5"/>
                  <varref loc="bb,52,29,52,40" name="reg_rdata_2" dtype_id="5"/>
                </neq>
              </extend>
              <cond loc="bb,106,32,106,33" dtype_id="5">
                <varref loc="bb,37,29,37,36" name="dec_blt" dtype_id="1"/>
                <extend loc="bb,106,56,106,57" dtype_id="5" width="32" widthminv="1">
                  <lts loc="bb,106,56,106,57" dtype_id="1">
                    <varref loc="bb,49,29,49,40" name="reg_rdata_1" dtype_id="5"/>
                    <varref loc="bb,52,29,52,40" name="reg_rdata_2" dtype_id="5"/>
                  </lts>
                </extend>
                <cond loc="bb,107,32,107,33" dtype_id="5">
                  <varref loc="bb,38,29,38,36" name="dec_bge" dtype_id="1"/>
                  <extend loc="bb,107,56,107,58" dtype_id="5" width="32" widthminv="1">
                    <gtes loc="bb,107,56,107,58" dtype_id="1">
                      <varref loc="bb,49,29,49,40" name="reg_rdata_1" dtype_id="5"/>
                      <varref loc="bb,52,29,52,40" name="reg_rdata_2" dtype_id="5"/>
                    </gtes>
                  </extend>
                  <cond loc="bb,108,32,108,33" dtype_id="5">
                    <varref loc="bb,39,29,39,37" name="dec_bltu" dtype_id="1"/>
                    <extend loc="bb,108,47,108,48" dtype_id="5" width="32" widthminv="1">
                      <lt loc="bb,108,47,108,48" dtype_id="1">
                        <varref loc="bb,49,29,49,40" name="reg_rdata_1" dtype_id="5"/>
                        <varref loc="bb,52,29,52,40" name="reg_rdata_2" dtype_id="5"/>
                      </lt>
                    </extend>
                    <cond loc="bb,109,32,109,33" dtype_id="5">
                      <varref loc="bb,40,29,40,37" name="dec_bgeu" dtype_id="1"/>
                      <extend loc="bb,109,47,109,49" dtype_id="5" width="32" widthminv="1">
                        <gte loc="bb,109,47,109,49" dtype_id="1">
                          <varref loc="bb,49,29,49,40" name="reg_rdata_1" dtype_id="5"/>
                          <varref loc="bb,52,29,52,40" name="reg_rdata_2" dtype_id="5"/>
                        </gte>
                      </extend>
                      <const loc="bb,110,23,110,24" name="32&apos;sh0" dtype_id="3"/>
                    </cond>
                  </cond>
                </cond>
              </cond>
            </cond>
          </cond>
          <const loc="bb,104,32,104,33" name="32&apos;h0" dtype_id="5"/>
          <const loc="bb,104,32,104,33" name="32&apos;h1" dtype_id="5"/>
        </sel>
        <varref loc="bb,104,13,104,19" name="branch" dtype_id="1"/>
      </contassign>
      <contassign loc="bb,103,21,103,22" dtype_id="5">
        <add loc="bb,103,32,103,33" dtype_id="5">
          <varref loc="bb,102,26,102,27" name="pc_real" dtype_id="5"/>
          <concat loc="bb,41,29,41,43" dtype_id="5">
            <replicate loc="bb,70,30,70,31" dtype_id="28">
              <sel loc="bb,70,45,70,46" dtype_id="1">
                <varref loc="bb,41,29,41,43" name="dec_imm_type_b" dtype_id="11"/>
                <const loc="bb,70,45,70,46" name="32&apos;hb" dtype_id="5"/>
                <const loc="bb,70,45,70,46" name="32&apos;h1" dtype_id="5"/>
              </sel>
              <const loc="bb,70,28,70,30" name="32&apos;sh13" dtype_id="3"/>
            </replicate>
            <varref loc="bb,41,29,41,43" name="dec_imm_type_b" dtype_id="11"/>
          </concat>
        </add>
        <varref loc="bb,103,13,103,20" name="pc_next" dtype_id="5"/>
      </contassign>
      <contassign loc="bb,102,21,102,22" dtype_id="5">
        <sub loc="bb,102,26,102,27" dtype_id="5">
          <varref loc="bb,45,29,45,31" name="pc" dtype_id="5"/>
          <const loc="bb,102,28,102,29" name="32&apos;sh8" dtype_id="3"/>
        </sub>
        <varref loc="bb,102,13,102,20" name="pc_real" dtype_id="5"/>
      </contassign>
      <contassign loc="bb,65,20,65,21" dtype_id="9">
        <cond loc="bb,65,36,65,37" dtype_id="9">
          <varref loc="bb,57,29,57,42" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="bb,56,29,56,44" name="mid_reg_raddr_1" dtype_id="9"/>
          <const loc="bb,65,57,65,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="bb,50,29,50,40" name="reg_raddr_1" dtype_id="9"/>
      </contassign>
      <contassign loc="bb,66,20,66,21" dtype_id="1">
        <cond loc="bb,66,36,66,37" dtype_id="1">
          <varref loc="bb,57,29,57,42" name="mid_reg_ren_1" dtype_id="1"/>
          <varref loc="bb,57,29,57,42" name="mid_reg_ren_1" dtype_id="1"/>
          <const loc="bb,66,57,66,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="bb,51,29,51,38" name="reg_ren_1" dtype_id="1"/>
      </contassign>
      <contassign loc="bb,67,20,67,21" dtype_id="9">
        <cond loc="bb,67,36,67,37" dtype_id="9">
          <varref loc="bb,59,29,59,42" name="mid_reg_ren_2" dtype_id="1"/>
          <varref loc="bb,58,29,58,44" name="mid_reg_raddr_2" dtype_id="9"/>
          <const loc="bb,67,57,67,59" name="5&apos;bzzzzz" dtype_id="9"/>
        </cond>
        <varref loc="bb,53,29,53,40" name="reg_raddr_2" dtype_id="9"/>
      </contassign>
      <contassign loc="bb,68,20,68,21" dtype_id="1">
        <cond loc="bb,68,36,68,37" dtype_id="1">
          <varref loc="bb,59,29,59,42" name="mid_reg_ren_2" dtype_id="1"/>
          <varref loc="bb,59,29,59,42" name="mid_reg_ren_2" dtype_id="1"/>
          <const loc="bb,68,57,68,59" name="1&apos;bz" dtype_id="1"/>
        </cond>
        <varref loc="bb,54,29,54,38" name="reg_ren_2" dtype_id="1"/>
      </contassign>
    </module>
    <typetable loc="a,0,0,0,0">
      <voiddtype loc="c,45,18,45,27" id="29"/>
      <basicdtype loc="d,67,31,67,32" id="17" name="logic" left="23" right="0"/>
      <basicdtype loc="d,69,31,69,32" id="18" name="logic" left="15" right="0"/>
      <basicdtype loc="o,9,32,9,54" id="2" name="logic" left="159" right="0"/>
      <basicdtype loc="o,35,13,35,26" id="4" name="logic" left="87" right="0"/>
      <basicdtype loc="bb,70,45,70,46" id="27" name="logic" left="3" right="0" signed="true"/>
      <basicdtype loc="bb,70,30,70,31" id="28" name="logic" left="18" right="0"/>
      <basicdtype loc="ba,65,45,65,46" id="20" name="logic" left="4" right="0" signed="true"/>
      <basicdtype loc="ba,65,30,65,31" id="22" name="logic" left="10" right="0"/>
      <unpackarraydtype loc="s,31,20,31,21" id="26" sub_dtype_id="5">
        <range loc="s,31,20,31,21">
          <const loc="s,31,21,31,23" name="32&apos;sh1f" dtype_id="3"/>
          <const loc="s,31,24,31,25" name="32&apos;sh0" dtype_id="3"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="p,465,61,465,62" id="23" name="logic" left="5" right="0"/>
      <basicdtype loc="p,467,56,467,57" id="24" name="logic" left="9" right="0"/>
      <basicdtype loc="d,37,1,37,4" id="16" name="logic" left="7" right="0"/>
      <unpackarraydtype loc="d,37,16,37,17" id="15" sub_dtype_id="16">
        <range loc="d,37,16,37,17">
          <const loc="d,37,27,37,28" name="32&apos;hfff" dtype_id="3"/>
          <const loc="d,37,31,37,32" name="32&apos;sh0" dtype_id="3"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="d,82,1,82,8" id="19" name="integer" left="31" right="0" signed="true"/>
      <basicdtype loc="d,86,17,86,18" id="21" name="logic" left="11" right="0" signed="true"/>
      <basicdtype loc="bc,120,15,120,16" id="9" name="logic" left="4" right="0"/>
      <basicdtype loc="bc,123,15,123,16" id="10" name="logic" left="11" right="0"/>
      <basicdtype loc="bc,125,15,125,16" id="11" name="logic" left="12" right="0"/>
      <basicdtype loc="bc,126,15,126,16" id="12" name="logic" left="19" right="0"/>
      <basicdtype loc="bc,127,15,127,16" id="13" name="logic" left="20" right="0"/>
      <basicdtype loc="bc,158,1,158,4" id="14" name="logic" left="3" right="0"/>
      <basicdtype loc="n,15,15,15,16" id="5" name="logic" left="31" right="0"/>
      <basicdtype loc="n,18,15,18,16" id="6" name="logic" left="2" right="0"/>
      <basicdtype loc="n,19,15,19,16" id="7" name="logic" left="6" right="0"/>
      <basicdtype loc="n,21,15,21,16" id="8" name="logic" left="1" right="0"/>
      <basicdtype loc="o,4,1,4,4" id="1" name="logic"/>
      <basicdtype loc="o,21,9,21,10" id="3" name="logic" left="31" right="0" signed="true"/>
      <basicdtype loc="a,0,0,0,0" id="25" name="bit"/>
    </typetable>
  </netlist>
</verilator_xml>
