Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Mar 14 15:11:32 2019
| Host             : PC-201805041311 running 64-bit major release  (build 9200)
| Command          : report_power -file ethernet_port_power_routed.rpt -pb ethernet_port_power_summary_routed.pb -rpx ethernet_port_power_routed.rpx
| Design           : ethernet_port
| Device           : xc7a200tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.301        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.162        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.021 |        7 |       --- |             --- |
| Slice Logic             |     0.001 |     7843 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     3179 |    133800 |            2.38 |
|   CARRY4                |    <0.001 |      532 |     33450 |            1.59 |
|   Register              |    <0.001 |     3343 |    267600 |            1.25 |
|   LUT as Shift Register |    <0.001 |        2 |     46200 |           <0.01 |
|   Others                |     0.000 |      159 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |        3 |    133800 |           <0.01 |
| Signals                 |    <0.001 |     5882 |       --- |             --- |
| Block RAM               |     0.015 |      5.5 |       365 |            1.51 |
| MMCM                    |     0.107 |        1 |        10 |           10.00 |
| I/O                     |     0.016 |       22 |       285 |            7.72 |
| Static Power            |     0.139 |          |           |                 |
| Total                   |     0.301 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.070 |       0.040 |      0.031 |
| Vccaux    |       1.800 |     0.090 |       0.060 |      0.031 |
| Vcco33    |       3.300 |     0.009 |       0.004 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+------------------------------+-----------------+
| Clock            | Domain                       | Constraint (ns) |
+------------------+------------------------------+-----------------+
| clk_out1_clk_ref | refclk/inst/clk_out1_clk_ref |             5.0 |
| clk_out2_clk_ref | refclk/inst/clk_out2_clk_ref |            20.0 |
| clkfbout_clk_ref | refclk/inst/clkfbout_clk_ref |             5.0 |
| rgmii_rxc        | rgmii_rxc                    |             8.0 |
| sys_clk_p        | sys_clk_p                    |             5.0 |
+------------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| ethernet_port                                                           |     0.162 |
|   refclk                                                                |     0.109 |
|     inst                                                                |     0.109 |
|   u1                                                                    |     0.037 |
|     arbi_inst                                                           |     0.011 |
|       rx_buffer_inst                                                    |     0.005 |
|         rx_fifo                                                         |     0.003 |
|           U0                                                            |     0.003 |
|             inst_fifo_gen                                               |     0.003 |
|               gconvfifo.rf                                              |     0.003 |
|                 grf.rf                                                  |     0.003 |
|                   gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                     grss.gdc.dc                                         |    <0.001 |
|                       gsym_dc.dc                                        |    <0.001 |
|                     grss.rsts                                           |    <0.001 |
|                       c1                                                |    <0.001 |
|                       c2                                                |     0.000 |
|                     rpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                     gwss.wsts                                           |    <0.001 |
|                       c0                                                |    <0.001 |
|                       c1                                                |     0.000 |
|                     wpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                 |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                            |     0.002 |
|                       inst_blk_mem_gen                                  |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen            |     0.002 |
|                           valid.cstr                                    |     0.002 |
|                             ramloop[0].ram.r                            |     0.002 |
|                               prim_noinit.ram                           |     0.002 |
|                   rstblk                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|         rx_len_fifo                                                     |     0.002 |
|           U0                                                            |     0.002 |
|             inst_fifo_gen                                               |     0.002 |
|               gconvfifo.rf                                              |     0.002 |
|                 grf.rf                                                  |     0.002 |
|                   gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                     grss.gdc.dc                                         |    <0.001 |
|                       gsym_dc.dc                                        |    <0.001 |
|                     grss.rsts                                           |    <0.001 |
|                     rpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                     gwss.wsts                                           |    <0.001 |
|                     wpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                 |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                            |     0.002 |
|                       inst_blk_mem_gen                                  |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen            |     0.002 |
|                           valid.cstr                                    |     0.002 |
|                             ramloop[0].ram.r                            |     0.002 |
|                               prim_noinit.ram                           |     0.002 |
|                   rstblk                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|       tx_buffer_inst                                                    |     0.005 |
|         tx_fifo                                                         |     0.003 |
|           U0                                                            |     0.003 |
|             inst_fifo_gen                                               |     0.003 |
|               gconvfifo.rf                                              |     0.003 |
|                 grf.rf                                                  |     0.003 |
|                   gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                     grss.gdc.dc                                         |    <0.001 |
|                       gsym_dc.dc                                        |    <0.001 |
|                     grss.rsts                                           |    <0.001 |
|                       c1                                                |    <0.001 |
|                       c2                                                |     0.000 |
|                     rpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                     gwss.wsts                                           |    <0.001 |
|                       c0                                                |    <0.001 |
|                       c1                                                |     0.000 |
|                     wpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                 |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                            |     0.002 |
|                       inst_blk_mem_gen                                  |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen            |     0.002 |
|                           valid.cstr                                    |     0.002 |
|                             ramloop[0].ram.r                            |     0.002 |
|                               prim_noinit.ram                           |     0.002 |
|                   rstblk                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|         tx_len_fifo                                                     |     0.002 |
|           U0                                                            |     0.002 |
|             inst_fifo_gen                                               |     0.002 |
|               gconvfifo.rf                                              |     0.002 |
|                 grf.rf                                                  |     0.002 |
|                   gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                     grss.gdc.dc                                         |    <0.001 |
|                       gsym_dc.dc                                        |    <0.001 |
|                     grss.rsts                                           |    <0.001 |
|                     rpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                     gwss.wsts                                           |    <0.001 |
|                     wpntr                                               |    <0.001 |
|                   gntv_or_sync_fifo.mem                                 |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                            |     0.002 |
|                       inst_blk_mem_gen                                  |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen            |     0.002 |
|                           valid.cstr                                    |     0.002 |
|                             ramloop[0].ram.r                            |     0.002 |
|                               prim_noinit.ram                           |     0.002 |
|                   rstblk                                                |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|     mac_test0                                                           |     0.023 |
|       mac_top0                                                          |     0.022 |
|         cache0                                                          |    <0.001 |
|         icmp0                                                           |     0.004 |
|           icmp_receive_ram                                              |     0.002 |
|             U0                                                          |     0.002 |
|               inst_blk_mem_gen                                          |     0.002 |
|                 gnbram.gnativebmg.native_blk_mem_gen                    |     0.002 |
|                   valid.cstr                                            |     0.002 |
|                     ramloop[0].ram.r                                    |     0.002 |
|                       prim_noinit.ram                                   |     0.002 |
|         mac_rx0                                                         |     0.007 |
|           arp0                                                          |     0.001 |
|           c0                                                            |    <0.001 |
|           ip0                                                           |     0.001 |
|           mac0                                                          |     0.002 |
|           udp0                                                          |     0.003 |
|             udp_receive_ram                                             |     0.001 |
|               U0                                                        |     0.001 |
|                 inst_blk_mem_gen                                        |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                  |     0.001 |
|                     valid.cstr                                          |     0.001 |
|                       ramloop[0].ram.r                                  |     0.001 |
|                         prim_noinit.ram                                 |     0.001 |
|         mac_tx0                                                         |     0.010 |
|           arp_tx0                                                       |    <0.001 |
|           c0                                                            |    <0.001 |
|           ip0                                                           |     0.001 |
|           ipmode                                                        |    <0.001 |
|           mac0                                                          |    <0.001 |
|           mode0                                                         |    <0.001 |
|           udp0                                                          |     0.007 |
|             tx_data_fifo                                                |     0.003 |
|               U0                                                        |     0.003 |
|                 inst_fifo_gen                                           |     0.003 |
|                   gconvfifo.rf                                          |     0.003 |
|                     grf.rf                                              |     0.003 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         grss.gdc.dc                                     |    <0.001 |
|                           gsym_dc.dc                                    |    <0.001 |
|                         grss.rsts                                       |    <0.001 |
|                           c1                                            |    <0.001 |
|                           c2                                            |     0.000 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwss.wsts                                       |    <0.001 |
|                           c0                                            |    <0.001 |
|                           c1                                            |    <0.001 |
|                           gaf.c2                                        |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |     0.002 |
|                         gbm.gbmg.gbmga.ngecc.bmg                        |     0.002 |
|                           inst_blk_mem_gen                              |     0.002 |
|                             gnbram.gnativebmg.native_blk_mem_gen        |     0.002 |
|                               valid.cstr                                |     0.002 |
|                                 ramloop[0].ram.r                        |     0.002 |
|                                   prim_noinit.ram                       |     0.002 |
|             udp_tx_checksum                                             |     0.002 |
|               U0                                                        |     0.002 |
|                 inst_fifo_gen                                           |     0.002 |
|                   gconvfifo.rf                                          |     0.002 |
|                     grf.rf                                              |     0.002 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         grss.gdc.dc                                     |    <0.001 |
|                           gsym_dc.dc                                    |    <0.001 |
|                         grss.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwss.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |     0.002 |
|                         gbm.gbmg.gbmga.ngecc.bmg                        |     0.002 |
|                           inst_blk_mem_gen                              |     0.002 |
|                             gnbram.gnativebmg.native_blk_mem_gen        |     0.002 |
|                               valid.cstr                                |     0.002 |
|                                 ramloop[0].ram.r                        |     0.002 |
|                                   prim_noinit.ram                       |     0.002 |
|     reset_m0                                                            |     0.002 |
|     smi_config_inst                                                     |    <0.001 |
|       smi_inst                                                          |    <0.001 |
|         mdio_IOBUF_inst                                                 |    <0.001 |
|     util_gmii_to_rgmii_m0                                               |    <0.001 |
+-------------------------------------------------------------------------+-----------+


