

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s'
================================================================
* Date:           Sun Mar  3 21:31:46 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.226 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read_185 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read15" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 5 'read' 'p_read_185' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read_186 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read14" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 6 'read' 'p_read_186' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read_187 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read13" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 7 'read' 'p_read_187' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read_188 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read12" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 8 'read' 'p_read_188' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%p_read1127 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read11" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 9 'read' 'p_read1127' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%p_read1026 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read10" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 10 'read' 'p_read1026' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%p_read925 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read9" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 11 'read' 'p_read925' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%p_read824 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read8" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 12 'read' 'p_read824' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%p_read723 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read7" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 13 'read' 'p_read723' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%p_read622 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read6" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 14 'read' 'p_read622' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%p_read521 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read5" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 15 'read' 'p_read521' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.21ns)   --->   "%p_read420 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 16 'read' 'p_read420' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%p_read319 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 17 'read' 'p_read319' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%p_read218 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 18 'read' 'p_read218' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%p_read117 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 19 'read' 'p_read117' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%p_read16 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 20 'read' 'p_read16' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln818_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read117, i4 0"   --->   Operation 21 'bitconcatenate' 'shl_ln818_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln818_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read218, i4 0"   --->   Operation 22 'bitconcatenate' 'shl_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln818_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read521, i4 0"   --->   Operation 23 'bitconcatenate' 'shl_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln818_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read622, i4 0"   --->   Operation 24 'bitconcatenate' 'shl_ln818_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln818_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read824, i4 0"   --->   Operation 25 'bitconcatenate' 'shl_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln818_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read925, i4 0"   --->   Operation 26 'bitconcatenate' 'shl_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln818_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read1026, i4 0"   --->   Operation 27 'bitconcatenate' 'shl_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln818_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read1127, i4 0"   --->   Operation 28 'bitconcatenate' 'shl_ln818_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln818_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_187, i4 0"   --->   Operation 29 'bitconcatenate' 'shl_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln818_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_186, i4 0"   --->   Operation 30 'bitconcatenate' 'shl_ln818_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i10 %shl_ln818_1"   --->   Operation 31 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i10 %shl_ln818_2"   --->   Operation 32 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i10 %shl_ln818_5"   --->   Operation 33 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i10 %shl_ln818_6"   --->   Operation 34 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i10 %shl_ln818_8"   --->   Operation 35 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i10 %shl_ln818_9"   --->   Operation 36 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i10 %shl_ln818_s"   --->   Operation 37 'zext' 'zext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i10 %shl_ln818_10"   --->   Operation 38 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i10 %shl_ln818_12"   --->   Operation 39 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i10 %shl_ln818_13"   --->   Operation 40 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.72ns)   --->   "%add_ln813 = add i11 %zext_ln813_1, i11 %zext_ln813_2"   --->   Operation 41 'add' 'add_ln813' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.72ns)   --->   "%add_ln813_3 = add i11 %zext_ln813_5, i11 %zext_ln813_6"   --->   Operation 42 'add' 'add_ln813_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.72ns)   --->   "%add_ln813_7 = add i11 %zext_ln813_8, i11 %zext_ln813_9"   --->   Operation 43 'add' 'add_ln813_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.72ns)   --->   "%add_ln813_9 = add i11 %zext_ln813_10, i11 %zext_ln813_11"   --->   Operation 44 'add' 'add_ln813_9' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.72ns)   --->   "%add_ln813_10 = add i11 %zext_ln813_13, i11 %zext_ln813_14"   --->   Operation 45 'add' 'add_ln813_10' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln818_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read319, i4 0"   --->   Operation 46 'bitconcatenate' 'shl_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln818_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read420, i4 0"   --->   Operation 47 'bitconcatenate' 'shl_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln818_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read723, i4 0"   --->   Operation 48 'bitconcatenate' 'shl_ln818_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln818_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_188, i4 0"   --->   Operation 49 'bitconcatenate' 'shl_ln818_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln813_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i6.i4, i1 1, i6 %p_read16, i4 0"   --->   Operation 50 'bitconcatenate' 'zext_ln813_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i11 %zext_ln813_cast"   --->   Operation 51 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i10 %shl_ln818_3"   --->   Operation 52 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i10 %shl_ln818_4"   --->   Operation 53 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i10 %shl_ln818_7"   --->   Operation 54 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i10 %shl_ln818_11"   --->   Operation 55 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i11 %add_ln813"   --->   Operation 56 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.73ns)   --->   "%add_ln813_1 = add i12 %zext_ln813_16, i12 %zext_ln813"   --->   Operation 57 'add' 'add_ln813_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i12 %add_ln813_1"   --->   Operation 58 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2 = add i13 %zext_ln813_17, i13 %zext_ln813_3"   --->   Operation 59 'add' 'add_ln813_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln813_20 = zext i11 %add_ln813_3"   --->   Operation 60 'zext' 'zext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.73ns)   --->   "%add_ln813_4 = add i12 %zext_ln813_20, i12 %zext_ln813_4"   --->   Operation 61 'add' 'add_ln813_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln813_21 = zext i12 %add_ln813_4"   --->   Operation 62 'zext' 'zext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_5 = add i13 %zext_ln813_21, i13 %add_ln813_2"   --->   Operation 63 'add' 'add_ln813_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i13 %add_ln813_5"   --->   Operation 64 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.75ns)   --->   "%add_ln813_6 = add i14 %zext_ln813_18, i14 %zext_ln813_7"   --->   Operation 65 'add' 'add_ln813_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln813_23 = zext i11 %add_ln813_9"   --->   Operation 66 'zext' 'zext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln813_24 = zext i11 %add_ln813_10"   --->   Operation 67 'zext' 'zext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.73ns)   --->   "%add_ln813_11 = add i12 %zext_ln813_24, i12 %zext_ln813_12"   --->   Operation 68 'add' 'add_ln813_11' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln813_25 = zext i12 %add_ln813_11"   --->   Operation 69 'zext' 'zext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.74ns)   --->   "%add_ln813_12 = add i13 %zext_ln813_25, i13 %zext_ln813_23"   --->   Operation 70 'add' 'add_ln813_12' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.48>
ST_3 : Operation 71 [1/1] (1.21ns)   --->   "%i_read = read i13 @_ssdm_op_Read.ap_fifo.i13P0A, i13 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 71 'read' 'i_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 16> <FIFO>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln818_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_185, i4 0"   --->   Operation 72 'bitconcatenate' 'shl_ln818_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i10 %shl_ln818_14"   --->   Operation 73 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln813_22 = zext i11 %add_ln813_7"   --->   Operation 74 'zext' 'zext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_8 = add i14 %zext_ln813_22, i14 %add_ln813_6"   --->   Operation 75 'add' 'add_ln813_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln813_26 = zext i13 %add_ln813_12"   --->   Operation 76 'zext' 'zext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_13 = add i14 %zext_ln813_26, i14 %add_ln813_8"   --->   Operation 77 'add' 'add_ln813_13' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i14 %add_ln813_13"   --->   Operation 78 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.76ns)   --->   "%add_ln813_14 = add i15 %zext_ln813_19, i15 %zext_ln813_15"   --->   Operation 79 'add' 'add_ln813_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.24>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i13 %i_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 81 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%out_buf_addr = getelementptr i15 %out_buf, i64 0, i64 %zext_ln66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 82 'getelementptr' 'out_buf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 83 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_5, void @empty_3, void @empty_3, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 84 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.24ns)   --->   "%store_ln66 = store i15 %add_ln813_14, i13 %out_buf_addr" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:66->/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 85 'store' 'store_ln66' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 8192> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense.h:41]   --->   Operation 86 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_185             (read             ) [ 01110]
p_read_186             (read             ) [ 00000]
p_read_187             (read             ) [ 00000]
p_read_188             (read             ) [ 01100]
p_read1127             (read             ) [ 00000]
p_read1026             (read             ) [ 00000]
p_read925              (read             ) [ 00000]
p_read824              (read             ) [ 00000]
p_read723              (read             ) [ 01100]
p_read622              (read             ) [ 00000]
p_read521              (read             ) [ 00000]
p_read420              (read             ) [ 01100]
p_read319              (read             ) [ 01100]
p_read218              (read             ) [ 00000]
p_read117              (read             ) [ 00000]
p_read16               (read             ) [ 01100]
shl_ln818_1            (bitconcatenate   ) [ 00000]
shl_ln818_2            (bitconcatenate   ) [ 00000]
shl_ln818_5            (bitconcatenate   ) [ 00000]
shl_ln818_6            (bitconcatenate   ) [ 00000]
shl_ln818_8            (bitconcatenate   ) [ 00000]
shl_ln818_9            (bitconcatenate   ) [ 00000]
shl_ln818_s            (bitconcatenate   ) [ 00000]
shl_ln818_10           (bitconcatenate   ) [ 00000]
shl_ln818_12           (bitconcatenate   ) [ 00000]
shl_ln818_13           (bitconcatenate   ) [ 00000]
zext_ln813_1           (zext             ) [ 00000]
zext_ln813_2           (zext             ) [ 00000]
zext_ln813_5           (zext             ) [ 00000]
zext_ln813_6           (zext             ) [ 00000]
zext_ln813_8           (zext             ) [ 00000]
zext_ln813_9           (zext             ) [ 00000]
zext_ln813_10          (zext             ) [ 00000]
zext_ln813_11          (zext             ) [ 00000]
zext_ln813_13          (zext             ) [ 00000]
zext_ln813_14          (zext             ) [ 00000]
add_ln813              (add              ) [ 01100]
add_ln813_3            (add              ) [ 01100]
add_ln813_7            (add              ) [ 01110]
add_ln813_9            (add              ) [ 01100]
add_ln813_10           (add              ) [ 01100]
shl_ln818_3            (bitconcatenate   ) [ 00000]
shl_ln818_4            (bitconcatenate   ) [ 00000]
shl_ln818_7            (bitconcatenate   ) [ 00000]
shl_ln818_11           (bitconcatenate   ) [ 00000]
zext_ln813_cast        (bitconcatenate   ) [ 00000]
zext_ln813             (zext             ) [ 00000]
zext_ln813_3           (zext             ) [ 00000]
zext_ln813_4           (zext             ) [ 00000]
zext_ln813_7           (zext             ) [ 00000]
zext_ln813_12          (zext             ) [ 00000]
zext_ln813_16          (zext             ) [ 00000]
add_ln813_1            (add              ) [ 00000]
zext_ln813_17          (zext             ) [ 00000]
add_ln813_2            (add              ) [ 00000]
zext_ln813_20          (zext             ) [ 00000]
add_ln813_4            (add              ) [ 00000]
zext_ln813_21          (zext             ) [ 00000]
add_ln813_5            (add              ) [ 00000]
zext_ln813_18          (zext             ) [ 00000]
add_ln813_6            (add              ) [ 01010]
zext_ln813_23          (zext             ) [ 00000]
zext_ln813_24          (zext             ) [ 00000]
add_ln813_11           (add              ) [ 00000]
zext_ln813_25          (zext             ) [ 00000]
add_ln813_12           (add              ) [ 01010]
i_read                 (read             ) [ 01001]
shl_ln818_14           (bitconcatenate   ) [ 00000]
zext_ln813_15          (zext             ) [ 00000]
zext_ln813_22          (zext             ) [ 00000]
add_ln813_8            (add              ) [ 00000]
zext_ln813_26          (zext             ) [ 00000]
add_ln813_13           (add              ) [ 00000]
zext_ln813_19          (zext             ) [ 00000]
add_ln813_14           (add              ) [ 01001]
specinterface_ln0      (specinterface    ) [ 00000]
zext_ln66              (zext             ) [ 00000]
out_buf_addr           (getelementptr    ) [ 00000]
specpipeline_ln33      (specpipeline     ) [ 00000]
specresourcelimit_ln33 (specresourcelimit) [ 00000]
store_ln66             (store            ) [ 00000]
ret_ln41               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_buf">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="i">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_185_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_185/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_186_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_186/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_187_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_187/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_188_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_188/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read1127_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1127/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read1026_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1026/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read925_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="6" slack="0"/>
<pin id="117" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read925/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read824_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read824/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read723_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read723/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read622_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read622/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read521_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read521/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read420_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read420/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read319_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read319/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read218_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read218/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read117_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read117/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read16_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="0"/>
<pin id="176" dir="0" index="1" bw="13" slack="0"/>
<pin id="177" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_buf_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="15" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="13" slack="0"/>
<pin id="184" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_addr/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln66_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="0" index="1" bw="15" slack="1"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="shl_ln818_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="shl_ln818_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_2/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="shl_ln818_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_5/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shl_ln818_6_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_6/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shl_ln818_8_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_8/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shl_ln818_9_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_9/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln818_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_s/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="shl_ln818_10_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_10/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="shl_ln818_12_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_12/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="shl_ln818_13_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_13/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln813_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln813_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_2/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln813_5_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_5/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln813_6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_6/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln813_8_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_8/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln813_9_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_9/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln813_10_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_10/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln813_11_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_11/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln813_13_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_13/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln813_14_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_14/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln813_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="10" slack="0"/>
<pin id="316" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln813_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_3/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln813_7_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_7/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln813_9_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="10" slack="0"/>
<pin id="334" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_9/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln813_10_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="10" slack="0"/>
<pin id="340" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_10/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="shl_ln818_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="1"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_3/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln818_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="0" index="1" bw="6" slack="1"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_4/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="shl_ln818_7_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="6" slack="1"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_7/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="shl_ln818_11_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="1"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_11/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln813_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="1"/>
<pin id="375" dir="0" index="3" bw="1" slack="0"/>
<pin id="376" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln813_cast/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln813_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln813_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_3/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln813_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_4/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln813_7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_7/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln813_12_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_12/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln813_16_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="1"/>
<pin id="402" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_16/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln813_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="0" index="1" bw="11" slack="0"/>
<pin id="406" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln813_17_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="0"/>
<pin id="411" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_17/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln813_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="0" index="1" bw="10" slack="0"/>
<pin id="416" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln813_20_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="1"/>
<pin id="421" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_20/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln813_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="0" index="1" bw="10" slack="0"/>
<pin id="425" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_4/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln813_21_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_21/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln813_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="0" index="1" bw="13" slack="0"/>
<pin id="435" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_5/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln813_18_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="13" slack="0"/>
<pin id="440" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_18/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln813_6_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="13" slack="0"/>
<pin id="444" dir="0" index="1" bw="10" slack="0"/>
<pin id="445" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_6/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln813_23_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="1"/>
<pin id="450" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_23/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln813_24_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="1"/>
<pin id="453" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_24/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln813_11_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_11/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln813_25_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="0"/>
<pin id="462" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_25/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln813_12_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="0" index="1" bw="11" slack="0"/>
<pin id="467" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_12/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="shl_ln818_14_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="6" slack="2"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln818_14/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln813_15_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_15/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln813_22_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="2"/>
<pin id="483" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_22/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln813_8_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="0" index="1" bw="14" slack="1"/>
<pin id="487" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_8/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln813_26_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="13" slack="1"/>
<pin id="491" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_26/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln813_13_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="13" slack="0"/>
<pin id="494" dir="0" index="1" bw="14" slack="0"/>
<pin id="495" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_13/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln813_19_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="14" slack="0"/>
<pin id="500" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_19/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln813_14_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="0"/>
<pin id="504" dir="0" index="1" bw="10" slack="0"/>
<pin id="505" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_14/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln66_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="13" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/4 "/>
</bind>
</comp>

<comp id="512" class="1005" name="p_read_185_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="2"/>
<pin id="514" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="p_read_185 "/>
</bind>
</comp>

<comp id="517" class="1005" name="p_read_188_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="1"/>
<pin id="519" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_read_188 "/>
</bind>
</comp>

<comp id="522" class="1005" name="p_read723_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="1"/>
<pin id="524" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_read723 "/>
</bind>
</comp>

<comp id="527" class="1005" name="p_read420_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="1"/>
<pin id="529" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_read420 "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_read319_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="1"/>
<pin id="534" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_read319 "/>
</bind>
</comp>

<comp id="537" class="1005" name="p_read16_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="1"/>
<pin id="539" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_read16 "/>
</bind>
</comp>

<comp id="542" class="1005" name="add_ln813_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="1"/>
<pin id="544" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813 "/>
</bind>
</comp>

<comp id="547" class="1005" name="add_ln813_3_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="1"/>
<pin id="549" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_3 "/>
</bind>
</comp>

<comp id="552" class="1005" name="add_ln813_7_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="2"/>
<pin id="554" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln813_7 "/>
</bind>
</comp>

<comp id="557" class="1005" name="add_ln813_9_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="11" slack="1"/>
<pin id="559" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_9 "/>
</bind>
</comp>

<comp id="562" class="1005" name="add_ln813_10_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="1"/>
<pin id="564" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_10 "/>
</bind>
</comp>

<comp id="567" class="1005" name="add_ln813_6_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="14" slack="1"/>
<pin id="569" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_6 "/>
</bind>
</comp>

<comp id="572" class="1005" name="add_ln813_12_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="13" slack="1"/>
<pin id="574" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_12 "/>
</bind>
</comp>

<comp id="577" class="1005" name="i_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="13" slack="1"/>
<pin id="579" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="582" class="1005" name="add_ln813_14_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="15" slack="1"/>
<pin id="584" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="162" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="156" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="138" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="132" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="120" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="114" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="108" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="102" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="90" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="84" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="193" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="201" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="209" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="217" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="225" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="233" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="241" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="249" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="257" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="265" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="273" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="277" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="281" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="285" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="289" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="293" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="297" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="301" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="305" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="309" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="40" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="383"><net_src comp="371" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="343" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="350" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="357" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="364" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="380" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="384" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="426"><net_src comp="419" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="388" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="413" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="392" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="396" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="448" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="38" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="40" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="480"><net_src comp="470" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="477" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="515"><net_src comp="78" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="520"><net_src comp="96" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="525"><net_src comp="126" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="530"><net_src comp="144" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="535"><net_src comp="150" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="540"><net_src comp="168" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="545"><net_src comp="313" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="550"><net_src comp="319" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="555"><net_src comp="325" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="560"><net_src comp="331" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="565"><net_src comp="337" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="570"><net_src comp="442" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="575"><net_src comp="464" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="580"><net_src comp="174" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="585"><net_src comp="502" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="187" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_buf | {4 }
 - Input state : 
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read1 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read2 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read3 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read4 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read5 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read6 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read7 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read8 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read9 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read10 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read11 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read12 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read13 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read14 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : p_read15 | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config23> : i | {3 }
  - Chain level:
	State 1
		zext_ln813_1 : 1
		zext_ln813_2 : 1
		zext_ln813_5 : 1
		zext_ln813_6 : 1
		zext_ln813_8 : 1
		zext_ln813_9 : 1
		zext_ln813_10 : 1
		zext_ln813_11 : 1
		zext_ln813_13 : 1
		zext_ln813_14 : 1
		add_ln813 : 2
		add_ln813_3 : 2
		add_ln813_7 : 2
		add_ln813_9 : 2
		add_ln813_10 : 2
	State 2
		zext_ln813 : 1
		zext_ln813_3 : 1
		zext_ln813_4 : 1
		zext_ln813_7 : 1
		zext_ln813_12 : 1
		add_ln813_1 : 2
		zext_ln813_17 : 3
		add_ln813_2 : 4
		add_ln813_4 : 2
		zext_ln813_21 : 3
		add_ln813_5 : 5
		zext_ln813_18 : 6
		add_ln813_6 : 7
		add_ln813_11 : 2
		zext_ln813_25 : 3
		add_ln813_12 : 4
	State 3
		zext_ln813_15 : 1
		add_ln813_8 : 1
		add_ln813_13 : 2
		zext_ln813_19 : 3
		add_ln813_14 : 4
	State 4
		out_buf_addr : 1
		store_ln66 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln813_fu_313    |    0    |    17   |
|          |   add_ln813_3_fu_319   |    0    |    17   |
|          |   add_ln813_7_fu_325   |    0    |    17   |
|          |   add_ln813_9_fu_331   |    0    |    17   |
|          |   add_ln813_10_fu_337  |    0    |    17   |
|          |   add_ln813_1_fu_403   |    0    |    18   |
|          |   add_ln813_2_fu_413   |    0    |    17   |
|    add   |   add_ln813_4_fu_422   |    0    |    18   |
|          |   add_ln813_5_fu_432   |    0    |    17   |
|          |   add_ln813_6_fu_442   |    0    |    20   |
|          |   add_ln813_11_fu_454  |    0    |    18   |
|          |   add_ln813_12_fu_464  |    0    |    19   |
|          |   add_ln813_8_fu_484   |    0    |    16   |
|          |   add_ln813_13_fu_492  |    0    |    16   |
|          |   add_ln813_14_fu_502  |    0    |    21   |
|----------|------------------------|---------|---------|
|          |  p_read_185_read_fu_78 |    0    |    0    |
|          |  p_read_186_read_fu_84 |    0    |    0    |
|          |  p_read_187_read_fu_90 |    0    |    0    |
|          |  p_read_188_read_fu_96 |    0    |    0    |
|          | p_read1127_read_fu_102 |    0    |    0    |
|          | p_read1026_read_fu_108 |    0    |    0    |
|          |  p_read925_read_fu_114 |    0    |    0    |
|          |  p_read824_read_fu_120 |    0    |    0    |
|   read   |  p_read723_read_fu_126 |    0    |    0    |
|          |  p_read622_read_fu_132 |    0    |    0    |
|          |  p_read521_read_fu_138 |    0    |    0    |
|          |  p_read420_read_fu_144 |    0    |    0    |
|          |  p_read319_read_fu_150 |    0    |    0    |
|          |  p_read218_read_fu_156 |    0    |    0    |
|          |  p_read117_read_fu_162 |    0    |    0    |
|          |  p_read16_read_fu_168  |    0    |    0    |
|          |   i_read_read_fu_174   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   shl_ln818_1_fu_193   |    0    |    0    |
|          |   shl_ln818_2_fu_201   |    0    |    0    |
|          |   shl_ln818_5_fu_209   |    0    |    0    |
|          |   shl_ln818_6_fu_217   |    0    |    0    |
|          |   shl_ln818_8_fu_225   |    0    |    0    |
|          |   shl_ln818_9_fu_233   |    0    |    0    |
|          |   shl_ln818_s_fu_241   |    0    |    0    |
|bitconcatenate|   shl_ln818_10_fu_249  |    0    |    0    |
|          |   shl_ln818_12_fu_257  |    0    |    0    |
|          |   shl_ln818_13_fu_265  |    0    |    0    |
|          |   shl_ln818_3_fu_343   |    0    |    0    |
|          |   shl_ln818_4_fu_350   |    0    |    0    |
|          |   shl_ln818_7_fu_357   |    0    |    0    |
|          |   shl_ln818_11_fu_364  |    0    |    0    |
|          | zext_ln813_cast_fu_371 |    0    |    0    |
|          |   shl_ln818_14_fu_470  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln813_1_fu_273  |    0    |    0    |
|          |   zext_ln813_2_fu_277  |    0    |    0    |
|          |   zext_ln813_5_fu_281  |    0    |    0    |
|          |   zext_ln813_6_fu_285  |    0    |    0    |
|          |   zext_ln813_8_fu_289  |    0    |    0    |
|          |   zext_ln813_9_fu_293  |    0    |    0    |
|          |  zext_ln813_10_fu_297  |    0    |    0    |
|          |  zext_ln813_11_fu_301  |    0    |    0    |
|          |  zext_ln813_13_fu_305  |    0    |    0    |
|          |  zext_ln813_14_fu_309  |    0    |    0    |
|          |    zext_ln813_fu_380   |    0    |    0    |
|          |   zext_ln813_3_fu_384  |    0    |    0    |
|          |   zext_ln813_4_fu_388  |    0    |    0    |
|   zext   |   zext_ln813_7_fu_392  |    0    |    0    |
|          |  zext_ln813_12_fu_396  |    0    |    0    |
|          |  zext_ln813_16_fu_400  |    0    |    0    |
|          |  zext_ln813_17_fu_409  |    0    |    0    |
|          |  zext_ln813_20_fu_419  |    0    |    0    |
|          |  zext_ln813_21_fu_428  |    0    |    0    |
|          |  zext_ln813_18_fu_438  |    0    |    0    |
|          |  zext_ln813_23_fu_448  |    0    |    0    |
|          |  zext_ln813_24_fu_451  |    0    |    0    |
|          |  zext_ln813_25_fu_460  |    0    |    0    |
|          |  zext_ln813_15_fu_477  |    0    |    0    |
|          |  zext_ln813_22_fu_481  |    0    |    0    |
|          |  zext_ln813_26_fu_489  |    0    |    0    |
|          |  zext_ln813_19_fu_498  |    0    |    0    |
|          |    zext_ln66_fu_508    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   265   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_ln813_10_reg_562|   11   |
|add_ln813_12_reg_572|   13   |
|add_ln813_14_reg_582|   15   |
| add_ln813_3_reg_547|   11   |
| add_ln813_6_reg_567|   14   |
| add_ln813_7_reg_552|   11   |
| add_ln813_9_reg_557|   11   |
|  add_ln813_reg_542 |   11   |
|   i_read_reg_577   |   13   |
|  p_read16_reg_537  |    6   |
|  p_read319_reg_532 |    6   |
|  p_read420_reg_527 |    6   |
|  p_read723_reg_522 |    6   |
| p_read_185_reg_512 |    6   |
| p_read_188_reg_517 |    6   |
+--------------------+--------+
|        Total       |   146  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   265  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   146  |    -   |
+-----------+--------+--------+
|   Total   |   146  |   265  |
+-----------+--------+--------+
