<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Mcan Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Mcan Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> hardware registers.  
 <a href="struct_mcan.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="mcan_8h_source.html">mcan.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Mcan:</div>
<div class="dyncontent">
<div class="center"><img src="struct_mcan__coll__graph.gif" border="0" usemap="#a_mcan_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa8c7ac7b950c929e7888262a646ed214"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#aa8c7ac7b950c929e7888262a646ed214">MCAN_BTP</a></td></tr>
<tr class="memdesc:aa8c7ac7b950c929e7888262a646ed214"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x1C) Bit Timing and Prescaler Register  <br /></td></tr>
<tr class="separator:aa8c7ac7b950c929e7888262a646ed214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56caf1c99c0eb50695882995a41915e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#ac56caf1c99c0eb50695882995a41915e">MCAN_CCCR</a></td></tr>
<tr class="memdesc:ac56caf1c99c0eb50695882995a41915e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x18) CC Control Register  <br /></td></tr>
<tr class="separator:ac56caf1c99c0eb50695882995a41915e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a30e49bf24d55ef5506405f0191932"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#ab5a30e49bf24d55ef5506405f0191932">MCAN_CREL</a></td></tr>
<tr class="memdesc:ab5a30e49bf24d55ef5506405f0191932"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x00) Core Release Register  <br /></td></tr>
<tr class="separator:ab5a30e49bf24d55ef5506405f0191932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ff94fb4fd91b7416a9aed216f1dac4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a76ff94fb4fd91b7416a9aed216f1dac4">MCAN_CUST</a></td></tr>
<tr class="memdesc:a76ff94fb4fd91b7416a9aed216f1dac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x08) Customer Register  <br /></td></tr>
<tr class="separator:a76ff94fb4fd91b7416a9aed216f1dac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4412882e3359de427209547daa698bce"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a4412882e3359de427209547daa698bce">MCAN_ECR</a></td></tr>
<tr class="memdesc:a4412882e3359de427209547daa698bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x40) Error Counter Register  <br /></td></tr>
<tr class="separator:a4412882e3359de427209547daa698bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d82202181b35991402314659af96cb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a31d82202181b35991402314659af96cb">MCAN_ENDN</a></td></tr>
<tr class="memdesc:a31d82202181b35991402314659af96cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x04) Endian Register  <br /></td></tr>
<tr class="separator:a31d82202181b35991402314659af96cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759d99b9e60a72853e95e2a209802ace"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a759d99b9e60a72853e95e2a209802ace">MCAN_FBTP</a></td></tr>
<tr class="memdesc:a759d99b9e60a72853e95e2a209802ace"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x0C) Fast Bit Timing and Prescaler Register  <br /></td></tr>
<tr class="separator:a759d99b9e60a72853e95e2a209802ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad79e393b3efaf72d50e36ab74f23e48"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#aad79e393b3efaf72d50e36ab74f23e48">MCAN_GFC</a></td></tr>
<tr class="memdesc:aad79e393b3efaf72d50e36ab74f23e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x80) Global Filter Configuration Register  <br /></td></tr>
<tr class="separator:aad79e393b3efaf72d50e36ab74f23e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebdedb82eeb264100ba403d8a9d775dc"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#aebdedb82eeb264100ba403d8a9d775dc">MCAN_HPMS</a></td></tr>
<tr class="memdesc:aebdedb82eeb264100ba403d8a9d775dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x94) High Priority Message Status Register  <br /></td></tr>
<tr class="separator:aebdedb82eeb264100ba403d8a9d775dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9c472a93e5cd5c9f237d9a94ef7f2e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a0a9c472a93e5cd5c9f237d9a94ef7f2e">MCAN_IE</a></td></tr>
<tr class="memdesc:a0a9c472a93e5cd5c9f237d9a94ef7f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x54) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a0a9c472a93e5cd5c9f237d9a94ef7f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6335480bc089452f05f3d6fe66b80e0a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a6335480bc089452f05f3d6fe66b80e0a">MCAN_ILE</a></td></tr>
<tr class="memdesc:a6335480bc089452f05f3d6fe66b80e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x5C) Interrupt Line Enable Register  <br /></td></tr>
<tr class="separator:a6335480bc089452f05f3d6fe66b80e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2308731a54a1ea8e24de22d5e5f0d728"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a2308731a54a1ea8e24de22d5e5f0d728">MCAN_ILS</a></td></tr>
<tr class="memdesc:a2308731a54a1ea8e24de22d5e5f0d728"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x58) Interrupt Line Select Register  <br /></td></tr>
<tr class="separator:a2308731a54a1ea8e24de22d5e5f0d728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de6ff1b23c4701e40d014842314c0c5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a9de6ff1b23c4701e40d014842314c0c5">MCAN_IR</a></td></tr>
<tr class="memdesc:a9de6ff1b23c4701e40d014842314c0c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x50) Interrupt Register  <br /></td></tr>
<tr class="separator:a9de6ff1b23c4701e40d014842314c0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add03a9f5d627e3f201666496c83af93f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#add03a9f5d627e3f201666496c83af93f">MCAN_NDAT1</a></td></tr>
<tr class="memdesc:add03a9f5d627e3f201666496c83af93f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x98) New Data 1 Register  <br /></td></tr>
<tr class="separator:add03a9f5d627e3f201666496c83af93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6fa81fd7c8ab89e4e6d9d79ac9be018"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#af6fa81fd7c8ab89e4e6d9d79ac9be018">MCAN_NDAT2</a></td></tr>
<tr class="memdesc:af6fa81fd7c8ab89e4e6d9d79ac9be018"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x9C) New Data 2 Register  <br /></td></tr>
<tr class="separator:af6fa81fd7c8ab89e4e6d9d79ac9be018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c9a6a2337f1dee91970172832074af"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#ab2c9a6a2337f1dee91970172832074af">MCAN_PSR</a></td></tr>
<tr class="memdesc:ab2c9a6a2337f1dee91970172832074af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x44) Protocol Status Register  <br /></td></tr>
<tr class="separator:ab2c9a6a2337f1dee91970172832074af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755d77fa581e283242ed6fac9506d7ae"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a755d77fa581e283242ed6fac9506d7ae">MCAN_RWD</a></td></tr>
<tr class="memdesc:a755d77fa581e283242ed6fac9506d7ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x14) RAM Watchdog Register  <br /></td></tr>
<tr class="separator:a755d77fa581e283242ed6fac9506d7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be495ebe147ded61e71ffab067c2f3c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a7be495ebe147ded61e71ffab067c2f3c">MCAN_RXBC</a></td></tr>
<tr class="memdesc:a7be495ebe147ded61e71ffab067c2f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xAC) Receive Rx Buffer Configuration Register  <br /></td></tr>
<tr class="separator:a7be495ebe147ded61e71ffab067c2f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856fa1b75b4fb5464a30195921f790e7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a856fa1b75b4fb5464a30195921f790e7">MCAN_RXESC</a></td></tr>
<tr class="memdesc:a856fa1b75b4fb5464a30195921f790e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xBC) Receive Buffer / FIFO Element Size Configuration Register  <br /></td></tr>
<tr class="separator:a856fa1b75b4fb5464a30195921f790e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de8e989455d507b0d394861efa3d120"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a2de8e989455d507b0d394861efa3d120">MCAN_RXF0A</a></td></tr>
<tr class="memdesc:a2de8e989455d507b0d394861efa3d120"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xA8) Receive FIFO 0 Acknowledge Register  <br /></td></tr>
<tr class="separator:a2de8e989455d507b0d394861efa3d120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a402afbdd7214583df6598cf75939a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a3a402afbdd7214583df6598cf75939a2">MCAN_RXF0C</a></td></tr>
<tr class="memdesc:a3a402afbdd7214583df6598cf75939a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xA0) Receive FIFO 0 Configuration Register  <br /></td></tr>
<tr class="separator:a3a402afbdd7214583df6598cf75939a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2cc249a2dca37ad5a2f8cccc328b93"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#aaf2cc249a2dca37ad5a2f8cccc328b93">MCAN_RXF0S</a></td></tr>
<tr class="memdesc:aaf2cc249a2dca37ad5a2f8cccc328b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xA4) Receive FIFO 0 Status Register  <br /></td></tr>
<tr class="separator:aaf2cc249a2dca37ad5a2f8cccc328b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a2dc733921b22e7c1b81ce157c5311"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a26a2dc733921b22e7c1b81ce157c5311">MCAN_RXF1A</a></td></tr>
<tr class="memdesc:a26a2dc733921b22e7c1b81ce157c5311"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xB8) Receive FIFO 1 Acknowledge Register  <br /></td></tr>
<tr class="separator:a26a2dc733921b22e7c1b81ce157c5311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac435d27ad1032489e93e49cdc657b832"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#ac435d27ad1032489e93e49cdc657b832">MCAN_RXF1C</a></td></tr>
<tr class="memdesc:ac435d27ad1032489e93e49cdc657b832"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xB0) Receive FIFO 1 Configuration Register  <br /></td></tr>
<tr class="separator:ac435d27ad1032489e93e49cdc657b832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f22585b2b0425e7d6fafccd3748ef48"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a4f22585b2b0425e7d6fafccd3748ef48">MCAN_RXF1S</a></td></tr>
<tr class="memdesc:a4f22585b2b0425e7d6fafccd3748ef48"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xB4) Receive FIFO 1 Status Register  <br /></td></tr>
<tr class="separator:a4f22585b2b0425e7d6fafccd3748ef48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e36aedb4c5461ca369c4fdd1033109"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a32e36aedb4c5461ca369c4fdd1033109">MCAN_SIDFC</a></td></tr>
<tr class="memdesc:a32e36aedb4c5461ca369c4fdd1033109"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x84) Standard ID Filter Configuration Register  <br /></td></tr>
<tr class="separator:a32e36aedb4c5461ca369c4fdd1033109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab983f9187cdebf4848a0c158ae0db3de"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#ab983f9187cdebf4848a0c158ae0db3de">MCAN_TEST</a></td></tr>
<tr class="memdesc:ab983f9187cdebf4848a0c158ae0db3de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x10) Test Register  <br /></td></tr>
<tr class="separator:ab983f9187cdebf4848a0c158ae0db3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5caaa33e4f25d39af7ab47b101d4f45c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a5caaa33e4f25d39af7ab47b101d4f45c">MCAN_TOCC</a></td></tr>
<tr class="memdesc:a5caaa33e4f25d39af7ab47b101d4f45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x28) Timeout Counter Configuration Register  <br /></td></tr>
<tr class="separator:a5caaa33e4f25d39af7ab47b101d4f45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055c0102684acd7cd356fcc285bc000b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a055c0102684acd7cd356fcc285bc000b">MCAN_TOCV</a></td></tr>
<tr class="memdesc:a055c0102684acd7cd356fcc285bc000b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x2C) Timeout Counter Value Register  <br /></td></tr>
<tr class="separator:a055c0102684acd7cd356fcc285bc000b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79679f70d569f298b95a27617abb506"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#af79679f70d569f298b95a27617abb506">MCAN_TSCC</a></td></tr>
<tr class="memdesc:af79679f70d569f298b95a27617abb506"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x20) Timestamp Counter Configuration Register  <br /></td></tr>
<tr class="separator:af79679f70d569f298b95a27617abb506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56b44889dc925861bbb3d30ab073db0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#aa56b44889dc925861bbb3d30ab073db0">MCAN_TSCV</a></td></tr>
<tr class="memdesc:aa56b44889dc925861bbb3d30ab073db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x24) Timestamp Counter Value Register  <br /></td></tr>
<tr class="separator:aa56b44889dc925861bbb3d30ab073db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba0ea320d9236de309d29cad47b8cc6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#abba0ea320d9236de309d29cad47b8cc6">MCAN_TXBAR</a></td></tr>
<tr class="memdesc:abba0ea320d9236de309d29cad47b8cc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xD0) Transmit Buffer Add Request Register  <br /></td></tr>
<tr class="separator:abba0ea320d9236de309d29cad47b8cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de3ad1b62b3c8d56d85d4cce2eb666e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a8de3ad1b62b3c8d56d85d4cce2eb666e">MCAN_TXBC</a></td></tr>
<tr class="memdesc:a8de3ad1b62b3c8d56d85d4cce2eb666e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xC0) Transmit Buffer Configuration Register  <br /></td></tr>
<tr class="separator:a8de3ad1b62b3c8d56d85d4cce2eb666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43b39e2dca752502a6f7bc9eae9190f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#aa43b39e2dca752502a6f7bc9eae9190f">MCAN_TXBCF</a></td></tr>
<tr class="memdesc:aa43b39e2dca752502a6f7bc9eae9190f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xDC) Transmit Buffer Cancellation Finished Register  <br /></td></tr>
<tr class="separator:aa43b39e2dca752502a6f7bc9eae9190f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6960c238498346b677232d3a18add1a6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a6960c238498346b677232d3a18add1a6">MCAN_TXBCIE</a></td></tr>
<tr class="memdesc:a6960c238498346b677232d3a18add1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xE4) Transmit Buffer Cancellation Finished Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a6960c238498346b677232d3a18add1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06465098978dc990022a332519806a08"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a06465098978dc990022a332519806a08">MCAN_TXBCR</a></td></tr>
<tr class="memdesc:a06465098978dc990022a332519806a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xD4) Transmit Buffer Cancellation Request Register  <br /></td></tr>
<tr class="separator:a06465098978dc990022a332519806a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9bcf293a38d02f600568d01e0beeb3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a0d9bcf293a38d02f600568d01e0beeb3">MCAN_TXBRP</a></td></tr>
<tr class="memdesc:a0d9bcf293a38d02f600568d01e0beeb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xCC) Transmit Buffer Request Pending Register  <br /></td></tr>
<tr class="separator:a0d9bcf293a38d02f600568d01e0beeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3641163398b74a22516a3bd19bb085"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a0a3641163398b74a22516a3bd19bb085">MCAN_TXBTIE</a></td></tr>
<tr class="memdesc:a0a3641163398b74a22516a3bd19bb085"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a0a3641163398b74a22516a3bd19bb085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8faa40665fd7fbd2914193cecc88e5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a0f8faa40665fd7fbd2914193cecc88e5">MCAN_TXBTO</a></td></tr>
<tr class="memdesc:a0f8faa40665fd7fbd2914193cecc88e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xD8) Transmit Buffer Transmission Occurred Register  <br /></td></tr>
<tr class="separator:a0f8faa40665fd7fbd2914193cecc88e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbe6e566676e3205330ef4abddcde45"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#acbbe6e566676e3205330ef4abddcde45">MCAN_TXEFA</a></td></tr>
<tr class="memdesc:acbbe6e566676e3205330ef4abddcde45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xF8) Transmit Event FIFO Acknowledge Register  <br /></td></tr>
<tr class="separator:acbbe6e566676e3205330ef4abddcde45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f52d48de177c0f3e8c06497e8b3a568"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a0f52d48de177c0f3e8c06497e8b3a568">MCAN_TXEFC</a></td></tr>
<tr class="memdesc:a0f52d48de177c0f3e8c06497e8b3a568"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xF0) Transmit Event FIFO Configuration Register  <br /></td></tr>
<tr class="separator:a0f52d48de177c0f3e8c06497e8b3a568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c880b0d7a88d8d8385597c533ed4650"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a4c880b0d7a88d8d8385597c533ed4650">MCAN_TXEFS</a></td></tr>
<tr class="memdesc:a4c880b0d7a88d8d8385597c533ed4650"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xF4) Transmit Event FIFO Status Register  <br /></td></tr>
<tr class="separator:a4c880b0d7a88d8d8385597c533ed4650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab531e5793d5c4f7083f41c8e786d0393"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#ab531e5793d5c4f7083f41c8e786d0393">MCAN_TXESC</a></td></tr>
<tr class="memdesc:ab531e5793d5c4f7083f41c8e786d0393"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xC8) Transmit Buffer Element Size Configuration Register  <br /></td></tr>
<tr class="separator:ab531e5793d5c4f7083f41c8e786d0393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c2f5a1a4e80c7b6d9cba7b45e9657c7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a2c2f5a1a4e80c7b6d9cba7b45e9657c7">MCAN_TXFQS</a></td></tr>
<tr class="memdesc:a2c2f5a1a4e80c7b6d9cba7b45e9657c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xC4) Transmit FIFO/Queue Status Register  <br /></td></tr>
<tr class="separator:a2c2f5a1a4e80c7b6d9cba7b45e9657c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6915c098e1a79a6fccdb873a1b0b17e5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a6915c098e1a79a6fccdb873a1b0b17e5">MCAN_XIDAM</a></td></tr>
<tr class="memdesc:a6915c098e1a79a6fccdb873a1b0b17e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x90) Extended ID AND Mask Register  <br /></td></tr>
<tr class="separator:a6915c098e1a79a6fccdb873a1b0b17e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b66335790ea786a68039e1a503b1c9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#ac2b66335790ea786a68039e1a503b1c9">MCAN_XIDFC</a></td></tr>
<tr class="memdesc:ac2b66335790ea786a68039e1a503b1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x88) Extended ID Filter Configuration Register  <br /></td></tr>
<tr class="separator:ac2b66335790ea786a68039e1a503b1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92217e3a3008c97306858d8c4313238"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#aa92217e3a3008c97306858d8c4313238">Reserved1</a> [4]</td></tr>
<tr class="separator:aa92217e3a3008c97306858d8c4313238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c8bb6a90d5bf9f711456af697cf621"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a35c8bb6a90d5bf9f711456af697cf621">Reserved2</a> [2]</td></tr>
<tr class="separator:a35c8bb6a90d5bf9f711456af697cf621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0a271dd6b984b521a7b363919b1ff5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a2e0a271dd6b984b521a7b363919b1ff5">Reserved3</a> [8]</td></tr>
<tr class="separator:a2e0a271dd6b984b521a7b363919b1ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925eb04770a9604e0c4a8d1a5328c51d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#a925eb04770a9604e0c4a8d1a5328c51d">Reserved4</a> [1]</td></tr>
<tr class="separator:a925eb04770a9604e0c4a8d1a5328c51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6d4e3477411207c8692d4e3b9d82c9f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcan.html#ab6d4e3477411207c8692d4e3b9d82c9f">Reserved5</a> [2]</td></tr>
<tr class="separator:ab6d4e3477411207c8692d4e3b9d82c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00046">46</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa8c7ac7b950c929e7888262a646ed214" name="aa8c7ac7b950c929e7888262a646ed214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c7ac7b950c929e7888262a646ed214">&#9670;&#160;</a></span>MCAN_BTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_BTP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x1C) Bit Timing and Prescaler Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00061">61</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="ac56caf1c99c0eb50695882995a41915e" name="ac56caf1c99c0eb50695882995a41915e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56caf1c99c0eb50695882995a41915e">&#9670;&#160;</a></span>MCAN_CCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_CCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x18) CC Control Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00057">57</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="ab5a30e49bf24d55ef5506405f0191932" name="ab5a30e49bf24d55ef5506405f0191932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5a30e49bf24d55ef5506405f0191932">&#9670;&#160;</a></span>MCAN_CREL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_CREL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x00) Core Release Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00047">47</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a76ff94fb4fd91b7416a9aed216f1dac4" name="a76ff94fb4fd91b7416a9aed216f1dac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ff94fb4fd91b7416a9aed216f1dac4">&#9670;&#160;</a></span>MCAN_CUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_CUST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x08) Customer Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00049">49</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a4412882e3359de427209547daa698bce" name="a4412882e3359de427209547daa698bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4412882e3359de427209547daa698bce">&#9670;&#160;</a></span>MCAN_ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_ECR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x40) Error Counter Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00068">68</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a31d82202181b35991402314659af96cb" name="a31d82202181b35991402314659af96cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31d82202181b35991402314659af96cb">&#9670;&#160;</a></span>MCAN_ENDN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_ENDN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x04) Endian Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00048">48</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a759d99b9e60a72853e95e2a209802ace" name="a759d99b9e60a72853e95e2a209802ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759d99b9e60a72853e95e2a209802ace">&#9670;&#160;</a></span>MCAN_FBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_FBTP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x0C) Fast Bit Timing and Prescaler Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00053">53</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="aad79e393b3efaf72d50e36ab74f23e48" name="aad79e393b3efaf72d50e36ab74f23e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad79e393b3efaf72d50e36ab74f23e48">&#9670;&#160;</a></span>MCAN_GFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_GFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x80) Global Filter Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00081">81</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="aebdedb82eeb264100ba403d8a9d775dc" name="aebdedb82eeb264100ba403d8a9d775dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebdedb82eeb264100ba403d8a9d775dc">&#9670;&#160;</a></span>MCAN_HPMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_HPMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x94) High Priority Message Status Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00086">86</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a0a9c472a93e5cd5c9f237d9a94ef7f2e" name="a0a9c472a93e5cd5c9f237d9a94ef7f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9c472a93e5cd5c9f237d9a94ef7f2e">&#9670;&#160;</a></span>MCAN_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x54) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00077">77</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a6335480bc089452f05f3d6fe66b80e0a" name="a6335480bc089452f05f3d6fe66b80e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6335480bc089452f05f3d6fe66b80e0a">&#9670;&#160;</a></span>MCAN_ILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_ILE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x5C) Interrupt Line Enable Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00079">79</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a2308731a54a1ea8e24de22d5e5f0d728" name="a2308731a54a1ea8e24de22d5e5f0d728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2308731a54a1ea8e24de22d5e5f0d728">&#9670;&#160;</a></span>MCAN_ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_ILS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x58) Interrupt Line Select Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00078">78</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a9de6ff1b23c4701e40d014842314c0c5" name="a9de6ff1b23c4701e40d014842314c0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de6ff1b23c4701e40d014842314c0c5">&#9670;&#160;</a></span>MCAN_IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_IR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x50) Interrupt Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00076">76</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="add03a9f5d627e3f201666496c83af93f" name="add03a9f5d627e3f201666496c83af93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add03a9f5d627e3f201666496c83af93f">&#9670;&#160;</a></span>MCAN_NDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_NDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x98) New Data 1 Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00087">87</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="af6fa81fd7c8ab89e4e6d9d79ac9be018" name="af6fa81fd7c8ab89e4e6d9d79ac9be018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6fa81fd7c8ab89e4e6d9d79ac9be018">&#9670;&#160;</a></span>MCAN_NDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_NDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x9C) New Data 2 Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00088">88</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="ab2c9a6a2337f1dee91970172832074af" name="ab2c9a6a2337f1dee91970172832074af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c9a6a2337f1dee91970172832074af">&#9670;&#160;</a></span>MCAN_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_PSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x44) Protocol Status Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00069">69</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a755d77fa581e283242ed6fac9506d7ae" name="a755d77fa581e283242ed6fac9506d7ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755d77fa581e283242ed6fac9506d7ae">&#9670;&#160;</a></span>MCAN_RWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_RWD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x14) RAM Watchdog Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00056">56</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a7be495ebe147ded61e71ffab067c2f3c" name="a7be495ebe147ded61e71ffab067c2f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be495ebe147ded61e71ffab067c2f3c">&#9670;&#160;</a></span>MCAN_RXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_RXBC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xAC) Receive Rx Buffer Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00092">92</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a856fa1b75b4fb5464a30195921f790e7" name="a856fa1b75b4fb5464a30195921f790e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856fa1b75b4fb5464a30195921f790e7">&#9670;&#160;</a></span>MCAN_RXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_RXESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xBC) Receive Buffer / FIFO Element Size Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00096">96</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a2de8e989455d507b0d394861efa3d120" name="a2de8e989455d507b0d394861efa3d120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de8e989455d507b0d394861efa3d120">&#9670;&#160;</a></span>MCAN_RXF0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_RXF0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xA8) Receive FIFO 0 Acknowledge Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00091">91</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a3a402afbdd7214583df6598cf75939a2" name="a3a402afbdd7214583df6598cf75939a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a402afbdd7214583df6598cf75939a2">&#9670;&#160;</a></span>MCAN_RXF0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_RXF0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xA0) Receive FIFO 0 Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00089">89</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="aaf2cc249a2dca37ad5a2f8cccc328b93" name="aaf2cc249a2dca37ad5a2f8cccc328b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf2cc249a2dca37ad5a2f8cccc328b93">&#9670;&#160;</a></span>MCAN_RXF0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_RXF0S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xA4) Receive FIFO 0 Status Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00090">90</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a26a2dc733921b22e7c1b81ce157c5311" name="a26a2dc733921b22e7c1b81ce157c5311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a2dc733921b22e7c1b81ce157c5311">&#9670;&#160;</a></span>MCAN_RXF1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_RXF1A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xB8) Receive FIFO 1 Acknowledge Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00095">95</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="ac435d27ad1032489e93e49cdc657b832" name="ac435d27ad1032489e93e49cdc657b832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac435d27ad1032489e93e49cdc657b832">&#9670;&#160;</a></span>MCAN_RXF1C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_RXF1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xB0) Receive FIFO 1 Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00093">93</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a4f22585b2b0425e7d6fafccd3748ef48" name="a4f22585b2b0425e7d6fafccd3748ef48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f22585b2b0425e7d6fafccd3748ef48">&#9670;&#160;</a></span>MCAN_RXF1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_RXF1S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xB4) Receive FIFO 1 Status Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00094">94</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a32e36aedb4c5461ca369c4fdd1033109" name="a32e36aedb4c5461ca369c4fdd1033109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e36aedb4c5461ca369c4fdd1033109">&#9670;&#160;</a></span>MCAN_SIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_SIDFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x84) Standard ID Filter Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00082">82</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="ab983f9187cdebf4848a0c158ae0db3de" name="ab983f9187cdebf4848a0c158ae0db3de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab983f9187cdebf4848a0c158ae0db3de">&#9670;&#160;</a></span>MCAN_TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TEST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x10) Test Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00055">55</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a5caaa33e4f25d39af7ab47b101d4f45c" name="a5caaa33e4f25d39af7ab47b101d4f45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5caaa33e4f25d39af7ab47b101d4f45c">&#9670;&#160;</a></span>MCAN_TOCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TOCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x28) Timeout Counter Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00065">65</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a055c0102684acd7cd356fcc285bc000b" name="a055c0102684acd7cd356fcc285bc000b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055c0102684acd7cd356fcc285bc000b">&#9670;&#160;</a></span>MCAN_TOCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TOCV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x2C) Timeout Counter Value Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00066">66</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="af79679f70d569f298b95a27617abb506" name="af79679f70d569f298b95a27617abb506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af79679f70d569f298b95a27617abb506">&#9670;&#160;</a></span>MCAN_TSCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TSCC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x20) Timestamp Counter Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00063">63</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="aa56b44889dc925861bbb3d30ab073db0" name="aa56b44889dc925861bbb3d30ab073db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56b44889dc925861bbb3d30ab073db0">&#9670;&#160;</a></span>MCAN_TSCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TSCV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x24) Timestamp Counter Value Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00064">64</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="abba0ea320d9236de309d29cad47b8cc6" name="abba0ea320d9236de309d29cad47b8cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba0ea320d9236de309d29cad47b8cc6">&#9670;&#160;</a></span>MCAN_TXBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TXBAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xD0) Transmit Buffer Add Request Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00101">101</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a8de3ad1b62b3c8d56d85d4cce2eb666e" name="a8de3ad1b62b3c8d56d85d4cce2eb666e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8de3ad1b62b3c8d56d85d4cce2eb666e">&#9670;&#160;</a></span>MCAN_TXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TXBC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xC0) Transmit Buffer Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00097">97</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="aa43b39e2dca752502a6f7bc9eae9190f" name="aa43b39e2dca752502a6f7bc9eae9190f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43b39e2dca752502a6f7bc9eae9190f">&#9670;&#160;</a></span>MCAN_TXBCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_TXBCF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xDC) Transmit Buffer Cancellation Finished Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00104">104</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a6960c238498346b677232d3a18add1a6" name="a6960c238498346b677232d3a18add1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6960c238498346b677232d3a18add1a6">&#9670;&#160;</a></span>MCAN_TXBCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TXBCIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xE4) Transmit Buffer Cancellation Finished Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00106">106</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a06465098978dc990022a332519806a08" name="a06465098978dc990022a332519806a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06465098978dc990022a332519806a08">&#9670;&#160;</a></span>MCAN_TXBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TXBCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xD4) Transmit Buffer Cancellation Request Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00102">102</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a0d9bcf293a38d02f600568d01e0beeb3" name="a0d9bcf293a38d02f600568d01e0beeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9bcf293a38d02f600568d01e0beeb3">&#9670;&#160;</a></span>MCAN_TXBRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_TXBRP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xCC) Transmit Buffer Request Pending Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00100">100</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a0a3641163398b74a22516a3bd19bb085" name="a0a3641163398b74a22516a3bd19bb085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3641163398b74a22516a3bd19bb085">&#9670;&#160;</a></span>MCAN_TXBTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TXBTIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xE0) Transmit Buffer Transmission Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00105">105</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a0f8faa40665fd7fbd2914193cecc88e5" name="a0f8faa40665fd7fbd2914193cecc88e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f8faa40665fd7fbd2914193cecc88e5">&#9670;&#160;</a></span>MCAN_TXBTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_TXBTO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xD8) Transmit Buffer Transmission Occurred Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00103">103</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="acbbe6e566676e3205330ef4abddcde45" name="acbbe6e566676e3205330ef4abddcde45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbbe6e566676e3205330ef4abddcde45">&#9670;&#160;</a></span>MCAN_TXEFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TXEFA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xF8) Transmit Event FIFO Acknowledge Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00110">110</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a0f52d48de177c0f3e8c06497e8b3a568" name="a0f52d48de177c0f3e8c06497e8b3a568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f52d48de177c0f3e8c06497e8b3a568">&#9670;&#160;</a></span>MCAN_TXEFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TXEFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xF0) Transmit Event FIFO Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00108">108</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a4c880b0d7a88d8d8385597c533ed4650" name="a4c880b0d7a88d8d8385597c533ed4650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c880b0d7a88d8d8385597c533ed4650">&#9670;&#160;</a></span>MCAN_TXEFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_TXEFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xF4) Transmit Event FIFO Status Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00109">109</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="ab531e5793d5c4f7083f41c8e786d0393" name="ab531e5793d5c4f7083f41c8e786d0393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab531e5793d5c4f7083f41c8e786d0393">&#9670;&#160;</a></span>MCAN_TXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_TXESC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xC8) Transmit Buffer Element Size Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00099">99</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a2c2f5a1a4e80c7b6d9cba7b45e9657c7" name="a2c2f5a1a4e80c7b6d9cba7b45e9657c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c2f5a1a4e80c7b6d9cba7b45e9657c7">&#9670;&#160;</a></span>MCAN_TXFQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::MCAN_TXFQS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0xC4) Transmit FIFO/Queue Status Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00098">98</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a6915c098e1a79a6fccdb873a1b0b17e5" name="a6915c098e1a79a6fccdb873a1b0b17e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6915c098e1a79a6fccdb873a1b0b17e5">&#9670;&#160;</a></span>MCAN_XIDAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_XIDAM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x90) Extended ID AND Mask Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00085">85</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="ac2b66335790ea786a68039e1a503b1c9" name="ac2b66335790ea786a68039e1a503b1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b66335790ea786a68039e1a503b1c9">&#9670;&#160;</a></span>MCAN_XIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Mcan::MCAN_XIDFC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_mcan.html" title="Mcan hardware registers.">Mcan</a> Offset: 0x88) Extended ID Filter Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00083">83</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="aa92217e3a3008c97306858d8c4313238" name="aa92217e3a3008c97306858d8c4313238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92217e3a3008c97306858d8c4313238">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::Reserved1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00067">67</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a35c8bb6a90d5bf9f711456af697cf621" name="a35c8bb6a90d5bf9f711456af697cf621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c8bb6a90d5bf9f711456af697cf621">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00074">74</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a2e0a271dd6b984b521a7b363919b1ff5" name="a2e0a271dd6b984b521a7b363919b1ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0a271dd6b984b521a7b363919b1ff5">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::Reserved3[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00080">80</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="a925eb04770a9604e0c4a8d1a5328c51d" name="a925eb04770a9604e0c4a8d1a5328c51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925eb04770a9604e0c4a8d1a5328c51d">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::Reserved4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00084">84</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
<a id="ab6d4e3477411207c8692d4e3b9d82c9f" name="ab6d4e3477411207c8692d4e3b9d82c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6d4e3477411207c8692d4e3b9d82c9f">&#9670;&#160;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Mcan::Reserved5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="mcan_8h_source.html#l00107">107</a> of file <a class="el" href="mcan_8h_source.html">mcan.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
