// Seed: 2558707200
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    output tri id_4,
    input uwire id_5,
    input wor id_6,
    output supply0 id_7,
    output tri id_8,
    input tri id_9,
    output supply0 id_10
);
  assign id_1 = 1'b0;
  wire id_12;
endmodule
module module_1 #(
    parameter id_3 = 32'd1,
    parameter id_4 = 32'd26
) (
    input tri0 id_0,
    output uwire id_1,
    output wand id_2,
    input supply0 _id_3,
    input uwire _id_4
);
  wire [id_4 : id_3] id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
