 
****************************************
Report : timing
        -path full_clock
        -delay max
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 20 15:57:50 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.010                1.050     0.006      0.506 f    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    1.070     0.000      0.506 f    [0.00,0.01]                           
  U286/I (BUFFD5BWP16P90CPD)                        0.000     0.010     0.000      1.070     0.001 *    0.507 f    (58.49,17.43)                         0.80
  U286/Z (BUFFD5BWP16P90CPD)                                  0.080                1.050     0.063      0.570 f    (58.96,17.43)                         0.80
  dbg_datm_si[0] (net)           1        0.100                                    1.070     0.000      0.570 f    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.080     0.000      1.070     0.008 *    0.578 f    (61.56,16.99)                         
  data arrival time                                                                                     0.578                                            

  clock clock (rise edge)                                                                    1.174      1.174                                            
  clock network delay (ideal)                                                                0.000      1.174                                            
  clock uncertainty                                                                         -0.070      1.104                                            
  output external delay                                                                     -0.500      0.604                                            
  data required time                                                                                    0.604                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.604                                            
  data arrival time                                                                                    -0.578                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.026                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.005                1.050     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U282/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.005     0.000      1.070     0.000 *    0.501 f    (58.46,12.85)                         0.80
  U282/ZN (AOI22D1BWP16P90CPDULVT)                                           0.007                1.050     0.007      0.508 r    (58.30,12.80)                         0.80
  n463 (net)                                    1        0.001                                    1.070     0.000      0.508 r    [0.00,0.00]                           
  U269/A1 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.007     0.000      1.070     0.000 *    0.508 r    (58.36,12.86)                         0.80
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.006                1.050     0.006      0.514 f    (58.31,12.79)                         0.80
  n256 (net)                                    1        0.001                                    1.070     0.000      0.514 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.006     0.000      1.070     0.000 *    0.514 f    (56.99,11.38)                         0.80
  data arrival time                                                                                                    0.514                                            

  clock clock (fall edge)                                                                                   0.587      0.587                                            
  clock network delay (ideal)                                                                               0.000      0.587                                            
  clock uncertainty                                                                                        -0.070      0.517                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.517 f                                          
  library setup time                                                                                       -0.005      0.512                                            
  data required time                                                                                                   0.512                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.512                                            
  data arrival time                                                                                                   -0.514                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.003                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.587      0.587                                            
  clock network delay (ideal)                                                                               0.000      0.587                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)            0.000     0.040     0.000      1.070     0.000      0.587 f    (58.76,11.35)          i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                        0.009                1.050     0.050      0.637 r    (58.42,11.35)                         0.80
  n401 (net)                                    1        0.004                                    1.070     0.000      0.637 r    [0.00,0.00]                           
  U293/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.009     0.000      1.070     0.000 *    0.637 r    (59.95,11.95)                         0.80
  U293/Z (CKBD14BWP16P90CPDULVT)                                             0.022                1.050     0.022      0.659 r    (60.94,11.95)                         0.80
  tdo (net)                                     1        0.100                                    1.070     0.000      0.659 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.023     0.000      1.070     0.006 *    0.665 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.665                                            

  clock clock (rise edge)                                                                                   1.174      1.174                                            
  clock network delay (ideal)                                                                               0.000      1.174                                            
  clock uncertainty                                                                                        -0.070      1.104                                            
  output external delay                                                                                    -0.500      0.604                                            
  data required time                                                                                                   0.604                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.604                                            
  data arrival time                                                                                                   -0.665                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.061                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      1.070     0.000      0.000 r    (48.72,10.66)          i              0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.033                1.050     0.084      0.084 r    (48.47,10.62)                         0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.084 r    [0.00,0.01]                           
  U300/I (INVD1BWP16P90CPD)                                        0.000     0.033     0.000      1.070     0.001 *    0.085 r    (50.53,15.76)                         0.80
  U300/ZN (INVD1BWP16P90CPD)                                                 0.033                1.050     0.034      0.119 f    (50.61,15.77)                         0.80
  n392 (net)                                    8        0.007                                    1.070     0.000      0.119 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.033     0.000      1.070     0.000 *    0.119 f    (49.93,12.92)                         0.80
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.020                1.050     0.023      0.142 r    (50.03,12.95)                         0.80
  n219 (net)                                    3        0.002                                    1.070     0.000      0.142 r    [0.00,0.00]                           
  U273/B1 (IND2D1BWP16P90CPD)                                      0.000     0.020     0.000      1.070     0.000 *    0.142 r    (52.62,11.71)                         0.80
  U273/ZN (IND2D1BWP16P90CPD)                                                0.052                1.050     0.042      0.184 f    (52.69,11.64)                         0.80
  n217 (net)                                    7        0.006                                    1.070     0.000      0.184 f    [0.00,0.01]                           
  U271/B (OAI211D1BWP16P90CPD)                                     0.000     0.052     0.000      1.070     0.000 *    0.184 f    (52.72,11.67)                         0.80
  U271/ZN (OAI211D1BWP16P90CPD)                                              0.025                1.050     0.022      0.206 r    (52.76,11.66)                         0.80
  n141 (net)                                    2        0.002                                    1.070     0.000      0.206 r    [0.00,0.00]                           
  U260/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.025     0.000      1.070     0.000 *    0.206 r    (53.35,10.25)                         0.80
  U260/ZN (NR3SKPBD1BWP16P90CPD)                                             0.018                1.050     0.021      0.228 f    (53.56,10.15)                         0.80
  n143 (net)                                    1        0.001                                    1.070     0.000      0.228 f    [0.00,0.00]                           
  U256/B (IAO21D1BWP16P90CPD)                                      0.000     0.018     0.000      1.070     0.000 *    0.228 f    (56.41,11.60)                         0.80
  U256/ZN (IAO21D1BWP16P90CPD)                                               0.024                1.050     0.022      0.250 r    (56.47,11.68)                         0.80
  n146 (net)                                    4        0.002                                    1.070     0.000      0.250 r    [0.00,0.00]                           
  U255/B (OA21D1BWP16P90CPD)                                       0.000     0.024     0.000      1.070     0.000 *    0.250 r    (56.35,11.64)                         0.80
  U255/Z (OA21D1BWP16P90CPD)                                                 0.010                1.050     0.028      0.278 r    (56.48,11.66)                         0.80
  n449 (net)                                    1        0.001                                    1.070     0.000      0.278 r    [0.00,0.00]                           
  U278/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.010     0.000      1.070     0.000 *    0.278 r    (57.61,12.45)                         0.80
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                           0.008                1.050     0.005      0.283 f    (57.52,12.51)                         0.80
  n448 (net)                                    1        0.001                                    1.070     0.000      0.283 f    [0.00,0.00]                           
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.008     0.000      1.070     0.000 *    0.283 f    (58.21,12.82)                         0.80
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.009                1.050     0.008      0.291 r    (58.31,12.79)                         0.80
  n256 (net)                                    1        0.001                                    1.070     0.000      0.291 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.009     0.000      1.070     0.000 *    0.291 r    (56.99,11.38)                         0.80
  data arrival time                                                                                                    0.291                                            

  clock clock (fall edge)                                                                                   0.587      0.587                                            
  clock network delay (ideal)                                                                               0.000      0.587                                            
  clock uncertainty                                                                                        -0.070      0.517                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.517 f                                          
  library setup time                                                                                        0.002      0.519                                            
  data required time                                                                                                   0.519                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.519                                            
  data arrival time                                                                                                   -0.291                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.228                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.007                1.090     0.004      0.504 f    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    1.070     0.000      0.504 f    [0.00,0.01]                           
  U286/I (BUFFD5BWP16P90CPD)                        0.000     0.007     0.000      1.070     0.000 *    0.505 f    (58.49,17.43)                         0.88
  U286/Z (BUFFD5BWP16P90CPD)                                  0.058                1.090     0.048      0.553 f    (58.96,17.43)                         0.88
  dbg_datm_si[0] (net)           1        0.100                                    1.070     0.000      0.553 f    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.058     0.000      1.070     0.003 *    0.556 f    (61.56,16.99)                         
  data arrival time                                                                                     0.556                                            

  clock clock (rise edge)                                                                    1.174      1.174                                            
  clock network delay (ideal)                                                                0.000      1.174                                            
  clock uncertainty                                                                         -0.010      1.164                                            
  output external delay                                                                     -0.500      0.664                                            
  data required time                                                                                    0.664                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.664                                            
  data arrival time                                                                                    -0.556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.108                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.004                1.090     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U282/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.004     0.000      1.070     0.000 *    0.501 f    (58.46,12.85)                         0.88
  U282/ZN (AOI22D1BWP16P90CPDULVT)                                           0.006                1.090     0.006      0.507 r    (58.30,12.80)                         0.88
  n463 (net)                                    1        0.001                                    1.070     0.000      0.507 r    [0.00,0.00]                           
  U269/A1 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.006     0.000      1.070     0.000 *    0.507 r    (58.36,12.86)                         0.88
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.004                1.090     0.005      0.512 f    (58.31,12.79)                         0.88
  n256 (net)                                    1        0.001                                    1.070     0.000      0.512 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.004     0.000      1.070     0.000 *    0.512 f    (56.99,11.38)                         0.88
  data arrival time                                                                                                    0.512                                            

  clock clock (fall edge)                                                                                   0.587      0.587                                            
  clock network delay (ideal)                                                                               0.000      0.587                                            
  clock uncertainty                                                                                        -0.010      0.577                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.577 f                                          
  library setup time                                                                                       -0.001      0.576                                            
  data required time                                                                                                   0.576                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.576                                            
  data arrival time                                                                                                   -0.512                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.064                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.587      0.587                                            
  clock network delay (ideal)                                                                               0.000      0.587                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)            0.000     0.060     0.000      1.070     0.000      0.587 f    (58.76,11.35)          i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                        0.007                1.090     0.043      0.630 r    (58.42,11.35)                         0.88
  n401 (net)                                    1        0.004                                    1.070     0.000      0.630 r    [0.00,0.00]                           
  U293/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.007     0.000      1.070     0.000 *    0.630 r    (59.95,11.95)                         0.88
  U293/Z (CKBD14BWP16P90CPDULVT)                                             0.018                1.090     0.019      0.648 r    (60.94,11.95)                         0.88
  tdo (net)                                     1        0.100                                    1.070     0.000      0.648 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.018     0.000      1.070     0.002 *    0.650 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.650                                            

  clock clock (rise edge)                                                                                   1.174      1.174                                            
  clock network delay (ideal)                                                                               0.000      1.174                                            
  clock uncertainty                                                                                        -0.010      1.164                                            
  output external delay                                                                                    -0.500      0.664                                            
  data required time                                                                                                   0.664                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.664                                            
  data arrival time                                                                                                   -0.650                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.014                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      1.070     0.000      0.000 r    (48.72,10.66)          i              0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.025                1.090     0.069      0.069 r    (48.47,10.62)                         0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.069 r    [0.00,0.01]                           
  U300/I (INVD1BWP16P90CPD)                                        0.000     0.025     0.000      1.070     0.000 *    0.070 r    (50.53,15.76)                         0.88
  U300/ZN (INVD1BWP16P90CPD)                                                 0.023                1.090     0.024      0.094 f    (50.61,15.77)                         0.88
  n392 (net)                                    8        0.007                                    1.070     0.000      0.094 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.023     0.000      1.070     0.000 *    0.094 f    (49.93,12.92)                         0.88
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.015                1.090     0.019      0.113 r    (50.03,12.95)                         0.88
  n219 (net)                                    3        0.002                                    1.070     0.000      0.113 r    [0.00,0.00]                           
  U273/B1 (IND2D1BWP16P90CPD)                                      0.000     0.015     0.000      1.070     0.000 *    0.113 r    (52.62,11.71)                         0.88
  U273/ZN (IND2D1BWP16P90CPD)                                                0.033                1.090     0.028      0.141 f    (52.69,11.64)                         0.88
  n217 (net)                                    7        0.006                                    1.070     0.000      0.141 f    [0.00,0.01]                           
  U271/B (OAI211D1BWP16P90CPD)                                     0.000     0.033     0.000      1.070     0.000 *    0.141 f    (52.72,11.67)                         0.88
  U271/ZN (OAI211D1BWP16P90CPD)                                              0.018                1.090     0.017      0.158 r    (52.76,11.66)                         0.88
  n141 (net)                                    2        0.002                                    1.070     0.000      0.158 r    [0.00,0.00]                           
  U260/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.018     0.000      1.070     0.000 *    0.158 r    (53.35,10.25)                         0.88
  U260/ZN (NR3SKPBD1BWP16P90CPD)                                             0.013                1.090     0.015      0.173 f    (53.56,10.15)                         0.88
  n143 (net)                                    1        0.001                                    1.070     0.000      0.173 f    [0.00,0.00]                           
  U256/B (IAO21D1BWP16P90CPD)                                      0.000     0.013     0.000      1.070     0.000 *    0.173 f    (56.41,11.60)                         0.88
  U256/ZN (IAO21D1BWP16P90CPD)                                               0.018                1.090     0.017      0.190 r    (56.47,11.68)                         0.88
  n146 (net)                                    4        0.002                                    1.070     0.000      0.190 r    [0.00,0.00]                           
  U255/B (OA21D1BWP16P90CPD)                                       0.000     0.018     0.000      1.070     0.000 *    0.190 r    (56.35,11.64)                         0.88
  U255/Z (OA21D1BWP16P90CPD)                                                 0.007                1.090     0.020      0.210 r    (56.48,11.66)                         0.88
  n449 (net)                                    1        0.001                                    1.070     0.000      0.210 r    [0.00,0.00]                           
  U278/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.007     0.000      1.070     0.000 *    0.210 r    (57.61,12.45)                         0.88
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                           0.006                1.090     0.004      0.214 f    (57.52,12.51)                         0.88
  n448 (net)                                    1        0.001                                    1.070     0.000      0.214 f    [0.00,0.00]                           
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.006     0.000      1.070     0.000 *    0.214 f    (58.21,12.82)                         0.88
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.007                1.090     0.007      0.221 r    (58.31,12.79)                         0.88
  n256 (net)                                    1        0.001                                    1.070     0.000      0.221 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.007     0.000      1.070     0.000 *    0.221 r    (56.99,11.38)                         0.88
  data arrival time                                                                                                    0.221                                            

  clock clock (fall edge)                                                                                   0.587      0.587                                            
  clock network delay (ideal)                                                                               0.000      0.587                                            
  clock uncertainty                                                                                        -0.010      0.577                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.577 f                                          
  library setup time                                                                                        0.006      0.583                                            
  data required time                                                                                                   0.583                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.583                                            
  data arrival time                                                                                                   -0.221                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.362                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.014                1.060     0.008      0.508 f    (61.56,13.63)                         
  tdi (net)                      6        0.006                                    1.070     0.000      0.508 f    [0.00,0.01]                           
  U286/I (BUFFD5BWP16P90CPD)                        0.000     0.014     0.000      1.070     0.001 *    0.509 f    (58.49,17.43)                         0.72
  U286/Z (BUFFD5BWP16P90CPD)                                  0.109                1.060     0.087      0.596 f    (58.96,17.43)                         0.72
  dbg_datm_si[0] (net)           1        0.100                                    1.070     0.000      0.596 f    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.110     0.000      1.070     0.015 *    0.611 f    (61.56,16.99)                         
  data arrival time                                                                                     0.611                                            

  clock clock (rise edge)                                                                    1.174      1.174                                            
  clock network delay (ideal)                                                                0.000      1.174                                            
  clock uncertainty                                                                         -0.010      1.164                                            
  output external delay                                                                     -0.500      0.664                                            
  data required time                                                                                    0.664                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.664                                            
  data arrival time                                                                                    -0.611                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.053                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.007                1.060     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U282/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.007     0.000      1.070     0.000 *    0.502 f    (58.46,12.85)                         0.72
  U282/ZN (AOI22D1BWP16P90CPDULVT)                                           0.009                1.060     0.009      0.511 r    (58.30,12.80)                         0.72
  n463 (net)                                    1        0.001                                    1.070     0.000      0.511 r    [0.00,0.00]                           
  U269/A1 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.009     0.000      1.070     0.000 *    0.511 r    (58.36,12.86)                         0.72
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.008                1.060     0.008      0.519 f    (58.31,12.79)                         0.72
  n256 (net)                                    1        0.001                                    1.070     0.000      0.519 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.008     0.000      1.070     0.000 *    0.519 f    (56.99,11.38)                         0.72
  data arrival time                                                                                                    0.519                                            

  clock clock (fall edge)                                                                                   0.587      0.587                                            
  clock network delay (ideal)                                                                               0.000      0.587                                            
  clock uncertainty                                                                                        -0.010      0.577                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.577 f                                          
  library setup time                                                                                       -0.003      0.574                                            
  data required time                                                                                                   0.574                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.574                                            
  data arrival time                                                                                                   -0.519                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.055                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.587      0.587                                            
  clock network delay (ideal)                                                                               0.000      0.587                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)            0.000     0.070     0.000      1.070     0.000      0.587 f    (58.76,11.35)          i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                        0.012                1.060     0.070      0.657 r    (58.42,11.35)                         0.72
  n401 (net)                                    1        0.004                                    1.070     0.000      0.657 r    [0.00,0.00]                           
  U293/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.012     0.000      1.070     0.000 *    0.657 r    (59.95,11.95)                         0.72
  U293/Z (CKBD14BWP16P90CPDULVT)                                             0.026                1.060     0.028      0.685 r    (60.94,11.95)                         0.72
  tdo (net)                                     1        0.100                                    1.070     0.000      0.685 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.029     0.000      1.070     0.012 *    0.697 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.697                                            

  clock clock (rise edge)                                                                                   1.174      1.174                                            
  clock network delay (ideal)                                                                               0.000      1.174                                            
  clock uncertainty                                                                                        -0.010      1.164                                            
  output external delay                                                                                    -0.500      0.664                                            
  data required time                                                                                                   0.664                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.664                                            
  data arrival time                                                                                                   -0.697                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.033                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      1.070     0.000      0.000 r    (48.72,10.66)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.047                1.060     0.135      0.135 r    (48.47,10.62)                         0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.135 r    [0.00,0.01]                           
  U300/I (INVD1BWP16P90CPD)                                        0.000     0.047     0.000      1.070     0.001 *    0.136 r    (50.53,15.76)                         0.72
  U300/ZN (INVD1BWP16P90CPD)                                                 0.047                1.060     0.051      0.187 f    (50.61,15.77)                         0.72
  n392 (net)                                    8        0.007                                    1.070     0.000      0.187 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.047     0.000      1.070     0.000 *    0.187 f    (49.93,12.92)                         0.72
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.029                1.060     0.036      0.223 r    (50.03,12.95)                         0.72
  n219 (net)                                    3        0.002                                    1.070     0.000      0.223 r    [0.00,0.00]                           
  U273/B1 (IND2D1BWP16P90CPD)                                      0.000     0.029     0.000      1.070     0.000 *    0.223 r    (52.62,11.71)                         0.72
  U273/ZN (IND2D1BWP16P90CPD)                                                0.076                1.060     0.063      0.286 f    (52.69,11.64)                         0.72
  n217 (net)                                    7        0.006                                    1.070     0.000      0.286 f    [0.00,0.01]                           
  U271/B (OAI211D1BWP16P90CPD)                                     0.000     0.076     0.000      1.070     0.000 *    0.286 f    (52.72,11.67)                         0.72
  U271/ZN (OAI211D1BWP16P90CPD)                                              0.037                1.060     0.036      0.322 r    (52.76,11.66)                         0.72
  n141 (net)                                    2        0.002                                    1.070     0.000      0.322 r    [0.00,0.00]                           
  U260/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.037     0.000      1.070     0.000 *    0.322 r    (53.35,10.25)                         0.72
  U260/ZN (NR3SKPBD1BWP16P90CPD)                                             0.026                1.060     0.035      0.357 f    (53.56,10.15)                         0.72
  n143 (net)                                    1        0.001                                    1.070     0.000      0.357 f    [0.00,0.00]                           
  U256/B (IAO21D1BWP16P90CPD)                                      0.000     0.026     0.000      1.070     0.000 *    0.357 f    (56.41,11.60)                         0.72
  U256/ZN (IAO21D1BWP16P90CPD)                                               0.035                1.060     0.033      0.391 r    (56.47,11.68)                         0.72
  n146 (net)                                    4        0.002                                    1.070     0.000      0.391 r    [0.00,0.00]                           
  U255/B (OA21D1BWP16P90CPD)                                       0.000     0.035     0.000      1.070     0.000 *    0.391 r    (56.35,11.64)                         0.72
  U255/Z (OA21D1BWP16P90CPD)                                                 0.014                1.060     0.044      0.434 r    (56.48,11.66)                         0.72
  n449 (net)                                    1        0.001                                    1.070     0.000      0.434 r    [0.00,0.00]                           
  U278/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.014     0.000      1.070     0.000 *    0.435 r    (57.61,12.45)                         0.72
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                           0.010                1.060     0.007      0.442 f    (57.52,12.51)                         0.72
  n448 (net)                                    1        0.001                                    1.070     0.000      0.442 f    [0.00,0.00]                           
  U269/A2 (ND2SKNBD1BWP16P90CPDULVT)                               0.000     0.010     0.000      1.070     0.000 *    0.442 f    (58.21,12.82)                         0.72
  U269/ZN (ND2SKNBD1BWP16P90CPDULVT)                                         0.011                1.060     0.011      0.452 r    (58.31,12.79)                         0.72
  n256 (net)                                    1        0.001                                    1.070     0.000      0.452 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.011     0.000      1.070     0.000 *    0.452 r    (56.99,11.38)                         0.72
  data arrival time                                                                                                    0.452                                            

  clock clock (fall edge)                                                                                   0.587      0.587                                            
  clock network delay (ideal)                                                                               0.000      0.587                                            
  clock uncertainty                                                                                        -0.010      0.577                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.577 f                                          
  library setup time                                                                                        0.009      0.586                                            
  data required time                                                                                                   0.586                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.586                                            
  data arrival time                                                                                                   -0.452                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.133                                            


1
