#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000018397d64880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018397d5a1b0 .scope module, "tb" "tb" 3 94;
 .timescale -12 -12;
L_0000018397d5dbe0 .functor NOT 1, L_0000018397dda6a0, C4<0>, C4<0>, C4<0>;
L_0000018397d5d940 .functor XOR 4, L_0000018397dd9f20, L_0000018397dd8bc0, C4<0000>, C4<0000>;
L_0000018397d5d710 .functor XOR 4, L_0000018397d5d940, L_0000018397dda1a0, C4<0000>, C4<0000>;
v0000018397dda600_0 .net *"_ivl_10", 3 0, L_0000018397dda1a0;  1 drivers
v0000018397dd8e40_0 .net *"_ivl_12", 3 0, L_0000018397d5d710;  1 drivers
v0000018397dd9160_0 .net *"_ivl_2", 3 0, L_0000018397dd9ca0;  1 drivers
v0000018397dd8c60_0 .net *"_ivl_4", 3 0, L_0000018397dd9f20;  1 drivers
v0000018397dd8d00_0 .net *"_ivl_6", 3 0, L_0000018397dd8bc0;  1 drivers
v0000018397dd8ee0_0 .net *"_ivl_8", 3 0, L_0000018397d5d940;  1 drivers
v0000018397dda920_0 .var "clk", 0 0;
v0000018397dda4c0_0 .net "q_dut", 3 0, v0000018397d5fa80_0;  1 drivers
v0000018397dd9520_0 .net "q_ref", 3 0, v0000018397d5f080_0;  1 drivers
v0000018397dd90c0_0 .net "reset", 0 0, v0000018397d5f580_0;  1 drivers
v0000018397dd8a80_0 .net "slowena", 0 0, v0000018397d5f620_0;  1 drivers
v0000018397dd92a0_0 .var/2u "stats1", 159 0;
v0000018397dd9980_0 .var/2u "strobe", 0 0;
v0000018397dd93e0_0 .net "tb_match", 0 0, L_0000018397dda6a0;  1 drivers
v0000018397dda100_0 .net "tb_mismatch", 0 0, L_0000018397d5dbe0;  1 drivers
v0000018397dda560_0 .net "wavedrom_enable", 0 0, v0000018397d5f800_0;  1 drivers
v0000018397dd8f80_0 .net "wavedrom_title", 511 0, v0000018397d5f940_0;  1 drivers
L_0000018397dd9ca0 .concat [ 4 0 0 0], v0000018397d5f080_0;
L_0000018397dd9f20 .concat [ 4 0 0 0], v0000018397d5f080_0;
L_0000018397dd8bc0 .concat [ 4 0 0 0], v0000018397d5fa80_0;
L_0000018397dda1a0 .concat [ 4 0 0 0], v0000018397d5f080_0;
L_0000018397dda6a0 .cmp/eeq 4, L_0000018397dd9ca0, L_0000018397d5d710;
S_0000018397d5a700 .scope module, "good1" "RefModule" 3 135, 4 2 0, S_0000018397d5a1b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "slowena";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 4 "q";
v0000018397d5f440_0 .net "clk", 0 0, v0000018397dda920_0;  1 drivers
v0000018397d5f080_0 .var "q", 3 0;
v0000018397d5fc60_0 .net "reset", 0 0, v0000018397d5f580_0;  alias, 1 drivers
v0000018397d5f260_0 .net "slowena", 0 0, v0000018397d5f620_0;  alias, 1 drivers
E_0000018397d84180 .event posedge, v0000018397d5f440_0;
S_0000018397d82650 .scope module, "stim1" "stimulus_gen" 3 130, 3 6 0, S_0000018397d5a1b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "slowena";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0000018397d5f3a0_0 .net "clk", 0 0, v0000018397dda920_0;  alias, 1 drivers
v0000018397d5f300_0 .var "hint1", 0 0;
v0000018397d5f580_0 .var "reset", 0 0;
v0000018397d5f620_0 .var "slowena", 0 0;
v0000018397d5f6c0_0 .net "tb_match", 0 0, L_0000018397dda6a0;  alias, 1 drivers
v0000018397d5f800_0 .var "wavedrom_enable", 0 0;
v0000018397d5f940_0 .var "wavedrom_title", 511 0;
E_0000018397d84a00/0 .event negedge, v0000018397d5f440_0;
E_0000018397d84a00/1 .event posedge, v0000018397d5f440_0;
E_0000018397d84a00 .event/or E_0000018397d84a00/0, E_0000018397d84a00/1;
S_0000018397d827e0 .scope task, "reset_test" "reset_test" 3 15, 3 15 0, S_0000018397d82650;
 .timescale -12 -12;
v0000018397d5f4e0_0 .var/2u "arfail", 0 0;
v0000018397d5fd00_0 .var "async", 0 0;
v0000018397d5ee00_0 .var/2u "datafail", 0 0;
v0000018397d5f120_0 .var/2u "srfail", 0 0;
E_0000018397d84740 .event negedge, v0000018397d5f440_0;
TD_tb.stim1.reset_test ;
    %wait E_0000018397d84180;
    %wait E_0000018397d84180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018397d5f580_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018397d84180;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0000018397d84740;
    %load/vec4 v0000018397d5f6c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000018397d5ee00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018397d5f580_0, 0;
    %wait E_0000018397d84180;
    %load/vec4 v0000018397d5f6c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000018397d5f4e0_0, 0, 1;
    %wait E_0000018397d84180;
    %load/vec4 v0000018397d5f6c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000018397d5f120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018397d5f580_0, 0;
    %load/vec4 v0000018397d5f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 29 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018397d5f4e0_0;
    %load/vec4 v0000018397d5fd00_0;
    %load/vec4 v0000018397d5ee00_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000018397d5fd00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 31 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0000018397d66760 .scope task, "wavedrom_start" "wavedrom_start" 3 42, 3 42 0, S_0000018397d82650;
 .timescale -12 -12;
v0000018397d5f1c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000018397d668f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 45, 3 45 0, S_0000018397d82650;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000018397d66a80 .scope module, "top_module1" "TopModule" 3 141, 5 3 0, S_0000018397d5a1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "slowena";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 4 "q";
v0000018397d5f9e0_0 .net "clk", 0 0, v0000018397dda920_0;  alias, 1 drivers
v0000018397d5fa80_0 .var "q", 3 0;
v0000018397dd97a0_0 .net "reset", 0 0, v0000018397d5f580_0;  alias, 1 drivers
v0000018397dd9480_0 .net "slowena", 0 0, v0000018397d5f620_0;  alias, 1 drivers
E_0000018397d841c0 .event posedge, v0000018397d5fc60_0, v0000018397d5f440_0;
S_0000018397d7f210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0000018397d5a1b0;
 .timescale -12 -12;
E_0000018397d84f80 .event edge, v0000018397dd9980_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000018397dd9980_0;
    %nor/r;
    %assign/vec4 v0000018397dd9980_0, 0;
    %wait E_0000018397d84f80;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0000018397d82650;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018397d5f580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018397d5f620_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0000018397d5fd00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0000018397d827e0;
    %join;
    %pushi/vec4 12, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018397d84180;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000018397d668f0;
    %join;
    %wait E_0000018397d84180;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018397d5f580_0, 0;
    %wait E_0000018397d84180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018397d5f580_0, 0;
    %pushi/vec4 9, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018397d84180;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018397d5f620_0, 0;
    %wait E_0000018397d84740;
    %load/vec4 v0000018397d5f6c0_0;
    %store/vec4 v0000018397d5f300_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018397d84180;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v0000018397d5f300_0;
    %load/vec4 v0000018397d5f6c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call/w 3 71 "$display", "Hint: What is supposed to happen when the counter is 9 and not enabled?" {0 0 0};
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018397d5f620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018397d5f580_0, 0;
    %wait E_0000018397d84180;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018397d5f580_0, 0;
    %pushi/vec4 15, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018397d84180;
    %vpi_func 3 81 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000018397d5f620_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000018397d668f0;
    %join;
    %wait E_0000018397d84180;
    %pushi/vec4 400, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018397d84a00;
    %vpi_func 3 86 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000018397d5f620_0, 0;
    %vpi_func 3 87 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000018397d5f580_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 89 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000018397d5a700;
T_5 ;
    %wait E_0000018397d84180;
    %load/vec4 v0000018397d5fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018397d5f080_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018397d5f260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000018397d5f080_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018397d5f080_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000018397d5f080_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018397d5f080_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018397d66a80;
T_6 ;
    %wait E_0000018397d841c0;
    %load/vec4 v0000018397dd97a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018397d5fa80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000018397dd9480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000018397d5fa80_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v0000018397d5fa80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018397d5fa80_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018397d5fa80_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018397d5a1b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018397dda920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018397dd9980_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0000018397d5a1b0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0000018397dda920_0;
    %inv;
    %store/vec4 v0000018397dda920_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000018397d5a1b0;
T_9 ;
    %vpi_call/w 3 122 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 123 "$dumpvars", 32'sb00000000000000000000000000000001, v0000018397d5f3a0_0, v0000018397dda100_0, v0000018397dda920_0, v0000018397dd8a80_0, v0000018397dd90c0_0, v0000018397dd9520_0, v0000018397dda4c0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000018397d5a1b0;
T_10 ;
    %load/vec4 v0000018397dd92a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v0000018397dd92a0_0, 64, 32>, &PV<v0000018397dd92a0_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 161 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000018397dd92a0_0, 128, 32>, &PV<v0000018397dd92a0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 162 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 163 "$display", "Mismatches: %1d in %1d samples", &PV<v0000018397dd92a0_0, 128, 32>, &PV<v0000018397dd92a0_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0000018397d5a1b0;
T_11 ;
    %wait E_0000018397d84a00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018397dd92a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018397dd92a0_0, 4, 32;
    %load/vec4 v0000018397dd93e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000018397dd92a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018397dd92a0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000018397dd92a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018397dd92a0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0000018397dd9520_0;
    %load/vec4 v0000018397dd9520_0;
    %load/vec4 v0000018397dda4c0_0;
    %xor;
    %load/vec4 v0000018397dd9520_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0000018397dd92a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018397dd92a0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0000018397dd92a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018397dd92a0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000018397d5a1b0;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 186 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 187 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob067_countslow_test.sv";
    "dataset_code-complete-iccad2023/Prob067_countslow_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob067_countslow/Prob067_countslow_sample01.sv";
