
---------- Begin Simulation Statistics ----------
final_tick                               429514287500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 121144                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698516                       # Number of bytes of host memory used
host_op_rate                                   231894                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2503.49                       # Real time elapsed on the host
host_tick_rate                              171566378                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   303282191                       # Number of instructions simulated
sim_ops                                     580544933                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.429514                       # Number of seconds simulated
sim_ticks                                429514287500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                50210                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             50209                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             50222                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50181                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           50210                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               29                       # Number of indirect misses.
system.cpu.branchPred.lookups                   50222                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        50199                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   303282191                       # Number of instructions committed
system.cpu.committedOps                     580544933                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.832440                       # CPI: cycles per instruction
system.cpu.discardedOps                     124914238                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                    78602124                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1086548                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    45959676                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2071                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              50228                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        60418172                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.353053                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   120597481                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            61                       # TLB misses on write requests
system.cpu.numCycles                        859028575                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2445360      0.42%      0.42% # Class of committed instruction
system.cpu.op_class_0::IntAlu               465170586     80.13%     80.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                2967004      0.51%     81.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                  350035      0.06%     81.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1068262      0.18%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    374      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                1200082      0.21%     81.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                 800128      0.14%     81.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc               1950238      0.34%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  186      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            100000      0.02%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            918249      0.16%     82.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult           150000      0.03%     82.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt            50000      0.01%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               59040626     10.17%     92.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36019172      6.20%     98.57% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           5050390      0.87%     99.44% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          3264241      0.56%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                580544933                       # Class of committed instruction
system.cpu.tickCycles                       798610403                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                 50210                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       183790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        376223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3144448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          880                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6289900                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            880                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              99056                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       129093                       # Transaction distribution
system.membus.trans_dist::CleanEvict            54696                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93378                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93378                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         99056                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       568657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       568657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 568657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20577728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20577728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20577728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            192434                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  192434    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              192434                       # Request fanout histogram
system.membus.reqLayer2.occupancy           952909000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1025150750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2905124                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       538819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2652218                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137953                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           240328                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          240328                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2652712                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       252413                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      7957641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1477711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9435352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    339515456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     57757888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              397273344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          184543                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8261952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3329996                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000265                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016282                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3329113     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    883      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3329996                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6206894000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         739111500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3979066500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst              2651763                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               301255                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2953018                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             2651763                       # number of overall hits
system.l2.overall_hits::.cpu.data              301255                       # number of overall hits
system.l2.overall_hits::total                 2953018                       # number of overall hits
system.l2.demand_misses::.cpu.inst                949                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             191486                       # number of demand (read+write) misses
system.l2.demand_misses::total                 192435                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               949                       # number of overall misses
system.l2.overall_misses::.cpu.data            191486                       # number of overall misses
system.l2.overall_misses::total                192435                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     74015500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15680118500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15754134000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     74015500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15680118500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15754134000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          2652712                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           492741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3145453                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         2652712                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          492741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3145453                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.388614                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061179                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.388614                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061179                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77993.150685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81886.500841                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81867.300647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77993.150685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81886.500841                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81867.300647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              129093                       # number of writebacks
system.l2.writebacks::total                    129093                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        191486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            192435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       191486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           192435                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     64535500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13765258500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13829794000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     64535500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13765258500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13829794000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.388614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061179                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.388614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.061179                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68003.688093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71886.500841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71867.352613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68003.688093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71886.500841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71867.352613                       # average overall mshr miss latency
system.l2.replacements                         184543                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       409726                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           409726                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       409726                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       409726                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2652218                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2652218                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2652218                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2652218                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          127                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           127                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            146950                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                146950                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93378                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93378                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7666540000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7666540000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        240328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            240328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.388544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.388544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82102.208229                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82102.208229                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6732760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6732760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.388544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.388544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72102.208229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72102.208229                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        2651763                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2651763                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              949                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     74015500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74015500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      2652712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2652712                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77993.150685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77993.150685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68003.688093                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68003.688093                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        154305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            154305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        98108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           98108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8013578500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8013578500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       252413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        252413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.388680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.388680                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81681.193175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81681.193175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        98108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        98108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7032498500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7032498500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.388680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.388680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71681.193175                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71681.193175                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7551.048858                       # Cycle average of tags in use
system.l2.tags.total_refs                     6289770                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    192735                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.634291                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.245137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       130.055824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7403.747897                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.903778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.921759                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6851                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50511919                       # Number of tag accesses
system.l2.tags.data_accesses                 50511919                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          60672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12255104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12315776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        60672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8261952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8261952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          191486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              192434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       129093                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             129093                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            141257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          28532471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28673728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       141257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           141257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       19235570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19235570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       19235570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           141257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         28532471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47909298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    129093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    191353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.126019434750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7555                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7555                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              617139                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             121743                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      192434                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     129093                       # Number of write requests accepted
system.mem_ctrls.readBursts                    192434                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   129093                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    133                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8450                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2305661250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  961505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5911305000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11989.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30739.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   134858                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116368                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                192434                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               129093                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        70132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.258199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.045975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.447664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        40063     57.13%     57.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7436     10.60%     67.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3303      4.71%     72.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2816      4.02%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1890      2.69%     79.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1721      2.45%     81.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1952      2.78%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1409      2.01%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9542     13.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        70132                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.583322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.107965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.420925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7539     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      0.13%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7555                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.082859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.052558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3499     46.31%     46.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.44%     46.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3926     51.97%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               93      1.23%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7555                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12307264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8259904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12315776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8261952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        19.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  429514209000                       # Total gap between requests
system.mem_ctrls.avgGap                    1335857.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        60672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12246592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8259904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 141257.233497733192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 28512653.377100989223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 19230801.489927154034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       191486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       129093                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25720250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5885584750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7444920088000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27131.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30736.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  57670982.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            252156240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            134012835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           689445540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          336956220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33905386320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48303543630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     124256818080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       207878318865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        483.984642                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 322448099000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14342380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  92723808500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            248614800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            132138105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           683583600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          336742200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33905386320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      46607861460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     125684760960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       207599087445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.334533                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 326174334250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14342380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  88997573250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    429514287500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    117944769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        117944769                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    117944769                       # number of overall hits
system.cpu.icache.overall_hits::total       117944769                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2652712                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2652712                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2652712                       # number of overall misses
system.cpu.icache.overall_misses::total       2652712                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35449328500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35449328500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35449328500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35449328500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    120597481                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    120597481                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    120597481                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    120597481                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021996                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021996                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021996                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021996                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13363.429012                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13363.429012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13363.429012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13363.429012                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      2652218                       # number of writebacks
system.cpu.icache.writebacks::total           2652218                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      2652712                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2652712                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      2652712                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2652712                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  32796617500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  32796617500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  32796617500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  32796617500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021996                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021996                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021996                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021996                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12363.429388                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12363.429388                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12363.429388                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12363.429388                       # average overall mshr miss latency
system.cpu.icache.replacements                2652218                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    117944769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       117944769                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2652712                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2652712                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35449328500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35449328500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    120597481                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    120597481                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13363.429012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13363.429012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      2652712                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2652712                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  32796617500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  32796617500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12363.429388                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12363.429388                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.181775                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           120597480                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2652711                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.461975                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.181775                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.896839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         243847673                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        243847673                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    114780538                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        114780538                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    115130951                       # number of overall hits
system.cpu.dcache.overall_hits::total       115130951                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       607676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         607676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       711080                       # number of overall misses
system.cpu.dcache.overall_misses::total        711080                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24949396500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24949396500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24949396500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24949396500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    115388214                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    115388214                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    115842031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    115842031                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005266                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006138                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006138                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41057.070709                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41057.070709                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35086.623868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35086.623868                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       409726                       # number of writebacks
system.cpu.dcache.writebacks::total            409726                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       217348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       217348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       217348                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       217348                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       390328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       390328                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       492741                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492741                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16150172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16150172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19584523500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19584523500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003383                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003383                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004254                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004254                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41375.900525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41375.900525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39746.080598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39746.080598                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492229                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     75944278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        75944278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       160520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        160520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7573899500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7573899500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     76104798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     76104798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47183.525417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47183.525417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10520                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10520                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       150000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       150000                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6580047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6580047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43866.980000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43866.980000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     38836260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38836260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       447156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       447156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17375497000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17375497000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39283416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39283416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38857.796832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38857.796832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       206828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       206828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       240328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       240328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9570125500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9570125500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39821.100746                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39821.100746                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       350413                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        350413                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       103404                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       103404                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       453817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       453817                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.227854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.227854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data       102413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total       102413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3434351000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3434351000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.225670                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.225670                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 33534.326697                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 33534.326697                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.028407                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           115623692                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492741                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.654092                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.028407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         232176803                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        232176803                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 429514287500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
