<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1759033912266">
  <ports id="1" name="p_read" type="PortType" coreId="1702129263" bitwidth="8">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="11" name="ap_return" direction="DirOut">
    <dataInputObjs>ret</dataInputObjs>
  </ports>
  <edges id="15" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0"/>
  <edges id="18" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1"/>
  <edges id="21" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.2"/>
  <edges id="24" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="25" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.4"/>
  <edges id="28" source_obj="//@regions.0/@basic_blocks.0/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.4"/>
  <edges id="29" source_obj="//@regions.0/@basic_blocks.0/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="32" source_obj="//@regions.0/@basic_blocks.0/@node_objs.5" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="37" source_obj="//@regions.0/@basic_blocks.0/@node_objs.6" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.7"/>
  <edges source_obj="//@regions.0/@basic_blocks.0/@node_objs.7" sink_obj="//@ports.1"/>
  <regions anchor_node="-1" region_type="8" interval="1" typeName="Pipeline" iiViolation="" id="47" pipe_depth="2" RegionName="sigmoid&lt;ap_fixed&lt;8, 4, 5, 3, 0>, ap_fixed&lt;8, 4, 5, 3, 0>, sigmoid_config19>">
    <basic_blocks id="12" name="sigmoid&lt;ap_fixed&lt;8, 4, 5, 3, 0>, ap_fixed&lt;8, 4, 5, 3, 0>, sigmoid_config19>" type="BlockType">
      <node_objs xsi:type="cdfg:CdfgNode" id="4" name="p_read_1" lineNumber="987" fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" fileDirectory=".." coreId="0" contextFuncName="to_ap_int_base" bitwidth="8" opcode="read" m_display="0" m_topoIndex="1" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" linenumber="987" fileDirectory="C:\GitHub\FPGA_ml4hls_prj\PythonModel\hlsPrj" functionName="to_ap_int_base"/>
        <dataInputObjs>p_read</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="5" name="data_round" lineNumber="987" originalName="data_round" fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" fileDirectory=".." rtlName="data_round_fu_47_p3" coreId="1948265521" contextFuncName="to_ap_int_base" bitwidth="10" opcode="bitconcatenate" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" linenumber="987" fileDirectory="C:\GitHub\FPGA_ml4hls_prj\PythonModel\hlsPrj" functionName="to_ap_int_base"/>
        <dataInputObjs>read</dataInputObjs>
        <dataOutputObjs>xor</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="6" name="index" lineNumber="116" originalName="index" fileName="firmware/nnet_utils/nnet_activation.h" fileDirectory=".." rtlName="index_fu_55_p2" coreName="LogicGate" implIndex="auto" control="no" opType="xor" coreId="74" contextFuncName="sigmoid_ap_fixed_8_4_AP_TRN_AP_WRAP_0_ap_fixed_8_4_AP_TRN_AP_WRAP_0_sigmoid_config19_s" bitwidth="10" opcode="xor" m_display="0" m_delay="0.99" m_topoIndex="3" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="firmware/nnet_utils/nnet_activation.h" linenumber="116" fileDirectory="C:\GitHub\FPGA_ml4hls_prj\PythonModel\hlsPrj" functionName="sigmoid&amp;lt;ap_fixed&amp;lt;8, 4, AP_TRN, AP_WRAP, 0&amp;gt;, ap_fixed&amp;lt;8, 4, AP_TRN, AP_WRAP, 0&amp;gt;, sigmoid_config19&amp;gt;"/>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="7" name="zext_ln121" lineNumber="121" fileName="firmware/nnet_utils/nnet_activation.h" fileDirectory=".." rtlName="zext_ln121_fu_61_p1" coreId="1902080097" contextFuncName="sigmoid_ap_fixed_8_4_AP_TRN_AP_WRAP_0_ap_fixed_8_4_AP_TRN_AP_WRAP_0_sigmoid_config19_s" bitwidth="64" opcode="zext" m_display="0" m_topoIndex="4" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="firmware/nnet_utils/nnet_activation.h" linenumber="121" fileDirectory="C:\GitHub\FPGA_ml4hls_prj\PythonModel\hlsPrj" functionName="sigmoid&amp;lt;ap_fixed&amp;lt;8, 4, AP_TRN, AP_WRAP, 0&amp;gt;, ap_fixed&amp;lt;8, 4, AP_TRN, AP_WRAP, 0&amp;gt;, sigmoid_config19&amp;gt;"/>
        <dataInputObjs>xor</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="8" name="sigmoid_table_addr" lineNumber="818" fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" fileDirectory=".." coreId="1902080097" contextFuncName="operator_assign_18_8_true_AP_TRN_AP_WRAP_0" bitwidth="10" opcode="getelementptr" m_display="0" m_topoIndex="5" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" linenumber="818" fileDirectory="C:\GitHub\FPGA_ml4hls_prj\PythonModel\hlsPrj" functionName="operator=&amp;lt;18, 8, true, AP_TRN, AP_WRAP, 0&amp;gt;"/>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="9" name="sigmoid_table_load" lineNumber="818" fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" fileDirectory=".." coreName="ROM" implIndex="auto" control="no" opType="rom" coreId="95" contextFuncName="operator_assign_18_8_true_AP_TRN_AP_WRAP_0" bitwidth="10" opcode="load" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="6" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" linenumber="818" fileDirectory="C:\GitHub\FPGA_ml4hls_prj\PythonModel\hlsPrj" functionName="operator=&amp;lt;18, 8, true, AP_TRN, AP_WRAP, 0&amp;gt;"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>partselect</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="10" name="trunc_ln" lineNumber="818" fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" fileDirectory=".." rtlName="ap_return" coreId="1948265521" contextFuncName="operator_assign_18_8_true_AP_TRN_AP_WRAP_0" bitwidth="4" opcode="partselect" nodeLabel="1.0" m_display="0" m_topoIndex="7" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" linenumber="818" fileDirectory="C:\GitHub\FPGA_ml4hls_prj\PythonModel\hlsPrj" functionName="operator=&amp;lt;18, 8, true, AP_TRN, AP_WRAP, 0&amp;gt;"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>ret</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="11" name="_ln818" lineNumber="818" fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" fileDirectory=".." coreId="1902080097" contextFuncName="operator_assign_18_8_true_AP_TRN_AP_WRAP_0" opcode="ret" nodeLabel="1.0" m_display="0" m_topoIndex="8" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h" linenumber="818" fileDirectory="C:\GitHub\FPGA_ml4hls_prj\PythonModel\hlsPrj" functionName="operator=&amp;lt;18, 8, true, AP_TRN, AP_WRAP, 0&amp;gt;"/>
        <dataInputObjs>partselect</dataInputObjs>
        <dataOutputObjs>ap_return</dataOutputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="D:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h">
        <validLinenumbers>987</validLinenumbers>
        <validLinenumbers>818</validLinenumbers>
      </fileValidLineNumbers>
      <fileValidLineNumbers fileName="firmware/nnet_utils/nnet_activation.h">
        <validLinenumbers>116</validLinenumbers>
        <validLinenumbers>121</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
  </regions>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <regnodes realName="sigmoid_table_addr_reg_76">
    <nodeIds>8</nodeIds>
  </regnodes>
  <expressionNodes realName="trunc_ln_fu_66">
    <nodeIds>10</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sigmoid_table_addr_gep_fu_34">
    <nodeIds>8</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln121_fu_61">
    <nodeIds>7</nodeIds>
  </expressionNodes>
  <expressionNodes realName="index_fu_55">
    <nodeIds>6</nodeIds>
  </expressionNodes>
  <expressionNodes realName="data_round_fu_47">
    <nodeIds>5</nodeIds>
  </expressionNodes>
  <ioNodes realName="p_read_1_read_fu_28">
    <nodeIds>4</nodeIds>
  </ioNodes>
  <memoryPorts dataString="sigmoid_table">
    <nodeIds>9</nodeIds>
  </memoryPorts>
  <ioPorts name="p_read">
    <contents name="read">
      <nodeIds>4</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="ap_return">
    <contents name="ret">
      <nodeIds>11</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="4" stage="1" latency="1"/>
      <operations id="5" stage="1" latency="1"/>
      <operations id="6" stage="1" latency="1"/>
      <operations id="7" stage="1" latency="1"/>
      <operations id="8" stage="1" latency="1"/>
      <operations id="9" stage="2" latency="2"/>
    </states>
    <states id="2">
      <operations id="3" stage="1" latency="1"/>
      <operations id="9" stage="1" latency="2"/>
      <operations id="10" stage="1" latency="1"/>
      <operations id="11" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="sigmoid_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_sigmoid_config19_s" mII="1" mDepth="2" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="1" mMaxLatency="1">
      <basicBlocks>12</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
