# FPGA Novelty Detection Accelerator

**Hardware-Software-Hybrid Accelerated Leaky Integrator Neuron for Deterministic Anomaly Detection**

---

## 1. Overview

A **minimalist, hardware-accelerated leaky integrator neuron** implemented on the **Gowin Tang Nano 9K FPGA**. This project is designed for **real-time novelty detection** with **deterministic timing** and **ultra-low resource usage**, specifically targeting **edge-AI applications** where power and thermal constraints are critical.

---

## 2. Technical Architecture

### 2.1 Core Logic
The system implements a **silicon-native leaky integrator** with a simplified state transition function to ensure **multiplier-less efficiency**:

- **Function**: `f(ϵ, x) = (ϵ >> 1) + x`
- **ϵ**: 16-bit energy accumulator.
- **x**: 8-bit UART input.
- **>> 1**: Bit-shift decay, representing a biological-style division-by-2 energy dissipation.

### 2.2 Hardware-Software Co-Design
- **Digital Twin**: A bit-exact Python mirror ensures verification of the FPGA logic.
- **UART Echo**: A real-time benchmarking loop enables end-to-end (E2E) timing analysis.
- **LED Visualization**: Onboard LEDs provide immediate feedback; they activate when energy density exceeds a quantized ROM weight.

---

## 3. SOTA Thermodynamic & Energy Metrics

The project utilizes a **5x5x5 Burst Mode** (5 Seeds × 5 Parallel Instances × 25 Rounds) to quantify the **"Energy Efficiency Cliff"**:

| Metric                | X86_64 Complex (CPU) | GOWIN Nano 9K (FPGA) |
|-----------------------|----------------------|---------------------|
| Mean Power Draw       | 3.5216 W              | 0.4500 W            |
| Energy Density        | 7,336,591.47 nJ/bit   | 3.2387 nJ/bit      |
| Thermal Advantage     | Baseline             | 87.22% Reduction    |
| Deterministic Jitter  | High (OS-dependent)  | < 0.5 µs           |
| Numeric Format        | 64-bit Float/Int     | Q16.0 Fixed-Point   |

---

## 4. Uniqueness

- **Memory Wall Justification**: Exposes the **1,000x latency penalty** of serial transport compared to compute time.
- **Deterministic Timing**: Temporal precision is prioritized over numerical precision, achieving **sub-microsecond jitter**.
- **Optimal Energy**: The shift-accumulate logic reaches theoretical efficiency by removing power-hungry multipliers.
- **Formal Veracity**: Lambda Calculus mapping ensures logical correctness through the hardware-software mirror.

---

## 5. What it DOES NOT Prove (Yet)

To be scientifically rigorous, there are a few things this current version doesn't "prove":

- **It does not prove "Better than CPU" Power Efficiency**: Because the power draw is estimated in software (`psutil`) rather than measured with a physical tool, it is a **"theoretical proof"** only.
- **It does not prove "Intelligence"**: The Leaky Integrator is a very simple filter. It proves the mechanics of a neuron, but not the learning capability of a brain.

---

## 6. File Structure

| File                        | Description                                                                 |
|-----------------------------|-----------------------------------------------------------------------------|
| `Verilog_Power_Metrics.v`    | FPGA RTL containing the Leaky Integrator, UART RX/TX, and Weight ROM.       |
| `Power_Metrics_Test.py`     | Multi-threaded Python Research Rig for anomaly injection and energy density calculation. |
| `test.png`                  | Production telemetry showing the real-time thermal heatmap and summary report. |

---

## 7. Scientific Conclusions

- **Hardware Superiority**: The FPGA provides a **deterministic thermal envelope**, whereas CPU draw is subject to "Silicon Jitter" and OS-driven fluctuations.
- **Neuromorphic Success**: The leaky integrator accurately models energy decay, proving that **16-bit fixed-point is sufficient** for bio-inspired dynamics.
- **I/O Bottleneck**: UART transport remains the primary performance limit, not the underlying compute logic.

---

## 8. Next Steps

- **Adaptive Thresholding**: Implementing **STDP (Spike-Timing-Dependent Plasticity)** for dynamic learning.
- **Functional HDL Port**: Transitioning the design to **Clash or Bluespec** for deeper Lambda Calculus integration.
- **Federated Scalability**: Extending the architecture for **large-scale device networks** and federated learning (FL).

---

## 9. Quick Start

### Hardware Setup
1. Flash `Verilog_Power_Metrics.v` to your **Gowin Tang Nano 9K**.
2. Connect via USB (ensure your port is set to `COM6` or update the Python script).

### Software Execution
```bash
pip install pyserial psutil matplotlib numpy
python Power_Metrics_Test.py
