Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Thu Jun 01 13:14:40 2017
| Host              : yyu226 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file xillydemo_timing_summary_routed.rpt -rpx xillydemo_timing_summary_routed.rpx
| Design            : xillydemo
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: FRAME_VALID (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: LINE_VALID (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: LUPA300/REG_CONFIG/state_reg[0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: LUPA300/REG_CONFIG/state_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: LUPA300/REG_CONFIG/state_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: LUPA300/REG_CONFIG/state_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: LUPA300/REG_CONFIG/state_reg[4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: LUPA300/REG_CONFIG/state_reg[5]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.022      -17.230                      9                 9103        0.023        0.000                      0                 9063        3.750        0.000                       0                  4006  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
CLK_MANAGE/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 6.250}      12.500          80.000          
  clk_out2_clk_wiz_0     {0.000 15.625}     31.250          32.000          
  clkfbout_clk_wiz_0     {0.000 25.000}     50.000          20.000          
clk_fpga_1               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_MANAGE/inst/clk_in1                                                                                                                                                    8.751        0.000                       0                     1  
  clk_out1_clk_wiz_0           7.413        0.000                      0                  351        0.128        0.000                      0                  351        5.750        0.000                       0                   232  
  clk_out2_clk_wiz_0          12.024        0.000                      0                   45        0.212        0.000                      0                   45       15.125        0.000                       0                    47  
  clkfbout_clk_wiz_0                                                                                                                                                      47.845        0.000                       0                     3  
clk_fpga_1                     2.724        0.000                      0                 8642        0.023        0.000                      0                 8642        3.750        0.000                       0                  3723  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1          clk_out1_clk_wiz_0       -2.022      -17.230                      9                   29        0.123        0.000                      0                    9  
clk_out1_clk_wiz_0  clk_fpga_1                0.011        0.000                      0                   26        0.104        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_fpga_1          clk_fpga_1                7.435        0.000                      0                    6        0.583        0.000                      0                    6  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        9.558        0.000                      0                    8        0.483        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_MANAGE/inst/clk_in1
  To Clock:  CLK_MANAGE/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_MANAGE/inst/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK_MANAGE/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                   
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  CLK_MANAGE/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  CLK_MANAGE/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 LUPA300/rst_cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            LUPA300/rst_cntr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.828ns (18.406%)  route 3.670ns (81.594%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 14.071 - 12.500 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.749     1.749    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     2.205 r  LUPA300/rst_cntr_reg[27]/Q
                         net (fo=2, routed)           1.109     3.314    LUPA300/rst_cntr_reg[27]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.438 r  LUPA300/rgSTART_i_6/O
                         net (fo=1, routed)           1.010     4.448    LUPA300/n_0_rgSTART_i_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.572 r  LUPA300/rgSTART_i_2/O
                         net (fo=3, routed)           0.453     5.024    LUPA300/n_0_rgSTART_i_2
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.124     5.148 r  LUPA300/rst_cntr[0]_i_1/O
                         net (fo=32, routed)          1.099     6.247    LUPA300/n_0_rst_cntr[0]_i_1
    SLICE_X40Y36         FDRE                                         r  LUPA300/rst_cntr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.571    14.071    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y36                                                      r  LUPA300/rst_cntr_reg[28]/C
                         clock pessimism              0.153    14.224    
                         clock uncertainty           -0.135    14.089    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    13.660    LUPA300/rst_cntr_reg[28]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 LUPA300/rst_cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            LUPA300/rst_cntr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.828ns (18.406%)  route 3.670ns (81.594%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 14.071 - 12.500 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.749     1.749    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     2.205 r  LUPA300/rst_cntr_reg[27]/Q
                         net (fo=2, routed)           1.109     3.314    LUPA300/rst_cntr_reg[27]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.438 r  LUPA300/rgSTART_i_6/O
                         net (fo=1, routed)           1.010     4.448    LUPA300/n_0_rgSTART_i_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.572 r  LUPA300/rgSTART_i_2/O
                         net (fo=3, routed)           0.453     5.024    LUPA300/n_0_rgSTART_i_2
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.124     5.148 r  LUPA300/rst_cntr[0]_i_1/O
                         net (fo=32, routed)          1.099     6.247    LUPA300/n_0_rst_cntr[0]_i_1
    SLICE_X40Y36         FDRE                                         r  LUPA300/rst_cntr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.571    14.071    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y36                                                      r  LUPA300/rst_cntr_reg[29]/C
                         clock pessimism              0.153    14.224    
                         clock uncertainty           -0.135    14.089    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    13.660    LUPA300/rst_cntr_reg[29]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 LUPA300/rst_cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            LUPA300/rst_cntr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.828ns (18.406%)  route 3.670ns (81.594%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 14.071 - 12.500 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.749     1.749    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     2.205 r  LUPA300/rst_cntr_reg[27]/Q
                         net (fo=2, routed)           1.109     3.314    LUPA300/rst_cntr_reg[27]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.438 r  LUPA300/rgSTART_i_6/O
                         net (fo=1, routed)           1.010     4.448    LUPA300/n_0_rgSTART_i_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.572 r  LUPA300/rgSTART_i_2/O
                         net (fo=3, routed)           0.453     5.024    LUPA300/n_0_rgSTART_i_2
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.124     5.148 r  LUPA300/rst_cntr[0]_i_1/O
                         net (fo=32, routed)          1.099     6.247    LUPA300/n_0_rst_cntr[0]_i_1
    SLICE_X40Y36         FDRE                                         r  LUPA300/rst_cntr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.571    14.071    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y36                                                      r  LUPA300/rst_cntr_reg[30]/C
                         clock pessimism              0.153    14.224    
                         clock uncertainty           -0.135    14.089    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    13.660    LUPA300/rst_cntr_reg[30]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 LUPA300/rst_cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            LUPA300/rst_cntr_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.828ns (18.406%)  route 3.670ns (81.594%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 14.071 - 12.500 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.749     1.749    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     2.205 r  LUPA300/rst_cntr_reg[27]/Q
                         net (fo=2, routed)           1.109     3.314    LUPA300/rst_cntr_reg[27]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.438 r  LUPA300/rgSTART_i_6/O
                         net (fo=1, routed)           1.010     4.448    LUPA300/n_0_rgSTART_i_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.572 r  LUPA300/rgSTART_i_2/O
                         net (fo=3, routed)           0.453     5.024    LUPA300/n_0_rgSTART_i_2
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.124     5.148 r  LUPA300/rst_cntr[0]_i_1/O
                         net (fo=32, routed)          1.099     6.247    LUPA300/n_0_rst_cntr[0]_i_1
    SLICE_X40Y36         FDRE                                         r  LUPA300/rst_cntr_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.571    14.071    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y36                                                      r  LUPA300/rst_cntr_reg[31]/C
                         clock pessimism              0.153    14.224    
                         clock uncertainty           -0.135    14.089    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    13.660    LUPA300/rst_cntr_reg[31]
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.556ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.660ns (36.024%)  route 2.948ns (63.976%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.983 - 12.500 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.741     1.741    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y18                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.518     2.259 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/Q
                         net (fo=2, routed)           1.192     3.451    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_8_out[1]
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124     3.575 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[0].gm1.m1_i_1__1/O
                         net (fo=1, routed)           0.000     3.575    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[0]
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.107 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.107    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/n_0_gmux.gm[3].gms.ms
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.264 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.955     5.219    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X36Y19         LUT5 (Prop_lut5_I4_O)        0.329     5.548 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_1/O
                         net (fo=2, routed)           0.801     6.349    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X35Y25         FDPE                                         r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.483    13.983    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X35Y25                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.115    14.098    
                         clock uncertainty           -0.135    13.963    
    SLICE_X35Y25         FDPE (Setup_fdpe_C_D)       -0.058    13.905    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  7.556    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 LUPA300/rst_cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            LUPA300/rst_cntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.828ns (19.006%)  route 3.529ns (80.994%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 14.071 - 12.500 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.749     1.749    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     2.205 r  LUPA300/rst_cntr_reg[27]/Q
                         net (fo=2, routed)           1.109     3.314    LUPA300/rst_cntr_reg[27]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.438 r  LUPA300/rgSTART_i_6/O
                         net (fo=1, routed)           1.010     4.448    LUPA300/n_0_rgSTART_i_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.572 r  LUPA300/rgSTART_i_2/O
                         net (fo=3, routed)           0.453     5.024    LUPA300/n_0_rgSTART_i_2
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.124     5.148 r  LUPA300/rst_cntr[0]_i_1/O
                         net (fo=32, routed)          0.957     6.106    LUPA300/n_0_rst_cntr[0]_i_1
    SLICE_X40Y35         FDRE                                         r  LUPA300/rst_cntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.571    14.071    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[24]/C
                         clock pessimism              0.178    14.249    
                         clock uncertainty           -0.135    14.114    
    SLICE_X40Y35         FDRE (Setup_fdre_C_R)       -0.429    13.685    LUPA300/rst_cntr_reg[24]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 LUPA300/rst_cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            LUPA300/rst_cntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.828ns (19.006%)  route 3.529ns (80.994%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 14.071 - 12.500 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.749     1.749    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     2.205 r  LUPA300/rst_cntr_reg[27]/Q
                         net (fo=2, routed)           1.109     3.314    LUPA300/rst_cntr_reg[27]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.438 r  LUPA300/rgSTART_i_6/O
                         net (fo=1, routed)           1.010     4.448    LUPA300/n_0_rgSTART_i_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.572 r  LUPA300/rgSTART_i_2/O
                         net (fo=3, routed)           0.453     5.024    LUPA300/n_0_rgSTART_i_2
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.124     5.148 r  LUPA300/rst_cntr[0]_i_1/O
                         net (fo=32, routed)          0.957     6.106    LUPA300/n_0_rst_cntr[0]_i_1
    SLICE_X40Y35         FDRE                                         r  LUPA300/rst_cntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.571    14.071    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[25]/C
                         clock pessimism              0.178    14.249    
                         clock uncertainty           -0.135    14.114    
    SLICE_X40Y35         FDRE (Setup_fdre_C_R)       -0.429    13.685    LUPA300/rst_cntr_reg[25]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 LUPA300/rst_cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            LUPA300/rst_cntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.828ns (19.006%)  route 3.529ns (80.994%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 14.071 - 12.500 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.749     1.749    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     2.205 r  LUPA300/rst_cntr_reg[27]/Q
                         net (fo=2, routed)           1.109     3.314    LUPA300/rst_cntr_reg[27]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.438 r  LUPA300/rgSTART_i_6/O
                         net (fo=1, routed)           1.010     4.448    LUPA300/n_0_rgSTART_i_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.572 r  LUPA300/rgSTART_i_2/O
                         net (fo=3, routed)           0.453     5.024    LUPA300/n_0_rgSTART_i_2
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.124     5.148 r  LUPA300/rst_cntr[0]_i_1/O
                         net (fo=32, routed)          0.957     6.106    LUPA300/n_0_rst_cntr[0]_i_1
    SLICE_X40Y35         FDRE                                         r  LUPA300/rst_cntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.571    14.071    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[26]/C
                         clock pessimism              0.178    14.249    
                         clock uncertainty           -0.135    14.114    
    SLICE_X40Y35         FDRE (Setup_fdre_C_R)       -0.429    13.685    LUPA300/rst_cntr_reg[26]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 LUPA300/rst_cntr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            LUPA300/rst_cntr_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.828ns (19.006%)  route 3.529ns (80.994%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 14.071 - 12.500 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.749     1.749    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     2.205 r  LUPA300/rst_cntr_reg[27]/Q
                         net (fo=2, routed)           1.109     3.314    LUPA300/rst_cntr_reg[27]
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.438 r  LUPA300/rgSTART_i_6/O
                         net (fo=1, routed)           1.010     4.448    LUPA300/n_0_rgSTART_i_6
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.572 r  LUPA300/rgSTART_i_2/O
                         net (fo=3, routed)           0.453     5.024    LUPA300/n_0_rgSTART_i_2
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.124     5.148 r  LUPA300/rst_cntr[0]_i_1/O
                         net (fo=32, routed)          0.957     6.106    LUPA300/n_0_rst_cntr[0]_i_1
    SLICE_X40Y35         FDRE                                         r  LUPA300/rst_cntr_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.571    14.071    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y35                                                      r  LUPA300/rst_cntr_reg[27]/C
                         clock pessimism              0.178    14.249    
                         clock uncertainty           -0.135    14.114    
    SLICE_X40Y35         FDRE (Setup_fdre_C_R)       -0.429    13.685    LUPA300/rst_cntr_reg[27]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 LUPA300/exp_ctr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            LUPA300/exp_ctr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.828ns (19.366%)  route 3.447ns (80.634%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 14.067 - 12.500 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.743     1.743    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y96                                                      r  LUPA300/exp_ctr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  LUPA300/exp_ctr_reg[23]/Q
                         net (fo=2, routed)           1.109     3.308    LUPA300/exp_ctr_reg[23]
    SLICE_X41Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.432 r  LUPA300/INT_TIME2_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.946     4.378    LUPA300/n_0_INT_TIME2_OBUF_inst_i_6
    SLICE_X41Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.502 r  LUPA300/INT_TIME2_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.591     5.093    LUPA300/n_0_INT_TIME2_OBUF_inst_i_4
    SLICE_X41Y93         LUT6 (Prop_lut6_I1_O)        0.124     5.217 r  LUPA300/exp_ctr[0]_i_1/O
                         net (fo=26, routed)          0.801     6.018    LUPA300/n_0_exp_ctr[0]_i_1
    SLICE_X40Y97         FDRE                                         r  LUPA300/exp_ctr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.567    14.067    LUPA300/LUPA_CLK_OBUF
    SLICE_X40Y97                                                      r  LUPA300/exp_ctr_reg[24]/C
                         clock pessimism              0.152    14.219    
                         clock uncertainty           -0.135    14.084    
    SLICE_X40Y97         FDRE (Setup_fdre_C_R)       -0.429    13.655    LUPA300/exp_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  7.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.592%)  route 0.221ns (57.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.559     0.559    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y14                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=3, routed)           0.221     0.944    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/O1[7]
    RAMB18_X1Y6          RAMB18E1                                     r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.866     0.866    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y6                                                       r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.633    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.816    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.586     0.586    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y15                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/Q
                         net (fo=2, routed)           0.068     0.795    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_8_out[6]
    SLICE_X39Y15         FDCE                                         r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.853     0.853    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y15                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X39Y15         FDCE (Hold_fdce_C_D)         0.078     0.664    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.586     0.586    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y15                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.068     0.795    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_8_out[5]
    SLICE_X39Y15         FDCE                                         r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.853     0.853    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y15                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X39Y15         FDCE (Hold_fdce_C_D)         0.076     0.662    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.584     0.584    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y17                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDPE (Prop_fdpe_C_Q)         0.141     0.725 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.099     0.824    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_8_out[0]
    SLICE_X38Y17         FDCE                                         r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.851     0.851    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y17                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.254     0.597    
    SLICE_X38Y17         FDCE (Hold_fdce_C_D)         0.085     0.682    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.586     0.586    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X37Y15                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.100     0.827    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/n_0_Q_reg_reg[0]
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.872 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/rd_pntr_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     0.872    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/n_10_gsync_stage[2].wr_stg_inst
    SLICE_X38Y15         FDCE                                         r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.853     0.853    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X38Y15                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.253     0.600    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121     0.721    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.193%)  route 0.128ns (40.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.560     0.560    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X26Y12                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.128     0.829    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/n_0_Q_reg_reg[2]
    SLICE_X28Y12         LUT2 (Prop_lut2_I1_O)        0.045     0.874 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/rd_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     0.874    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/n_6_gsync_stage[2].wr_stg_inst
    SLICE_X28Y12         FDCE                                         r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.827     0.827    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X28Y12                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.233     0.594    
    SLICE_X28Y12         FDCE (Hold_fdce_C_D)         0.121     0.715    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.760%)  route 0.121ns (46.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.559     0.559    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y13                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.121     0.821    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_8_out[3]
    SLICE_X28Y14         FDCE                                         r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.826     0.826    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y14                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X28Y14         FDCE (Hold_fdce_C_D)         0.076     0.650    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.861%)  route 0.269ns (62.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.559     0.559    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y14                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=1, routed)           0.269     0.992    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/O1[0]
    RAMB18_X1Y6          RAMB18E1                                     r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.866     0.866    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y6                                                       r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.633    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.816    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.104%)  route 0.125ns (46.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.584     0.584    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y17                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           0.125     0.849    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_8_out[7]
    SLICE_X38Y17         FDCE                                         r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.851     0.851    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y17                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.254     0.597    
    SLICE_X38Y17         FDCE (Hold_fdce_C_D)         0.076     0.673    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.559     0.559    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y13                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.123     0.823    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_8_out[5]
    SLICE_X29Y14         FDCE                                         r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.826     0.826    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y14                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.252     0.574    
    SLICE_X29Y14         FDCE (Hold_fdce_C_D)         0.072     0.646    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 6.25 }
Period:             12.500
Sources:            { CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                 
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     12.500  9.924    RAMB18_X1Y6      fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     12.500  9.924    RAMB18_X2Y6      fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK    
Min Period        n/a     BUFG/I              n/a            2.155     12.500  10.345   BUFGCTRL_X0Y0    CLK_MANAGE/inst/clkout1_buf/I                                                                                                                                                                                                                       
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     12.500  11.251   MMCME2_ADV_X0Y0  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                               
Min Period        n/a     FDRE/C              n/a            1.000     12.500  11.500   SLICE_X40Y91     LUPA300/exp_ctr_reg[0]/C                                                                                                                                                                                                                            
Min Period        n/a     FDRE/C              n/a            1.000     12.500  11.500   SLICE_X40Y93     LUPA300/exp_ctr_reg[10]/C                                                                                                                                                                                                                           
Min Period        n/a     FDRE/C              n/a            1.000     12.500  11.500   SLICE_X40Y93     LUPA300/exp_ctr_reg[11]/C                                                                                                                                                                                                                           
Min Period        n/a     FDRE/C              n/a            1.000     12.500  11.500   SLICE_X40Y94     LUPA300/exp_ctr_reg[12]/C                                                                                                                                                                                                                           
Min Period        n/a     FDRE/C              n/a            1.000     12.500  11.500   SLICE_X40Y94     LUPA300/exp_ctr_reg[13]/C                                                                                                                                                                                                                           
Min Period        n/a     FDRE/C              n/a            1.000     12.500  11.500   SLICE_X40Y94     LUPA300/exp_ctr_reg[14]/C                                                                                                                                                                                                                           
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   12.500  200.860  MMCME2_ADV_X0Y0  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y91     LUPA300/exp_ctr_reg[0]/C                                                                                                                                                                                                                            
Low Pulse Width   Fast    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y91     LUPA300/exp_ctr_reg[0]/C                                                                                                                                                                                                                            
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y93     LUPA300/exp_ctr_reg[10]/C                                                                                                                                                                                                                           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y93     LUPA300/exp_ctr_reg[10]/C                                                                                                                                                                                                                           
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y93     LUPA300/exp_ctr_reg[11]/C                                                                                                                                                                                                                           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y93     LUPA300/exp_ctr_reg[11]/C                                                                                                                                                                                                                           
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y94     LUPA300/exp_ctr_reg[12]/C                                                                                                                                                                                                                           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y94     LUPA300/exp_ctr_reg[12]/C                                                                                                                                                                                                                           
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y94     LUPA300/exp_ctr_reg[13]/C                                                                                                                                                                                                                           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y94     LUPA300/exp_ctr_reg[13]/C                                                                                                                                                                                                                           
High Pulse Width  Fast    FDSE/C              n/a            0.500     6.250   5.750    SLICE_X40Y30     LUPA300/rst_cntr_reg[4]/C                                                                                                                                                                                                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y30     LUPA300/rst_cntr_reg[5]/C                                                                                                                                                                                                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y30     LUPA300/rst_cntr_reg[6]/C                                                                                                                                                                                                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X40Y30     LUPA300/rst_cntr_reg[7]/C                                                                                                                                                                                                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     6.250   5.750    SLICE_X41Y30     LUPA300/rst_n_reg/C                                                                                                                                                                                                                                 
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.250   5.750    SLICE_X30Y13     fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C                                                                                                                                   
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.250   5.750    SLICE_X30Y13     fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C                                                                                                                                   
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.250   5.750    SLICE_X28Y13     fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C                                                                                                                                                        
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.250   5.750    SLICE_X28Y13     fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C                                                                                                                                                        
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.250   5.750    SLICE_X27Y14     fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C                                                                                                                                                         



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 LUPA300/REG_CONFIG/state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_clk_wiz_0 rise@31.250ns - clk_out2_clk_wiz_0 fall@15.625ns)
  Data Path Delay:        3.249ns  (logic 0.909ns (27.977%)  route 2.340ns (72.023%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 32.819 - 31.250 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 17.375 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.625 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    17.302    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    13.764 f  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    15.524    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    15.625 f  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.750    17.375    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y37                                                      r  LUPA300/REG_CONFIG/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.484    17.859 r  LUPA300/REG_CONFIG/state_reg[5]/Q
                         net (fo=12, routed)          1.167    19.026    LUPA300/REG_CONFIG/state[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.301    19.327 r  LUPA300/REG_CONFIG/addr[3]_i_4/O
                         net (fo=1, routed)           0.412    19.739    LUPA300/REG_CONFIG/n_0_addr[3]_i_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.863 r  LUPA300/REG_CONFIG/addr[3]_i_1/O
                         net (fo=16, routed)          0.761    20.624    LUPA300/REG_CONFIG/n_0_addr[3]_i_1
    SLICE_X42Y33         FDRE                                         r  LUPA300/REG_CONFIG/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    32.737    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    29.560 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    31.159    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.569    32.819    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y33                                                      r  LUPA300/REG_CONFIG/addr_reg[1]/C
                         clock pessimism              0.153    32.972    
                         clock uncertainty           -0.155    32.817    
    SLICE_X42Y33         FDRE (Setup_fdre_C_CE)      -0.169    32.648    LUPA300/REG_CONFIG/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         32.648    
                         arrival time                         -20.624    
  -------------------------------------------------------------------
                         slack                                 12.024    

Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 LUPA300/REG_CONFIG/state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/dat_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_clk_wiz_0 rise@31.250ns - clk_out2_clk_wiz_0 fall@15.625ns)
  Data Path Delay:        3.249ns  (logic 0.909ns (27.977%)  route 2.340ns (72.023%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 32.819 - 31.250 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 17.375 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.625 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    17.302    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    13.764 f  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    15.524    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    15.625 f  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.750    17.375    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y37                                                      r  LUPA300/REG_CONFIG/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.484    17.859 r  LUPA300/REG_CONFIG/state_reg[5]/Q
                         net (fo=12, routed)          1.167    19.026    LUPA300/REG_CONFIG/state[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.301    19.327 r  LUPA300/REG_CONFIG/addr[3]_i_4/O
                         net (fo=1, routed)           0.412    19.739    LUPA300/REG_CONFIG/n_0_addr[3]_i_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.863 r  LUPA300/REG_CONFIG/addr[3]_i_1/O
                         net (fo=16, routed)          0.761    20.624    LUPA300/REG_CONFIG/n_0_addr[3]_i_1
    SLICE_X42Y33         FDRE                                         r  LUPA300/REG_CONFIG/dat_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    32.737    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    29.560 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    31.159    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.569    32.819    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y33                                                      r  LUPA300/REG_CONFIG/dat_reg[6]/C
                         clock pessimism              0.153    32.972    
                         clock uncertainty           -0.155    32.817    
    SLICE_X42Y33         FDRE (Setup_fdre_C_CE)      -0.169    32.648    LUPA300/REG_CONFIG/dat_reg[6]
  -------------------------------------------------------------------
                         required time                         32.648    
                         arrival time                         -20.624    
  -------------------------------------------------------------------
                         slack                                 12.024    

Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 LUPA300/REG_CONFIG/state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/dat_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_clk_wiz_0 rise@31.250ns - clk_out2_clk_wiz_0 fall@15.625ns)
  Data Path Delay:        3.249ns  (logic 0.909ns (27.977%)  route 2.340ns (72.023%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 32.819 - 31.250 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 17.375 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.625 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    17.302    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    13.764 f  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    15.524    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    15.625 f  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.750    17.375    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y37                                                      r  LUPA300/REG_CONFIG/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.484    17.859 r  LUPA300/REG_CONFIG/state_reg[5]/Q
                         net (fo=12, routed)          1.167    19.026    LUPA300/REG_CONFIG/state[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.301    19.327 r  LUPA300/REG_CONFIG/addr[3]_i_4/O
                         net (fo=1, routed)           0.412    19.739    LUPA300/REG_CONFIG/n_0_addr[3]_i_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.863 r  LUPA300/REG_CONFIG/addr[3]_i_1/O
                         net (fo=16, routed)          0.761    20.624    LUPA300/REG_CONFIG/n_0_addr[3]_i_1
    SLICE_X42Y33         FDRE                                         r  LUPA300/REG_CONFIG/dat_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    32.737    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    29.560 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    31.159    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.569    32.819    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y33                                                      r  LUPA300/REG_CONFIG/dat_reg[8]/C
                         clock pessimism              0.153    32.972    
                         clock uncertainty           -0.155    32.817    
    SLICE_X42Y33         FDRE (Setup_fdre_C_CE)      -0.169    32.648    LUPA300/REG_CONFIG/dat_reg[8]
  -------------------------------------------------------------------
                         required time                         32.648    
                         arrival time                         -20.624    
  -------------------------------------------------------------------
                         slack                                 12.024    

Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 LUPA300/REG_CONFIG/state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/dat_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_clk_wiz_0 rise@31.250ns - clk_out2_clk_wiz_0 fall@15.625ns)
  Data Path Delay:        3.249ns  (logic 0.909ns (27.977%)  route 2.340ns (72.023%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 32.819 - 31.250 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 17.375 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.625 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    17.302    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    13.764 f  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    15.524    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    15.625 f  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.750    17.375    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y37                                                      r  LUPA300/REG_CONFIG/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.484    17.859 r  LUPA300/REG_CONFIG/state_reg[5]/Q
                         net (fo=12, routed)          1.167    19.026    LUPA300/REG_CONFIG/state[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.301    19.327 r  LUPA300/REG_CONFIG/addr[3]_i_4/O
                         net (fo=1, routed)           0.412    19.739    LUPA300/REG_CONFIG/n_0_addr[3]_i_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.863 r  LUPA300/REG_CONFIG/addr[3]_i_1/O
                         net (fo=16, routed)          0.761    20.624    LUPA300/REG_CONFIG/n_0_addr[3]_i_1
    SLICE_X42Y33         FDRE                                         r  LUPA300/REG_CONFIG/dat_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    32.737    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    29.560 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    31.159    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.569    32.819    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y33                                                      r  LUPA300/REG_CONFIG/dat_reg[9]/C
                         clock pessimism              0.153    32.972    
                         clock uncertainty           -0.155    32.817    
    SLICE_X42Y33         FDRE (Setup_fdre_C_CE)      -0.169    32.648    LUPA300/REG_CONFIG/dat_reg[9]
  -------------------------------------------------------------------
                         required time                         32.648    
                         arrival time                         -20.624    
  -------------------------------------------------------------------
                         slack                                 12.024    

Slack (MET) :             12.176ns  (required time - arrival time)
  Source:                 LUPA300/REG_CONFIG/state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_clk_wiz_0 rise@31.250ns - clk_out2_clk_wiz_0 fall@15.625ns)
  Data Path Delay:        3.061ns  (logic 0.909ns (29.696%)  route 2.152ns (70.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 32.819 - 31.250 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 17.375 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.625 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    17.302    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    13.764 f  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    15.524    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    15.625 f  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.750    17.375    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y37                                                      r  LUPA300/REG_CONFIG/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.484    17.859 r  LUPA300/REG_CONFIG/state_reg[5]/Q
                         net (fo=12, routed)          1.167    19.026    LUPA300/REG_CONFIG/state[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.301    19.327 r  LUPA300/REG_CONFIG/addr[3]_i_4/O
                         net (fo=1, routed)           0.412    19.739    LUPA300/REG_CONFIG/n_0_addr[3]_i_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.863 r  LUPA300/REG_CONFIG/addr[3]_i_1/O
                         net (fo=16, routed)          0.573    20.436    LUPA300/REG_CONFIG/n_0_addr[3]_i_1
    SLICE_X41Y33         FDRE                                         r  LUPA300/REG_CONFIG/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    32.737    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    29.560 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    31.159    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.569    32.819    LUPA300/REG_CONFIG/clk_20
    SLICE_X41Y33                                                      r  LUPA300/REG_CONFIG/addr_reg[3]/C
                         clock pessimism              0.153    32.972    
                         clock uncertainty           -0.155    32.817    
    SLICE_X41Y33         FDRE (Setup_fdre_C_CE)      -0.205    32.612    LUPA300/REG_CONFIG/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         32.612    
                         arrival time                         -20.436    
  -------------------------------------------------------------------
                         slack                                 12.176    

Slack (MET) :             12.176ns  (required time - arrival time)
  Source:                 LUPA300/REG_CONFIG/state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/dat_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_clk_wiz_0 rise@31.250ns - clk_out2_clk_wiz_0 fall@15.625ns)
  Data Path Delay:        3.061ns  (logic 0.909ns (29.696%)  route 2.152ns (70.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 32.819 - 31.250 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 17.375 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.625 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    17.302    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    13.764 f  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    15.524    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    15.625 f  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.750    17.375    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y37                                                      r  LUPA300/REG_CONFIG/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.484    17.859 r  LUPA300/REG_CONFIG/state_reg[5]/Q
                         net (fo=12, routed)          1.167    19.026    LUPA300/REG_CONFIG/state[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.301    19.327 r  LUPA300/REG_CONFIG/addr[3]_i_4/O
                         net (fo=1, routed)           0.412    19.739    LUPA300/REG_CONFIG/n_0_addr[3]_i_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.863 r  LUPA300/REG_CONFIG/addr[3]_i_1/O
                         net (fo=16, routed)          0.573    20.436    LUPA300/REG_CONFIG/n_0_addr[3]_i_1
    SLICE_X41Y33         FDRE                                         r  LUPA300/REG_CONFIG/dat_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    32.737    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    29.560 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    31.159    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.569    32.819    LUPA300/REG_CONFIG/clk_20
    SLICE_X41Y33                                                      r  LUPA300/REG_CONFIG/dat_reg[11]/C
                         clock pessimism              0.153    32.972    
                         clock uncertainty           -0.155    32.817    
    SLICE_X41Y33         FDRE (Setup_fdre_C_CE)      -0.205    32.612    LUPA300/REG_CONFIG/dat_reg[11]
  -------------------------------------------------------------------
                         required time                         32.612    
                         arrival time                         -20.436    
  -------------------------------------------------------------------
                         slack                                 12.176    

Slack (MET) :             12.176ns  (required time - arrival time)
  Source:                 LUPA300/REG_CONFIG/state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/dat_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_clk_wiz_0 rise@31.250ns - clk_out2_clk_wiz_0 fall@15.625ns)
  Data Path Delay:        3.061ns  (logic 0.909ns (29.696%)  route 2.152ns (70.304%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 32.819 - 31.250 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 17.375 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.625 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    17.302    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    13.764 f  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    15.524    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    15.625 f  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.750    17.375    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y37                                                      r  LUPA300/REG_CONFIG/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.484    17.859 r  LUPA300/REG_CONFIG/state_reg[5]/Q
                         net (fo=12, routed)          1.167    19.026    LUPA300/REG_CONFIG/state[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.301    19.327 r  LUPA300/REG_CONFIG/addr[3]_i_4/O
                         net (fo=1, routed)           0.412    19.739    LUPA300/REG_CONFIG/n_0_addr[3]_i_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.863 r  LUPA300/REG_CONFIG/addr[3]_i_1/O
                         net (fo=16, routed)          0.573    20.436    LUPA300/REG_CONFIG/n_0_addr[3]_i_1
    SLICE_X41Y33         FDRE                                         r  LUPA300/REG_CONFIG/dat_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    32.737    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    29.560 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    31.159    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.569    32.819    LUPA300/REG_CONFIG/clk_20
    SLICE_X41Y33                                                      r  LUPA300/REG_CONFIG/dat_reg[3]/C
                         clock pessimism              0.153    32.972    
                         clock uncertainty           -0.155    32.817    
    SLICE_X41Y33         FDRE (Setup_fdre_C_CE)      -0.205    32.612    LUPA300/REG_CONFIG/dat_reg[3]
  -------------------------------------------------------------------
                         required time                         32.612    
                         arrival time                         -20.436    
  -------------------------------------------------------------------
                         slack                                 12.176    

Slack (MET) :             12.206ns  (required time - arrival time)
  Source:                 LUPA300/REG_CONFIG/state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_clk_wiz_0 rise@31.250ns - clk_out2_clk_wiz_0 fall@15.625ns)
  Data Path Delay:        3.068ns  (logic 0.909ns (29.632%)  route 2.159ns (70.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 32.820 - 31.250 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 17.375 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.625 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    17.302    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    13.764 f  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    15.524    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    15.625 f  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.750    17.375    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y37                                                      r  LUPA300/REG_CONFIG/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.484    17.859 r  LUPA300/REG_CONFIG/state_reg[5]/Q
                         net (fo=12, routed)          1.167    19.026    LUPA300/REG_CONFIG/state[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.301    19.327 r  LUPA300/REG_CONFIG/addr[3]_i_4/O
                         net (fo=1, routed)           0.412    19.739    LUPA300/REG_CONFIG/n_0_addr[3]_i_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.863 r  LUPA300/REG_CONFIG/addr[3]_i_1/O
                         net (fo=16, routed)          0.580    20.443    LUPA300/REG_CONFIG/n_0_addr[3]_i_1
    SLICE_X42Y34         FDRE                                         r  LUPA300/REG_CONFIG/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    32.737    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    29.560 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    31.159    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.570    32.820    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y34                                                      r  LUPA300/REG_CONFIG/addr_reg[2]/C
                         clock pessimism              0.153    32.973    
                         clock uncertainty           -0.155    32.818    
    SLICE_X42Y34         FDRE (Setup_fdre_C_CE)      -0.169    32.649    LUPA300/REG_CONFIG/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         32.649    
                         arrival time                         -20.443    
  -------------------------------------------------------------------
                         slack                                 12.206    

Slack (MET) :             12.206ns  (required time - arrival time)
  Source:                 LUPA300/REG_CONFIG/state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/dat_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_clk_wiz_0 rise@31.250ns - clk_out2_clk_wiz_0 fall@15.625ns)
  Data Path Delay:        3.068ns  (logic 0.909ns (29.632%)  route 2.159ns (70.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 32.820 - 31.250 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 17.375 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.625 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    17.302    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    13.764 f  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    15.524    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    15.625 f  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.750    17.375    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y37                                                      r  LUPA300/REG_CONFIG/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.484    17.859 r  LUPA300/REG_CONFIG/state_reg[5]/Q
                         net (fo=12, routed)          1.167    19.026    LUPA300/REG_CONFIG/state[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.301    19.327 r  LUPA300/REG_CONFIG/addr[3]_i_4/O
                         net (fo=1, routed)           0.412    19.739    LUPA300/REG_CONFIG/n_0_addr[3]_i_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.863 r  LUPA300/REG_CONFIG/addr[3]_i_1/O
                         net (fo=16, routed)          0.580    20.443    LUPA300/REG_CONFIG/n_0_addr[3]_i_1
    SLICE_X42Y34         FDRE                                         r  LUPA300/REG_CONFIG/dat_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    32.737    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    29.560 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    31.159    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.570    32.820    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y34                                                      r  LUPA300/REG_CONFIG/dat_reg[10]/C
                         clock pessimism              0.153    32.973    
                         clock uncertainty           -0.155    32.818    
    SLICE_X42Y34         FDRE (Setup_fdre_C_CE)      -0.169    32.649    LUPA300/REG_CONFIG/dat_reg[10]
  -------------------------------------------------------------------
                         required time                         32.649    
                         arrival time                         -20.443    
  -------------------------------------------------------------------
                         slack                                 12.206    

Slack (MET) :             12.206ns  (required time - arrival time)
  Source:                 LUPA300/REG_CONFIG/state_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/dat_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out2_clk_wiz_0 rise@31.250ns - clk_out2_clk_wiz_0 fall@15.625ns)
  Data Path Delay:        3.068ns  (logic 0.909ns (29.632%)  route 2.159ns (70.368%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 32.820 - 31.250 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 17.375 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     15.625    15.625 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    15.625 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    17.302    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    13.764 f  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    15.524    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    15.625 f  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.750    17.375    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y37                                                      r  LUPA300/REG_CONFIG/state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.484    17.859 r  LUPA300/REG_CONFIG/state_reg[5]/Q
                         net (fo=12, routed)          1.167    19.026    LUPA300/REG_CONFIG/state[5]
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.301    19.327 r  LUPA300/REG_CONFIG/addr[3]_i_4/O
                         net (fo=1, routed)           0.412    19.739    LUPA300/REG_CONFIG/n_0_addr[3]_i_4
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.863 r  LUPA300/REG_CONFIG/addr[3]_i_1/O
                         net (fo=16, routed)          0.580    20.443    LUPA300/REG_CONFIG/n_0_addr[3]_i_1
    SLICE_X42Y34         FDRE                                         r  LUPA300/REG_CONFIG/dat_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     31.250    31.250 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    31.250 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    32.737    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178    29.560 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    31.159    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          1.570    32.820    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y34                                                      r  LUPA300/REG_CONFIG/dat_reg[2]/C
                         clock pessimism              0.153    32.973    
                         clock uncertainty           -0.155    32.818    
    SLICE_X42Y34         FDRE (Setup_fdre_C_CE)      -0.169    32.649    LUPA300/REG_CONFIG/dat_reg[2]
  -------------------------------------------------------------------
                         required time                         32.649    
                         arrival time                         -20.443    
  -------------------------------------------------------------------
                         slack                                 12.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 LUPA300/REG_CONFIG/next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            LUPA300/REG_CONFIG/next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.588     0.588    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y36                                                      r  LUPA300/REG_CONFIG/next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.148     0.736 r  LUPA300/REG_CONFIG/next_reg[3]/Q
                         net (fo=4, routed)           0.087     0.823    LUPA300/REG_CONFIG/n_0_next_reg[3]
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.098     0.921 r  LUPA300/REG_CONFIG/next[4]_i_1/O
                         net (fo=1, routed)           0.000     0.921    LUPA300/REG_CONFIG/next[4]
    SLICE_X42Y36         FDRE                                         r  LUPA300/REG_CONFIG/next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.856     0.856    LUPA300/REG_CONFIG/clk_20
    SLICE_X42Y36                                                      r  LUPA300/REG_CONFIG/next_reg[4]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121     0.709    LUPA300/REG_CONFIG/next_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 puls_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            puls_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.583     0.583    clk_20
    SLICE_X43Y29                                                      r  puls_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  puls_count_reg[11]/Q
                         net (fo=1, routed)           0.108     0.832    n_0_puls_count_reg[11]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.940 r  puls_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.940    n_4_puls_count_reg[8]_i_1
    SLICE_X43Y29         FDRE                                         r  puls_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.850     0.850    clk_20
    SLICE_X43Y29                                                      r  puls_count_reg[11]/C
                         clock pessimism             -0.267     0.583    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.105     0.688    puls_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 puls_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            puls_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.582     0.582    clk_20
    SLICE_X43Y27                                                      r  puls_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  puls_count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.831    n_0_puls_count_reg[3]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.939 r  puls_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.939    n_4_puls_count_reg[0]_i_1
    SLICE_X43Y27         FDRE                                         r  puls_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.848     0.848    clk_20
    SLICE_X43Y27                                                      r  puls_count_reg[3]/C
                         clock pessimism             -0.266     0.582    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.105     0.687    puls_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 puls_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            puls_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.582     0.582    clk_20
    SLICE_X43Y28                                                      r  puls_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  puls_count_reg[7]/Q
                         net (fo=1, routed)           0.108     0.831    n_0_puls_count_reg[7]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.939 r  puls_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.939    n_4_puls_count_reg[4]_i_1
    SLICE_X43Y28         FDRE                                         r  puls_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.849     0.849    clk_20
    SLICE_X43Y28                                                      r  puls_count_reg[7]/C
                         clock pessimism             -0.267     0.582    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.105     0.687    puls_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 puls_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            puls_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.584     0.584    clk_20
    SLICE_X43Y30                                                      r  puls_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  puls_count_reg[15]/Q
                         net (fo=1, routed)           0.108     0.833    n_0_puls_count_reg[15]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.941 r  puls_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.941    n_4_puls_count_reg[12]_i_1
    SLICE_X43Y30         FDRE                                         r  puls_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851     0.851    clk_20
    SLICE_X43Y30                                                      r  puls_count_reg[15]/C
                         clock pessimism             -0.267     0.584    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.105     0.689    puls_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 puls_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            puls_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.583     0.583    clk_20
    SLICE_X43Y29                                                      r  puls_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  puls_count_reg[8]/Q
                         net (fo=1, routed)           0.105     0.829    n_0_puls_count_reg[8]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.944 r  puls_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.944    n_7_puls_count_reg[8]_i_1
    SLICE_X43Y29         FDRE                                         r  puls_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.850     0.850    clk_20
    SLICE_X43Y29                                                      r  puls_count_reg[8]/C
                         clock pessimism             -0.267     0.583    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.105     0.688    puls_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 puls_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            puls_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.584     0.584    clk_20
    SLICE_X43Y30                                                      r  puls_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  puls_count_reg[12]/Q
                         net (fo=1, routed)           0.105     0.830    n_0_puls_count_reg[12]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.945 r  puls_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.945    n_7_puls_count_reg[12]_i_1
    SLICE_X43Y30         FDRE                                         r  puls_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.851     0.851    clk_20
    SLICE_X43Y30                                                      r  puls_count_reg[12]/C
                         clock pessimism             -0.267     0.584    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.105     0.689    puls_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 puls_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            puls_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.582     0.582    clk_20
    SLICE_X43Y28                                                      r  puls_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  puls_count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.828    n_0_puls_count_reg[4]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.943 r  puls_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.943    n_7_puls_count_reg[4]_i_1
    SLICE_X43Y28         FDRE                                         r  puls_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.849     0.849    clk_20
    SLICE_X43Y28                                                      r  puls_count_reg[4]/C
                         clock pessimism             -0.267     0.582    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.105     0.687    puls_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 puls_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            puls_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.583     0.583    clk_20
    SLICE_X43Y29                                                      r  puls_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  puls_count_reg[10]/Q
                         net (fo=1, routed)           0.109     0.833    n_0_puls_count_reg[10]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.944 r  puls_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.944    n_5_puls_count_reg[8]_i_1
    SLICE_X43Y29         FDRE                                         r  puls_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.850     0.850    clk_20
    SLICE_X43Y29                                                      r  puls_count_reg[10]/C
                         clock pessimism             -0.267     0.583    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.105     0.688    puls_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 puls_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            puls_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.582     0.582    clk_20
    SLICE_X43Y27                                                      r  puls_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  puls_count_reg[2]/Q
                         net (fo=1, routed)           0.109     0.832    n_0_puls_count_reg[2]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.943 r  puls_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.943    n_5_puls_count_reg[0]_i_1
    SLICE_X43Y27         FDRE                                         r  puls_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout2_buf/O
                         net (fo=45, routed)          0.848     0.848    clk_20
    SLICE_X43Y27                                                      r  puls_count_reg[2]/C
                         clock pessimism             -0.266     0.582    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.105     0.687    puls_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 15.625 }
Period:             31.250
Sources:            { CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                    
Min Period        n/a     BUFG/I              n/a            2.155     31.250  29.095   BUFGCTRL_X0Y2    CLK_MANAGE/inst/clkout2_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     31.250  30.001   MMCME2_ADV_X0Y0  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1  
Min Period        n/a     FDRE/C              n/a            1.000     31.250  30.250   SLICE_X43Y34     LUPA300/REG_CONFIG/addr_reg[0]/C       
Min Period        n/a     FDRE/C              n/a            1.000     31.250  30.250   SLICE_X42Y33     LUPA300/REG_CONFIG/addr_reg[1]/C       
Min Period        n/a     FDRE/C              n/a            1.000     31.250  30.250   SLICE_X42Y34     LUPA300/REG_CONFIG/addr_reg[2]/C       
Min Period        n/a     FDRE/C              n/a            1.000     31.250  30.250   SLICE_X41Y33     LUPA300/REG_CONFIG/addr_reg[3]/C       
Min Period        n/a     FDRE/C              n/a            1.000     31.250  30.250   SLICE_X43Y34     LUPA300/REG_CONFIG/dat_reg[0]/C        
Min Period        n/a     FDRE/C              n/a            1.000     31.250  30.250   SLICE_X42Y34     LUPA300/REG_CONFIG/dat_reg[10]/C       
Min Period        n/a     FDRE/C              n/a            1.000     31.250  30.250   SLICE_X41Y33     LUPA300/REG_CONFIG/dat_reg[11]/C       
Min Period        n/a     FDRE/C              n/a            1.000     31.250  30.250   SLICE_X43Y34     LUPA300/REG_CONFIG/dat_reg[1]/C        
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   31.250  182.110  MMCME2_ADV_X0Y0  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT1  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X43Y34     LUPA300/REG_CONFIG/addr_reg[0]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X42Y33     LUPA300/REG_CONFIG/addr_reg[1]/C       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X42Y34     LUPA300/REG_CONFIG/addr_reg[2]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X41Y33     LUPA300/REG_CONFIG/addr_reg[3]/C       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X43Y34     LUPA300/REG_CONFIG/dat_reg[0]/C        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X42Y34     LUPA300/REG_CONFIG/dat_reg[10]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X41Y33     LUPA300/REG_CONFIG/dat_reg[11]/C       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X43Y34     LUPA300/REG_CONFIG/dat_reg[1]/C        
Low Pulse Width   Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X42Y34     LUPA300/REG_CONFIG/dat_reg[2]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X41Y33     LUPA300/REG_CONFIG/dat_reg[3]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X42Y33     LUPA300/REG_CONFIG/addr_reg[1]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X41Y33     LUPA300/REG_CONFIG/addr_reg[3]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X41Y33     LUPA300/REG_CONFIG/dat_reg[11]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X41Y33     LUPA300/REG_CONFIG/dat_reg[3]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X42Y33     LUPA300/REG_CONFIG/dat_reg[6]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X42Y33     LUPA300/REG_CONFIG/dat_reg[8]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X42Y33     LUPA300/REG_CONFIG/dat_reg[9]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X43Y37     LUPA300/REG_CONFIG/next_reg[0]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X43Y37     LUPA300/REG_CONFIG/next_reg[1]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     15.625  15.125   SLICE_X43Y37     LUPA300/REG_CONFIG/next_reg[5]/C       



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { CLK_MANAGE/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                     
Min Period  n/a     BUFG/I               n/a            2.155     50.000  47.845   BUFGCTRL_X0Y5    CLK_MANAGE/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  CLK_MANAGE/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  CLK_MANAGE/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   50.000  50.000   MMCME2_ADV_X0Y0  CLK_MANAGE/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   50.000  163.360  MMCME2_ADV_X0Y0  CLK_MANAGE/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_13/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.596%)  route 6.167ns (91.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.664     2.972    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X19Y52                                                      r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=110, routed)         4.639     8.067    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.191 r  xillybus_ins/xillybus_core_ins/messages_ins/_n0571_inv1/O
                         net (fo=32, routed)          1.528     9.719    xillybus_ins/xillybus_core_ins/messages_ins/_n0571_inv
    SLICE_X21Y13         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_13/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.494    12.686    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X21Y13                                                      r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_13/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X21Y13         FDRE (Setup_fdre_C_CE)      -0.205    12.443    xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_13
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.580ns (9.016%)  route 5.853ns (90.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.664     2.972    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X19Y52                                                      r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=110, routed)         1.141     4.569    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X30Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.693 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=401, routed)         4.712     9.405    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X11Y18         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.497    12.689    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X11Y18                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_0/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X11Y18         FDRE (Setup_fdre_C_R)       -0.429    12.222    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_0
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_1/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.580ns (9.016%)  route 5.853ns (90.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.664     2.972    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X19Y52                                                      r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=110, routed)         1.141     4.569    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X30Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.693 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=401, routed)         4.712     9.405    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X11Y18         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.497    12.689    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X11Y18                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_1/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X11Y18         FDRE (Setup_fdre_C_R)       -0.429    12.222    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_1
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_2/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.580ns (9.016%)  route 5.853ns (90.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.664     2.972    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X19Y52                                                      r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=110, routed)         1.141     4.569    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X30Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.693 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=401, routed)         4.712     9.405    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X11Y18         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.497    12.689    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X11Y18                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_2/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X11Y18         FDRE (Setup_fdre_C_R)       -0.429    12.222    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_2
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_3/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.580ns (9.016%)  route 5.853ns (90.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.664     2.972    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X19Y52                                                      r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=110, routed)         1.141     4.569    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X30Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.693 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=401, routed)         4.712     9.405    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X11Y18         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.497    12.689    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X11Y18                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_3/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X11Y18         FDRE (Setup_fdre_C_R)       -0.429    12.222    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/rden_d_3
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 2.247ns (32.072%)  route 4.759ns (67.928%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.672     2.980    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X13Y17                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/Q
                         net (fo=163, routed)         2.767     6.203    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X17Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.327 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n11151011/O
                         net (fo=88, routed)          1.133     7.460    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1115101
    SLICE_X14Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.584 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_B581/O
                         net (fo=1, routed)           0.859     8.443    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_B[3]
    SLICE_X15Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_lut[3]/O
                         net (fo=1, routed)           0.000     8.567    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_lut[3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.968 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.968    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[3]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[4]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.082    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[7]
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.196    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[11]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[12]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.310    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[15]
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[16]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.424    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[19]
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[20]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.538    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[23]
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[24]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.652    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[27]
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.986 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[28]_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.986    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1105[29]
    SLICE_X15Y37         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.497    12.689    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X15Y37                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29/C
                         clock pessimism              0.231    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.062    12.828    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/sendbuf_rden/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.580ns (9.076%)  route 5.810ns (90.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.664     2.972    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X19Y52                                                      r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=110, routed)         1.141     4.569    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X30Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.693 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/reset1_INV_0/O
                         net (fo=401, routed)         4.670     9.362    xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv
    SLICE_X11Y20         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/sendbuf_rden/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.496    12.688    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X11Y20                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/sendbuf_rden/C
                         clock pessimism              0.116    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X11Y20         FDRE (Setup_fdre_C_R)       -0.429    12.221    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/sendbuf_rden
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.224ns (31.849%)  route 4.759ns (68.151%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.672     2.980    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X13Y17                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2/Q
                         net (fo=163, routed)         2.767     6.203    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X17Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.327 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n11151011/O
                         net (fo=88, routed)          1.133     7.460    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1115101
    SLICE_X14Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.584 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_B581/O
                         net (fo=1, routed)           0.859     8.443    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_B[3]
    SLICE_X15Y30         LUT6 (Prop_lut6_I4_O)        0.124     8.567 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_lut[3]/O
                         net (fo=1, routed)           0.000     8.567    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_lut[3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.968 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[0]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.968    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[3]
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.082 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[4]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.082    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[7]
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[8]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.196    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[11]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[12]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.310    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[15]
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[16]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.424    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[19]
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[20]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.538    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[23]
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[24]_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.652    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[27]
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.311     9.963 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1105_rs_cy[28]_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.963    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1105[31]
    SLICE_X15Y37         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.497    12.689    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X15Y37                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31/C
                         clock pessimism              0.231    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.062    12.828    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_10/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 0.580ns (8.782%)  route 6.024ns (91.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.664     2.972    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X19Y52                                                      r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=110, routed)         4.639     8.067    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.191 r  xillybus_ins/xillybus_core_ins/messages_ins/_n0571_inv1/O
                         net (fo=32, routed)          1.385     9.576    xillybus_ins/xillybus_core_ins/messages_ins/_n0571_inv
    SLICE_X21Y15         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.493    12.685    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X21Y15                                                      r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_10/C
                         clock pessimism              0.116    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X21Y15         FDRE (Setup_fdre_C_CE)      -0.205    12.442    xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_10
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_11/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 0.580ns (8.782%)  route 6.024ns (91.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.664     2.972    xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/S_AXI_ACLK
    SLICE_X19Y52                                                      r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     3.428 r  xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n_reg/Q
                         net (fo=110, routed)         4.639     8.067    xillybus_ins/xillybus_core_ins/bus_rst_n_w
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.191 r  xillybus_ins/xillybus_core_ins/messages_ins/_n0571_inv1/O
                         net (fo=32, routed)          1.385     9.576    xillybus_ins/xillybus_core_ins/messages_ins/_n0571_inv
    SLICE_X21Y15         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.493    12.685    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X21Y15                                                      r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_11/C
                         clock pessimism              0.116    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X21Y15         FDRE (Setup_fdre_C_CE)      -0.205    12.442    xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_11
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  2.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.540%)  route 0.205ns (49.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.582     0.923    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50                                                       r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.205     1.291    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/n_0_skid_buffer_reg[25]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.336    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[25]
    SLICE_X0Y49          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.852     1.222    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y49                                                       r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.120     1.313    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.556     0.896    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X13Y27                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/Q
                         net (fo=128, routed)         0.219     1.256    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/A0
    SLICE_X12Y27         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.821     1.191    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/WCLK
    SLICE_X12Y27                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X12Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.220    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.556     0.896    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X13Y27                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/Q
                         net (fo=128, routed)         0.219     1.256    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/A0
    SLICE_X12Y27         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.821     1.191    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/WCLK
    SLICE_X12Y27                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X12Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.220    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.556     0.896    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X13Y27                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/Q
                         net (fo=128, routed)         0.219     1.256    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/A0
    SLICE_X12Y27         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.821     1.191    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/WCLK
    SLICE_X12Y27                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X12Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.220    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.556     0.896    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X13Y27                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/wr_pointer_d_0/Q
                         net (fo=128, routed)         0.219     1.256    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/A0
    SLICE_X12Y27         RAMD64E                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.821     1.191    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/WCLK
    SLICE_X12Y27                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X12Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.220    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem1/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.552     0.892    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X21Y19                                                      r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_0/Q
                         net (fo=1, routed)           0.056     1.089    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem1/DIA0
    SLICE_X20Y19         RAMD32                                       r  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem1/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.820     1.190    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem1/WCLK
    SLICE_X20Y19                                                      r  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem1/RAMA/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X20Y19         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem1/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_18/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_control_reg_18/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.282%)  route 0.218ns (60.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.563     0.903    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X19Y44                                                      r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_18/Q
                         net (fo=7, routed)           0.218     1.262    xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data[18]
    SLICE_X23Y45         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_control_reg_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.828     1.198    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X23Y45                                                      r  xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_control_reg_18/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.055     1.219    xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_control_reg_18
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_start_offset_7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_start_DWoffset_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.614%)  route 0.213ns (53.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.550     0.890    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X25Y22                                                      r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_start_offset_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_start_offset_7/Q
                         net (fo=6, routed)           0.213     1.245    xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_start_offset[7]
    SLICE_X17Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.290 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[5]1/O
                         net (fo=1, routed)           0.000     1.290    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/sendbuf_format[1]_GND_9_o_select_29_OUT[5]
    SLICE_X17Y22         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_start_DWoffset_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.818     1.188    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X17Y22                                                      r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_start_DWoffset_5/C
                         clock pessimism             -0.034     1.154    
    SLICE_X17Y22         FDRE (Hold_fdre_C_D)         0.092     1.246    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_start_DWoffset_5
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.226ns (56.340%)  route 0.175ns (43.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.556     0.896    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X21Y15                                                      r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_8/Q
                         net (fo=1, routed)           0.175     1.200    xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data[8]
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.098     1.298 r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mmux_wr_arb_state[2]_sendbuf_data[31]_wide_mux_53_OUT311/O
                         net (fo=1, routed)           0.000     1.298    xillybus_ins/xillybus_core_ins/wr_arbiter_ins/wr_arb_state[2]_sendbuf_data[31]_wide_mux_53_OUT[8]
    SLICE_X23Y15         FDRE                                         r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.822     1.192    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X23Y15                                                      r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_8/C
                         clock pessimism             -0.034     1.158    
    SLICE_X23Y15         FDRE (Hold_fdre_C_D)         0.092     1.250    xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_data_8
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg_19/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_do_buffers_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.979%)  route 0.219ns (54.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.556     0.896    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X21Y34                                                      r  xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg_19/Q
                         net (fo=1, routed)           0.219     1.256    xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg[19]
    SLICE_X23Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.301 r  xillybus_ins/xillybus_core_ins/unitw_1_ins/Mmux_unitw_1_do_buffers[4]_unitw_1_do_buffers[4]_mux_49_OUT5/O
                         net (fo=1, routed)           0.000     1.301    xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_do_buffers[4]_unitw_1_do_buffers[4]_mux_49_OUT[4]
    SLICE_X23Y29         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_do_buffers_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.817     1.187    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X23Y29                                                      r  xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_do_buffers_4/C
                         clock pessimism             -0.034     1.153    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.092     1.245    xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_do_buffers_4
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                                                 
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y16   xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK                                                                                                                                                                  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y16   xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK                                                                                                                                                                  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y15   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKARDCLK                                                                                                                                                                         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y15   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKBWRCLK                                                                                                                                                                         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X1Y6    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB18_X2Y6    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK    
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845  BUFGCTRL_X0Y1  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I                                                                                                                                                 
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X36Y41   demoarray_reg[0][0]/C                                                                                                                                                                                                                               
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X38Y39   demoarray_reg[0][1]/C                                                                                                                                                                                                                               
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X38Y39   demoarray_reg[0][2]/C                                                                                                                                                                                                                               
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y43   litearray0_reg_0_31_0_0/SP/CLK                                                                                                                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y43   litearray0_reg_0_31_1_1/SP/CLK                                                                                                                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y43   litearray0_reg_0_31_2_2/SP/CLK                                                                                                                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y43   litearray0_reg_0_31_3_3/SP/CLK                                                                                                                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y44   litearray0_reg_0_31_4_4/SP/CLK                                                                                                                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y44   litearray0_reg_0_31_5_5/SP/CLK                                                                                                                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y44   litearray0_reg_0_31_6_6/SP/CLK                                                                                                                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y44   litearray0_reg_0_31_7_7/SP/CLK                                                                                                                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y45   litearray1_reg_0_31_0_0/SP/CLK                                                                                                                                                                                                                      
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y45   litearray1_reg_0_31_1_1/SP/CLK                                                                                                                                                                                                                      
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y48   litearray1_reg_0_31_4_4/SP/CLK                                                                                                                                                                                                                      
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y48   litearray1_reg_0_31_5_5/SP/CLK                                                                                                                                                                                                                      
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y48   litearray1_reg_0_31_6_6/SP/CLK                                                                                                                                                                                                                      
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y48   litearray1_reg_0_31_7_7/SP/CLK                                                                                                                                                                                                                      
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y49   litearray2_reg_0_31_4_4/SP/CLK                                                                                                                                                                                                                      
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y49   litearray2_reg_0_31_5_5/SP/CLK                                                                                                                                                                                                                      
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y49   litearray2_reg_0_31_6_6/SP/CLK                                                                                                                                                                                                                      
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y49   litearray2_reg_0_31_7_7/SP/CLK                                                                                                                                                                                                                      
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y47   litearray3_reg_0_31_0_0/SP/CLK                                                                                                                                                                                                                      
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X16Y47   litearray3_reg_0_31_1_1/SP/CLK                                                                                                                                                                                                                      



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            9  Failing Endpoints,  Worst Slack       -2.022ns,  Total Violation      -17.230ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        1.906ns  (logic 0.456ns (23.921%)  route 1.450ns (76.079%))
  Logic Levels:           0  
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 14.033 - 12.500 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 12.975 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    11.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    11.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.667    12.975    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y15                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456    13.431 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_2/Q
                         net (fo=1, routed)           1.450    14.881    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.533    14.033    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.033    
                         clock uncertainty           -0.437    13.596    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    12.859    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        1.854ns  (logic 0.456ns (24.597%)  route 1.398ns (75.403%))
  Logic Levels:           0  
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 14.033 - 12.500 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 12.975 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    11.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    11.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.667    12.975    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y15                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456    13.431 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_0/Q
                         net (fo=1, routed)           1.398    14.829    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.533    14.033    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.033    
                         clock uncertainty           -0.437    13.596    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    12.859    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :        -1.937ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        1.823ns  (logic 0.456ns (25.020%)  route 1.367ns (74.980%))
  Logic Levels:           0  
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 14.033 - 12.500 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 12.974 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    11.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    11.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.666    12.974    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y16                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456    13.430 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_7/Q
                         net (fo=1, routed)           1.367    14.797    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.533    14.033    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.033    
                         clock uncertainty           -0.437    13.596    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    12.859    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                 -1.937    

Slack (VIOLATED) :        -1.937ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        1.822ns  (logic 0.456ns (25.034%)  route 1.366ns (74.966%))
  Logic Levels:           0  
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 14.033 - 12.500 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 12.975 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    11.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    11.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.667    12.975    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y15                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456    13.431 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/Q
                         net (fo=1, routed)           1.366    14.797    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.533    14.033    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.033    
                         clock uncertainty           -0.437    13.596    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    12.859    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                 -1.937    

Slack (VIOLATED) :        -1.937ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        1.822ns  (logic 0.456ns (25.024%)  route 1.366ns (74.976%))
  Logic Levels:           0  
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 14.033 - 12.500 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 12.974 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    11.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    11.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.666    12.974    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y16                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456    13.430 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_5/Q
                         net (fo=1, routed)           1.366    14.796    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.533    14.033    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.033    
                         clock uncertainty           -0.437    13.596    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    12.859    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                 -1.937    

Slack (VIOLATED) :        -1.937ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        1.821ns  (logic 0.456ns (25.038%)  route 1.365ns (74.962%))
  Logic Levels:           0  
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 14.033 - 12.500 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 12.975 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    11.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    11.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.667    12.975    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y15                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456    13.431 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_3/Q
                         net (fo=1, routed)           1.365    14.796    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.533    14.033    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.033    
                         clock uncertainty           -0.437    13.596    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    12.859    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                 -1.937    

Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        1.821ns  (logic 0.456ns (25.038%)  route 1.365ns (74.962%))
  Logic Levels:           0  
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 14.033 - 12.500 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 12.974 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    11.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    11.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.666    12.974    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y16                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456    13.430 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_6/Q
                         net (fo=1, routed)           1.365    14.795    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.533    14.033    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.033    
                         clock uncertainty           -0.437    13.596    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    12.859    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -14.795    
  -------------------------------------------------------------------
                         slack                                 -1.936    

Slack (VIOLATED) :        -1.935ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        1.820ns  (logic 0.456ns (25.056%)  route 1.364ns (74.944%))
  Logic Levels:           0  
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 14.033 - 12.500 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 12.974 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    11.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    11.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.666    12.974    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y16                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456    13.430 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_4/Q
                         net (fo=1, routed)           1.364    14.794    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.533    14.033    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.033    
                         clock uncertainty           -0.437    13.596    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    12.859    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.859    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                 -1.935    

Slack (VIOLATED) :        -1.620ns  (required time - arrival time)
  Source:                 demoarray_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready_to_fill_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_fpga_1 rise@10.000ns)
  Data Path Delay:        2.230ns  (logic 0.580ns (26.004%)  route 1.650ns (73.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 14.072 - 12.500 ) 
    Source Clock Delay      (SCD):    3.056ns = ( 13.056 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    11.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    11.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.748    13.056    bus_clk
    SLICE_X39Y37                                                      r  demoarray_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.456    13.512 r  demoarray_reg[3][7]/Q
                         net (fo=2, routed)           1.650    15.162    demoarray_reg[3]__0[7]
    SLICE_X37Y38         LUT6 (Prop_lut6_I1_O)        0.124    15.286 r  ready_to_fill_inv_i_1/O
                         net (fo=1, routed)           0.000    15.286    n_0_ready_to_fill_inv_i_1
    SLICE_X37Y38         FDRE                                         r  ready_to_fill_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.572    14.072    LUPA_CLK_OBUF
    SLICE_X37Y38                                                      r  ready_to_fill_reg_inv/C
                         clock pessimism              0.000    14.072    
                         clock uncertainty           -0.437    13.636    
    SLICE_X37Y38         FDRE (Setup_fdre_C_D)        0.031    13.667    ready_to_fill_reg_inv
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                         -15.286    
  -------------------------------------------------------------------
                         slack                                 -1.620    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0)
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.398ns  (logic 0.456ns (32.616%)  route 0.942ns (67.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16                                      0.000     0.000 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.942     1.398    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[6]
    SLICE_X37Y16         FDCE                                         r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y16         FDCE (Setup_fdce_C_D)       -0.043     9.957    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  8.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 demoarray_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready_to_fill_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.145%)  route 0.393ns (67.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.589     0.929    bus_clk
    SLICE_X39Y40                                                      r  demoarray_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  demoarray_reg[3][6]/Q
                         net (fo=2, routed)           0.393     1.463    demoarray_reg[3]__0[6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.508 r  ready_to_fill_inv_i_1/O
                         net (fo=1, routed)           0.000     1.508    n_0_ready_to_fill_inv_i_1
    SLICE_X37Y38         FDRE                                         r  ready_to_fill_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.857     0.857    LUPA_CLK_OBUF
    SLICE_X37Y38                                                      r  ready_to_fill_reg_inv/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.437     1.294    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092     1.386    ready_to_fill_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.141ns (15.964%)  route 0.742ns (84.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.558     0.898    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y16                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_5/Q
                         net (fo=1, routed)           0.742     1.782    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.865     0.865    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.437     1.302    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.598    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.141ns (15.933%)  route 0.744ns (84.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.558     0.898    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y16                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_4/Q
                         net (fo=1, routed)           0.744     1.783    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.865     0.865    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.437     1.302    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.598    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.141ns (15.892%)  route 0.746ns (84.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.558     0.898    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y16                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_6/Q
                         net (fo=1, routed)           0.746     1.786    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.865     0.865    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.437     1.302    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.598    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.141ns (15.892%)  route 0.746ns (84.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.559     0.900    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y15                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_3/Q
                         net (fo=1, routed)           0.746     1.787    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.865     0.865    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.437     1.302    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.598    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.141ns (15.728%)  route 0.756ns (84.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.559     0.900    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y15                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/Q
                         net (fo=1, routed)           0.756     1.796    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.865     0.865    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.437     1.302    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.598    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.710%)  route 0.757ns (84.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.558     0.898    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y16                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_7/Q
                         net (fo=1, routed)           0.757     1.796    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.865     0.865    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.437     1.302    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.598    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.141ns (15.445%)  route 0.772ns (84.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.559     0.900    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y15                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_0/Q
                         net (fo=1, routed)           0.772     1.812    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.865     0.865    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.437     1.302    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.598    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.371%)  route 0.776ns (84.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.559     0.900    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X35Y15                                                      r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_2/Q
                         net (fo=1, routed)           0.776     1.817    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X2Y6          RAMB18E1                                     r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.865     0.865    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y6                                                       r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.437     1.302    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.598    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_almostfull_d/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        3.028ns  (logic 0.456ns (15.058%)  route 2.572ns (84.942%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 42.685 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 39.162 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    37.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    39.177    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    35.639 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    37.399    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    37.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.662    39.162    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y19                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDPE (Prop_fdpe_C_Q)         0.456    39.618 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           2.572    42.190    xillybus_ins/xillybus_core_ins/user_w_write_32_full_w
    SLICE_X29Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_almostfull_d/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.492    42.685    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X29Y33                                                      r  xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_almostfull_d/C
                         clock pessimism              0.000    42.685    
                         clock uncertainty           -0.437    42.248    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)       -0.047    42.201    xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_almostfull_d
  -------------------------------------------------------------------
                         required time                         42.201    
                         arrival time                         -42.190    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        3.134ns  (logic 0.580ns (18.510%)  route 2.554ns (81.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 42.685 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 39.162 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    37.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    39.177    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    35.639 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    37.399    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    37.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.662    39.162    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y19                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDPE (Prop_fdpe_C_Q)         0.456    39.618 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           2.554    42.172    xillybus_ins/xillybus_core_ins/user_w_write_32_full_w
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.124    42.296 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip_glue_set/O
                         net (fo=1, routed)           0.000    42.296    xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip_glue_set
    SLICE_X28Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.492    42.685    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X28Y33                                                      r  xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip/C
                         clock pessimism              0.000    42.685    
                         clock uncertainty           -0.437    42.248    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)        0.081    42.329    xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip
  -------------------------------------------------------------------
                         required time                         42.329    
                         arrival time                         -42.296    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.951ns  (logic 0.456ns (15.455%)  route 2.495ns (84.545%))
  Logic Levels:           0  
  Clock Path Skew:        1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 42.686 - 40.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 39.154 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    37.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    39.177    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    35.639 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    37.399    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    37.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.654    39.154    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X35Y25                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.456    39.610 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           2.495    42.105    xillybus_ins/xillybus_core_ins/user_w_write_8_full_w
    SLICE_X32Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.493    42.686    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X32Y33                                                      r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d/C
                         clock pessimism              0.000    42.686    
                         clock uncertainty           -0.437    42.249    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)       -0.031    42.218    xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d
  -------------------------------------------------------------------
                         required time                         42.218    
                         arrival time                         -42.105    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        3.008ns  (logic 0.580ns (19.284%)  route 2.428ns (80.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 42.683 - 40.000 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 39.162 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    37.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    39.177    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    35.639 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    37.399    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    37.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.662    39.162    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y19                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDPE (Prop_fdpe_C_Q)         0.456    39.618 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           2.428    42.046    xillybus_ins/xillybus_core_ins/user_w_write_32_full_w
    SLICE_X28Y32         LUT3 (Prop_lut3_I1_O)        0.124    42.170 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren1/O
                         net (fo=1, routed)           0.000    42.170    xillybus_ins/xillybus_core_ins/user_w_write_32_wren_w
    SLICE_X28Y32         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.491    42.684    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X28Y32                                                      r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d/C
                         clock pessimism              0.000    42.684    
                         clock uncertainty           -0.437    42.247    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)        0.077    42.324    xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d
  -------------------------------------------------------------------
                         required time                         42.324    
                         arrival time                         -42.170    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.843ns  (logic 0.580ns (20.404%)  route 2.263ns (79.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 42.685 - 40.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 39.154 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    37.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    39.177    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    35.639 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    37.399    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    37.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.654    39.154    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X35Y25                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.456    39.610 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           2.263    41.873    xillybus_ins/xillybus_core_ins/user_w_write_8_full_w
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.124    41.997 r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip_glue_set/O
                         net (fo=1, routed)           0.000    41.997    xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip_glue_set
    SLICE_X31Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.492    42.685    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X31Y33                                                      r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip/C
                         clock pessimism              0.000    42.685    
                         clock uncertainty           -0.437    42.248    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.029    42.277    xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip
  -------------------------------------------------------------------
                         required time                         42.277    
                         arrival time                         -41.997    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@37.500ns)
  Data Path Delay:        2.739ns  (logic 0.580ns (21.178%)  route 2.159ns (78.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 42.686 - 40.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 39.154 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    37.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677    39.177    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    35.639 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    37.399    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    37.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.654    39.154    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X35Y25                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.456    39.610 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           2.159    41.769    xillybus_ins/xillybus_core_ins/user_w_write_8_full_w
    SLICE_X34Y33         LUT3 (Prop_lut3_I1_O)        0.124    41.893 r  xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren1/O
                         net (fo=1, routed)           0.000    41.893    xillybus_ins/xillybus_core_ins/user_w_write_8_wren_w
    SLICE_X34Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    41.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.493    42.686    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X34Y33                                                      r  xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d/C
                         clock pessimism              0.000    42.686    
                         clock uncertainty           -0.437    42.249    
    SLICE_X34Y33         FDRE (Setup_fdre_C_D)        0.077    42.326    xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d
  -------------------------------------------------------------------
                         required time                         42.326    
                         arrival time                         -41.893    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0)
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        1.361ns  (logic 0.419ns (30.796%)  route 0.942ns (69.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14                                      0.000     0.000 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X27Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.942     1.361    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X26Y14         FDCE                                         r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X26Y14         FDCE (Setup_fdce_C_D)       -0.237    12.263    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             11.034ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0)
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        1.423ns  (logic 0.456ns (32.039%)  route 0.967ns (67.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14                                      0.000     0.000 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X27Y14         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.967     1.423    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[2]
    SLICE_X26Y14         FDCE                                         r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X26Y14         FDCE (Setup_fdce_C_D)       -0.043    12.457    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                 11.034    

Slack (MET) :             11.040ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0)
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        1.225ns  (logic 0.419ns (34.195%)  route 0.806ns (65.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17                                      0.000     0.000 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X37Y17         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.806     1.225    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[9]
    SLICE_X36Y17         FDCE                                         r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X36Y17         FDCE (Setup_fdce_C_D)       -0.235    12.265    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.265    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                 11.040    

Slack (MET) :             11.093ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0)
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (MaxDelay Path 12.500ns)
  Data Path Delay:        1.194ns  (logic 0.419ns (35.102%)  route 0.775ns (64.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14                                      0.000     0.000 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X27Y14         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.775     1.194    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[5]
    SLICE_X26Y14         FDCE                                         r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.500    12.500    
    SLICE_X26Y14         FDCE (Setup_fdce_C_D)       -0.213    12.287    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 11.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.467ns (19.774%)  route 1.895ns (80.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487     1.487    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    -1.690 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.483     1.483    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X35Y25                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.367     1.850 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           1.895     3.745    xillybus_ins/xillybus_core_ins/user_w_write_8_full_w
    SLICE_X34Y33         LUT3 (Prop_lut3_I1_O)        0.100     3.845 r  xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren1/O
                         net (fo=1, routed)           0.000     3.845    xillybus_ins/xillybus_core_ins/user_w_write_8_wren_w
    SLICE_X34Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.666     2.974    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X34Y33                                                      r  xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d/C
                         clock pessimism              0.000     2.974    
                         clock uncertainty            0.437     3.411    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.330     3.741    xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.186ns (14.204%)  route 1.124ns (85.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.550     0.550    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X35Y25                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     0.691 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           1.124     1.814    xillybus_ins/xillybus_core_ins/user_w_write_8_full_w
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.859 r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip_glue_set/O
                         net (fo=1, routed)           0.000     1.859    xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip_glue_set
    SLICE_X31Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.824     1.194    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X31Y33                                                      r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.437     1.631    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.091     1.722    xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_skip
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.186ns (13.782%)  route 1.164ns (86.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.555     0.555    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y19                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.696 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           1.164     1.859    xillybus_ins/xillybus_core_ins/user_w_write_32_full_w
    SLICE_X28Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.904 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren1/O
                         net (fo=1, routed)           0.000     1.904    xillybus_ins/xillybus_core_ins/user_w_write_32_wren_w
    SLICE_X28Y32         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.823     1.193    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X28Y32                                                      r  xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.437     1.630    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.120     1.750    xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.186ns (13.503%)  route 1.192ns (86.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.555     0.555    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y19                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.696 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           1.192     1.887    xillybus_ins/xillybus_core_ins/user_w_write_32_full_w
    SLICE_X28Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.932 r  xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip_glue_set/O
                         net (fo=1, routed)           0.000     1.932    xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip_glue_set
    SLICE_X28Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.824     1.194    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X28Y33                                                      r  xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.437     1.631    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.121     1.752    xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_skip
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.141ns (10.198%)  route 1.242ns (89.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.550     0.550    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X35Y25                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     0.691 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           1.242     1.932    xillybus_ins/xillybus_core_ins/user_w_write_8_full_w
    SLICE_X32Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.824     1.194    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X32Y33                                                      r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.437     1.631    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.059     1.690    xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_almostfull_d/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.141ns (9.872%)  route 1.287ns (90.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.302ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.555     0.555    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y19                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.696 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=3, routed)           1.287     1.983    xillybus_ins/xillybus_core_ins/user_w_write_32_full_w
    SLICE_X29Y33         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_almostfull_d/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.824     1.194    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X29Y33                                                      r  xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_almostfull_d/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.437     1.631    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.075     1.706    xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_almostfull_d
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.718ns (34.736%)  route 1.349ns (65.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.665     2.973    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y17                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.586     3.978    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.299     4.277 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.763     5.040    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X37Y18         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.565    12.757    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y18                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.231    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X37Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    12.475    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.718ns (34.736%)  route 1.349ns (65.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.665     2.973    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y17                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.586     3.978    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.299     4.277 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.763     5.040    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X37Y18         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.565    12.757    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y18                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.231    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X37Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    12.475    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.580ns (28.876%)  route 1.429ns (71.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.660     2.968    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y17                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.798     4.222    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.346 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     4.977    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X25Y13         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.490    12.682    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y13                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.265    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X25Y13         FDPE (Recov_fdpe_C_PRE)     -0.359    12.434    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.580ns (28.876%)  route 1.429ns (71.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.660     2.968    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y17                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.798     4.222    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.346 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     4.977    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X25Y13         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.490    12.682    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y13                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.265    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X25Y13         FDPE (Recov_fdpe_C_PRE)     -0.359    12.434    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.580ns (28.876%)  route 1.429ns (71.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.660     2.968    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y17                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.798     4.222    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.124     4.346 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630     4.977    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X25Y13         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.490    12.682    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y13                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.265    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X25Y13         FDPE (Recov_fdpe_C_PRE)     -0.359    12.434    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.718ns (38.998%)  route 1.123ns (61.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.665     2.973    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y17                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDPE (Prop_fdpe_C_Q)         0.419     3.392 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.586     3.978    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X35Y18         LUT2 (Prop_lut2_I0_O)        0.299     4.277 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.537     4.814    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X34Y18         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.490    12.682    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y18                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.265    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X34Y18         FDPE (Recov_fdpe_C_PRE)     -0.361    12.432    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  7.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.456%)  route 0.339ns (64.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.556     0.896    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y18                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.156     1.194    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.239 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.182     1.421    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X34Y18         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.823     1.193    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y18                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.284     0.910    
    SLICE_X34Y18         FDPE (Remov_fdpe_C_PRE)     -0.071     0.839    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.227ns (43.437%)  route 0.296ns (56.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.555     0.895    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y16                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.070     1.094    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X25Y16         LUT2 (Prop_lut2_I0_O)        0.099     1.193 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.225     1.418    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X25Y13         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.823     1.193    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y13                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X25Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     0.817    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.227ns (43.437%)  route 0.296ns (56.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.555     0.895    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y16                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.070     1.094    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X25Y16         LUT2 (Prop_lut2_I0_O)        0.099     1.193 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.225     1.418    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X25Y13         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.823     1.193    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y13                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X25Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     0.817    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.227ns (43.437%)  route 0.296ns (56.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.555     0.895    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y16                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.070     1.094    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X25Y16         LUT2 (Prop_lut2_I0_O)        0.099     1.193 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.225     1.418    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X25Y13         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.823     1.193    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y13                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.281     0.912    
    SLICE_X25Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     0.817    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.909%)  route 0.480ns (72.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.556     0.896    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y18                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.156     1.194    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.239 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.324     1.563    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X37Y18         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.850     1.220    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y18                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X37Y18         FDPE (Remov_fdpe_C_PRE)     -0.095     0.863    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.909%)  route 0.480ns (72.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.556     0.896    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X35Y18                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.156     1.194    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.045     1.239 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.324     1.563    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X37Y18         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/n_707_PS7_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.850     1.220    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y18                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.263     0.957    
    SLICE_X37Y18         FDPE (Remov_fdpe_C_PRE)     -0.095     0.863    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.700    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.558ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.773ns (32.288%)  route 1.621ns (67.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 13.994 - 12.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.661     1.661    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y16                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_fdpe_C_Q)         0.478     2.139 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.875     3.014    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X25Y16         LUT2 (Prop_lut2_I0_O)        0.295     3.309 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.746     4.055    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X30Y14         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.494    13.994    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y14                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.115    14.109    
                         clock uncertainty           -0.135    13.974    
    SLICE_X30Y14         FDPE (Recov_fdpe_C_PRE)     -0.361    13.613    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.613    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  9.558    

Slack (MET) :             9.558ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.773ns (32.288%)  route 1.621ns (67.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 13.994 - 12.500 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.661     1.661    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y16                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDPE (Prop_fdpe_C_Q)         0.478     2.139 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.875     3.014    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X25Y16         LUT2 (Prop_lut2_I0_O)        0.295     3.309 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.746     4.055    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X30Y14         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.494    13.994    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y14                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.115    14.109    
                         clock uncertainty           -0.135    13.974    
    SLICE_X30Y14         FDPE (Recov_fdpe_C_PRE)     -0.361    13.613    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.613    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  9.558    

Slack (MET) :             10.149ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.718ns (39.209%)  route 1.113ns (60.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 14.064 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.740     1.740    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y19                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.419     2.159 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.586     2.745    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.044 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.528     3.571    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X38Y20         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    14.064    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y20                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.152    14.216    
                         clock uncertainty           -0.135    14.081    
    SLICE_X38Y20         FDPE (Recov_fdpe_C_PRE)     -0.361    13.720    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 10.149    

Slack (MET) :             10.149ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.718ns (39.209%)  route 1.113ns (60.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 14.064 - 12.500 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.740     1.740    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y19                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDPE (Prop_fdpe_C_Q)         0.419     2.159 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.586     2.745    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.299     3.044 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.528     3.571    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X38Y20         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    14.064    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y20                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.152    14.216    
                         clock uncertainty           -0.135    14.081    
    SLICE_X38Y20         FDPE (Recov_fdpe_C_PRE)     -0.361    13.720    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                 10.149    

Slack (MET) :             10.437ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.456ns (29.600%)  route 1.085ns (70.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 13.988 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.666     1.666    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y16                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDPE (Prop_fdpe_C_Q)         0.456     2.122 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.085     3.207    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X31Y19         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.488    13.988    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y19                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.150    14.138    
                         clock uncertainty           -0.135    14.003    
    SLICE_X31Y19         FDPE (Recov_fdpe_C_PRE)     -0.359    13.644    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                 10.437    

Slack (MET) :             10.456ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.456ns (32.352%)  route 0.953ns (67.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.983 - 12.500 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.739     1.739    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y20                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_fdpe_C_Q)         0.456     2.195 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.953     3.148    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X35Y25         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.483    13.983    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X35Y25                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.115    14.098    
                         clock uncertainty           -0.135    13.963    
    SLICE_X35Y25         FDPE (Recov_fdpe_C_PRE)     -0.359    13.604    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                 10.456    

Slack (MET) :             10.591ns  (required time - arrival time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.456ns (32.767%)  route 0.936ns (67.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 13.993 - 12.500 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.666     1.666    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y16                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDPE (Prop_fdpe_C_Q)         0.456     2.122 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.936     3.058    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X29Y15         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.493    13.993    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X29Y15                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.150    14.143    
                         clock uncertainty           -0.135    14.008    
    SLICE_X29Y15         FDPE (Recov_fdpe_C_PRE)     -0.359    13.649    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                 10.591    

Slack (MET) :             10.826ns  (required time - arrival time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.456ns (39.431%)  route 0.700ns (60.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 14.063 - 12.500 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.677     1.677    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.739     1.739    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y20                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_fdpe_C_Q)         0.456     2.195 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.700     2.895    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X36Y21         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    12.500 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        1.487    13.987    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    10.810 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.409    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.500 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         1.563    14.063    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X36Y21                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.152    14.215    
                         clock uncertainty           -0.135    14.080    
    SLICE_X36Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    13.721    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                 10.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.122%)  route 0.260ns (64.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.581     0.581    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y20                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_fdpe_C_Q)         0.141     0.722 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.260     0.982    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X36Y21         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.847     0.847    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X36Y21                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.253     0.594    
    SLICE_X36Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     0.499    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.140%)  route 0.329ns (63.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.581     0.581    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y20                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.156     0.878    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.923 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.173     1.095    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X38Y20         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.848     0.848    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y20                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.254     0.594    
    SLICE_X38Y20         FDPE (Remov_fdpe_C_PRE)     -0.071     0.523    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.140%)  route 0.329ns (63.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.581     0.581    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y20                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.156     0.878    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.923 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.173     1.095    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X38Y20         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.848     0.848    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y20                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.254     0.594    
    SLICE_X38Y20         FDPE (Remov_fdpe_C_PRE)     -0.071     0.523    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.885%)  route 0.365ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.558     0.558    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y16                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.365     1.063    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X29Y15         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.825     0.825    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X29Y15                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.252     0.573    
    SLICE_X29Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     0.478    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.799%)  route 0.406ns (74.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.558     0.558    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y16                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDPE (Prop_fdpe_C_Q)         0.141     0.699 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.406     1.104    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X31Y19         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.821     0.821    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X31Y19                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.252     0.569    
    SLICE_X31Y19         FDPE (Remov_fdpe_C_PRE)     -0.095     0.474    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.141ns (24.629%)  route 0.431ns (75.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.581     0.581    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y20                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDPE (Prop_fdpe_C_Q)         0.141     0.722 f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.431     1.153    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X35Y25         FDPE                                         f  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.816     0.816    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X35Y25                                                      r  fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.233     0.583    
    SLICE_X35Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     0.488    fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.236%)  route 0.531ns (71.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.554     0.554    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y17                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.212     0.930    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.975 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.319     1.294    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X30Y14         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.826     0.826    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y14                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.233     0.593    
    SLICE_X30Y14         FDPE (Remov_fdpe_C_PRE)     -0.071     0.522    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.209ns (28.236%)  route 0.531ns (71.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.546     0.546    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.554     0.554    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y17                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.212     0.930    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X25Y16         LUT2 (Prop_lut2_I1_O)        0.045     0.975 f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.319     1.294    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X30Y14         FDPE                                         f  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3725, routed)        0.812     0.812    CLK_MANAGE/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  CLK_MANAGE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    CLK_MANAGE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  CLK_MANAGE/inst/clkout1_buf/O
                         net (fo=231, routed)         0.826     0.826    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X30Y14                                                      r  fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.233     0.593    
    SLICE_X30Y14         FDPE (Remov_fdpe_C_PRE)     -0.071     0.522    fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.772    





