INFO:sim:172 - Generating IP...
WARNING:sim:830 - The working directory for this project is located on a
   UNC-mounted drive.  To ensure generation completes successfully, you should
   locate your working directory on a drive which is identified by a drive
   letter.  You can change this path in the Project Options dialog.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'suma'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'suma'...
Delivering associated files for 'suma'...
Generating implementation netlist for 'suma'...
INFO:sim - Pre-processing HDL files for 'suma'...
Running synthesis for 'suma'
Running ngcbuild...
Writing VEO instantiation template for 'suma'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'suma'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
//VBOXSVR/studia/Semestr6/JiTPS/labrepo/lab12_binaryzacja/lab12_binaryzacja/hdmi
/ipcore_dir/tmp/_cg/suma
Delivered 1 file into directory
//VBOXSVR/studia/Semestr6/JiTPS/labrepo/lab12_binaryzacja/lab12_binaryzacja/hdmi
/ipcore_dir/tmp/_cg/suma
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'suma'...
Generating metadata file...
Generating ISE project file for 'suma'...
Generating ISE project...
XCO file found: suma.xco
XMDF file found: suma_xmdf.tcl
Adding suma.asy -view all -origin_type imported
Adding suma.ngc -view all -origin_type created
Checking file "./suma.ngc" for project device match ...
File "./suma.ngc" device information matches project device.
Adding suma.sym -view all -origin_type imported
Adding suma.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "//VBOXSVR/studia/Semestr6/JiTPS/labrepo/lab12_binaryzacja/lab12_binaryzacja/
   hdmi/ipcore_dir/tmp/_cg/suma.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding suma.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/suma"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'suma'.
