Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Mon Jun 08 17:40:39 2015
| Host              : IT052116 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.288        0.000                      0                 7447        0.056        0.000                      0                 7447        2.500        0.000                       0                  3659  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_fpga_0                     {0.000 5.000}      10.000          100.000         
sys_clock                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_pat_0  {0.000 25.000}     50.000          20.000          
  clk_out2_design_1_clk_pat_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_pat_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           2.288        0.000                      0                 7226        0.056        0.000                      0                 7226        2.500        0.000                       0                  3560  
sys_clock                                                                                                                                                                        8.751        0.000                       0                     1  
  clk_out1_design_1_clk_pat_0       48.199        0.000                      0                    8        0.172        0.000                      0                    8       24.500        0.000                       0                    12  
  clk_out2_design_1_clk_pat_0        3.729        0.000                      0                  130        0.057        0.000                      0                  130        4.500        0.000                       0                    84  
  clkfbout_design_1_clk_pat_0                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   clk_out1_design_1_clk_pat_0        7.378        0.000                      0                    1        0.220        0.000                      0                    1  
clk_fpga_0                   clk_out2_design_1_clk_pat_0        4.732        0.000                      0                   73        0.308        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_fpga_0                   clk_out2_design_1_clk_pat_0        6.014        0.000                      0                   61        0.504        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 1.244ns (16.439%)  route 6.323ns (83.561%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.652     2.946    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y94                                                      r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=295, routed)         5.278     8.680    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/Bus2IP_Addr[1]
    SLICE_X46Y72         LUT6 (Prop_lut6_I2_O)        0.124     8.804 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/s_axi_rdata_i[16]_i_13/O
                         net (fo=1, routed)           0.000     8.804    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_s_axi_rdata_i[16]_i_13
    SLICE_X46Y72         MUXF7 (Prop_muxf7_I1_O)      0.247     9.051 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[16]_i_6/O
                         net (fo=1, routed)           0.000     9.051    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_s_axi_rdata_i_reg[16]_i_6
    SLICE_X46Y72         MUXF8 (Prop_muxf8_I0_O)      0.098     9.149 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[16]_i_3/O
                         net (fo=1, routed)           1.045    10.194    design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I35
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.319    10.513 r  design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[16]_i_1/O
                         net (fo=1, routed)           0.000    10.513    design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[15]
    SLICE_X46Y79         FDRE                                         r  design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.467    12.646    design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y79                                                      r  design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X46Y79         FDRE (Setup_fdre_C_D)        0.081    12.802    design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 1.574ns (21.548%)  route 5.730ns (78.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=52, routed)          5.111     9.592    design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[6]
    SLICE_X59Y91         LUT4 (Prop_lut4_I0_O)        0.124     9.716 r  design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=2, routed)           0.619    10.335    design_1_i/axi_gpio_dac/U0/gpio_core_1/I1[6]
    SLICE_X57Y91         FDSE                                         r  design_1_i/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.536    12.715    design_1_i/axi_gpio_dac/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y91                                                      r  design_1_i/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X57Y91         FDSE (Setup_fdse_C_D)       -0.061    12.629    design_1_i/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 1.574ns (21.851%)  route 5.629ns (78.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=52, routed)          5.111     9.592    design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[6]
    SLICE_X59Y91         LUT4 (Prop_lut4_I0_O)        0.124     9.716 r  design_1_i/axi_gpio_dac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=2, routed)           0.518    10.234    design_1_i/axi_gpio_dac/U0/gpio_core_1/I1[6]
    SLICE_X66Y90         FDRE                                         r  design_1_i/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.539    12.718    design_1_i/axi_gpio_dac/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y90                                                      r  design_1_i/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X66Y90         FDRE (Setup_fdre_C_D)       -0.031    12.662    design_1_i/axi_gpio_dac/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 1.574ns (21.614%)  route 5.708ns (78.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=37, routed)          2.962     7.443    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[11]
    SLICE_X60Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.567 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=2, routed)           2.746    10.313    design_1_i/axi_gpio_0/U0/gpio_core_1/I1[11]
    SLICE_X113Y54        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.686    12.865    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y54                                                     r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.129    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X113Y54        FDRE (Setup_fdre_C_D)       -0.040    12.800    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.508ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 1.574ns (21.743%)  route 5.665ns (78.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=36, routed)          2.611     7.091    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[14]
    SLICE_X55Y80         LUT4 (Prop_lut4_I0_O)        0.124     7.215 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[1]_i_1/O
                         net (fo=2, routed)           3.054    10.270    design_1_i/axi_gpio_0/U0/gpio_core_1/I1[14]
    SLICE_X113Y54        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.686    12.865    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y54                                                     r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                         clock pessimism              0.129    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X113Y54        FDRE (Setup_fdre_C_D)       -0.062    12.778    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 1.574ns (21.844%)  route 5.632ns (78.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=52, routed)          5.632    10.113    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[6]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.237 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.237    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/I7
    SLICE_X58Y84         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.531    12.710    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X58Y84                                                      r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/C
                         clock pessimism              0.129    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X58Y84         FDRE (Setup_fdre_C_D)        0.079    12.764    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 1.207ns (16.777%)  route 5.987ns (83.223%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.652     2.946    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y94                                                      r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=295, routed)         4.791     8.193    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/Bus2IP_Addr[1]
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.124     8.317 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/s_axi_rdata_i[0]_i_15/O
                         net (fo=1, routed)           0.000     8.317    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_s_axi_rdata_i[0]_i_15
    SLICE_X40Y69         MUXF7 (Prop_muxf7_I1_O)      0.217     8.534 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     8.534    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/n_0_s_axi_rdata_i_reg[0]_i_7
    SLICE_X40Y69         MUXF8 (Prop_muxf8_I1_O)      0.094     8.628 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_i_3/O
                         net (fo=1, routed)           1.196     9.824    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/I2
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.316    10.140 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/s_axi_rdata_i[0]_i_1/O
                         net (fo=1, routed)           0.000    10.140    design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/D[0]
    SLICE_X40Y77         FDRE                                         r  design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.465    12.644    design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y77                                                      r  design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.032    12.751    design_1_i/clk_pat_RnM/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 1.574ns (22.276%)  route 5.492ns (77.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=60, routed)          2.987     7.468    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.124     7.592 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[14]_i_1/O
                         net (fo=2, routed)           2.505    10.097    design_1_i/axi_gpio_0/U0/gpio_core_1/I1[1]
    SLICE_X113Y54        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.686    12.865    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y54                                                     r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                         clock pessimism              0.129    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X113Y54        FDRE (Setup_fdre_C_D)       -0.092    12.748    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 1.602ns (23.708%)  route 5.155ns (76.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=60, routed)          4.528     9.009    design_1_i/axi_gpio_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X61Y95         LUT4 (Prop_lut4_I0_O)        0.152     9.161 r  design_1_i/axi_gpio_pwm/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[19]_i_1/O
                         net (fo=4, routed)           0.627     9.788    design_1_i/axi_gpio_pwm/U0/gpio_core_1/D[10]
    SLICE_X58Y97         FDSE                                         r  design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.538    12.717    design_1_i/axi_gpio_pwm/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y97                                                      r  design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X58Y97         FDSE (Setup_fdse_C_D)       -0.247    12.445    design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 1.574ns (22.269%)  route 5.494ns (77.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=60, routed)          3.065     7.546    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.124     7.670 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[15]_i_1/O
                         net (fo=2, routed)           2.429    10.099    design_1_i/axi_gpio_0/U0/gpio_core_1/I1[0]
    SLICE_X110Y55        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.686    12.865    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y55                                                     r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[15]/C
                         clock pessimism              0.129    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X110Y55        FDSE (Setup_fdse_C_D)       -0.081    12.759    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[15]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  2.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.947%)  route 0.181ns (55.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.642     0.977    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X112Y46                                                     r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDRE (Prop_fdre_C_Q)         0.148     1.125 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.181     1.307    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_i_d2[2]
    SLICE_X112Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.909     1.275    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y50                                                     r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/C
                         clock pessimism             -0.030     1.245    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.006     1.251    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.READ_REG2_GEN[6].GPIO2_DBus_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_clock/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.419%)  route 0.233ns (55.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.READ_REG2_GEN[6].GPIO2_DBus_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.READ_REG2_GEN[6].GPIO2_DBus_i_reg[18]/Q
                         net (fo=1, routed)           0.233     1.264    design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I9
    SLICE_X51Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.309 r  design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/axi_gpio_clock/U0/n_61_AXI_LITE_IPIF_I
    SLICE_X51Y96         FDRE                                         r  design_1_i/axi_gpio_clock/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.820     1.186    design_1_i/axi_gpio_clock/U0/s_axi_aclk
    SLICE_X51Y96                                                      r  design_1_i/axi_gpio_clock/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.242    design_1_i/axi_gpio_clock/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.352%)  route 0.264ns (58.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDSE (Prop_fdse_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=1, routed)           0.264     1.296    design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[1]
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.341 r  design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[2].GPIO_DBus_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/axi_gpio_clock/U0/gpio_core_1/Read_Reg_In[2]
    SLICE_X50Y98         FDRE                                         r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.821     1.187    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.121     1.273    design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.READ_REG2_GEN[13].GPIO2_DBus_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_clock/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.995%)  route 0.237ns (56.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y97                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.READ_REG2_GEN[13].GPIO2_DBus_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.READ_REG2_GEN[13].GPIO2_DBus_i_reg[25]/Q
                         net (fo=1, routed)           0.237     1.269    design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I16
    SLICE_X51Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.314 r  design_1_i/axi_gpio_clock/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/axi_gpio_clock/U0/n_68_AXI_LITE_IPIF_I
    SLICE_X51Y96         FDRE                                         r  design_1_i/axi_gpio_clock/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.820     1.186    design_1_i/axi_gpio_clock/U0/s_axi_aclk
    SLICE_X51Y96                                                      r  design_1_i/axi_gpio_clock/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.092     1.243    design_1_i/axi_gpio_clock/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.174%)  route 0.203ns (57.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.643     0.979    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X112Y49                                                     r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.148     1.127 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.203     1.329    design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_i_d2[6]
    SLICE_X112Y50        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.909     1.275    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y50                                                     r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
                         clock pessimism             -0.030     1.245    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.010     1.255    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.062%)  route 0.165ns (46.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.165     1.298    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X27Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.343 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.343    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/n_0_gen_no_arbiter.m_amesg_i[27]_i_1
    SLICE_X27Y97         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.844     1.210    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y97                                                      r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y97         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.449%)  route 0.154ns (54.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.638     0.974    design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y100                                                     r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.154     1.256    design_1_i/axi_gpio_clock/U0/gpio_core_1/gpio2_io_i_d2[2]
    SLICE_X48Y99         FDRE                                         r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.825     1.191    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y99                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.022     1.178    design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio2_Data_In_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.205%)  route 0.220ns (59.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.548     0.884    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X50Y86                                                      r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=4, routed)           0.220     1.252    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2
    SLICE_X48Y86         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.819     1.185    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X48Y86                                                      r  design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck1_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.018     1.168    design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck1_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.922%)  route 0.123ns (49.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.557     0.893    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y97                                                      r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.123     1.144    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X38Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96                                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.096%)  route 0.165ns (53.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y95                                                      r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.165     1.197    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X36Y96         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.824     1.190    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y96                                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X36Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required  Actual  Slack  Location         Pin                                                                                                                                                              
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999     10.000  5.001  MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK                                                                                           
Min Period        n/a     BUFG/I           n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16   design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                         
Min Period        n/a     FDRE/C           n/a            1.000     10.000  9.000  SLICE_X46Y88     design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C                                                               
Min Period        n/a     FDRE/C           n/a            1.000     10.000  9.000  SLICE_X46Y88     design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C                                                               
Min Period        n/a     FDRE/C           n/a            1.000     10.000  9.000  SLICE_X46Y88     design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C                                                               
Min Period        n/a     FDRE/C           n/a            1.000     10.000  9.000  SLICE_X46Y88     design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C                                                               
Min Period        n/a     FDRE/C           n/a            1.000     10.000  9.000  SLICE_X47Y91     design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C                                                        
Min Period        n/a     FDRE/C           n/a            1.000     10.000  9.000  SLICE_X52Y92     design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C                                                                               
Min Period        n/a     FDRE/C           n/a            1.000     10.000  9.000  SLICE_X52Y92     design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C                                                                               
Min Period        n/a     FDRE/C           n/a            1.000     10.000  9.000  SLICE_X53Y91     design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C                                                                               
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500     5.000   2.500  MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK                                                                                           
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500     5.000   2.501  MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK                                                                                           
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X30Y101    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK  
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X30Y101    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK  
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK                                                                                               
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK                                                                                               
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK                                                                                               
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK                                                                                               
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK                                                                                               
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK                                                                                               
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500     5.000   2.500  MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK                                                                                           
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500     5.000   2.501  MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK                                                                                           
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK                                                                                               
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK                                                                                               
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK                                                                                               
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK                                                                                               
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK                                                                                               
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK                                                                                               
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK                                                                                               
High Pulse Width  Slow    SRL16E/CLK       n/a            0.980     5.000   4.020  SLICE_X58Y83     design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK                                                                                               



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { sys_clock }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                                       
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_pat_0
  To Clock:  clk_out1_design_1_clk_pat_0

Setup :            0  Failing Endpoints,  Worst Slack       48.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.199ns  (required time - arrival time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_pat_0 rise@50.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.456ns (52.963%)  route 0.405ns (47.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 54.356 - 50.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402     4.265    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     4.397 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829     5.226    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.405     6.087    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                     50.000    50.000 r  
    Y9                                                0.000    50.000 r  sys_clock
                         net (fo=0)                   0.000    50.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    54.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFGCTRL_X0Y1                                                     r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I0
                         clock pessimism              0.199    54.555    
                         clock uncertainty           -0.094    54.460    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174    54.286    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         54.286    
                         arrival time                          -6.087    
  -------------------------------------------------------------------
                         slack                                 48.199    

Slack (MET) :             48.610ns  (required time - arrival time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_pat_0 rise@50.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.693%)  route 0.611ns (59.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 54.778 - 50.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402     4.265    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     4.397 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829     5.226    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     5.645 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.611     6.256    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[4]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                     50.000    50.000 r  
    Y9                                                0.000    50.000 r  sys_clock
                         net (fo=0)                   0.000    50.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262    53.927    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    54.008 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770    54.778    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/C
                         clock pessimism              0.449    55.226    
                         clock uncertainty           -0.094    55.132    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.266    54.866    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         54.866    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                 48.610    

Slack (MET) :             48.736ns  (required time - arrival time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_pat_0 rise@50.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 54.778 - 50.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402     4.265    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     4.397 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829     5.226    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     5.645 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486     6.132    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[2]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                     50.000    50.000 r  
    Y9                                                0.000    50.000 r  sys_clock
                         net (fo=0)                   0.000    50.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262    53.927    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    54.008 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770    54.778    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/C
                         clock pessimism              0.449    55.226    
                         clock uncertainty           -0.094    55.132    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.265    54.867    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         54.867    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                 48.736    

Slack (MET) :             48.765ns  (required time - arrival time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_pat_0 rise@50.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.414%)  route 0.645ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 54.778 - 50.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402     4.265    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     4.397 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829     5.226    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.645     6.327    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[5]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                     50.000    50.000 r  
    Y9                                                0.000    50.000 r  sys_clock
                         net (fo=0)                   0.000    50.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262    53.927    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    54.008 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770    54.778    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/C
                         clock pessimism              0.449    55.226    
                         clock uncertainty           -0.094    55.132    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.040    55.092    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         55.092    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 48.765    

Slack (MET) :             48.767ns  (required time - arrival time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_pat_0 rise@50.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.456ns (41.603%)  route 0.640ns (58.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 54.778 - 50.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402     4.265    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     4.397 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829     5.226    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.640     6.322    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[3]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                     50.000    50.000 r  
    Y9                                                0.000    50.000 r  sys_clock
                         net (fo=0)                   0.000    50.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262    53.927    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    54.008 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770    54.778    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/C
                         clock pessimism              0.449    55.226    
                         clock uncertainty           -0.094    55.132    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.043    55.089    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         55.089    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 48.767    

Slack (MET) :             48.868ns  (required time - arrival time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_pat_0 rise@50.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 54.778 - 50.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402     4.265    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     4.397 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829     5.226    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.520     6.203    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[1]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                     50.000    50.000 r  
    Y9                                                0.000    50.000 r  sys_clock
                         net (fo=0)                   0.000    50.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262    53.927    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    54.008 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770    54.778    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/C
                         clock pessimism              0.449    55.226    
                         clock uncertainty           -0.094    55.132    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.062    55.070    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         55.070    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                 48.868    

Slack (MET) :             49.059ns  (required time - arrival time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_pat_0 rise@50.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.691%)  route 0.157ns (27.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 54.778 - 50.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402     4.265    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     4.397 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829     5.226    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     5.645 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.157     5.803    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[0]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                     50.000    50.000 r  
    Y9                                                0.000    50.000 r  sys_clock
                         net (fo=0)                   0.000    50.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262    53.927    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    54.008 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770    54.778    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/C
                         clock pessimism              0.449    55.226    
                         clock uncertainty           -0.094    55.132    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.270    54.862    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         54.862    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                 49.059    

Slack (MET) :             49.063ns  (required time - arrival time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_pat_0 rise@50.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 54.778 - 50.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.402     4.265    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     4.397 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.829     5.226    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     5.645 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157     5.803    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[6]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                     50.000    50.000 r  
    Y9                                                0.000    50.000 r  sys_clock
                         net (fo=0)                   0.000    50.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.262    53.927    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    54.008 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.770    54.778    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/C
                         clock pessimism              0.449    55.226    
                         clock uncertainty           -0.094    55.132    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)       -0.267    54.865    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         54.865    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                 49.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_pat_0 rise@0.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398     1.146    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.166 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     1.435    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161     1.737    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFGCTRL_X0Y1                                                     r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I0
                         clock pessimism             -0.231     1.312    
                         clock uncertainty            0.094     1.407    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.566    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_pat_0 rise@0.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398     1.146    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.166 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     1.435    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.619    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[6]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442     1.421    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.464 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494     1.958    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.523     1.435    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)        -0.006     1.429    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_pat_0 rise@0.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398     1.146    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.166 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     1.435    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.054     1.618    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[0]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442     1.421    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.464 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494     1.958    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.523     1.435    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)        -0.008     1.427    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_pat_0 rise@0.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398     1.146    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.166 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     1.435    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.170     1.747    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[1]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442     1.421    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.464 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494     1.958    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.523     1.435    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.071     1.506    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_pat_0 rise@0.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398     1.146    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.166 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     1.435    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.236     1.812    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[5]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442     1.421    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.464 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494     1.958    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.523     1.435    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.078     1.513    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_pat_0 rise@0.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.392%)  route 0.236ns (62.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398     1.146    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.166 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     1.435    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.236     1.812    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[3]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442     1.421    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.464 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494     1.958    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.523     1.435    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.076     1.511    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_pat_0 rise@0.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398     1.146    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.166 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     1.435    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170     1.734    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[2]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442     1.421    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.464 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494     1.958    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.523     1.435    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)        -0.006     1.429    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_pat_0 rise@0.000ns - clk_out1_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.490%)  route 0.233ns (64.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398     1.146    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     1.166 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.269     1.435    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.233     1.796    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1[4]
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442     1.421    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.464 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.494     1.958    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0_en_clk
    SLICE_X49Y46                                                      r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.523     1.435    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)        -0.006     1.429    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.367    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_pat_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                        
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     50.000  47.845   BUFGCTRL_X0Y1    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I0         
Min Period        n/a     BUFH/I              n/a            2.155     50.000  47.845   BUFHCE_X0Y0      design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf_en/I       
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/C      
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/C      
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/C      
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/C      
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/C      
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/C      
Min Period        n/a     FDRE/C              n/a            1.000     50.000  49.000   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/C      
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   50.000  163.360  MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Slow    FDCE/C              n/a            0.500     25.000  24.500   SLICE_X51Y101    design_1_i/clock_select_0/inst/clock_gate_reg/C                            
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/C      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/C      
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/C      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/C      
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/C      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/C      
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/C      
Low Pulse Width   Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/C      
Low Pulse Width   Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/C      
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/C      
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[1]/C      
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[2]/C      
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[3]/C      
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[4]/C      
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[5]/C      
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[6]/C      
High Pulse Width  Slow    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[7]/C      
High Pulse Width  Fast    FDCE/C              n/a            0.500     25.000  24.500   SLICE_X51Y101    design_1_i/clock_select_0/inst/clock_gate_reg/C                            
High Pulse Width  Fast    FDRE/C              n/a            0.500     25.000  24.500   SLICE_X49Y46     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg1_reg[0]/C      



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_pat_0
  To Clock:  clk_out2_design_1_clk_pat_0

Setup :            0  Failing Endpoints,  Worst Slack        3.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 1.240ns (21.585%)  route 4.505ns (78.415%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 15.989 - 10.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.718     6.537    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.419     6.956 r  pwm/counter_reg[7]/Q
                         net (fo=8, routed)           1.139     8.096    pwm/counter_reg__0[7]
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.395 r  pwm/counter[9]_i_6/O
                         net (fo=1, routed)           0.000     8.395    pwm/n_0_counter[9]_i_6
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.793 r  pwm/counter_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.898     9.691    pwm/counter0
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.815 r  pwm/counter[9]_i_1/O
                         net (fo=10, routed)          2.468    12.282    pwm/n_0_counter[9]_i_1
    SLICE_X61Y96         FDRE                                         r  pwm/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.543    15.989    pwm/pwm_clk_OBUF
    SLICE_X61Y96                                                      r  pwm/counter_reg[0]/C
                         clock pessimism              0.522    16.511    
                         clock uncertainty           -0.071    16.440    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    16.011    pwm/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.011    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 1.240ns (21.585%)  route 4.505ns (78.415%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 15.989 - 10.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.718     6.537    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.419     6.956 r  pwm/counter_reg[7]/Q
                         net (fo=8, routed)           1.139     8.096    pwm/counter_reg__0[7]
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.395 r  pwm/counter[9]_i_6/O
                         net (fo=1, routed)           0.000     8.395    pwm/n_0_counter[9]_i_6
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.793 r  pwm/counter_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.898     9.691    pwm/counter0
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.815 r  pwm/counter[9]_i_1/O
                         net (fo=10, routed)          2.468    12.282    pwm/n_0_counter[9]_i_1
    SLICE_X61Y96         FDRE                                         r  pwm/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.543    15.989    pwm/pwm_clk_OBUF
    SLICE_X61Y96                                                      r  pwm/counter_reg[1]/C
                         clock pessimism              0.522    16.511    
                         clock uncertainty           -0.071    16.440    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    16.011    pwm/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.011    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 1.240ns (21.585%)  route 4.505ns (78.415%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 15.989 - 10.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.718     6.537    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.419     6.956 r  pwm/counter_reg[7]/Q
                         net (fo=8, routed)           1.139     8.096    pwm/counter_reg__0[7]
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.395 r  pwm/counter[9]_i_6/O
                         net (fo=1, routed)           0.000     8.395    pwm/n_0_counter[9]_i_6
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.793 r  pwm/counter_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.898     9.691    pwm/counter0
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.815 r  pwm/counter[9]_i_1/O
                         net (fo=10, routed)          2.468    12.282    pwm/n_0_counter[9]_i_1
    SLICE_X61Y96         FDRE                                         r  pwm/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.543    15.989    pwm/pwm_clk_OBUF
    SLICE_X61Y96                                                      r  pwm/counter_reg[2]/C
                         clock pessimism              0.522    16.511    
                         clock uncertainty           -0.071    16.440    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    16.011    pwm/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.011    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 1.240ns (21.585%)  route 4.505ns (78.415%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 15.989 - 10.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.718     6.537    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.419     6.956 r  pwm/counter_reg[7]/Q
                         net (fo=8, routed)           1.139     8.096    pwm/counter_reg__0[7]
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.395 r  pwm/counter[9]_i_6/O
                         net (fo=1, routed)           0.000     8.395    pwm/n_0_counter[9]_i_6
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.793 r  pwm/counter_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.898     9.691    pwm/counter0
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.815 r  pwm/counter[9]_i_1/O
                         net (fo=10, routed)          2.468    12.282    pwm/n_0_counter[9]_i_1
    SLICE_X61Y96         FDRE                                         r  pwm/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.543    15.989    pwm/pwm_clk_OBUF
    SLICE_X61Y96                                                      r  pwm/counter_reg[3]/C
                         clock pessimism              0.522    16.511    
                         clock uncertainty           -0.071    16.440    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    16.011    pwm/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.011    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 1.240ns (21.585%)  route 4.505ns (78.415%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 15.989 - 10.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.718     6.537    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.419     6.956 r  pwm/counter_reg[7]/Q
                         net (fo=8, routed)           1.139     8.096    pwm/counter_reg__0[7]
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.395 r  pwm/counter[9]_i_6/O
                         net (fo=1, routed)           0.000     8.395    pwm/n_0_counter[9]_i_6
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.793 r  pwm/counter_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.898     9.691    pwm/counter0
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.815 r  pwm/counter[9]_i_1/O
                         net (fo=10, routed)          2.468    12.282    pwm/n_0_counter[9]_i_1
    SLICE_X61Y96         FDRE                                         r  pwm/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.543    15.989    pwm/pwm_clk_OBUF
    SLICE_X61Y96                                                      r  pwm/counter_reg[4]/C
                         clock pessimism              0.522    16.511    
                         clock uncertainty           -0.071    16.440    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    16.011    pwm/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.011    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.240ns (21.863%)  route 4.432ns (78.137%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 15.990 - 10.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.718     6.537    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.419     6.956 r  pwm/counter_reg[7]/Q
                         net (fo=8, routed)           1.139     8.096    pwm/counter_reg__0[7]
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.395 r  pwm/counter[9]_i_6/O
                         net (fo=1, routed)           0.000     8.395    pwm/n_0_counter[9]_i_6
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.793 r  pwm/counter_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.898     9.691    pwm/counter0
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.815 r  pwm/counter[9]_i_1/O
                         net (fo=10, routed)          2.395    12.209    pwm/n_0_counter[9]_i_1
    SLICE_X60Y97         FDRE                                         r  pwm/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.544    15.990    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[5]/C
                         clock pessimism              0.547    16.537    
                         clock uncertainty           -0.071    16.466    
    SLICE_X60Y97         FDRE (Setup_fdre_C_R)       -0.429    16.037    pwm/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         16.037    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.240ns (21.863%)  route 4.432ns (78.137%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 15.990 - 10.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.718     6.537    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.419     6.956 r  pwm/counter_reg[7]/Q
                         net (fo=8, routed)           1.139     8.096    pwm/counter_reg__0[7]
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.395 r  pwm/counter[9]_i_6/O
                         net (fo=1, routed)           0.000     8.395    pwm/n_0_counter[9]_i_6
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.793 r  pwm/counter_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.898     9.691    pwm/counter0
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.815 r  pwm/counter[9]_i_1/O
                         net (fo=10, routed)          2.395    12.209    pwm/n_0_counter[9]_i_1
    SLICE_X60Y97         FDRE                                         r  pwm/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.544    15.990    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[6]/C
                         clock pessimism              0.547    16.537    
                         clock uncertainty           -0.071    16.466    
    SLICE_X60Y97         FDRE (Setup_fdre_C_R)       -0.429    16.037    pwm/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         16.037    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.240ns (21.863%)  route 4.432ns (78.137%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 15.990 - 10.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.718     6.537    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.419     6.956 r  pwm/counter_reg[7]/Q
                         net (fo=8, routed)           1.139     8.096    pwm/counter_reg__0[7]
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.395 r  pwm/counter[9]_i_6/O
                         net (fo=1, routed)           0.000     8.395    pwm/n_0_counter[9]_i_6
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.793 r  pwm/counter_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.898     9.691    pwm/counter0
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.815 r  pwm/counter[9]_i_1/O
                         net (fo=10, routed)          2.395    12.209    pwm/n_0_counter[9]_i_1
    SLICE_X60Y97         FDRE                                         r  pwm/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.544    15.990    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
                         clock pessimism              0.547    16.537    
                         clock uncertainty           -0.071    16.466    
    SLICE_X60Y97         FDRE (Setup_fdre_C_R)       -0.429    16.037    pwm/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         16.037    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.240ns (21.863%)  route 4.432ns (78.137%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 15.990 - 10.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.718     6.537    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.419     6.956 r  pwm/counter_reg[7]/Q
                         net (fo=8, routed)           1.139     8.096    pwm/counter_reg__0[7]
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.395 r  pwm/counter[9]_i_6/O
                         net (fo=1, routed)           0.000     8.395    pwm/n_0_counter[9]_i_6
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.793 r  pwm/counter_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.898     9.691    pwm/counter0
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.815 r  pwm/counter[9]_i_1/O
                         net (fo=10, routed)          2.395    12.209    pwm/n_0_counter[9]_i_1
    SLICE_X60Y97         FDRE                                         r  pwm/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.544    15.990    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[8]/C
                         clock pessimism              0.547    16.537    
                         clock uncertainty           -0.071    16.466    
    SLICE_X60Y97         FDRE (Setup_fdre_C_R)       -0.429    16.037    pwm/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         16.037    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 pwm/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.240ns (21.863%)  route 4.432ns (78.137%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 15.990 - 10.000 ) 
    Source Clock Delay      (SCD):    6.537ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.718     6.537    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.419     6.956 r  pwm/counter_reg[7]/Q
                         net (fo=8, routed)           1.139     8.096    pwm/counter_reg__0[7]
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.395 r  pwm/counter[9]_i_6/O
                         net (fo=1, routed)           0.000     8.395    pwm/n_0_counter[9]_i_6
    SLICE_X57Y96         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.793 r  pwm/counter_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.898     9.691    pwm/counter0
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.815 r  pwm/counter[9]_i_1/O
                         net (fo=10, routed)          2.395    12.209    pwm/n_0_counter[9]_i_1
    SLICE_X60Y97         FDRE                                         r  pwm/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.544    15.990    pwm/pwm_clk_OBUF
    SLICE_X60Y97                                                      r  pwm/counter_reg[9]/C
                         clock pessimism              0.547    16.537    
                         clock uncertainty           -0.071    16.466    
    SLICE_X60Y97         FDRE (Setup_fdre_C_R)       -0.429    16.037    pwm/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         16.037    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  3.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518     1.266    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.292 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.559     1.851    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     2.015 r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/Q
                         net (fo=2, routed)           0.127     2.141    design_1_i/clock_measure_0/inst/count_measure_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.297 r  design_1_i/clock_measure_0/inst/count_measure_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.297    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[4]_i_2
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.337 r  design_1_i/clock_measure_0/inst/count_measure_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.338    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[8]_i_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.391 r  design_1_i/clock_measure_0/inst/count_measure_reg[9]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.391    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[8]_i_1
    SLICE_X46Y100        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y100                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[8]/C
                         clock pessimism             -0.285     2.200    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     2.334    design_1_i/clock_measure_0/inst/count_measure_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518     1.266    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.292 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.559     1.851    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     2.015 r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/Q
                         net (fo=2, routed)           0.127     2.141    design_1_i/clock_measure_0/inst/count_measure_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.297 r  design_1_i/clock_measure_0/inst/count_measure_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.297    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[4]_i_2
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.337 r  design_1_i/clock_measure_0/inst/count_measure_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.338    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[8]_i_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.404 r  design_1_i/clock_measure_0/inst/count_measure_reg[9]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.404    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[10]_i_1
    SLICE_X46Y100        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y100                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[10]/C
                         clock pessimism             -0.285     2.200    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     2.334    design_1_i/clock_measure_0/inst/count_measure_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518     1.266    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.292 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.559     1.851    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     2.015 r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/Q
                         net (fo=2, routed)           0.127     2.141    design_1_i/clock_measure_0/inst/count_measure_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.297 r  design_1_i/clock_measure_0/inst/count_measure_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.297    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[4]_i_2
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.337 r  design_1_i/clock_measure_0/inst/count_measure_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.338    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[8]_i_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.427 r  design_1_i/clock_measure_0/inst/count_measure_reg[9]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.427    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[9]_i_1
    SLICE_X46Y100        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y100                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[9]/C
                         clock pessimism             -0.285     2.200    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     2.334    design_1_i/clock_measure_0/inst/count_measure_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518     1.266    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.292 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.559     1.851    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     2.015 r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/Q
                         net (fo=2, routed)           0.127     2.141    design_1_i/clock_measure_0/inst/count_measure_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.297 r  design_1_i/clock_measure_0/inst/count_measure_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.297    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[4]_i_2
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.337 r  design_1_i/clock_measure_0/inst/count_measure_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.338    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[8]_i_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.429 r  design_1_i/clock_measure_0/inst/count_measure_reg[9]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.429    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[11]_i_1
    SLICE_X46Y100        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y100                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[11]/C
                         clock pessimism             -0.285     2.200    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     2.334    design_1_i/clock_measure_0/inst/count_measure_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/clock_measure_0/inst/count_measure_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/measurement_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.118%)  route 0.192ns (53.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518     1.266    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.292 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.641     1.933    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y100                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDCE (Prop_fdce_C_Q)         0.164     2.097 r  design_1_i/clock_measure_0/inst/count_measure_reg[9]/Q
                         net (fo=2, routed)           0.192     2.289    design_1_i/clock_measure_0/inst/count_measure_reg[9]
    SLICE_X47Y99         FDCE                                         r  design_1_i/clock_measure_0/inst/measurement_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.827     2.399    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X47Y99                                                      r  design_1_i/clock_measure_0/inst/measurement_reg[9]/C
                         clock pessimism             -0.285     2.114    
    SLICE_X47Y99         FDCE (Hold_fdce_C_D)         0.078     2.192    design_1_i/clock_measure_0/inst/measurement_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518     1.266    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.292 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.559     1.851    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     2.015 r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/Q
                         net (fo=2, routed)           0.127     2.141    design_1_i/clock_measure_0/inst/count_measure_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.297 r  design_1_i/clock_measure_0/inst/count_measure_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.297    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[4]_i_2
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.337 r  design_1_i/clock_measure_0/inst/count_measure_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.338    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[8]_i_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.378 r  design_1_i/clock_measure_0/inst/count_measure_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.378    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[12]_i_2
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.431 r  design_1_i/clock_measure_0/inst/count_measure_reg[13]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.431    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[12]_i_1
    SLICE_X46Y101        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y101                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[12]/C
                         clock pessimism             -0.285     2.200    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     2.334    design_1_i/clock_measure_0/inst/count_measure_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518     1.266    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.292 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.559     1.851    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     2.015 r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/Q
                         net (fo=2, routed)           0.127     2.141    design_1_i/clock_measure_0/inst/count_measure_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.297 r  design_1_i/clock_measure_0/inst/count_measure_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.297    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[4]_i_2
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.337 r  design_1_i/clock_measure_0/inst/count_measure_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.338    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[8]_i_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.378 r  design_1_i/clock_measure_0/inst/count_measure_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.378    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[12]_i_2
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.444 r  design_1_i/clock_measure_0/inst/count_measure_reg[13]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.444    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[14]_i_1
    SLICE_X46Y101        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y101                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[14]/C
                         clock pessimism             -0.285     2.200    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     2.334    design_1_i/clock_measure_0/inst/count_measure_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.356%)  route 0.127ns (20.644%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518     1.266    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.292 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.559     1.851    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     2.015 r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/Q
                         net (fo=2, routed)           0.127     2.141    design_1_i/clock_measure_0/inst/count_measure_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.297 r  design_1_i/clock_measure_0/inst/count_measure_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.297    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[4]_i_2
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.337 r  design_1_i/clock_measure_0/inst/count_measure_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.338    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[8]_i_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.378 r  design_1_i/clock_measure_0/inst/count_measure_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.378    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[12]_i_2
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.467 r  design_1_i/clock_measure_0/inst/count_measure_reg[13]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.467    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[13]_i_1
    SLICE_X46Y101        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y101                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[13]/C
                         clock pessimism             -0.285     2.200    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     2.334    design_1_i/clock_measure_0/inst/count_measure_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.423%)  route 0.127ns (20.577%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518     1.266    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.292 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.559     1.851    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     2.015 r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/Q
                         net (fo=2, routed)           0.127     2.141    design_1_i/clock_measure_0/inst/count_measure_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.297 r  design_1_i/clock_measure_0/inst/count_measure_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.297    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[4]_i_2
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.337 r  design_1_i/clock_measure_0/inst/count_measure_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.338    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[8]_i_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.378 r  design_1_i/clock_measure_0/inst/count_measure_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.378    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[12]_i_2
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.469 r  design_1_i/clock_measure_0/inst/count_measure_reg[13]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.469    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[15]_i_1
    SLICE_X46Y101        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y101                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[15]/C
                         clock pessimism             -0.285     2.200    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     2.334    design_1_i/clock_measure_0/inst/count_measure_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_out2_design_1_clk_pat_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.493ns (79.490%)  route 0.127ns (20.510%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518     1.266    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.292 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.559     1.851    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.164     2.015 r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/Q
                         net (fo=2, routed)           0.127     2.141    design_1_i/clock_measure_0/inst/count_measure_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.297 r  design_1_i/clock_measure_0/inst/count_measure_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.297    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[4]_i_2
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.337 r  design_1_i/clock_measure_0/inst/count_measure_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.338    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[8]_i_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.378 r  design_1_i/clock_measure_0/inst/count_measure_reg[9]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.378    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[12]_i_2
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.418 r  design_1_i/clock_measure_0/inst/count_measure_reg[13]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.418    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[16]_i_2
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.471 r  design_1_i/clock_measure_0/inst/count_measure_reg[17]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.471    design_1_i/clock_measure_0/inst/n_0_count_measure_reg[16]_i_1
    SLICE_X46Y102        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y102                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[16]/C
                         clock pessimism             -0.285     2.200    
    SLICE_X46Y102        FDCE (Hold_fdce_C_D)         0.134     2.334    design_1_i/clock_measure_0/inst/count_measure_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_pat_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                        
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     10.000  7.845    BUFGCTRL_X0Y0    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I0         
Min Period        n/a     BUFH/I              n/a            2.155     10.000  7.845    BUFHCE_X0Y1      design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf_en/I       
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     10.000  8.751    MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[0]/C      
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[1]/C      
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[2]/C      
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[3]/C      
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[4]/C      
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[5]/C      
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[6]/C      
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X61Y96     pwm/counter_reg[0]/C                                                       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X61Y96     pwm/counter_reg[1]/C                                                       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X61Y96     pwm/counter_reg[2]/C                                                       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X61Y96     pwm/counter_reg[3]/C                                                       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X61Y96     pwm/counter_reg[4]/C                                                       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[0]/C      
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[1]/C      
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[2]/C      
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[3]/C      
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y45     design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/seq_reg2_reg[4]/C      
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X46Y98     design_1_i/clock_measure_0/inst/count_measure_reg[0]/C                     
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X46Y100    design_1_i/clock_measure_0/inst/count_measure_reg[10]/C                    
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X46Y100    design_1_i/clock_measure_0/inst/count_measure_reg[10]/C                    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X46Y100    design_1_i/clock_measure_0/inst/count_measure_reg[11]/C                    
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X46Y100    design_1_i/clock_measure_0/inst/count_measure_reg[11]/C                    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X46Y101    design_1_i/clock_measure_0/inst/count_measure_reg[12]/C                    
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X46Y101    design_1_i/clock_measure_0/inst/count_measure_reg[12]/C                    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X46Y101    design_1_i/clock_measure_0/inst/count_measure_reg[13]/C                    
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X46Y101    design_1_i/clock_measure_0/inst/count_measure_reg[13]/C                    
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X46Y101    design_1_i/clock_measure_0/inst/count_measure_reg[14]/C                    



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_pat_0
  To Clock:  clkfbout_design_1_clk_pat_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_pat_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                         
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y0  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_pat_0

Setup :            0  Failing Endpoints,  Worst Slack        7.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_select_0/inst/clock_gate_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_pat_0 rise@50.000ns - clk_fpga_0 rise@40.000ns)
  Data Path Delay:        5.514ns  (logic 0.456ns (8.270%)  route 5.058ns (91.730%))
  Logic Levels:           0  
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 56.091 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 42.945 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    41.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.651    42.945    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456    43.401 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=1, routed)           5.058    48.459    design_1_i/clock_select_0/inst/clock_select
    SLICE_X51Y101        FDCE                                         r  design_1_i/clock_select_0/inst/clock_gate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                     50.000    50.000 r  
    Y9                                                0.000    50.000 r  sys_clock
                         net (fo=0)                   0.000    50.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    51.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    54.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    54.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2, routed)           1.644    56.091    design_1_i/clock_select_0/inst/vco_clock
    SLICE_X51Y101                                                     r  design_1_i/clock_select_0/inst/clock_gate_reg/C
                         clock pessimism              0.000    56.091    
                         clock uncertainty           -0.187    55.904    
    SLICE_X51Y101        FDCE (Setup_fdce_C_D)       -0.067    55.837    design_1_i/clock_select_0/inst/clock_gate_reg
  -------------------------------------------------------------------
                         required time                         55.837    
                         arrival time                         -48.459    
  -------------------------------------------------------------------
                         slack                                  7.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_select_0/inst/clock_gate_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_pat_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.141ns (6.822%)  route 1.926ns (93.178%))
  Logic Levels:           0  
  Clock Path Skew:        1.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=1, routed)           1.926     2.958    design_1_i/clock_select_0/inst/clock_select
    SLICE_X51Y101        FDCE                                         r  design_1_i/clock_select_0/inst/clock_gate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_pat_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2, routed)           0.909     2.481    design_1_i/clock_select_0/inst/vco_clock
    SLICE_X51Y101                                                     r  design_1_i/clock_select_0/inst/clock_gate_reg/C
                         clock pessimism              0.000     2.481    
                         clock uncertainty            0.187     2.668    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.070     2.738    design_1_i/clock_select_0/inst/clock_gate_reg
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_design_1_clk_pat_0

Setup :            0  Failing Endpoints,  Worst Slack        4.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 0.580ns (7.166%)  route 7.513ns (92.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.651     2.945    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          3.844     7.245    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  design_1_i/clock_measure_0/inst/count_measure[0]_i_1/O
                         net (fo=20, routed)          3.669    11.038    design_1_i/clock_measure_0/inst/n_0_count_measure[0]_i_1
    SLICE_X46Y102        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y102                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[16]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X46Y102        FDCE (Setup_fdce_C_CE)      -0.169    15.770    design_1_i/clock_measure_0/inst/count_measure_reg[16]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 0.580ns (7.166%)  route 7.513ns (92.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.651     2.945    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          3.844     7.245    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  design_1_i/clock_measure_0/inst/count_measure[0]_i_1/O
                         net (fo=20, routed)          3.669    11.038    design_1_i/clock_measure_0/inst/n_0_count_measure[0]_i_1
    SLICE_X46Y102        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y102                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[17]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X46Y102        FDCE (Setup_fdce_C_CE)      -0.169    15.770    design_1_i/clock_measure_0/inst/count_measure_reg[17]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 0.580ns (7.166%)  route 7.513ns (92.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.651     2.945    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          3.844     7.245    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  design_1_i/clock_measure_0/inst/count_measure[0]_i_1/O
                         net (fo=20, routed)          3.669    11.038    design_1_i/clock_measure_0/inst/n_0_count_measure[0]_i_1
    SLICE_X46Y102        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y102                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[18]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X46Y102        FDCE (Setup_fdce_C_CE)      -0.169    15.770    design_1_i/clock_measure_0/inst/count_measure_reg[18]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.093ns  (logic 0.580ns (7.166%)  route 7.513ns (92.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.651     2.945    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          3.844     7.245    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  design_1_i/clock_measure_0/inst/count_measure[0]_i_1/O
                         net (fo=20, routed)          3.669    11.038    design_1_i/clock_measure_0/inst/n_0_count_measure[0]_i_1
    SLICE_X46Y102        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y102                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[19]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X46Y102        FDCE (Setup_fdce_C_CE)      -0.169    15.770    design_1_i/clock_measure_0/inst/count_measure_reg[19]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 0.580ns (7.586%)  route 7.065ns (92.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.651     2.945    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          3.844     7.245    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  design_1_i/clock_measure_0/inst/count_measure[0]_i_1/O
                         net (fo=20, routed)          3.221    10.590    design_1_i/clock_measure_0/inst/n_0_count_measure[0]_i_1
    SLICE_X46Y101        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y101                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[12]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X46Y101        FDCE (Setup_fdce_C_CE)      -0.169    15.770    design_1_i/clock_measure_0/inst/count_measure_reg[12]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 0.580ns (7.586%)  route 7.065ns (92.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.651     2.945    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          3.844     7.245    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  design_1_i/clock_measure_0/inst/count_measure[0]_i_1/O
                         net (fo=20, routed)          3.221    10.590    design_1_i/clock_measure_0/inst/n_0_count_measure[0]_i_1
    SLICE_X46Y101        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y101                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[13]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X46Y101        FDCE (Setup_fdce_C_CE)      -0.169    15.770    design_1_i/clock_measure_0/inst/count_measure_reg[13]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 0.580ns (7.586%)  route 7.065ns (92.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.651     2.945    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          3.844     7.245    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  design_1_i/clock_measure_0/inst/count_measure[0]_i_1/O
                         net (fo=20, routed)          3.221    10.590    design_1_i/clock_measure_0/inst/n_0_count_measure[0]_i_1
    SLICE_X46Y101        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y101                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[14]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X46Y101        FDCE (Setup_fdce_C_CE)      -0.169    15.770    design_1_i/clock_measure_0/inst/count_measure_reg[14]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 0.580ns (7.586%)  route 7.065ns (92.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.651     2.945    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          3.844     7.245    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  design_1_i/clock_measure_0/inst/count_measure[0]_i_1/O
                         net (fo=20, routed)          3.221    10.590    design_1_i/clock_measure_0/inst/n_0_count_measure[0]_i_1
    SLICE_X46Y101        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y101                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[15]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X46Y101        FDCE (Setup_fdce_C_CE)      -0.169    15.770    design_1_i/clock_measure_0/inst/count_measure_reg[15]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/pwm_high_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 1.164ns (16.488%)  route 5.896ns (83.512%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.983ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 15.990 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.713     3.007    design_1_i/axi_gpio_pwm/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y97                                                      r  design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDSE (Prop_fdse_C_Q)         0.518     3.525 r  design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=1, routed)           4.126     7.651    pwm/gpio_pwm_2_tri_o[18]
    SLICE_X59Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.775 r  pwm/high_i_5/O
                         net (fo=1, routed)           0.000     7.775    pwm/n_0_high_i_5
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.173 r  pwm/high_reg_i_2/CO[3]
                         net (fo=1, routed)           1.770     9.943    pwm/pwm_high0
    SLICE_X61Y98         LUT4 (Prop_lut4_I1_O)        0.124    10.067 r  pwm/high_i_1/O
                         net (fo=1, routed)           0.000    10.067    pwm/n_0_high_i_1
    SLICE_X61Y98         FDRE                                         r  pwm/pwm_high_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.544    15.990    pwm/pwm_clk_OBUF
    SLICE_X61Y98                                                      r  pwm/pwm_high_reg/C
                         clock pessimism              0.000    15.990    
                         clock uncertainty           -0.164    15.827    
    SLICE_X61Y98         FDRE (Setup_fdre_C_D)        0.029    15.856    pwm/pwm_high_reg
  -------------------------------------------------------------------
                         required time                         15.856    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 0.580ns (8.254%)  route 6.447ns (91.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.651     2.945    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          3.844     7.245    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  design_1_i/clock_measure_0/inst/count_measure[0]_i_1/O
                         net (fo=20, routed)          2.603     9.972    design_1_i/clock_measure_0/inst/n_0_count_measure[0]_i_1
    SLICE_X46Y100        FDCE                                         r  design_1_i/clock_measure_0/inst/count_measure_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y100                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[10]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X46Y100        FDCE (Setup_fdce_C_CE)      -0.169    15.770    design_1_i/clock_measure_0/inst/count_measure_reg[10]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.141ns (6.958%)  route 1.885ns (93.042%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          1.885     2.918    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y102        FDCE                                         r  design_1_i/clock_measure_0/inst/count_ref_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y102                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[4]/C
                         clock pessimism              0.000     2.485    
                         clock uncertainty            0.164     2.649    
    SLICE_X44Y102        FDCE (Hold_fdce_C_CE)       -0.039     2.610    design_1_i/clock_measure_0/inst/count_ref_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.141ns (6.958%)  route 1.885ns (93.042%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          1.885     2.918    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y102        FDCE                                         r  design_1_i/clock_measure_0/inst/count_ref_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y102                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[5]/C
                         clock pessimism              0.000     2.485    
                         clock uncertainty            0.164     2.649    
    SLICE_X44Y102        FDCE (Hold_fdce_C_CE)       -0.039     2.610    design_1_i/clock_measure_0/inst/count_ref_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.141ns (6.958%)  route 1.885ns (93.042%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          1.885     2.918    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y102        FDCE                                         r  design_1_i/clock_measure_0/inst/count_ref_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y102                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[6]/C
                         clock pessimism              0.000     2.485    
                         clock uncertainty            0.164     2.649    
    SLICE_X44Y102        FDCE (Hold_fdce_C_CE)       -0.039     2.610    design_1_i/clock_measure_0/inst/count_ref_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.141ns (6.958%)  route 1.885ns (93.042%))
  Logic Levels:           0  
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          1.885     2.918    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y102        FDCE                                         r  design_1_i/clock_measure_0/inst/count_ref_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y102                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[7]/C
                         clock pessimism              0.000     2.485    
                         clock uncertainty            0.164     2.649    
    SLICE_X44Y102        FDCE (Hold_fdce_C_CE)       -0.039     2.610    design_1_i/clock_measure_0/inst/count_ref_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/pwm_high_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.443ns (21.095%)  route 1.657ns (78.905%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.578     0.914    design_1_i/axi_gpio_pwm/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y97                                                      r  design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.148     1.062 r  design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=1, routed)           0.900     1.961    pwm/gpio_pwm_2_tri_o[12]
    SLICE_X59Y98         LUT6 (Prop_lut6_I1_O)        0.098     2.059 r  pwm/high_i_7/O
                         net (fo=1, routed)           0.000     2.059    pwm/n_0_high_i_7
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.211 r  pwm/high_reg_i_2/CO[3]
                         net (fo=1, routed)           0.757     2.969    pwm/pwm_high0
    SLICE_X61Y98         LUT4 (Prop_lut4_I1_O)        0.045     3.014 r  pwm/high_i_1/O
                         net (fo=1, routed)           0.000     3.014    pwm/n_0_high_i_1
    SLICE_X61Y98         FDRE                                         r  pwm/pwm_high_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.851     2.423    pwm/pwm_clk_OBUF
    SLICE_X61Y98                                                      r  pwm/pwm_high_reg/C
                         clock pessimism              0.000     2.423    
                         clock uncertainty            0.164     2.587    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.091     2.678    pwm/pwm_high_reg
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/pwm_low_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.081ns (23.406%)  route 3.537ns (76.594%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.535ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.538     2.717    design_1_i/axi_gpio_pwm/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y97                                                      r  design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDSE (Prop_fdse_C_Q)         0.337     3.054 r  design_1_i/axi_gpio_pwm/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=1, routed)           1.179     4.233    pwm/gpio_pwm_1_tri_o[12]
    SLICE_X57Y97         LUT6 (Prop_lut6_I1_O)        0.239     4.472 r  pwm/low_i_7/O
                         net (fo=1, routed)           0.000     4.472    pwm/n_0_low_i_7
    SLICE_X57Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405     4.877 r  pwm/low_reg_i_2/CO[3]
                         net (fo=1, routed)           2.358     7.235    pwm/pwm_low0
    SLICE_X59Y99         LUT4 (Prop_lut4_I1_O)        0.100     7.335 r  pwm/low_i_1/O
                         net (fo=1, routed)           0.000     7.335    pwm/n_0_low_i_1
    SLICE_X59Y99         FDRE                                         r  pwm/pwm_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.863 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855     4.718    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.819 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.716     6.535    pwm/pwm_clk_OBUF
    SLICE_X59Y99                                                      r  pwm/pwm_low_reg/C
                         clock pessimism              0.000     6.535    
                         clock uncertainty            0.164     6.699    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.269     6.968    pwm/pwm_low_reg
  -------------------------------------------------------------------
                         required time                         -6.968    
                         arrival time                           7.335    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.141ns (6.743%)  route 1.950ns (93.257%))
  Logic Levels:           0  
  Clock Path Skew:        1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          1.950     2.983    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y103        FDCE                                         r  design_1_i/clock_measure_0/inst/count_ref_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.912     2.484    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y103                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[10]/C
                         clock pessimism              0.000     2.484    
                         clock uncertainty            0.164     2.648    
    SLICE_X44Y103        FDCE (Hold_fdce_C_CE)       -0.039     2.609    design_1_i/clock_measure_0/inst/count_ref_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.141ns (6.743%)  route 1.950ns (93.257%))
  Logic Levels:           0  
  Clock Path Skew:        1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          1.950     2.983    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y103        FDCE                                         r  design_1_i/clock_measure_0/inst/count_ref_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.912     2.484    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y103                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[11]/C
                         clock pessimism              0.000     2.484    
                         clock uncertainty            0.164     2.648    
    SLICE_X44Y103        FDCE (Hold_fdce_C_CE)       -0.039     2.609    design_1_i/clock_measure_0/inst/count_ref_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.141ns (6.743%)  route 1.950ns (93.257%))
  Logic Levels:           0  
  Clock Path Skew:        1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          1.950     2.983    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y103        FDCE                                         r  design_1_i/clock_measure_0/inst/count_ref_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.912     2.484    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y103                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[8]/C
                         clock pessimism              0.000     2.484    
                         clock uncertainty            0.164     2.648    
    SLICE_X44Y103        FDCE (Hold_fdce_C_CE)       -0.039     2.609    design_1_i/clock_measure_0/inst/count_ref_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_pat_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.141ns (6.743%)  route 1.950ns (93.257%))
  Logic Levels:           0  
  Clock Path Skew:        1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.556     0.892    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y98                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=23, routed)          1.950     2.983    design_1_i/clock_measure_0/inst/enable
    SLICE_X44Y103        FDCE                                         r  design_1_i/clock_measure_0/inst/count_ref_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.912     2.484    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y103                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[9]/C
                         clock pessimism              0.000     2.484    
                         clock uncertainty            0.164     2.648    
    SLICE_X44Y103        FDCE (Hold_fdce_C_CE)       -0.039     2.609    design_1_i/clock_measure_0/inst/count_ref_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out2_design_1_clk_pat_0

Setup :            0  Failing Endpoints,  Worst Slack        6.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.580ns (8.821%)  route 5.995ns (91.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 16.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.650     2.944    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.015     5.415    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.539 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          3.980     9.519    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X44Y105        FDCE                                         f  design_1_i/clock_measure_0/inst/count_ref_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.655    16.102    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y105                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[16]/C
                         clock pessimism              0.000    16.102    
                         clock uncertainty           -0.164    15.938    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.405    15.533    design_1_i/clock_measure_0/inst/count_ref_reg[16]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.580ns (8.821%)  route 5.995ns (91.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 16.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.650     2.944    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.015     5.415    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.539 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          3.980     9.519    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X44Y105        FDCE                                         f  design_1_i/clock_measure_0/inst/count_ref_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.655    16.102    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y105                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[17]/C
                         clock pessimism              0.000    16.102    
                         clock uncertainty           -0.164    15.938    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.405    15.533    design_1_i/clock_measure_0/inst/count_ref_reg[17]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.580ns (8.821%)  route 5.995ns (91.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 16.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.650     2.944    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.015     5.415    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.539 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          3.980     9.519    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X44Y105        FDCE                                         f  design_1_i/clock_measure_0/inst/count_ref_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.655    16.102    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y105                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[18]/C
                         clock pessimism              0.000    16.102    
                         clock uncertainty           -0.164    15.938    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.405    15.533    design_1_i/clock_measure_0/inst/count_ref_reg[18]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.580ns (8.821%)  route 5.995ns (91.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 16.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.650     2.944    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.015     5.415    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.539 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          3.980     9.519    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X44Y105        FDCE                                         f  design_1_i/clock_measure_0/inst/count_ref_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.655    16.102    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y105                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[19]/C
                         clock pessimism              0.000    16.102    
                         clock uncertainty           -0.164    15.938    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.405    15.533    design_1_i/clock_measure_0/inst/count_ref_reg[19]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.580ns (9.008%)  route 5.859ns (90.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.650     2.944    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.015     5.415    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.539 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          3.844     9.383    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X44Y102        FDCE                                         f  design_1_i/clock_measure_0/inst/count_ref_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y102                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[4]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X44Y102        FDCE (Recov_fdce_C_CLR)     -0.405    15.534    design_1_i/clock_measure_0/inst/count_ref_reg[4]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.580ns (9.008%)  route 5.859ns (90.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.650     2.944    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.015     5.415    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.539 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          3.844     9.383    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X44Y102        FDCE                                         f  design_1_i/clock_measure_0/inst/count_ref_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y102                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[5]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X44Y102        FDCE (Recov_fdce_C_CLR)     -0.405    15.534    design_1_i/clock_measure_0/inst/count_ref_reg[5]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.580ns (9.008%)  route 5.859ns (90.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.650     2.944    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.015     5.415    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.539 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          3.844     9.383    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X44Y102        FDCE                                         f  design_1_i/clock_measure_0/inst/count_ref_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y102                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[6]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X44Y102        FDCE (Recov_fdce_C_CLR)     -0.405    15.534    design_1_i/clock_measure_0/inst/count_ref_reg[6]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.580ns (9.008%)  route 5.859ns (90.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.103ns = ( 16.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.650     2.944    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.015     5.415    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.539 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          3.844     9.383    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X44Y102        FDCE                                         f  design_1_i/clock_measure_0/inst/count_ref_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.656    16.103    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y102                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[7]/C
                         clock pessimism              0.000    16.103    
                         clock uncertainty           -0.164    15.939    
    SLICE_X44Y102        FDCE (Recov_fdce_C_CLR)     -0.405    15.534    design_1_i/clock_measure_0/inst/count_ref_reg[7]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.580ns (9.016%)  route 5.853ns (90.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 16.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.650     2.944    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.015     5.415    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.539 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          3.839     9.377    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X44Y104        FDCE                                         f  design_1_i/clock_measure_0/inst/count_ref_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.655    16.102    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y104                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[12]/C
                         clock pessimism              0.000    16.102    
                         clock uncertainty           -0.164    15.938    
    SLICE_X44Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.533    design_1_i/clock_measure_0/inst/count_ref_reg[12]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_ref_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_pat_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.580ns (9.016%)  route 5.853ns (90.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.102ns = ( 16.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        1.650     2.944    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           2.015     5.415    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.539 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          3.839     9.377    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X44Y104        FDCE                                         f  design_1_i/clock_measure_0/inst/count_ref_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sys_clock
                         net (fo=0)                   0.000    10.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.665 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    14.356    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.447 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          1.655    16.102    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X44Y104                                                     r  design_1_i/clock_measure_0/inst/count_ref_reg[13]/C
                         clock pessimism              0.000    16.102    
                         clock uncertainty           -0.164    15.938    
    SLICE_X44Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.533    design_1_i/clock_measure_0/inst/count_ref_reg[13]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  6.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.186ns (8.819%)  route 1.923ns (91.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.803     1.834    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          1.120     3.000    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X46Y98         FDCE                                         f  design_1_i/clock_measure_0/inst/count_measure_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.827     2.399    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[0]/C
                         clock pessimism              0.000     2.399    
                         clock uncertainty            0.164     2.563    
    SLICE_X46Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.496    design_1_i/clock_measure_0/inst/count_measure_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.186ns (8.819%)  route 1.923ns (91.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.803     1.834    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          1.120     3.000    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X46Y98         FDCE                                         f  design_1_i/clock_measure_0/inst/count_measure_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.827     2.399    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[1]/C
                         clock pessimism              0.000     2.399    
                         clock uncertainty            0.164     2.563    
    SLICE_X46Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.496    design_1_i/clock_measure_0/inst/count_measure_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.186ns (8.819%)  route 1.923ns (91.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.803     1.834    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          1.120     3.000    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X46Y98         FDCE                                         f  design_1_i/clock_measure_0/inst/count_measure_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.827     2.399    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[2]/C
                         clock pessimism              0.000     2.399    
                         clock uncertainty            0.164     2.563    
    SLICE_X46Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.496    design_1_i/clock_measure_0/inst/count_measure_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.186ns (8.819%)  route 1.923ns (91.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.803     1.834    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          1.120     3.000    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X46Y98         FDCE                                         f  design_1_i/clock_measure_0/inst/count_measure_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.827     2.399    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y98                                                      r  design_1_i/clock_measure_0/inst/count_measure_reg[3]/C
                         clock pessimism              0.000     2.399    
                         clock uncertainty            0.164     2.563    
    SLICE_X46Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.496    design_1_i/clock_measure_0/inst/count_measure_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.186ns (8.413%)  route 2.025ns (91.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.803     1.834    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          1.222     3.101    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X46Y100        FDCE                                         f  design_1_i/clock_measure_0/inst/count_measure_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y100                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[10]/C
                         clock pessimism              0.000     2.485    
                         clock uncertainty            0.164     2.649    
    SLICE_X46Y100        FDCE (Remov_fdce_C_CLR)     -0.067     2.582    design_1_i/clock_measure_0/inst/count_measure_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.186ns (8.413%)  route 2.025ns (91.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.803     1.834    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          1.222     3.101    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X46Y100        FDCE                                         f  design_1_i/clock_measure_0/inst/count_measure_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y100                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[11]/C
                         clock pessimism              0.000     2.485    
                         clock uncertainty            0.164     2.649    
    SLICE_X46Y100        FDCE (Remov_fdce_C_CLR)     -0.067     2.582    design_1_i/clock_measure_0/inst/count_measure_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.186ns (8.413%)  route 2.025ns (91.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.803     1.834    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          1.222     3.101    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X46Y100        FDCE                                         f  design_1_i/clock_measure_0/inst/count_measure_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y100                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[8]/C
                         clock pessimism              0.000     2.485    
                         clock uncertainty            0.164     2.649    
    SLICE_X46Y100        FDCE (Remov_fdce_C_CLR)     -0.067     2.582    design_1_i/clock_measure_0/inst/count_measure_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/count_measure_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.186ns (8.413%)  route 2.025ns (91.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.803     1.834    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          1.222     3.101    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X46Y100        FDCE                                         f  design_1_i/clock_measure_0/inst/count_measure_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X46Y100                                                     r  design_1_i/clock_measure_0/inst/count_measure_reg[9]/C
                         clock pessimism              0.000     2.485    
                         clock uncertainty            0.164     2.649    
    SLICE_X46Y100        FDCE (Remov_fdce_C_CLR)     -0.067     2.582    design_1_i/clock_measure_0/inst/count_measure_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/measurement_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.186ns (8.413%)  route 2.025ns (91.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.803     1.834    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          1.222     3.101    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X47Y100        FDCE                                         f  design_1_i/clock_measure_0/inst/measurement_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X47Y100                                                     r  design_1_i/clock_measure_0/inst/measurement_reg[11]/C
                         clock pessimism              0.000     2.485    
                         clock uncertainty            0.164     2.649    
    SLICE_X47Y100        FDCE (Remov_fdce_C_CLR)     -0.092     2.557    design_1_i/clock_measure_0/inst/measurement_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_measure_0/inst/measurement_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_pat_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_pat_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.186ns (8.249%)  route 2.069ns (91.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.093ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3560, routed)        0.555     0.891    design_1_i/axi_gpio_clock/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95                                                      r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_gpio_clock/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.803     1.834    design_1_i/clock_measure_0/inst/rst_n
    SLICE_X49Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  design_1_i/clock_measure_0/inst/measurement[19]_i_2/O
                         net (fo=61, routed)          1.266     3.146    design_1_i/clock_measure_0/inst/n_0_measurement[19]_i_2
    SLICE_X49Y101        FDCE                                         f  design_1_i/clock_measure_0/inst/measurement_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_pat_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock
                         net (fo=0)                   0.000     0.000    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_design_1_clk_pat_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.979 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564     1.543    design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_pat_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.572 r  design_1_i/clk_pat_RnM/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=74, routed)          0.913     2.485    design_1_i/clock_measure_0/inst/clk_ref
    SLICE_X49Y101                                                     r  design_1_i/clock_measure_0/inst/measurement_reg[17]/C
                         clock pessimism              0.000     2.485    
                         clock uncertainty            0.164     2.649    
    SLICE_X49Y101        FDCE (Remov_fdce_C_CLR)     -0.092     2.557    design_1_i/clock_measure_0/inst/measurement_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.589    





