net fpgaClk_i     loc=a9;  # 12 MHz input clock.
