
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ubuntu2004.linuxvmimages.local' (Linux_x86_64 version 5.15.0-87-generic) on Mon Nov 20 08:52:06 EST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/ubuntu/caravel-soc_fpga-lab-main/labi/vitis_hls_project/hls_output_pin'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_output_pin.prj 
INFO: [HLS 200-10] Creating and opening project '/home/ubuntu/caravel-soc_fpga-lab-main/labi/vitis_hls_project/hls_output_pin/hls_output_pin.prj'.
INFO: [HLS 200-1510] Running: add_files src/output_pin.cpp 
INFO: [HLS 200-10] Adding design file 'src/output_pin.cpp' to the project
INFO: [HLS 200-1510] Running: set_top output_pin 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ubuntu/caravel-soc_fpga-lab-main/labi/vitis_hls_project/hls_output_pin/hls_output_pin.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ubuntu/caravel-soc_fpga-lab-main/labi/vitis_hls_project/hls_output_pin/hls_output_pin.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 453.445 MB.
INFO: [HLS 200-10] Analyzing design file 'src/output_pin.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.23 seconds. CPU system time: 0.29 seconds. Elapsed time: 5.23 seconds; current allocated memory: 454.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.48 seconds. Elapsed time: 6.49 seconds; current allocated memory: 455.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 455.199 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 455.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 455.797 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 475.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 475.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'output_pin' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_pin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 475.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 475.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_pin' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'output_pin/outpin_ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'output_pin/outpin' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'outpin' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'output_pin' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'outpin_ctrl' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_pin'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 475.457 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 475.457 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 475.457 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for output_pin.
INFO: [VLOG 209-307] Generating Verilog RTL for output_pin.
INFO: [HLS 200-789] **** Estimated Fmax: 1000.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.18 seconds. CPU system time: 0.87 seconds. Elapsed time: 13.56 seconds; current allocated memory: 22.012 MB.
INFO: [HLS 200-1510] Running: config_export -version 0.0.1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2542.730 ; gain = 0.023 ; free physical = 4060 ; free virtual = 8845
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 08:53:38 2023...
INFO: [HLS 200-802] Generated output file hls_output_pin.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 15.76 seconds. CPU system time: 3.92 seconds. Elapsed time: 57.77 seconds; current allocated memory: 3.031 MB.
INFO: [HLS 200-112] Total CPU user time: 22.96 seconds. Total CPU system time: 11.36 seconds. Total elapsed time: 98.89 seconds; peak allocated memory: 478.488 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 20 08:53:43 2023...
