# -*- mode: snippet -*-
# name: qps-Mixed-Width-Port-RAM
# key: qps-RAMs-and-ROMs-Mixed-Width-Port-RAM
# group: qps RAMs-and-ROMs
# --
// Mixed-Width Port RAM
// Quartus Prime Verilog Template
//
// To infer mixed-width RAMs, Quartus Prime requires multidimensional array support only
// available in SystemVerilog.  See the SystemVerilog templates.
