0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_coder/2_coder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_coder/2_coder.srcs/sim_1/new/decoder38_tb.v,1732854199,verilog,,,,decoder38_tb,,,,,,,,
C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_coder/2_coder.srcs/sources_1/new/decoder38.v,1732854332,verilog,,C:/Users/air/Desktop/gitFPGA/FPGAproject/project/2_coder/2_coder.srcs/sim_1/new/decoder38_tb.v,,decoder38,,,,,,,,
