# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-27 12:40:39 IST
# hostname  : vlsi-ria85.vlsidomain
# pid       : 11237
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:36702' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAznicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyNNh0ANCfSA7HS6aypDMUMJQDBQ1ZIhnyGQwAvLjgWwjoHoeoO4khkSgfDJDBpAvgaFGDyyXA7YPADgwFjs=' '-proj' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_12/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_12/.tmp/.initCmds.tcl' '1_i2c_12.tcl' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_12/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/liveness/jgprojects/1_i2c_12/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../1_i2c_12.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../1_i2c_12.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../1_i2c_12.sv(43): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../1_i2c_12.sv(1): compiling module 'i2cStrech'
[WARN (VERI-1209)] ../1_i2c_12.sv(15): expression size 32 truncated to fit in target size 15
[INFO (VERI-8005)] ../1_i2c_12.sv(6): Unintentional sequential element inferred for stretch read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_12.sv(4): Unintentional sequential element inferred for cnt read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_12.sv(5): Unintentional sequential element inferred for scl_clk read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_12.sv(1): Unintentional sequential element inferred for data_clk read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_12.sv(1): Unintentional sequential element inferred for switch_range read before write using blocking assignment
INFO (ISW003): Top module name is "i2cStrech".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
i2cStrech
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 19 of 19 design flops, 0 of 0 design latches, 4 of 4 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Finished reduce in 0s
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "i2cStrech.p1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.06 s]
0.0.N: Proof Simplification Iteration 3	[0.06 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.06 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 11331@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.N: Proofgrid shell started at 11330@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.Oh: Proofgrid shell started at 11367@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.AM: Proofgrid shell started at 11380@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.Bm: Proofgrid shell started at 11365@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.L: Proofgrid shell started at 11374@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.B: Proofgrid shell started at 11376@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Ignoring liveness properties
0.0.Bm: Last scan. Per property time limit: 0s
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.00 s]
0.0.Bm: Trace Attempt  4	[0.00 s]
0.0.Bm: Trace Attempt  5	[0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 11366@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Ignoring liveness properties
0.0.L: All properties either determined or skipped. [0.00 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.Oh: Exited with Success (@ 0.06 s)
0.0.Oh: Completed, Restart ignored.
0.0.L: Exited with Success (@ 0.06 s)
0.0.L: Completed, Restart ignored.
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Ignoring liveness properties
0.0.Mpcustom4: All properties either determined or skipped. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.06 s)
0.0.Mpcustom4: Completed, Restart ignored.
0.0.Ht: Proofgrid shell started at 11364@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.AM: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  4	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.AM: Trace Attempt  1	[0.13 s]
0.0.AM: Trace Attempt  2	[0.13 s]
0.0.AM: Trace Attempt  3	[0.13 s]
0.0.AM: Trace Attempt  4	[0.13 s]
0.0.AM: Trace Attempt  5	[0.13 s]
0.0.AM: Trace Attempt  1	[0.52 s]
0.0.AM: Trace Attempt  2	[0.52 s]
0.0.AM: Trace Attempt  3	[0.52 s]
0.0.AM: Trace Attempt  4	[0.52 s]
0.0.AM: Trace Attempt  5	[0.52 s]
0.0.N: Trace Attempt  1	[0.65 s]
0.0.N: Trace Attempt  2	[0.65 s]
0.0.N: Trace Attempt  3	[0.65 s]
0.0.N: Trace Attempt  4	[0.65 s]
0.0.N: Trace Attempt  5	[0.65 s]
0.0.AM: Trace Attempt  1	[2.07 s]
0.0.AM: Trace Attempt  2	[2.07 s]
0.0.AM: Trace Attempt  3	[2.07 s]
0.0.AM: Trace Attempt  4	[2.07 s]
0.0.AM: Trace Attempt  5	[2.07 s]
0.0.N: Trace Attempt  1	[2.68 s]
0.0.N: Trace Attempt  2	[2.68 s]
0.0.N: Trace Attempt  3	[2.68 s]
0.0.N: Trace Attempt  4	[2.68 s]
0.0.N: Trace Attempt  5	[2.68 s]
0.0.Hp: Trace Attempt 558	[4.01 s]
0.0.B: Trace Attempt 1708	[4.00 s]
0.0.Bm: Trace Attempt 1720	[4.00 s]
0.0.Ht: Trace Attempt 1784	[4.00 s]
0.0.AM: Trace Attempt 183	[6.09 s]
0.0.N: Trace Attempt 180	[6.71 s]
0.0.Hp: Trace Attempt 785	[8.03 s]
0.0.B: Trace Attempt 2364	[8.00 s]
0.0.Bm: Trace Attempt 2389	[8.00 s]
0.0.Ht: Trace Attempt 2412	[8.01 s]
0.0.AM: Trace Attempt  1	[9.10 s]
0.0.AM: Trace Attempt  2	[9.10 s]
0.0.AM: Trace Attempt  3	[9.10 s]
0.0.AM: Trace Attempt  4	[9.10 s]
0.0.AM: Trace Attempt  5	[9.10 s]
0.0.N: Trace Attempt  1	[10.42 s]
0.0.N: Trace Attempt  2	[10.43 s]
0.0.N: Trace Attempt  3	[10.43 s]
0.0.N: Trace Attempt  4	[10.43 s]
0.0.N: Trace Attempt  5	[10.43 s]
0.0.Hp: Trace Attempt 954	[12.03 s]
0.0.B: Trace Attempt 2850	[12.00 s]
0.0.Bm: Trace Attempt 2884	[12.01 s]
0.0.Ht: Trace Attempt 2890	[12.01 s]
0.0.AM: Trace Attempt 234	[13.13 s]
0.0.N: Trace Attempt 178	[14.49 s]
0.0.Hp: Trace Attempt 1100	[16.04 s]
0.0.B: Trace Attempt 3269	[16.01 s]
0.0.Bm: Trace Attempt 3308	[16.01 s]
0.0.Ht: Trace Attempt 3301	[16.02 s]
0.0.AM: Trace Attempt 336	[17.16 s]
0.0.N: Trace Attempt  1	[18.24 s]
0.0.N: Trace Attempt  2	[18.24 s]
0.0.N: Trace Attempt  3	[18.24 s]
0.0.N: Trace Attempt  4	[18.24 s]
0.0.N: Trace Attempt  5	[18.25 s]
0.0.Hp: Trace Attempt 1228	[20.06 s]
0.0.B: Trace Attempt 3634	[20.01 s]
0.0.Bm: Trace Attempt 3674	[20.02 s]
0.0.Ht: Trace Attempt 3657	[20.03 s]
0.0.AM: Trace Attempt 413	[21.18 s]
0.0.N: Trace Attempt 175	[22.27 s]
0.0.Bm: Trace Attempt 3998	[24.02 s]
0.0.B: Trace Attempt 3955	[24.03 s]
0.0.Hp: Trace Attempt 1341	[24.08 s]
0.0.Ht: Trace Attempt 3982	[24.03 s]
0.0.AM: Trace Attempt 373	[25.19 s]
0.0.N: Trace Attempt  1	[26.22 s]
0.0.N: Trace Attempt  2	[26.22 s]
0.0.N: Trace Attempt  3	[26.22 s]
0.0.N: Trace Attempt  4	[26.22 s]
0.0.N: Trace Attempt  5	[26.22 s]
0.0.Bm: Trace Attempt 4282	[28.03 s]
0.0.B: Trace Attempt 4231	[28.04 s]
0.0.Hp: Trace Attempt 1438	[28.11 s]
0.0.Ht: Trace Attempt 4249	[28.04 s]
0.0.N: Trace Attempt 175	[30.25 s]
0.0.Bm: Trace Attempt 4554	[32.04 s]
0.0.B: Trace Attempt 4498	[32.05 s]
0.0.Ht: Trace Attempt 4500	[32.05 s]
0.0.Hp: Trace Attempt 1529	[32.13 s]
0.0.AM: Trace Attempt 512	[32.80 s]
0.0.AM: Trace Attempt  1	[33.11 s]
0.0.AM: Trace Attempt  2	[33.11 s]
0.0.AM: Trace Attempt  3	[33.11 s]
0.0.AM: Trace Attempt  4	[33.11 s]
0.0.AM: Trace Attempt  5	[33.11 s]
0.0.N: Trace Attempt  1	[34.12 s]
0.0.N: Trace Attempt  2	[34.13 s]
0.0.N: Trace Attempt  3	[34.13 s]
0.0.N: Trace Attempt  4	[34.13 s]
0.0.N: Trace Attempt  5	[34.13 s]
0.0.Bm: Trace Attempt 4825	[36.05 s]
0.0.B: Trace Attempt 4768	[36.05 s]
0.0.Ht: Trace Attempt 4764	[36.06 s]
0.0.Hp: Trace Attempt 1620	[36.15 s]
0.0.AM: Trace Attempt 179	[37.14 s]
0.0.N: Trace Attempt 176	[38.16 s]
0.0.Bm: Trace Attempt 5088	[40.06 s]
0.0.B: Trace Attempt 5030	[40.06 s]
0.0.Ht: Trace Attempt 5022	[40.07 s]
0.0.Hp: Trace Attempt 1708	[40.15 s]
0.0.AM: Trace Attempt 234	[41.36 s]
0.0.N: Trace Attempt  1	[42.15 s]
0.0.N: Trace Attempt  2	[42.15 s]
0.0.N: Trace Attempt  3	[42.15 s]
0.0.N: Trace Attempt  4	[42.15 s]
0.0.N: Trace Attempt  5	[42.15 s]
0.0.Bm: Trace Attempt 5336	[44.06 s]
0.0.B: Trace Attempt 5274	[44.07 s]
0.0.Ht: Trace Attempt 5257	[44.09 s]
0.0.Hp: Trace Attempt 1792	[44.20 s]
0.0.AM: Trace Attempt 265	[45.45 s]
0.0.N: Trace Attempt 175	[46.15 s]
0.0.Bm: Trace Attempt 5574	[48.06 s]
0.0.B: Trace Attempt 5510	[48.09 s]
0.0.Ht: Trace Attempt 5480	[48.10 s]
0.0.Hp: Trace Attempt 1872	[48.23 s]
0.0.AM: Trace Attempt 298	[49.57 s]
0.0.N: Trace Attempt 257	[50.47 s]
0.0.N: Trace Attempt  1	[50.48 s]
0.0.N: Trace Attempt  2	[50.48 s]
0.0.N: Trace Attempt  3	[50.48 s]
0.0.N: Trace Attempt  4	[50.48 s]
0.0.N: Trace Attempt  5	[50.48 s]
0.0.Bm: Trace Attempt 5796	[52.08 s]
0.0.B: Trace Attempt 5730	[52.09 s]
0.0.Ht: Trace Attempt 5697	[52.10 s]
0.0.Hp: Trace Attempt 1947	[52.24 s]
0.0.AM: Trace Attempt 344	[53.60 s]
0.0.N: Trace Attempt 174	[54.51 s]
0.0.Bm: Trace Attempt 6012	[56.09 s]
0.0.B: Trace Attempt 5944	[56.10 s]
0.0.Ht: Trace Attempt 5910	[56.11 s]
0.0.Hp: Trace Attempt 2021	[56.30 s]
0.0.AM: Trace Attempt 371	[57.65 s]
0.0.N: Trace Attempt 236	[58.53 s]
0.0.Bm: Trace Attempt 6213	[60.09 s]
0.0.B: Trace Attempt 6146	[60.11 s]
0.0.Ht: Trace Attempt 6114	[60.11 s]
0.0.Hp: Trace Attempt 2090	[60.35 s]
0.0.AM: Trace Attempt 406	[61.93 s]
0.0.N: Trace Attempt 271	[62.57 s]
0.0.Bm: Trace Attempt 6405	[64.10 s]
0.0.B: Trace Attempt 6337	[64.12 s]
0.0.Ht: Trace Attempt 6309	[64.13 s]
0.0.Hp: Trace Attempt 2157	[64.36 s]
0.0.AM: Trace Attempt 439	[66.02 s]
0.0.N: Trace Attempt 315	[66.64 s]
0.0.Bm: Trace Attempt 6591	[68.12 s]
0.0.B: Trace Attempt 6521	[68.14 s]
0.0.Ht: Trace Attempt 6500	[68.14 s]
0.0.Hp: Trace Attempt 2222	[68.42 s]
0.0.AM: Trace Attempt 471	[70.20 s]
0.0.N: Trace Attempt 354	[70.68 s]
0.0.Bm: Trace Attempt 6773	[72.14 s]
0.0.B: Trace Attempt 6703	[72.15 s]
0.0.Ht: Trace Attempt 6688	[72.16 s]
0.0.Hp: Trace Attempt 2285	[72.46 s]
0.0.AM: Trace Attempt 481	[74.62 s]
0.0.N: Trace Attempt 393	[74.79 s]
0.0.Bm: Trace Attempt 6948	[76.16 s]
0.0.B: Trace Attempt 6878	[76.17 s]
0.0.Ht: Trace Attempt 6873	[76.17 s]
0.0.Hp: Trace Attempt 2345	[76.53 s]
0.0.AM: Trace Attempt 493	[78.75 s]
0.0.N: Trace Attempt 427	[78.84 s]
0.0.B: Trace Attempt 7047	[80.17 s]
0.0.Bm: Trace Attempt 7118	[80.18 s]
0.0.Ht: Trace Attempt 7049	[80.17 s]
0.0.Hp: Trace Attempt 2404	[80.58 s]
0.0.AM: Trace Attempt 506	[83.05 s]
0.0.N: Trace Attempt 455	[84.04 s]
0.0.B: Trace Attempt 7210	[84.18 s]
0.0.Bm: Trace Attempt 7280	[84.21 s]
0.0.Ht: Trace Attempt 7209	[84.19 s]
0.0.Hp: Trace Attempt 2461	[84.65 s]
0.0.N: Trace Attempt  1	[86.47 s]
0.0.N: Trace Attempt  2	[86.47 s]
0.0.N: Trace Attempt  3	[86.48 s]
0.0.N: Trace Attempt  4	[86.48 s]
0.0.N: Trace Attempt  5	[86.48 s]
0.0.AM: Trace Attempt 521	[87.22 s]
0.0.B: Trace Attempt 7364	[88.18 s]
0.0.Ht: Trace Attempt 7369	[88.19 s]
0.0.Bm: Trace Attempt 7435	[88.22 s]
0.0.Hp: Trace Attempt 2516	[88.65 s]
0.0.N: Trace Attempt 173	[90.50 s]
0.0.AM: Trace Attempt 537	[91.33 s]
0.0.B: Trace Attempt 7522	[92.20 s]
0.0.Bm: Trace Attempt 7593	[92.22 s]
0.0.Ht: Trace Attempt 7521	[92.20 s]
0.0.Hp: Trace Attempt 2571	[92.66 s]
0.0.N: Trace Attempt 237	[94.67 s]
0.0.AM: Trace Attempt 554	[95.44 s]
0.0.B: Trace Attempt 7676	[96.21 s]
0.0.Ht: Trace Attempt 7678	[96.21 s]
0.0.Bm: Trace Attempt 7747	[96.25 s]
0.0.Hp: Trace Attempt 2625	[96.70 s]
0.0.N: Trace Attempt 273	[98.69 s]
0.0.AM: Trace Attempt 571	[99.73 s]
0.0.B: Trace Attempt 7825	[100.23 s]
0.0.Bm: Trace Attempt 7897	[100.25 s]
0.0.Ht: Trace Attempt 7832	[100.23 s]
0.0.Hp: Trace Attempt 2678	[100.75 s]
0.0.N: Trace Attempt 317	[102.70 s]
0.0.AM: Trace Attempt 584	[103.85 s]
0.0.B: Trace Attempt 7973	[104.23 s]
0.0.Bm: Trace Attempt 8046	[104.26 s]
0.0.Ht: Trace Attempt 7985	[104.24 s]
0.0.Hp: Trace Attempt 2730	[104.81 s]
0.0.N: Trace Attempt 356	[106.75 s]
0.0.AM: Trace Attempt 597	[107.87 s]
0.0.B: Trace Attempt 8117	[108.25 s]
0.0.Bm: Trace Attempt 8191	[108.26 s]
0.0.Ht: Trace Attempt 8134	[108.24 s]
0.0.Hp: Trace Attempt 2780	[108.81 s]
0.0.N: Trace Attempt 394	[110.75 s]
0.0.AM: Trace Attempt 613	[111.89 s]
0.0.B: Trace Attempt 8260	[112.27 s]
0.0.Ht: Trace Attempt 8274	[112.25 s]
0.0.Bm: Trace Attempt 8336	[112.28 s]
0.0.Hp: Trace Attempt 2829	[112.83 s]
0.0.N: Trace Attempt 429	[114.82 s]
0.0.AM: Trace Attempt 627	[116.00 s]
0.0.B: Trace Attempt 8402	[116.27 s]
0.0.Bm: Trace Attempt 8481	[116.29 s]
0.0.Ht: Trace Attempt 8418	[116.27 s]
0.0.Hp: Trace Attempt 2877	[116.86 s]
0.0.N: Trace Attempt 455	[119.84 s]
0.0.AM: Trace Attempt 638	[120.03 s]
0.0.B: Trace Attempt 8541	[120.29 s]
0.0.Ht: Trace Attempt 8548	[120.27 s]
0.0.Bm: Trace Attempt 8620	[120.29 s]
0.0.Hp: Trace Attempt 2923	[120.93 s]
0.0.N: Trace Attempt  1	[122.10 s]
0.0.N: Trace Attempt  2	[122.10 s]
0.0.N: Trace Attempt  3	[122.11 s]
0.0.N: Trace Attempt  4	[122.11 s]
0.0.N: Trace Attempt  5	[122.11 s]
0.0.AM: Trace Attempt 649	[124.23 s]
0.0.B: Trace Attempt 8679	[124.30 s]
0.0.Bm: Trace Attempt 8758	[124.30 s]
0.0.Ht: Trace Attempt 8684	[124.28 s]
0.0.Hp: Trace Attempt 2970	[124.99 s]
0.0.N: Trace Attempt 174	[126.11 s]
0.0.Bm: Trace Attempt 8896	[128.31 s]
0.0.B: Trace Attempt 8816	[128.31 s]
0.0.Ht: Trace Attempt 8824	[128.30 s]
0.0.AM: Trace Attempt 661	[128.45 s]
0.0.Hp: Trace Attempt 3016	[129.00 s]
0.0.N: Trace Attempt 237	[130.27 s]
0.0.Bm: Trace Attempt 9033	[132.33 s]
0.0.Ht: Trace Attempt 8962	[132.30 s]
0.0.B: Trace Attempt 8953	[132.34 s]
0.0.AM: Trace Attempt 671	[132.57 s]
0.0.Hp: Trace Attempt 3062	[133.06 s]
0.0.N: Trace Attempt 273	[134.30 s]
0.0.Bm: Trace Attempt 9167	[136.35 s]
0.0.Ht: Trace Attempt 9096	[136.32 s]
0.0.B: Trace Attempt 9086	[136.37 s]
0.0.Hp: Trace Attempt 3106	[137.11 s]
0.0.AM: Trace Attempt 682	[137.07 s]
0.0.N: Trace Attempt 317	[138.34 s]
0.0.Bm: Trace Attempt 9297	[140.36 s]
0.0.B: Trace Attempt 9216	[140.37 s]
0.0.Ht: Trace Attempt 9225	[140.35 s]
0.0.Hp: Trace Attempt 3150	[141.14 s]
0.0.AM: Trace Attempt 692	[141.28 s]
0.0.N: Trace Attempt 356	[142.42 s]
0.0.Ht: Trace Attempt 9351	[144.35 s]
0.0.B: Trace Attempt 9343	[144.38 s]
0.0.Bm: Trace Attempt 9426	[144.39 s]
0.0.Hp: Trace Attempt 3194	[145.20 s]
0.0.AM: Trace Attempt 701	[145.46 s]
0.0.N: Trace Attempt 394	[146.46 s]
0.0.Ht: Trace Attempt 9475	[148.36 s]
0.0.B: Trace Attempt 9467	[148.40 s]
0.0.Bm: Trace Attempt 9551	[148.41 s]
0.0.Hp: Trace Attempt 3236	[149.22 s]
0.0.AM: Trace Attempt 709	[149.59 s]
0.0.N: Trace Attempt 428	[150.54 s]
0.0.Ht: Trace Attempt 9592	[152.36 s]
0.0.B: Trace Attempt 9587	[152.41 s]
0.0.Bm: Trace Attempt 9672	[152.44 s]
0.0.Hp: Trace Attempt 3278	[153.28 s]
0.0.AM: Trace Attempt 718	[154.03 s]
0.0.N: Trace Attempt 455	[155.63 s]
0.0.B: Trace Attempt 9703	[156.42 s]
0.0.Ht: Trace Attempt 9710	[156.39 s]
0.0.Bm: Trace Attempt 9789	[156.47 s]
0.0.Hp: Trace Attempt 3318	[157.31 s]
0.0.N: Trace Attempt  1	[158.06 s]
0.0.N: Trace Attempt  2	[158.06 s]
0.0.N: Trace Attempt  3	[158.06 s]
0.0.N: Trace Attempt  4	[158.07 s]
0.0.N: Trace Attempt  5	[158.07 s]
0.0.AM: Trace Attempt 728	[158.21 s]
0.0.B: Trace Attempt 9819	[160.44 s]
0.0.Ht: Trace Attempt 9830	[160.42 s]
0.0.Bm: Trace Attempt 9906	[160.48 s]
0.0.Hp: Trace Attempt 3358	[161.39 s]
0.0.N: Trace Attempt 174	[162.07 s]
0.0.AM: Trace Attempt 738	[162.26 s]
0.0.B: Trace Attempt 9937	[164.46 s]
0.0.Ht: Trace Attempt 9951	[164.44 s]
0.0.Bm: Trace Attempt 10028	[164.48 s]
0.0.Hp: Trace Attempt 3399	[165.47 s]
0.0.N: Trace Attempt 236	[166.08 s]
0.0.AM: Trace Attempt 748	[166.57 s]
0.0.B: Trace Attempt 10101	[168.46 s]
0.0.Ht: Trace Attempt 10032	[168.48 s]
0.0.Bm: Trace Attempt 10257	[168.52 s]
0.0.Hp: Trace Attempt 3439	[169.52 s]
0.0.N: Trace Attempt 271	[170.14 s]
0.0.AM: Trace Attempt 758	[170.87 s]
0.0.B: Trace Attempt 10271	[172.47 s]
0.0.Bm: Trace Attempt 10320	[172.55 s]
0.0.Ht: Trace Attempt 10086	[172.52 s]
0.0.Hp: Trace Attempt 3479	[173.54 s]
0.0.N: Trace Attempt 315	[174.16 s]
0.0.AM: Trace Attempt 768	[175.09 s]
0.0.B: Trace Attempt 10334	[176.53 s]
0.0.Ht: Trace Attempt 10140	[176.54 s]
0.0.Bm: Trace Attempt 10383	[176.57 s]
0.0.Hp: Trace Attempt 3519	[177.60 s]
0.0.N: Trace Attempt 354	[178.20 s]
0.0.AM: Trace Attempt 778	[179.41 s]
0.0.B: Trace Attempt 10395	[180.55 s]
0.0.Bm: Trace Attempt 10444	[180.60 s]
0.0.Ht: Trace Attempt 10190	[180.60 s]
0.0.N: Trace Attempt 380	[180.92 s]
0.0.N: Stopped processing property "i2cStrech.p1"	[180.97 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 457	[0.06 s]
0.0.D: Proofgrid shell started at 11676@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Last scan. Per property time limit: 0s
0.0.D: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt  3	[0.00 s]
0.0.Tri: Proofgrid shell started at 11673@vlsi-ria85(local) jg_11237_vlsi-ria85_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt 10400	[180.89 s]
0.0.B: Stopped processing property "i2cStrech.p1"	[181.04 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Bcustom2: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  2	[0.02 s]
0.0.Bcustom2: Trace Attempt  3	[0.02 s]
0.0.Bcustom2: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt 781	[180.69 s]
0.0.AM: Stopped processing property "i2cStrech.p1"	[181.08 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.04 s]
0.0.Bcustom2: Trace Attempt  2	[0.04 s]
0.0.Bcustom2: Trace Attempt  3	[0.04 s]
0.0.Bcustom2: Trace Attempt  4	[0.04 s]
0.0.Bcustom2: Trace Attempt  5	[0.04 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.04 s]
0.0.AMcustom3: Trace Attempt  2	[0.04 s]
0.0.AMcustom3: Trace Attempt  3	[0.04 s]
0.0.AMcustom3: Trace Attempt  4	[0.04 s]
0.0.AMcustom3: Trace Attempt  5	[0.05 s]
0.0.Bcustom2: Trace Attempt  1	[0.10 s]
0.0.Bcustom2: Trace Attempt  2	[0.10 s]
0.0.Bcustom2: Trace Attempt  3	[0.10 s]
0.0.Bcustom2: Trace Attempt  4	[0.10 s]
0.0.Bcustom2: Trace Attempt  5	[0.10 s]
0.0.Tri:    0.10" ---- Launching abstraction thread ----
0.0.Tri:    0.12" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.16" ---- Launching liveness simplification thread ----
0.0.AMcustom3: Trace Attempt  1	[0.15 s]
0.0.AMcustom3: Trace Attempt  2	[0.15 s]
0.0.AMcustom3: Trace Attempt  3	[0.15 s]
0.0.AMcustom3: Trace Attempt  4	[0.15 s]
0.0.AMcustom3: Trace Attempt  5	[0.15 s]
0.0.Bcustom2: Trace Attempt  1	[0.24 s]
0.0.Bcustom2: Trace Attempt  2	[0.24 s]
0.0.Bcustom2: Trace Attempt  3	[0.24 s]
0.0.Bcustom2: Trace Attempt  4	[0.24 s]
0.0.Bcustom2: Trace Attempt  5	[0.24 s]
0.0.Hp: Trace Attempt 3557	[181.65 s]
0.0.AMcustom3: Trace Attempt  1	[0.60 s]
0.0.AMcustom3: Trace Attempt  2	[0.60 s]
0.0.AMcustom3: Trace Attempt  3	[0.60 s]
0.0.AMcustom3: Trace Attempt  4	[0.60 s]
0.0.AMcustom3: Trace Attempt  5	[0.60 s]
0.0.Tri:    1.01" Simplification phase 1 complete
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.16 s]
0.0.Tri: A proof was found: No trace exists. [1.09 s]
INFO (IPF057): 0.0.Tri: The property "i2cStrech.p1" was proven in 1.09 s.
0.0.AMcustom3: Trace Attempt 59	[1.02 s]
0.0.AMcustom3: Stopped processing property "i2cStrech.p1"	[1.02 s].
0.0.AMcustom3: All properties determined. [1.02 s]
0.0.D: Trace Attempt 35	[0.35 s]
0.0.D: Stopped processing property "i2cStrech.p1"	[1.12 s].
0.0.D: All properties determined. [1.12 s]
0.0.D: Exited with Success (@ 182.17 s)
0: ProofGrid usable level: 0
0.0.AMcustom3: Exited with Success (@ 182.17 s)
0.0.Ncustom1: Stopped processing property "i2cStrech.p1"	[1.20 s].
0.0.Ncustom1: All properties determined. [1.21 s]
0.0.Ncustom1: Exited with Success (@ 182.19 s)
0.0.Hp: Trace Attempt 3561	[182.12 s]
0.0.Hp: All properties determined. [182.20 s]
0.0.Ht: Trace Attempt 10208	[182.07 s]
0.0.Ht: All properties determined. [182.14 s]
0.0.Bm: Trace Attempt 10465	[182.07 s]
0.0.Bm: All properties determined. [182.22 s]
0.0.Bm: Exited with Success (@ 182.28 s)
0.0.Ht: Exited with Success (@ 182.36 s)
0.0.Tri: Stopped processing property "i2cStrech.p1"	[1.29 s].
0.0.Tri: All properties determined. [1.29 s]
0.0.Tri: Exited with Success (@ 182.36 s)
0.0.Hp: Exited with Success (@ 182.46 s)
0.0.Bcustom2: Trace Attempt  1	[2.38 s]
0.0.Bcustom2: Stopped processing property "i2cStrech.p1"	[2.38 s].
0.0.Bcustom2: All properties determined. [2.38 s]
0.0.Bcustom2: Exited with Success (@ 183.49 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.95 %)
--------------------------------------------------------------
     engines started                               :    14
     engine jobs started                           :    11

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      182.16        0.00       99.98 %
     Ht        0.07      182.09        0.00       99.96 %
     Bm        0.05      182.12        0.00       99.97 %
    Mpcustom4        0.05        0.00        0.00        4.71 %
     Oh        0.04        0.01        0.00       12.40 %
      L        0.04        0.01        0.00       12.09 %
    Ncustom1        0.03      182.12        0.00       99.98 %
    Bcustom2        0.04      181.96        0.00       99.98 %
    AMcustom3        0.04      181.92        0.00       99.98 %
    Tri        0.11        1.10        0.00       90.70 %
      D        0.08        1.12        0.00       93.10 %
    all        0.05       99.51        0.00       99.95 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.60     1094.60        0.00

    Data read    : 6.60 MiB
    Data written : 3.82 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 2.450 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
