{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 12 -x 5780 -y 50 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 12 -x 5780 -y 20 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 490 -y 750 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 490 -y 530 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 940 -y 1030 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1360 -y 210 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 4 -x 1360 -y 350 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 4 -x 1360 -y 520 -defaultsOSRD
preplace inst axi_gpio_3 -pg 1 -lvl 4 -x 1360 -y 720 -defaultsOSRD
preplace inst barrett_reduce_0 -pg 1 -lvl 11 -x 5530 -y 2060 -defaultsOSRD
preplace inst barrett_reduce_1 -pg 1 -lvl 11 -x 5530 -y 2400 -defaultsOSRD
preplace inst fqmul_0 -pg 1 -lvl 9 -x 4490 -y 1130 -defaultsOSRD
preplace inst fqmul_1 -pg 1 -lvl 9 -x 4490 -y 1330 -defaultsOSRD
preplace inst fqmul_2 -pg 1 -lvl 9 -x 4490 -y 1550 -defaultsOSRD
preplace inst fqmul_3 -pg 1 -lvl 9 -x 4490 -y 1770 -defaultsOSRD
preplace inst fqmul_4 -pg 1 -lvl 9 -x 4490 -y 2070 -defaultsOSRD
preplace inst fqmul_5 -pg 1 -lvl 9 -x 4490 -y 2330 -defaultsOSRD
preplace inst timer2_0 -pg 1 -lvl 6 -x 2460 -y 450 -defaultsOSRD
preplace inst axi_gpio_4 -pg 1 -lvl 4 -x 1360 -y 920 -defaultsOSRD
preplace inst signal_multiplexer_0 -pg 1 -lvl 10 -x 5250 -y 2070 -defaultsOSRD
preplace inst signal_multiplexer_1 -pg 1 -lvl 10 -x 5250 -y 2410 -defaultsOSRD
preplace inst signal_multiplexer_12 -pg 1 -lvl 8 -x 4010 -y 1120 -defaultsOSRD
preplace inst signal_multiplexer_14 -pg 1 -lvl 8 -x 4010 -y 1320 -defaultsOSRD
preplace inst signal_multiplexer_16 -pg 1 -lvl 8 -x 4010 -y 1540 -defaultsOSRD
preplace inst signal_multiplexer_17 -pg 1 -lvl 8 -x 4010 -y 1800 -defaultsOSRD
preplace inst signal_multiplexer_18 -pg 1 -lvl 8 -x 4010 -y 2060 -defaultsOSRD
preplace inst signal_multiplexer_19 -pg 1 -lvl 8 -x 4010 -y 2320 -defaultsOSRD
preplace inst signal_multiplexer_2 -pg 1 -lvl 10 -x 5250 -y 570 -defaultsOSRD
preplace inst signal_multiplexer_3 -pg 1 -lvl 10 -x 5250 -y 790 -defaultsOSRD
preplace inst signal_multiplexer_4 -pg 1 -lvl 10 -x 5250 -y 1040 -defaultsOSRD
preplace inst signal_multiplexer_5 -pg 1 -lvl 10 -x 5250 -y 1320 -defaultsOSRD
preplace inst signal_multiplexer_6 -pg 1 -lvl 10 -x 5250 -y 1570 -defaultsOSRD
preplace inst signal_multiplexer_7 -pg 1 -lvl 10 -x 5250 -y 1790 -defaultsOSRD
preplace inst montgomery_reduction_0 -pg 1 -lvl 11 -x 5530 -y 560 -defaultsOSRD
preplace inst montgomery_reduction_1 -pg 1 -lvl 11 -x 5530 -y 780 -defaultsOSRD
preplace inst montgomery_reduction_2 -pg 1 -lvl 11 -x 5530 -y 1030 -defaultsOSRD
preplace inst montgomery_reduction_3 -pg 1 -lvl 11 -x 5530 -y 1310 -defaultsOSRD
preplace inst montgomery_reduction_4 -pg 1 -lvl 11 -x 5530 -y 1560 -defaultsOSRD
preplace inst montgomery_reduction_5 -pg 1 -lvl 11 -x 5530 -y 1780 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 940 -y 240 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 120 -y 160 -defaultsOSRD
preplace inst axi_gpio_5 -pg 1 -lvl 4 -x 1360 -y 1100 -defaultsOSRD
preplace inst polyvec_basemul_acc_0 -pg 1 -lvl 7 -x 3220 -y 1560 -defaultsOSRD
preplace inst bram_port_selector_0 -pg 1 -lvl 6 -x 2460 -y 610 -defaultsOSRD
preplace inst bram_port_selector_1 -pg 1 -lvl 6 -x 2460 -y 800 -defaultsOSRD
preplace inst bram_port_selector_3 -pg 1 -lvl 6 -x 2460 -y 1180 -defaultsOSRD
preplace inst bram_port_selector_2 -pg 1 -lvl 6 -x 2460 -y 990 -defaultsOSRD
preplace inst dual_bram_axis_0 -pg 1 -lvl 5 -x 1820 -y 340 -defaultsOSRD
preplace inst keccak_f1600_bram_ip_0 -pg 1 -lvl 7 -x 3220 -y 2750 -defaultsOSRD
preplace inst polyvec_invntt_0 -pg 1 -lvl 7 -x 3220 -y 2480 -defaultsOSRD
preplace inst polyvec_ntt_0 -pg 1 -lvl 7 -x 3220 -y 2080 -defaultsOSRD
preplace inst timer_0 -pg 1 -lvl 6 -x 2460 -y 1370 -defaultsOSRD
preplace inst timer_1 -pg 1 -lvl 6 -x 2460 -y 1510 -defaultsOSRD
preplace inst timer_2 -pg 1 -lvl 6 -x 2460 -y 1650 -defaultsOSRD
preplace inst timer_3 -pg 1 -lvl 6 -x 2460 -y 1790 -defaultsOSRD
preplace inst timer_4 -pg 1 -lvl 6 -x 2460 -y 1930 -defaultsOSRD
preplace inst timer_5 -pg 1 -lvl 6 -x 2460 -y 2070 -defaultsOSRD
preplace inst axi_gpio_6 -pg 1 -lvl 4 -x 1360 -y 1260 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 2 -x 490 -y 270 -defaultsOSRD
preplace inst axi_gpio_7 -pg 1 -lvl 4 -x 1360 -y 1420 -defaultsOSRD
preplace inst axi_gpio_8 -pg 1 -lvl 4 -x 1360 -y 1580 -defaultsOSRD
preplace inst axi_gpio_9 -pg 1 -lvl 4 -x 1360 -y 1740 -defaultsOSRD
preplace inst axi_gpio_10 -pg 1 -lvl 4 -x 1360 -y 1900 -defaultsOSRD
preplace inst axi_gpio_11 -pg 1 -lvl 4 -x 1360 -y 2060 -defaultsOSRD
preplace inst poly_tomont_0 -pg 1 -lvl 7 -x 3220 -y 610 -defaultsOSRD
preplace inst polyvec_reduce_0 -pg 1 -lvl 7 -x 3220 -y 1030 -defaultsOSRD
preplace inst signal_multiplexer_8 -pg 1 -lvl 10 -x 5250 -y 2680 -defaultsOSRD
preplace inst signal_multiplexer_9 -pg 1 -lvl 10 -x 5250 -y 2870 -defaultsOSRD
preplace inst barrett_reduce_2 -pg 1 -lvl 11 -x 5530 -y 2670 -defaultsOSRD
preplace inst barrett_reduce_3 -pg 1 -lvl 11 -x 5530 -y 2870 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 2 270 430 710
preplace netloc axi_gpio_0_gpio_io_o 1 4 2 1580 160 2060
preplace netloc timer2_0_count 1 4 3 1540 100 N 100 2620
preplace netloc poly_tomont_0_busy 1 4 4 1610 500 2070 220 NJ 220 3450
preplace netloc axi_gpio_2_gpio_io_o 1 4 3 1500 20 N 20 2820J
preplace netloc axi_gpio_1_gpio_io_o 1 4 3 1570 150 2100 160 2750
preplace netloc axi_gpio_2_gpio2_io_o 1 4 3 1550J 30 N 30 2800
preplace netloc polyvec_reduce_0_busy 1 4 4 NJ 550 2080 370 2710J 380 3410
preplace netloc axi_gpio_3_gpio_io_o 1 4 3 1560J 40 N 40 2780
preplace netloc polyvec_basemul_acc_0_busy 1 4 4 NJ 690 2020 2790 2650 2850 3540
preplace netloc processing_system7_0_FCLK_CLK0 1 1 10 220 110 720 70 1180 120 1510 510 2050 2190 2710 2940 3810 1020 4190 1020 5020 2590 5360
preplace netloc poly_tomont_0_do_lower_mont 1 7 3 N 570 N 570 N
preplace netloc poly_tomont_0_en_lower_mont 1 7 3 N 530 N 530 N
preplace netloc poly_tomont_0_valid_out_lower_mont 1 7 3 N 550 N 550 N
preplace netloc poly_tomont_0_do_upper_mont 1 7 3 N 630 N 630 4660
preplace netloc poly_tomont_0_en_upper_mont 1 7 3 N 590 N 590 5050
preplace netloc poly_tomont_0_valid_out_upper_mont 1 7 3 N 610 N 610 4770
preplace netloc fqmul_0_valid_out_mont 1 9 1 4780 610n
preplace netloc fqmul_0_data_out_mont 1 9 1 4790 630n
preplace netloc fqmul_1_valid_out_mont 1 9 1 4800 830n
preplace netloc fqmul_1_data_out_mont 1 9 1 4810 850n
preplace netloc fqmul_2_valid_out_mont 1 9 1 4820 990n
preplace netloc fqmul_2_data_out_mont 1 9 1 4830 1010n
preplace netloc fqmul_3_valid_out_mont 1 9 1 4850 1270n
preplace netloc fqmul_3_data_out_mont 1 9 1 4870 1290n
preplace netloc fqmul_4_valid_out_mont 1 9 1 4880 1550n
preplace netloc fqmul_4_data_out_mont 1 9 1 4900 1570n
preplace netloc fqmul_5_valid_out_mont 1 9 1 4950 1770n
preplace netloc fqmul_5_data_out_mont 1 9 1 4980 1790n
preplace netloc montgomery_reduction_0_valid_out 1 6 6 3040 100 N 100 4270 390 N 390 N 390 5680
preplace netloc montgomery_reduction_0_data_out 1 6 6 3020 90 N 90 4290 380 N 380 N 380 5740
preplace netloc montgomery_reduction_1_valid_out 1 6 6 2940 20 N 20 4120 410 N 410 N 410 5670
preplace netloc montgomery_reduction_1_data_out 1 6 6 2980 80 N 80 4210 400 N 400 N 400 5730
preplace netloc fqmul_0_data_out 1 6 4 2880 50 NJ 50 N 50 4680
preplace netloc fqmul_1_data_out 1 6 4 2850 60 NJ 60 4230 70 4760
preplace netloc fqmul_2_data_out 1 6 4 2990 2930 NJ 2930 N 2930 4730
preplace netloc fqmul_3_data_out 1 6 4 2960 3030 NJ 3030 N 3030 4710
preplace netloc montgomery_reduction_2_valid_out 1 6 6 3000 160 3830 400 4160 430 N 430 N 430 5660
preplace netloc montgomery_reduction_2_data_out 1 6 6 3030 290 N 290 4170 420 N 420 N 420 5720
preplace netloc montgomery_reduction_3_valid_out 1 6 6 2990 210 N 210 4180 450 N 450 N 450 5650
preplace netloc montgomery_reduction_3_data_out 1 6 6 3010 390 N 390 4140 440 N 440 N 440 5690
preplace netloc montgomery_reduction_4_valid_out 1 8 4 4260 2870 4740 3030 N 3030 5740
preplace netloc montgomery_reduction_4_data_out 1 8 4 4270 2860 4750 3040 N 3040 5730
preplace netloc montgomery_reduction_5_valid_out 1 8 4 4290 2770 N 2770 N 2770 5670
preplace netloc montgomery_reduction_5_data_out 1 8 4 4280 3020 N 3020 N 3020 5720
preplace netloc barrett_reduce_0_data_out 1 6 6 2940 2950 NJ 2950 N 2950 5070 2970 N 2970 5700
preplace netloc barrett_reduce_1_data_out 1 6 6 2980 2860 NJ 2860 4140 2850 5100 2780 N 2780 5660
preplace netloc Net 1 7 3 3830 900 N 900 5060
preplace netloc polyvec_basemul_acc_0_data0_to_barrett 1 7 3 3690J 2480 N 2480 5040
preplace netloc polyvec_basemul_acc_0_data1_to_barrett 1 7 3 3670J 2470 N 2470 5070
preplace netloc polyvec_reduce_0_do_lower_barrett 1 7 3 3620 910 N 910 5010
preplace netloc polyvec_reduce_0_en_lower_barrett 1 7 3 N 950 N 950 4960
preplace netloc polyvec_reduce_0_valid_out_lower_barrett 1 7 3 3530 980 N 980 4930
preplace netloc polyvec_reduce_0_do_upper_barrett 1 7 3 3650 930 N 930 4940
preplace netloc polyvec_reduce_0_en_upper_barrett 1 7 3 3680 970 N 970 4920
preplace netloc polyvec_reduce_0_valid_out_upper_barrett 1 7 3 3710 1010 N 1010 4660
preplace netloc barrett_reduce_0_valid_out 1 6 6 2890 2960 NJ 2960 N 2960 N 2960 N 2960 5710
preplace netloc barrett_reduce_1_valid_out 1 6 6 2920 2970 NJ 2970 N 2970 4730 2980 N 2980 5690
preplace netloc fqmul_0_valid_out 1 6 4 2870 40 NJ 40 N 40 4690
preplace netloc fqmul_1_valid_out 1 6 4 2910 70 NJ 70 4220 80 4650
preplace netloc fqmul_2_valid_out 1 6 4 3010 2900 NJ 2900 N 2900 4690
preplace netloc fqmul_3_valid_out 1 6 4 3020 2910 NJ 2910 N 2910 4680
preplace netloc polyvec_basemul_acc_0_valid1_to_barrett 1 7 3 3650J 2520 N 2520 5080
preplace netloc polyvec_ntt_0_valid_to_fqmul0 1 7 1 3750 1580n
preplace netloc polyvec_ntt_0_coeff0_to_fqmul0 1 7 1 3770 1600n
preplace netloc polyvec_ntt_0_en_dsm 1 7 3 3860 2560 N 2560 4970
preplace netloc polyvec_ntt_0_coeff1_to_fqmul0 1 7 1 3790 1620n
preplace netloc polyvec_ntt_0_valid_to_fqmul1 1 7 1 3820 1840n
preplace netloc polyvec_ntt_0_coeff0_to_fqmul1 1 7 1 3840 1860n
preplace netloc polyvec_ntt_0_coeff1_to_fqmul1 1 7 1 3850 1880n
preplace netloc polyvec_ntt_0_valid0_to_barrett 1 7 3 3640 2510 4210 2200 4990
preplace netloc polyvec_ntt_0_data0_to_barrett 1 7 3 3660 2460 4130 2190 5000
preplace netloc polyvec_ntt_0_busy 1 4 4 NJ 890 1970 2820 2630J 2870 3430
preplace netloc axi_gpio_4_gpio_io_o 1 4 3 NJ 910 2040 1280 2720
preplace netloc polyvec_basemul_acc_0_valid0_to_barrett 1 7 3 3680J 2500 N 2500 5030
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul0 1 7 1 3760 1140n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul0 1 7 1 3770 1160n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul1 1 7 1 3790 1340n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul1 1 7 1 3800 1360n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul2 1 7 1 3860 1510n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul2 1 7 1 3860 1530n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul3 1 7 1 3800 1570n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul3 1 7 1 3780 1590n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul4 1 7 1 3740 1630n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul4 1 7 1 3730 1650n
preplace netloc polyvec_basemul_acc_0_coeff0_to_fqmul5 1 7 1 3710 1690n
preplace netloc polyvec_basemul_acc_0_coeff1_to_fqmul5 1 7 1 3700 1710n
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul0 1 7 1 3750 1120n
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul1 1 7 1 3780 1320n
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul3 1 7 1 3820 1550n
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul4 1 7 1 3760 1610n
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul5 1 7 1 3720 1670n
preplace netloc signal_multiplexer_0_valid 1 10 1 N 2060
preplace netloc signal_multiplexer_0_data 1 10 1 N 2080
preplace netloc signal_multiplexer_1_valid 1 10 1 N 2400
preplace netloc signal_multiplexer_1_data 1 10 1 N 2420
preplace netloc polyvec_ntt_0_valid1_to_barrett 1 7 3 3630 2490 4220 2450 N
preplace netloc polyvec_ntt_0_data1_to_barrett 1 7 3 3620 2540 N 2540 5100
preplace netloc signal_multiplexer_2_valid 1 10 1 N 560
preplace netloc signal_multiplexer_2_data 1 10 1 N 580
preplace netloc signal_multiplexer_3_valid 1 10 1 N 780
preplace netloc signal_multiplexer_3_data 1 10 1 N 800
preplace netloc signal_multiplexer_4_valid 1 10 1 N 1030
preplace netloc signal_multiplexer_4_data 1 10 1 N 1050
preplace netloc signal_multiplexer_5_valid 1 10 1 N 1310
preplace netloc signal_multiplexer_5_data 1 10 1 N 1330
preplace netloc signal_multiplexer_6_valid 1 10 1 N 1560
preplace netloc signal_multiplexer_6_data 1 10 1 N 1580
preplace netloc signal_multiplexer_7_valid 1 10 1 N 1780
preplace netloc signal_multiplexer_7_data 1 10 1 N 1800
preplace netloc signal_multiplexer_12_valid 1 8 1 NJ 1100
preplace netloc signal_multiplexer_12_data 1 8 1 NJ 1120
preplace netloc signal_multiplexer_14_valid 1 8 1 N 1300
preplace netloc signal_multiplexer_14_data 1 8 1 N 1320
preplace netloc signal_multiplexer_16_valid 1 8 1 N 1520
preplace netloc signal_multiplexer_16_data 1 8 1 N 1540
preplace netloc signal_multiplexer_12_datab 1 8 1 N 1140
preplace netloc signal_multiplexer_14_datab 1 8 1 N 1340
preplace netloc polyvec_basemul_acc_0_valid_to_fqmul2 1 7 1 3860 1490n
preplace netloc signal_multiplexer_16_datab 1 8 1 N 1560
preplace netloc signal_multiplexer_17_valid 1 8 1 4120 1740n
preplace netloc signal_multiplexer_17_data 1 8 1 4150 1760n
preplace netloc signal_multiplexer_17_datab 1 8 1 4130 1780n
preplace netloc signal_multiplexer_18_valid 1 8 1 N 2040
preplace netloc signal_multiplexer_18_data 1 8 1 N 2060
preplace netloc signal_multiplexer_18_datab 1 8 1 N 2080
preplace netloc signal_multiplexer_19_valid 1 8 1 N 2300
preplace netloc signal_multiplexer_19_data 1 8 1 N 2320
preplace netloc signal_multiplexer_19_datab 1 8 1 N 2340
preplace netloc fqmul_4_valid_out 1 6 4 2970 3040 NJ 3040 NJ 3040 4700
preplace netloc fqmul_5_data_out 1 6 4 3000 2990 NJ 2990 NJ 2990 4670
preplace netloc fqmul_5_valid_out 1 6 4 3030 2920 NJ 2920 NJ 2920 4660
preplace netloc polyvec_invntt_0_valid_to_fqmul0 1 7 1 3870 2100n
preplace netloc polyvec_invntt_0_coeff0_to_fqmul0 1 7 1 3880 2120n
preplace netloc polyvec_invntt_0_coeff1_to_fqmul0 1 7 1 3890 2140n
preplace netloc polyvec_invntt_0_en_dsm 1 7 3 3900 2580 4230 2490 5050
preplace netloc polyvec_invntt_0_valid_to_fqmul1 1 7 1 3410 2360n
preplace netloc polyvec_invntt_0_coeff0_to_fqmul1 1 7 1 3440 2380n
preplace netloc polyvec_invntt_0_coeff1_to_fqmul1 1 7 1 3490 2400n
preplace netloc polyvec_invntt_0_data0_to_barrett 1 7 3 N 2550 NJ 2550 5090J
preplace netloc polyvec_invntt_0_valid0_to_barrett 1 7 3 N 2530 4200J 2180 5010J
preplace netloc polyvec_invntt_0_valid1_to_barrett 1 7 3 N 2570 4240J 2510 NJ
preplace netloc polyvec_invntt_0_data1_to_barrett 1 7 3 N 2590 4250J 2530 NJ
preplace netloc axi_gpio_4_gpio2_io_o 1 4 3 NJ 970 2030 1290 2690
preplace netloc polyvec_invntt_0_busy 1 4 4 NJ 950 1960 2810 2620J 3020 3550
preplace netloc fqmul_4_data_out 1 6 4 3040 2880 NJ 2880 NJ 2880 4650
preplace netloc axi_gpio_3_gpio2_io_o 1 4 3 1590J 50 N 50 2730
preplace netloc keccak_f1600_bram_ip_0_busy 1 4 4 NJ 750 2010 2800 2640J 2890 3420
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 2 270 420 750
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 260 100 730 100 1190 100 1530 130 2090 380 2700
preplace netloc xlconcat_0_dout 1 1 1 210 160n
preplace netloc axi_dma_0_mm2s_introut 1 0 4 20 50 NJ 50 NJ 50 1120
preplace netloc axi_dma_0_s2mm_introut 1 0 4 30 60 NJ 60 NJ 60 1110
preplace netloc axi_gpio_5_gpio_io_o 1 4 1 1620 340n
preplace netloc axi_gpio_5_gpio2_io_o 1 4 1 1670 360n
preplace netloc axi_gpio_6_gpio_io_o 1 4 2 1510 1370 NJ
preplace netloc timer_0_count 1 4 3 1630 170 2080J 210 2630
preplace netloc axi_gpio_7_gpio_io_o 1 4 2 1510 1510 NJ
preplace netloc timer_1_count 1 4 3 1600 110 2090J 80 2680
preplace netloc axi_gpio_8_gpio_io_o 1 4 2 1660 1650 NJ
preplace netloc timer_2_count 1 4 3 1620 1780 2000J 2180 2650
preplace netloc axi_gpio_9_gpio_io_o 1 4 2 1580 1790 NJ
preplace netloc timer_3_count 1 4 3 1550 1920 1990J 2170 2640
preplace netloc axi_gpio_10_gpio_io_o 1 4 2 1520 1930 NJ
preplace netloc timer_4_count 1 4 3 1510 2060 1980J 2160 2630
preplace netloc axi_gpio_11_gpio_io_o 1 4 2 1500 2070 NJ
preplace netloc timer_5_count 1 4 3 1580 2150 NJ 2150 2620
preplace netloc poly_tomont_0_en_lower_mont1 1 7 3 NJ 650 NJ 650 5100
preplace netloc poly_tomont_0_valid_out_lower_mont1 1 7 3 NJ 670 NJ 670 5090
preplace netloc poly_tomont_0_do_lower_mont1 1 7 3 NJ 690 NJ 690 5080
preplace netloc poly_tomont_0_en_upper_mont1 1 7 3 NJ 710 NJ 710 5070
preplace netloc poly_tomont_0_valid_out_upper_mont1 1 7 3 NJ 730 NJ 730 4880
preplace netloc poly_tomont_0_do_upper_mont1 1 7 3 NJ 750 NJ 750 5030
preplace netloc signal_multiplexer_8_valid 1 10 1 N 2670
preplace netloc signal_multiplexer_8_data 1 10 1 N 2690
preplace netloc signal_multiplexer_9_valid 1 10 1 5360 2860n
preplace netloc signal_multiplexer_9_data 1 10 1 5360 2880n
preplace netloc polyvec_reduce_0_en_lower_barrett1 1 7 3 3700J 960 NJ 960 4890
preplace netloc polyvec_reduce_0_valid_out_lower_barrett1 1 7 3 3730J 1000 NJ 1000 4840
preplace netloc polyvec_reduce_0_do_lower_barrett1 1 7 3 3690J 920 NJ 920 4910
preplace netloc polyvec_reduce_0_en_upper_barrett1 1 7 3 3740J 990 NJ 990 4770
preplace netloc polyvec_reduce_0_valid_out_upper_barrett1 1 7 3 3860J 1220 4150J 1440 4760
preplace netloc polyvec_reduce_0_do_upper_barrett1 1 7 3 3720J 940 NJ 940 4860
preplace netloc barrett_reduce_2_valid_out 1 6 6 2900 3000 NJ 3000 NJ 3000 NJ 3000 NJ 3000 5680
preplace netloc barrett_reduce_2_data_out 1 6 6 2950 2980 NJ 2980 NJ 2980 4720J 2990 5360J 2950 5650
preplace netloc barrett_reduce_3_valid_out 1 6 6 2860 30 NJ 30 NJ 30 NJ 30 NJ 30 5750
preplace netloc barrett_reduce_3_data_out 1 6 6 2930 3010 NJ 3010 NJ 3010 NJ 3010 NJ 3010 5660
preplace netloc bram_port_selector_1_BRAM_PORT_MASTER 1 4 3 1650 70 N 70 2660
preplace netloc polyvec_invntt_0_BRAM_PORT_B 1 5 3 2250 280 N 280 3570
preplace netloc axi_interconnect_0_M08_AXI 1 3 1 1200 1070n
preplace netloc axi_interconnect_0_M04_AXI 1 3 1 1210 700n
preplace netloc poly_tomont_0_BRAM_PORT_A 1 5 3 2200 110 N 110 3480
preplace netloc axi_interconnect_0_M12_AXI 1 3 1 1100 1150n
preplace netloc axi_interconnect_0_M10_AXI 1 3 1 1120 1110n
preplace netloc axi_interconnect_0_M09_AXI 1 3 1 1150 1090n
preplace netloc axi_interconnect_1_M00_AXI 1 1 2 230 120 710
preplace netloc bram_port_selector_2_BRAM_PORT_MASTER 1 4 3 1660 90 N 90 2650
preplace netloc polyvec_ntt_0_BRAM1_PORT_B 1 5 3 2190 320 2790J 330 3490
preplace netloc axi_dma_0_M_AXIS_MM2S 1 3 2 1150 130 1520
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 3 250 40 NJ 40 1130
preplace netloc polyvec_invntt_0_BRAM1_PORT_A 1 5 3 2170 270 NJ 270 3590
preplace netloc polyvec_invntt_0_BRAM_PORT_A 1 5 3 2240 240 N 240 3600
preplace netloc keccak_f1600_bram_ip_0_PORT_BRAM 1 5 3 2200 2840 N 2840 3410
preplace netloc polyvec_reduce_0_BRAM_PORT_A 1 5 3 2300 330 2770 340 3430
preplace netloc polyvec_ntt_0_BRAM_PORT_B 1 5 3 2270 300 2830 310 3510
preplace netloc polyvec_basemul_acc_0_BRAM1_PORT_B 1 5 3 2140 250 NJ 250 3540
preplace netloc polyvec_basemul_acc_0_BRAM0_PORT_B 1 5 3 2180 170 NJ 170 3580
preplace netloc bram_port_selector_0_BRAM_PORT_MASTER 1 4 3 1640 60 N 60 2670
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 N 730
preplace netloc polyvec_basemul_acc_0_BRAM0_PORT_A 1 5 3 2230 200 N 200 3560
preplace netloc polyvec_basemul_acc_0_BRAM1_PORT_A 1 5 3 2160 230 N 230 3550
preplace netloc polyvec_ntt_0_BRAM1_PORT_A 1 5 3 2220 310 2810J 320 3500
preplace netloc axi_interconnect_0_M00_AXI 1 2 2 780 120 1100
preplace netloc axi_interconnect_0_M02_AXI 1 3 1 1170 330n
preplace netloc processing_system7_0_DDR 1 2 10 740 90 N 90 1630 140 N 140 N 140 N 140 4260 60 N 60 N 60 5760
preplace netloc keccak_f1600_bram_ip_0_BRAM1_PORT_A 1 5 3 2300 2830 NJ 2830 3400
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1160 190n
preplace netloc polyvec_reduce_0_BRAM_PORT_B 1 5 3 2260 340 2760 350 3440
preplace netloc axi_interconnect_0_M11_AXI 1 3 1 1110 1130n
preplace netloc processing_system7_0_FIXED_IO 1 2 10 760 110 N 110 1570 120 2110 150 N 150 N 150 4170 20 N 20 N 20 N
preplace netloc axi_interconnect_0_M05_AXI 1 3 1 1220 900n
preplace netloc poly_tomont_0_BRAM_PORT_B 1 5 3 2120 120 N 120 3530
preplace netloc polyvec_invntt_0_BRAM1_PORT_B 1 5 3 2130 260 NJ 260 3610
preplace netloc polyvec_ntt_0_BRAM_PORT_A 1 5 3 2280 290 2840 300 3520
preplace netloc axi_interconnect_0_M06_AXI 1 3 1 1220 1030n
preplace netloc axi_interconnect_0_M03_AXI 1 3 1 1200 500n
preplace netloc axi_interconnect_0_M07_AXI 1 3 1 1210 1050n
preplace netloc bram_port_selector_3_BRAM_PORT_MASTER 1 4 3 1670 180 2070 190 2640
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 3 240 30 NJ 30 1140
preplace netloc dual_bram_axis_0_M00_AXIS 1 2 4 770 80 NJ 80 N 80 2050
preplace netloc poly_tomont_0_BRAM0_PORT_B 1 5 3 2150 130 NJ 130 3470
preplace netloc poly_tomont_0_BRAM1_PORT_B 1 5 3 2110 180 NJ 180 3460
preplace netloc polyvec_reduce_0_BRAM0_PORT_B 1 5 3 2290 350 2740J 360 3400
preplace netloc polyvec_reduce_0_BRAM1_PORT_B 1 5 3 2210 360 2720J 370 3420
levelinfo -pg 1 0 120 490 940 1360 1820 2460 3220 4010 4490 5250 5530 5780
pagesize -pg 1 -db -bbox -sgen 0 0 5890 3050
"
}
{
   "da_axi4_cnt":"3",
   "da_bram_cntlr_cnt":"4",
   "da_ps7_cnt":"1"
}
