
centos-preinstalled/systemd-hwdb:     file format elf32-littlearm


Disassembly of section .init:

00001750 <_init@@Base>:
    1750:	push	{r3, lr}
    1754:	bl	2dd8 <ftello64@plt+0x1164>
    1758:	pop	{r3, pc}

Disassembly of section .plt:

0000175c <fdopen@plt-0x14>:
    175c:	push	{lr}		; (str lr, [sp, #-4]!)
    1760:	ldr	lr, [pc, #4]	; 176c <_init@@Base+0x1c>
    1764:	add	lr, pc, lr
    1768:	ldr	pc, [lr, #8]!
    176c:	muleq	r2, r8, r6

00001770 <fdopen@plt>:
    1770:	add	ip, pc, #0, 12
    1774:	add	ip, ip, #139264	; 0x22000
    1778:	ldr	pc, [ip, #1688]!	; 0x698

0000177c <calloc@plt>:
    177c:	add	ip, pc, #0, 12
    1780:	add	ip, ip, #139264	; 0x22000
    1784:	ldr	pc, [ip, #1680]!	; 0x690

00001788 <raise@plt>:
    1788:	add	ip, pc, #0, 12
    178c:	add	ip, ip, #139264	; 0x22000
    1790:	ldr	pc, [ip, #1672]!	; 0x688

00001794 <is_selinux_enabled@plt>:
    1794:	add	ip, pc, #0, 12
    1798:	add	ip, ip, #139264	; 0x22000
    179c:	ldr	pc, [ip, #1664]!	; 0x680

000017a0 <get_current_dir_name@plt>:
    17a0:	add	ip, pc, #0, 12
    17a4:	add	ip, ip, #139264	; 0x22000
    17a8:	ldr	pc, [ip, #1656]!	; 0x678

000017ac <strcmp@plt>:
    17ac:	add	ip, pc, #0, 12
    17b0:	add	ip, ip, #139264	; 0x22000
    17b4:	ldr	pc, [ip, #1648]!	; 0x670

000017b8 <__cxa_finalize@plt>:
    17b8:	add	ip, pc, #0, 12
    17bc:	add	ip, ip, #139264	; 0x22000
    17c0:	ldr	pc, [ip, #1640]!	; 0x668

000017c4 <strtol@plt>:
    17c4:	add	ip, pc, #0, 12
    17c8:	add	ip, ip, #139264	; 0x22000
    17cc:	ldr	pc, [ip, #1632]!	; 0x660

000017d0 <basename@plt>:
    17d0:	add	ip, pc, #0, 12
    17d4:	add	ip, ip, #139264	; 0x22000
    17d8:	ldr	pc, [ip, #1624]!	; 0x658

000017dc <setsockopt@plt>:
    17dc:	add	ip, pc, #0, 12
    17e0:	add	ip, ip, #139264	; 0x22000
    17e4:	ldr	pc, [ip, #1616]!	; 0x650

000017e8 <secure_getenv@plt>:
    17e8:	add	ip, pc, #0, 12
    17ec:	add	ip, ip, #139264	; 0x22000
    17f0:	ldr	pc, [ip, #1608]!	; 0x648

000017f4 <read@plt>:
    17f4:	add	ip, pc, #0, 12
    17f8:	add	ip, ip, #139264	; 0x22000
    17fc:	ldr	pc, [ip, #1600]!	; 0x640

00001800 <lsetfilecon@plt>:
    1800:	add	ip, pc, #0, 12
    1804:	add	ip, ip, #139264	; 0x22000
    1808:	ldr	pc, [ip, #1592]!	; 0x638

0000180c <memmove@plt>:
    180c:	add	ip, pc, #0, 12
    1810:	add	ip, ip, #139264	; 0x22000
    1814:	ldr	pc, [ip, #1584]!	; 0x630

00001818 <lsetxattr@plt>:
    1818:	add	ip, pc, #0, 12
    181c:	add	ip, ip, #139264	; 0x22000
    1820:	ldr	pc, [ip, #1576]!	; 0x628

00001824 <free@plt>:
    1824:	add	ip, pc, #0, 12
    1828:	add	ip, ip, #139264	; 0x22000
    182c:	ldr	pc, [ip, #1568]!	; 0x620

00001830 <fgets@plt>:
    1830:	add	ip, pc, #0, 12
    1834:	add	ip, ip, #139264	; 0x22000
    1838:	ldr	pc, [ip, #1560]!	; 0x618

0000183c <ferror@plt>:
    183c:	add	ip, pc, #0, 12
    1840:	add	ip, ip, #139264	; 0x22000
    1844:	ldr	pc, [ip, #1552]!	; 0x610

00001848 <__vsnprintf_chk@plt>:
    1848:	add	ip, pc, #0, 12
    184c:	add	ip, ip, #139264	; 0x22000
    1850:	ldr	pc, [ip, #1544]!	; 0x608

00001854 <memcpy@plt>:
    1854:	add	ip, pc, #0, 12
    1858:	add	ip, ip, #139264	; 0x22000
    185c:	ldr	pc, [ip, #1536]!	; 0x600

00001860 <mmap64@plt>:
    1860:	add	ip, pc, #0, 12
    1864:	add	ip, ip, #139264	; 0x22000
    1868:	ldr	pc, [ip, #1528]!	; 0x5f8

0000186c <sendmsg@plt>:
    186c:	add	ip, pc, #0, 12
    1870:	add	ip, ip, #139264	; 0x22000
    1874:	ldr	pc, [ip, #1520]!	; 0x5f0

00001878 <_IO_getc@plt>:
    1878:	add	ip, pc, #0, 12
    187c:	add	ip, ip, #139264	; 0x22000
    1880:	ldr	pc, [ip, #1512]!	; 0x5e8

00001884 <memcmp@plt>:
    1884:	add	ip, pc, #0, 12
    1888:	add	ip, ip, #139264	; 0x22000
    188c:	ldr	pc, [ip, #1504]!	; 0x5e0

00001890 <stpcpy@plt>:
    1890:	add	ip, pc, #0, 12
    1894:	add	ip, ip, #139264	; 0x22000
    1898:	ldr	pc, [ip, #1496]!	; 0x5d8

0000189c <__stack_chk_fail@plt>:
    189c:	add	ip, pc, #0, 12
    18a0:	add	ip, ip, #139264	; 0x22000
    18a4:	ldr	pc, [ip, #1488]!	; 0x5d0

000018a8 <unlink@plt>:
    18a8:	add	ip, pc, #0, 12
    18ac:	add	ip, ip, #139264	; 0x22000
    18b0:	ldr	pc, [ip, #1480]!	; 0x5c8

000018b4 <realloc@plt>:
    18b4:	add	ip, pc, #0, 12
    18b8:	add	ip, ip, #139264	; 0x22000
    18bc:	ldr	pc, [ip, #1472]!	; 0x5c0

000018c0 <strcasecmp@plt>:
    18c0:	add	ip, pc, #0, 12
    18c4:	add	ip, ip, #139264	; 0x22000
    18c8:	ldr	pc, [ip, #1464]!	; 0x5b8

000018cc <__strndup@plt>:
    18cc:	add	ip, pc, #0, 12
    18d0:	add	ip, ip, #139264	; 0x22000
    18d4:	ldr	pc, [ip, #1456]!	; 0x5b0

000018d8 <__rawmemchr@plt>:
    18d8:	add	ip, pc, #0, 12
    18dc:	add	ip, ip, #139264	; 0x22000
    18e0:	ldr	pc, [ip, #1448]!	; 0x5a8

000018e4 <funlockfile@plt>:
    18e4:	add	ip, pc, #0, 12
    18e8:	add	ip, ip, #139264	; 0x22000
    18ec:	ldr	pc, [ip, #1440]!	; 0x5a0

000018f0 <__fxstat64@plt>:
    18f0:	add	ip, pc, #0, 12
    18f4:	add	ip, ip, #139264	; 0x22000
    18f8:	ldr	pc, [ip, #1432]!	; 0x598

000018fc <mkostemp64@plt>:
    18fc:	add	ip, pc, #0, 12
    1900:	add	ip, ip, #139264	; 0x22000
    1904:	ldr	pc, [ip, #1424]!	; 0x590

00001908 <fwrite@plt>:
    1908:	add	ip, pc, #0, 12
    190c:	add	ip, ip, #139264	; 0x22000
    1910:	ldr	pc, [ip, #1416]!	; 0x588

00001914 <getsockopt@plt>:
    1914:	add	ip, pc, #0, 12
    1918:	add	ip, ip, #139264	; 0x22000
    191c:	ldr	pc, [ip, #1408]!	; 0x580

00001920 <usleep@plt>:
    1920:	add	ip, pc, #0, 12
    1924:	add	ip, ip, #139264	; 0x22000
    1928:	ldr	pc, [ip, #1400]!	; 0x578

0000192c <opendir@plt>:
    192c:	add	ip, pc, #0, 12
    1930:	add	ip, ip, #139264	; 0x22000
    1934:	ldr	pc, [ip, #1392]!	; 0x570

00001938 <fnmatch@plt>:
    1938:	add	ip, pc, #0, 12
    193c:	add	ip, ip, #139264	; 0x22000
    1940:	ldr	pc, [ip, #1384]!	; 0x568

00001944 <open64@plt>:
    1944:	add	ip, pc, #0, 12
    1948:	add	ip, ip, #139264	; 0x22000
    194c:	ldr	pc, [ip, #1376]!	; 0x560

00001950 <getenv@plt>:
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #139264	; 0x22000
    1958:	ldr	pc, [ip, #1368]!	; 0x558

0000195c <ppoll@plt>:
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #139264	; 0x22000
    1964:	ldr	pc, [ip, #1360]!	; 0x550

00001968 <puts@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #139264	; 0x22000
    1970:	ldr	pc, [ip, #1352]!	; 0x548

00001974 <malloc@plt>:
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #139264	; 0x22000
    197c:	ldr	pc, [ip, #1344]!	; 0x540

00001980 <__libc_start_main@plt>:
    1980:	add	ip, pc, #0, 12
    1984:	add	ip, ip, #139264	; 0x22000
    1988:	ldr	pc, [ip, #1336]!	; 0x538

0000198c <strftime@plt>:
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #139264	; 0x22000
    1994:	ldr	pc, [ip, #1328]!	; 0x530

00001998 <localtime@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #139264	; 0x22000
    19a0:	ldr	pc, [ip, #1320]!	; 0x528

000019a4 <__gmon_start__@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #139264	; 0x22000
    19ac:	ldr	pc, [ip, #1312]!	; 0x520

000019b0 <mempcpy@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #139264	; 0x22000
    19b8:	ldr	pc, [ip, #1304]!	; 0x518

000019bc <rename@plt>:
    19bc:	add	ip, pc, #0, 12
    19c0:	add	ip, ip, #139264	; 0x22000
    19c4:	ldr	pc, [ip, #1296]!	; 0x510

000019c8 <getopt_long@plt>:
    19c8:	add	ip, pc, #0, 12
    19cc:	add	ip, ip, #139264	; 0x22000
    19d0:	ldr	pc, [ip, #1288]!	; 0x508

000019d4 <__ctype_b_loc@plt>:
    19d4:	add	ip, pc, #0, 12
    19d8:	add	ip, ip, #139264	; 0x22000
    19dc:	ldr	pc, [ip, #1280]!	; 0x500

000019e0 <getpid@plt>:
    19e0:	add	ip, pc, #0, 12
    19e4:	add	ip, ip, #139264	; 0x22000
    19e8:	ldr	pc, [ip, #1272]!	; 0x4f8

000019ec <syscall@plt>:
    19ec:	add	ip, pc, #0, 12
    19f0:	add	ip, ip, #139264	; 0x22000
    19f4:	ldr	pc, [ip, #1264]!	; 0x4f0

000019f8 <strtoul@plt>:
    19f8:	add	ip, pc, #0, 12
    19fc:	add	ip, ip, #139264	; 0x22000
    1a00:	ldr	pc, [ip, #1256]!	; 0x4e8

00001a04 <strlen@plt>:
    1a04:	add	ip, pc, #0, 12
    1a08:	add	ip, ip, #139264	; 0x22000
    1a0c:	ldr	pc, [ip, #1248]!	; 0x4e0

00001a10 <selabel_open@plt>:
    1a10:	add	ip, pc, #0, 12
    1a14:	add	ip, ip, #139264	; 0x22000
    1a18:	ldr	pc, [ip, #1240]!	; 0x4d8

00001a1c <strchr@plt>:
    1a1c:	add	ip, pc, #0, 12
    1a20:	add	ip, ip, #139264	; 0x22000
    1a24:	ldr	pc, [ip, #1232]!	; 0x4d0

00001a28 <srand@plt>:
    1a28:	add	ip, pc, #0, 12
    1a2c:	add	ip, ip, #139264	; 0x22000
    1a30:	ldr	pc, [ip, #1224]!	; 0x4c8

00001a34 <qsort_r@plt>:
    1a34:	add	ip, pc, #0, 12
    1a38:	add	ip, ip, #139264	; 0x22000
    1a3c:	ldr	pc, [ip, #1216]!	; 0x4c0

00001a40 <setfscreatecon@plt>:
    1a40:	add	ip, pc, #0, 12
    1a44:	add	ip, ip, #139264	; 0x22000
    1a48:	ldr	pc, [ip, #1208]!	; 0x4b8

00001a4c <__gcc_personality_v0@plt>:
    1a4c:	add	ip, pc, #0, 12
    1a50:	add	ip, ip, #139264	; 0x22000
    1a54:	ldr	pc, [ip, #1200]!	; 0x4b0

00001a58 <__errno_location@plt>:
    1a58:	add	ip, pc, #0, 12
    1a5c:	add	ip, ip, #139264	; 0x22000
    1a60:	ldr	pc, [ip, #1192]!	; 0x4a8

00001a64 <__sprintf_chk@plt>:
    1a64:	add	ip, pc, #0, 12
    1a68:	add	ip, ip, #139264	; 0x22000
    1a6c:	ldr	pc, [ip, #1184]!	; 0x4a0

00001a70 <__strdup@plt>:
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #139264	; 0x22000
    1a78:	ldr	pc, [ip, #1176]!	; 0x498

00001a7c <mkdir@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #139264	; 0x22000
    1a84:	ldr	pc, [ip, #1168]!	; 0x490

00001a88 <memset@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #139264	; 0x22000
    1a90:	ldr	pc, [ip, #1160]!	; 0x488

00001a94 <bsearch@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #139264	; 0x22000
    1a9c:	ldr	pc, [ip, #1152]!	; 0x480

00001aa0 <strncpy@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #139264	; 0x22000
    1aa8:	ldr	pc, [ip, #1144]!	; 0x478

00001aac <__printf_chk@plt>:
    1aac:	add	ip, pc, #0, 12
    1ab0:	add	ip, ip, #139264	; 0x22000
    1ab4:	ldr	pc, [ip, #1136]!	; 0x470

00001ab8 <security_getenforce@plt>:
    1ab8:	add	ip, pc, #0, 12
    1abc:	add	ip, ip, #139264	; 0x22000
    1ac0:	ldr	pc, [ip, #1128]!	; 0x468

00001ac4 <fileno@plt>:
    1ac4:	add	ip, pc, #0, 12
    1ac8:	add	ip, ip, #139264	; 0x22000
    1acc:	ldr	pc, [ip, #1120]!	; 0x460

00001ad0 <access@plt>:
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #139264	; 0x22000
    1ad8:	ldr	pc, [ip, #1112]!	; 0x458

00001adc <rand@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #139264	; 0x22000
    1ae4:	ldr	pc, [ip, #1104]!	; 0x450

00001ae8 <writev@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #139264	; 0x22000
    1af0:	ldr	pc, [ip, #1096]!	; 0x448

00001af4 <fclose@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #139264	; 0x22000
    1afc:	ldr	pc, [ip, #1088]!	; 0x440

00001b00 <getauxval@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #139264	; 0x22000
    1b08:	ldr	pc, [ip, #1080]!	; 0x438

00001b0c <strnlen@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #139264	; 0x22000
    1b14:	ldr	pc, [ip, #1072]!	; 0x430

00001b18 <fseeko64@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #139264	; 0x22000
    1b20:	ldr	pc, [ip, #1064]!	; 0x428

00001b24 <munmap@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #139264	; 0x22000
    1b2c:	ldr	pc, [ip, #1056]!	; 0x420

00001b30 <mallinfo@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #139264	; 0x22000
    1b38:	ldr	pc, [ip, #1048]!	; 0x418

00001b3c <__uflow@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #139264	; 0x22000
    1b44:	ldr	pc, [ip, #1040]!	; 0x410

00001b48 <strrchr@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #139264	; 0x22000
    1b50:	ldr	pc, [ip, #1032]!	; 0x408

00001b54 <statfs64@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #139264	; 0x22000
    1b5c:	ldr	pc, [ip, #1024]!	; 0x400

00001b60 <sscanf@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #139264	; 0x22000
    1b68:	ldr	pc, [ip, #1016]!	; 0x3f8

00001b6c <readdir64@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #139264	; 0x22000
    1b74:	ldr	pc, [ip, #1008]!	; 0x3f0

00001b78 <flockfile@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #139264	; 0x22000
    1b80:	ldr	pc, [ip, #1000]!	; 0x3e8

00001b84 <canonicalize_file_name@plt>:
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #139264	; 0x22000
    1b8c:	ldr	pc, [ip, #992]!	; 0x3e0

00001b90 <fopen64@plt>:
    1b90:	add	ip, pc, #0, 12
    1b94:	add	ip, ip, #139264	; 0x22000
    1b98:	ldr	pc, [ip, #984]!	; 0x3d8

00001b9c <qsort@plt>:
    1b9c:	add	ip, pc, #0, 12
    1ba0:	add	ip, ip, #139264	; 0x22000
    1ba4:	ldr	pc, [ip, #976]!	; 0x3d0

00001ba8 <freecon@plt>:
    1ba8:	add	ip, pc, #0, 12
    1bac:	add	ip, ip, #139264	; 0x22000
    1bb0:	ldr	pc, [ip, #968]!	; 0x3c8

00001bb4 <socket@plt>:
    1bb4:	add	ip, pc, #0, 12
    1bb8:	add	ip, ip, #139264	; 0x22000
    1bbc:	ldr	pc, [ip, #960]!	; 0x3c0

00001bc0 <clock_gettime@plt>:
    1bc0:	add	ip, pc, #0, 12
    1bc4:	add	ip, ip, #139264	; 0x22000
    1bc8:	ldr	pc, [ip, #952]!	; 0x3b8

00001bcc <__tls_get_addr@plt>:
    1bcc:	add	ip, pc, #0, 12
    1bd0:	add	ip, ip, #139264	; 0x22000
    1bd4:	ldr	pc, [ip, #944]!	; 0x3b0

00001bd8 <umask@plt>:
    1bd8:	add	ip, pc, #0, 12
    1bdc:	add	ip, ip, #139264	; 0x22000
    1be0:	ldr	pc, [ip, #936]!	; 0x3a8

00001be4 <__xstat64@plt>:
    1be4:	add	ip, pc, #0, 12
    1be8:	add	ip, ip, #139264	; 0x22000
    1bec:	ldr	pc, [ip, #928]!	; 0x3a0

00001bf0 <isatty@plt>:
    1bf0:	add	ip, pc, #0, 12
    1bf4:	add	ip, ip, #139264	; 0x22000
    1bf8:	ldr	pc, [ip, #920]!	; 0x398

00001bfc <_Unwind_Resume@plt>:
    1bfc:	add	ip, pc, #0, 12
    1c00:	add	ip, ip, #139264	; 0x22000
    1c04:	ldr	pc, [ip, #912]!	; 0x390

00001c08 <strncmp@plt>:
    1c08:	add	ip, pc, #0, 12
    1c0c:	add	ip, ip, #139264	; 0x22000
    1c10:	ldr	pc, [ip, #904]!	; 0x388

00001c14 <selabel_lookup_raw@plt>:
    1c14:	add	ip, pc, #0, 12
    1c18:	add	ip, ip, #139264	; 0x22000
    1c1c:	ldr	pc, [ip, #896]!	; 0x380

00001c20 <abort@plt>:
    1c20:	add	ip, pc, #0, 12
    1c24:	add	ip, ip, #139264	; 0x22000
    1c28:	ldr	pc, [ip, #888]!	; 0x378

00001c2c <close@plt>:
    1c2c:	add	ip, pc, #0, 12
    1c30:	add	ip, ip, #139264	; 0x22000
    1c34:	ldr	pc, [ip, #880]!	; 0x370

00001c38 <__lxstat64@plt>:
    1c38:	add	ip, pc, #0, 12
    1c3c:	add	ip, ip, #139264	; 0x22000
    1c40:	ldr	pc, [ip, #872]!	; 0x368

00001c44 <connect@plt>:
    1c44:	add	ip, pc, #0, 12
    1c48:	add	ip, ip, #139264	; 0x22000
    1c4c:	ldr	pc, [ip, #864]!	; 0x360

00001c50 <closedir@plt>:
    1c50:	add	ip, pc, #0, 12
    1c54:	add	ip, ip, #139264	; 0x22000
    1c58:	ldr	pc, [ip, #856]!	; 0x358

00001c5c <__snprintf_chk@plt>:
    1c5c:	add	ip, pc, #0, 12
    1c60:	add	ip, ip, #139264	; 0x22000
    1c64:	ldr	pc, [ip, #848]!	; 0x350

00001c68 <fchmod@plt>:
    1c68:	add	ip, pc, #0, 12
    1c6c:	add	ip, ip, #139264	; 0x22000
    1c70:	ldr	pc, [ip, #840]!	; 0x348

00001c74 <ftello64@plt>:
    1c74:	add	ip, pc, #0, 12
    1c78:	add	ip, ip, #139264	; 0x22000
    1c7c:	ldr	pc, [ip, #832]!	; 0x340

Disassembly of section .text:

00001c80 <__libc_csu_init@@Base-0xd09c>:
    1c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1c84:	cmp	r3, #0
    1c88:	sub	sp, sp, #132	; 0x84
    1c8c:	ldr	r7, [pc, #736]	; 1f74 <ftello64@plt+0x300>
    1c90:	mov	ip, r2
    1c94:	moveq	r4, #1
    1c98:	and	r2, r1, #7
    1c9c:	add	r7, pc, r7
    1ca0:	ubfx	r1, r1, #3, #7
    1ca4:	ldr	lr, [sp, #172]	; 0xac
    1ca8:	ldr	r5, [sp, #180]	; 0xb4
    1cac:	beq	1cbc <ftello64@plt+0x48>
    1cb0:	ldrb	r4, [r3]
    1cb4:	rsbs	r4, r4, #1
    1cb8:	movcc	r4, #0
    1cbc:	cmp	r4, #0
    1cc0:	ldrne	fp, [pc, #688]	; 1f78 <ftello64@plt+0x304>
    1cc4:	addne	fp, pc, fp
    1cc8:	ldreq	fp, [pc, #684]	; 1f7c <ftello64@plt+0x308>
    1ccc:	addeq	fp, pc, fp
    1cd0:	cmp	r3, #0
    1cd4:	moveq	r4, #1
    1cd8:	beq	1ce8 <ftello64@plt+0x74>
    1cdc:	ldrb	r4, [r3]
    1ce0:	rsbs	r4, r4, #1
    1ce4:	movcc	r4, #0
    1ce8:	cmp	r4, #0
    1cec:	streq	r3, [sp, #100]	; 0x64
    1cf0:	ldrne	r4, [pc, #648]	; 1f80 <ftello64@plt+0x30c>
    1cf4:	addne	r4, pc, r4
    1cf8:	strne	r4, [sp, #100]	; 0x64
    1cfc:	cmp	r3, #0
    1d00:	moveq	r3, #1
    1d04:	beq	1d14 <ftello64@plt+0xa0>
    1d08:	ldrb	r3, [r3]
    1d0c:	rsbs	r3, r3, #1
    1d10:	movcc	r3, #0
    1d14:	cmp	r3, #0
    1d18:	ldrne	r4, [pc, #612]	; 1f84 <ftello64@plt+0x310>
    1d1c:	addne	r4, pc, r4
    1d20:	strne	r4, [sp, #104]	; 0x68
    1d24:	ldreq	r4, [pc, #604]	; 1f88 <ftello64@plt+0x314>
    1d28:	addeq	r4, pc, r4
    1d2c:	streq	r4, [sp, #104]	; 0x68
    1d30:	ldr	r4, [sp, #168]	; 0xa8
    1d34:	cmp	r4, #0
    1d38:	ldrne	r4, [pc, #588]	; 1f8c <ftello64@plt+0x318>
    1d3c:	addne	r4, pc, r4
    1d40:	strne	r4, [sp, #108]	; 0x6c
    1d44:	ldreq	r4, [pc, #580]	; 1f90 <ftello64@plt+0x31c>
    1d48:	addeq	r4, pc, r4
    1d4c:	streq	r4, [sp, #108]	; 0x6c
    1d50:	ldr	r3, [sp, #168]	; 0xa8
    1d54:	adds	r4, r3, #0
    1d58:	movne	r4, #1
    1d5c:	cmp	r4, #0
    1d60:	ldreq	r3, [pc, #556]	; 1f94 <ftello64@plt+0x320>
    1d64:	addeq	r3, pc, r3
    1d68:	streq	r3, [sp, #112]	; 0x70
    1d6c:	ldrne	r3, [pc, #548]	; 1f98 <ftello64@plt+0x324>
    1d70:	addne	r3, pc, r3
    1d74:	strne	r3, [sp, #112]	; 0x70
    1d78:	cmp	lr, #0
    1d7c:	moveq	r3, #1
    1d80:	beq	1d90 <ftello64@plt+0x11c>
    1d84:	ldrb	r3, [lr]
    1d88:	rsbs	r3, r3, #1
    1d8c:	movcc	r3, #0
    1d90:	cmp	r3, #0
    1d94:	ldrne	r3, [pc, #512]	; 1f9c <ftello64@plt+0x328>
    1d98:	addne	r3, pc, r3
    1d9c:	strne	r3, [sp, #116]	; 0x74
    1da0:	ldreq	r3, [pc, #504]	; 1fa0 <ftello64@plt+0x32c>
    1da4:	addeq	r3, pc, r3
    1da8:	streq	r3, [sp, #116]	; 0x74
    1dac:	cmp	lr, #0
    1db0:	moveq	r3, #1
    1db4:	beq	1dc4 <ftello64@plt+0x150>
    1db8:	ldrb	r3, [lr]
    1dbc:	rsbs	r3, r3, #1
    1dc0:	movcc	r3, #0
    1dc4:	cmp	r3, #0
    1dc8:	streq	lr, [sp, #120]	; 0x78
    1dcc:	ldrne	r3, [pc, #464]	; 1fa4 <ftello64@plt+0x330>
    1dd0:	addne	r3, pc, r3
    1dd4:	strne	r3, [sp, #120]	; 0x78
    1dd8:	cmp	lr, #0
    1ddc:	moveq	r3, #1
    1de0:	beq	1df0 <ftello64@plt+0x17c>
    1de4:	ldrb	r3, [lr]
    1de8:	rsbs	r3, r3, #1
    1dec:	movcc	r3, #0
    1df0:	cmp	r3, #0
    1df4:	ldrne	lr, [pc, #428]	; 1fa8 <ftello64@plt+0x334>
    1df8:	addne	lr, pc, lr
    1dfc:	strne	lr, [sp, #124]	; 0x7c
    1e00:	ldreq	lr, [pc, #420]	; 1fac <ftello64@plt+0x338>
    1e04:	addeq	lr, pc, lr
    1e08:	streq	lr, [sp, #124]	; 0x7c
    1e0c:	cmp	ip, #0
    1e10:	ldrne	lr, [pc, #408]	; 1fb0 <ftello64@plt+0x33c>
    1e14:	addne	lr, pc, lr
    1e18:	strne	lr, [sp, #88]	; 0x58
    1e1c:	ldreq	lr, [pc, #400]	; 1fb4 <ftello64@plt+0x340>
    1e20:	addeq	lr, pc, lr
    1e24:	streq	lr, [sp, #88]	; 0x58
    1e28:	adds	lr, ip, #0
    1e2c:	movne	lr, #1
    1e30:	cmp	lr, #0
    1e34:	ldreq	sl, [pc, #380]	; 1fb8 <ftello64@plt+0x344>
    1e38:	addeq	sl, pc, sl
    1e3c:	ldrne	sl, [pc, #376]	; 1fbc <ftello64@plt+0x348>
    1e40:	addne	sl, pc, sl
    1e44:	cmp	r5, #0
    1e48:	moveq	r3, #1
    1e4c:	beq	1e5c <ftello64@plt+0x1e8>
    1e50:	ldrb	r3, [r5]
    1e54:	rsbs	r3, r3, #1
    1e58:	movcc	r3, #0
    1e5c:	cmp	r3, #0
    1e60:	ldreq	r9, [sp, #176]	; 0xb0
    1e64:	ldrne	r9, [pc, #340]	; 1fc0 <ftello64@plt+0x34c>
    1e68:	addne	r9, pc, r9
    1e6c:	cmp	r5, #0
    1e70:	moveq	r3, #1
    1e74:	beq	1e84 <ftello64@plt+0x210>
    1e78:	ldrb	r3, [r5]
    1e7c:	rsbs	r3, r3, #1
    1e80:	movcc	r3, #0
    1e84:	cmp	r3, #0
    1e88:	moveq	r8, r5
    1e8c:	ldrne	r8, [pc, #304]	; 1fc4 <ftello64@plt+0x350>
    1e90:	addne	r8, pc, r8
    1e94:	cmp	r5, #0
    1e98:	moveq	r3, #1
    1e9c:	beq	1eac <ftello64@plt+0x238>
    1ea0:	ldrb	r3, [r5]
    1ea4:	rsbs	r3, r3, #1
    1ea8:	movcc	r3, #0
    1eac:	cmp	r3, #0
    1eb0:	ldrne	r3, [pc, #272]	; 1fc8 <ftello64@plt+0x354>
    1eb4:	addne	r3, pc, r3
    1eb8:	strne	r3, [sp, #92]	; 0x5c
    1ebc:	ldreq	r3, [pc, #264]	; 1fcc <ftello64@plt+0x358>
    1ec0:	addeq	r3, pc, r3
    1ec4:	streq	r3, [sp, #92]	; 0x5c
    1ec8:	str	fp, [sp, #12]
    1ecc:	mvn	r3, #0
    1ed0:	ldr	fp, [sp, #100]	; 0x64
    1ed4:	str	r4, [sp, #28]
    1ed8:	ldr	r4, [sp, #168]	; 0xa8
    1edc:	str	fp, [sp, #16]
    1ee0:	ldr	fp, [sp, #104]	; 0x68
    1ee4:	str	r4, [sp, #32]
    1ee8:	ldr	r4, [sp, #116]	; 0x74
    1eec:	str	fp, [sp, #20]
    1ef0:	ldr	fp, [sp, #108]	; 0x6c
    1ef4:	str	r4, [sp, #40]	; 0x28
    1ef8:	str	ip, [sp, #60]	; 0x3c
    1efc:	str	fp, [sp, #24]
    1f00:	ldr	fp, [sp, #112]	; 0x70
    1f04:	ldr	ip, [sp, #92]	; 0x5c
    1f08:	ldr	r4, [sp, #124]	; 0x7c
    1f0c:	str	fp, [sp, #36]	; 0x24
    1f10:	ldr	fp, [sp, #120]	; 0x78
    1f14:	ldr	r5, [pc, #180]	; 1fd0 <ftello64@plt+0x35c>
    1f18:	ldr	r6, [pc, #180]	; 1fd4 <ftello64@plt+0x360>
    1f1c:	str	fp, [sp, #44]	; 0x2c
    1f20:	ldr	fp, [sp, #88]	; 0x58
    1f24:	add	r6, pc, r6
    1f28:	str	r2, [sp, #4]
    1f2c:	mov	r2, #1
    1f30:	str	r1, [sp, #8]
    1f34:	mov	r1, #2048	; 0x800
    1f38:	str	r4, [sp, #48]	; 0x30
    1f3c:	str	fp, [sp, #52]	; 0x34
    1f40:	str	lr, [sp, #56]	; 0x38
    1f44:	str	sl, [sp, #64]	; 0x40
    1f48:	str	r9, [sp, #68]	; 0x44
    1f4c:	str	r8, [sp, #72]	; 0x48
    1f50:	str	ip, [sp, #76]	; 0x4c
    1f54:	str	r6, [sp]
    1f58:	ldr	ip, [r7, r5]
    1f5c:	ldr	ip, [ip]
    1f60:	str	ip, [sp, #80]	; 0x50
    1f64:	bl	1c5c <__snprintf_chk@plt>
    1f68:	mov	r0, #0
    1f6c:	add	sp, sp, #132	; 0x84
    1f70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1f74:	andeq	r2, r2, r0, ror #2
    1f78:	strdeq	sp, [r0], -r8
    1f7c:	andeq	pc, r0, ip, ror #31
    1f80:	andeq	sp, r0, r8, asr #11
    1f84:	andeq	sp, r0, r0, lsr #11
    1f88:	andeq	pc, r0, r8, asr #15
    1f8c:	andeq	pc, r0, r8, lsl #31
    1f90:	andeq	sp, r0, r4, ror r5
    1f94:	andeq	sp, r0, r8, asr r5
    1f98:	andeq	pc, r0, r0, lsl #15
    1f9c:	andeq	sp, r0, r4, lsr #10
    1fa0:	andeq	pc, r0, ip, lsr #30
    1fa4:	andeq	sp, r0, ip, ror #9
    1fa8:	andeq	sp, r0, r4, asr #9
    1fac:	andeq	pc, r0, ip, ror #13
    1fb0:	andeq	pc, r0, ip, asr #29
    1fb4:	muleq	r0, ip, r4
    1fb8:	andeq	sp, r0, r4, lsl #9
    1fbc:			; <UNDEFINED> instruction: 0x0000f6b0
    1fc0:	andeq	sp, r0, r4, asr r4
    1fc4:	andeq	sp, r0, ip, lsr #8
    1fc8:	andeq	sp, r0, r8, lsl #8
    1fcc:	andeq	pc, r0, r0, lsr r6	; <UNPREDICTABLE>
    1fd0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1fd4:	andeq	pc, r0, r4, asr #27
    1fd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1fdc:	sub	sp, sp, #2144	; 0x860
    1fe0:	ldr	lr, [pc, #328]	; 2130 <ftello64@plt+0x4bc>
    1fe4:	sub	sp, sp, #4
    1fe8:	ldr	ip, [pc, #324]	; 2134 <ftello64@plt+0x4c0>
    1fec:	add	r4, sp, #60	; 0x3c
    1ff0:	add	lr, pc, lr
    1ff4:	str	r0, [sp, #20]
    1ff8:	ldr	sl, [pc, #312]	; 2138 <ftello64@plt+0x4c4>
    1ffc:	add	r5, sp, #32
    2000:	ldr	r7, [lr, ip]
    2004:	mov	r9, r1
    2008:	ldr	ip, [sp, #2188]	; 0x88c
    200c:	mov	r1, #0
    2010:	mov	r8, r2
    2014:	mov	r0, r4
    2018:	ldr	lr, [r7]
    201c:	mov	r2, #32
    2020:	str	ip, [sp, #24]
    2024:	add	sl, pc, sl
    2028:	ldr	ip, [sp, #2192]	; 0x890
    202c:	str	r3, [sp, #16]
    2030:	str	lr, [sp, #2140]	; 0x85c
    2034:	str	ip, [sp, #28]
    2038:	ldr	fp, [sp, #2184]	; 0x888
    203c:	ldr	r6, [sp, #2196]	; 0x894
    2040:	bl	1a88 <memset@plt>
    2044:	mov	r2, #28
    2048:	mov	r0, r5
    204c:	mov	r1, #0
    2050:	bl	1a88 <memset@plt>
    2054:	ldr	r2, [sl]
    2058:	ldr	r3, [sp, #16]
    205c:	cmp	r2, #0
    2060:	movlt	r0, #0
    2064:	blt	2110 <ftello64@plt+0x49c>
    2068:	stm	sp, {r3, fp}
    206c:	mov	r2, r9
    2070:	ldr	r3, [sp, #24]
    2074:	mov	r9, #1
    2078:	ldr	ip, [sp, #28]
    207c:	ldr	r1, [sp, #20]
    2080:	str	r3, [sp, #8]
    2084:	mov	r3, r8
    2088:	add	r8, sp, #92	; 0x5c
    208c:	str	ip, [sp, #12]
    2090:	mov	r0, r8
    2094:	bl	1c80 <ftello64@plt+0xc>
    2098:	mov	r0, r8
    209c:	str	r8, [sp, #60]	; 0x3c
    20a0:	bl	1a04 <strlen@plt>
    20a4:	ldr	r3, [pc, #144]	; 213c <ftello64@plt+0x4c8>
    20a8:	mov	r2, #8
    20ac:	str	r6, [sp, #76]	; 0x4c
    20b0:	add	r3, pc, r3
    20b4:	str	r2, [sp, #72]	; 0x48
    20b8:	str	r3, [sp, #68]	; 0x44
    20bc:	str	r0, [sp, #64]	; 0x40
    20c0:	mov	r0, r6
    20c4:	bl	1a04 <strlen@plt>
    20c8:	ldr	lr, [pc, #112]	; 2140 <ftello64@plt+0x4cc>
    20cc:	mov	r1, r5
    20d0:	mov	r2, #16384	; 0x4000
    20d4:	add	lr, pc, lr
    20d8:	mov	r3, #4
    20dc:	str	r4, [sp, #40]	; 0x28
    20e0:	str	lr, [sp, #84]	; 0x54
    20e4:	str	r9, [sp, #88]	; 0x58
    20e8:	str	r3, [sp, #44]	; 0x2c
    20ec:	str	r0, [sp, #80]	; 0x50
    20f0:	ldr	r0, [sl]
    20f4:	bl	186c <sendmsg@plt>
    20f8:	cmp	r0, #0
    20fc:	movge	r0, r9
    2100:	bge	2110 <ftello64@plt+0x49c>
    2104:	bl	1a58 <__errno_location@plt>
    2108:	ldr	r0, [r0]
    210c:	rsb	r0, r0, #0
    2110:	ldr	r2, [sp, #2140]	; 0x85c
    2114:	ldr	r3, [r7]
    2118:	cmp	r2, r3
    211c:	beq	2124 <ftello64@plt+0x4b0>
    2120:	bl	189c <__stack_chk_fail@plt>
    2124:	add	sp, sp, #2144	; 0x860
    2128:	add	sp, sp, #4
    212c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2130:	andeq	r1, r2, ip, lsl #28
    2134:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2138:	andeq	r2, r2, ip, lsl r0
    213c:	muleq	r0, r0, ip
    2140:	andeq	pc, r0, ip, lsl r4	; <UNPREDICTABLE>
    2144:	push	{r3, lr}
    2148:	movw	r2, #299	; 0x12b
    214c:	ldr	r0, [pc, #20]	; 2168 <ftello64@plt+0x4f4>
    2150:	ldr	r1, [pc, #20]	; 216c <ftello64@plt+0x4f8>
    2154:	ldr	r3, [pc, #20]	; 2170 <ftello64@plt+0x4fc>
    2158:	add	r0, pc, r0
    215c:	add	r1, pc, r1
    2160:	add	r3, pc, r3
    2164:	bl	b2b4 <ftello64@plt+0x9640>
    2168:	andeq	pc, r0, ip, ror #24
    216c:	andeq	pc, r0, r8, lsr ip	; <UNPREDICTABLE>
    2170:	andeq	pc, r0, r8, lsl fp	; <UNPREDICTABLE>
    2174:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2178:	sub	sp, sp, #252	; 0xfc
    217c:	ldr	ip, [pc, #2076]	; 29a0 <ftello64@plt+0xd2c>
    2180:	mov	r9, r0
    2184:	ldr	r0, [pc, #2072]	; 29a4 <ftello64@plt+0xd30>
    2188:	add	ip, pc, ip
    218c:	str	ip, [sp, #52]	; 0x34
    2190:	ldr	ip, [sp, #288]	; 0x120
    2194:	str	r2, [sp, #32]
    2198:	str	r3, [sp, #36]	; 0x24
    219c:	str	ip, [sp, #40]	; 0x28
    21a0:	ldr	ip, [sp, #52]	; 0x34
    21a4:	ldr	r6, [sp, #300]	; 0x12c
    21a8:	ldr	r3, [ip, r0]
    21ac:	cmp	r6, #0
    21b0:	ldr	ip, [sp, #292]	; 0x124
    21b4:	ldr	r2, [r3]
    21b8:	str	ip, [sp, #44]	; 0x2c
    21bc:	ldr	ip, [sp, #296]	; 0x128
    21c0:	str	r3, [sp, #60]	; 0x3c
    21c4:	str	r2, [sp, #244]	; 0xf4
    21c8:	str	ip, [sp, #48]	; 0x30
    21cc:	bne	21f0 <ftello64@plt+0x57c>
    21d0:	ldr	r0, [pc, #2000]	; 29a8 <ftello64@plt+0xd34>
    21d4:	movw	r2, #545	; 0x221
    21d8:	ldr	r1, [pc, #1996]	; 29ac <ftello64@plt+0xd38>
    21dc:	ldr	r3, [pc, #1996]	; 29b0 <ftello64@plt+0xd3c>
    21e0:	add	r0, pc, r0
    21e4:	add	r1, pc, r1
    21e8:	add	r3, pc, r3
    21ec:	bl	b2b4 <ftello64@plt+0x9640>
    21f0:	ldr	r3, [pc, #1980]	; 29b4 <ftello64@plt+0xd40>
    21f4:	add	r3, pc, r3
    21f8:	ldr	r3, [r3]
    21fc:	cmp	r3, #9
    2200:	rsbeq	r0, r1, #0
    2204:	beq	2980 <ftello64@plt+0xd0c>
    2208:	tst	r9, #1016	; 0x3f8
    220c:	bne	2224 <ftello64@plt+0x5b0>
    2210:	ldr	r3, [pc, #1952]	; 29b8 <ftello64@plt+0xd44>
    2214:	and	r9, r9, #7
    2218:	add	r3, pc, r3
    221c:	ldr	r3, [r3]
    2220:	orr	r9, r9, r3
    2224:	eor	ip, r1, r1, asr #31
    2228:	sub	ip, ip, r1, asr #31
    222c:	ldr	r7, [pc, #1928]	; 29bc <ftello64@plt+0xd48>
    2230:	str	ip, [sp, #24]
    2234:	mov	sl, r9
    2238:	ldr	ip, [pc, #1920]	; 29c0 <ftello64@plt+0xd4c>
    223c:	add	r7, pc, r7
    2240:	ldr	fp, [pc, #1916]	; 29c4 <ftello64@plt+0xd50>
    2244:	add	ip, pc, ip
    2248:	str	ip, [sp, #56]	; 0x38
    224c:	add	fp, pc, fp
    2250:	ldr	ip, [pc, #1904]	; 29c8 <ftello64@plt+0xd54>
    2254:	add	ip, pc, ip
    2258:	str	ip, [sp, #20]
    225c:	mov	r4, r6
    2260:	add	r6, r6, #1
    2264:	ldrb	r3, [r4]
    2268:	cmp	r3, #10
    226c:	beq	225c <ftello64@plt+0x5e8>
    2270:	cmp	r3, #13
    2274:	beq	225c <ftello64@plt+0x5e8>
    2278:	cmp	r3, #0
    227c:	beq	2338 <ftello64@plt+0x6c4>
    2280:	mov	r3, r4
    2284:	b	2354 <ftello64@plt+0x6e0>
    2288:	add	r0, sp, #144	; 0x90
    228c:	str	ip, [sp, #16]
    2290:	str	r0, [sp, #96]	; 0x60
    2294:	bl	1a04 <strlen@plt>
    2298:	str	r9, [sp, #104]	; 0x68
    229c:	str	r0, [sp, #100]	; 0x64
    22a0:	mov	r0, r9
    22a4:	bl	1a04 <strlen@plt>
    22a8:	ldr	lr, [sp, #52]	; 0x34
    22ac:	ldr	r3, [pc, #1816]	; 29cc <ftello64@plt+0xd58>
    22b0:	str	r0, [sp, #108]	; 0x6c
    22b4:	ldr	r3, [lr, r3]
    22b8:	ldr	r3, [r3]
    22bc:	mov	r0, r3
    22c0:	str	r3, [sp, #112]	; 0x70
    22c4:	bl	1a04 <strlen@plt>
    22c8:	ldr	ip, [sp, #16]
    22cc:	str	ip, [sp, #120]	; 0x78
    22d0:	str	r0, [sp, #116]	; 0x74
    22d4:	mov	r0, ip
    22d8:	bl	1a04 <strlen@plt>
    22dc:	str	r4, [sp, #128]	; 0x80
    22e0:	str	r0, [sp, #124]	; 0x7c
    22e4:	mov	r0, r4
    22e8:	bl	1a04 <strlen@plt>
    22ec:	ldr	r3, [pc, #1756]	; 29d0 <ftello64@plt+0xd5c>
    22f0:	add	r3, pc, r3
    22f4:	ldrb	r3, [r3]
    22f8:	cmp	r3, #0
    22fc:	str	r0, [sp, #132]	; 0x84
    2300:	addne	r0, r0, #1
    2304:	strne	r0, [sp, #132]	; 0x84
    2308:	ldr	r0, [fp]
    230c:	mov	r1, r8
    2310:	mov	r2, #16384	; 0x4000
    2314:	bl	186c <sendmsg@plt>
    2318:	cmp	r0, #0
    231c:	blt	2548 <ftello64@plt+0x8d4>
    2320:	ldr	ip, [sp, #20]
    2324:	ldrb	r3, [ip]
    2328:	cmp	r3, #0
    232c:	bne	2560 <ftello64@plt+0x8ec>
    2330:	cmp	r6, #0
    2334:	bne	225c <ftello64@plt+0x5e8>
    2338:	ldr	ip, [sp, #24]
    233c:	rsb	r0, ip, #0
    2340:	b	2980 <ftello64@plt+0xd0c>
    2344:	cmp	r6, #10
    2348:	beq	2368 <ftello64@plt+0x6f4>
    234c:	cmp	r6, #13
    2350:	beq	2368 <ftello64@plt+0x6f4>
    2354:	mov	r2, r3
    2358:	ldrb	r6, [r3], #1
    235c:	cmp	r6, #0
    2360:	bne	2344 <ftello64@plt+0x6d0>
    2364:	b	2374 <ftello64@plt+0x700>
    2368:	add	r6, r2, #1
    236c:	mov	r3, #0
    2370:	strb	r3, [r2]
    2374:	ldr	r3, [r7]
    2378:	cmp	r3, #7
    237c:	beq	2390 <ftello64@plt+0x71c>
    2380:	sub	r3, r3, #3
    2384:	cmp	r3, #1
    2388:	movhi	r5, #0
    238c:	bhi	23e8 <ftello64@plt+0x774>
    2390:	ldr	ip, [sp, #40]	; 0x28
    2394:	mov	r0, sl
    2398:	ldr	r1, [sp, #24]
    239c:	ldr	r2, [sp, #32]
    23a0:	str	ip, [sp]
    23a4:	ldr	ip, [sp, #44]	; 0x2c
    23a8:	str	r4, [sp, #12]
    23ac:	ldr	r3, [sp, #36]	; 0x24
    23b0:	str	ip, [sp, #4]
    23b4:	ldr	ip, [sp, #48]	; 0x30
    23b8:	str	ip, [sp, #8]
    23bc:	bl	1fd8 <ftello64@plt+0x364>
    23c0:	subs	r5, r0, #0
    23c4:	bge	23e8 <ftello64@plt+0x774>
    23c8:	cmn	r5, #11
    23cc:	beq	23e4 <ftello64@plt+0x770>
    23d0:	ldr	ip, [sp, #56]	; 0x38
    23d4:	ldr	r0, [ip]
    23d8:	bl	54f8 <ftello64@plt+0x3884>
    23dc:	ldr	ip, [sp, #56]	; 0x38
    23e0:	str	r0, [ip]
    23e4:	bl	ada8 <ftello64@plt+0x9134>
    23e8:	ldr	r3, [pc, #1508]	; 29d4 <ftello64@plt+0xd60>
    23ec:	add	r3, pc, r3
    23f0:	ldr	r3, [r3]
    23f4:	sub	r3, r3, #5
    23f8:	cmp	r3, #1
    23fc:	bhi	25f8 <ftello64@plt+0x984>
    2400:	add	r5, sp, #96	; 0x60
    2404:	add	r8, sp, #68	; 0x44
    2408:	mov	r1, #0
    240c:	mov	r2, #40	; 0x28
    2410:	mov	r0, r5
    2414:	bl	1a88 <memset@plt>
    2418:	mov	r2, #28
    241c:	mov	r0, r8
    2420:	mov	r1, #0
    2424:	bl	1a88 <memset@plt>
    2428:	ldr	r3, [pc, #1448]	; 29d8 <ftello64@plt+0xd64>
    242c:	mov	r2, #5
    2430:	str	r5, [sp, #76]	; 0x4c
    2434:	add	r3, pc, r3
    2438:	str	r2, [sp, #80]	; 0x50
    243c:	ldr	r3, [r3]
    2440:	cmp	r3, #0
    2444:	blt	2600 <ftello64@plt+0x98c>
    2448:	add	ip, sp, #144	; 0x90
    244c:	ldr	r2, [pc, #1416]	; 29dc <ftello64@plt+0xd68>
    2450:	mov	r1, #15
    2454:	str	sl, [sp, #4]
    2458:	add	r2, pc, r2
    245c:	mov	r0, ip
    2460:	str	r2, [sp]
    2464:	mov	r3, r1
    2468:	mov	r2, #1
    246c:	str	ip, [sp, #28]
    2470:	bl	1c5c <__snprintf_chk@plt>
    2474:	cmp	r0, #14
    2478:	bls	249c <ftello64@plt+0x828>
    247c:	ldr	r0, [pc, #1372]	; 29e0 <ftello64@plt+0xd6c>
    2480:	mov	r2, #392	; 0x188
    2484:	ldr	r1, [pc, #1368]	; 29e4 <ftello64@plt+0xd70>
    2488:	ldr	r3, [pc, #1368]	; 29e8 <ftello64@plt+0xd74>
    248c:	add	r0, pc, r0
    2490:	add	r1, pc, r1
    2494:	add	r3, pc, r3
    2498:	bl	b2b4 <ftello64@plt+0x9640>
    249c:	mov	r0, #0
    24a0:	bl	7e04 <ftello64@plt+0x6190>
    24a4:	mov	r3, #0
    24a8:	movw	r2, #16960	; 0x4240
    24ac:	movt	r2, #15
    24b0:	bl	e354 <ftello64@plt+0xc6e0>
    24b4:	add	r3, sp, #248	; 0xf8
    24b8:	str	r0, [r3, #-184]!	; 0xffffff48
    24bc:	mov	r0, r3
    24c0:	bl	1998 <localtime@plt>
    24c4:	subs	r3, r0, #0
    24c8:	beq	25dc <ftello64@plt+0x968>
    24cc:	add	r9, sp, #180	; 0xb4
    24d0:	ldr	r2, [pc, #1300]	; 29ec <ftello64@plt+0xd78>
    24d4:	mov	r1, #64	; 0x40
    24d8:	add	r2, pc, r2
    24dc:	mov	r0, r9
    24e0:	bl	198c <strftime@plt>
    24e4:	cmp	r0, #0
    24e8:	beq	25dc <ftello64@plt+0x968>
    24ec:	bl	19e0 <getpid@plt>
    24f0:	add	ip, sp, #160	; 0xa0
    24f4:	ldr	lr, [pc, #1268]	; 29f0 <ftello64@plt+0xd7c>
    24f8:	mov	r1, #17
    24fc:	mov	r3, r1
    2500:	mov	r2, #1
    2504:	add	lr, pc, lr
    2508:	str	lr, [sp]
    250c:	str	ip, [sp, #16]
    2510:	str	r0, [sp, #4]
    2514:	mov	r0, ip
    2518:	bl	1c5c <__snprintf_chk@plt>
    251c:	ldr	ip, [sp, #16]
    2520:	cmp	r0, #16
    2524:	bls	2288 <ftello64@plt+0x614>
    2528:	ldr	r0, [pc, #1220]	; 29f4 <ftello64@plt+0xd80>
    252c:	movw	r2, #402	; 0x192
    2530:	ldr	r1, [pc, #1216]	; 29f8 <ftello64@plt+0xd84>
    2534:	ldr	r3, [pc, #1216]	; 29fc <ftello64@plt+0xd88>
    2538:	add	r0, pc, r0
    253c:	add	r1, pc, r1
    2540:	add	r3, pc, r3
    2544:	bl	b2b4 <ftello64@plt+0x9640>
    2548:	bl	1a58 <__errno_location@plt>
    254c:	ldr	r5, [r0]
    2550:	rsb	r5, r5, #0
    2554:	cmp	r5, #0
    2558:	bge	25f8 <ftello64@plt+0x984>
    255c:	b	25d4 <ftello64@plt+0x960>
    2560:	ldr	r1, [sp, #108]	; 0x6c
    2564:	ldr	r3, [sp, #100]	; 0x64
    2568:	ldr	r2, [sp, #116]	; 0x74
    256c:	add	r3, r1, r3
    2570:	ldr	r1, [sp, #124]	; 0x7c
    2574:	add	r3, r3, r2
    2578:	ldr	r2, [sp, #132]	; 0x84
    257c:	add	r3, r3, r1
    2580:	add	r3, r3, r2
    2584:	cmp	r0, r3
    2588:	bcs	2330 <ftello64@plt+0x6bc>
    258c:	mov	r3, #0
    2590:	cmp	r0, #0
    2594:	beq	2308 <ftello64@plt+0x694>
    2598:	add	r1, r5, r3
    259c:	ldr	ip, [r1, #4]
    25a0:	cmp	ip, r0
    25a4:	movcc	r2, ip
    25a8:	movcs	r2, r0
    25ac:	rsb	ip, r2, ip
    25b0:	str	ip, [r1, #4]
    25b4:	ldr	r1, [r5, r3]
    25b8:	rsb	r0, r2, r0
    25bc:	add	r2, r1, r2
    25c0:	str	r2, [r5, r3]
    25c4:	add	r3, r3, #8
    25c8:	cmp	r3, #40	; 0x28
    25cc:	bne	2590 <ftello64@plt+0x91c>
    25d0:	b	2308 <ftello64@plt+0x694>
    25d4:	cmn	r5, #11
    25d8:	beq	25f0 <ftello64@plt+0x97c>
    25dc:	ldr	r5, [pc, #1052]	; 2a00 <ftello64@plt+0xd8c>
    25e0:	add	r5, pc, r5
    25e4:	ldr	r0, [r5]
    25e8:	bl	54f8 <ftello64@plt+0x3884>
    25ec:	str	r0, [r5]
    25f0:	bl	ada8 <ftello64@plt+0x9134>
    25f4:	b	2600 <ftello64@plt+0x98c>
    25f8:	cmp	r5, #0
    25fc:	bgt	2330 <ftello64@plt+0x6bc>
    2600:	ldr	r3, [pc, #1020]	; 2a04 <ftello64@plt+0xd90>
    2604:	add	r5, sp, #96	; 0x60
    2608:	add	r3, pc, r3
    260c:	ldr	r3, [r3]
    2610:	sub	r2, r3, #6
    2614:	cmp	r3, #4
    2618:	cmpne	r2, #2
    261c:	bls	2628 <ftello64@plt+0x9b4>
    2620:	cmp	r3, #2
    2624:	bne	27b0 <ftello64@plt+0xb3c>
    2628:	ldr	r8, [pc, #984]	; 2a08 <ftello64@plt+0xd94>
    262c:	mov	r0, r5
    2630:	mov	r1, #0
    2634:	mov	r2, #40	; 0x28
    2638:	add	r8, pc, r8
    263c:	bl	1a88 <memset@plt>
    2640:	ldr	r3, [r8]
    2644:	cmp	r3, #0
    2648:	blt	279c <ftello64@plt+0xb28>
    264c:	ldr	r2, [pc, #952]	; 2a0c <ftello64@plt+0xd98>
    2650:	add	r9, sp, #160	; 0xa0
    2654:	mov	r1, #15
    2658:	str	sl, [sp, #4]
    265c:	add	r2, pc, r2
    2660:	mov	r0, r9
    2664:	str	r2, [sp]
    2668:	mov	r3, r1
    266c:	mov	r2, #1
    2670:	bl	1c5c <__snprintf_chk@plt>
    2674:	cmp	r0, #14
    2678:	bls	269c <ftello64@plt+0xa28>
    267c:	ldr	r0, [pc, #908]	; 2a10 <ftello64@plt+0xd9c>
    2680:	mov	r2, #448	; 0x1c0
    2684:	ldr	r1, [pc, #904]	; 2a14 <ftello64@plt+0xda0>
    2688:	ldr	r3, [pc, #904]	; 2a18 <ftello64@plt+0xda4>
    268c:	add	r0, pc, r0
    2690:	add	r1, pc, r1
    2694:	add	r3, pc, r3
    2698:	bl	b2b4 <ftello64@plt+0x9640>
    269c:	bl	19e0 <getpid@plt>
    26a0:	add	lr, sp, #180	; 0xb4
    26a4:	ldr	ip, [pc, #880]	; 2a1c <ftello64@plt+0xda8>
    26a8:	mov	r1, #17
    26ac:	mov	r3, r1
    26b0:	mov	r2, #1
    26b4:	add	ip, pc, ip
    26b8:	str	ip, [sp]
    26bc:	str	lr, [sp, #28]
    26c0:	str	r0, [sp, #4]
    26c4:	mov	r0, lr
    26c8:	bl	1c5c <__snprintf_chk@plt>
    26cc:	cmp	r0, #16
    26d0:	bls	26f4 <ftello64@plt+0xa80>
    26d4:	ldr	r0, [pc, #836]	; 2a20 <ftello64@plt+0xdac>
    26d8:	movw	r2, #449	; 0x1c1
    26dc:	ldr	r1, [pc, #832]	; 2a24 <ftello64@plt+0xdb0>
    26e0:	ldr	r3, [pc, #832]	; 2a28 <ftello64@plt+0xdb4>
    26e4:	add	r0, pc, r0
    26e8:	add	r1, pc, r1
    26ec:	add	r3, pc, r3
    26f0:	bl	b2b4 <ftello64@plt+0x9640>
    26f4:	mov	r0, r9
    26f8:	str	r9, [sp, #96]	; 0x60
    26fc:	bl	1a04 <strlen@plt>
    2700:	ldr	ip, [sp, #52]	; 0x34
    2704:	ldr	r3, [pc, #704]	; 29cc <ftello64@plt+0xd58>
    2708:	mov	r9, #1
    270c:	str	r0, [sp, #100]	; 0x64
    2710:	ldr	r3, [ip, r3]
    2714:	ldr	r3, [r3]
    2718:	mov	r0, r3
    271c:	str	r3, [sp, #104]	; 0x68
    2720:	bl	1a04 <strlen@plt>
    2724:	add	lr, sp, #180	; 0xb4
    2728:	str	lr, [sp, #112]	; 0x70
    272c:	str	r0, [sp, #108]	; 0x6c
    2730:	mov	r0, lr
    2734:	bl	1a04 <strlen@plt>
    2738:	str	r4, [sp, #120]	; 0x78
    273c:	str	r0, [sp, #116]	; 0x74
    2740:	mov	r0, r4
    2744:	bl	1a04 <strlen@plt>
    2748:	ldr	r3, [pc, #732]	; 2a2c <ftello64@plt+0xdb8>
    274c:	mov	r1, r5
    2750:	mov	r2, #5
    2754:	add	r3, pc, r3
    2758:	str	r9, [sp, #132]	; 0x84
    275c:	str	r3, [sp, #128]	; 0x80
    2760:	str	r0, [sp, #124]	; 0x7c
    2764:	ldr	r0, [r8]
    2768:	bl	1ae8 <writev@plt>
    276c:	cmp	r0, #0
    2770:	bge	27a8 <ftello64@plt+0xb34>
    2774:	bl	1a58 <__errno_location@plt>
    2778:	ldr	r3, [r0]
    277c:	rsb	r3, r3, #0
    2780:	cmp	r3, #0
    2784:	bge	27ac <ftello64@plt+0xb38>
    2788:	ldr	r0, [r8]
    278c:	bl	54f8 <ftello64@plt+0x3884>
    2790:	str	r0, [r8]
    2794:	bl	aeb8 <ftello64@plt+0x9244>
    2798:	b	27b0 <ftello64@plt+0xb3c>
    279c:	mov	r3, #0
    27a0:	cmp	r3, r3
    27a4:	b	27ac <ftello64@plt+0xb38>
    27a8:	cmp	r9, #0
    27ac:	bne	2330 <ftello64@plt+0x6bc>
    27b0:	mov	r0, r5
    27b4:	mov	r1, #0
    27b8:	mov	r2, #48	; 0x30
    27bc:	bl	1a88 <memset@plt>
    27c0:	ldr	r3, [pc, #616]	; 2a30 <ftello64@plt+0xdbc>
    27c4:	add	r3, pc, r3
    27c8:	ldr	r3, [r3]
    27cc:	cmp	r3, #0
    27d0:	blt	2330 <ftello64@plt+0x6bc>
    27d4:	ldr	r3, [pc, #600]	; 2a34 <ftello64@plt+0xdc0>
    27d8:	ldr	r8, [pc, r3]
    27dc:	cmp	r8, #1
    27e0:	movne	r8, #0
    27e4:	bne	2818 <ftello64@plt+0xba4>
    27e8:	add	r9, sp, #160	; 0xa0
    27ec:	ldr	r3, [pc, #580]	; 2a38 <ftello64@plt+0xdc4>
    27f0:	mov	r1, r8
    27f4:	mov	r2, #15
    27f8:	add	r3, pc, r3
    27fc:	str	sl, [sp]
    2800:	mov	r0, r9
    2804:	bl	1a64 <__sprintf_chk@plt>
    2808:	mov	r0, r9
    280c:	str	r9, [sp, #96]	; 0x60
    2810:	bl	1a04 <strlen@plt>
    2814:	str	r0, [sp, #100]	; 0x64
    2818:	and	r3, sl, #7
    281c:	cmp	r3, #3
    2820:	movgt	r9, #0
    2824:	ldrle	r3, [pc, #528]	; 2a3c <ftello64@plt+0xdc8>
    2828:	addle	r3, pc, r3
    282c:	ldrble	r9, [r3]
    2830:	ldr	r3, [pc, #520]	; 2a40 <ftello64@plt+0xdcc>
    2834:	and	r9, r9, #1
    2838:	add	r3, pc, r3
    283c:	ldrb	r3, [r3]
    2840:	cmp	r3, #0
    2844:	beq	28a4 <ftello64@plt+0xc30>
    2848:	ldr	ip, [sp, #32]
    284c:	mov	r1, #64	; 0x40
    2850:	ldr	r3, [pc, #492]	; 2a44 <ftello64@plt+0xdd0>
    2854:	mov	r2, #1
    2858:	add	lr, r8, r2
    285c:	str	lr, [sp, #28]
    2860:	str	ip, [sp, #4]
    2864:	add	r3, pc, r3
    2868:	ldr	ip, [sp, #36]	; 0x24
    286c:	str	r3, [sp]
    2870:	mov	r3, r1
    2874:	str	ip, [sp, #8]
    2878:	add	ip, sp, #180	; 0xb4
    287c:	str	ip, [sp, #16]
    2880:	mov	r0, ip
    2884:	bl	1c5c <__snprintf_chk@plt>
    2888:	ldr	ip, [sp, #16]
    288c:	str	ip, [r5, r8, lsl #3]
    2890:	mov	r0, ip
    2894:	bl	1a04 <strlen@plt>
    2898:	add	r3, r5, r8, lsl #3
    289c:	ldr	r8, [sp, #28]
    28a0:	str	r0, [r3, #4]
    28a4:	cmp	r9, #0
    28a8:	beq	28c8 <ftello64@plt+0xc54>
    28ac:	ldr	r1, [pc, #404]	; 2a48 <ftello64@plt+0xdd4>
    28b0:	add	r3, r5, r8, lsl #3
    28b4:	mov	r2, #7
    28b8:	add	r1, pc, r1
    28bc:	str	r1, [r5, r8, lsl #3]
    28c0:	add	r8, r8, #1
    28c4:	str	r2, [r3, #4]
    28c8:	mov	r0, r4
    28cc:	str	r4, [r5, r8, lsl #3]
    28d0:	bl	1a04 <strlen@plt>
    28d4:	add	r2, r5, r8, lsl #3
    28d8:	cmp	r9, #0
    28dc:	add	r3, r8, #1
    28e0:	str	r0, [r2, #4]
    28e4:	beq	2904 <ftello64@plt+0xc90>
    28e8:	ldr	r0, [pc, #348]	; 2a4c <ftello64@plt+0xdd8>
    28ec:	add	r2, r5, r3, lsl #3
    28f0:	mov	r1, #4
    28f4:	add	r0, pc, r0
    28f8:	str	r0, [r5, r3, lsl #3]
    28fc:	add	r3, r8, #2
    2900:	str	r1, [r2, #4]
    2904:	ldr	r8, [pc, #324]	; 2a50 <ftello64@plt+0xddc>
    2908:	add	ip, r5, r3, lsl #3
    290c:	add	r4, r3, #1
    2910:	ldr	r0, [pc, #316]	; 2a54 <ftello64@plt+0xde0>
    2914:	add	r8, pc, r8
    2918:	mov	r1, r5
    291c:	add	r0, pc, r0
    2920:	mov	r2, r4
    2924:	str	r0, [r5, r3, lsl #3]
    2928:	mov	r3, #1
    292c:	ldr	r0, [r8]
    2930:	str	r3, [ip, #4]
    2934:	bl	1ae8 <writev@plt>
    2938:	cmp	r0, #0
    293c:	bge	2330 <ftello64@plt+0x6bc>
    2940:	bl	1a58 <__errno_location@plt>
    2944:	ldr	r3, [r0]
    2948:	cmp	r3, #5
    294c:	bne	2330 <ftello64@plt+0x6bc>
    2950:	bl	19e0 <getpid@plt>
    2954:	cmp	r0, #1
    2958:	bne	2330 <ftello64@plt+0x6bc>
    295c:	bl	af24 <ftello64@plt+0x92b0>
    2960:	bl	aeb8 <ftello64@plt+0x9244>
    2964:	ldr	r0, [r8]
    2968:	cmp	r0, #0
    296c:	blt	2330 <ftello64@plt+0x6bc>
    2970:	mov	r1, r5
    2974:	mov	r2, r4
    2978:	bl	1ae8 <writev@plt>
    297c:	b	2330 <ftello64@plt+0x6bc>
    2980:	ldr	ip, [sp, #60]	; 0x3c
    2984:	ldr	r2, [sp, #244]	; 0xf4
    2988:	ldr	r3, [ip]
    298c:	cmp	r2, r3
    2990:	beq	2998 <ftello64@plt+0xd24>
    2994:	bl	189c <__stack_chk_fail@plt>
    2998:	add	sp, sp, #252	; 0xfc
    299c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    29a0:	andeq	r1, r2, r4, ror ip
    29a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    29a8:	strdeq	pc, [r0], -ip
    29ac:			; <UNDEFINED> instruction: 0x0000fbb0
    29b0:	andeq	r0, r1, r8, lsr #32
    29b4:	andeq	r1, r2, r0, lsl #29
    29b8:	andeq	r1, r2, r4, lsl lr
    29bc:	andeq	r1, r2, r8, lsr lr
    29c0:	strdeq	r1, [r2], -ip
    29c4:	strdeq	r1, [r2], -r0
    29c8:	andeq	r1, r2, sl, lsr #28
    29cc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    29d0:	andeq	r1, r2, lr, lsl #27
    29d4:	andeq	r1, r2, r8, lsl #25
    29d8:	andeq	r1, r2, r8, lsl #24
    29dc:	andeq	pc, r0, ip, lsl #19
    29e0:	andeq	pc, r0, r0, ror #18
    29e4:	andeq	pc, r0, r4, lsl #18
    29e8:	strdeq	pc, [r0], -r8
    29ec:	andeq	pc, r0, r4, lsl #19
    29f0:	andeq	pc, r0, r4, ror #18
    29f4:	andeq	pc, r0, r8, lsr r9	; <UNPREDICTABLE>
    29f8:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    29fc:	andeq	pc, r0, ip, asr #14
    2a00:	andeq	r1, r2, ip, asr sl
    2a04:	andeq	r1, r2, ip, ror #20
    2a08:	strdeq	r1, [r2], -ip
    2a0c:	andeq	pc, r0, r8, lsl #15
    2a10:	andeq	pc, r0, r0, ror #14
    2a14:	andeq	pc, r0, r4, lsl #14
    2a18:	andeq	pc, r0, r8, lsl #12
    2a1c:			; <UNDEFINED> instruction: 0x0000f7b4
    2a20:	andeq	pc, r0, ip, lsl #15
    2a24:	andeq	pc, r0, ip, lsr #13
    2a28:			; <UNDEFINED> instruction: 0x0000f5b0
    2a2c:	muleq	r0, ip, sp
    2a30:	andeq	r1, r2, ip, ror #16
    2a34:	muleq	r2, ip, r8
    2a38:	andeq	pc, r0, ip, ror #11
    2a3c:	andeq	r1, r2, r8, asr r8
    2a40:	andeq	r1, r2, r4, asr #16
    2a44:	andeq	pc, r0, r8, ror r6	; <UNPREDICTABLE>
    2a48:	andeq	pc, r0, r0, lsr r6	; <UNPREDICTABLE>
    2a4c:	andeq	sp, r0, r8, asr #6
    2a50:	andeq	r1, r2, ip, lsl r7
    2a54:	ldrdeq	lr, [r0], -r4
    2a58:	push	{r4, r5, r6, r7, r8, lr}
    2a5c:	sub	sp, sp, #24
    2a60:	ldr	r4, [pc, #120]	; 2ae0 <ftello64@plt+0xe6c>
    2a64:	mov	r6, r3
    2a68:	ldr	r5, [sp, #48]	; 0x30
    2a6c:	mov	r8, r0
    2a70:	ldr	ip, [sp, #52]	; 0x34
    2a74:	add	r4, pc, r4
    2a78:	str	r1, [sp, #4]
    2a7c:	mov	r1, #2048	; 0x800
    2a80:	mov	r7, r2
    2a84:	str	r2, [sp, #8]
    2a88:	mov	r3, r1
    2a8c:	str	ip, [sp]
    2a90:	str	r6, [sp, #12]
    2a94:	mov	r0, r4
    2a98:	str	r5, [sp, #16]
    2a9c:	mov	r2, #1
    2aa0:	bl	1c5c <__snprintf_chk@plt>
    2aa4:	ldr	lr, [pc, #56]	; 2ae4 <ftello64@plt+0xe70>
    2aa8:	mov	ip, #0
    2aac:	str	r5, [sp]
    2ab0:	add	lr, pc, lr
    2ab4:	str	r4, [sp, #12]
    2ab8:	str	ip, [sp, #4]
    2abc:	mov	r0, r8
    2ac0:	str	ip, [sp, #8]
    2ac4:	mov	r2, r7
    2ac8:	mov	r3, r6
    2acc:	mov	r1, ip
    2ad0:	str	r4, [lr]
    2ad4:	bl	2174 <ftello64@plt+0x500>
    2ad8:	add	sp, sp, #24
    2adc:	pop	{r4, r5, r6, r7, r8, pc}
    2ae0:	andeq	r1, r2, r0, lsl r6
    2ae4:	andeq	r1, r2, r8, asr #11
    2ae8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2aec:	sub	sp, sp, #92	; 0x5c
    2af0:	ldr	r7, [pc, #548]	; 2d1c <ftello64@plt+0x10a8>
    2af4:	mov	r6, r0
    2af8:	ldr	r3, [pc, #544]	; 2d20 <ftello64@plt+0x10ac>
    2afc:	mov	r5, r1
    2b00:	add	r7, pc, r7
    2b04:	ldr	r3, [r7, r3]
    2b08:	str	r3, [sp, #12]
    2b0c:	ldr	r3, [r3]
    2b10:	str	r3, [sp, #84]	; 0x54
    2b14:	bl	b9c0 <ftello64@plt+0x9d4c>
    2b18:	bl	af74 <ftello64@plt+0x9300>
    2b1c:	cmp	r6, #0
    2b20:	blt	2cfc <ftello64@plt+0x1088>
    2b24:	cmp	r5, #0
    2b28:	beq	2cdc <ftello64@plt+0x1068>
    2b2c:	ldr	r9, [pc, #496]	; 2d24 <ftello64@plt+0x10b0>
    2b30:	movw	sl, #257	; 0x101
    2b34:	ldr	r8, [pc, #492]	; 2d28 <ftello64@plt+0x10b4>
    2b38:	ldr	fp, [pc, #492]	; 2d2c <ftello64@plt+0x10b8>
    2b3c:	add	r9, pc, r9
    2b40:	ldr	r1, [pc, #488]	; 2d30 <ftello64@plt+0x10bc>
    2b44:	add	r8, pc, r8
    2b48:	ldr	r2, [pc, #484]	; 2d34 <ftello64@plt+0x10c0>
    2b4c:	add	fp, pc, fp
    2b50:	add	r1, pc, r1
    2b54:	str	r1, [sp, #16]
    2b58:	add	r2, pc, r2
    2b5c:	str	r2, [sp, #20]
    2b60:	mov	r4, #0
    2b64:	mov	r0, r6
    2b68:	str	r4, [sp]
    2b6c:	mov	r1, r5
    2b70:	mov	r2, r9
    2b74:	mov	r3, r8
    2b78:	bl	19c8 <getopt_long@plt>
    2b7c:	cmp	r0, #0
    2b80:	blt	2c5c <ftello64@plt+0xfe8>
    2b84:	cmp	r0, #114	; 0x72
    2b88:	beq	2c48 <ftello64@plt+0xfd4>
    2b8c:	bgt	2be0 <ftello64@plt+0xf6c>
    2b90:	cmp	r0, #63	; 0x3f
    2b94:	beq	2c00 <ftello64@plt+0xf8c>
    2b98:	cmp	r0, #104	; 0x68
    2b9c:	bne	2c28 <ftello64@plt+0xfb4>
    2ba0:	ldr	r3, [pc, #400]	; 2d38 <ftello64@plt+0x10c4>
    2ba4:	mov	r0, #1
    2ba8:	ldr	r1, [pc, #396]	; 2d3c <ftello64@plt+0x10c8>
    2bac:	ldr	r3, [r7, r3]
    2bb0:	add	r1, pc, r1
    2bb4:	ldr	r2, [r3]
    2bb8:	bl	1aac <__printf_chk@plt>
    2bbc:	mov	r0, r4
    2bc0:	ldr	r1, [sp, #12]
    2bc4:	lsr	r0, r0, #31
    2bc8:	ldr	r2, [sp, #84]	; 0x54
    2bcc:	ldr	r3, [r1]
    2bd0:	cmp	r2, r3
    2bd4:	bne	2cd8 <ftello64@plt+0x1064>
    2bd8:	add	sp, sp, #92	; 0x5c
    2bdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2be0:	cmp	r0, #256	; 0x100
    2be4:	beq	2c08 <ftello64@plt+0xf94>
    2be8:	cmp	r0, sl
    2bec:	bne	2c28 <ftello64@plt+0xfb4>
    2bf0:	ldr	r3, [sp, #20]
    2bf4:	ldr	r1, [sp, #16]
    2bf8:	str	r3, [r1]
    2bfc:	b	2b60 <ftello64@plt+0xeec>
    2c00:	mvn	r0, #21
    2c04:	b	2bc0 <ftello64@plt+0xf4c>
    2c08:	ldr	r0, [pc, #304]	; 2d40 <ftello64@plt+0x10cc>
    2c0c:	add	r0, pc, r0
    2c10:	bl	1968 <puts@plt>
    2c14:	ldr	r0, [pc, #296]	; 2d44 <ftello64@plt+0x10d0>
    2c18:	add	r0, pc, r0
    2c1c:	bl	1968 <puts@plt>
    2c20:	mov	r0, r4
    2c24:	b	2bc0 <ftello64@plt+0xf4c>
    2c28:	ldr	r0, [pc, #280]	; 2d48 <ftello64@plt+0x10d4>
    2c2c:	movw	r2, #711	; 0x2c7
    2c30:	ldr	r1, [pc, #276]	; 2d4c <ftello64@plt+0x10d8>
    2c34:	ldr	r3, [pc, #276]	; 2d50 <ftello64@plt+0x10dc>
    2c38:	add	r0, pc, r0
    2c3c:	add	r1, pc, r1
    2c40:	add	r3, pc, r3
    2c44:	bl	b54c <ftello64@plt+0x98d8>
    2c48:	ldr	r3, [pc, #260]	; 2d54 <ftello64@plt+0x10e0>
    2c4c:	ldr	r3, [r7, r3]
    2c50:	ldr	r3, [r3]
    2c54:	str	r3, [fp]
    2c58:	b	2b60 <ftello64@plt+0xeec>
    2c5c:	add	r7, sp, #24
    2c60:	mov	r0, r4
    2c64:	bl	4a88 <ftello64@plt+0x2e14>
    2c68:	mov	r1, r4
    2c6c:	mov	r0, r7
    2c70:	mov	r2, #60	; 0x3c
    2c74:	bl	1a88 <memset@plt>
    2c78:	ldr	r8, [pc, #216]	; 2d58 <ftello64@plt+0x10e4>
    2c7c:	ldr	lr, [pc, #216]	; 2d5c <ftello64@plt+0x10e8>
    2c80:	mov	r0, r6
    2c84:	ldr	ip, [pc, #212]	; 2d60 <ftello64@plt+0x10ec>
    2c88:	mov	r2, r7
    2c8c:	ldr	r6, [pc, #208]	; 2d64 <ftello64@plt+0x10f0>
    2c90:	mov	r1, r5
    2c94:	mov	r3, r4
    2c98:	add	r8, pc, r8
    2c9c:	add	lr, pc, lr
    2ca0:	add	ip, pc, ip
    2ca4:	add	r6, pc, r6
    2ca8:	str	lr, [sp, #40]	; 0x28
    2cac:	str	ip, [sp, #44]	; 0x2c
    2cb0:	mov	lr, #1
    2cb4:	mov	ip, #2
    2cb8:	str	r8, [sp, #24]
    2cbc:	str	r6, [sp, #60]	; 0x3c
    2cc0:	str	lr, [sp, #28]
    2cc4:	str	lr, [sp, #32]
    2cc8:	str	ip, [sp, #48]	; 0x30
    2ccc:	str	ip, [sp, #52]	; 0x34
    2cd0:	bl	c970 <ftello64@plt+0xacfc>
    2cd4:	b	2bc0 <ftello64@plt+0xf4c>
    2cd8:	bl	189c <__stack_chk_fail@plt>
    2cdc:	ldr	r0, [pc, #132]	; 2d68 <ftello64@plt+0x10f4>
    2ce0:	movw	r2, #685	; 0x2ad
    2ce4:	ldr	r1, [pc, #128]	; 2d6c <ftello64@plt+0x10f8>
    2ce8:	ldr	r3, [pc, #128]	; 2d70 <ftello64@plt+0x10fc>
    2cec:	add	r0, pc, r0
    2cf0:	add	r1, pc, r1
    2cf4:	add	r3, pc, r3
    2cf8:	bl	b2b4 <ftello64@plt+0x9640>
    2cfc:	ldr	r0, [pc, #112]	; 2d74 <ftello64@plt+0x1100>
    2d00:	mov	r2, #684	; 0x2ac
    2d04:	ldr	r1, [pc, #108]	; 2d78 <ftello64@plt+0x1104>
    2d08:	ldr	r3, [pc, #108]	; 2d7c <ftello64@plt+0x1108>
    2d0c:	add	r0, pc, r0
    2d10:	add	r1, pc, r1
    2d14:	add	r3, pc, r3
    2d18:	bl	b2b4 <ftello64@plt+0x9640>
    2d1c:	strdeq	r1, [r2], -ip
    2d20:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2d24:	andeq	ip, r0, r0, asr #16
    2d28:	andeq	r1, r2, ip, lsl r0
    2d2c:	andeq	r1, r2, ip, lsr #9
    2d30:	andeq	r1, r2, ip, lsr #9
    2d34:	andeq	ip, r0, r4, lsl #16
    2d38:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2d3c:	andeq	ip, r0, r0, lsl #11
    2d40:			; <UNDEFINED> instruction: 0x0000c6b4
    2d44:			; <UNDEFINED> instruction: 0x0000c6b4
    2d48:	andeq	ip, r0, r4, lsr r7
    2d4c:	andeq	ip, r0, r8, ror r1
    2d50:	andeq	ip, r0, r4, asr #2
    2d54:	strdeq	r0, [r0], -r8
    2d58:	andeq	ip, r0, ip, ror #13
    2d5c:	andeq	r1, r0, r4, asr #3
    2d60:	andeq	ip, r0, ip, ror #13
    2d64:	andeq	r0, r0, r0, lsr #7
    2d68:	ldrdeq	ip, [r0], -r8
    2d6c:	andeq	ip, r0, r4, asr #1
    2d70:	muleq	r0, r0, r0
    2d74:	andeq	ip, r0, r8, lsl r4
    2d78:	andeq	ip, r0, r4, lsr #1
    2d7c:	andeq	ip, r0, r0, ror r0
    2d80:	mov	fp, #0
    2d84:	mov	lr, #0
    2d88:	pop	{r1}		; (ldr r1, [sp], #4)
    2d8c:	mov	r2, sp
    2d90:	push	{r2}		; (str r2, [sp, #-4]!)
    2d94:	push	{r0}		; (str r0, [sp, #-4]!)
    2d98:	ldr	sl, [pc, #40]	; 2dc8 <ftello64@plt+0x1154>
    2d9c:	add	r3, pc, #36	; 0x24
    2da0:	add	sl, sl, r3
    2da4:	ldr	ip, [pc, #32]	; 2dcc <ftello64@plt+0x1158>
    2da8:	ldr	ip, [sl, ip]
    2dac:	push	{ip}		; (str ip, [sp, #-4]!)
    2db0:	ldr	r3, [pc, #24]	; 2dd0 <ftello64@plt+0x115c>
    2db4:	ldr	r3, [sl, r3]
    2db8:	ldr	r0, [pc, #20]	; 2dd4 <ftello64@plt+0x1160>
    2dbc:	ldr	r0, [sl, r0]
    2dc0:	bl	1980 <__libc_start_main@plt>
    2dc4:	bl	1c20 <abort@plt>
    2dc8:	andeq	r1, r2, ip, lsr r0
    2dcc:	andeq	r0, r0, r4, asr #3
    2dd0:	ldrdeq	r0, [r0], -ip
    2dd4:	andeq	r0, r0, r0, ror #3
    2dd8:	ldr	r3, [pc, #20]	; 2df4 <ftello64@plt+0x1180>
    2ddc:	ldr	r2, [pc, #20]	; 2df8 <ftello64@plt+0x1184>
    2de0:	add	r3, pc, r3
    2de4:	ldr	r2, [r3, r2]
    2de8:	cmp	r2, #0
    2dec:	bxeq	lr
    2df0:	b	19a4 <__gmon_start__@plt>
    2df4:	andeq	r1, r2, ip, lsl r0
    2df8:	ldrdeq	r0, [r0], -r8
    2dfc:	ldr	r2, [pc, #60]	; 2e40 <ftello64@plt+0x11cc>
    2e00:	ldr	r0, [pc, #60]	; 2e44 <ftello64@plt+0x11d0>
    2e04:	add	r2, pc, r2
    2e08:	add	r0, pc, r0
    2e0c:	add	r2, r2, #3
    2e10:	rsb	r2, r0, r2
    2e14:	push	{r3, lr}
    2e18:	cmp	r2, #6
    2e1c:	ldr	r3, [pc, #36]	; 2e48 <ftello64@plt+0x11d4>
    2e20:	add	r3, pc, r3
    2e24:	popls	{r3, pc}
    2e28:	ldr	r2, [pc, #28]	; 2e4c <ftello64@plt+0x11d8>
    2e2c:	ldr	r3, [r3, r2]
    2e30:	cmp	r3, #0
    2e34:	popeq	{r3, pc}
    2e38:	blx	r3
    2e3c:	pop	{r3, pc}
    2e40:	andeq	r1, r2, r4, asr #4
    2e44:	andeq	r1, r2, r0, asr #4
    2e48:	ldrdeq	r0, [r2], -ip
    2e4c:	andeq	r0, r0, ip, asr #3
    2e50:	push	{r3, lr}
    2e54:	ldr	r0, [pc, #64]	; 2e9c <ftello64@plt+0x1228>
    2e58:	ldr	r3, [pc, #64]	; 2ea0 <ftello64@plt+0x122c>
    2e5c:	add	r0, pc, r0
    2e60:	ldr	r2, [pc, #60]	; 2ea4 <ftello64@plt+0x1230>
    2e64:	add	r3, pc, r3
    2e68:	rsb	r3, r0, r3
    2e6c:	add	r2, pc, r2
    2e70:	asr	r3, r3, #2
    2e74:	add	r3, r3, r3, lsr #31
    2e78:	asrs	r3, r3, #1
    2e7c:	popeq	{r3, pc}
    2e80:	ldr	r1, [pc, #32]	; 2ea8 <ftello64@plt+0x1234>
    2e84:	ldr	r2, [r2, r1]
    2e88:	cmp	r2, #0
    2e8c:	popeq	{r3, pc}
    2e90:	mov	r1, r3
    2e94:	blx	r2
    2e98:	pop	{r3, pc}
    2e9c:	andeq	r1, r2, ip, ror #3
    2ea0:	andeq	r1, r2, r4, ror #3
    2ea4:	muleq	r2, r0, pc	; <UNPREDICTABLE>
    2ea8:	strdeq	r0, [r0], -r4
    2eac:	ldr	r2, [pc, #76]	; 2f00 <ftello64@plt+0x128c>
    2eb0:	push	{r3, lr}
    2eb4:	add	r2, pc, r2
    2eb8:	ldr	r3, [pc, #68]	; 2f04 <ftello64@plt+0x1290>
    2ebc:	ldrb	r2, [r2]
    2ec0:	add	r3, pc, r3
    2ec4:	cmp	r2, #0
    2ec8:	popne	{r3, pc}
    2ecc:	ldr	r2, [pc, #52]	; 2f08 <ftello64@plt+0x1294>
    2ed0:	ldr	r3, [r3, r2]
    2ed4:	cmp	r3, #0
    2ed8:	beq	2ee8 <ftello64@plt+0x1274>
    2edc:	ldr	r0, [pc, #40]	; 2f0c <ftello64@plt+0x1298>
    2ee0:	add	r0, pc, r0
    2ee4:	bl	17b8 <__cxa_finalize@plt>
    2ee8:	bl	2dfc <ftello64@plt+0x1188>
    2eec:	ldr	r3, [pc, #28]	; 2f10 <ftello64@plt+0x129c>
    2ef0:	mov	r2, #1
    2ef4:	add	r3, pc, r3
    2ef8:	strb	r2, [r3]
    2efc:	pop	{r3, pc}
    2f00:	muleq	r2, r4, r1
    2f04:	andeq	r0, r2, ip, lsr pc
    2f08:	andeq	r0, r0, r8, asr #3
    2f0c:			; <UNDEFINED> instruction: 0x00020db8
    2f10:	andeq	r1, r2, r4, asr r1
    2f14:	ldr	r0, [pc, #52]	; 2f50 <ftello64@plt+0x12dc>
    2f18:	push	{r3, lr}
    2f1c:	add	r0, pc, r0
    2f20:	ldr	r3, [pc, #44]	; 2f54 <ftello64@plt+0x12e0>
    2f24:	ldr	r2, [r0]
    2f28:	add	r3, pc, r3
    2f2c:	cmp	r2, #0
    2f30:	beq	2f48 <ftello64@plt+0x12d4>
    2f34:	ldr	r2, [pc, #28]	; 2f58 <ftello64@plt+0x12e4>
    2f38:	ldr	r3, [r3, r2]
    2f3c:	cmp	r3, #0
    2f40:	beq	2f48 <ftello64@plt+0x12d4>
    2f44:	blx	r3
    2f48:	pop	{r3, lr}
    2f4c:	b	2e50 <ftello64@plt+0x11dc>
    2f50:	andeq	r0, r2, r0, asr #24
    2f54:	ldrdeq	r0, [r2], -r4
    2f58:	andeq	r0, r0, r4, ror #3
    2f5c:	ldrb	r3, [r0]
    2f60:	ldrb	r0, [r1]
    2f64:	rsb	r0, r0, r3
    2f68:	bx	lr
    2f6c:	push	{r3, r4, r5, r6, r7, lr}
    2f70:	mov	r6, r1
    2f74:	ldrb	r3, [r1, #8]
    2f78:	mov	r7, r0
    2f7c:	cmp	r3, #0
    2f80:	movne	r4, #0
    2f84:	movne	r5, #0
    2f88:	beq	2fbc <ftello64@plt+0x1348>
    2f8c:	ldr	r3, [r6, #4]
    2f90:	mov	r0, r7
    2f94:	add	r3, r3, r4, lsl #3
    2f98:	adds	r4, r4, #1
    2f9c:	adc	r5, r5, #0
    2fa0:	ldr	r1, [r3, #4]
    2fa4:	bl	2f6c <ftello64@plt+0x12f8>
    2fa8:	ldrb	r2, [r6, #8]
    2fac:	mov	r3, #0
    2fb0:	cmp	r3, r5
    2fb4:	cmpeq	r2, r4
    2fb8:	bhi	2f8c <ftello64@plt+0x1318>
    2fbc:	ldrd	r0, [r7, #8]
    2fc0:	adds	r0, r0, #24
    2fc4:	adc	r1, r1, #0
    2fc8:	strd	r0, [r7, #8]
    2fcc:	ldrb	r3, [r6, #8]
    2fd0:	cmp	r3, #0
    2fd4:	movne	r2, #0
    2fd8:	movne	r3, #0
    2fdc:	beq	3008 <ftello64@plt+0x1394>
    2fe0:	adds	r0, r0, #16
    2fe4:	mov	r5, #0
    2fe8:	adc	r1, r1, #0
    2fec:	adds	r2, r2, #1
    2ff0:	strd	r0, [r7, #8]
    2ff4:	adc	r3, r3, #0
    2ff8:	ldrb	r4, [r6, #8]
    2ffc:	cmp	r5, r3
    3000:	cmpeq	r4, r2
    3004:	bhi	2fe0 <ftello64@plt+0x136c>
    3008:	ldr	r3, [r6, #16]
    300c:	cmp	r3, #0
    3010:	popeq	{r3, r4, r5, r6, r7, pc}
    3014:	ldrd	r4, [r7, #8]
    3018:	mov	r2, #0
    301c:	mov	r3, #0
    3020:	adds	r4, r4, #16
    3024:	mov	r1, #0
    3028:	adc	r5, r5, #0
    302c:	adds	r2, r2, #1
    3030:	strd	r4, [r7, #8]
    3034:	adc	r3, r3, #0
    3038:	ldr	r0, [r6, #16]
    303c:	cmp	r1, r3
    3040:	cmpeq	r0, r2
    3044:	bhi	3020 <ftello64@plt+0x13ac>
    3048:	pop	{r3, r4, r5, r6, r7, pc}
    304c:	ldr	r3, [pc, #304]	; 3184 <ftello64@plt+0x1510>
    3050:	cmp	r0, #1
    3054:	ldr	r2, [pc, #300]	; 3188 <ftello64@plt+0x1514>
    3058:	mov	r0, #0
    305c:	add	r3, pc, r3
    3060:	push	{r4, r5, r6, r7, lr}
    3064:	sub	sp, sp, #20
    3068:	ldr	r7, [r3, r2]
    306c:	str	r0, [sp]
    3070:	ldr	r3, [r7]
    3074:	str	r3, [sp, #12]
    3078:	ble	3124 <ftello64@plt+0x14b0>
    307c:	cmp	r1, #0
    3080:	beq	3164 <ftello64@plt+0x14f0>
    3084:	mov	r0, sp
    3088:	ldr	r5, [r1, #4]
    308c:	bl	d550 <ftello64@plt+0xb8dc>
    3090:	cmp	r0, #0
    3094:	blt	3118 <ftello64@plt+0x14a4>
    3098:	mov	r1, r5
    309c:	ldr	r0, [sp]
    30a0:	bl	db18 <ftello64@plt+0xbea4>
    30a4:	cmp	r0, #0
    30a8:	blt	30e8 <ftello64@plt+0x1474>
    30ac:	ldr	r6, [pc, #216]	; 318c <ftello64@plt+0x1518>
    30b0:	add	r4, sp, #4
    30b4:	add	r5, sp, #8
    30b8:	add	r6, pc, r6
    30bc:	b	30d0 <ftello64@plt+0x145c>
    30c0:	mov	r0, #1
    30c4:	mov	r1, r6
    30c8:	ldmib	sp, {r2, r3}
    30cc:	bl	1aac <__printf_chk@plt>
    30d0:	ldr	r0, [sp]
    30d4:	mov	r1, r4
    30d8:	mov	r2, r5
    30dc:	bl	dbfc <ftello64@plt+0xbf88>
    30e0:	cmp	r0, #0
    30e4:	bgt	30c0 <ftello64@plt+0x144c>
    30e8:	mov	r4, #0
    30ec:	ldr	r0, [sp]
    30f0:	cmp	r0, #0
    30f4:	beq	30fc <ftello64@plt+0x1488>
    30f8:	bl	d4dc <ftello64@plt+0xb868>
    30fc:	ldr	r2, [sp, #12]
    3100:	mov	r0, r4
    3104:	ldr	r3, [r7]
    3108:	cmp	r2, r3
    310c:	bne	3120 <ftello64@plt+0x14ac>
    3110:	add	sp, sp, #20
    3114:	pop	{r4, r5, r6, r7, pc}
    3118:	mov	r4, r0
    311c:	b	30ec <ftello64@plt+0x1478>
    3120:	bl	189c <__stack_chk_fail@plt>
    3124:	ldr	r0, [pc, #100]	; 3190 <ftello64@plt+0x151c>
    3128:	mov	r2, #580	; 0x244
    312c:	ldr	r1, [pc, #96]	; 3194 <ftello64@plt+0x1520>
    3130:	ldr	r3, [pc, #96]	; 3198 <ftello64@plt+0x1524>
    3134:	add	r0, pc, r0
    3138:	add	r1, pc, r1
    313c:	add	r3, pc, r3
    3140:	bl	b2b4 <ftello64@plt+0x9640>
    3144:	ldr	r3, [sp]
    3148:	mov	r4, r0
    314c:	cmp	r3, #0
    3150:	beq	315c <ftello64@plt+0x14e8>
    3154:	mov	r0, r3
    3158:	bl	d4dc <ftello64@plt+0xb868>
    315c:	mov	r0, r4
    3160:	bl	1bfc <_Unwind_Resume@plt>
    3164:	ldr	r0, [pc, #48]	; 319c <ftello64@plt+0x1528>
    3168:	movw	r2, #581	; 0x245
    316c:	ldr	r1, [pc, #44]	; 31a0 <ftello64@plt+0x152c>
    3170:	ldr	r3, [pc, #44]	; 31a4 <ftello64@plt+0x1530>
    3174:	add	r0, pc, r0
    3178:	add	r1, pc, r1
    317c:	add	r3, pc, r3
    3180:	bl	b2b4 <ftello64@plt+0x9640>
    3184:	andeq	r0, r2, r0, lsr #27
    3188:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    318c:	andeq	fp, r0, r4, lsl sp
    3190:	andeq	fp, r0, r4, ror ip
    3194:	andeq	fp, r0, ip, ror ip
    3198:	andeq	ip, r0, r4, lsr #5
    319c:	andeq	fp, r0, r0, asr ip
    31a0:	andeq	fp, r0, ip, lsr ip
    31a4:	andeq	ip, r0, r4, ror #4
    31a8:	push	{r3, r4, r5, lr}
    31ac:	mov	r5, r0
    31b0:	ldrb	r3, [r0, #8]
    31b4:	cmp	r3, #0
    31b8:	movne	r4, #0
    31bc:	beq	31e0 <ftello64@plt+0x156c>
    31c0:	ldr	r3, [r5, #4]
    31c4:	add	r3, r3, r4, lsl #3
    31c8:	add	r4, r4, #1
    31cc:	ldr	r0, [r3, #4]
    31d0:	bl	31a8 <ftello64@plt+0x1534>
    31d4:	ldrb	r3, [r5, #8]
    31d8:	cmp	r3, r4
    31dc:	bhi	31c0 <ftello64@plt+0x154c>
    31e0:	ldr	r0, [r5, #4]
    31e4:	bl	1824 <free@plt>
    31e8:	ldr	r0, [r5, #12]
    31ec:	bl	1824 <free@plt>
    31f0:	mov	r0, r5
    31f4:	pop	{r3, r4, r5, lr}
    31f8:	b	1824 <free@plt>
    31fc:	ldr	r3, [r2, #4]
    3200:	ldr	r0, [r0]
    3204:	ldr	r1, [r1]
    3208:	ldr	r3, [r3]
    320c:	add	r0, r3, r0
    3210:	add	r1, r3, r1
    3214:	b	17ac <strcmp@plt>
    3218:	ldr	r3, [pc, #592]	; 3470 <ftello64@plt+0x17fc>
    321c:	ldr	ip, [pc, #592]	; 3474 <ftello64@plt+0x1800>
    3220:	add	r3, pc, r3
    3224:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3228:	mov	r9, r0
    322c:	mov	r0, r3
    3230:	sub	sp, sp, #68	; 0x44
    3234:	ldr	ip, [r0, ip]
    3238:	mov	r8, r1
    323c:	ldr	lr, [r1]
    3240:	mov	r1, #0
    3244:	ldrd	r2, [r9, #8]
    3248:	ldrb	r0, [r8, #8]
    324c:	adds	r2, r2, lr
    3250:	str	ip, [sp, #4]
    3254:	ldr	lr, [r8, #16]
    3258:	adc	r3, r3, #0
    325c:	ldr	ip, [ip]
    3260:	cmp	r0, r1
    3264:	str	r1, [sp, #44]	; 0x2c
    3268:	str	r2, [sp, #36]	; 0x24
    326c:	str	r3, [sp, #40]	; 0x28
    3270:	str	ip, [sp, #60]	; 0x3c
    3274:	str	r1, [sp, #48]	; 0x30
    3278:	strb	r0, [sp, #44]	; 0x2c
    327c:	str	r1, [sp, #56]	; 0x38
    3280:	str	lr, [sp, #52]	; 0x34
    3284:	streq	r0, [sp, #8]
    3288:	bne	3380 <ftello64@plt+0x170c>
    328c:	ldr	r0, [r9]
    3290:	bl	1c74 <ftello64@plt>
    3294:	mov	r2, #1
    3298:	ldr	r3, [r9]
    329c:	str	r1, [sp, #12]
    32a0:	mov	fp, r0
    32a4:	mov	r1, #24
    32a8:	add	r0, sp, #36	; 0x24
    32ac:	bl	1908 <fwrite@plt>
    32b0:	ldrd	r2, [r9, #16]
    32b4:	adds	r2, r2, #1
    32b8:	adc	r3, r3, #0
    32bc:	strd	r2, [r9, #16]
    32c0:	ldrb	r2, [r8, #8]
    32c4:	cmp	r2, #0
    32c8:	bne	3420 <ftello64@plt+0x17ac>
    32cc:	ldr	r3, [r8, #16]
    32d0:	cmp	r3, #0
    32d4:	beq	335c <ftello64@plt+0x16e8>
    32d8:	add	sl, sp, #20
    32dc:	mov	r4, #0
    32e0:	mov	r5, #0
    32e4:	ldr	r2, [r8, #12]
    32e8:	lsl	r3, r4, #3
    32ec:	ldrd	r6, [r9, #8]
    32f0:	adds	r4, r4, #1
    32f4:	add	ip, r2, r3
    32f8:	adc	r5, r5, #0
    32fc:	ldr	lr, [r2, r3]
    3300:	mov	r0, sl
    3304:	mov	r1, #16
    3308:	adds	r2, r6, lr
    330c:	str	r2, [sp, #20]
    3310:	adc	r3, r7, #0
    3314:	str	r3, [sp, #24]
    3318:	ldr	ip, [ip, #4]
    331c:	mov	r2, #1
    3320:	ldr	r3, [r9]
    3324:	adds	r6, r6, ip
    3328:	str	r6, [sp, #28]
    332c:	adc	r7, r7, #0
    3330:	str	r7, [sp, #32]
    3334:	bl	1908 <fwrite@plt>
    3338:	ldrd	r2, [r9, #32]
    333c:	adds	r2, r2, #1
    3340:	adc	r3, r3, #0
    3344:	strd	r2, [r9, #32]
    3348:	ldr	r2, [r8, #16]
    334c:	mov	r3, #0
    3350:	cmp	r3, r5
    3354:	cmpeq	r2, r4
    3358:	bhi	32e4 <ftello64@plt+0x1670>
    335c:	ldr	r1, [sp, #12]
    3360:	mov	r0, fp
    3364:	ldr	r4, [sp, #4]
    3368:	ldr	r2, [sp, #60]	; 0x3c
    336c:	ldr	r3, [r4]
    3370:	cmp	r2, r3
    3374:	bne	346c <ftello64@plt+0x17f8>
    3378:	add	sp, sp, #68	; 0x44
    337c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3380:	mov	r1, #16
    3384:	bl	177c <calloc@plt>
    3388:	cmp	r0, #0
    338c:	str	r0, [sp, #8]
    3390:	beq	3460 <ftello64@plt+0x17ec>
    3394:	ldr	r7, [sp, #8]
    3398:	mov	r4, #0
    339c:	mov	r5, #0
    33a0:	mov	r6, r7
    33a4:	b	33e0 <ftello64@plt+0x176c>
    33a8:	ldr	r2, [r8, #4]
    33ac:	lsl	r3, r4, #4
    33b0:	adds	r4, r4, #1
    33b4:	add	r7, r7, #16
    33b8:	adc	r5, r5, #0
    33bc:	ldrb	r2, [r2, sl]
    33c0:	strb	r2, [r6, r3]
    33c4:	mov	r3, #0
    33c8:	str	r0, [r7, #-8]
    33cc:	str	r1, [r7, #-4]
    33d0:	ldrb	r2, [r8, #8]
    33d4:	cmp	r3, r5
    33d8:	cmpeq	r2, r4
    33dc:	bls	328c <ftello64@plt+0x1618>
    33e0:	ldr	r3, [r8, #4]
    33e4:	lsl	sl, r4, #3
    33e8:	mov	r0, r9
    33ec:	add	r3, r3, sl
    33f0:	ldr	r1, [r3, #4]
    33f4:	bl	3218 <ftello64@plt+0x15a4>
    33f8:	cmp	r0, #0
    33fc:	sbcs	r3, r1, #0
    3400:	bge	33a8 <ftello64@plt+0x1734>
    3404:	mov	sl, r0
    3408:	mov	fp, r1
    340c:	ldr	r0, [sp, #8]
    3410:	bl	1824 <free@plt>
    3414:	mov	r0, sl
    3418:	mov	r1, fp
    341c:	b	3364 <ftello64@plt+0x16f0>
    3420:	mov	r1, #16
    3424:	ldr	r3, [r9]
    3428:	ldr	r0, [sp, #8]
    342c:	mov	r5, #0
    3430:	bl	1908 <fwrite@plt>
    3434:	ldrd	r2, [r9, #24]
    3438:	ldrb	r4, [r8, #8]
    343c:	ldr	r0, [sp, #8]
    3440:	adds	r2, r2, r4
    3444:	adc	r3, r3, r5
    3448:	strd	r2, [r9, #24]
    344c:	bl	1824 <free@plt>
    3450:	ldr	r3, [r8, #16]
    3454:	cmp	r3, #0
    3458:	bne	32d8 <ftello64@plt+0x1664>
    345c:	b	335c <ftello64@plt+0x16e8>
    3460:	mvn	r0, #11
    3464:	mvn	r1, #0
    3468:	b	3364 <ftello64@plt+0x16f0>
    346c:	bl	189c <__stack_chk_fail@plt>
    3470:	ldrdeq	r0, [r2], -ip
    3474:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3478:	push	{r4, lr}
    347c:	subs	r4, r0, #0
    3480:	popeq	{r4, pc}
    3484:	ldr	r0, [r4]
    3488:	cmp	r0, #0
    348c:	beq	3494 <ftello64@plt+0x1820>
    3490:	bl	31a8 <ftello64@plt+0x1534>
    3494:	ldr	r0, [r4, #4]
    3498:	bl	aafc <ftello64@plt+0x8e88>
    349c:	mov	r0, r4
    34a0:	pop	{r4, lr}
    34a4:	b	1824 <free@plt>
    34a8:	push	{r4, r5, r6, r7, r8, lr}
    34ac:	mov	r5, r3
    34b0:	ldrb	r3, [r3]
    34b4:	mov	r7, r1
    34b8:	mov	r6, r0
    34bc:	ldr	r0, [r2]
    34c0:	add	r1, r3, #1
    34c4:	mov	r4, r2
    34c8:	ldrb	r8, [sp, #28]
    34cc:	lsl	r1, r1, #3
    34d0:	bl	18b4 <realloc@plt>
    34d4:	cmp	r0, #0
    34d8:	beq	3544 <ftello64@plt+0x18d0>
    34dc:	str	r0, [r4]
    34e0:	mov	r2, #8
    34e4:	ldr	r1, [r7]
    34e8:	ldr	r3, [pc, #92]	; 354c <ftello64@plt+0x18d8>
    34ec:	add	r1, r1, #1
    34f0:	str	r1, [r7]
    34f4:	ldrb	r0, [r5]
    34f8:	add	r3, pc, r3
    34fc:	ldr	r1, [r4]
    3500:	strb	r8, [r1, r0, lsl #3]
    3504:	ldrb	r0, [r5]
    3508:	ldr	r1, [r4]
    350c:	add	r1, r1, r0, lsl #3
    3510:	ldr	r0, [sp, #24]
    3514:	str	r0, [r1, #4]
    3518:	ldrb	r1, [r5]
    351c:	add	r1, r1, #1
    3520:	uxtb	r1, r1
    3524:	strb	r1, [r5]
    3528:	ldr	r0, [r4]
    352c:	bl	1b9c <qsort@plt>
    3530:	ldr	r3, [r6]
    3534:	mov	r0, #0
    3538:	add	r3, r3, #1
    353c:	str	r3, [r6]
    3540:	pop	{r4, r5, r6, r7, r8, pc}
    3544:	mvn	r0, #11
    3548:	pop	{r4, r5, r6, r7, r8, pc}
    354c:			; <UNDEFINED> instruction: 0xfffffa5c
    3550:	ldr	ip, [pc, #336]	; 36a8 <ftello64@plt+0x1a34>
    3554:	push	{r4, r5, r6, r7, r8, r9, lr}
    3558:	add	ip, pc, ip
    355c:	ldr	lr, [pc, #328]	; 36ac <ftello64@plt+0x1a38>
    3560:	mov	r6, r3
    3564:	mov	r4, r0
    3568:	mov	r0, r3
    356c:	mov	r3, ip
    3570:	sub	sp, sp, #28
    3574:	ldr	r5, [ip, lr]
    3578:	mov	r8, r1
    357c:	mov	r7, r2
    3580:	ldr	r9, [sp, #56]	; 0x38
    3584:	ldr	r3, [r5]
    3588:	str	r3, [sp, #20]
    358c:	bl	1a04 <strlen@plt>
    3590:	mov	r1, r6
    3594:	mov	r2, r0
    3598:	ldr	r0, [r4, #4]
    359c:	bl	ab2c <ftello64@plt+0x8eb8>
    35a0:	subs	r6, r0, #0
    35a4:	movlt	r0, r6
    35a8:	blt	3614 <ftello64@plt+0x19a0>
    35ac:	mov	r0, r9
    35b0:	bl	1a04 <strlen@plt>
    35b4:	mov	r1, r9
    35b8:	mov	r2, r0
    35bc:	ldr	r0, [r4, #4]
    35c0:	bl	ab2c <ftello64@plt+0x8eb8>
    35c4:	subs	r9, r0, #0
    35c8:	movlt	r0, r9
    35cc:	blt	3614 <ftello64@plt+0x19a0>
    35d0:	ldr	r2, [r7]
    35d4:	cmp	r2, #0
    35d8:	beq	3630 <ftello64@plt+0x19bc>
    35dc:	ldr	ip, [pc, #204]	; 36b0 <ftello64@plt+0x1a3c>
    35e0:	add	r0, sp, #12
    35e4:	ldr	r1, [r8]
    35e8:	mov	r3, #8
    35ec:	add	ip, pc, ip
    35f0:	str	r4, [sp, #4]
    35f4:	str	ip, [sp]
    35f8:	str	r6, [sp, #12]
    35fc:	str	r9, [sp, #16]
    3600:	bl	668c <ftello64@plt+0x4a18>
    3604:	cmp	r0, #0
    3608:	beq	362c <ftello64@plt+0x19b8>
    360c:	str	r9, [r0, #4]
    3610:	mov	r0, #0
    3614:	ldr	r2, [sp, #20]
    3618:	ldr	r3, [r5]
    361c:	cmp	r2, r3
    3620:	bne	36a4 <ftello64@plt+0x1a30>
    3624:	add	sp, sp, #28
    3628:	pop	{r4, r5, r6, r7, r8, r9, pc}
    362c:	ldr	r2, [r7]
    3630:	add	r1, r2, #1
    3634:	ldr	r0, [r8]
    3638:	lsl	r1, r1, #3
    363c:	bl	18b4 <realloc@plt>
    3640:	cmp	r0, #0
    3644:	beq	369c <ftello64@plt+0x1a28>
    3648:	ldr	r1, [r4, #16]
    364c:	mov	r2, #8
    3650:	ldr	r3, [pc, #92]	; 36b4 <ftello64@plt+0x1a40>
    3654:	add	r1, r1, #1
    3658:	str	r1, [r4, #16]
    365c:	str	r0, [r8]
    3660:	add	r3, pc, r3
    3664:	ldr	r1, [r7]
    3668:	str	r6, [r0, r1, lsl #3]
    366c:	ldr	r0, [r7]
    3670:	ldr	r1, [r8]
    3674:	add	r1, r1, r0, lsl #3
    3678:	str	r9, [r1, #4]
    367c:	ldr	r1, [r7]
    3680:	str	r4, [sp]
    3684:	add	r1, r1, #1
    3688:	str	r1, [r7]
    368c:	ldr	r0, [r8]
    3690:	bl	1a34 <qsort_r@plt>
    3694:	mov	r0, #0
    3698:	b	3614 <ftello64@plt+0x19a0>
    369c:	mvn	r0, #11
    36a0:	b	3614 <ftello64@plt+0x19a0>
    36a4:	bl	189c <__stack_chk_fail@plt>
    36a8:	andeq	r0, r2, r4, lsr #17
    36ac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    36b0:			; <UNDEFINED> instruction: 0xfffffc08
    36b4:			; <UNDEFINED> instruction: 0xfffffb94
    36b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    36bc:	sub	sp, sp, #68	; 0x44
    36c0:	ldr	ip, [pc, #1068]	; 3af4 <ftello64@plt+0x1e80>
    36c4:	mov	r5, r3
    36c8:	str	r2, [sp, #36]	; 0x24
    36cc:	mov	sl, r0
    36d0:	ldr	r2, [pc, #1056]	; 3af8 <ftello64@plt+0x1e84>
    36d4:	add	ip, pc, ip
    36d8:	mov	r4, r1
    36dc:	ldr	r0, [sp, #36]	; 0x24
    36e0:	mov	r3, ip
    36e4:	mov	r1, #61	; 0x3d
    36e8:	ldr	r2, [ip, r2]
    36ec:	ldr	r3, [r2]
    36f0:	str	r2, [sp, #40]	; 0x28
    36f4:	str	r3, [sp, #60]	; 0x3c
    36f8:	bl	1a1c <strchr@plt>
    36fc:	subs	r6, r0, #0
    3700:	beq	3a7c <ftello64@plt+0x1e08>
    3704:	mov	r3, #0
    3708:	strb	r3, [r6]
    370c:	bl	19d4 <__ctype_b_loc@plt>
    3710:	ldr	ip, [sp, #36]	; 0x24
    3714:	ldrb	r1, [ip]
    3718:	lsl	r3, r1, #1
    371c:	ldr	r0, [r0]
    3720:	ldrh	r2, [r0, r3]
    3724:	b	3744 <ftello64@plt+0x1ad0>
    3728:	ldrb	r3, [ip, #1]
    372c:	lsl	r2, r3, #1
    3730:	ldrh	r2, [r0, r2]
    3734:	tst	r2, #1
    3738:	beq	374c <ftello64@plt+0x1ad8>
    373c:	add	ip, ip, #1
    3740:	mov	r1, r3
    3744:	tst	r2, #1
    3748:	bne	3728 <ftello64@plt+0x1ab4>
    374c:	cmp	r1, #0
    3750:	str	ip, [sp, #36]	; 0x24
    3754:	beq	3924 <ftello64@plt+0x1cb0>
    3758:	ldrb	r3, [r6, #1]
    375c:	cmp	r3, #0
    3760:	beq	3924 <ftello64@plt+0x1cb0>
    3764:	cmp	r4, #0
    3768:	beq	3988 <ftello64@plt+0x1d14>
    376c:	ldr	ip, [r4]
    3770:	cmp	ip, #0
    3774:	str	ip, [sp, #16]
    3778:	beq	3988 <ftello64@plt+0x1d14>
    377c:	ldr	ip, [pc, #888]	; 3afc <ftello64@plt+0x1e88>
    3780:	mov	r9, #0
    3784:	add	r6, r6, #1
    3788:	add	r4, r4, #4
    378c:	add	ip, pc, ip
    3790:	add	r1, sl, #8
    3794:	add	r2, sl, #12
    3798:	str	ip, [sp, #20]
    379c:	str	r6, [sp, #44]	; 0x2c
    37a0:	str	r4, [sp, #32]
    37a4:	str	r1, [sp, #24]
    37a8:	str	r2, [sp, #28]
    37ac:	ldr	r4, [sl]
    37b0:	mov	r8, #0
    37b4:	b	38c0 <ftello64@plt+0x1c4c>
    37b8:	mov	r7, #0
    37bc:	mov	r0, #1
    37c0:	mov	r1, #20
    37c4:	bl	177c <calloc@plt>
    37c8:	subs	r6, r0, #0
    37cc:	beq	3950 <ftello64@plt+0x1cdc>
    37d0:	add	fp, fp, #1
    37d4:	str	fp, [r6]
    37d8:	ldr	r3, [r4, #4]
    37dc:	mov	r1, r7
    37e0:	str	r3, [r6, #4]
    37e4:	ldrb	r3, [r4, #8]
    37e8:	strb	r3, [r6, #8]
    37ec:	ldr	r3, [r4, #12]
    37f0:	str	r3, [r6, #12]
    37f4:	ldr	r3, [r4, #16]
    37f8:	str	r3, [r6, #16]
    37fc:	ldr	r2, [sl, #4]
    3800:	ldr	r3, [r4]
    3804:	ldr	r0, [r2]
    3808:	add	r0, r0, r3
    380c:	bl	18cc <__strndup@plt>
    3810:	subs	fp, r0, #0
    3814:	beq	3954 <ftello64@plt+0x1ce0>
    3818:	ldr	r0, [sl, #4]
    381c:	mov	r1, fp
    3820:	mov	r2, r7
    3824:	bl	ab2c <ftello64@plt+0x8eb8>
    3828:	cmp	r0, #0
    382c:	blt	3954 <ftello64@plt+0x1ce0>
    3830:	str	r0, [r4]
    3834:	add	r2, r4, #4
    3838:	str	r9, [r4, #4]
    383c:	add	r3, r4, #8
    3840:	strb	r9, [r4, #8]
    3844:	str	r9, [r4, #12]
    3848:	str	r9, [r4, #16]
    384c:	ldr	r0, [sp, #24]
    3850:	ldr	r1, [sp, #28]
    3854:	str	r6, [sp]
    3858:	str	r5, [sp, #4]
    385c:	bl	34a8 <ftello64@plt+0x1834>
    3860:	cmp	r0, #0
    3864:	blt	3954 <ftello64@plt+0x1ce0>
    3868:	mov	r0, fp
    386c:	bl	1824 <free@plt>
    3870:	ldr	ip, [sp, #16]
    3874:	add	r8, r7, r8
    3878:	ldrb	r5, [ip, r8]
    387c:	cmp	r5, #0
    3880:	beq	39d4 <ftello64@plt+0x1d60>
    3884:	ldr	ip, [sp, #20]
    3888:	add	r0, sp, #64	; 0x40
    388c:	ldr	r1, [r4, #4]
    3890:	mov	r3, #8
    3894:	ldrb	r2, [r4, #8]
    3898:	strb	r5, [r0, #-12]!
    389c:	str	ip, [sp]
    38a0:	bl	1a94 <bsearch@plt>
    38a4:	cmp	r0, #0
    38a8:	beq	39f4 <ftello64@plt+0x1d80>
    38ac:	ldr	r3, [r0, #4]
    38b0:	cmp	r3, #0
    38b4:	beq	39f4 <ftello64@plt+0x1d80>
    38b8:	add	r8, r8, #1
    38bc:	mov	r4, r3
    38c0:	ldr	r3, [sl, #4]
    38c4:	ldr	fp, [r4]
    38c8:	ldr	r3, [r3]
    38cc:	add	r0, r3, fp
    38d0:	ldrb	r5, [r3, fp]
    38d4:	cmp	r5, #0
    38d8:	moveq	r7, r5
    38dc:	beq	3870 <ftello64@plt+0x1bfc>
    38e0:	ldr	r3, [sp, #16]
    38e4:	add	r2, r3, r8
    38e8:	ldrb	r1, [r3, r8]
    38ec:	cmp	r1, r5
    38f0:	moveq	r3, r0
    38f4:	moveq	r7, #0
    38f8:	bne	37b8 <ftello64@plt+0x1b44>
    38fc:	ldrb	r5, [r3, #1]!
    3900:	add	r7, r7, #1
    3904:	add	r0, fp, r7
    3908:	cmp	r5, #0
    390c:	beq	3870 <ftello64@plt+0x1bfc>
    3910:	ldrb	r1, [r2, #1]!
    3914:	cmp	r1, r5
    3918:	beq	38fc <ftello64@plt+0x1c88>
    391c:	mov	fp, r0
    3920:	b	37bc <ftello64@plt+0x1b48>
    3924:	bl	bc2c <ftello64@plt+0x9fb8>
    3928:	cmp	r0, #2
    392c:	bgt	3990 <ftello64@plt+0x1d1c>
    3930:	mvn	r0, #21
    3934:	ldr	ip, [sp, #40]	; 0x28
    3938:	ldr	r2, [sp, #60]	; 0x3c
    393c:	ldr	r3, [ip]
    3940:	cmp	r2, r3
    3944:	bne	3af0 <ftello64@plt+0x1e7c>
    3948:	add	sp, sp, #68	; 0x44
    394c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3950:	mov	fp, r6
    3954:	mov	r0, r6
    3958:	bl	1824 <free@plt>
    395c:	mov	r0, fp
    3960:	bl	1824 <free@plt>
    3964:	ldr	r3, [sp, #32]
    3968:	cmp	r3, #0
    396c:	beq	3988 <ftello64@plt+0x1d14>
    3970:	ldr	r2, [sp, #32]
    3974:	ldr	r1, [r2], #4
    3978:	cmp	r1, #0
    397c:	str	r2, [sp, #32]
    3980:	str	r1, [sp, #16]
    3984:	bne	37ac <ftello64@plt+0x1b38>
    3988:	mov	r0, #0
    398c:	b	3934 <ftello64@plt+0x1cc0>
    3990:	ldr	r2, [pc, #360]	; 3b00 <ftello64@plt+0x1e8c>
    3994:	mov	r0, #3
    3998:	ldr	r3, [sp, #36]	; 0x24
    399c:	mov	r1, #0
    39a0:	add	r2, pc, r2
    39a4:	ldr	ip, [pc, #344]	; 3b04 <ftello64@plt+0x1e90>
    39a8:	str	r2, [sp, #4]
    39ac:	ldr	r2, [pc, #340]	; 3b08 <ftello64@plt+0x1e94>
    39b0:	add	ip, pc, ip
    39b4:	str	r3, [sp, #8]
    39b8:	movw	r3, #457	; 0x1c9
    39bc:	str	r5, [sp, #12]
    39c0:	add	r2, pc, r2
    39c4:	str	ip, [sp]
    39c8:	bl	b4e8 <ftello64@plt+0x9874>
    39cc:	mvn	r0, #21
    39d0:	b	3934 <ftello64@plt+0x1cc0>
    39d4:	ldr	r1, [sp, #44]	; 0x2c
    39d8:	mov	r0, sl
    39dc:	add	r2, r4, #16
    39e0:	ldr	r3, [sp, #36]	; 0x24
    39e4:	str	r1, [sp]
    39e8:	add	r1, r4, #12
    39ec:	bl	3550 <ftello64@plt+0x18dc>
    39f0:	b	3964 <ftello64@plt+0x1cf0>
    39f4:	mov	r0, #1
    39f8:	mov	r1, #20
    39fc:	bl	177c <calloc@plt>
    3a00:	subs	r6, r0, #0
    3a04:	beq	3964 <ftello64@plt+0x1cf0>
    3a08:	ldr	r1, [sp, #16]
    3a0c:	add	r7, r8, #1
    3a10:	add	r7, r1, r7
    3a14:	mov	r0, r7
    3a18:	bl	1a04 <strlen@plt>
    3a1c:	mov	r1, r7
    3a20:	mov	r2, r0
    3a24:	ldr	r0, [sl, #4]
    3a28:	bl	ab2c <ftello64@plt+0x8eb8>
    3a2c:	cmp	r0, #0
    3a30:	blt	3ac8 <ftello64@plt+0x1e54>
    3a34:	str	r0, [r6]
    3a38:	add	r2, r4, #4
    3a3c:	ldr	r0, [sp, #24]
    3a40:	add	r3, r4, #8
    3a44:	str	r6, [sp]
    3a48:	ldr	r1, [sp, #28]
    3a4c:	str	r5, [sp, #4]
    3a50:	bl	34a8 <ftello64@plt+0x1834>
    3a54:	cmp	r0, #0
    3a58:	blt	3ac8 <ftello64@plt+0x1e54>
    3a5c:	ldr	r2, [sp, #44]	; 0x2c
    3a60:	mov	r0, sl
    3a64:	add	r1, r6, #12
    3a68:	ldr	r3, [sp, #36]	; 0x24
    3a6c:	str	r2, [sp]
    3a70:	add	r2, r6, #16
    3a74:	bl	3550 <ftello64@plt+0x18dc>
    3a78:	b	3964 <ftello64@plt+0x1cf0>
    3a7c:	bl	bc2c <ftello64@plt+0x9fb8>
    3a80:	cmp	r0, #2
    3a84:	ble	3930 <ftello64@plt+0x1cbc>
    3a88:	ldr	r2, [pc, #124]	; 3b0c <ftello64@plt+0x1e98>
    3a8c:	mov	r1, r6
    3a90:	ldr	r3, [sp, #36]	; 0x24
    3a94:	mov	r0, #3
    3a98:	add	r2, pc, r2
    3a9c:	ldr	ip, [pc, #108]	; 3b10 <ftello64@plt+0x1e9c>
    3aa0:	str	r2, [sp, #4]
    3aa4:	ldr	r2, [pc, #104]	; 3b14 <ftello64@plt+0x1ea0>
    3aa8:	add	ip, pc, ip
    3aac:	str	r3, [sp, #8]
    3ab0:	movw	r3, #445	; 0x1bd
    3ab4:	str	r5, [sp, #12]
    3ab8:	add	r2, pc, r2
    3abc:	str	ip, [sp]
    3ac0:	bl	b4e8 <ftello64@plt+0x9874>
    3ac4:	b	3930 <ftello64@plt+0x1cbc>
    3ac8:	mov	r0, r6
    3acc:	bl	1824 <free@plt>
    3ad0:	b	3964 <ftello64@plt+0x1cf0>
    3ad4:	mov	r4, r0
    3ad8:	mov	r0, r6
    3adc:	bl	1824 <free@plt>
    3ae0:	mov	r0, fp
    3ae4:	bl	1824 <free@plt>
    3ae8:	mov	r0, r4
    3aec:	bl	1bfc <_Unwind_Resume@plt>
    3af0:	bl	189c <__stack_chk_fail@plt>
    3af4:	andeq	r0, r2, r8, lsr #14
    3af8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3afc:			; <UNDEFINED> instruction: 0xfffff7c8
    3b00:	andeq	fp, r0, ip, ror #8
    3b04:	andeq	fp, r0, r8, asr #20
    3b08:	strdeq	fp, [r0], -r4
    3b0c:	andeq	fp, r0, ip, lsr r3
    3b10:	andeq	fp, r0, r0, asr r9
    3b14:	strdeq	fp, [r0], -ip
    3b18:	ldr	r3, [pc, #792]	; 3e38 <ftello64@plt+0x21c4>
    3b1c:	mov	r2, #0
    3b20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3b24:	sub	sp, sp, #2096	; 0x830
    3b28:	ldr	ip, [pc, #780]	; 3e3c <ftello64@plt+0x21c8>
    3b2c:	sub	sp, sp, #4
    3b30:	add	r3, pc, r3
    3b34:	mov	r7, r1
    3b38:	str	r0, [sp, #20]
    3b3c:	mov	r0, r7
    3b40:	ldr	ip, [r3, ip]
    3b44:	ldr	r1, [pc, #756]	; 3e40 <ftello64@plt+0x21cc>
    3b48:	str	r2, [sp, #40]	; 0x28
    3b4c:	ldr	r3, [ip]
    3b50:	add	r1, pc, r1
    3b54:	str	ip, [sp, #16]
    3b58:	str	r3, [sp, #2092]	; 0x82c
    3b5c:	bl	1b90 <fopen64@plt>
    3b60:	subs	r6, r0, #0
    3b64:	beq	3ddc <ftello64@plt+0x2168>
    3b68:	ldr	r3, [pc, #724]	; 3e44 <ftello64@plt+0x21d0>
    3b6c:	add	r8, sp, #48	; 0x30
    3b70:	ldr	sl, [pc, #720]	; 3e48 <ftello64@plt+0x21d4>
    3b74:	add	r4, sp, #44	; 0x2c
    3b78:	ldr	fp, [pc, #716]	; 3e4c <ftello64@plt+0x21d8>
    3b7c:	add	r3, pc, r3
    3b80:	ldr	r1, [pc, #712]	; 3e50 <ftello64@plt+0x21dc>
    3b84:	add	sl, pc, sl
    3b88:	str	r3, [sp, #24]
    3b8c:	add	fp, pc, fp
    3b90:	ldr	r2, [pc, #700]	; 3e54 <ftello64@plt+0x21e0>
    3b94:	mov	r5, #0
    3b98:	ldr	r3, [pc, #696]	; 3e58 <ftello64@plt+0x21e4>
    3b9c:	add	r1, pc, r1
    3ba0:	add	r2, pc, r2
    3ba4:	str	r1, [sp, #28]
    3ba8:	add	r3, pc, r3
    3bac:	str	r2, [sp, #32]
    3bb0:	str	r3, [sp, #36]	; 0x24
    3bb4:	mov	r0, r4
    3bb8:	mov	r1, #2048	; 0x800
    3bbc:	mov	r2, r6
    3bc0:	bl	1830 <fgets@plt>
    3bc4:	cmp	r0, #0
    3bc8:	beq	3d94 <ftello64@plt+0x2120>
    3bcc:	ldrb	r3, [sp, #44]	; 0x2c
    3bd0:	cmp	r3, #35	; 0x23
    3bd4:	beq	3bb4 <ftello64@plt+0x1f40>
    3bd8:	mov	r1, #35	; 0x23
    3bdc:	mov	r0, r4
    3be0:	bl	1a1c <strchr@plt>
    3be4:	cmp	r0, #0
    3be8:	movne	r3, #0
    3bec:	strbne	r3, [r0]
    3bf0:	mov	r0, r4
    3bf4:	bl	1a04 <strlen@plt>
    3bf8:	subs	r9, r0, #0
    3bfc:	beq	3c30 <ftello64@plt+0x1fbc>
    3c00:	bl	19d4 <__ctype_b_loc@plt>
    3c04:	add	r1, r4, r9
    3c08:	ldr	ip, [r0]
    3c0c:	b	3c18 <ftello64@plt+0x1fa4>
    3c10:	subs	r9, r3, #0
    3c14:	beq	3c30 <ftello64@plt+0x1fbc>
    3c18:	ldrb	r2, [r1, #-1]!
    3c1c:	sub	r3, r9, #1
    3c20:	lsl	r2, r2, #1
    3c24:	ldrh	r2, [ip, r2]
    3c28:	tst	r2, #8192	; 0x2000
    3c2c:	bne	3c10 <ftello64@plt+0x1f9c>
    3c30:	add	r2, sp, #2096	; 0x830
    3c34:	cmp	r5, #1
    3c38:	add	r3, r2, r9
    3c3c:	mov	r1, #0
    3c40:	strb	r1, [r3, #-2052]	; 0xfffff7fc
    3c44:	beq	3d0c <ftello64@plt+0x2098>
    3c48:	bcc	3cbc <ftello64@plt+0x2048>
    3c4c:	cmp	r5, #2
    3c50:	bne	3bb4 <ftello64@plt+0x1f40>
    3c54:	cmp	r9, #0
    3c58:	beq	3cac <ftello64@plt+0x2038>
    3c5c:	ldrb	r3, [sp, #44]	; 0x2c
    3c60:	cmp	r3, #32
    3c64:	beq	3d78 <ftello64@plt+0x2104>
    3c68:	bl	bc2c <ftello64@plt+0x9fb8>
    3c6c:	cmp	r0, #2
    3c70:	ble	3cac <ftello64@plt+0x2038>
    3c74:	ldr	r2, [pc, #480]	; 3e5c <ftello64@plt+0x21e8>
    3c78:	mov	r0, #3
    3c7c:	ldr	ip, [pc, #476]	; 3e60 <ftello64@plt+0x21ec>
    3c80:	mov	r1, #0
    3c84:	add	r2, pc, r2
    3c88:	str	r2, [sp, #4]
    3c8c:	ldr	r2, [pc, #464]	; 3e64 <ftello64@plt+0x21f0>
    3c90:	add	ip, pc, ip
    3c94:	str	r4, [sp, #8]
    3c98:	mov	r3, #560	; 0x230
    3c9c:	str	r7, [sp, #12]
    3ca0:	add	r2, pc, r2
    3ca4:	str	ip, [sp]
    3ca8:	bl	b4e8 <ftello64@plt+0x9874>
    3cac:	ldr	r0, [sp, #40]	; 0x28
    3cb0:	bl	a6b4 <ftello64@plt+0x8a40>
    3cb4:	mov	r5, #0
    3cb8:	b	3bb4 <ftello64@plt+0x1f40>
    3cbc:	cmp	r9, #0
    3cc0:	beq	3cb4 <ftello64@plt+0x2040>
    3cc4:	ldrb	r3, [sp, #44]	; 0x2c
    3cc8:	cmp	r3, #32
    3ccc:	bne	3d50 <ftello64@plt+0x20dc>
    3cd0:	bl	bc2c <ftello64@plt+0x9fb8>
    3cd4:	cmp	r0, #2
    3cd8:	ble	3cb4 <ftello64@plt+0x2040>
    3cdc:	ldr	r3, [sp, #32]
    3ce0:	mov	r0, #3
    3ce4:	ldr	r1, [sp, #36]	; 0x24
    3ce8:	str	r4, [sp, #8]
    3cec:	str	r3, [sp]
    3cf0:	mov	r3, #508	; 0x1fc
    3cf4:	str	r1, [sp, #4]
    3cf8:	mov	r1, #0
    3cfc:	ldr	r2, [sp, #28]
    3d00:	str	r7, [sp, #12]
    3d04:	bl	b4e8 <ftello64@plt+0x9874>
    3d08:	b	3cb4 <ftello64@plt+0x2040>
    3d0c:	cmp	r9, #0
    3d10:	bne	3d44 <ftello64@plt+0x20d0>
    3d14:	bl	bc2c <ftello64@plt+0x9fb8>
    3d18:	cmp	r0, #2
    3d1c:	ble	3cac <ftello64@plt+0x2038>
    3d20:	str	sl, [sp]
    3d24:	mov	r0, #3
    3d28:	str	fp, [sp, #4]
    3d2c:	mov	r1, #0
    3d30:	str	r7, [sp, #8]
    3d34:	movw	r3, #527	; 0x20f
    3d38:	ldr	r2, [sp, #24]
    3d3c:	bl	b4e8 <ftello64@plt+0x9874>
    3d40:	b	3cac <ftello64@plt+0x2038>
    3d44:	ldrb	r3, [sp, #44]	; 0x2c
    3d48:	cmp	r3, #32
    3d4c:	beq	3d78 <ftello64@plt+0x2104>
    3d50:	mov	r0, r4
    3d54:	bl	1a70 <__strdup@plt>
    3d58:	subs	r1, r0, #0
    3d5c:	beq	3dec <ftello64@plt+0x2178>
    3d60:	sub	r0, r8, #8
    3d64:	bl	a8c8 <ftello64@plt+0x8c54>
    3d68:	cmp	r0, #0
    3d6c:	blt	3d94 <ftello64@plt+0x2120>
    3d70:	mov	r5, #1
    3d74:	b	3bb4 <ftello64@plt+0x1f40>
    3d78:	ldr	r0, [sp, #20]
    3d7c:	mov	r2, r4
    3d80:	ldr	r1, [sp, #40]	; 0x28
    3d84:	mov	r3, r7
    3d88:	bl	36b8 <ftello64@plt+0x1a44>
    3d8c:	mov	r5, #2
    3d90:	b	3bb4 <ftello64@plt+0x1f40>
    3d94:	mov	r4, r0
    3d98:	ldr	r0, [sp, #40]	; 0x28
    3d9c:	cmp	r0, #0
    3da0:	beq	3da8 <ftello64@plt+0x2134>
    3da4:	bl	a6ec <ftello64@plt+0x8a78>
    3da8:	cmp	r6, #0
    3dac:	beq	3db8 <ftello64@plt+0x2144>
    3db0:	mov	r0, r6
    3db4:	bl	1af4 <fclose@plt>
    3db8:	ldr	r1, [sp, #16]
    3dbc:	mov	r0, r4
    3dc0:	ldr	r2, [sp, #2092]	; 0x82c
    3dc4:	ldr	r3, [r1]
    3dc8:	cmp	r2, r3
    3dcc:	bne	3df4 <ftello64@plt+0x2180>
    3dd0:	add	sp, sp, #2096	; 0x830
    3dd4:	add	sp, sp, #4
    3dd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3ddc:	bl	1a58 <__errno_location@plt>
    3de0:	ldr	r4, [r0]
    3de4:	rsb	r4, r4, #0
    3de8:	b	3d98 <ftello64@plt+0x2124>
    3dec:	mvn	r4, #11
    3df0:	b	3d98 <ftello64@plt+0x2124>
    3df4:	bl	189c <__stack_chk_fail@plt>
    3df8:	mov	r4, r0
    3dfc:	cmp	r6, #0
    3e00:	beq	3e0c <ftello64@plt+0x2198>
    3e04:	mov	r0, r6
    3e08:	bl	1af4 <fclose@plt>
    3e0c:	mov	r0, r4
    3e10:	bl	1bfc <_Unwind_Resume@plt>
    3e14:	mov	r4, r0
    3e18:	mov	r6, #0
    3e1c:	ldr	r0, [sp, #40]	; 0x28
    3e20:	cmp	r0, #0
    3e24:	beq	3dfc <ftello64@plt+0x2188>
    3e28:	bl	a6ec <ftello64@plt+0x8a78>
    3e2c:	b	3dfc <ftello64@plt+0x2188>
    3e30:	mov	r4, r0
    3e34:	b	3e1c <ftello64@plt+0x21a8>
    3e38:	andeq	r0, r2, ip, asr #5
    3e3c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3e40:	andeq	fp, r0, r4, ror #5
    3e44:	andeq	fp, r0, r8, lsr r2
    3e48:	andeq	fp, r0, r8, lsl r2
    3e4c:	ldrdeq	fp, [r0], -r8
    3e50:	andeq	fp, r0, r8, lsl r2
    3e54:	strdeq	fp, [r0], -ip
    3e58:	muleq	r0, r0, r2
    3e5c:	andeq	fp, r0, r4, lsl r2
    3e60:	andeq	fp, r0, ip, lsl #2
    3e64:	andeq	fp, r0, r4, lsl r1
    3e68:	ldr	r3, [pc, #2568]	; 4878 <ftello64@plt+0x2c04>
    3e6c:	mov	r0, #1
    3e70:	ldr	r2, [pc, #2564]	; 487c <ftello64@plt+0x2c08>
    3e74:	mov	r1, #20
    3e78:	add	r3, pc, r3
    3e7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3e80:	sub	sp, sp, #172	; 0xac
    3e84:	ldr	r2, [r3, r2]
    3e88:	ldr	r3, [r2]
    3e8c:	str	r2, [sp, #28]
    3e90:	str	r3, [sp, #164]	; 0xa4
    3e94:	bl	177c <calloc@plt>
    3e98:	subs	r4, r0, #0
    3e9c:	beq	47cc <ftello64@plt+0x2b58>
    3ea0:	bl	aa40 <ftello64@plt+0x8dcc>
    3ea4:	cmp	r0, #0
    3ea8:	str	r0, [r4, #4]
    3eac:	beq	45cc <ftello64@plt+0x2958>
    3eb0:	mov	r0, #1
    3eb4:	mov	r1, #20
    3eb8:	bl	177c <calloc@plt>
    3ebc:	cmp	r0, #0
    3ec0:	str	r0, [r4]
    3ec4:	beq	45cc <ftello64@plt+0x2958>
    3ec8:	ldr	r3, [r4, #8]
    3ecc:	add	r0, sp, #32
    3ed0:	ldr	r2, [pc, #2472]	; 4880 <ftello64@plt+0x2c0c>
    3ed4:	add	r3, r3, #1
    3ed8:	ldr	r1, [pc, #2468]	; 4884 <ftello64@plt+0x2c10>
    3edc:	add	r2, pc, r2
    3ee0:	str	r3, [r4, #8]
    3ee4:	ldr	r3, [pc, #2460]	; 4888 <ftello64@plt+0x2c14>
    3ee8:	add	r1, pc, r1
    3eec:	ldr	r2, [r2]
    3ef0:	add	r3, pc, r3
    3ef4:	bl	c140 <ftello64@plt+0xa4cc>
    3ef8:	subs	r7, r0, #0
    3efc:	blt	4520 <ftello64@plt+0x28ac>
    3f00:	ldr	r5, [sp, #32]
    3f04:	cmp	r5, #0
    3f08:	beq	47c4 <ftello64@plt+0x2b50>
    3f0c:	ldr	r7, [r5]
    3f10:	cmp	r7, #0
    3f14:	beq	47c4 <ftello64@plt+0x2b50>
    3f18:	ldr	sl, [pc, #2412]	; 488c <ftello64@plt+0x2c18>
    3f1c:	add	r5, r5, #4
    3f20:	ldr	r9, [pc, #2408]	; 4890 <ftello64@plt+0x2c1c>
    3f24:	ldr	r8, [pc, #2408]	; 4894 <ftello64@plt+0x2c20>
    3f28:	add	sl, pc, sl
    3f2c:	add	r9, pc, r9
    3f30:	add	r8, pc, r8
    3f34:	b	3f44 <ftello64@plt+0x22d0>
    3f38:	ldr	r7, [r5], #4
    3f3c:	cmp	r7, #0
    3f40:	beq	3f84 <ftello64@plt+0x2310>
    3f44:	bl	bc2c <ftello64@plt+0x9fb8>
    3f48:	cmp	r0, #6
    3f4c:	ble	3f70 <ftello64@plt+0x22fc>
    3f50:	str	r9, [sp]
    3f54:	mov	r0, #7
    3f58:	str	r8, [sp, #4]
    3f5c:	mov	r1, #0
    3f60:	str	r7, [sp, #8]
    3f64:	mov	r2, sl
    3f68:	movw	r3, #622	; 0x26e
    3f6c:	bl	b4e8 <ftello64@plt+0x9874>
    3f70:	mov	r0, r4
    3f74:	ldr	r1, [r5, #-4]
    3f78:	bl	3b18 <ftello64@plt+0x1ea4>
    3f7c:	cmp	r5, #0
    3f80:	bne	3f38 <ftello64@plt+0x22c4>
    3f84:	ldr	r0, [sp, #32]
    3f88:	bl	a6ec <ftello64@plt+0x8a78>
    3f8c:	ldr	r0, [r4, #4]
    3f90:	bl	aad4 <ftello64@plt+0x8e60>
    3f94:	bl	bc2c <ftello64@plt+0x9fb8>
    3f98:	cmp	r0, #6
    3f9c:	bgt	442c <ftello64@plt+0x27b8>
    3fa0:	bl	bc2c <ftello64@plt+0x9fb8>
    3fa4:	cmp	r0, #6
    3fa8:	bgt	43e4 <ftello64@plt+0x2770>
    3fac:	bl	bc2c <ftello64@plt+0x9fb8>
    3fb0:	cmp	r0, #6
    3fb4:	bgt	43a0 <ftello64@plt+0x272c>
    3fb8:	bl	bc2c <ftello64@plt+0x9fb8>
    3fbc:	cmp	r0, #6
    3fc0:	bgt	435c <ftello64@plt+0x26e8>
    3fc4:	bl	bc2c <ftello64@plt+0x9fb8>
    3fc8:	cmp	r0, #6
    3fcc:	bgt	431c <ftello64@plt+0x26a8>
    3fd0:	bl	bc2c <ftello64@plt+0x9fb8>
    3fd4:	cmp	r0, #6
    3fd8:	bgt	42d8 <ftello64@plt+0x2664>
    3fdc:	bl	bc2c <ftello64@plt+0x9fb8>
    3fe0:	cmp	r0, #6
    3fe4:	bgt	4294 <ftello64@plt+0x2620>
    3fe8:	ldr	r2, [pc, #2216]	; 4898 <ftello64@plt+0x2c24>
    3fec:	mov	r1, #0
    3ff0:	ldr	r3, [pc, #2212]	; 489c <ftello64@plt+0x2c28>
    3ff4:	add	r2, pc, r2
    3ff8:	str	r1, [sp]
    3ffc:	add	r3, pc, r3
    4000:	ldr	r1, [pc, #2200]	; 48a0 <ftello64@plt+0x2c2c>
    4004:	ldr	r0, [r2]
    4008:	ldr	r2, [r3]
    400c:	add	r1, pc, r1
    4010:	ldr	r3, [pc, #2188]	; 48a4 <ftello64@plt+0x2c30>
    4014:	add	r3, pc, r3
    4018:	bl	6084 <ftello64@plt+0x4410>
    401c:	subs	r5, r0, #0
    4020:	beq	45cc <ftello64@plt+0x2958>
    4024:	movw	r1, #493	; 0x1ed
    4028:	bl	50e0 <ftello64@plt+0x346c>
    402c:	add	r8, sp, #84	; 0x54
    4030:	mov	r9, #0
    4034:	mov	r6, #80	; 0x50
    4038:	mov	r1, r9
    403c:	mov	r2, r6
    4040:	mov	r0, r8
    4044:	str	r4, [sp, #44]	; 0x2c
    4048:	add	r7, sp, #40	; 0x28
    404c:	str	r9, [sp, #40]	; 0x28
    4050:	str	r9, [sp, #48]	; 0x30
    4054:	str	r9, [sp, #52]	; 0x34
    4058:	str	r9, [sp, #56]	; 0x38
    405c:	str	r9, [sp, #60]	; 0x3c
    4060:	str	r9, [sp, #64]	; 0x40
    4064:	str	r9, [sp, #68]	; 0x44
    4068:	str	r9, [sp, #72]	; 0x48
    406c:	str	r9, [sp, #76]	; 0x4c
    4070:	str	r9, [sp, #36]	; 0x24
    4074:	bl	1a88 <memset@plt>
    4078:	ldr	r0, [pc, #2088]	; 48a8 <ftello64@plt+0x2c34>
    407c:	mov	r1, r9
    4080:	mov	r2, #10
    4084:	mov	lr, #75	; 0x4b
    4088:	add	r0, pc, r0
    408c:	mov	ip, #83	; 0x53
    4090:	strb	lr, [sp, #84]	; 0x54
    4094:	mov	lr, #76	; 0x4c
    4098:	strb	ip, [sp, #85]	; 0x55
    409c:	mov	ip, #72	; 0x48
    40a0:	strb	lr, [sp, #86]	; 0x56
    40a4:	mov	lr, #82	; 0x52
    40a8:	strb	ip, [sp, #88]	; 0x58
    40ac:	strb	ip, [sp, #89]	; 0x59
    40b0:	strb	ip, [sp, #91]	; 0x5b
    40b4:	strb	lr, [sp, #90]	; 0x5a
    40b8:	strb	r6, [sp, #87]	; 0x57
    40bc:	bl	17c4 <strtol@plt>
    40c0:	ldr	r1, [r4]
    40c4:	mov	ip, #16
    40c8:	mov	lr, #24
    40cc:	mov	r3, #0
    40d0:	str	r6, [sp, #108]	; 0x6c
    40d4:	str	r9, [sp, #112]	; 0x70
    40d8:	str	r9, [sp, #120]	; 0x78
    40dc:	str	r9, [sp, #128]	; 0x80
    40e0:	str	r9, [sp, #136]	; 0x88
    40e4:	str	lr, [sp, #116]	; 0x74
    40e8:	str	ip, [sp, #124]	; 0x7c
    40ec:	str	ip, [sp, #132]	; 0x84
    40f0:	mov	r2, r0
    40f4:	mov	r0, r7
    40f8:	asr	fp, r2, #31
    40fc:	str	r2, [sp, #92]	; 0x5c
    4100:	str	fp, [sp, #96]	; 0x60
    4104:	mov	r2, #80	; 0x50
    4108:	strd	r2, [sp, #48]	; 0x30
    410c:	bl	2f6c <ftello64@plt+0x12f8>
    4110:	mov	r0, r5
    4114:	mov	r1, r7
    4118:	add	r2, sp, #36	; 0x24
    411c:	bl	6d88 <ftello64@plt+0x5114>
    4120:	cmp	r0, #0
    4124:	blt	44d0 <ftello64@plt+0x285c>
    4128:	ldr	r0, [sp, #40]	; 0x28
    412c:	bl	1ac4 <fileno@plt>
    4130:	mov	r1, #292	; 0x124
    4134:	bl	1c68 <fchmod@plt>
    4138:	ldr	r0, [sp, #40]	; 0x28
    413c:	mov	r2, #80	; 0x50
    4140:	mov	r3, #0
    4144:	str	r9, [sp]
    4148:	bl	1b18 <fseeko64@plt>
    414c:	cmp	r0, r9
    4150:	blt	4460 <ftello64@plt+0x27ec>
    4154:	mov	r0, r7
    4158:	ldr	r1, [r4]
    415c:	bl	3218 <ftello64@plt+0x15a4>
    4160:	str	r0, [sp, #140]	; 0x8c
    4164:	ldr	r0, [sp, #40]	; 0x28
    4168:	str	r1, [sp, #144]	; 0x90
    416c:	bl	1c74 <ftello64@plt>
    4170:	ldr	ip, [r4, #4]
    4174:	subs	r0, r0, #80	; 0x50
    4178:	sbc	r1, r1, #0
    417c:	str	r0, [sp, #148]	; 0x94
    4180:	str	r1, [sp, #152]	; 0x98
    4184:	mov	r2, #1
    4188:	ldr	r3, [sp, #40]	; 0x28
    418c:	ldm	ip, {r0, r1}
    4190:	bl	1908 <fwrite@plt>
    4194:	ldr	r3, [r4, #4]
    4198:	mov	r2, #0
    419c:	ldr	r0, [sp, #40]	; 0x28
    41a0:	ldr	r3, [r3, #4]
    41a4:	str	r2, [sp, #160]	; 0xa0
    41a8:	str	r3, [sp, #156]	; 0x9c
    41ac:	bl	1c74 <ftello64@plt>
    41b0:	mov	sl, r0
    41b4:	mov	r9, r1
    41b8:	ldr	r0, [sp, #40]	; 0x28
    41bc:	mov	r1, #0
    41c0:	mov	r2, #0
    41c4:	mov	r3, #0
    41c8:	str	r1, [sp]
    41cc:	str	sl, [sp, #100]	; 0x64
    41d0:	str	r9, [sp, #104]	; 0x68
    41d4:	bl	1b18 <fseeko64@plt>
    41d8:	cmp	r0, #0
    41dc:	blt	4460 <ftello64@plt+0x27ec>
    41e0:	mov	r0, r8
    41e4:	mov	r1, #80	; 0x50
    41e8:	mov	r2, #1
    41ec:	ldr	r3, [sp, #40]	; 0x28
    41f0:	bl	1908 <fwrite@plt>
    41f4:	ldr	r0, [sp, #40]	; 0x28
    41f8:	bl	183c <ferror@plt>
    41fc:	subs	r7, r0, #0
    4200:	bne	456c <ftello64@plt+0x28f8>
    4204:	ldr	r0, [sp, #40]	; 0x28
    4208:	bl	1af4 <fclose@plt>
    420c:	cmp	r7, #0
    4210:	blt	457c <ftello64@plt+0x2908>
    4214:	ldr	r0, [sp, #36]	; 0x24
    4218:	mov	r1, r5
    421c:	bl	19bc <rename@plt>
    4220:	cmp	r0, #0
    4224:	blt	457c <ftello64@plt+0x2908>
    4228:	bl	bc2c <ftello64@plt+0x9fb8>
    422c:	cmp	r0, #6
    4230:	bgt	4790 <ftello64@plt+0x2b1c>
    4234:	bl	bc2c <ftello64@plt+0x9fb8>
    4238:	cmp	r0, #6
    423c:	bgt	4754 <ftello64@plt+0x2ae0>
    4240:	bl	bc2c <ftello64@plt+0x9fb8>
    4244:	cmp	r0, #6
    4248:	bgt	4718 <ftello64@plt+0x2aa4>
    424c:	bl	bc2c <ftello64@plt+0x9fb8>
    4250:	cmp	r0, #6
    4254:	bgt	46c8 <ftello64@plt+0x2a54>
    4258:	bl	bc2c <ftello64@plt+0x9fb8>
    425c:	cmp	r0, #6
    4260:	bgt	4670 <ftello64@plt+0x29fc>
    4264:	bl	bc2c <ftello64@plt+0x9fb8>
    4268:	cmp	r0, #6
    426c:	bgt	4618 <ftello64@plt+0x29a4>
    4270:	bl	bc2c <ftello64@plt+0x9fb8>
    4274:	cmp	r0, #6
    4278:	bgt	45d8 <ftello64@plt+0x2964>
    427c:	bl	bc2c <ftello64@plt+0x9fb8>
    4280:	cmp	r0, #6
    4284:	bgt	4590 <ftello64@plt+0x291c>
    4288:	ldr	r0, [sp, #36]	; 0x24
    428c:	bl	1824 <free@plt>
    4290:	b	448c <ftello64@plt+0x2818>
    4294:	ldr	ip, [r4, #4]
    4298:	mov	r0, #7
    429c:	ldr	r5, [pc, #1544]	; 48ac <ftello64@plt+0x2c38>
    42a0:	mov	r1, #0
    42a4:	ldr	lr, [pc, #1540]	; 48b0 <ftello64@plt+0x2c3c>
    42a8:	movw	r3, #641	; 0x281
    42ac:	add	r5, pc, r5
    42b0:	ldr	r2, [pc, #1532]	; 48b4 <ftello64@plt+0x2c40>
    42b4:	add	lr, pc, lr
    42b8:	stm	sp, {r5, lr}
    42bc:	ldr	lr, [ip, #24]
    42c0:	add	r2, pc, r2
    42c4:	str	lr, [sp, #8]
    42c8:	ldr	ip, [ip, #28]
    42cc:	str	ip, [sp, #12]
    42d0:	bl	b4e8 <ftello64@plt+0x9874>
    42d4:	b	3fe8 <ftello64@plt+0x2374>
    42d8:	ldr	ip, [r4, #4]
    42dc:	mov	r0, #7
    42e0:	ldr	r5, [pc, #1488]	; 48b8 <ftello64@plt+0x2c44>
    42e4:	mov	r1, #0
    42e8:	ldr	lr, [pc, #1484]	; 48bc <ftello64@plt+0x2c48>
    42ec:	movw	r3, #639	; 0x27f
    42f0:	add	r5, pc, r5
    42f4:	ldr	r2, [pc, #1476]	; 48c0 <ftello64@plt+0x2c4c>
    42f8:	add	lr, pc, lr
    42fc:	stm	sp, {r5, lr}
    4300:	ldr	lr, [ip, #20]
    4304:	add	r2, pc, r2
    4308:	str	lr, [sp, #8]
    430c:	ldr	ip, [ip, #16]
    4310:	str	ip, [sp, #12]
    4314:	bl	b4e8 <ftello64@plt+0x9874>
    4318:	b	3fdc <ftello64@plt+0x2368>
    431c:	ldr	lr, [pc, #1440]	; 48c4 <ftello64@plt+0x2c50>
    4320:	mov	r0, #7
    4324:	ldr	ip, [pc, #1436]	; 48c8 <ftello64@plt+0x2c54>
    4328:	mov	r1, #0
    432c:	add	lr, pc, lr
    4330:	str	lr, [sp]
    4334:	add	ip, pc, ip
    4338:	str	ip, [sp, #4]
    433c:	ldr	ip, [r4, #4]
    4340:	movw	r3, #637	; 0x27d
    4344:	ldr	r2, [pc, #1408]	; 48cc <ftello64@plt+0x2c58>
    4348:	ldr	ip, [ip, #4]
    434c:	add	r2, pc, r2
    4350:	str	ip, [sp, #8]
    4354:	bl	b4e8 <ftello64@plt+0x9874>
    4358:	b	3fd0 <ftello64@plt+0x235c>
    435c:	ldr	r2, [r4, #16]
    4360:	mov	r0, #7
    4364:	ldr	lr, [pc, #1380]	; 48d0 <ftello64@plt+0x2c5c>
    4368:	mov	r1, #0
    436c:	ldr	ip, [pc, #1376]	; 48d4 <ftello64@plt+0x2c60>
    4370:	movw	r3, #635	; 0x27b
    4374:	str	r2, [sp, #12]
    4378:	lsl	r2, r2, #3
    437c:	str	r2, [sp, #8]
    4380:	add	lr, pc, lr
    4384:	ldr	r2, [pc, #1356]	; 48d8 <ftello64@plt+0x2c64>
    4388:	add	ip, pc, ip
    438c:	str	lr, [sp]
    4390:	str	ip, [sp, #4]
    4394:	add	r2, pc, r2
    4398:	bl	b4e8 <ftello64@plt+0x9874>
    439c:	b	3fc4 <ftello64@plt+0x2350>
    43a0:	ldr	r2, [r4, #12]
    43a4:	mov	r0, #7
    43a8:	ldr	lr, [pc, #1324]	; 48dc <ftello64@plt+0x2c68>
    43ac:	mov	r1, #0
    43b0:	ldr	ip, [pc, #1320]	; 48e0 <ftello64@plt+0x2c6c>
    43b4:	movw	r3, #633	; 0x279
    43b8:	str	r2, [sp, #12]
    43bc:	lsl	r2, r2, #3
    43c0:	str	r2, [sp, #8]
    43c4:	add	lr, pc, lr
    43c8:	ldr	r2, [pc, #1300]	; 48e4 <ftello64@plt+0x2c70>
    43cc:	add	ip, pc, ip
    43d0:	str	lr, [sp]
    43d4:	str	ip, [sp, #4]
    43d8:	add	r2, pc, r2
    43dc:	bl	b4e8 <ftello64@plt+0x9874>
    43e0:	b	3fb8 <ftello64@plt+0x2344>
    43e4:	ldr	r2, [r4, #8]
    43e8:	mov	r0, #7
    43ec:	ldr	r5, [pc, #1268]	; 48e8 <ftello64@plt+0x2c74>
    43f0:	mov	r1, #0
    43f4:	ldr	ip, [pc, #1264]	; 48ec <ftello64@plt+0x2c78>
    43f8:	movw	r3, #631	; 0x277
    43fc:	add	lr, r2, r2, lsl #2
    4400:	str	r2, [sp, #12]
    4404:	add	r5, pc, r5
    4408:	add	ip, pc, ip
    440c:	lsl	r2, lr, #2
    4410:	str	r2, [sp, #8]
    4414:	ldr	r2, [pc, #1236]	; 48f0 <ftello64@plt+0x2c7c>
    4418:	str	r5, [sp]
    441c:	str	ip, [sp, #4]
    4420:	add	r2, pc, r2
    4424:	bl	b4e8 <ftello64@plt+0x9874>
    4428:	b	3fac <ftello64@plt+0x2338>
    442c:	ldr	lr, [pc, #1216]	; 48f4 <ftello64@plt+0x2c80>
    4430:	mov	r0, #7
    4434:	ldr	ip, [pc, #1212]	; 48f8 <ftello64@plt+0x2c84>
    4438:	mov	r1, #0
    443c:	ldr	r2, [pc, #1208]	; 48fc <ftello64@plt+0x2c88>
    4440:	add	lr, pc, lr
    4444:	add	ip, pc, ip
    4448:	movw	r3, #629	; 0x275
    444c:	add	r2, pc, r2
    4450:	str	lr, [sp]
    4454:	str	ip, [sp, #4]
    4458:	bl	b4e8 <ftello64@plt+0x9874>
    445c:	b	3fa0 <ftello64@plt+0x232c>
    4460:	ldr	r0, [sp, #40]	; 0x28
    4464:	bl	1af4 <fclose@plt>
    4468:	ldr	r0, [sp, #36]	; 0x24
    446c:	bl	5560 <ftello64@plt+0x38ec>
    4470:	bl	1a58 <__errno_location@plt>
    4474:	ldr	r7, [r0]
    4478:	ldr	r0, [sp, #36]	; 0x24
    447c:	rsb	r7, r7, #0
    4480:	bl	1824 <free@plt>
    4484:	cmp	r7, #0
    4488:	blt	44dc <ftello64@plt+0x2868>
    448c:	mov	r1, #0
    4490:	mov	r0, r5
    4494:	mov	r2, r1
    4498:	bl	4978 <ftello64@plt+0x2d04>
    449c:	mov	r7, r0
    44a0:	mov	r0, r4
    44a4:	bl	3478 <ftello64@plt+0x1804>
    44a8:	mov	r0, r5
    44ac:	bl	1824 <free@plt>
    44b0:	ldr	r1, [sp, #28]
    44b4:	ldr	r2, [sp, #164]	; 0xa4
    44b8:	mov	r0, r7
    44bc:	ldr	r3, [r1]
    44c0:	cmp	r2, r3
    44c4:	bne	482c <ftello64@plt+0x2bb8>
    44c8:	add	sp, sp, #172	; 0xac
    44cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    44d0:	mov	r7, r0
    44d4:	ldr	r0, [sp, #36]	; 0x24
    44d8:	bl	1824 <free@plt>
    44dc:	bl	bc2c <ftello64@plt+0x9fb8>
    44e0:	cmp	r0, #2
    44e4:	ble	44a0 <ftello64@plt+0x282c>
    44e8:	ldr	r2, [pc, #1040]	; 4900 <ftello64@plt+0x2c8c>
    44ec:	mov	r1, r7
    44f0:	ldr	ip, [pc, #1036]	; 4904 <ftello64@plt+0x2c90>
    44f4:	mov	r0, #3
    44f8:	add	r2, pc, r2
    44fc:	str	r2, [sp, #4]
    4500:	ldr	r2, [pc, #1024]	; 4908 <ftello64@plt+0x2c94>
    4504:	add	ip, pc, ip
    4508:	str	r5, [sp, #8]
    450c:	movw	r3, #650	; 0x28a
    4510:	str	ip, [sp]
    4514:	add	r2, pc, r2
    4518:	bl	b4e8 <ftello64@plt+0x9874>
    451c:	b	449c <ftello64@plt+0x2828>
    4520:	bl	bc2c <ftello64@plt+0x9fb8>
    4524:	cmp	r0, #2
    4528:	movle	r5, #0
    452c:	ble	44a0 <ftello64@plt+0x282c>
    4530:	ldr	lr, [pc, #980]	; 490c <ftello64@plt+0x2c98>
    4534:	mov	r1, r7
    4538:	ldr	ip, [pc, #976]	; 4910 <ftello64@plt+0x2c9c>
    453c:	mov	r0, #3
    4540:	ldr	r2, [pc, #972]	; 4914 <ftello64@plt+0x2ca0>
    4544:	add	lr, pc, lr
    4548:	add	ip, pc, ip
    454c:	movw	r3, #619	; 0x26b
    4550:	add	r2, pc, r2
    4554:	str	lr, [sp]
    4558:	str	ip, [sp, #4]
    455c:	bl	b4e8 <ftello64@plt+0x9874>
    4560:	mov	r7, r0
    4564:	mov	r5, #0
    4568:	b	44a0 <ftello64@plt+0x282c>
    456c:	bl	1a58 <__errno_location@plt>
    4570:	ldr	r7, [r0]
    4574:	rsb	r7, r7, #0
    4578:	b	4204 <ftello64@plt+0x2590>
    457c:	ldr	r0, [sp, #36]	; 0x24
    4580:	bl	5560 <ftello64@plt+0x38ec>
    4584:	cmp	r7, #0
    4588:	bge	4470 <ftello64@plt+0x27fc>
    458c:	b	44d4 <ftello64@plt+0x2860>
    4590:	ldr	r2, [pc, #896]	; 4918 <ftello64@plt+0x2ca4>
    4594:	mov	r0, #7
    4598:	ldrd	r8, [sp, #48]	; 0x30
    459c:	mov	r1, #0
    45a0:	add	r2, pc, r2
    45a4:	ldr	ip, [pc, #880]	; 491c <ftello64@plt+0x2ca8>
    45a8:	str	r2, [sp, #4]
    45ac:	movw	r3, #435	; 0x1b3
    45b0:	ldr	r2, [pc, #872]	; 4920 <ftello64@plt+0x2cac>
    45b4:	add	ip, pc, ip
    45b8:	strd	r8, [sp, #8]
    45bc:	str	ip, [sp]
    45c0:	add	r2, pc, r2
    45c4:	bl	b4e8 <ftello64@plt+0x9874>
    45c8:	b	4288 <ftello64@plt+0x2614>
    45cc:	mov	r5, #0
    45d0:	mvn	r7, #11
    45d4:	b	44a0 <ftello64@plt+0x282c>
    45d8:	ldr	lr, [pc, #836]	; 4924 <ftello64@plt+0x2cb0>
    45dc:	mov	r0, #7
    45e0:	ldr	ip, [pc, #832]	; 4928 <ftello64@plt+0x2cb4>
    45e4:	mov	r1, #0
    45e8:	add	lr, pc, lr
    45ec:	str	lr, [sp]
    45f0:	add	ip, pc, ip
    45f4:	str	ip, [sp, #4]
    45f8:	ldr	ip, [r4, #4]
    45fc:	movw	r3, #434	; 0x1b2
    4600:	ldr	r2, [pc, #804]	; 492c <ftello64@plt+0x2cb8>
    4604:	ldr	ip, [ip, #4]
    4608:	add	r2, pc, r2
    460c:	str	ip, [sp, #8]
    4610:	bl	b4e8 <ftello64@plt+0x9874>
    4614:	b	427c <ftello64@plt+0x2608>
    4618:	ldr	lr, [sp, #76]	; 0x4c
    461c:	mov	r0, #7
    4620:	ldr	ip, [sp, #72]	; 0x48
    4624:	mov	r1, #0
    4628:	ldr	r8, [pc, #768]	; 4930 <ftello64@plt+0x2cbc>
    462c:	movw	r3, #433	; 0x1b1
    4630:	lsl	r2, lr, #4
    4634:	ldr	r7, [pc, #760]	; 4934 <ftello64@plt+0x2cc0>
    4638:	orr	r2, r2, ip, lsr #28
    463c:	str	r2, [sp, #12]
    4640:	ldr	r2, [pc, #752]	; 4938 <ftello64@plt+0x2cc4>
    4644:	add	r8, pc, r8
    4648:	add	r7, pc, r7
    464c:	str	ip, [sp, #16]
    4650:	str	lr, [sp, #20]
    4654:	lsl	ip, ip, #4
    4658:	str	r8, [sp]
    465c:	add	r2, pc, r2
    4660:	str	ip, [sp, #8]
    4664:	str	r7, [sp, #4]
    4668:	bl	b4e8 <ftello64@plt+0x9874>
    466c:	b	4270 <ftello64@plt+0x25fc>
    4670:	ldr	lr, [sp, #68]	; 0x44
    4674:	mov	r0, #7
    4678:	ldr	ip, [sp, #64]	; 0x40
    467c:	mov	r1, #0
    4680:	ldr	r8, [pc, #692]	; 493c <ftello64@plt+0x2cc8>
    4684:	movw	r3, #431	; 0x1af
    4688:	lsl	r2, lr, #4
    468c:	ldr	r7, [pc, #684]	; 4940 <ftello64@plt+0x2ccc>
    4690:	orr	r2, r2, ip, lsr #28
    4694:	str	r2, [sp, #12]
    4698:	ldr	r2, [pc, #676]	; 4944 <ftello64@plt+0x2cd0>
    469c:	add	r8, pc, r8
    46a0:	add	r7, pc, r7
    46a4:	str	ip, [sp, #16]
    46a8:	str	lr, [sp, #20]
    46ac:	lsl	ip, ip, #4
    46b0:	str	r8, [sp]
    46b4:	add	r2, pc, r2
    46b8:	str	ip, [sp, #8]
    46bc:	str	r7, [sp, #4]
    46c0:	bl	b4e8 <ftello64@plt+0x9874>
    46c4:	b	4264 <ftello64@plt+0x25f0>
    46c8:	ldr	r3, [sp, #56]	; 0x38
    46cc:	mov	ip, #24
    46d0:	ldr	r2, [sp, #60]	; 0x3c
    46d4:	mov	r0, #7
    46d8:	ldr	r7, [pc, #616]	; 4948 <ftello64@plt+0x2cd4>
    46dc:	mov	r1, #0
    46e0:	umull	r8, r9, r3, ip
    46e4:	ldr	lr, [pc, #608]	; 494c <ftello64@plt+0x2cd8>
    46e8:	str	r2, [sp, #20]
    46ec:	add	r7, pc, r7
    46f0:	add	lr, pc, lr
    46f4:	str	r3, [sp, #16]
    46f8:	stm	sp, {r7, lr}
    46fc:	movw	r3, #429	; 0x1ad
    4700:	mla	r9, ip, r2, r9
    4704:	ldr	r2, [pc, #580]	; 4950 <ftello64@plt+0x2cdc>
    4708:	add	r2, pc, r2
    470c:	strd	r8, [sp, #8]
    4710:	bl	b4e8 <ftello64@plt+0x9874>
    4714:	b	4258 <ftello64@plt+0x25e4>
    4718:	ldr	r2, [pc, #564]	; 4954 <ftello64@plt+0x2ce0>
    471c:	mov	r1, #80	; 0x50
    4720:	ldr	r3, [pc, #560]	; 4958 <ftello64@plt+0x2ce4>
    4724:	mov	r0, #7
    4728:	add	r2, pc, r2
    472c:	str	r2, [sp, #4]
    4730:	ldr	r2, [pc, #548]	; 495c <ftello64@plt+0x2ce8>
    4734:	add	r3, pc, r3
    4738:	str	r1, [sp, #8]
    473c:	mov	r1, #0
    4740:	str	r3, [sp]
    4744:	add	r2, pc, r2
    4748:	movw	r3, #427	; 0x1ab
    474c:	bl	b4e8 <ftello64@plt+0x9874>
    4750:	b	424c <ftello64@plt+0x25d8>
    4754:	ldr	r2, [pc, #516]	; 4960 <ftello64@plt+0x2cec>
    4758:	mov	r0, #7
    475c:	ldr	ip, [pc, #512]	; 4964 <ftello64@plt+0x2cf0>
    4760:	mov	r1, #0
    4764:	add	r2, pc, r2
    4768:	str	r2, [sp, #4]
    476c:	ldr	r2, [pc, #500]	; 4968 <ftello64@plt+0x2cf4>
    4770:	add	ip, pc, ip
    4774:	str	sl, [sp, #8]
    4778:	movw	r3, #426	; 0x1aa
    477c:	str	r9, [sp, #12]
    4780:	add	r2, pc, r2
    4784:	str	ip, [sp]
    4788:	bl	b4e8 <ftello64@plt+0x9874>
    478c:	b	4240 <ftello64@plt+0x25cc>
    4790:	ldr	lr, [pc, #468]	; 496c <ftello64@plt+0x2cf8>
    4794:	mov	r0, #7
    4798:	ldr	ip, [pc, #464]	; 4970 <ftello64@plt+0x2cfc>
    479c:	mov	r1, #0
    47a0:	ldr	r2, [pc, #460]	; 4974 <ftello64@plt+0x2d00>
    47a4:	add	lr, pc, lr
    47a8:	add	ip, pc, ip
    47ac:	movw	r3, #425	; 0x1a9
    47b0:	add	r2, pc, r2
    47b4:	str	lr, [sp]
    47b8:	str	ip, [sp, #4]
    47bc:	bl	b4e8 <ftello64@plt+0x9874>
    47c0:	b	4234 <ftello64@plt+0x25c0>
    47c4:	mov	r0, r5
    47c8:	b	3f88 <ftello64@plt+0x2314>
    47cc:	mov	r5, r4
    47d0:	mvn	r7, #11
    47d4:	b	44a8 <ftello64@plt+0x2834>
    47d8:	mov	r6, r0
    47dc:	mov	r5, #0
    47e0:	mov	r0, r4
    47e4:	bl	3478 <ftello64@plt+0x1804>
    47e8:	mov	r0, r5
    47ec:	bl	1824 <free@plt>
    47f0:	mov	r0, r6
    47f4:	bl	1bfc <_Unwind_Resume@plt>
    47f8:	b	47d8 <ftello64@plt+0x2b64>
    47fc:	b	47d8 <ftello64@plt+0x2b64>
    4800:	b	47d8 <ftello64@plt+0x2b64>
    4804:	b	47d8 <ftello64@plt+0x2b64>
    4808:	b	47d8 <ftello64@plt+0x2b64>
    480c:	b	47d8 <ftello64@plt+0x2b64>
    4810:	b	47d8 <ftello64@plt+0x2b64>
    4814:	b	47d8 <ftello64@plt+0x2b64>
    4818:	b	47d8 <ftello64@plt+0x2b64>
    481c:	b	47d8 <ftello64@plt+0x2b64>
    4820:	b	47d8 <ftello64@plt+0x2b64>
    4824:	b	47d8 <ftello64@plt+0x2b64>
    4828:	b	47d8 <ftello64@plt+0x2b64>
    482c:	bl	189c <__stack_chk_fail@plt>
    4830:	b	47d8 <ftello64@plt+0x2b64>
    4834:	b	47d8 <ftello64@plt+0x2b64>
    4838:	b	47d8 <ftello64@plt+0x2b64>
    483c:	b	47d8 <ftello64@plt+0x2b64>
    4840:	mov	r6, r0
    4844:	b	47e8 <ftello64@plt+0x2b74>
    4848:	b	47d8 <ftello64@plt+0x2b64>
    484c:	b	47d8 <ftello64@plt+0x2b64>
    4850:	b	47d8 <ftello64@plt+0x2b64>
    4854:	b	47d8 <ftello64@plt+0x2b64>
    4858:	b	47d8 <ftello64@plt+0x2b64>
    485c:	mov	r6, r0
    4860:	ldr	r0, [sp, #36]	; 0x24
    4864:	bl	1824 <free@plt>
    4868:	b	47e0 <ftello64@plt+0x2b6c>
    486c:	mov	r6, r0
    4870:	b	47e0 <ftello64@plt+0x2b6c>
    4874:	b	47d8 <ftello64@plt+0x2b64>
    4878:	andeq	pc, r1, r4, lsl #31
    487c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4880:	andeq	r0, r2, ip, lsl r1
    4884:	ldrdeq	sl, [r0], -ip
    4888:	andeq	pc, r1, r0, asr #25
    488c:	andeq	sl, r0, ip, lsl #29
    4890:	andeq	fp, r0, r0, asr #9
    4894:	andeq	sl, r0, r0, asr #31
    4898:	andeq	r0, r2, r4
    489c:	andeq	r0, r2, r0
    48a0:	ldrdeq	fp, [r0], -r4
    48a4:			; <UNDEFINED> instruction: 0x0000afb8
    48a8:	andeq	fp, r0, r0, asr #4
    48ac:	andeq	fp, r0, r0, asr #2
    48b0:	andeq	sl, r0, r4, lsr #26
    48b4:	strdeq	sl, [r0], -r4
    48b8:	strdeq	fp, [r0], -ip
    48bc:			; <UNDEFINED> instruction: 0x0000acb0
    48c0:			; <UNDEFINED> instruction: 0x0000aab0
    48c4:	andeq	fp, r0, r0, asr #1
    48c8:	andeq	sl, r0, r4, asr ip
    48cc:	andeq	sl, r0, r8, ror #20
    48d0:	andeq	fp, r0, ip, rrx
    48d4:	ldrdeq	sl, [r0], -ip
    48d8:	andeq	sl, r0, r0, lsr #20
    48dc:	andeq	fp, r0, r8, lsr #32
    48e0:	andeq	sl, r0, r4, ror fp
    48e4:	ldrdeq	sl, [r0], -ip
    48e8:	andeq	sl, r0, r8, ror #31
    48ec:	andeq	sl, r0, r4, lsl fp
    48f0:	muleq	r0, r4, r9
    48f4:	andeq	sl, r0, ip, lsr #31
    48f8:	andeq	sl, r0, r0, asr #21
    48fc:	andeq	sl, r0, r8, ror #18
    4900:	andeq	sl, r0, ip, lsl #24
    4904:	andeq	sl, r0, r8, ror #29
    4908:	andeq	sl, r0, r0, lsr #17
    490c:	andeq	sl, r0, r8, lsr #29
    4910:	andeq	sl, r0, r4, lsl #19
    4914:	andeq	sl, r0, r4, ror #16
    4918:	andeq	sl, r0, ip, asr #22
    491c:	ldrdeq	sl, [r0], -ip
    4920:	strdeq	sl, [r0], -r4
    4924:	andeq	sl, r0, r8, lsr #15
    4928:	ldrdeq	sl, [r0], -ip
    492c:	andeq	sl, r0, ip, lsr #15
    4930:	andeq	sl, r0, ip, asr #14
    4934:	andeq	sl, r0, ip, asr sl
    4938:	andeq	sl, r0, r8, asr r7
    493c:	strdeq	sl, [r0], -r4
    4940:	ldrdeq	sl, [r0], -ip
    4944:	andeq	sl, r0, r0, lsl #14
    4948:	andeq	sl, r0, r4, lsr #13
    494c:	andeq	sl, r0, r4, ror #18
    4950:	andeq	sl, r0, ip, lsr #13
    4954:	andeq	sl, r0, ip, lsl #18
    4958:	andeq	sl, r0, ip, asr r6
    495c:	andeq	sl, r0, r0, ror r6
    4960:			; <UNDEFINED> instruction: 0x0000a8b0
    4964:	andeq	sl, r0, r0, lsr #12
    4968:	andeq	sl, r0, r4, lsr r6
    496c:	andeq	sl, r0, ip, ror #11
    4970:	andeq	sl, r0, r4, asr r8
    4974:	andeq	sl, r0, r4, lsl #12
    4978:	push	{r3, r4, r5, r6, r7, lr}
    497c:	mov	r7, r0
    4980:	mov	r6, r1
    4984:	mov	r5, r2
    4988:	bl	4c88 <ftello64@plt+0x3014>
    498c:	mov	r1, r6
    4990:	mov	r2, r5
    4994:	mov	r4, r0
    4998:	mov	r0, r7
    499c:	bl	c7a0 <ftello64@plt+0xab2c>
    49a0:	cmp	r4, #0
    49a4:	andge	r0, r0, r0, asr #31
    49a8:	movlt	r0, r4
    49ac:	pop	{r3, r4, r5, r6, r7, pc}
    49b0:	push	{r3, r4, r5, lr}
    49b4:	subs	r4, r0, #0
    49b8:	mov	r5, r1
    49bc:	beq	4a1c <ftello64@plt+0x2da8>
    49c0:	mov	r1, #16384	; 0x4000
    49c4:	bl	4e8c <ftello64@plt+0x3218>
    49c8:	cmp	r0, #0
    49cc:	poplt	{r3, r4, r5, pc}
    49d0:	mov	r1, r5
    49d4:	mov	r0, r4
    49d8:	bl	1a7c <mkdir@plt>
    49dc:	cmp	r0, #0
    49e0:	blt	49fc <ftello64@plt+0x2d88>
    49e4:	bl	50a4 <ftello64@plt+0x3430>
    49e8:	mov	r1, #0
    49ec:	mov	r0, r4
    49f0:	mov	r2, r1
    49f4:	pop	{r3, r4, r5, lr}
    49f8:	b	c7a0 <ftello64@plt+0xab2c>
    49fc:	bl	1a58 <__errno_location@plt>
    4a00:	ldr	r5, [r0]
    4a04:	bl	50a4 <ftello64@plt+0x3430>
    4a08:	rsb	r5, r5, #0
    4a0c:	cmp	r5, #0
    4a10:	bge	49e8 <ftello64@plt+0x2d74>
    4a14:	mov	r0, r5
    4a18:	pop	{r3, r4, r5, pc}
    4a1c:	ldr	r0, [pc, #24]	; 4a3c <ftello64@plt+0x2dc8>
    4a20:	mov	r2, #44	; 0x2c
    4a24:	ldr	r1, [pc, #20]	; 4a40 <ftello64@plt+0x2dcc>
    4a28:	ldr	r3, [pc, #20]	; 4a44 <ftello64@plt+0x2dd0>
    4a2c:	add	r0, pc, r0
    4a30:	add	r1, pc, r1
    4a34:	add	r3, pc, r3
    4a38:	bl	b2b4 <ftello64@plt+0x9640>
    4a3c:	strdeq	sl, [r0], -r0
    4a40:	ldrdeq	sl, [r0], -r4
    4a44:	strdeq	sl, [r0], -ip
    4a48:	push	{r4, lr}
    4a4c:	ldr	r4, [pc, #48]	; 4a84 <ftello64@plt+0x2e10>
    4a50:	add	r4, pc, r4
    4a54:	ldr	r0, [r4]
    4a58:	cmp	r0, #0
    4a5c:	blt	4a6c <ftello64@plt+0x2df8>
    4a60:	adds	r0, r0, #0
    4a64:	movne	r0, #1
    4a68:	pop	{r4, pc}
    4a6c:	bl	1794 <is_selinux_enabled@plt>
    4a70:	cmp	r0, #0
    4a74:	movle	r0, #0
    4a78:	movgt	r0, #1
    4a7c:	str	r0, [r4]
    4a80:	b	4a60 <ftello64@plt+0x2dec>
    4a84:			; <UNDEFINED> instruction: 0x0001f5b0
    4a88:	ldr	r3, [pc, #468]	; 4c64 <ftello64@plt+0x2ff0>
    4a8c:	ldr	r2, [pc, #468]	; 4c68 <ftello64@plt+0x2ff4>
    4a90:	add	r3, pc, r3
    4a94:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    4a98:	sub	sp, sp, #176	; 0xb0
    4a9c:	ldr	r8, [r3, r2]
    4aa0:	mov	r6, r0
    4aa4:	ldr	r3, [r8]
    4aa8:	str	r3, [sp, #172]	; 0xac
    4aac:	bl	4a48 <ftello64@plt+0x2dd4>
    4ab0:	cmp	r0, #0
    4ab4:	beq	4acc <ftello64@plt+0x2e58>
    4ab8:	ldr	r7, [pc, #428]	; 4c6c <ftello64@plt+0x2ff8>
    4abc:	add	r7, pc, r7
    4ac0:	ldr	sl, [r7]
    4ac4:	cmp	sl, #0
    4ac8:	beq	4ae8 <ftello64@plt+0x2e74>
    4acc:	mov	r0, #0
    4ad0:	ldr	r2, [sp, #172]	; 0xac
    4ad4:	ldr	r3, [r8]
    4ad8:	cmp	r2, r3
    4adc:	bne	4c60 <ftello64@plt+0x2fec>
    4ae0:	add	sp, sp, #176	; 0xb0
    4ae4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    4ae8:	add	r0, sp, #28
    4aec:	bl	1b30 <mallinfo@plt>
    4af0:	mov	r0, #1
    4af4:	ldr	r9, [sp, #56]	; 0x38
    4af8:	bl	7e04 <ftello64@plt+0x6190>
    4afc:	cmp	r6, #0
    4b00:	strne	r6, [sp, #24]
    4b04:	movne	r2, #1
    4b08:	movne	r3, #4
    4b0c:	mov	r4, r0
    4b10:	moveq	r0, r6
    4b14:	mov	r5, r1
    4b18:	movne	r0, sl
    4b1c:	addne	r1, sp, #20
    4b20:	moveq	r1, r0
    4b24:	moveq	r2, r0
    4b28:	strne	r3, [sp, #20]
    4b2c:	bl	1a10 <selabel_open@plt>
    4b30:	cmp	r0, #0
    4b34:	mov	r6, r0
    4b38:	str	r0, [r7]
    4b3c:	beq	4bf4 <ftello64@plt+0x2f80>
    4b40:	mov	r0, #1
    4b44:	bl	7e04 <ftello64@plt+0x6190>
    4b48:	mov	r6, r0
    4b4c:	add	r0, sp, #68	; 0x44
    4b50:	mov	r7, r1
    4b54:	bl	1b30 <mallinfo@plt>
    4b58:	ldr	r3, [sp, #96]	; 0x60
    4b5c:	cmp	r9, r3
    4b60:	rsblt	r9, r9, r3
    4b64:	movge	r9, #0
    4b68:	bl	bc2c <ftello64@plt+0x9fb8>
    4b6c:	cmp	r0, #6
    4b70:	ble	4acc <ftello64@plt+0x2e58>
    4b74:	mov	r2, r6
    4b78:	mov	r3, r7
    4b7c:	add	r0, sp, #108	; 0x6c
    4b80:	subs	r2, r2, r4
    4b84:	sbc	r3, r3, r5
    4b88:	mov	r1, #64	; 0x40
    4b8c:	mov	r4, #0
    4b90:	mov	r5, #0
    4b94:	strd	r4, [sp]
    4b98:	bl	7fd8 <ftello64@plt+0x6364>
    4b9c:	add	r3, r9, #1020	; 0x3fc
    4ba0:	add	r3, r3, #3
    4ba4:	mov	r1, #0
    4ba8:	add	r2, r3, #1020	; 0x3fc
    4bac:	cmp	r3, r1
    4bb0:	add	r2, r2, #3
    4bb4:	ldr	ip, [pc, #180]	; 4c70 <ftello64@plt+0x2ffc>
    4bb8:	movge	r2, r3
    4bbc:	ldr	lr, [pc, #176]	; 4c74 <ftello64@plt+0x3000>
    4bc0:	add	ip, pc, ip
    4bc4:	str	ip, [sp, #4]
    4bc8:	asr	ip, r2, #10
    4bcc:	ldr	r2, [pc, #164]	; 4c78 <ftello64@plt+0x3004>
    4bd0:	add	lr, pc, lr
    4bd4:	mov	r3, #106	; 0x6a
    4bd8:	str	lr, [sp]
    4bdc:	add	r2, pc, r2
    4be0:	str	ip, [sp, #12]
    4be4:	str	r0, [sp, #8]
    4be8:	mov	r0, #7
    4bec:	bl	b4e8 <ftello64@plt+0x9874>
    4bf0:	b	4acc <ftello64@plt+0x2e58>
    4bf4:	bl	1ab8 <security_getenforce@plt>
    4bf8:	cmp	r0, #1
    4bfc:	movne	r4, #7
    4c00:	moveq	r4, #3
    4c04:	bl	bc2c <ftello64@plt+0x9fb8>
    4c08:	cmp	r4, r0
    4c0c:	ble	4c2c <ftello64@plt+0x2fb8>
    4c10:	bl	1ab8 <security_getenforce@plt>
    4c14:	cmp	r0, #1
    4c18:	bne	4acc <ftello64@plt+0x2e58>
    4c1c:	bl	1a58 <__errno_location@plt>
    4c20:	ldr	r0, [r0]
    4c24:	rsb	r0, r0, #0
    4c28:	b	4ad0 <ftello64@plt+0x2e5c>
    4c2c:	ldr	lr, [pc, #72]	; 4c7c <ftello64@plt+0x3008>
    4c30:	mov	r0, r4
    4c34:	ldr	ip, [pc, #68]	; 4c80 <ftello64@plt+0x300c>
    4c38:	mov	r1, r6
    4c3c:	ldr	r2, [pc, #64]	; 4c84 <ftello64@plt+0x3010>
    4c40:	add	lr, pc, lr
    4c44:	add	ip, pc, ip
    4c48:	mov	r3, #93	; 0x5d
    4c4c:	add	r2, pc, r2
    4c50:	str	lr, [sp]
    4c54:	str	ip, [sp, #4]
    4c58:	bl	b4e8 <ftello64@plt+0x9874>
    4c5c:	b	4c10 <ftello64@plt+0x2f9c>
    4c60:	bl	189c <__stack_chk_fail@plt>
    4c64:	andeq	pc, r1, ip, ror #6
    4c68:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4c6c:	muleq	r1, r0, r5
    4c70:	strdeq	sl, [r0], -r8
    4c74:	andeq	sl, r0, ip, ror r8
    4c78:	muleq	r0, r4, r8
    4c7c:	andeq	sl, r0, ip, lsl #16
    4c80:	andeq	sl, r0, r8, asr #16
    4c84:	andeq	sl, r0, r4, lsr #16
    4c88:	ldr	r3, [pc, #472]	; 4e68 <ftello64@plt+0x31f4>
    4c8c:	push	{r4, r5, r6, r7, r8, lr}
    4c90:	subs	r5, r0, #0
    4c94:	ldr	r0, [pc, #464]	; 4e6c <ftello64@plt+0x31f8>
    4c98:	add	r3, pc, r3
    4c9c:	sub	sp, sp, #136	; 0x88
    4ca0:	mov	r7, r1
    4ca4:	mov	r8, r2
    4ca8:	ldr	r4, [r3, r0]
    4cac:	ldr	r3, [r4]
    4cb0:	str	r3, [sp, #132]	; 0x84
    4cb4:	beq	4e28 <ftello64@plt+0x31b4>
    4cb8:	ldr	r3, [pc, #432]	; 4e70 <ftello64@plt+0x31fc>
    4cbc:	ldr	r6, [pc, r3]
    4cc0:	cmp	r6, #0
    4cc4:	beq	4d30 <ftello64@plt+0x30bc>
    4cc8:	mov	r0, #3
    4ccc:	mov	r1, r5
    4cd0:	add	r2, sp, #24
    4cd4:	bl	1c38 <__lxstat64@plt>
    4cd8:	cmp	r0, #0
    4cdc:	blt	4d4c <ftello64@plt+0x30d8>
    4ce0:	add	r1, sp, #136	; 0x88
    4ce4:	mov	r3, #0
    4ce8:	mov	r0, r6
    4cec:	mov	r2, r5
    4cf0:	str	r3, [r1, #-116]!	; 0xffffff8c
    4cf4:	ldr	r3, [sp, #40]	; 0x28
    4cf8:	bl	1c14 <selabel_lookup_raw@plt>
    4cfc:	subs	r6, r0, #0
    4d00:	blt	4e10 <ftello64@plt+0x319c>
    4d04:	mov	r0, r5
    4d08:	ldr	r1, [sp, #20]
    4d0c:	bl	1800 <lsetfilecon@plt>
    4d10:	subs	r6, r0, #0
    4d14:	blt	4dec <ftello64@plt+0x3178>
    4d18:	ldr	r0, [sp, #20]
    4d1c:	cmp	r0, #0
    4d20:	beq	4d28 <ftello64@plt+0x30b4>
    4d24:	bl	1ba8 <freecon@plt>
    4d28:	cmp	r6, #0
    4d2c:	blt	4d4c <ftello64@plt+0x30d8>
    4d30:	mov	r0, #0
    4d34:	ldr	r2, [sp, #132]	; 0x84
    4d38:	ldr	r3, [r4]
    4d3c:	cmp	r2, r3
    4d40:	bne	4e24 <ftello64@plt+0x31b0>
    4d44:	add	sp, sp, #136	; 0x88
    4d48:	pop	{r4, r5, r6, r7, r8, pc}
    4d4c:	cmp	r7, #0
    4d50:	beq	4d64 <ftello64@plt+0x30f0>
    4d54:	bl	1a58 <__errno_location@plt>
    4d58:	ldr	r3, [r0]
    4d5c:	cmp	r3, #2
    4d60:	beq	4d30 <ftello64@plt+0x30bc>
    4d64:	cmp	r8, #0
    4d68:	beq	4d7c <ftello64@plt+0x3108>
    4d6c:	bl	1a58 <__errno_location@plt>
    4d70:	ldr	r3, [r0]
    4d74:	cmp	r3, #30
    4d78:	beq	4d30 <ftello64@plt+0x30bc>
    4d7c:	bl	1ab8 <security_getenforce@plt>
    4d80:	cmp	r0, #1
    4d84:	movne	r6, #7
    4d88:	moveq	r6, #3
    4d8c:	bl	bc2c <ftello64@plt+0x9fb8>
    4d90:	cmp	r6, r0
    4d94:	ble	4db4 <ftello64@plt+0x3140>
    4d98:	bl	1ab8 <security_getenforce@plt>
    4d9c:	cmp	r0, #1
    4da0:	bne	4d30 <ftello64@plt+0x30bc>
    4da4:	bl	1a58 <__errno_location@plt>
    4da8:	ldr	r0, [r0]
    4dac:	rsb	r0, r0, #0
    4db0:	b	4d34 <ftello64@plt+0x30c0>
    4db4:	ldr	r2, [pc, #184]	; 4e74 <ftello64@plt+0x3200>
    4db8:	mov	r0, r6
    4dbc:	ldr	ip, [pc, #180]	; 4e78 <ftello64@plt+0x3204>
    4dc0:	mov	r1, #0
    4dc4:	add	r2, pc, r2
    4dc8:	str	r2, [sp, #4]
    4dcc:	ldr	r2, [pc, #168]	; 4e7c <ftello64@plt+0x3208>
    4dd0:	add	ip, pc, ip
    4dd4:	str	r5, [sp, #8]
    4dd8:	mov	r3, #163	; 0xa3
    4ddc:	str	ip, [sp]
    4de0:	add	r2, pc, r2
    4de4:	bl	b4e8 <ftello64@plt+0x9874>
    4de8:	b	4d98 <ftello64@plt+0x3124>
    4dec:	bl	1a58 <__errno_location@plt>
    4df0:	ldr	r3, [r0]
    4df4:	cmp	r3, #95	; 0x5f
    4df8:	bne	4d18 <ftello64@plt+0x30a4>
    4dfc:	ldr	r0, [sp, #20]
    4e00:	cmp	r0, #0
    4e04:	beq	4d30 <ftello64@plt+0x30bc>
    4e08:	bl	1ba8 <freecon@plt>
    4e0c:	b	4d30 <ftello64@plt+0x30bc>
    4e10:	bl	1a58 <__errno_location@plt>
    4e14:	ldr	r3, [r0]
    4e18:	cmp	r3, #2
    4e1c:	bne	4d18 <ftello64@plt+0x30a4>
    4e20:	b	4dfc <ftello64@plt+0x3188>
    4e24:	bl	189c <__stack_chk_fail@plt>
    4e28:	ldr	r0, [pc, #80]	; 4e80 <ftello64@plt+0x320c>
    4e2c:	mov	r2, #130	; 0x82
    4e30:	ldr	r1, [pc, #76]	; 4e84 <ftello64@plt+0x3210>
    4e34:	ldr	r3, [pc, #76]	; 4e88 <ftello64@plt+0x3214>
    4e38:	add	r0, pc, r0
    4e3c:	add	r1, pc, r1
    4e40:	add	r3, pc, r3
    4e44:	bl	b2b4 <ftello64@plt+0x9640>
    4e48:	ldr	r3, [sp, #20]
    4e4c:	mov	r4, r0
    4e50:	cmp	r3, #0
    4e54:	beq	4e60 <ftello64@plt+0x31ec>
    4e58:	mov	r0, r3
    4e5c:	bl	1ba8 <freecon@plt>
    4e60:	mov	r0, r4
    4e64:	bl	1bfc <_Unwind_Resume@plt>
    4e68:	andeq	pc, r1, r4, ror #2
    4e6c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4e70:	muleq	r1, r0, r3
    4e74:	andeq	sl, r0, r8, lsr r7
    4e78:	muleq	r0, r0, r6
    4e7c:	muleq	r0, r0, r6
    4e80:	andeq	sl, r0, r4, ror #11
    4e84:	andeq	sl, r0, r4, lsr r6
    4e88:	strdeq	sl, [r0], -ip
    4e8c:	ldr	ip, [pc, #488]	; 507c <ftello64@plt+0x3408>
    4e90:	mov	r3, #0
    4e94:	push	{r4, r5, r6, r7, r8, lr}
    4e98:	add	ip, pc, ip
    4e9c:	ldr	r4, [pc, #476]	; 5080 <ftello64@plt+0x340c>
    4ea0:	sub	sp, sp, #24
    4ea4:	subs	r6, r0, #0
    4ea8:	mov	r7, r1
    4eac:	ldr	r4, [ip, r4]
    4eb0:	str	r3, [sp, #16]
    4eb4:	ldr	ip, [r4]
    4eb8:	str	ip, [sp, #20]
    4ebc:	beq	5024 <ftello64@plt+0x33b0>
    4ec0:	ldr	r3, [pc, #444]	; 5084 <ftello64@plt+0x3410>
    4ec4:	ldr	r5, [pc, r3]
    4ec8:	cmp	r5, #0
    4ecc:	beq	4f40 <ftello64@plt+0x32cc>
    4ed0:	bl	77c8 <ftello64@plt+0x5b54>
    4ed4:	cmp	r0, #0
    4ed8:	bne	4f5c <ftello64@plt+0x32e8>
    4edc:	mov	r0, r6
    4ee0:	bl	77dc <ftello64@plt+0x5b68>
    4ee4:	subs	r8, r0, #0
    4ee8:	beq	5018 <ftello64@plt+0x33a4>
    4eec:	ldr	r0, [pc, #404]	; 5088 <ftello64@plt+0x3414>
    4ef0:	mov	r3, r7
    4ef4:	add	r1, sp, #16
    4ef8:	mov	r2, r8
    4efc:	add	r0, pc, r0
    4f00:	ldr	r0, [r0]
    4f04:	bl	1c14 <selabel_lookup_raw@plt>
    4f08:	mov	r5, r0
    4f0c:	mov	r0, r8
    4f10:	bl	1824 <free@plt>
    4f14:	cmp	r5, #0
    4f18:	blt	4f7c <ftello64@plt+0x3308>
    4f1c:	ldr	r0, [sp, #16]
    4f20:	bl	1a40 <setfscreatecon@plt>
    4f24:	cmp	r0, #0
    4f28:	movge	r5, r0
    4f2c:	blt	4fb0 <ftello64@plt+0x333c>
    4f30:	ldr	r0, [sp, #16]
    4f34:	cmp	r0, #0
    4f38:	beq	4f40 <ftello64@plt+0x32cc>
    4f3c:	bl	1ba8 <freecon@plt>
    4f40:	ldr	r2, [sp, #20]
    4f44:	mov	r0, r5
    4f48:	ldr	r3, [r4]
    4f4c:	cmp	r2, r3
    4f50:	bne	5020 <ftello64@plt+0x33ac>
    4f54:	add	sp, sp, #24
    4f58:	pop	{r4, r5, r6, r7, r8, pc}
    4f5c:	mov	r0, r5
    4f60:	mov	r3, r7
    4f64:	add	r1, sp, #16
    4f68:	mov	r2, r6
    4f6c:	bl	1c14 <selabel_lookup_raw@plt>
    4f70:	mov	r5, r0
    4f74:	cmp	r5, #0
    4f78:	bge	4f1c <ftello64@plt+0x32a8>
    4f7c:	bl	1a58 <__errno_location@plt>
    4f80:	ldr	r5, [r0]
    4f84:	cmp	r5, #2
    4f88:	beq	4fa8 <ftello64@plt+0x3334>
    4f8c:	rsb	r5, r5, #0
    4f90:	cmp	r5, #0
    4f94:	bge	4f30 <ftello64@plt+0x32bc>
    4f98:	bl	1ab8 <security_getenforce@plt>
    4f9c:	cmp	r0, #0
    4fa0:	moveq	r5, #0
    4fa4:	b	4f30 <ftello64@plt+0x32bc>
    4fa8:	mov	r5, #0
    4fac:	b	4f30 <ftello64@plt+0x32bc>
    4fb0:	bl	1ab8 <security_getenforce@plt>
    4fb4:	cmp	r0, #1
    4fb8:	movne	r5, #7
    4fbc:	moveq	r5, #3
    4fc0:	bl	bc2c <ftello64@plt+0x9fb8>
    4fc4:	cmp	r5, r0
    4fc8:	ble	4fd8 <ftello64@plt+0x3364>
    4fcc:	bl	1a58 <__errno_location@plt>
    4fd0:	ldr	r5, [r0]
    4fd4:	b	4f8c <ftello64@plt+0x3318>
    4fd8:	ldr	r2, [sp, #16]
    4fdc:	mov	r0, r5
    4fe0:	ldr	lr, [pc, #164]	; 508c <ftello64@plt+0x3418>
    4fe4:	mov	r1, #0
    4fe8:	ldr	ip, [pc, #160]	; 5090 <ftello64@plt+0x341c>
    4fec:	movw	r3, #341	; 0x155
    4ff0:	str	r2, [sp, #8]
    4ff4:	add	lr, pc, lr
    4ff8:	ldr	r2, [pc, #148]	; 5094 <ftello64@plt+0x3420>
    4ffc:	add	ip, pc, ip
    5000:	str	r6, [sp, #12]
    5004:	str	lr, [sp]
    5008:	add	r2, pc, r2
    500c:	str	ip, [sp, #4]
    5010:	bl	b4e8 <ftello64@plt+0x9874>
    5014:	b	4fcc <ftello64@plt+0x3358>
    5018:	mvn	r5, #11
    501c:	b	4f30 <ftello64@plt+0x32bc>
    5020:	bl	189c <__stack_chk_fail@plt>
    5024:	ldr	r0, [pc, #108]	; 5098 <ftello64@plt+0x3424>
    5028:	movw	r2, #315	; 0x13b
    502c:	ldr	r1, [pc, #104]	; 509c <ftello64@plt+0x3428>
    5030:	ldr	r3, [pc, #104]	; 50a0 <ftello64@plt+0x342c>
    5034:	add	r0, pc, r0
    5038:	add	r1, pc, r1
    503c:	add	r3, pc, r3
    5040:	bl	b2b4 <ftello64@plt+0x9640>
    5044:	mov	r4, r0
    5048:	ldr	r0, [sp, #16]
    504c:	cmp	r0, #0
    5050:	beq	5058 <ftello64@plt+0x33e4>
    5054:	bl	1ba8 <freecon@plt>
    5058:	mov	r0, r4
    505c:	bl	1bfc <_Unwind_Resume@plt>
    5060:	mov	r4, r0
    5064:	mov	r0, r8
    5068:	bl	1824 <free@plt>
    506c:	b	5048 <ftello64@plt+0x33d4>
    5070:	mov	r4, r0
    5074:	mov	r8, #0
    5078:	b	5064 <ftello64@plt+0x33f0>
    507c:	andeq	lr, r1, r4, ror #30
    5080:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5084:	andeq	pc, r1, r8, lsl #3
    5088:	andeq	pc, r1, r0, asr r1	; <UNPREDICTABLE>
    508c:	andeq	sl, r0, r8, lsr r6
    5090:	andeq	sl, r0, ip, lsl #11
    5094:	andeq	sl, r0, r8, ror #8
    5098:	andeq	sl, r0, r8, ror #7
    509c:	andeq	sl, r0, r8, lsr r4
    50a0:	andeq	sl, r0, r0, lsl r6
    50a4:	push	{r3, r4, r5, lr}
    50a8:	bl	1a58 <__errno_location@plt>
    50ac:	mov	r4, r0
    50b0:	ldr	r5, [r0]
    50b4:	bl	4a48 <ftello64@plt+0x2dd4>
    50b8:	cmp	r0, #0
    50bc:	bne	50c8 <ftello64@plt+0x3454>
    50c0:	str	r5, [r4]
    50c4:	pop	{r3, r4, r5, pc}
    50c8:	mov	r0, #0
    50cc:	bl	1a40 <setfscreatecon@plt>
    50d0:	str	r5, [r4]
    50d4:	pop	{r3, r4, r5, pc}
    50d8:	str	r5, [r4]
    50dc:	bl	1bfc <_Unwind_Resume@plt>
    50e0:	ldr	r3, [pc, #24]	; 5100 <ftello64@plt+0x348c>
    50e4:	mov	r2, r1
    50e8:	ldr	ip, [pc, #20]	; 5104 <ftello64@plt+0x3490>
    50ec:	mov	r1, r0
    50f0:	add	r3, pc, r3
    50f4:	mov	r0, #0
    50f8:	ldr	r3, [r3, ip]
    50fc:	b	c4f4 <ftello64@plt+0xa880>
    5100:	andeq	lr, r1, ip, lsl #26
    5104:	andeq	r0, r0, r8, ror #3
    5108:	ldr	r3, [pc, #164]	; 51b4 <ftello64@plt+0x3540>
    510c:	mov	r1, #0
    5110:	ldr	r2, [pc, #160]	; 51b8 <ftello64@plt+0x3544>
    5114:	add	r3, pc, r3
    5118:	ldr	r0, [pc, #156]	; 51bc <ftello64@plt+0x3548>
    511c:	push	{r4, lr}
    5120:	sub	sp, sp, #96	; 0x60
    5124:	ldr	r4, [r3, r2]
    5128:	add	r0, pc, r0
    512c:	ldr	r3, [r4]
    5130:	str	r3, [sp, #92]	; 0x5c
    5134:	bl	1ad0 <access@plt>
    5138:	cmp	r0, #0
    513c:	blt	5184 <ftello64@plt+0x3510>
    5140:	ldr	r0, [pc, #120]	; 51c0 <ftello64@plt+0x354c>
    5144:	mov	r1, sp
    5148:	add	r0, pc, r0
    514c:	bl	1b54 <statfs64@plt>
    5150:	cmp	r0, #0
    5154:	blt	5184 <ftello64@plt+0x3510>
    5158:	ldr	r0, [sp]
    515c:	movw	r2, #22774	; 0x58f6
    5160:	movw	r3, #6548	; 0x1994
    5164:	movt	r2, #34180	; 0x8584
    5168:	movt	r3, #258	; 0x102
    516c:	cmp	r0, r3
    5170:	cmpne	r0, r2
    5174:	movne	r0, #0
    5178:	moveq	r0, #1
    517c:	mov	ip, r0
    5180:	b	518c <ftello64@plt+0x3518>
    5184:	mov	r0, #0
    5188:	mov	ip, r0
    518c:	ldr	r1, [sp, #92]	; 0x5c
    5190:	ldr	r3, [pc, #44]	; 51c4 <ftello64@plt+0x3550>
    5194:	ldr	r2, [r4]
    5198:	add	r3, pc, r3
    519c:	cmp	r1, r2
    51a0:	str	ip, [r3]
    51a4:	bne	51b0 <ftello64@plt+0x353c>
    51a8:	add	sp, sp, #96	; 0x60
    51ac:	pop	{r4, pc}
    51b0:	bl	189c <__stack_chk_fail@plt>
    51b4:	andeq	lr, r1, r8, ror #25
    51b8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    51bc:	ldrdeq	sl, [r0], -r4
    51c0:	muleq	r0, r8, r9
    51c4:	andeq	lr, r1, r0, ror lr
    51c8:	cmp	r0, #0
    51cc:	cmpne	r1, #0
    51d0:	push	{r3, lr}
    51d4:	bne	51ec <ftello64@plt+0x3578>
    51d8:	cmp	r0, #0
    51dc:	cmpeq	r1, #0
    51e0:	movne	r0, #0
    51e4:	moveq	r0, #1
    51e8:	pop	{r3, pc}
    51ec:	bl	17ac <strcmp@plt>
    51f0:	rsbs	r0, r0, #1
    51f4:	movcc	r0, #0
    51f8:	pop	{r3, pc}
    51fc:	push	{r4, r5, r6, lr}
    5200:	subs	r6, r0, #0
    5204:	mov	r4, r1
    5208:	beq	5268 <ftello64@plt+0x35f4>
    520c:	cmp	r1, #0
    5210:	beq	5288 <ftello64@plt+0x3614>
    5214:	bl	1a04 <strlen@plt>
    5218:	mov	r5, r0
    521c:	mov	r0, r4
    5220:	bl	1a04 <strlen@plt>
    5224:	subs	r2, r0, #0
    5228:	beq	5258 <ftello64@plt+0x35e4>
    522c:	cmp	r5, r2
    5230:	bcc	5260 <ftello64@plt+0x35ec>
    5234:	rsb	r5, r2, r5
    5238:	mov	r1, r4
    523c:	add	r6, r6, r5
    5240:	mov	r0, r6
    5244:	bl	1884 <memcmp@plt>
    5248:	cmp	r0, #0
    524c:	moveq	r0, r6
    5250:	movne	r0, #0
    5254:	pop	{r4, r5, r6, pc}
    5258:	add	r0, r6, r5
    525c:	pop	{r4, r5, r6, pc}
    5260:	mov	r0, #0
    5264:	pop	{r4, r5, r6, pc}
    5268:	ldr	r0, [pc, #56]	; 52a8 <ftello64@plt+0x3634>
    526c:	mov	r2, #137	; 0x89
    5270:	ldr	r1, [pc, #52]	; 52ac <ftello64@plt+0x3638>
    5274:	ldr	r3, [pc, #52]	; 52b0 <ftello64@plt+0x363c>
    5278:	add	r0, pc, r0
    527c:	add	r1, pc, r1
    5280:	add	r3, pc, r3
    5284:	bl	b2b4 <ftello64@plt+0x9640>
    5288:	ldr	r0, [pc, #36]	; 52b4 <ftello64@plt+0x3640>
    528c:	mov	r2, #138	; 0x8a
    5290:	ldr	r1, [pc, #32]	; 52b8 <ftello64@plt+0x3644>
    5294:	ldr	r3, [pc, #32]	; 52bc <ftello64@plt+0x3648>
    5298:	add	r0, pc, r0
    529c:	add	r1, pc, r1
    52a0:	add	r3, pc, r3
    52a4:	bl	b2b4 <ftello64@plt+0x9640>
    52a8:	andeq	fp, r0, ip, lsr #7
    52ac:	andeq	sl, r0, ip, ror #8
    52b0:	andeq	fp, r0, r0, lsl #23
    52b4:	andeq	sl, r0, r0, lsl #9
    52b8:	andeq	sl, r0, ip, asr #8
    52bc:	andeq	fp, r0, r0, ror #22
    52c0:	push	{r4, lr}
    52c4:	subs	r4, r0, #0
    52c8:	beq	5430 <ftello64@plt+0x37bc>
    52cc:	ldrb	r3, [r4]
    52d0:	cmp	r3, #46	; 0x2e
    52d4:	beq	5334 <ftello64@plt+0x36c0>
    52d8:	ldr	r1, [pc, #368]	; 5450 <ftello64@plt+0x37dc>
    52dc:	add	r1, pc, r1
    52e0:	bl	17ac <strcmp@plt>
    52e4:	cmp	r0, #0
    52e8:	beq	5334 <ftello64@plt+0x36c0>
    52ec:	ldr	r1, [pc, #352]	; 5454 <ftello64@plt+0x37e0>
    52f0:	mov	r0, r4
    52f4:	add	r1, pc, r1
    52f8:	bl	17ac <strcmp@plt>
    52fc:	cmp	r0, #0
    5300:	beq	5334 <ftello64@plt+0x36c0>
    5304:	ldr	r1, [pc, #332]	; 5458 <ftello64@plt+0x37e4>
    5308:	mov	r0, r4
    530c:	add	r1, pc, r1
    5310:	bl	17ac <strcmp@plt>
    5314:	cmp	r0, #0
    5318:	beq	5334 <ftello64@plt+0x36c0>
    531c:	ldr	r1, [pc, #312]	; 545c <ftello64@plt+0x37e8>
    5320:	mov	r0, r4
    5324:	add	r1, pc, r1
    5328:	bl	51fc <ftello64@plt+0x3588>
    532c:	cmp	r0, #0
    5330:	beq	533c <ftello64@plt+0x36c8>
    5334:	mov	r0, #1
    5338:	pop	{r4, pc}
    533c:	ldr	r1, [pc, #284]	; 5460 <ftello64@plt+0x37ec>
    5340:	mov	r0, r4
    5344:	add	r1, pc, r1
    5348:	bl	51fc <ftello64@plt+0x3588>
    534c:	cmp	r0, #0
    5350:	bne	5334 <ftello64@plt+0x36c0>
    5354:	ldr	r1, [pc, #264]	; 5464 <ftello64@plt+0x37f0>
    5358:	mov	r0, r4
    535c:	add	r1, pc, r1
    5360:	bl	51fc <ftello64@plt+0x3588>
    5364:	cmp	r0, #0
    5368:	bne	5334 <ftello64@plt+0x36c0>
    536c:	ldr	r1, [pc, #244]	; 5468 <ftello64@plt+0x37f4>
    5370:	mov	r0, r4
    5374:	add	r1, pc, r1
    5378:	bl	51fc <ftello64@plt+0x3588>
    537c:	cmp	r0, #0
    5380:	bne	5334 <ftello64@plt+0x36c0>
    5384:	ldr	r1, [pc, #224]	; 546c <ftello64@plt+0x37f8>
    5388:	mov	r0, r4
    538c:	add	r1, pc, r1
    5390:	bl	51fc <ftello64@plt+0x3588>
    5394:	cmp	r0, #0
    5398:	bne	5334 <ftello64@plt+0x36c0>
    539c:	ldr	r1, [pc, #204]	; 5470 <ftello64@plt+0x37fc>
    53a0:	mov	r0, r4
    53a4:	add	r1, pc, r1
    53a8:	bl	51fc <ftello64@plt+0x3588>
    53ac:	cmp	r0, #0
    53b0:	bne	5334 <ftello64@plt+0x36c0>
    53b4:	ldr	r1, [pc, #184]	; 5474 <ftello64@plt+0x3800>
    53b8:	mov	r0, r4
    53bc:	add	r1, pc, r1
    53c0:	bl	51fc <ftello64@plt+0x3588>
    53c4:	cmp	r0, #0
    53c8:	bne	5334 <ftello64@plt+0x36c0>
    53cc:	ldr	r1, [pc, #164]	; 5478 <ftello64@plt+0x3804>
    53d0:	mov	r0, r4
    53d4:	add	r1, pc, r1
    53d8:	bl	51fc <ftello64@plt+0x3588>
    53dc:	cmp	r0, #0
    53e0:	bne	5334 <ftello64@plt+0x36c0>
    53e4:	ldr	r1, [pc, #144]	; 547c <ftello64@plt+0x3808>
    53e8:	mov	r0, r4
    53ec:	add	r1, pc, r1
    53f0:	bl	51fc <ftello64@plt+0x3588>
    53f4:	cmp	r0, #0
    53f8:	bne	5334 <ftello64@plt+0x36c0>
    53fc:	ldr	r1, [pc, #124]	; 5480 <ftello64@plt+0x380c>
    5400:	mov	r0, r4
    5404:	add	r1, pc, r1
    5408:	bl	51fc <ftello64@plt+0x3588>
    540c:	cmp	r0, #0
    5410:	bne	5334 <ftello64@plt+0x36c0>
    5414:	ldr	r1, [pc, #104]	; 5484 <ftello64@plt+0x3810>
    5418:	mov	r0, r4
    541c:	add	r1, pc, r1
    5420:	bl	51fc <ftello64@plt+0x3588>
    5424:	adds	r0, r0, #0
    5428:	movne	r0, #1
    542c:	pop	{r4, pc}
    5430:	ldr	r0, [pc, #80]	; 5488 <ftello64@plt+0x3814>
    5434:	movw	r2, #1779	; 0x6f3
    5438:	ldr	r1, [pc, #76]	; 548c <ftello64@plt+0x3818>
    543c:	ldr	r3, [pc, #76]	; 5490 <ftello64@plt+0x381c>
    5440:	add	r0, pc, r0
    5444:	add	r1, pc, r1
    5448:	add	r3, pc, r3
    544c:	bl	b2b4 <ftello64@plt+0x9640>
    5450:	andeq	sl, r0, r0, asr r4
    5454:	andeq	sl, r0, r4, asr #8
    5458:	andeq	sl, r0, r8, lsr r4
    545c:	andeq	sl, r0, r0, lsr r4
    5460:	andeq	sl, r0, r8, lsl r4
    5464:	andeq	sl, r0, ip, lsl #8
    5468:	andeq	sl, r0, r0, lsl #8
    546c:	strdeq	sl, [r0], -r4
    5470:	andeq	sl, r0, r8, ror #7
    5474:	ldrdeq	sl, [r0], -ip
    5478:	ldrdeq	sl, [r0], -r0
    547c:	andeq	sl, r0, r4, asr #7
    5480:			; <UNDEFINED> instruction: 0x0000a3bc
    5484:			; <UNDEFINED> instruction: 0x0000a3b4
    5488:	andeq	sl, r0, r0, ror #5
    548c:	andeq	sl, r0, r4, lsr #5
    5490:	andeq	fp, r0, r4, ror r9
    5494:	cmp	r0, #0
    5498:	push	{r3, lr}
    549c:	blt	54cc <ftello64@plt+0x3858>
    54a0:	bl	1c2c <close@plt>
    54a4:	cmp	r0, #0
    54a8:	blt	54b4 <ftello64@plt+0x3840>
    54ac:	mov	r0, #0
    54b0:	pop	{r3, pc}
    54b4:	bl	1a58 <__errno_location@plt>
    54b8:	ldr	r0, [r0]
    54bc:	cmp	r0, #4
    54c0:	beq	54ac <ftello64@plt+0x3838>
    54c4:	rsb	r0, r0, #0
    54c8:	pop	{r3, pc}
    54cc:	ldr	r0, [pc, #24]	; 54ec <ftello64@plt+0x3878>
    54d0:	mov	r2, #253	; 0xfd
    54d4:	ldr	r1, [pc, #20]	; 54f0 <ftello64@plt+0x387c>
    54d8:	ldr	r3, [pc, #20]	; 54f4 <ftello64@plt+0x3880>
    54dc:	add	r0, pc, r0
    54e0:	add	r1, pc, r1
    54e4:	add	r3, pc, r3
    54e8:	bl	b2b4 <ftello64@plt+0x9640>
    54ec:	andeq	sl, r0, r0, lsr #2
    54f0:	andeq	sl, r0, r8, lsl #4
    54f4:	andeq	fp, r0, r0, asr #18
    54f8:	push	{r3, r4, r5, lr}
    54fc:	subs	r5, r0, #0
    5500:	blt	5524 <ftello64@plt+0x38b0>
    5504:	bl	1a58 <__errno_location@plt>
    5508:	mov	r4, r0
    550c:	mov	r0, r5
    5510:	ldr	r5, [r4]
    5514:	bl	5494 <ftello64@plt+0x3820>
    5518:	cmn	r0, #9
    551c:	strne	r5, [r4]
    5520:	beq	552c <ftello64@plt+0x38b8>
    5524:	mvn	r0, #0
    5528:	pop	{r3, r4, r5, pc}
    552c:	ldr	r0, [pc, #32]	; 5554 <ftello64@plt+0x38e0>
    5530:	movw	r2, #291	; 0x123
    5534:	ldr	r1, [pc, #28]	; 5558 <ftello64@plt+0x38e4>
    5538:	ldr	r3, [pc, #28]	; 555c <ftello64@plt+0x38e8>
    553c:	add	r0, pc, r0
    5540:	add	r1, pc, r1
    5544:	add	r3, pc, r3
    5548:	bl	b2b4 <ftello64@plt+0x9640>
    554c:	str	r5, [r4]
    5550:	bl	1bfc <_Unwind_Resume@plt>
    5554:	andeq	sl, r0, ip, lsr #5
    5558:	andeq	sl, r0, r8, lsr #3
    555c:	andeq	fp, r0, r4, lsl #18
    5560:	push	{r3, r4, r5, lr}
    5564:	mov	r5, r0
    5568:	bl	1a58 <__errno_location@plt>
    556c:	mov	r4, r0
    5570:	mov	r0, r5
    5574:	ldr	r5, [r4]
    5578:	bl	18a8 <unlink@plt>
    557c:	cmp	r0, #0
    5580:	ldrlt	r0, [r4]
    5584:	movge	r0, #0
    5588:	str	r5, [r4]
    558c:	rsblt	r0, r0, #0
    5590:	pop	{r3, r4, r5, pc}
    5594:	push	{r3, r4, r5, lr}
    5598:	subs	r4, r0, #0
    559c:	beq	56cc <ftello64@plt+0x3a58>
    55a0:	ldrb	r5, [r4]
    55a4:	cmp	r5, #49	; 0x31
    55a8:	bne	55c0 <ftello64@plt+0x394c>
    55ac:	ldrb	r3, [r4, #1]
    55b0:	cmp	r3, #0
    55b4:	bne	55c0 <ftello64@plt+0x394c>
    55b8:	mov	r0, #1
    55bc:	pop	{r3, r4, r5, pc}
    55c0:	ldr	r1, [pc, #292]	; 56ec <ftello64@plt+0x3a78>
    55c4:	mov	r0, r4
    55c8:	add	r1, pc, r1
    55cc:	bl	18c0 <strcasecmp@plt>
    55d0:	cmp	r0, #0
    55d4:	beq	55b8 <ftello64@plt+0x3944>
    55d8:	ldr	r1, [pc, #272]	; 56f0 <ftello64@plt+0x3a7c>
    55dc:	mov	r0, r4
    55e0:	add	r1, pc, r1
    55e4:	bl	18c0 <strcasecmp@plt>
    55e8:	cmp	r0, #0
    55ec:	beq	55b8 <ftello64@plt+0x3944>
    55f0:	ldr	r1, [pc, #252]	; 56f4 <ftello64@plt+0x3a80>
    55f4:	mov	r0, r4
    55f8:	add	r1, pc, r1
    55fc:	bl	18c0 <strcasecmp@plt>
    5600:	cmp	r0, #0
    5604:	beq	55b8 <ftello64@plt+0x3944>
    5608:	ldr	r1, [pc, #232]	; 56f8 <ftello64@plt+0x3a84>
    560c:	mov	r0, r4
    5610:	add	r1, pc, r1
    5614:	bl	18c0 <strcasecmp@plt>
    5618:	cmp	r0, #0
    561c:	beq	55b8 <ftello64@plt+0x3944>
    5620:	ldr	r1, [pc, #212]	; 56fc <ftello64@plt+0x3a88>
    5624:	mov	r0, r4
    5628:	add	r1, pc, r1
    562c:	bl	18c0 <strcasecmp@plt>
    5630:	cmp	r0, #0
    5634:	beq	55b8 <ftello64@plt+0x3944>
    5638:	cmp	r5, #48	; 0x30
    563c:	beq	56bc <ftello64@plt+0x3a48>
    5640:	ldr	r1, [pc, #184]	; 5700 <ftello64@plt+0x3a8c>
    5644:	mov	r0, r4
    5648:	add	r1, pc, r1
    564c:	bl	18c0 <strcasecmp@plt>
    5650:	cmp	r0, #0
    5654:	popeq	{r3, r4, r5, pc}
    5658:	ldr	r1, [pc, #164]	; 5704 <ftello64@plt+0x3a90>
    565c:	mov	r0, r4
    5660:	add	r1, pc, r1
    5664:	bl	18c0 <strcasecmp@plt>
    5668:	cmp	r0, #0
    566c:	popeq	{r3, r4, r5, pc}
    5670:	ldr	r1, [pc, #144]	; 5708 <ftello64@plt+0x3a94>
    5674:	mov	r0, r4
    5678:	add	r1, pc, r1
    567c:	bl	18c0 <strcasecmp@plt>
    5680:	cmp	r0, #0
    5684:	popeq	{r3, r4, r5, pc}
    5688:	ldr	r1, [pc, #124]	; 570c <ftello64@plt+0x3a98>
    568c:	mov	r0, r4
    5690:	add	r1, pc, r1
    5694:	bl	18c0 <strcasecmp@plt>
    5698:	cmp	r0, #0
    569c:	popeq	{r3, r4, r5, pc}
    56a0:	ldr	r1, [pc, #104]	; 5710 <ftello64@plt+0x3a9c>
    56a4:	mov	r0, r4
    56a8:	add	r1, pc, r1
    56ac:	bl	18c0 <strcasecmp@plt>
    56b0:	cmp	r0, #0
    56b4:	mvnne	r0, #21
    56b8:	pop	{r3, r4, r5, pc}
    56bc:	ldrb	r0, [r4, #1]
    56c0:	cmp	r0, #0
    56c4:	popeq	{r3, r4, r5, pc}
    56c8:	b	5640 <ftello64@plt+0x39cc>
    56cc:	ldr	r0, [pc, #64]	; 5714 <ftello64@plt+0x3aa0>
    56d0:	movw	r2, #318	; 0x13e
    56d4:	ldr	r1, [pc, #60]	; 5718 <ftello64@plt+0x3aa4>
    56d8:	ldr	r3, [pc, #60]	; 571c <ftello64@plt+0x3aa8>
    56dc:	add	r0, pc, r0
    56e0:	add	r1, pc, r1
    56e4:	add	r3, pc, r3
    56e8:	bl	b2b4 <ftello64@plt+0x9640>
    56ec:	andeq	sl, r0, r0, asr r2
    56f0:	andeq	fp, r0, r4, lsl #31
    56f4:	andeq	sl, r0, r4, lsr #4
    56f8:	andeq	sl, r0, r0, lsl #5
    56fc:	muleq	r0, r4, r8
    5700:	ldrdeq	sl, [r0], -ip
    5704:	andeq	r9, r0, r4, ror r9
    5708:	ldrdeq	ip, [r0], -r4
    570c:	andeq	sl, r0, ip, asr #24
    5710:	andeq	sl, r0, r0, lsl #3
    5714:	andeq	r9, r0, ip, lsl #25
    5718:	andeq	sl, r0, r8
    571c:			; <UNDEFINED> instruction: 0x0000b7b8
    5720:	ldr	r3, [pc, #248]	; 5820 <ftello64@plt+0x3bac>
    5724:	ldr	r2, [pc, #248]	; 5824 <ftello64@plt+0x3bb0>
    5728:	add	r3, pc, r3
    572c:	push	{r4, r5, r6, r7, r8, lr}
    5730:	subs	r7, r0, #0
    5734:	ldr	r5, [r3, r2]
    5738:	sub	sp, sp, #8
    573c:	mov	r4, #0
    5740:	mov	r8, r1
    5744:	str	r4, [sp]
    5748:	ldr	r3, [r5]
    574c:	str	r3, [sp, #4]
    5750:	beq	5800 <ftello64@plt+0x3b8c>
    5754:	cmp	r1, #0
    5758:	beq	57e0 <ftello64@plt+0x3b6c>
    575c:	bl	1a58 <__errno_location@plt>
    5760:	mov	r2, r4
    5764:	mov	r1, sp
    5768:	str	r4, [r0]
    576c:	mov	r6, r0
    5770:	mov	r0, r7
    5774:	bl	19f8 <strtoul@plt>
    5778:	ldr	r3, [sp]
    577c:	cmp	r3, #0
    5780:	beq	57d4 <ftello64@plt+0x3b60>
    5784:	cmp	r7, r3
    5788:	beq	57d4 <ftello64@plt+0x3b60>
    578c:	ldrb	r3, [r3]
    5790:	cmp	r3, #0
    5794:	ldr	r3, [r6]
    5798:	beq	57c4 <ftello64@plt+0x3b50>
    579c:	cmp	r3, #0
    57a0:	rsbgt	r3, r3, #0
    57a4:	mvnle	r3, #21
    57a8:	ldr	r2, [sp, #4]
    57ac:	mov	r0, r3
    57b0:	ldr	r3, [r5]
    57b4:	cmp	r2, r3
    57b8:	bne	57dc <ftello64@plt+0x3b68>
    57bc:	add	sp, sp, #8
    57c0:	pop	{r4, r5, r6, r7, r8, pc}
    57c4:	cmp	r3, #0
    57c8:	streq	r0, [r8]
    57cc:	beq	57a8 <ftello64@plt+0x3b34>
    57d0:	b	579c <ftello64@plt+0x3b28>
    57d4:	ldr	r3, [r6]
    57d8:	b	579c <ftello64@plt+0x3b28>
    57dc:	bl	189c <__stack_chk_fail@plt>
    57e0:	ldr	r0, [pc, #64]	; 5828 <ftello64@plt+0x3bb4>
    57e4:	movw	r2, #386	; 0x182
    57e8:	ldr	r1, [pc, #60]	; 582c <ftello64@plt+0x3bb8>
    57ec:	ldr	r3, [pc, #60]	; 5830 <ftello64@plt+0x3bbc>
    57f0:	add	r0, pc, r0
    57f4:	add	r1, pc, r1
    57f8:	add	r3, pc, r3
    57fc:	bl	b2b4 <ftello64@plt+0x9640>
    5800:	ldr	r0, [pc, #44]	; 5834 <ftello64@plt+0x3bc0>
    5804:	movw	r2, #385	; 0x181
    5808:	ldr	r1, [pc, #40]	; 5838 <ftello64@plt+0x3bc4>
    580c:	ldr	r3, [pc, #40]	; 583c <ftello64@plt+0x3bc8>
    5810:	add	r0, pc, r0
    5814:	add	r1, pc, r1
    5818:	add	r3, pc, r3
    581c:	bl	b2b4 <ftello64@plt+0x9640>
    5820:	ldrdeq	lr, [r1], -r4
    5824:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5828:	andeq	sl, r0, ip, lsr r0
    582c:	strdeq	r9, [r0], -r4
    5830:	strdeq	fp, [r0], -ip
    5834:	andeq	sl, r0, r4, lsl lr
    5838:	ldrdeq	r9, [r0], -r4
    583c:	ldrdeq	fp, [r0], -ip
    5840:	ldr	r3, [pc, #208]	; 5918 <ftello64@plt+0x3ca4>
    5844:	push	{r4, r5, r6, fp, lr}
    5848:	add	fp, sp, #16
    584c:	ldr	r2, [pc, #200]	; 591c <ftello64@plt+0x3ca8>
    5850:	sub	sp, sp, #20
    5854:	add	r3, pc, r3
    5858:	subs	r6, r1, #0
    585c:	ldr	r4, [r3, r2]
    5860:	ldr	r3, [r4]
    5864:	str	r3, [fp, #-24]	; 0xffffffe8
    5868:	beq	58f8 <ftello64@plt+0x3c84>
    586c:	cmp	r0, #0
    5870:	blt	58d8 <ftello64@plt+0x3c64>
    5874:	bne	58ac <ftello64@plt+0x3c38>
    5878:	ldr	r5, [pc, #160]	; 5920 <ftello64@plt+0x3cac>
    587c:	add	r5, pc, r5
    5880:	mov	r0, r5
    5884:	mov	r1, r6
    5888:	bl	c424 <ftello64@plt+0xa7b0>
    588c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    5890:	ldr	r3, [r4]
    5894:	cmn	r0, #2
    5898:	mvneq	r0, #2
    589c:	cmp	r2, r3
    58a0:	bne	58d4 <ftello64@plt+0x3c60>
    58a4:	sub	sp, fp, #16
    58a8:	pop	{r4, r5, r6, fp, pc}
    58ac:	sub	sp, sp, #32
    58b0:	ldr	r3, [pc, #108]	; 5924 <ftello64@plt+0x3cb0>
    58b4:	add	r5, sp, #8
    58b8:	mov	r1, #1
    58bc:	str	r0, [sp]
    58c0:	mov	r2, #24
    58c4:	mov	r0, r5
    58c8:	add	r3, pc, r3
    58cc:	bl	1a64 <__sprintf_chk@plt>
    58d0:	b	5880 <ftello64@plt+0x3c0c>
    58d4:	bl	189c <__stack_chk_fail@plt>
    58d8:	ldr	r0, [pc, #72]	; 5928 <ftello64@plt+0x3cb4>
    58dc:	movw	r2, #706	; 0x2c2
    58e0:	ldr	r1, [pc, #68]	; 592c <ftello64@plt+0x3cb8>
    58e4:	ldr	r3, [pc, #68]	; 5930 <ftello64@plt+0x3cbc>
    58e8:	add	r0, pc, r0
    58ec:	add	r1, pc, r1
    58f0:	add	r3, pc, r3
    58f4:	bl	b2b4 <ftello64@plt+0x9640>
    58f8:	ldr	r0, [pc, #52]	; 5934 <ftello64@plt+0x3cc0>
    58fc:	movw	r2, #705	; 0x2c1
    5900:	ldr	r1, [pc, #48]	; 5938 <ftello64@plt+0x3cc4>
    5904:	ldr	r3, [pc, #48]	; 593c <ftello64@plt+0x3cc8>
    5908:	add	r0, pc, r0
    590c:	add	r1, pc, r1
    5910:	add	r3, pc, r3
    5914:	bl	b2b4 <ftello64@plt+0x9640>
    5918:	andeq	lr, r1, r8, lsr #11
    591c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5920:	andeq	sl, r0, r8, lsr r0
    5924:	strdeq	r9, [r0], -ip
    5928:	andeq	r9, r0, r8, lsl #31
    592c:	strdeq	r9, [r0], -ip
    5930:	andeq	fp, r0, r4, ror #10
    5934:	andeq	r9, r0, ip, lsl lr
    5938:	ldrdeq	r9, [r0], -ip
    593c:	andeq	fp, r0, r4, asr #10
    5940:	rsbs	r3, r0, #1
    5944:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    5948:	movcc	r3, #0
    594c:	rsbs	r4, r1, #1
    5950:	mov	r7, r1
    5954:	mov	r6, r2
    5958:	mov	sl, r0
    595c:	movcc	r4, #0
    5960:	tst	r3, r4
    5964:	bne	59c8 <ftello64@plt+0x3d54>
    5968:	cmp	r3, #0
    596c:	bne	59e0 <ftello64@plt+0x3d6c>
    5970:	cmp	r4, #0
    5974:	bne	59f0 <ftello64@plt+0x3d7c>
    5978:	bl	1a04 <strlen@plt>
    597c:	mvn	r3, r0
    5980:	cmp	r6, r3
    5984:	mov	r5, r0
    5988:	bhi	59d8 <ftello64@plt+0x3d64>
    598c:	add	r9, r0, r6
    5990:	add	r0, r9, #1
    5994:	bl	1974 <malloc@plt>
    5998:	subs	r8, r0, #0
    599c:	beq	59f8 <ftello64@plt+0x3d84>
    59a0:	mov	r1, sl
    59a4:	mov	r2, r5
    59a8:	bl	1854 <memcpy@plt>
    59ac:	add	r0, r8, r5
    59b0:	mov	r1, r7
    59b4:	mov	r2, r6
    59b8:	bl	1854 <memcpy@plt>
    59bc:	strb	r4, [r8, r9]
    59c0:	mov	r0, r8
    59c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    59c8:	mov	r0, #1
    59cc:	mov	r1, r0
    59d0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    59d4:	b	177c <calloc@plt>
    59d8:	mov	r0, r4
    59dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    59e0:	mov	r0, r1
    59e4:	mov	r1, r2
    59e8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    59ec:	b	18cc <__strndup@plt>
    59f0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    59f4:	b	1a70 <__strdup@plt>
    59f8:	mov	r0, r8
    59fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    5a00:	push	{r3, r4, r5, lr}
    5a04:	subs	r4, r1, #0
    5a08:	mov	r5, r0
    5a0c:	beq	5a2c <ftello64@plt+0x3db8>
    5a10:	mov	r0, r4
    5a14:	bl	1a04 <strlen@plt>
    5a18:	mov	r1, r4
    5a1c:	mov	r2, r0
    5a20:	mov	r0, r5
    5a24:	pop	{r3, r4, r5, lr}
    5a28:	b	5940 <ftello64@plt+0x3ccc>
    5a2c:	mov	r2, r4
    5a30:	mov	r0, r5
    5a34:	mov	r1, r4
    5a38:	pop	{r3, r4, r5, lr}
    5a3c:	b	5940 <ftello64@plt+0x3ccc>
    5a40:	tst	r1, #64	; 0x40
    5a44:	push	{r3, r4, r5, r6, r7, lr}
    5a48:	mov	r5, r1
    5a4c:	mov	r7, r0
    5a50:	moveq	r4, #21
    5a54:	beq	5a64 <ftello64@plt+0x3df0>
    5a58:	b	5ae4 <ftello64@plt+0x3e70>
    5a5c:	movw	r0, #50000	; 0xc350
    5a60:	bl	1920 <usleep@plt>
    5a64:	mov	r0, r7
    5a68:	mov	r1, r5
    5a6c:	mov	r2, #0
    5a70:	bl	1944 <open64@plt>
    5a74:	subs	r6, r0, #0
    5a78:	bge	5aa0 <ftello64@plt+0x3e2c>
    5a7c:	bl	1a58 <__errno_location@plt>
    5a80:	ldr	r3, [r0]
    5a84:	cmp	r3, #5
    5a88:	bne	5ac0 <ftello64@plt+0x3e4c>
    5a8c:	subs	r4, r4, #1
    5a90:	bne	5a5c <ftello64@plt+0x3de8>
    5a94:	mvn	r6, #4
    5a98:	mov	r0, r6
    5a9c:	pop	{r3, r4, r5, r6, r7, pc}
    5aa0:	bl	1bf0 <isatty@plt>
    5aa4:	cmp	r0, #0
    5aa8:	blt	5acc <ftello64@plt+0x3e58>
    5aac:	bne	5a98 <ftello64@plt+0x3e24>
    5ab0:	mov	r0, r6
    5ab4:	mvn	r6, #24
    5ab8:	bl	54f8 <ftello64@plt+0x3884>
    5abc:	b	5a98 <ftello64@plt+0x3e24>
    5ac0:	rsb	r6, r3, #0
    5ac4:	mov	r0, r6
    5ac8:	pop	{r3, r4, r5, r6, r7, pc}
    5acc:	mov	r0, r6
    5ad0:	bl	54f8 <ftello64@plt+0x3884>
    5ad4:	bl	1a58 <__errno_location@plt>
    5ad8:	ldr	r6, [r0]
    5adc:	rsb	r6, r6, #0
    5ae0:	b	5a98 <ftello64@plt+0x3e24>
    5ae4:	ldr	r0, [pc, #24]	; 5b04 <ftello64@plt+0x3e90>
    5ae8:	movw	r2, #2231	; 0x8b7
    5aec:	ldr	r1, [pc, #20]	; 5b08 <ftello64@plt+0x3e94>
    5af0:	ldr	r3, [pc, #20]	; 5b0c <ftello64@plt+0x3e98>
    5af4:	add	r0, pc, r0
    5af8:	add	r1, pc, r1
    5afc:	add	r3, pc, r3
    5b00:	bl	b2b4 <ftello64@plt+0x9640>
    5b04:	andeq	r9, r0, r0, lsr pc
    5b08:	strdeq	r9, [r0], -r0
    5b0c:	andeq	r9, r0, r0, ror fp
    5b10:	push	{r3, r4, r5, lr}
    5b14:	ldr	r3, [pc, #84]	; 5b70 <ftello64@plt+0x3efc>
    5b18:	add	r3, pc, r3
    5b1c:	ldrb	r3, [r3]
    5b20:	cmp	r3, #0
    5b24:	popne	{r3, r4, r5, pc}
    5b28:	mov	r0, #25
    5b2c:	bl	1b00 <getauxval@plt>
    5b30:	cmp	r0, #0
    5b34:	ldrne	r5, [r0]
    5b38:	moveq	r5, r0
    5b3c:	mov	r0, #0
    5b40:	bl	7e04 <ftello64@plt+0x6190>
    5b44:	mov	r4, r0
    5b48:	mov	r0, #224	; 0xe0
    5b4c:	bl	19ec <syscall@plt>
    5b50:	eor	r0, r0, r4
    5b54:	eor	r0, r0, r5
    5b58:	bl	1a28 <srand@plt>
    5b5c:	ldr	r3, [pc, #16]	; 5b74 <ftello64@plt+0x3f00>
    5b60:	mov	r2, #1
    5b64:	add	r3, pc, r3
    5b68:	strb	r2, [r3]
    5b6c:	pop	{r3, r4, r5, pc}
    5b70:	andeq	lr, r1, r8, lsr r5
    5b74:	andeq	lr, r1, ip, ror #9
    5b78:	ldr	r3, [pc, #368]	; 5cf0 <ftello64@plt+0x407c>
    5b7c:	cmp	r0, #0
    5b80:	push	{r4, r5, r6, fp, lr}
    5b84:	add	fp, sp, #16
    5b88:	ldr	r2, [pc, #356]	; 5cf4 <ftello64@plt+0x4080>
    5b8c:	sub	sp, sp, #28
    5b90:	add	r3, pc, r3
    5b94:	mov	r4, r1
    5b98:	mov	r1, #0
    5b9c:	ldr	r5, [r3, r2]
    5ba0:	str	r1, [fp, #-32]	; 0xffffffe0
    5ba4:	ldr	r3, [r5]
    5ba8:	str	r3, [fp, #-24]	; 0xffffffe8
    5bac:	blt	5cbc <ftello64@plt+0x4048>
    5bb0:	bne	5c78 <ftello64@plt+0x4004>
    5bb4:	ldr	r6, [pc, #316]	; 5cf8 <ftello64@plt+0x4084>
    5bb8:	add	r6, pc, r6
    5bbc:	mov	r0, r6
    5bc0:	sub	r1, fp, #32
    5bc4:	bl	c424 <ftello64@plt+0xa7b0>
    5bc8:	cmp	r0, #0
    5bcc:	blt	5ca0 <ftello64@plt+0x402c>
    5bd0:	ldr	r6, [fp, #-32]	; 0xffffffe0
    5bd4:	mov	r1, #41	; 0x29
    5bd8:	mov	r0, r6
    5bdc:	bl	1b48 <strrchr@plt>
    5be0:	cmp	r0, #0
    5be4:	beq	5cac <ftello64@plt+0x4038>
    5be8:	ldr	r1, [pc, #268]	; 5cfc <ftello64@plt+0x4088>
    5bec:	add	r0, r0, #1
    5bf0:	sub	r2, fp, #28
    5bf4:	add	r1, pc, r1
    5bf8:	bl	1b60 <sscanf@plt>
    5bfc:	cmp	r0, #1
    5c00:	ldrne	r0, [fp, #-32]	; 0xffffffe0
    5c04:	mvnne	r6, #4
    5c08:	bne	5c38 <ftello64@plt+0x3fc4>
    5c0c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    5c10:	mov	r1, #0
    5c14:	ubfx	r2, r3, #8, #12
    5c18:	cmp	r2, r1
    5c1c:	beq	5c58 <ftello64@plt+0x3fe4>
    5c20:	cmp	r4, #0
    5c24:	ldr	r0, [fp, #-32]	; 0xffffffe0
    5c28:	strne	r3, [r4]
    5c2c:	moveq	r6, r4
    5c30:	movne	r6, #0
    5c34:	strne	r1, [r4, #4]
    5c38:	bl	1824 <free@plt>
    5c3c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    5c40:	ldr	r3, [r5]
    5c44:	mov	r0, r6
    5c48:	cmp	r2, r3
    5c4c:	bne	5cb8 <ftello64@plt+0x4044>
    5c50:	sub	sp, fp, #16
    5c54:	pop	{r4, r5, r6, fp, pc}
    5c58:	lsr	r0, r3, #12
    5c5c:	uxtb	r2, r3
    5c60:	bic	r0, r0, #255	; 0xff
    5c64:	orrs	r2, r0, r2
    5c68:	ldreq	r0, [fp, #-32]	; 0xffffffe0
    5c6c:	mvneq	r6, #1
    5c70:	bne	5c20 <ftello64@plt+0x3fac>
    5c74:	b	5c38 <ftello64@plt+0x3fc4>
    5c78:	sub	sp, sp, #32
    5c7c:	ldr	r3, [pc, #124]	; 5d00 <ftello64@plt+0x408c>
    5c80:	add	r6, sp, #8
    5c84:	mov	r1, #1
    5c88:	str	r0, [sp]
    5c8c:	mov	r2, #24
    5c90:	mov	r0, r6
    5c94:	add	r3, pc, r3
    5c98:	bl	1a64 <__sprintf_chk@plt>
    5c9c:	b	5bbc <ftello64@plt+0x3f48>
    5ca0:	mov	r6, r0
    5ca4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    5ca8:	b	5c38 <ftello64@plt+0x3fc4>
    5cac:	mov	r0, r6
    5cb0:	mvn	r6, #4
    5cb4:	b	5c38 <ftello64@plt+0x3fc4>
    5cb8:	bl	189c <__stack_chk_fail@plt>
    5cbc:	ldr	r0, [pc, #64]	; 5d04 <ftello64@plt+0x4090>
    5cc0:	movw	r2, #3177	; 0xc69
    5cc4:	ldr	r1, [pc, #60]	; 5d08 <ftello64@plt+0x4094>
    5cc8:	ldr	r3, [pc, #60]	; 5d0c <ftello64@plt+0x4098>
    5ccc:	add	r0, pc, r0
    5cd0:	add	r1, pc, r1
    5cd4:	add	r3, pc, r3
    5cd8:	bl	b2b4 <ftello64@plt+0x9640>
    5cdc:	mov	r4, r0
    5ce0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    5ce4:	bl	1824 <free@plt>
    5ce8:	mov	r0, r4
    5cec:	bl	1bfc <_Unwind_Resume@plt>
    5cf0:	andeq	lr, r1, ip, ror #4
    5cf4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5cf8:	andeq	r9, r0, r8, ror #25
    5cfc:	andeq	r9, r0, r4, ror #30
    5d00:	strdeq	r9, [r0], -r0
    5d04:	andeq	r9, r0, r4, lsr #23
    5d08:	andeq	r9, r0, r8, lsl sl
    5d0c:	andeq	r9, r0, ip, asr #19
    5d10:	cmp	r0, #0
    5d14:	push	{r3, r4, r5, lr}
    5d18:	mov	r5, r1
    5d1c:	beq	5d68 <ftello64@plt+0x40f4>
    5d20:	ldrb	r3, [r0, #18]
    5d24:	cmp	r3, #10
    5d28:	beq	5d34 <ftello64@plt+0x40c0>
    5d2c:	tst	r3, #247	; 0xf7
    5d30:	bne	5d60 <ftello64@plt+0x40ec>
    5d34:	add	r4, r0, #19
    5d38:	mov	r0, r4
    5d3c:	bl	52c0 <ftello64@plt+0x364c>
    5d40:	cmp	r0, #0
    5d44:	bne	5d60 <ftello64@plt+0x40ec>
    5d48:	mov	r0, r4
    5d4c:	mov	r1, r5
    5d50:	bl	51fc <ftello64@plt+0x3588>
    5d54:	adds	r0, r0, #0
    5d58:	movne	r0, #1
    5d5c:	pop	{r3, r4, r5, pc}
    5d60:	mov	r0, #0
    5d64:	pop	{r3, r4, r5, pc}
    5d68:	ldr	r0, [pc, #24]	; 5d88 <ftello64@plt+0x4114>
    5d6c:	movw	r2, #4426	; 0x114a
    5d70:	ldr	r1, [pc, #20]	; 5d8c <ftello64@plt+0x4118>
    5d74:	ldr	r3, [pc, #20]	; 5d90 <ftello64@plt+0x411c>
    5d78:	add	r0, pc, r0
    5d7c:	add	r1, pc, r1
    5d80:	add	r3, pc, r3
    5d84:	bl	b2b4 <ftello64@plt+0x9640>
    5d88:	andeq	r9, r0, r4, lsl #31
    5d8c:	andeq	r9, r0, ip, ror #18
    5d90:	andeq	fp, r0, r8, asr r0
    5d94:	ldr	ip, [pc, #144]	; 5e2c <ftello64@plt+0x41b8>
    5d98:	push	{r4, r5, r6, lr}
    5d9c:	add	ip, pc, ip
    5da0:	ldr	r6, [pc, #136]	; 5e30 <ftello64@plt+0x41bc>
    5da4:	mvn	r4, #0
    5da8:	mvn	r5, #0
    5dac:	cmp	r3, r5
    5db0:	cmpeq	r2, r4
    5db4:	sub	sp, sp, #24
    5db8:	mov	lr, #0
    5dbc:	ldr	r4, [ip, r6]
    5dc0:	moveq	r2, lr
    5dc4:	stmib	sp, {r0, lr}
    5dc8:	strh	r1, [sp, #8]
    5dcc:	ldr	r0, [r4]
    5dd0:	str	r0, [sp, #20]
    5dd4:	beq	5de4 <ftello64@plt+0x4170>
    5dd8:	add	r0, sp, #12
    5ddc:	bl	7e90 <ftello64@plt+0x621c>
    5de0:	mov	r2, r0
    5de4:	add	r0, sp, #4
    5de8:	mov	r1, #1
    5dec:	mov	r3, #0
    5df0:	bl	195c <ppoll@plt>
    5df4:	cmp	r0, #0
    5df8:	blt	5e18 <ftello64@plt+0x41a4>
    5dfc:	ldrshne	r0, [sp, #10]
    5e00:	ldr	r2, [sp, #20]
    5e04:	ldr	r3, [r4]
    5e08:	cmp	r2, r3
    5e0c:	bne	5e28 <ftello64@plt+0x41b4>
    5e10:	add	sp, sp, #24
    5e14:	pop	{r4, r5, r6, pc}
    5e18:	bl	1a58 <__errno_location@plt>
    5e1c:	ldr	r0, [r0]
    5e20:	rsb	r0, r0, #0
    5e24:	b	5e00 <ftello64@plt+0x418c>
    5e28:	bl	189c <__stack_chk_fail@plt>
    5e2c:	andeq	lr, r1, r0, rrx
    5e30:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5e34:	push	{r4, r5, r6, r7, r8, lr}
    5e38:	subs	r7, r0, #0
    5e3c:	mov	r5, r1
    5e40:	mov	r4, r2
    5e44:	mov	r8, r3
    5e48:	blt	5f0c <ftello64@plt+0x4298>
    5e4c:	cmp	r1, #0
    5e50:	beq	5eec <ftello64@plt+0x4278>
    5e54:	cmp	r2, #0
    5e58:	movne	r6, #0
    5e5c:	bne	5e7c <ftello64@plt+0x4208>
    5e60:	b	5ee4 <ftello64@plt+0x4270>
    5e64:	beq	5ebc <ftello64@plt+0x4248>
    5e68:	add	r5, r5, r0
    5e6c:	rsb	r4, r0, r4
    5e70:	add	r6, r6, r0
    5e74:	cmp	r4, #0
    5e78:	beq	5ebc <ftello64@plt+0x4248>
    5e7c:	mov	r0, r7
    5e80:	mov	r1, r5
    5e84:	mov	r2, r4
    5e88:	bl	17f4 <read@plt>
    5e8c:	cmp	r0, #0
    5e90:	bge	5e64 <ftello64@plt+0x41f0>
    5e94:	bl	1a58 <__errno_location@plt>
    5e98:	ldr	r0, [r0]
    5e9c:	cmp	r0, #4
    5ea0:	beq	5e74 <ftello64@plt+0x4200>
    5ea4:	cmp	r0, #11
    5ea8:	bne	5eb4 <ftello64@plt+0x4240>
    5eac:	cmp	r8, #0
    5eb0:	bne	5ecc <ftello64@plt+0x4258>
    5eb4:	cmp	r6, #0
    5eb8:	beq	5ec4 <ftello64@plt+0x4250>
    5ebc:	mov	r0, r6
    5ec0:	pop	{r4, r5, r6, r7, r8, pc}
    5ec4:	rsb	r0, r0, #0
    5ec8:	pop	{r4, r5, r6, r7, r8, pc}
    5ecc:	mov	r0, r7
    5ed0:	mov	r1, #1
    5ed4:	mvn	r2, #0
    5ed8:	mvn	r3, #0
    5edc:	bl	5d94 <ftello64@plt+0x4120>
    5ee0:	b	5e74 <ftello64@plt+0x4200>
    5ee4:	mov	r0, r2
    5ee8:	pop	{r4, r5, r6, r7, r8, pc}
    5eec:	ldr	r0, [pc, #56]	; 5f2c <ftello64@plt+0x42b8>
    5ef0:	movw	r2, #2567	; 0xa07
    5ef4:	ldr	r1, [pc, #52]	; 5f30 <ftello64@plt+0x42bc>
    5ef8:	ldr	r3, [pc, #52]	; 5f34 <ftello64@plt+0x42c0>
    5efc:	add	r0, pc, r0
    5f00:	add	r1, pc, r1
    5f04:	add	r3, pc, r3
    5f08:	bl	b2b4 <ftello64@plt+0x9640>
    5f0c:	ldr	r0, [pc, #36]	; 5f38 <ftello64@plt+0x42c4>
    5f10:	movw	r2, #2566	; 0xa06
    5f14:	ldr	r1, [pc, #32]	; 5f3c <ftello64@plt+0x42c8>
    5f18:	ldr	r3, [pc, #32]	; 5f40 <ftello64@plt+0x42cc>
    5f1c:	add	r0, pc, r0
    5f20:	add	r1, pc, r1
    5f24:	add	r3, pc, r3
    5f28:	bl	b2b4 <ftello64@plt+0x9640>
    5f2c:	andeq	r9, r0, r4, lsr #29
    5f30:	andeq	r9, r0, r8, ror #15
    5f34:			; <UNDEFINED> instruction: 0x0000afb8
    5f38:	andeq	r9, r0, r0, ror #13
    5f3c:	andeq	r9, r0, r8, asr #15
    5f40:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    5f44:	push	{r3, r4, r5, r6, r7, lr}
    5f48:	mov	r6, r0
    5f4c:	ldr	r5, [pc, #236]	; 6040 <ftello64@plt+0x43cc>
    5f50:	mov	r4, r1
    5f54:	add	r5, pc, r5
    5f58:	ldr	r3, [r5]
    5f5c:	cmp	r3, #0
    5f60:	beq	5fb0 <ftello64@plt+0x433c>
    5f64:	mov	r0, #384	; 0x180
    5f68:	mov	r1, r6
    5f6c:	mov	r2, r4
    5f70:	mov	r3, #1
    5f74:	bl	19ec <syscall@plt>
    5f78:	cmp	r4, r0
    5f7c:	beq	6018 <ftello64@plt+0x43a4>
    5f80:	cmp	r0, #0
    5f84:	bge	6030 <ftello64@plt+0x43bc>
    5f88:	bl	1a58 <__errno_location@plt>
    5f8c:	ldr	r0, [r0]
    5f90:	cmp	r0, #38	; 0x26
    5f94:	moveq	r3, #0
    5f98:	streq	r3, [r5]
    5f9c:	beq	5fb0 <ftello64@plt+0x433c>
    5fa0:	cmp	r0, #11
    5fa4:	bne	6010 <ftello64@plt+0x439c>
    5fa8:	mov	r3, #1
    5fac:	str	r3, [r5]
    5fb0:	ldr	r0, [pc, #140]	; 6044 <ftello64@plt+0x43d0>
    5fb4:	mov	r1, #256	; 0x100
    5fb8:	movt	r1, #8
    5fbc:	add	r0, pc, r0
    5fc0:	bl	1944 <open64@plt>
    5fc4:	subs	r7, r0, #0
    5fc8:	blt	6000 <ftello64@plt+0x438c>
    5fcc:	mov	r1, r6
    5fd0:	mov	r2, r4
    5fd4:	mov	r3, #1
    5fd8:	bl	5e34 <ftello64@plt+0x41c0>
    5fdc:	mov	r5, r0
    5fe0:	mov	r0, r7
    5fe4:	bl	54f8 <ftello64@plt+0x3884>
    5fe8:	cmp	r5, #0
    5fec:	blt	6028 <ftello64@plt+0x43b4>
    5ff0:	cmp	r5, r4
    5ff4:	bne	6030 <ftello64@plt+0x43bc>
    5ff8:	mov	r0, #0
    5ffc:	pop	{r3, r4, r5, r6, r7, pc}
    6000:	bl	1a58 <__errno_location@plt>
    6004:	ldr	r0, [r0]
    6008:	cmp	r0, #2
    600c:	beq	6038 <ftello64@plt+0x43c4>
    6010:	rsb	r0, r0, #0
    6014:	pop	{r3, r4, r5, r6, r7, pc}
    6018:	mov	r3, #1
    601c:	mov	r0, #0
    6020:	str	r3, [r5]
    6024:	pop	{r3, r4, r5, r6, r7, pc}
    6028:	mov	r0, r5
    602c:	pop	{r3, r4, r5, r6, r7, pc}
    6030:	mvn	r0, #4
    6034:	pop	{r3, r4, r5, r6, r7, pc}
    6038:	mvn	r0, #37	; 0x25
    603c:	pop	{r3, r4, r5, r6, r7, pc}
    6040:	strheq	lr, [r1], -r0
    6044:	andeq	r9, r0, r8, ror #27
    6048:	push	{r3, r4, r5, lr}
    604c:	mov	r4, r0
    6050:	mov	r5, r1
    6054:	bl	5f44 <ftello64@plt+0x42d0>
    6058:	cmp	r0, #0
    605c:	popge	{r3, r4, r5, pc}
    6060:	add	r5, r4, r5
    6064:	bl	5b10 <ftello64@plt+0x3e9c>
    6068:	cmp	r4, r5
    606c:	popcs	{r3, r4, r5, pc}
    6070:	bl	1adc <rand@plt>
    6074:	strb	r0, [r4], #1
    6078:	cmp	r4, r5
    607c:	bne	6070 <ftello64@plt+0x43fc>
    6080:	pop	{r3, r4, r5, pc}
    6084:	push	{r0, r1, r2, r3}
    6088:	ldr	r3, [pc, #272]	; 61a0 <ftello64@plt+0x452c>
    608c:	ldr	r2, [pc, #272]	; 61a4 <ftello64@plt+0x4530>
    6090:	add	r3, pc, r3
    6094:	push	{r4, r5, r6, r7, r8, lr}
    6098:	sub	sp, sp, #8
    609c:	ldr	r6, [r3, r2]
    60a0:	add	r7, sp, #36	; 0x24
    60a4:	ldr	r5, [sp, #32]
    60a8:	str	r7, [sp]
    60ac:	ldr	r3, [r6]
    60b0:	cmp	r5, #0
    60b4:	str	r3, [sp, #4]
    60b8:	beq	6180 <ftello64@plt+0x450c>
    60bc:	mov	r0, r5
    60c0:	add	r8, sp, #40	; 0x28
    60c4:	bl	1a04 <strlen@plt>
    60c8:	str	r8, [sp]
    60cc:	mov	r4, r0
    60d0:	ldr	r0, [sp, #36]	; 0x24
    60d4:	cmp	r0, #0
    60d8:	bne	60fc <ftello64@plt+0x4488>
    60dc:	b	6130 <ftello64@plt+0x44bc>
    60e0:	ldr	r3, [sp]
    60e4:	add	r4, r4, r0
    60e8:	add	r2, r3, #4
    60ec:	str	r2, [sp]
    60f0:	ldr	r0, [r3]
    60f4:	cmp	r0, #0
    60f8:	beq	6130 <ftello64@plt+0x44bc>
    60fc:	bl	1a04 <strlen@plt>
    6100:	mvn	r3, r4
    6104:	cmp	r0, r3
    6108:	bls	60e0 <ftello64@plt+0x446c>
    610c:	mov	r0, #0
    6110:	ldr	r2, [sp, #4]
    6114:	ldr	r3, [r6]
    6118:	cmp	r2, r3
    611c:	bne	619c <ftello64@plt+0x4528>
    6120:	add	sp, sp, #8
    6124:	pop	{r4, r5, r6, r7, r8, lr}
    6128:	add	sp, sp, #16
    612c:	bx	lr
    6130:	adds	r0, r4, #1
    6134:	bl	1974 <malloc@plt>
    6138:	subs	r4, r0, #0
    613c:	beq	610c <ftello64@plt+0x4498>
    6140:	mov	r1, r5
    6144:	mov	r0, r4
    6148:	bl	1890 <stpcpy@plt>
    614c:	ldr	r1, [sp, #36]	; 0x24
    6150:	str	r8, [sp]
    6154:	cmp	r1, #0
    6158:	addne	r7, r7, #8
    615c:	beq	6178 <ftello64@plt+0x4504>
    6160:	bl	1890 <stpcpy@plt>
    6164:	str	r7, [sp]
    6168:	add	r7, r7, #4
    616c:	ldr	r1, [r7, #-8]
    6170:	cmp	r1, #0
    6174:	bne	6160 <ftello64@plt+0x44ec>
    6178:	mov	r0, r4
    617c:	b	6110 <ftello64@plt+0x449c>
    6180:	mov	r0, #1
    6184:	bl	1974 <malloc@plt>
    6188:	subs	r3, r0, #0
    618c:	strbne	r5, [r3]
    6190:	movne	r0, r3
    6194:	bne	6110 <ftello64@plt+0x449c>
    6198:	b	610c <ftello64@plt+0x4498>
    619c:	bl	189c <__stack_chk_fail@plt>
    61a0:	andeq	sp, r1, ip, ror #26
    61a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    61a8:	ldr	r3, [pc, #200]	; 6278 <ftello64@plt+0x4604>
    61ac:	ldr	r2, [pc, #200]	; 627c <ftello64@plt+0x4608>
    61b0:	add	r3, pc, r3
    61b4:	push	{r4, r5, r6, r7, lr}
    61b8:	subs	r6, r0, #0
    61bc:	ldr	r7, [r3, r2]
    61c0:	sub	sp, sp, #12
    61c4:	ldr	r5, [pc, #180]	; 6280 <ftello64@plt+0x460c>
    61c8:	mov	r4, #0
    61cc:	str	r4, [sp]
    61d0:	ldr	r3, [r7]
    61d4:	add	r5, pc, r5
    61d8:	sub	r5, r5, #4
    61dc:	str	r3, [sp, #4]
    61e0:	beq	6254 <ftello64@plt+0x45e0>
    61e4:	ldr	r0, [r5, #4]!
    61e8:	cmp	r0, #0
    61ec:	beq	6200 <ftello64@plt+0x458c>
    61f0:	mov	r1, r6
    61f4:	bl	17ac <strcmp@plt>
    61f8:	cmp	r0, #0
    61fc:	beq	6244 <ftello64@plt+0x45d0>
    6200:	add	r4, r4, #1
    6204:	cmp	r4, #8
    6208:	bne	61e4 <ftello64@plt+0x4570>
    620c:	mov	r0, r6
    6210:	mov	r1, sp
    6214:	bl	5720 <ftello64@plt+0x3aac>
    6218:	cmp	r0, #0
    621c:	blt	624c <ftello64@plt+0x45d8>
    6220:	ldr	r0, [sp]
    6224:	cmp	r0, #7
    6228:	mvnhi	r0, #0
    622c:	ldr	r2, [sp, #4]
    6230:	ldr	r3, [r7]
    6234:	cmp	r2, r3
    6238:	bne	6274 <ftello64@plt+0x4600>
    623c:	add	sp, sp, #12
    6240:	pop	{r4, r5, r6, r7, pc}
    6244:	mov	r0, r4
    6248:	b	622c <ftello64@plt+0x45b8>
    624c:	mvn	r0, #0
    6250:	b	622c <ftello64@plt+0x45b8>
    6254:	ldr	r0, [pc, #40]	; 6284 <ftello64@plt+0x4610>
    6258:	movw	r2, #5501	; 0x157d
    625c:	ldr	r1, [pc, #36]	; 6288 <ftello64@plt+0x4614>
    6260:	ldr	r3, [pc, #36]	; 628c <ftello64@plt+0x4618>
    6264:	add	r0, pc, r0
    6268:	add	r1, pc, r1
    626c:	add	r3, pc, r3
    6270:	bl	b2b4 <ftello64@plt+0x9640>
    6274:	bl	189c <__stack_chk_fail@plt>
    6278:	andeq	sp, r1, ip, asr #24
    627c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6280:	andeq	sp, r1, r8, ror #19
    6284:	andeq	sl, r0, r0, asr #7
    6288:	andeq	r9, r0, r0, lsl #9
    628c:	andeq	sl, r0, r0, lsr #23
    6290:	ldr	ip, [pc, #228]	; 637c <ftello64@plt+0x4708>
    6294:	mov	r2, #7
    6298:	push	{r4, r5, r6, r7, r8, lr}
    629c:	add	ip, pc, ip
    62a0:	ldr	lr, [pc, #216]	; 6380 <ftello64@plt+0x470c>
    62a4:	sub	sp, sp, #24
    62a8:	add	r4, sp, #12
    62ac:	mov	r6, r1
    62b0:	mov	r1, #1
    62b4:	mov	r7, r0
    62b8:	ldr	r5, [ip, lr]
    62bc:	mov	ip, #4
    62c0:	add	lr, sp, #16
    62c4:	str	ip, [sp, #16]
    62c8:	str	lr, [sp]
    62cc:	mov	r3, r4
    62d0:	ldr	ip, [r5]
    62d4:	str	ip, [sp, #20]
    62d8:	bl	1914 <getsockopt@plt>
    62dc:	cmp	r0, #0
    62e0:	blt	62f0 <ftello64@plt+0x467c>
    62e4:	ldr	r3, [sp, #16]
    62e8:	cmp	r3, #4
    62ec:	beq	6334 <ftello64@plt+0x46c0>
    62f0:	mov	r8, #4
    62f4:	mov	r0, r7
    62f8:	str	r8, [sp]
    62fc:	mov	r1, #1
    6300:	mov	r2, #32
    6304:	mov	r3, r4
    6308:	str	r6, [sp, #12]
    630c:	bl	17dc <setsockopt@plt>
    6310:	cmp	r0, #0
    6314:	blt	6348 <ftello64@plt+0x46d4>
    6318:	mov	r0, #1
    631c:	ldr	r2, [sp, #20]
    6320:	ldr	r3, [r5]
    6324:	cmp	r2, r3
    6328:	bne	6378 <ftello64@plt+0x4704>
    632c:	add	sp, sp, #24
    6330:	pop	{r4, r5, r6, r7, r8, pc}
    6334:	ldr	r3, [sp, #12]
    6338:	cmp	r3, r6, lsl #1
    633c:	movcs	r0, #0
    6340:	bcc	62f0 <ftello64@plt+0x467c>
    6344:	b	631c <ftello64@plt+0x46a8>
    6348:	str	r8, [sp]
    634c:	mov	r0, r7
    6350:	mov	r3, r4
    6354:	mov	r1, #1
    6358:	mov	r2, #7
    635c:	bl	17dc <setsockopt@plt>
    6360:	cmp	r0, #0
    6364:	bge	6318 <ftello64@plt+0x46a4>
    6368:	bl	1a58 <__errno_location@plt>
    636c:	ldr	r0, [r0]
    6370:	rsb	r0, r0, #0
    6374:	b	631c <ftello64@plt+0x46a8>
    6378:	bl	189c <__stack_chk_fail@plt>
    637c:	andeq	sp, r1, r0, ror #22
    6380:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6384:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6388:	add	fp, sp, #32
    638c:	ldr	r3, [pc, #572]	; 65d0 <ftello64@plt+0x495c>
    6390:	sub	sp, sp, #2080	; 0x820
    6394:	sub	sp, sp, #4
    6398:	ldr	ip, [pc, #564]	; 65d4 <ftello64@plt+0x4960>
    639c:	add	r3, pc, r3
    63a0:	str	r2, [fp, #-2104]	; 0xfffff7c8
    63a4:	cmp	r0, #0
    63a8:	ldr	ip, [r3, ip]
    63ac:	mov	r9, r1
    63b0:	ldr	r3, [ip]
    63b4:	str	ip, [fp, #-2108]	; 0xfffff7c4
    63b8:	str	r3, [fp, #-40]	; 0xffffffd8
    63bc:	blt	6560 <ftello64@plt+0x48ec>
    63c0:	cmp	r1, #0
    63c4:	beq	6580 <ftello64@plt+0x490c>
    63c8:	ldr	r1, [fp, #-2104]	; 0xfffff7c8
    63cc:	cmp	r1, #0
    63d0:	beq	65a0 <ftello64@plt+0x492c>
    63d4:	ldr	r4, [pc, #508]	; 65d8 <ftello64@plt+0x4964>
    63d8:	cmp	r0, #0
    63dc:	add	r4, pc, r4
    63e0:	bne	64e0 <ftello64@plt+0x486c>
    63e4:	ldr	r1, [pc, #496]	; 65dc <ftello64@plt+0x4968>
    63e8:	mov	r0, r4
    63ec:	add	r1, pc, r1
    63f0:	bl	1b90 <fopen64@plt>
    63f4:	subs	r5, r0, #0
    63f8:	beq	653c <ftello64@plt+0x48c8>
    63fc:	mov	r0, r9
    6400:	sub	r7, fp, #2080	; 0x820
    6404:	bl	1a04 <strlen@plt>
    6408:	sub	r7, r7, #4
    640c:	sub	r2, fp, #36	; 0x24
    6410:	movw	r6, #2047	; 0x7ff
    6414:	add	r2, r2, r0
    6418:	str	r0, [fp, #-2096]	; 0xfffff7d0
    641c:	str	r2, [fp, #-2100]	; 0xfffff7cc
    6420:	mov	r4, #0
    6424:	b	643c <ftello64@plt+0x47c8>
    6428:	sub	sl, r7, #4
    642c:	strb	r0, [sl, r4]
    6430:	add	r4, r4, #1
    6434:	cmp	r4, r6
    6438:	beq	64d8 <ftello64@plt+0x4864>
    643c:	mov	r0, r5
    6440:	bl	1878 <_IO_getc@plt>
    6444:	cmn	r0, #1
    6448:	beq	652c <ftello64@plt+0x48b8>
    644c:	cmp	r0, #0
    6450:	bne	6428 <ftello64@plt+0x47b4>
    6454:	sub	sl, fp, #2080	; 0x820
    6458:	mov	r8, r0
    645c:	sub	sl, sl, #8
    6460:	sub	r3, fp, #36	; 0x24
    6464:	mov	r0, sl
    6468:	add	r4, r3, r4
    646c:	mov	r1, r9
    6470:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
    6474:	mov	r3, #0
    6478:	strb	r3, [r4, #-2052]	; 0xfffff7fc
    647c:	bl	1884 <memcmp@plt>
    6480:	cmp	r0, #0
    6484:	bne	6498 <ftello64@plt+0x4824>
    6488:	ldr	r1, [fp, #-2100]	; 0xfffff7cc
    648c:	ldrb	r2, [r1, #-2052]	; 0xfffff7fc
    6490:	cmp	r2, #61	; 0x3d
    6494:	beq	6508 <ftello64@plt+0x4894>
    6498:	cmp	r8, #0
    649c:	beq	6420 <ftello64@plt+0x47ac>
    64a0:	mov	r4, #0
    64a4:	mov	r0, r4
    64a8:	ldr	r3, [fp, #-2104]	; 0xfffff7c8
    64ac:	str	r0, [r3]
    64b0:	mov	r0, r5
    64b4:	bl	1af4 <fclose@plt>
    64b8:	ldr	r1, [fp, #-2108]	; 0xfffff7c4
    64bc:	mov	r0, r4
    64c0:	ldr	r2, [fp, #-40]	; 0xffffffd8
    64c4:	ldr	r3, [r1]
    64c8:	cmp	r2, r3
    64cc:	bne	65c8 <ftello64@plt+0x4954>
    64d0:	sub	sp, fp, #32
    64d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    64d8:	mov	r8, #0
    64dc:	b	6460 <ftello64@plt+0x47ec>
    64e0:	sub	sp, sp, #40	; 0x28
    64e4:	ldr	r3, [pc, #244]	; 65e0 <ftello64@plt+0x496c>
    64e8:	add	r4, sp, #8
    64ec:	mov	r1, #1
    64f0:	str	r0, [sp]
    64f4:	mov	r2, #27
    64f8:	mov	r0, r4
    64fc:	add	r3, pc, r3
    6500:	bl	1a64 <__sprintf_chk@plt>
    6504:	b	63e4 <ftello64@plt+0x4770>
    6508:	ldr	r2, [fp, #-2096]	; 0xfffff7d0
    650c:	add	r0, r2, #1
    6510:	add	r0, sl, r0
    6514:	bl	1a70 <__strdup@plt>
    6518:	cmp	r0, #0
    651c:	mvneq	r4, #11
    6520:	beq	64b0 <ftello64@plt+0x483c>
    6524:	mov	r4, #1
    6528:	b	64a8 <ftello64@plt+0x4834>
    652c:	sub	sl, fp, #2080	; 0x820
    6530:	mov	r8, #1
    6534:	sub	sl, sl, #8
    6538:	b	6460 <ftello64@plt+0x47ec>
    653c:	bl	1a58 <__errno_location@plt>
    6540:	ldr	r4, [r0]
    6544:	rsb	r4, r4, #0
    6548:	b	64b8 <ftello64@plt+0x4844>
    654c:	mov	r4, r0
    6550:	mov	r0, r5
    6554:	bl	1af4 <fclose@plt>
    6558:	mov	r0, r4
    655c:	bl	1bfc <_Unwind_Resume@plt>
    6560:	ldr	r0, [pc, #124]	; 65e4 <ftello64@plt+0x4970>
    6564:	movw	r2, #5869	; 0x16ed
    6568:	ldr	r1, [pc, #120]	; 65e8 <ftello64@plt+0x4974>
    656c:	ldr	r3, [pc, #120]	; 65ec <ftello64@plt+0x4978>
    6570:	add	r0, pc, r0
    6574:	add	r1, pc, r1
    6578:	add	r3, pc, r3
    657c:	bl	b2b4 <ftello64@plt+0x9640>
    6580:	ldr	r0, [pc, #104]	; 65f0 <ftello64@plt+0x497c>
    6584:	movw	r2, #5870	; 0x16ee
    6588:	ldr	r1, [pc, #100]	; 65f4 <ftello64@plt+0x4980>
    658c:	ldr	r3, [pc, #100]	; 65f8 <ftello64@plt+0x4984>
    6590:	add	r0, pc, r0
    6594:	add	r1, pc, r1
    6598:	add	r3, pc, r3
    659c:	bl	b2b4 <ftello64@plt+0x9640>
    65a0:	ldr	r0, [pc, #84]	; 65fc <ftello64@plt+0x4988>
    65a4:	movw	r2, #5871	; 0x16ef
    65a8:	ldr	r1, [pc, #80]	; 6600 <ftello64@plt+0x498c>
    65ac:	ldr	r3, [pc, #80]	; 6604 <ftello64@plt+0x4990>
    65b0:	add	r0, pc, r0
    65b4:	add	r1, pc, r1
    65b8:	add	r3, pc, r3
    65bc:	bl	b2b4 <ftello64@plt+0x9640>
    65c0:	mov	r4, r0
    65c4:	b	6558 <ftello64@plt+0x48e4>
    65c8:	bl	189c <__stack_chk_fail@plt>
    65cc:	b	65c0 <ftello64@plt+0x494c>
    65d0:	andeq	sp, r1, r0, ror #20
    65d4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    65d8:	ldrdeq	r9, [r0], -ip
    65dc:	andeq	r8, r0, r8, asr #20
    65e0:	ldrdeq	r9, [r0], -r8
    65e4:	andeq	r9, r0, r0, lsl #6
    65e8:	andeq	r9, r0, r4, ror r1
    65ec:	andeq	r9, r0, r8, lsr r1
    65f0:	andeq	r9, r0, r0, lsl r4
    65f4:	andeq	r9, r0, r4, asr r1
    65f8:	andeq	r9, r0, r8, lsl r1
    65fc:	andeq	r9, r0, ip, lsl ip
    6600:	andeq	r9, r0, r4, lsr r1
    6604:	strdeq	r9, [r0], -r8
    6608:	push	{r3, r4, r5, lr}
    660c:	subs	r5, r0, #0
    6610:	beq	6640 <ftello64@plt+0x49cc>
    6614:	ldrb	r4, [r5]
    6618:	cmp	r4, #0
    661c:	beq	6638 <ftello64@plt+0x49c4>
    6620:	mov	r1, #47	; 0x2f
    6624:	bl	1a1c <strchr@plt>
    6628:	cmp	r0, #0
    662c:	beq	6648 <ftello64@plt+0x49d4>
    6630:	mov	r0, #0
    6634:	pop	{r3, r4, r5, pc}
    6638:	mov	r0, r4
    663c:	pop	{r3, r4, r5, pc}
    6640:	mov	r0, r5
    6644:	pop	{r3, r4, r5, pc}
    6648:	cmp	r4, #46	; 0x2e
    664c:	beq	6668 <ftello64@plt+0x49f4>
    6650:	mov	r0, r5
    6654:	bl	1a04 <strlen@plt>
    6658:	cmp	r0, #4096	; 0x1000
    665c:	movhi	r0, #0
    6660:	movls	r0, #1
    6664:	pop	{r3, r4, r5, pc}
    6668:	ldrb	r0, [r5, #1]
    666c:	cmp	r0, #0
    6670:	popeq	{r3, r4, r5, pc}
    6674:	cmp	r0, #46	; 0x2e
    6678:	bne	6650 <ftello64@plt+0x49dc>
    667c:	ldrb	r0, [r5, #2]
    6680:	cmp	r0, #0
    6684:	popeq	{r3, r4, r5, pc}
    6688:	b	6650 <ftello64@plt+0x49dc>
    668c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6690:	subs	r6, r2, #0
    6694:	mov	r7, r0
    6698:	mov	r8, r1
    669c:	mov	r9, r3
    66a0:	ldr	fp, [sp, #44]	; 0x2c
    66a4:	movne	r5, #0
    66a8:	bne	66c0 <ftello64@plt+0x4a4c>
    66ac:	b	66f4 <ftello64@plt+0x4a80>
    66b0:	add	r5, r4, #1
    66b4:	beq	66fc <ftello64@plt+0x4a88>
    66b8:	cmp	r5, r6
    66bc:	bcs	66f4 <ftello64@plt+0x4a80>
    66c0:	add	r4, r6, r5
    66c4:	mov	r0, r7
    66c8:	mov	r2, fp
    66cc:	ldr	r3, [sp, #40]	; 0x28
    66d0:	lsr	r4, r4, #1
    66d4:	mla	sl, r9, r4, r8
    66d8:	mov	r1, sl
    66dc:	blx	r3
    66e0:	cmp	r0, #0
    66e4:	bge	66b0 <ftello64@plt+0x4a3c>
    66e8:	mov	r6, r4
    66ec:	cmp	r5, r6
    66f0:	bcc	66c0 <ftello64@plt+0x4a4c>
    66f4:	mov	r0, #0
    66f8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    66fc:	mov	r0, sl
    6700:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6704:	push	{r4, r5, r6, r7, r8, lr}
    6708:	subs	r7, r0, #0
    670c:	mov	r4, r1
    6710:	mov	r5, r2
    6714:	mov	r6, r3
    6718:	beq	6780 <ftello64@plt+0x4b0c>
    671c:	cmp	r1, #0
    6720:	beq	67a0 <ftello64@plt+0x4b2c>
    6724:	ldr	r3, [r1]
    6728:	cmp	r3, r2
    672c:	bcs	6770 <ftello64@plt+0x4afc>
    6730:	mov	r1, r6
    6734:	mov	r0, #64	; 0x40
    6738:	bl	dd48 <ftello64@plt+0xc0d4>
    673c:	lsl	r8, r5, #1
    6740:	mul	r5, r6, r5
    6744:	cmp	r8, r0
    6748:	movcc	r8, r0
    674c:	mul	r1, r6, r8
    6750:	cmp	r1, r5
    6754:	bcc	6778 <ftello64@plt+0x4b04>
    6758:	ldr	r0, [r7]
    675c:	bl	18b4 <realloc@plt>
    6760:	cmp	r0, #0
    6764:	strne	r0, [r7]
    6768:	strne	r8, [r4]
    676c:	pop	{r4, r5, r6, r7, r8, pc}
    6770:	ldr	r0, [r7]
    6774:	pop	{r4, r5, r6, r7, r8, pc}
    6778:	mov	r0, #0
    677c:	pop	{r4, r5, r6, r7, r8, pc}
    6780:	ldr	r0, [pc, #56]	; 67c0 <ftello64@plt+0x4b4c>
    6784:	movw	r2, #6664	; 0x1a08
    6788:	ldr	r1, [pc, #52]	; 67c4 <ftello64@plt+0x4b50>
    678c:	ldr	r3, [pc, #52]	; 67c8 <ftello64@plt+0x4b54>
    6790:	add	r0, pc, r0
    6794:	add	r1, pc, r1
    6798:	add	r3, pc, r3
    679c:	bl	b2b4 <ftello64@plt+0x9640>
    67a0:	ldr	r0, [pc, #36]	; 67cc <ftello64@plt+0x4b58>
    67a4:	movw	r2, #6665	; 0x1a09
    67a8:	ldr	r1, [pc, #32]	; 67d0 <ftello64@plt+0x4b5c>
    67ac:	ldr	r3, [pc, #32]	; 67d4 <ftello64@plt+0x4b60>
    67b0:	add	r0, pc, r0
    67b4:	add	r1, pc, r1
    67b8:	add	r3, pc, r3
    67bc:	bl	b2b4 <ftello64@plt+0x9640>
    67c0:	andeq	sl, r0, ip, lsl #22
    67c4:	andeq	r8, r0, r4, asr pc
    67c8:	strdeq	sl, [r0], -r4
    67cc:	andeq	r9, r0, r4, ror #22
    67d0:	andeq	r8, r0, r4, lsr pc
    67d4:	ldrdeq	sl, [r0], -r4
    67d8:	ldr	ip, [pc, #852]	; 6b34 <ftello64@plt+0x4ec0>
    67dc:	cmp	r3, #0
    67e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    67e4:	add	fp, sp, #32
    67e8:	ldr	lr, [pc, #840]	; 6b38 <ftello64@plt+0x4ec4>
    67ec:	sub	sp, sp, #44	; 0x2c
    67f0:	add	ip, pc, ip
    67f4:	str	r3, [fp, #-64]	; 0xffffffc0
    67f8:	mov	r4, r1
    67fc:	str	r2, [fp, #-68]	; 0xffffffbc
    6800:	mov	r3, ip
    6804:	str	r0, [fp, #-60]	; 0xffffffc4
    6808:	mov	r2, #0
    680c:	ldr	lr, [ip, lr]
    6810:	str	r2, [fp, #-48]	; 0xffffffd0
    6814:	ldr	r3, [lr]
    6818:	str	lr, [fp, #-56]	; 0xffffffc8
    681c:	str	r3, [fp, #-40]	; 0xffffffd8
    6820:	beq	6a0c <ftello64@plt+0x4d98>
    6824:	ldr	r2, [fp, #-60]	; 0xffffffc4
    6828:	cmp	r2, #0
    682c:	blt	6a44 <ftello64@plt+0x4dd0>
    6830:	bne	6994 <ftello64@plt+0x4d20>
    6834:	ldr	r5, [pc, #768]	; 6b3c <ftello64@plt+0x4ec8>
    6838:	add	r5, pc, r5
    683c:	ldr	r1, [pc, #764]	; 6b40 <ftello64@plt+0x4ecc>
    6840:	mov	r0, r5
    6844:	add	r1, pc, r1
    6848:	bl	1b90 <fopen64@plt>
    684c:	subs	r6, r0, #0
    6850:	beq	69e4 <ftello64@plt+0x4d70>
    6854:	cmp	r4, #0
    6858:	bne	6a6c <ftello64@plt+0x4df8>
    685c:	str	r4, [fp, #-44]	; 0xffffffd4
    6860:	sub	r7, fp, #48	; 0x30
    6864:	sub	r8, fp, #44	; 0x2c
    6868:	b	68b8 <ftello64@plt+0x4c44>
    686c:	mov	r0, r7
    6870:	mov	r1, r8
    6874:	add	r2, r4, #2
    6878:	mov	r3, #1
    687c:	bl	6704 <ftello64@plt+0x4a90>
    6880:	cmp	r0, #0
    6884:	beq	6984 <ftello64@plt+0x4d10>
    6888:	ldr	r3, [fp, #-48]	; 0xffffffd0
    688c:	add	r9, r4, #1
    6890:	add	sl, r3, r4
    6894:	bl	19d4 <__ctype_b_loc@plt>
    6898:	lsl	r1, r5, #1
    689c:	mov	r4, r9
    68a0:	ldr	r0, [r0]
    68a4:	ldrh	r1, [r0, r1]
    68a8:	tst	r1, #16384	; 0x4000
    68ac:	uxtbne	r5, r5
    68b0:	moveq	r5, #32
    68b4:	strb	r5, [sl]
    68b8:	mov	r0, r6
    68bc:	bl	1878 <_IO_getc@plt>
    68c0:	cmn	r0, #1
    68c4:	mov	r5, r0
    68c8:	bne	686c <ftello64@plt+0x4bf8>
    68cc:	cmp	r4, #0
    68d0:	bne	69d0 <ftello64@plt+0x4d5c>
    68d4:	ldr	r0, [fp, #-48]	; 0xffffffd0
    68d8:	cmp	r0, #0
    68dc:	beq	68ec <ftello64@plt+0x4c78>
    68e0:	ldrb	r3, [r0]
    68e4:	cmp	r3, #0
    68e8:	bne	6950 <ftello64@plt+0x4cdc>
    68ec:	mov	r3, #0
    68f0:	str	r3, [fp, #-44]	; 0xffffffd4
    68f4:	bl	1824 <free@plt>
    68f8:	ldr	r2, [fp, #-68]	; 0xffffffbc
    68fc:	cmp	r2, #0
    6900:	mvneq	r4, #1
    6904:	beq	69c4 <ftello64@plt+0x4d50>
    6908:	ldr	r0, [fp, #-60]	; 0xffffffc4
    690c:	sub	r1, fp, #44	; 0x2c
    6910:	bl	5840 <ftello64@plt+0x3bcc>
    6914:	cmp	r0, #0
    6918:	blt	69f4 <ftello64@plt+0x4d80>
    691c:	ldr	r0, [pc, #544]	; 6b44 <ftello64@plt+0x4ed0>
    6920:	mov	r3, #0
    6924:	ldr	r2, [pc, #540]	; 6b48 <ftello64@plt+0x4ed4>
    6928:	add	r0, pc, r0
    692c:	ldr	r1, [fp, #-44]	; 0xffffffd4
    6930:	add	r2, pc, r2
    6934:	bl	6084 <ftello64@plt+0x4410>
    6938:	cmp	r0, #0
    693c:	str	r0, [fp, #-48]	; 0xffffffd0
    6940:	beq	69c0 <ftello64@plt+0x4d4c>
    6944:	ldr	r0, [fp, #-44]	; 0xffffffd4
    6948:	bl	1824 <free@plt>
    694c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6950:	ldr	r1, [fp, #-64]	; 0xffffffc0
    6954:	mov	r4, #0
    6958:	str	r0, [r1]
    695c:	mov	r0, r6
    6960:	bl	1af4 <fclose@plt>
    6964:	ldr	r1, [fp, #-56]	; 0xffffffc8
    6968:	mov	r0, r4
    696c:	ldr	r2, [fp, #-40]	; 0xffffffd8
    6970:	ldr	r3, [r1]
    6974:	cmp	r2, r3
    6978:	bne	69fc <ftello64@plt+0x4d88>
    697c:	sub	sp, fp, #32
    6980:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6984:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6988:	mvn	r4, #11
    698c:	bl	1824 <free@plt>
    6990:	b	695c <ftello64@plt+0x4ce8>
    6994:	ldr	r3, [fp, #-60]	; 0xffffffc4
    6998:	sub	sp, sp, #40	; 0x28
    699c:	add	r5, sp, #8
    69a0:	mov	r1, #1
    69a4:	mov	r2, #27
    69a8:	str	r3, [sp]
    69ac:	mov	r0, r5
    69b0:	ldr	r3, [pc, #404]	; 6b4c <ftello64@plt+0x4ed8>
    69b4:	add	r3, pc, r3
    69b8:	bl	1a64 <__sprintf_chk@plt>
    69bc:	b	683c <ftello64@plt+0x4bc8>
    69c0:	mvn	r4, #11
    69c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    69c8:	bl	1824 <free@plt>
    69cc:	b	695c <ftello64@plt+0x4ce8>
    69d0:	ldr	r2, [fp, #-48]	; 0xffffffd0
    69d4:	mov	r3, #0
    69d8:	add	r4, r2, r4
    69dc:	strb	r3, [r4, #-1]
    69e0:	b	68d4 <ftello64@plt+0x4c60>
    69e4:	bl	1a58 <__errno_location@plt>
    69e8:	ldr	r4, [r0]
    69ec:	rsb	r4, r4, #0
    69f0:	b	6964 <ftello64@plt+0x4cf0>
    69f4:	mov	r4, r0
    69f8:	b	69c4 <ftello64@plt+0x4d50>
    69fc:	bl	189c <__stack_chk_fail@plt>
    6a00:	mov	r4, r0
    6a04:	mov	r0, r4
    6a08:	bl	1bfc <_Unwind_Resume@plt>
    6a0c:	ldr	r0, [pc, #316]	; 6b50 <ftello64@plt+0x4edc>
    6a10:	movw	r2, #723	; 0x2d3
    6a14:	ldr	r1, [pc, #312]	; 6b54 <ftello64@plt+0x4ee0>
    6a18:	ldr	r3, [pc, #312]	; 6b58 <ftello64@plt+0x4ee4>
    6a1c:	add	r0, pc, r0
    6a20:	add	r1, pc, r1
    6a24:	add	r3, pc, r3
    6a28:	bl	b2b4 <ftello64@plt+0x9640>
    6a2c:	mov	r4, r0
    6a30:	ldr	r0, [fp, #-44]	; 0xffffffd4
    6a34:	bl	1824 <free@plt>
    6a38:	mov	r0, r6
    6a3c:	bl	1af4 <fclose@plt>
    6a40:	b	6a04 <ftello64@plt+0x4d90>
    6a44:	ldr	r0, [pc, #272]	; 6b5c <ftello64@plt+0x4ee8>
    6a48:	mov	r2, #724	; 0x2d4
    6a4c:	ldr	r1, [pc, #268]	; 6b60 <ftello64@plt+0x4eec>
    6a50:	ldr	r3, [pc, #268]	; 6b64 <ftello64@plt+0x4ef0>
    6a54:	add	r0, pc, r0
    6a58:	add	r1, pc, r1
    6a5c:	add	r3, pc, r3
    6a60:	bl	b2b4 <ftello64@plt+0x9640>
    6a64:	mov	r4, r0
    6a68:	b	6a38 <ftello64@plt+0x4dc4>
    6a6c:	mov	r0, r4
    6a70:	bl	1974 <malloc@plt>
    6a74:	cmp	r0, #0
    6a78:	mov	r7, r0
    6a7c:	str	r0, [fp, #-48]	; 0xffffffd0
    6a80:	beq	6b28 <ftello64@plt+0x4eb4>
    6a84:	mov	r9, #32
    6a88:	mov	r5, #0
    6a8c:	b	6aac <ftello64@plt+0x4e38>
    6a90:	bl	19d4 <__ctype_b_loc@plt>
    6a94:	lsl	r2, r8, #1
    6a98:	ldr	r1, [r0]
    6a9c:	ldrh	r2, [r1, r2]
    6aa0:	tst	r2, #16384	; 0x4000
    6aa4:	bne	6af4 <ftello64@plt+0x4e80>
    6aa8:	mov	r5, #1
    6aac:	mov	r0, r6
    6ab0:	bl	1878 <_IO_getc@plt>
    6ab4:	cmn	r0, #1
    6ab8:	mov	r8, r0
    6abc:	bne	6a90 <ftello64@plt+0x4e1c>
    6ac0:	cmp	r4, #4
    6ac4:	movhi	r3, #0
    6ac8:	strbhi	r3, [r7]
    6acc:	bhi	68d4 <ftello64@plt+0x4c60>
    6ad0:	sub	r4, r4, #1
    6ad4:	ldr	r1, [pc, #140]	; 6b68 <ftello64@plt+0x4ef4>
    6ad8:	mov	r0, r7
    6adc:	add	r1, pc, r1
    6ae0:	mov	r2, r4
    6ae4:	bl	1854 <memcpy@plt>
    6ae8:	mov	r3, #0
    6aec:	strb	r3, [r7, r4]
    6af0:	b	68d4 <ftello64@plt+0x4c60>
    6af4:	cmp	r5, #0
    6af8:	beq	6b10 <ftello64@plt+0x4e9c>
    6afc:	cmp	r4, #4
    6b00:	bls	6ad0 <ftello64@plt+0x4e5c>
    6b04:	strb	r9, [r7]
    6b08:	sub	r4, r4, #1
    6b0c:	add	r7, r7, #1
    6b10:	cmp	r4, #4
    6b14:	bls	6ad0 <ftello64@plt+0x4e5c>
    6b18:	strb	r8, [r7]
    6b1c:	sub	r4, r4, #1
    6b20:	add	r7, r7, #1
    6b24:	b	6a88 <ftello64@plt+0x4e14>
    6b28:	mvn	r4, #11
    6b2c:	b	695c <ftello64@plt+0x4ce8>
    6b30:	b	6a00 <ftello64@plt+0x4d8c>
    6b34:	andeq	sp, r1, ip, lsl #12
    6b38:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6b3c:	andeq	r9, r0, r8, ror #21
    6b40:	strdeq	r8, [r0], -r0
    6b44:	andeq	r9, r0, r8, asr #15
    6b48:	andeq	r9, r0, r8, lsl #20
    6b4c:	andeq	r8, r0, r8, lsr #30
    6b50:	andeq	r8, r0, ip, asr #29
    6b54:	andeq	r8, r0, r8, asr #25
    6b58:	andeq	r8, r0, r8, ror #24
    6b5c:	andeq	r8, r0, ip, lsl lr
    6b60:	muleq	r0, r0, ip
    6b64:	andeq	r8, r0, r0, lsr ip
    6b68:	andeq	r9, r0, r8, asr r8
    6b6c:	push	{r4, lr}
    6b70:	subs	r4, r0, #0
    6b74:	beq	6bb4 <ftello64@plt+0x4f40>
    6b78:	mov	r0, #0
    6b7c:	bl	7534 <ftello64@plt+0x58c0>
    6b80:	cmp	r0, #0
    6b84:	ble	6ba0 <ftello64@plt+0x4f2c>
    6b88:	mov	r1, #0
    6b8c:	mov	r3, r4
    6b90:	mov	r2, r1
    6b94:	mov	r0, #1
    6b98:	pop	{r4, lr}
    6b9c:	b	67d8 <ftello64@plt+0x4b64>
    6ba0:	ldr	r0, [pc, #44]	; 6bd4 <ftello64@plt+0x4f60>
    6ba4:	mov	r1, r4
    6ba8:	pop	{r4, lr}
    6bac:	add	r0, pc, r0
    6bb0:	b	c424 <ftello64@plt+0xa7b0>
    6bb4:	ldr	r0, [pc, #28]	; 6bd8 <ftello64@plt+0x4f64>
    6bb8:	movw	r2, #6791	; 0x1a87
    6bbc:	ldr	r1, [pc, #24]	; 6bdc <ftello64@plt+0x4f68>
    6bc0:	ldr	r3, [pc, #24]	; 6be0 <ftello64@plt+0x4f6c>
    6bc4:	add	r0, pc, r0
    6bc8:	add	r1, pc, r1
    6bcc:	add	r3, pc, r3
    6bd0:	bl	b2b4 <ftello64@plt+0x9640>
    6bd4:	muleq	r0, r8, r7
    6bd8:	andeq	r8, r0, r8, lsl #25
    6bdc:	andeq	r8, r0, r0, lsr #22
    6be0:	muleq	r0, ip, r2
    6be4:	push	{r4, r5, r6, lr}
    6be8:	subs	r4, r0, #0
    6bec:	mov	r6, r1
    6bf0:	beq	6c34 <ftello64@plt+0x4fc0>
    6bf4:	mov	r0, #63	; 0x3f
    6bf8:	bl	1bd8 <umask@plt>
    6bfc:	mov	r1, r6
    6c00:	mov	r5, r0
    6c04:	mov	r0, r4
    6c08:	bl	18fc <mkostemp64@plt>
    6c0c:	cmp	r0, #0
    6c10:	movge	r4, r0
    6c14:	bge	6c24 <ftello64@plt+0x4fb0>
    6c18:	bl	1a58 <__errno_location@plt>
    6c1c:	ldr	r4, [r0]
    6c20:	rsb	r4, r4, #0
    6c24:	mov	r0, r5
    6c28:	bl	1bd8 <umask@plt>
    6c2c:	mov	r0, r4
    6c30:	pop	{r4, r5, r6, pc}
    6c34:	ldr	r0, [pc, #44]	; 6c68 <ftello64@plt+0x4ff4>
    6c38:	movw	r2, #7114	; 0x1bca
    6c3c:	ldr	r1, [pc, #40]	; 6c6c <ftello64@plt+0x4ff8>
    6c40:	ldr	r3, [pc, #40]	; 6c70 <ftello64@plt+0x4ffc>
    6c44:	add	r0, pc, r0
    6c48:	add	r1, pc, r1
    6c4c:	add	r3, pc, r3
    6c50:	bl	b2b4 <ftello64@plt+0x9640>
    6c54:	mov	r4, r0
    6c58:	mov	r0, r5
    6c5c:	bl	1bd8 <umask@plt>
    6c60:	mov	r0, r4
    6c64:	bl	1bfc <_Unwind_Resume@plt>
    6c68:	andeq	r9, r0, r4, asr #15
    6c6c:	andeq	r8, r0, r0, lsr #21
    6c70:	andeq	sl, r0, r0, ror #4
    6c74:	push	{r3, r4, r5, r6, r7, lr}
    6c78:	subs	r5, r0, #0
    6c7c:	mov	r4, r1
    6c80:	beq	6d48 <ftello64@plt+0x50d4>
    6c84:	cmp	r1, #0
    6c88:	beq	6d28 <ftello64@plt+0x50b4>
    6c8c:	bl	17d0 <basename@plt>
    6c90:	mov	r6, r0
    6c94:	bl	6608 <ftello64@plt+0x4994>
    6c98:	cmp	r0, #0
    6c9c:	beq	6d18 <ftello64@plt+0x50a4>
    6ca0:	mov	r0, r5
    6ca4:	bl	1a04 <strlen@plt>
    6ca8:	add	r0, r0, #9
    6cac:	bl	1974 <malloc@plt>
    6cb0:	subs	r7, r0, #0
    6cb4:	beq	6d20 <ftello64@plt+0x50ac>
    6cb8:	rsb	r2, r5, r6
    6cbc:	mov	r1, r5
    6cc0:	bl	19b0 <mempcpy@plt>
    6cc4:	ldr	r3, [pc, #156]	; 6d68 <ftello64@plt+0x50f4>
    6cc8:	mov	r1, r6
    6ccc:	add	r3, pc, r3
    6cd0:	ldrh	r3, [r3]
    6cd4:	strh	r3, [r0], #2
    6cd8:	bl	1890 <stpcpy@plt>
    6cdc:	ldr	r2, [pc, #136]	; 6d6c <ftello64@plt+0x50f8>
    6ce0:	add	r2, pc, r2
    6ce4:	ldrh	r1, [r2, #4]
    6ce8:	mov	r3, r0
    6cec:	ldr	r0, [r2]
    6cf0:	ldrb	r2, [r2, #6]
    6cf4:	strh	r1, [r3, #4]
    6cf8:	str	r0, [r3]
    6cfc:	mov	r0, r7
    6d00:	strb	r2, [r3, #6]
    6d04:	bl	7890 <ftello64@plt+0x5c1c>
    6d08:	mov	r3, #0
    6d0c:	str	r0, [r4]
    6d10:	mov	r0, r3
    6d14:	pop	{r3, r4, r5, r6, r7, pc}
    6d18:	mvn	r3, #21
    6d1c:	b	6d10 <ftello64@plt+0x509c>
    6d20:	mvn	r3, #11
    6d24:	b	6d10 <ftello64@plt+0x509c>
    6d28:	ldr	r0, [pc, #64]	; 6d70 <ftello64@plt+0x50fc>
    6d2c:	movw	r2, #7575	; 0x1d97
    6d30:	ldr	r1, [pc, #60]	; 6d74 <ftello64@plt+0x5100>
    6d34:	ldr	r3, [pc, #60]	; 6d78 <ftello64@plt+0x5104>
    6d38:	add	r0, pc, r0
    6d3c:	add	r1, pc, r1
    6d40:	add	r3, pc, r3
    6d44:	bl	b2b4 <ftello64@plt+0x9640>
    6d48:	ldr	r0, [pc, #44]	; 6d7c <ftello64@plt+0x5108>
    6d4c:	movw	r2, #7574	; 0x1d96
    6d50:	ldr	r1, [pc, #40]	; 6d80 <ftello64@plt+0x510c>
    6d54:	ldr	r3, [pc, #40]	; 6d84 <ftello64@plt+0x5110>
    6d58:	add	r0, pc, r0
    6d5c:	add	r1, pc, r1
    6d60:	add	r3, pc, r3
    6d64:	bl	b2b4 <ftello64@plt+0x9640>
    6d68:	ldrdeq	r9, [r0], -ip
    6d6c:	andeq	r9, r0, ip, asr #19
    6d70:	andeq	r8, r0, r4, lsl fp
    6d74:	andeq	r8, r0, ip, lsr #19
    6d78:	andeq	r8, r0, r0, lsl #19
    6d7c:	andeq	sl, r0, r4, asr #10
    6d80:	andeq	r8, r0, ip, lsl #19
    6d84:	andeq	r8, r0, r0, ror #18
    6d88:	ldr	r3, [pc, #288]	; 6eb0 <ftello64@plt+0x523c>
    6d8c:	cmp	r0, #0
    6d90:	ldr	ip, [pc, #284]	; 6eb4 <ftello64@plt+0x5240>
    6d94:	add	r3, pc, r3
    6d98:	push	{r4, r5, r6, lr}
    6d9c:	sub	sp, sp, #8
    6da0:	ldr	r4, [r3, ip]
    6da4:	mov	r6, r1
    6da8:	mov	r5, r2
    6dac:	ldr	r3, [r4]
    6db0:	str	r3, [sp, #4]
    6db4:	beq	6e70 <ftello64@plt+0x51fc>
    6db8:	cmp	r1, #0
    6dbc:	beq	6e50 <ftello64@plt+0x51dc>
    6dc0:	cmp	r2, #0
    6dc4:	beq	6e90 <ftello64@plt+0x521c>
    6dc8:	mov	r1, sp
    6dcc:	bl	6c74 <ftello64@plt+0x5000>
    6dd0:	cmp	r0, #0
    6dd4:	blt	6e14 <ftello64@plt+0x51a0>
    6dd8:	mov	r1, #1
    6ddc:	ldr	r0, [sp]
    6de0:	movt	r1, #8
    6de4:	bl	6be4 <ftello64@plt+0x4f70>
    6de8:	cmp	r0, #0
    6dec:	blt	6e34 <ftello64@plt+0x51c0>
    6df0:	ldr	r1, [pc, #192]	; 6eb8 <ftello64@plt+0x5244>
    6df4:	add	r1, pc, r1
    6df8:	bl	1770 <fdopen@plt>
    6dfc:	subs	r3, r0, #0
    6e00:	beq	6e2c <ftello64@plt+0x51b8>
    6e04:	ldr	r2, [sp]
    6e08:	mov	r0, #0
    6e0c:	str	r3, [r6]
    6e10:	str	r2, [r5]
    6e14:	ldr	r2, [sp, #4]
    6e18:	ldr	r3, [r4]
    6e1c:	cmp	r2, r3
    6e20:	bne	6e4c <ftello64@plt+0x51d8>
    6e24:	add	sp, sp, #8
    6e28:	pop	{r4, r5, r6, pc}
    6e2c:	ldr	r0, [sp]
    6e30:	bl	18a8 <unlink@plt>
    6e34:	ldr	r0, [sp]
    6e38:	bl	1824 <free@plt>
    6e3c:	bl	1a58 <__errno_location@plt>
    6e40:	ldr	r0, [r0]
    6e44:	rsb	r0, r0, #0
    6e48:	b	6e14 <ftello64@plt+0x51a0>
    6e4c:	bl	189c <__stack_chk_fail@plt>
    6e50:	ldr	r0, [pc, #100]	; 6ebc <ftello64@plt+0x5248>
    6e54:	movw	r2, #4748	; 0x128c
    6e58:	ldr	r1, [pc, #96]	; 6ec0 <ftello64@plt+0x524c>
    6e5c:	ldr	r3, [pc, #96]	; 6ec4 <ftello64@plt+0x5250>
    6e60:	add	r0, pc, r0
    6e64:	add	r1, pc, r1
    6e68:	add	r3, pc, r3
    6e6c:	bl	b2b4 <ftello64@plt+0x9640>
    6e70:	ldr	r0, [pc, #80]	; 6ec8 <ftello64@plt+0x5254>
    6e74:	movw	r2, #4747	; 0x128b
    6e78:	ldr	r1, [pc, #76]	; 6ecc <ftello64@plt+0x5258>
    6e7c:	ldr	r3, [pc, #76]	; 6ed0 <ftello64@plt+0x525c>
    6e80:	add	r0, pc, r0
    6e84:	add	r1, pc, r1
    6e88:	add	r3, pc, r3
    6e8c:	bl	b2b4 <ftello64@plt+0x9640>
    6e90:	ldr	r0, [pc, #60]	; 6ed4 <ftello64@plt+0x5260>
    6e94:	movw	r2, #4749	; 0x128d
    6e98:	ldr	r1, [pc, #56]	; 6ed8 <ftello64@plt+0x5264>
    6e9c:	ldr	r3, [pc, #56]	; 6edc <ftello64@plt+0x5268>
    6ea0:	add	r0, pc, r0
    6ea4:	add	r1, pc, r1
    6ea8:	add	r3, pc, r3
    6eac:	bl	b2b4 <ftello64@plt+0x9640>
    6eb0:	andeq	sp, r1, r8, rrx
    6eb4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6eb8:	andeq	r9, r0, ip, asr #17
    6ebc:	andeq	r9, r0, r0, lsr #32
    6ec0:	andeq	r8, r0, r4, lsl #17
    6ec4:	andeq	r8, r0, r4, lsl r8
    6ec8:	muleq	r0, ip, r5
    6ecc:	andeq	r8, r0, r4, ror #16
    6ed0:	strdeq	r8, [r0], -r4
    6ed4:	andeq	r9, r0, r4, lsl r8
    6ed8:	andeq	r8, r0, r4, asr #16
    6edc:	ldrdeq	r8, [r0], -r4
    6ee0:	ldr	r3, [pc, #132]	; 6f6c <ftello64@plt+0x52f8>
    6ee4:	cmp	r1, #0
    6ee8:	ldr	r2, [pc, #128]	; 6f70 <ftello64@plt+0x52fc>
    6eec:	mov	r1, r0
    6ef0:	add	r3, pc, r3
    6ef4:	mov	r0, #3
    6ef8:	push	{r4, lr}
    6efc:	sub	sp, sp, #112	; 0x70
    6f00:	ldr	r4, [r3, r2]
    6f04:	mov	r2, sp
    6f08:	ldr	r3, [r4]
    6f0c:	str	r3, [sp, #108]	; 0x6c
    6f10:	beq	6f4c <ftello64@plt+0x52d8>
    6f14:	bl	1be4 <__xstat64@plt>
    6f18:	cmp	r0, #0
    6f1c:	blt	6f58 <ftello64@plt+0x52e4>
    6f20:	ldr	r0, [sp, #16]
    6f24:	and	r0, r0, #61440	; 0xf000
    6f28:	subs	r3, r0, #16384	; 0x4000
    6f2c:	rsbs	r0, r3, #0
    6f30:	adcs	r0, r0, r3
    6f34:	ldr	r2, [sp, #108]	; 0x6c
    6f38:	ldr	r3, [r4]
    6f3c:	cmp	r2, r3
    6f40:	bne	6f68 <ftello64@plt+0x52f4>
    6f44:	add	sp, sp, #112	; 0x70
    6f48:	pop	{r4, pc}
    6f4c:	bl	1c38 <__lxstat64@plt>
    6f50:	cmp	r0, #0
    6f54:	bge	6f20 <ftello64@plt+0x52ac>
    6f58:	bl	1a58 <__errno_location@plt>
    6f5c:	ldr	r0, [r0]
    6f60:	rsb	r0, r0, #0
    6f64:	b	6f34 <ftello64@plt+0x52c0>
    6f68:	bl	189c <__stack_chk_fail@plt>
    6f6c:	andeq	ip, r1, ip, lsl #30
    6f70:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6f74:	ldr	r3, [pc, #868]	; 72e0 <ftello64@plt+0x566c>
    6f78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6f7c:	subs	r7, r0, #0
    6f80:	ldr	r0, [pc, #860]	; 72e4 <ftello64@plt+0x5670>
    6f84:	sub	sp, sp, #44	; 0x2c
    6f88:	add	r3, pc, r3
    6f8c:	mov	r6, #0
    6f90:	str	r1, [sp, #16]
    6f94:	str	r2, [sp, #20]
    6f98:	ldr	r0, [r3, r0]
    6f9c:	str	r6, [sp, #28]
    6fa0:	str	r6, [sp, #32]
    6fa4:	ldr	r3, [r0]
    6fa8:	str	r0, [sp, #8]
    6fac:	str	r3, [sp, #36]	; 0x24
    6fb0:	beq	72a0 <ftello64@plt+0x562c>
    6fb4:	ldr	sl, [r7]
    6fb8:	cmp	sl, #0
    6fbc:	beq	7280 <ftello64@plt+0x560c>
    6fc0:	ldr	r2, [sp, #16]
    6fc4:	cmp	r2, #0
    6fc8:	beq	72c0 <ftello64@plt+0x564c>
    6fcc:	ldr	fp, [pc, #788]	; 72e8 <ftello64@plt+0x5674>
    6fd0:	add	r8, sp, #28
    6fd4:	ldr	r3, [pc, #784]	; 72ec <ftello64@plt+0x5678>
    6fd8:	add	r9, sp, #32
    6fdc:	ldr	r1, [pc, #780]	; 72f0 <ftello64@plt+0x567c>
    6fe0:	add	fp, pc, fp
    6fe4:	mvn	r5, #0
    6fe8:	add	r3, pc, r3
    6fec:	add	r1, pc, r1
    6ff0:	str	r3, [sp, #4]
    6ff4:	str	r1, [sp, #12]
    6ff8:	ldrb	r4, [sl]
    6ffc:	cmp	r5, #6
    7000:	addls	pc, pc, r5, lsl #2
    7004:	b	715c <ftello64@plt+0x54e8>
    7008:	b	7120 <ftello64@plt+0x54ac>
    700c:	b	70e4 <ftello64@plt+0x5470>
    7010:	b	70c4 <ftello64@plt+0x5450>
    7014:	b	7088 <ftello64@plt+0x5414>
    7018:	b	7068 <ftello64@plt+0x53f4>
    701c:	b	7024 <ftello64@plt+0x53b0>
    7020:	b	718c <ftello64@plt+0x5518>
    7024:	cmp	r4, #0
    7028:	beq	7244 <ftello64@plt+0x55d0>
    702c:	mov	r0, r8
    7030:	mov	r1, r9
    7034:	add	r2, r6, #2
    7038:	mov	r3, #1
    703c:	bl	6704 <ftello64@plt+0x4a90>
    7040:	cmp	r0, #0
    7044:	beq	725c <ftello64@plt+0x55e8>
    7048:	ldr	r3, [sp, #28]
    704c:	mov	r5, #4
    7050:	strb	r4, [r3, r6]
    7054:	add	r6, r6, #1
    7058:	ldr	sl, [r7]
    705c:	add	sl, sl, #1
    7060:	str	sl, [r7]
    7064:	b	6ff8 <ftello64@plt+0x5384>
    7068:	cmp	r4, #0
    706c:	beq	7250 <ftello64@plt+0x55dc>
    7070:	cmp	r4, #34	; 0x22
    7074:	beq	722c <ftello64@plt+0x55b8>
    7078:	cmp	r4, #92	; 0x5c
    707c:	bne	71fc <ftello64@plt+0x5588>
    7080:	mov	r5, #5
    7084:	b	705c <ftello64@plt+0x53e8>
    7088:	cmp	r4, #0
    708c:	beq	7244 <ftello64@plt+0x55d0>
    7090:	mov	r0, r8
    7094:	mov	r1, r9
    7098:	add	r2, r6, #2
    709c:	mov	r3, #1
    70a0:	bl	6704 <ftello64@plt+0x4a90>
    70a4:	cmp	r0, #0
    70a8:	beq	725c <ftello64@plt+0x55e8>
    70ac:	ldr	r3, [sp, #28]
    70b0:	mov	r5, #2
    70b4:	strb	r4, [r3, r6]
    70b8:	add	r6, r6, #1
    70bc:	ldr	sl, [r7]
    70c0:	b	705c <ftello64@plt+0x53e8>
    70c4:	cmp	r4, #0
    70c8:	beq	7244 <ftello64@plt+0x55d0>
    70cc:	cmp	r4, #39	; 0x27
    70d0:	beq	722c <ftello64@plt+0x55b8>
    70d4:	cmp	r4, #92	; 0x5c
    70d8:	bne	71fc <ftello64@plt+0x5588>
    70dc:	mov	r5, #3
    70e0:	b	705c <ftello64@plt+0x53e8>
    70e4:	cmp	r4, #0
    70e8:	beq	7244 <ftello64@plt+0x55d0>
    70ec:	mov	r0, r8
    70f0:	mov	r1, r9
    70f4:	add	r2, r6, #2
    70f8:	mov	r3, #1
    70fc:	bl	6704 <ftello64@plt+0x4a90>
    7100:	cmp	r0, #0
    7104:	beq	725c <ftello64@plt+0x55e8>
    7108:	ldr	r3, [sp, #28]
    710c:	mov	r5, #0
    7110:	strb	r4, [r3, r6]
    7114:	add	r6, r6, #1
    7118:	ldr	sl, [r7]
    711c:	b	705c <ftello64@plt+0x53e8>
    7120:	cmp	r4, #0
    7124:	beq	71a8 <ftello64@plt+0x5534>
    7128:	cmp	r4, #39	; 0x27
    712c:	beq	7184 <ftello64@plt+0x5510>
    7130:	cmp	r4, #92	; 0x5c
    7134:	beq	7234 <ftello64@plt+0x55c0>
    7138:	cmp	r4, #34	; 0x22
    713c:	beq	723c <ftello64@plt+0x55c8>
    7140:	ldr	r0, [sp, #12]
    7144:	mov	r1, r4
    7148:	bl	1a1c <strchr@plt>
    714c:	cmp	r0, #0
    7150:	movne	r5, #6
    7154:	bne	705c <ftello64@plt+0x53e8>
    7158:	b	70ec <ftello64@plt+0x5478>
    715c:	cmp	r4, #0
    7160:	beq	71a8 <ftello64@plt+0x5534>
    7164:	mov	r0, fp
    7168:	mov	r1, r4
    716c:	bl	1a1c <strchr@plt>
    7170:	cmp	r0, #0
    7174:	mvnne	r5, #0
    7178:	bne	705c <ftello64@plt+0x53e8>
    717c:	cmp	r4, #39	; 0x27
    7180:	bne	7130 <ftello64@plt+0x54bc>
    7184:	mov	r5, #2
    7188:	b	705c <ftello64@plt+0x53e8>
    718c:	cmp	r4, #0
    7190:	beq	71a8 <ftello64@plt+0x5534>
    7194:	mov	r1, r4
    7198:	ldr	r0, [sp, #4]
    719c:	bl	1a1c <strchr@plt>
    71a0:	cmp	r0, #0
    71a4:	bne	705c <ftello64@plt+0x53e8>
    71a8:	ldr	r3, [sp, #28]
    71ac:	cmp	r3, #0
    71b0:	ldreq	r1, [sp, #16]
    71b4:	movne	r0, #0
    71b8:	ldrne	r2, [sp, #16]
    71bc:	moveq	r0, r3
    71c0:	strbne	r0, [r3, r6]
    71c4:	moveq	r4, r0
    71c8:	ldrne	r3, [sp, #28]
    71cc:	movne	r4, #1
    71d0:	streq	r3, [r1]
    71d4:	strne	r3, [r2]
    71d8:	bl	1824 <free@plt>
    71dc:	ldr	r1, [sp, #8]
    71e0:	ldr	r2, [sp, #36]	; 0x24
    71e4:	mov	r0, r4
    71e8:	ldr	r3, [r1]
    71ec:	cmp	r2, r3
    71f0:	bne	7268 <ftello64@plt+0x55f4>
    71f4:	add	sp, sp, #44	; 0x2c
    71f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    71fc:	mov	r0, r8
    7200:	mov	r1, r9
    7204:	add	r2, r6, #2
    7208:	mov	r3, #1
    720c:	bl	6704 <ftello64@plt+0x4a90>
    7210:	cmp	r0, #0
    7214:	beq	725c <ftello64@plt+0x55e8>
    7218:	ldr	r3, [sp, #28]
    721c:	strb	r4, [r3, r6]
    7220:	add	r6, r6, #1
    7224:	ldr	sl, [r7]
    7228:	b	705c <ftello64@plt+0x53e8>
    722c:	mov	r5, #0
    7230:	b	705c <ftello64@plt+0x53e8>
    7234:	mov	r5, #1
    7238:	b	705c <ftello64@plt+0x53e8>
    723c:	mov	r5, #4
    7240:	b	705c <ftello64@plt+0x53e8>
    7244:	ldr	r2, [sp, #20]
    7248:	cmp	r2, #0
    724c:	bne	71a8 <ftello64@plt+0x5534>
    7250:	ldr	r0, [sp, #28]
    7254:	mvn	r4, #21
    7258:	b	71d8 <ftello64@plt+0x5564>
    725c:	ldr	r0, [sp, #28]
    7260:	mvn	r4, #11
    7264:	b	71d8 <ftello64@plt+0x5564>
    7268:	bl	189c <__stack_chk_fail@plt>
    726c:	mov	r4, r0
    7270:	ldr	r0, [sp, #28]
    7274:	bl	1824 <free@plt>
    7278:	mov	r0, r4
    727c:	bl	1bfc <_Unwind_Resume@plt>
    7280:	ldr	r0, [pc, #108]	; 72f4 <ftello64@plt+0x5680>
    7284:	movw	r2, #7766	; 0x1e56
    7288:	ldr	r1, [pc, #104]	; 72f8 <ftello64@plt+0x5684>
    728c:	ldr	r3, [pc, #104]	; 72fc <ftello64@plt+0x5688>
    7290:	add	r0, pc, r0
    7294:	add	r1, pc, r1
    7298:	add	r3, pc, r3
    729c:	bl	b2b4 <ftello64@plt+0x9640>
    72a0:	ldr	r0, [pc, #88]	; 7300 <ftello64@plt+0x568c>
    72a4:	movw	r2, #7765	; 0x1e55
    72a8:	ldr	r1, [pc, #84]	; 7304 <ftello64@plt+0x5690>
    72ac:	ldr	r3, [pc, #84]	; 7308 <ftello64@plt+0x5694>
    72b0:	add	r0, pc, r0
    72b4:	add	r1, pc, r1
    72b8:	add	r3, pc, r3
    72bc:	bl	b2b4 <ftello64@plt+0x9640>
    72c0:	ldr	r0, [pc, #68]	; 730c <ftello64@plt+0x5698>
    72c4:	movw	r2, #7767	; 0x1e57
    72c8:	ldr	r1, [pc, #64]	; 7310 <ftello64@plt+0x569c>
    72cc:	ldr	r3, [pc, #64]	; 7314 <ftello64@plt+0x56a0>
    72d0:	add	r0, pc, r0
    72d4:	add	r1, pc, r1
    72d8:	add	r3, pc, r3
    72dc:	bl	b2b4 <ftello64@plt+0x9640>
    72e0:	andeq	ip, r1, r4, ror lr
    72e4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    72e8:	andeq	r8, r0, r0, lsl #16
    72ec:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    72f0:	strdeq	r8, [r0], -r4
    72f4:	andeq	r8, r0, r0, lsr r7
    72f8:	andeq	r8, r0, r4, asr r4
    72fc:	muleq	r0, ip, fp
    7300:	andeq	r9, r0, ip, ror #31
    7304:	andeq	r8, r0, r4, lsr r4
    7308:	andeq	r9, r0, ip, ror fp
    730c:	andeq	r8, r0, ip, ror r5
    7310:	andeq	r8, r0, r4, lsl r4
    7314:	andeq	r9, r0, ip, asr fp
    7318:	ldr	r3, [pc, #420]	; 74c4 <ftello64@plt+0x5850>
    731c:	mov	r2, #0
    7320:	ldr	r1, [pc, #416]	; 74c8 <ftello64@plt+0x5854>
    7324:	add	r3, pc, r3
    7328:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    732c:	subs	r9, r0, #0
    7330:	ldr	fp, [r3, r1]
    7334:	sub	sp, sp, #20
    7338:	str	r2, [sp]
    733c:	ldr	r3, [fp]
    7340:	str	r3, [sp, #12]
    7344:	beq	74a4 <ftello64@plt+0x5830>
    7348:	mov	r0, sp
    734c:	bl	6b6c <ftello64@plt+0x4ef8>
    7350:	cmp	r0, #0
    7354:	blt	7474 <ftello64@plt+0x5800>
    7358:	ldr	r8, [pc, #364]	; 74cc <ftello64@plt+0x5858>
    735c:	add	r6, sp, #16
    7360:	ldr	sl, [pc, #360]	; 74d0 <ftello64@plt+0x585c>
    7364:	add	r7, sp, #8
    7368:	ldr	r3, [sp]
    736c:	add	r8, pc, r8
    7370:	add	sl, pc, sl
    7374:	mov	r5, #0
    7378:	str	r3, [r6, #-12]!
    737c:	mov	r0, r6
    7380:	mov	r1, r7
    7384:	mov	r2, #1
    7388:	str	r5, [sp, #8]
    738c:	bl	6f74 <ftello64@plt+0x5300>
    7390:	subs	r3, r0, #0
    7394:	blt	742c <ftello64@plt+0x57b8>
    7398:	beq	745c <ftello64@plt+0x57e8>
    739c:	ldr	r3, [r8]
    73a0:	cmp	r3, #0
    73a4:	blt	7424 <ftello64@plt+0x57b0>
    73a8:	moveq	r0, #0
    73ac:	movne	r0, #1
    73b0:	cmp	r0, #0
    73b4:	ldr	r4, [sp, #8]
    73b8:	bne	73e8 <ftello64@plt+0x5774>
    73bc:	mov	r1, sl
    73c0:	mov	r2, #3
    73c4:	mov	r0, r4
    73c8:	bl	1c08 <strncmp@plt>
    73cc:	cmp	r0, #0
    73d0:	bne	73e8 <ftello64@plt+0x5774>
    73d4:	cmn	r4, #3
    73d8:	beq	73e8 <ftello64@plt+0x5774>
    73dc:	mov	r0, r4
    73e0:	bl	1824 <free@plt>
    73e4:	b	737c <ftello64@plt+0x5708>
    73e8:	mov	r1, #61	; 0x3d
    73ec:	mov	r0, r4
    73f0:	bl	1a1c <strchr@plt>
    73f4:	cmp	r0, #0
    73f8:	strbne	r5, [r0]
    73fc:	addne	r1, r0, #1
    7400:	ldrne	r4, [sp, #8]
    7404:	moveq	r1, r0
    7408:	mov	r0, r4
    740c:	blx	r9
    7410:	cmp	r0, #0
    7414:	blt	746c <ftello64@plt+0x57f8>
    7418:	ldr	r0, [sp, #8]
    741c:	bl	1824 <free@plt>
    7420:	b	737c <ftello64@plt+0x5708>
    7424:	bl	5108 <ftello64@plt+0x3494>
    7428:	b	73b0 <ftello64@plt+0x573c>
    742c:	mov	r4, r3
    7430:	ldr	r0, [sp, #8]
    7434:	bl	1824 <free@plt>
    7438:	ldr	r0, [sp]
    743c:	bl	1824 <free@plt>
    7440:	ldr	r2, [sp, #12]
    7444:	ldr	r3, [fp]
    7448:	mov	r0, r4
    744c:	cmp	r2, r3
    7450:	bne	747c <ftello64@plt+0x5808>
    7454:	add	sp, sp, #20
    7458:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    745c:	ldr	r0, [sp, #8]
    7460:	mov	r4, r3
    7464:	bl	1824 <free@plt>
    7468:	b	7438 <ftello64@plt+0x57c4>
    746c:	mov	r4, r0
    7470:	b	7430 <ftello64@plt+0x57bc>
    7474:	mov	r4, r0
    7478:	b	7438 <ftello64@plt+0x57c4>
    747c:	bl	189c <__stack_chk_fail@plt>
    7480:	mov	r4, r0
    7484:	ldr	r0, [sp, #8]
    7488:	bl	1824 <free@plt>
    748c:	ldr	r0, [sp]
    7490:	bl	1824 <free@plt>
    7494:	mov	r0, r4
    7498:	bl	1bfc <_Unwind_Resume@plt>
    749c:	mov	r4, r0
    74a0:	b	748c <ftello64@plt+0x5818>
    74a4:	ldr	r0, [pc, #40]	; 74d4 <ftello64@plt+0x5860>
    74a8:	movw	r2, #6804	; 0x1a94
    74ac:	ldr	r1, [pc, #36]	; 74d8 <ftello64@plt+0x5864>
    74b0:	ldr	r3, [pc, #36]	; 74dc <ftello64@plt+0x5868>
    74b4:	add	r0, pc, r0
    74b8:	add	r1, pc, r1
    74bc:	add	r3, pc, r3
    74c0:	bl	b2b4 <ftello64@plt+0x9640>
    74c4:	ldrdeq	ip, [r1], -r8
    74c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    74cc:	muleq	r1, ip, ip
    74d0:	strdeq	r9, [r0], -r4
    74d4:	andeq	r9, r0, r4, lsr #5
    74d8:	andeq	r8, r0, r0, lsr r2
    74dc:			; <UNDEFINED> instruction: 0x000099bc
    74e0:	push	{r3, r4, r5, r6, r7, lr}
    74e4:	subs	r7, r2, #0
    74e8:	mov	r6, r1
    74ec:	beq	752c <ftello64@plt+0x58b8>
    74f0:	cmp	r1, #0
    74f4:	beq	752c <ftello64@plt+0x58b8>
    74f8:	sub	r5, r0, #4
    74fc:	mov	r4, #0
    7500:	b	7510 <ftello64@plt+0x589c>
    7504:	add	r4, r4, #1
    7508:	cmp	r4, r6
    750c:	beq	752c <ftello64@plt+0x58b8>
    7510:	ldr	r0, [r5, #4]!
    7514:	mov	r1, r7
    7518:	bl	51c8 <ftello64@plt+0x3554>
    751c:	cmp	r0, #0
    7520:	beq	7504 <ftello64@plt+0x5890>
    7524:	mov	r0, r4
    7528:	pop	{r3, r4, r5, r6, r7, pc}
    752c:	mvn	r0, #0
    7530:	pop	{r3, r4, r5, r6, r7, pc}
    7534:	ldr	r3, [pc, #584]	; 7784 <ftello64@plt+0x5b10>
    7538:	ldr	r2, [pc, #584]	; 7788 <ftello64@plt+0x5b14>
    753c:	add	r3, pc, r3
    7540:	push	{r4, r5, r6, r7, r8, r9, lr}
    7544:	mov	r5, r0
    7548:	ldr	r4, [r3, r2]
    754c:	sub	sp, sp, #12
    7550:	ldr	r0, [pc, #564]	; 778c <ftello64@plt+0x5b18>
    7554:	mov	r6, #0
    7558:	str	r6, [sp]
    755c:	ldr	r3, [r4]
    7560:	add	r0, pc, r0
    7564:	ldr	r8, [pc, #548]	; 7790 <ftello64@plt+0x5b1c>
    7568:	str	r3, [sp, #4]
    756c:	bl	1bcc <__tls_get_addr@plt>
    7570:	ldr	r3, [r8, r0]
    7574:	mov	r2, r0
    7578:	cmp	r3, r6
    757c:	blt	75cc <ftello64@plt+0x5958>
    7580:	cmp	r5, r6
    7584:	beq	75bc <ftello64@plt+0x5948>
    7588:	ldr	r1, [pc, #516]	; 7794 <ftello64@plt+0x5b20>
    758c:	mov	r7, r3
    7590:	mov	r0, r6
    7594:	ldr	r3, [r2, r1]
    7598:	str	r3, [r5]
    759c:	bl	1824 <free@plt>
    75a0:	ldr	r2, [sp, #4]
    75a4:	ldr	r3, [r4]
    75a8:	mov	r0, r7
    75ac:	cmp	r2, r3
    75b0:	bne	75c8 <ftello64@plt+0x5954>
    75b4:	add	sp, sp, #12
    75b8:	pop	{r4, r5, r6, r7, r8, r9, pc}
    75bc:	mov	r7, r3
    75c0:	mov	r0, r5
    75c4:	b	759c <ftello64@plt+0x5928>
    75c8:	bl	189c <__stack_chk_fail@plt>
    75cc:	ldr	r0, [pc, #452]	; 7798 <ftello64@plt+0x5b24>
    75d0:	mov	r1, r6
    75d4:	add	r0, pc, r0
    75d8:	bl	1ad0 <access@plt>
    75dc:	cmp	r0, #0
    75e0:	blt	75fc <ftello64@plt+0x5988>
    75e4:	ldr	r0, [pc, #432]	; 779c <ftello64@plt+0x5b28>
    75e8:	mov	r1, r6
    75ec:	add	r0, pc, r0
    75f0:	bl	1ad0 <access@plt>
    75f4:	cmp	r0, #0
    75f8:	blt	769c <ftello64@plt+0x5a28>
    75fc:	bl	19e0 <getpid@plt>
    7600:	cmp	r0, #1
    7604:	beq	771c <ftello64@plt+0x5aa8>
    7608:	ldr	r0, [pc, #400]	; 77a0 <ftello64@plt+0x5b2c>
    760c:	mov	r1, sp
    7610:	add	r0, pc, r0
    7614:	bl	c424 <ftello64@plt+0xa7b0>
    7618:	cmn	r0, #2
    761c:	beq	7750 <ftello64@plt+0x5adc>
    7620:	cmp	r0, #0
    7624:	movlt	r7, r0
    7628:	ldrlt	r0, [sp]
    762c:	blt	759c <ftello64@plt+0x5928>
    7630:	ldr	r9, [sp]
    7634:	mov	r6, r9
    7638:	ldrb	r3, [r6]
    763c:	cmp	r3, #108	; 0x6c
    7640:	bne	76b0 <ftello64@plt+0x5a3c>
    7644:	ldrb	r3, [r6, #1]
    7648:	cmp	r3, #120	; 0x78
    764c:	bne	76b0 <ftello64@plt+0x5a3c>
    7650:	ldrb	r3, [r6, #2]
    7654:	cmp	r3, #99	; 0x63
    7658:	bne	76b0 <ftello64@plt+0x5a3c>
    765c:	ldrb	r3, [r6, #3]
    7660:	cmp	r3, #0
    7664:	bne	76b0 <ftello64@plt+0x5a3c>
    7668:	ldr	r6, [pc, #308]	; 77a4 <ftello64@plt+0x5b30>
    766c:	mov	r7, #1
    7670:	add	r6, pc, r6
    7674:	ldr	r0, [pc, #300]	; 77a8 <ftello64@plt+0x5b34>
    7678:	add	r0, pc, r0
    767c:	bl	1bcc <__tls_get_addr@plt>
    7680:	ldr	r3, [pc, #268]	; 7794 <ftello64@plt+0x5b20>
    7684:	cmp	r5, #0
    7688:	strne	r6, [r5]
    768c:	str	r7, [r8, r0]
    7690:	str	r6, [r0, r3]
    7694:	mov	r0, r9
    7698:	b	759c <ftello64@plt+0x5928>
    769c:	ldr	r6, [pc, #264]	; 77ac <ftello64@plt+0x5b38>
    76a0:	mov	r7, #1
    76a4:	ldr	r9, [sp]
    76a8:	add	r6, pc, r6
    76ac:	b	7674 <ftello64@plt+0x5a00>
    76b0:	ldr	r7, [pc, #248]	; 77b0 <ftello64@plt+0x5b3c>
    76b4:	mov	r0, r6
    76b8:	add	r7, pc, r7
    76bc:	mov	r1, r7
    76c0:	bl	17ac <strcmp@plt>
    76c4:	cmp	r0, #0
    76c8:	beq	7710 <ftello64@plt+0x5a9c>
    76cc:	ldr	r7, [pc, #224]	; 77b4 <ftello64@plt+0x5b40>
    76d0:	mov	r0, r6
    76d4:	add	r7, pc, r7
    76d8:	mov	r1, r7
    76dc:	bl	17ac <strcmp@plt>
    76e0:	cmp	r0, #0
    76e4:	beq	7710 <ftello64@plt+0x5a9c>
    76e8:	ldr	r7, [pc, #200]	; 77b8 <ftello64@plt+0x5b44>
    76ec:	mov	r0, r6
    76f0:	add	r7, pc, r7
    76f4:	mov	r1, r7
    76f8:	bl	17ac <strcmp@plt>
    76fc:	cmp	r0, #0
    7700:	ldrne	r6, [pc, #180]	; 77bc <ftello64@plt+0x5b48>
    7704:	movne	r7, #1
    7708:	addne	r6, pc, r6
    770c:	bne	7674 <ftello64@plt+0x5a00>
    7710:	mov	r6, r7
    7714:	mov	r7, #1
    7718:	b	7674 <ftello64@plt+0x5a00>
    771c:	ldr	r0, [pc, #156]	; 77c0 <ftello64@plt+0x5b4c>
    7720:	add	r0, pc, r0
    7724:	bl	1950 <getenv@plt>
    7728:	subs	r6, r0, #0
    772c:	beq	7740 <ftello64@plt+0x5acc>
    7730:	ldrb	r3, [r6]
    7734:	cmp	r3, #0
    7738:	ldrne	r9, [sp]
    773c:	bne	7638 <ftello64@plt+0x59c4>
    7740:	mov	r7, #0
    7744:	ldr	r9, [sp]
    7748:	mov	r6, r7
    774c:	b	7674 <ftello64@plt+0x5a00>
    7750:	ldr	r1, [pc, #108]	; 77c4 <ftello64@plt+0x5b50>
    7754:	mov	r2, sp
    7758:	mov	r0, #1
    775c:	add	r1, pc, r1
    7760:	bl	6384 <ftello64@plt+0x4710>
    7764:	cmp	r0, #0
    7768:	bgt	7630 <ftello64@plt+0x59bc>
    776c:	b	7740 <ftello64@plt+0x5acc>
    7770:	mov	r4, r0
    7774:	ldr	r0, [sp]
    7778:	bl	1824 <free@plt>
    777c:	mov	r0, r4
    7780:	bl	1bfc <_Unwind_Resume@plt>
    7784:	andeq	ip, r1, r0, asr #17
    7788:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    778c:	andeq	ip, r1, r8, asr sl
    7790:	andeq	r0, r0, r0
    7794:	andeq	r0, r0, r4
    7798:	andeq	r9, r0, r0, ror #20
    779c:	andeq	r9, r0, r4, asr sl
    77a0:	andeq	r9, r0, ip, lsr sl
    77a4:			; <UNDEFINED> instruction: 0x000099b8
    77a8:	andeq	ip, r1, r0, asr #18
    77ac:	andeq	r9, r0, ip, asr r9
    77b0:	andeq	r9, r0, r4, ror #18
    77b4:	andeq	r9, r0, r8, lsr r9
    77b8:	andeq	r9, r0, ip, lsr r9
    77bc:	andeq	r9, r0, ip, ror #10
    77c0:	andeq	r8, r0, r8, ror #24
    77c4:	andeq	r8, r0, ip, lsr #24
    77c8:	ldrb	r0, [r0]
    77cc:	subs	r3, r0, #47	; 0x2f
    77d0:	rsbs	r0, r3, #0
    77d4:	adcs	r0, r0, r3
    77d8:	bx	lr
    77dc:	push	{r4, r5, r6, lr}
    77e0:	subs	r4, r0, #0
    77e4:	beq	7840 <ftello64@plt+0x5bcc>
    77e8:	ldrb	r3, [r4]
    77ec:	cmp	r3, #47	; 0x2f
    77f0:	beq	7828 <ftello64@plt+0x5bb4>
    77f4:	bl	17a0 <get_current_dir_name@plt>
    77f8:	subs	r5, r0, #0
    77fc:	beq	7838 <ftello64@plt+0x5bc4>
    7800:	ldr	r1, [pc, #120]	; 7880 <ftello64@plt+0x5c0c>
    7804:	mov	r2, r4
    7808:	mov	r3, #0
    780c:	add	r1, pc, r1
    7810:	bl	6084 <ftello64@plt+0x4410>
    7814:	mov	r4, r0
    7818:	mov	r0, r5
    781c:	bl	1824 <free@plt>
    7820:	mov	r0, r4
    7824:	pop	{r4, r5, r6, pc}
    7828:	bl	1a70 <__strdup@plt>
    782c:	mov	r5, #0
    7830:	mov	r4, r0
    7834:	b	7818 <ftello64@plt+0x5ba4>
    7838:	mov	r4, r5
    783c:	b	7818 <ftello64@plt+0x5ba4>
    7840:	ldr	r0, [pc, #60]	; 7884 <ftello64@plt+0x5c10>
    7844:	mov	r2, #121	; 0x79
    7848:	ldr	r1, [pc, #56]	; 7888 <ftello64@plt+0x5c14>
    784c:	ldr	r3, [pc, #56]	; 788c <ftello64@plt+0x5c18>
    7850:	add	r0, pc, r0
    7854:	add	r1, pc, r1
    7858:	add	r3, pc, r3
    785c:	bl	b2b4 <ftello64@plt+0x9640>
    7860:	mov	r6, r0
    7864:	mov	r5, r4
    7868:	mov	r0, r5
    786c:	bl	1824 <free@plt>
    7870:	mov	r0, r6
    7874:	bl	1bfc <_Unwind_Resume@plt>
    7878:	mov	r6, r0
    787c:	b	7868 <ftello64@plt+0x5bf4>
    7880:	ldrdeq	r8, [r0], -r4
    7884:	andeq	r9, r0, ip, asr #20
    7888:	andeq	r9, r0, r4, lsl r9
    788c:	muleq	r0, ip, r8
    7890:	ldrb	r2, [r0]
    7894:	push	{r4}		; (str r4, [sp, #-4]!)
    7898:	cmp	r2, #0
    789c:	beq	7914 <ftello64@plt+0x5ca0>
    78a0:	add	r1, r0, #1
    78a4:	mov	r3, r0
    78a8:	mov	ip, #0
    78ac:	mov	r4, #47	; 0x2f
    78b0:	cmp	r2, #47	; 0x2f
    78b4:	moveq	ip, #1
    78b8:	beq	78d8 <ftello64@plt+0x5c64>
    78bc:	cmp	ip, #0
    78c0:	strbne	r4, [r3]
    78c4:	ldrb	r2, [r1, #-1]
    78c8:	addne	r3, r3, #1
    78cc:	add	r3, r3, #1
    78d0:	mov	ip, #0
    78d4:	strb	r2, [r3, #-1]
    78d8:	ldrb	r2, [r1], #1
    78dc:	cmp	r2, #0
    78e0:	bne	78b0 <ftello64@plt+0x5c3c>
    78e4:	cmp	r3, r0
    78e8:	movne	ip, #0
    78ec:	andeq	ip, ip, #1
    78f0:	mov	r2, r3
    78f4:	cmp	ip, #0
    78f8:	addne	r3, r3, #1
    78fc:	movne	r1, #47	; 0x2f
    7900:	strbne	r1, [r2]
    7904:	mov	r2, #0
    7908:	strb	r2, [r3]
    790c:	pop	{r4}		; (ldr r4, [sp], #4)
    7910:	bx	lr
    7914:	mov	r3, r0
    7918:	b	7904 <ftello64@plt+0x5c90>
    791c:	push	{r3, r4, r5, r6, r7, lr}
    7920:	subs	r7, r0, #0
    7924:	mov	r6, r1
    7928:	beq	7a9c <ftello64@plt+0x5e28>
    792c:	cmp	r1, #0
    7930:	beq	7abc <ftello64@plt+0x5e48>
    7934:	ldrb	r3, [r1]
    7938:	ldrb	ip, [r7]
    793c:	subs	r1, r3, #47	; 0x2f
    7940:	rsbs	r2, r1, #0
    7944:	adcs	r2, r2, r1
    7948:	cmp	ip, #47	; 0x2f
    794c:	eoreq	r2, r2, #1
    7950:	cmp	r2, #0
    7954:	bne	7a5c <ftello64@plt+0x5de8>
    7958:	cmp	ip, #47	; 0x2f
    795c:	bne	7a3c <ftello64@plt+0x5dc8>
    7960:	add	r2, r7, #1
    7964:	mov	r0, r2
    7968:	ldrb	ip, [r2], #1
    796c:	cmp	ip, #47	; 0x2f
    7970:	beq	7964 <ftello64@plt+0x5cf0>
    7974:	cmp	r3, #47	; 0x2f
    7978:	bne	7a48 <ftello64@plt+0x5dd4>
    797c:	add	r3, r6, #1
    7980:	mov	r1, r3
    7984:	ldrb	r2, [r3], #1
    7988:	cmp	r2, #47	; 0x2f
    798c:	beq	7980 <ftello64@plt+0x5d0c>
    7990:	cmp	r2, #0
    7994:	popeq	{r3, r4, r5, r6, r7, pc}
    7998:	cmp	ip, #0
    799c:	beq	7a94 <ftello64@plt+0x5e20>
    79a0:	ldrb	r2, [r0]
    79a4:	cmp	r2, #0
    79a8:	beq	7a64 <ftello64@plt+0x5df0>
    79ac:	cmp	r2, #47	; 0x2f
    79b0:	beq	7a7c <ftello64@plt+0x5e08>
    79b4:	add	r3, r0, #1
    79b8:	mov	r2, #0
    79bc:	b	79c8 <ftello64@plt+0x5d54>
    79c0:	cmp	ip, #47	; 0x2f
    79c4:	beq	79dc <ftello64@plt+0x5d68>
    79c8:	mov	r7, r3
    79cc:	ldrb	ip, [r3], #1
    79d0:	add	r2, r2, #1
    79d4:	cmp	ip, #0
    79d8:	bne	79c0 <ftello64@plt+0x5d4c>
    79dc:	ldrb	r5, [r1]
    79e0:	cmp	r5, #0
    79e4:	beq	7a74 <ftello64@plt+0x5e00>
    79e8:	cmp	r5, #47	; 0x2f
    79ec:	beq	7a88 <ftello64@plt+0x5e14>
    79f0:	add	ip, r1, #1
    79f4:	mov	r5, #0
    79f8:	b	7a04 <ftello64@plt+0x5d90>
    79fc:	cmp	r4, #47	; 0x2f
    7a00:	beq	7a18 <ftello64@plt+0x5da4>
    7a04:	mov	r6, ip
    7a08:	ldrb	r4, [ip], #1
    7a0c:	add	r5, r5, #1
    7a10:	cmp	r4, #0
    7a14:	bne	79fc <ftello64@plt+0x5d88>
    7a18:	cmp	r2, r5
    7a1c:	bne	7a5c <ftello64@plt+0x5de8>
    7a20:	bl	1884 <memcmp@plt>
    7a24:	cmp	r0, #0
    7a28:	bne	7a5c <ftello64@plt+0x5de8>
    7a2c:	ldrb	ip, [r7]
    7a30:	ldrb	r3, [r6]
    7a34:	cmp	ip, #47	; 0x2f
    7a38:	beq	7960 <ftello64@plt+0x5cec>
    7a3c:	cmp	r3, #47	; 0x2f
    7a40:	mov	r0, r7
    7a44:	beq	797c <ftello64@plt+0x5d08>
    7a48:	mov	r2, r3
    7a4c:	cmp	r2, #0
    7a50:	mov	r1, r6
    7a54:	bne	7998 <ftello64@plt+0x5d24>
    7a58:	pop	{r3, r4, r5, r6, r7, pc}
    7a5c:	mov	r0, #0
    7a60:	pop	{r3, r4, r5, r6, r7, pc}
    7a64:	ldrb	r5, [r1]
    7a68:	mov	r7, r0
    7a6c:	cmp	r5, #0
    7a70:	bne	79e8 <ftello64@plt+0x5d74>
    7a74:	mov	r6, r1
    7a78:	b	7a18 <ftello64@plt+0x5da4>
    7a7c:	mov	r7, r0
    7a80:	mov	r2, #0
    7a84:	b	79dc <ftello64@plt+0x5d68>
    7a88:	mov	r6, r1
    7a8c:	mov	r5, #0
    7a90:	b	7a18 <ftello64@plt+0x5da4>
    7a94:	mov	r0, ip
    7a98:	pop	{r3, r4, r5, r6, r7, pc}
    7a9c:	ldr	r0, [pc, #56]	; 7adc <ftello64@plt+0x5e68>
    7aa0:	movw	r2, #375	; 0x177
    7aa4:	ldr	r1, [pc, #52]	; 7ae0 <ftello64@plt+0x5e6c>
    7aa8:	ldr	r3, [pc, #52]	; 7ae4 <ftello64@plt+0x5e70>
    7aac:	add	r0, pc, r0
    7ab0:	add	r1, pc, r1
    7ab4:	add	r3, pc, r3
    7ab8:	bl	b2b4 <ftello64@plt+0x9640>
    7abc:	ldr	r0, [pc, #36]	; 7ae8 <ftello64@plt+0x5e74>
    7ac0:	mov	r2, #376	; 0x178
    7ac4:	ldr	r1, [pc, #32]	; 7aec <ftello64@plt+0x5e78>
    7ac8:	ldr	r3, [pc, #32]	; 7af0 <ftello64@plt+0x5e7c>
    7acc:	add	r0, pc, r0
    7ad0:	add	r1, pc, r1
    7ad4:	add	r3, pc, r3
    7ad8:	bl	b2b4 <ftello64@plt+0x9640>
    7adc:	andeq	r7, r0, r0, ror r9
    7ae0:			; <UNDEFINED> instruction: 0x000096b8
    7ae4:	andeq	r9, r0, r0, lsr r6
    7ae8:	andeq	r9, r0, r4, asr r7
    7aec:	muleq	r0, r8, r6
    7af0:	andeq	r9, r0, r0, lsl r6
    7af4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7af8:	subs	r8, r0, #0
    7afc:	sub	sp, sp, #12
    7b00:	mov	r6, r1
    7b04:	beq	7c3c <ftello64@plt+0x5fc8>
    7b08:	ldr	r4, [r8]
    7b0c:	cmp	r4, #0
    7b10:	beq	7c3c <ftello64@plt+0x5fc8>
    7b14:	mov	sl, #0
    7b18:	add	r5, r8, #4
    7b1c:	mov	r7, sl
    7b20:	b	7b4c <ftello64@plt+0x5ed8>
    7b24:	mov	r0, r4
    7b28:	mov	r4, #0
    7b2c:	bl	1824 <free@plt>
    7b30:	mov	r0, r4
    7b34:	bl	1824 <free@plt>
    7b38:	cmp	r5, #0
    7b3c:	beq	7c08 <ftello64@plt+0x5f94>
    7b40:	ldr	r4, [r5], #4
    7b44:	cmp	r4, #0
    7b48:	beq	7c08 <ftello64@plt+0x5f94>
    7b4c:	ldrb	r3, [r4]
    7b50:	cmp	r3, #47	; 0x2f
    7b54:	bne	7b24 <ftello64@plt+0x5eb0>
    7b58:	cmp	r6, #0
    7b5c:	beq	7cbc <ftello64@plt+0x6048>
    7b60:	mov	r0, r6
    7b64:	mov	r1, r4
    7b68:	bl	5a00 <ftello64@plt+0x3d8c>
    7b6c:	subs	r3, r0, #0
    7b70:	beq	7c24 <ftello64@plt+0x5fb0>
    7b74:	str	r3, [sp]
    7b78:	bl	1a58 <__errno_location@plt>
    7b7c:	mov	r1, #0
    7b80:	str	r1, [r0]
    7b84:	ldr	r3, [sp]
    7b88:	str	r0, [sp, #4]
    7b8c:	mov	r0, r3
    7b90:	bl	1b84 <canonicalize_file_name@plt>
    7b94:	ldr	r3, [sp]
    7b98:	subs	r9, r0, #0
    7b9c:	beq	7c64 <ftello64@plt+0x5ff0>
    7ba0:	mov	r0, r3
    7ba4:	bl	1824 <free@plt>
    7ba8:	mov	r0, r9
    7bac:	mov	r1, r6
    7bb0:	bl	791c <ftello64@plt+0x5ca8>
    7bb4:	subs	r3, r0, #0
    7bb8:	beq	7c48 <ftello64@plt+0x5fd4>
    7bbc:	ldrb	r2, [r3]
    7bc0:	cmp	r2, #47	; 0x2f
    7bc4:	bne	7c2c <ftello64@plt+0x5fb8>
    7bc8:	cmn	r3, #1
    7bcc:	beq	7c2c <ftello64@plt+0x5fb8>
    7bd0:	mov	r0, r3
    7bd4:	bl	1a70 <__strdup@plt>
    7bd8:	mov	fp, r0
    7bdc:	mov	r0, r9
    7be0:	bl	1824 <free@plt>
    7be4:	cmp	fp, #0
    7be8:	beq	7c24 <ftello64@plt+0x5fb0>
    7bec:	add	r3, r7, #1
    7bf0:	str	fp, [r8, r7, lsl #2]
    7bf4:	mov	r0, r4
    7bf8:	mov	r7, r3
    7bfc:	bl	1824 <free@plt>
    7c00:	cmp	r5, #0
    7c04:	bne	7b40 <ftello64@plt+0x5ecc>
    7c08:	cmp	sl, #0
    7c0c:	mov	r3, #0
    7c10:	str	r3, [r8, r7, lsl #2]
    7c14:	moveq	r0, r8
    7c18:	movne	r0, #0
    7c1c:	add	sp, sp, #12
    7c20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7c24:	mov	sl, #1
    7c28:	b	7b30 <ftello64@plt+0x5ebc>
    7c2c:	mov	r2, #47	; 0x2f
    7c30:	sub	r3, r3, #1
    7c34:	strb	r2, [r3]
    7c38:	b	7bd0 <ftello64@plt+0x5f5c>
    7c3c:	mov	r0, r8
    7c40:	add	sp, sp, #12
    7c44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7c48:	mov	r0, r9
    7c4c:	str	r3, [sp]
    7c50:	bl	1824 <free@plt>
    7c54:	ldr	r3, [sp]
    7c58:	mov	fp, r4
    7c5c:	mov	r4, r3
    7c60:	b	7bec <ftello64@plt+0x5f78>
    7c64:	ldr	r1, [sp, #4]
    7c68:	ldr	r2, [r1]
    7c6c:	cmp	r2, #2
    7c70:	bne	7c88 <ftello64@plt+0x6014>
    7c74:	mov	r0, r3
    7c78:	mov	fp, r4
    7c7c:	bl	1824 <free@plt>
    7c80:	mov	r4, r9
    7c84:	b	7bec <ftello64@plt+0x5f78>
    7c88:	mov	r0, r3
    7c8c:	bl	1824 <free@plt>
    7c90:	ldr	r1, [sp, #4]
    7c94:	ldr	r3, [r1]
    7c98:	cmp	r3, #12
    7c9c:	cmpne	r3, #0
    7ca0:	moveq	sl, #1
    7ca4:	b	7b30 <ftello64@plt+0x5ebc>
    7ca8:	mov	r5, r0
    7cac:	mov	r0, r4
    7cb0:	bl	1824 <free@plt>
    7cb4:	mov	r0, r5
    7cb8:	bl	1bfc <_Unwind_Resume@plt>
    7cbc:	bl	1a58 <__errno_location@plt>
    7cc0:	str	r0, [sp, #4]
    7cc4:	str	r6, [r0]
    7cc8:	mov	r0, r4
    7ccc:	bl	1b84 <canonicalize_file_name@plt>
    7cd0:	subs	fp, r0, #0
    7cd4:	beq	7ce8 <ftello64@plt+0x6074>
    7cd8:	mov	r0, r4
    7cdc:	mov	r4, r6
    7ce0:	bl	1824 <free@plt>
    7ce4:	b	7bec <ftello64@plt+0x5f78>
    7ce8:	ldr	r2, [sp, #4]
    7cec:	ldr	r3, [r2]
    7cf0:	cmp	r3, #2
    7cf4:	movne	r3, r4
    7cf8:	movne	r4, r6
    7cfc:	bne	7c88 <ftello64@plt+0x6014>
    7d00:	mov	fp, r4
    7d04:	mov	r4, r6
    7d08:	b	7bec <ftello64@plt+0x5f78>
    7d0c:	push	{r4, lr}
    7d10:	subs	r4, r0, #0
    7d14:	beq	7d40 <ftello64@plt+0x60cc>
    7d18:	ldr	r3, [r4]
    7d1c:	cmp	r3, #0
    7d20:	beq	7d40 <ftello64@plt+0x60cc>
    7d24:	bl	7af4 <ftello64@plt+0x5e80>
    7d28:	cmp	r0, #0
    7d2c:	beq	7d3c <ftello64@plt+0x60c8>
    7d30:	mov	r0, r4
    7d34:	pop	{r4, lr}
    7d38:	b	a9a0 <ftello64@plt+0x8d2c>
    7d3c:	pop	{r4, pc}
    7d40:	mov	r0, r4
    7d44:	pop	{r4, pc}
    7d48:	cmp	r0, #0
    7d4c:	push	{r4, r5, r6, lr}
    7d50:	beq	7dd8 <ftello64@plt+0x6164>
    7d54:	ldr	r6, [r0]
    7d58:	ldr	r0, [r0, #4]
    7d5c:	cmn	r6, #1
    7d60:	beq	7dcc <ftello64@plt+0x6158>
    7d64:	mov	r2, #1000	; 0x3e8
    7d68:	mov	r3, #0
    7d6c:	asr	r1, r0, #31
    7d70:	bl	e354 <ftello64@plt+0xc6e0>
    7d74:	mov	r3, #0
    7d78:	movw	r2, #16960	; 0x4240
    7d7c:	movt	r2, #15
    7d80:	mov	r4, r0
    7d84:	mov	r5, r1
    7d88:	mvn	r0, r0
    7d8c:	mvn	r1, r1
    7d90:	bl	e354 <ftello64@plt+0xc6e0>
    7d94:	asr	r3, r6, #31
    7d98:	mov	r2, r6
    7d9c:	cmp	r3, r1
    7da0:	cmpeq	r2, r0
    7da4:	bls	7db4 <ftello64@plt+0x6140>
    7da8:	mvn	r0, #0
    7dac:	mvn	r1, #0
    7db0:	pop	{r4, r5, r6, pc}
    7db4:	movw	r3, #16960	; 0x4240
    7db8:	movt	r3, #15
    7dbc:	mov	r0, r4
    7dc0:	mov	r1, r5
    7dc4:	smlal	r0, r1, r3, r6
    7dc8:	pop	{r4, r5, r6, pc}
    7dcc:	cmn	r0, #1
    7dd0:	bne	7d64 <ftello64@plt+0x60f0>
    7dd4:	b	7da8 <ftello64@plt+0x6134>
    7dd8:	ldr	r0, [pc, #24]	; 7df8 <ftello64@plt+0x6184>
    7ddc:	mov	r2, #92	; 0x5c
    7de0:	ldr	r1, [pc, #20]	; 7dfc <ftello64@plt+0x6188>
    7de4:	ldr	r3, [pc, #20]	; 7e00 <ftello64@plt+0x618c>
    7de8:	add	r0, pc, r0
    7dec:	add	r1, pc, r1
    7df0:	add	r3, pc, r3
    7df4:	bl	b2b4 <ftello64@plt+0x9640>
    7df8:	andeq	r9, r0, r0, ror #11
    7dfc:	andeq	r9, r0, r4, lsl #11
    7e00:	andeq	r9, r0, ip, lsr r5
    7e04:	ldr	r3, [pc, #112]	; 7e7c <ftello64@plt+0x6208>
    7e08:	ldr	r2, [pc, #112]	; 7e80 <ftello64@plt+0x620c>
    7e0c:	add	r3, pc, r3
    7e10:	push	{r4, r5, lr}
    7e14:	sub	sp, sp, #20
    7e18:	ldr	r4, [r3, r2]
    7e1c:	add	r5, sp, #4
    7e20:	mov	r1, r5
    7e24:	ldr	r3, [r4]
    7e28:	str	r3, [sp, #12]
    7e2c:	bl	1bc0 <clock_gettime@plt>
    7e30:	cmp	r0, #0
    7e34:	bne	7e5c <ftello64@plt+0x61e8>
    7e38:	mov	r0, r5
    7e3c:	bl	7d48 <ftello64@plt+0x60d4>
    7e40:	ldr	r2, [sp, #12]
    7e44:	ldr	r3, [r4]
    7e48:	cmp	r2, r3
    7e4c:	bne	7e58 <ftello64@plt+0x61e4>
    7e50:	add	sp, sp, #20
    7e54:	pop	{r4, r5, pc}
    7e58:	bl	189c <__stack_chk_fail@plt>
    7e5c:	ldr	r0, [pc, #32]	; 7e84 <ftello64@plt+0x6210>
    7e60:	mov	r2, #34	; 0x22
    7e64:	ldr	r1, [pc, #28]	; 7e88 <ftello64@plt+0x6214>
    7e68:	ldr	r3, [pc, #28]	; 7e8c <ftello64@plt+0x6218>
    7e6c:	add	r0, pc, r0
    7e70:	add	r1, pc, r1
    7e74:	add	r3, pc, r3
    7e78:	bl	b2b4 <ftello64@plt+0x9640>
    7e7c:	strdeq	fp, [r1], -r0
    7e80:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7e84:	andeq	r9, r0, r0, ror #10
    7e88:	andeq	r9, r0, r0, lsl #10
    7e8c:	strdeq	r9, [r0], -r8
    7e90:	push	{r4, r5, r6, lr}
    7e94:	subs	r6, r0, #0
    7e98:	mov	r4, r2
    7e9c:	mov	r5, r3
    7ea0:	beq	7f0c <ftello64@plt+0x6298>
    7ea4:	mvn	r3, #0
    7ea8:	mvn	r2, #0
    7eac:	cmp	r5, r3
    7eb0:	cmpeq	r4, r2
    7eb4:	mvneq	r3, #0
    7eb8:	streq	r3, [r6]
    7ebc:	streq	r3, [r6, #4]
    7ec0:	beq	7f04 <ftello64@plt+0x6290>
    7ec4:	mov	r3, #0
    7ec8:	mov	r0, r4
    7ecc:	mov	r1, r5
    7ed0:	movw	r2, #16960	; 0x4240
    7ed4:	movt	r2, #15
    7ed8:	bl	e354 <ftello64@plt+0xc6e0>
    7edc:	movw	r2, #16960	; 0x4240
    7ee0:	mov	r3, #0
    7ee4:	movt	r2, #15
    7ee8:	mov	r1, r5
    7eec:	str	r0, [r6]
    7ef0:	mov	r0, r4
    7ef4:	bl	e354 <ftello64@plt+0xc6e0>
    7ef8:	mov	r3, #1000	; 0x3e8
    7efc:	mul	r2, r3, r2
    7f00:	str	r2, [r6, #4]
    7f04:	mov	r0, r6
    7f08:	pop	{r4, r5, r6, pc}
    7f0c:	ldr	r0, [pc, #24]	; 7f2c <ftello64@plt+0x62b8>
    7f10:	mov	r2, #107	; 0x6b
    7f14:	ldr	r1, [pc, #20]	; 7f30 <ftello64@plt+0x62bc>
    7f18:	ldr	r3, [pc, #20]	; 7f34 <ftello64@plt+0x62c0>
    7f1c:	add	r0, pc, r0
    7f20:	add	r1, pc, r1
    7f24:	add	r3, pc, r3
    7f28:	bl	b2b4 <ftello64@plt+0x9640>
    7f2c:	andeq	r9, r0, ip, lsr #9
    7f30:	andeq	r9, r0, r0, asr r4
    7f34:	andeq	r9, r0, r8, lsr r4
    7f38:	push	{r4, r5, r6, lr}
    7f3c:	subs	r6, r0, #0
    7f40:	mov	r4, r2
    7f44:	mov	r5, r3
    7f48:	beq	7fac <ftello64@plt+0x6338>
    7f4c:	mvn	r3, #0
    7f50:	mvn	r2, #0
    7f54:	cmp	r5, r3
    7f58:	cmpeq	r4, r2
    7f5c:	mvneq	r3, #0
    7f60:	streq	r3, [r6]
    7f64:	streq	r3, [r6, #4]
    7f68:	beq	7fa4 <ftello64@plt+0x6330>
    7f6c:	mov	r3, #0
    7f70:	mov	r0, r4
    7f74:	mov	r1, r5
    7f78:	movw	r2, #16960	; 0x4240
    7f7c:	movt	r2, #15
    7f80:	bl	e354 <ftello64@plt+0xc6e0>
    7f84:	movw	r2, #16960	; 0x4240
    7f88:	mov	r3, #0
    7f8c:	movt	r2, #15
    7f90:	mov	r1, r5
    7f94:	str	r0, [r6]
    7f98:	mov	r0, r4
    7f9c:	bl	e354 <ftello64@plt+0xc6e0>
    7fa0:	str	r2, [r6, #4]
    7fa4:	mov	r0, r6
    7fa8:	pop	{r4, r5, r6, pc}
    7fac:	ldr	r0, [pc, #24]	; 7fcc <ftello64@plt+0x6358>
    7fb0:	mov	r2, #137	; 0x89
    7fb4:	ldr	r1, [pc, #20]	; 7fd0 <ftello64@plt+0x635c>
    7fb8:	ldr	r3, [pc, #20]	; 7fd4 <ftello64@plt+0x6360>
    7fbc:	add	r0, pc, r0
    7fc0:	add	r1, pc, r1
    7fc4:	add	r3, pc, r3
    7fc8:	bl	b2b4 <ftello64@plt+0x9640>
    7fcc:	andeq	r9, r0, r4, lsr r4
    7fd0:			; <UNDEFINED> instruction: 0x000093b0
    7fd4:	andeq	r9, r0, r8, ror r3
    7fd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7fdc:	subs	ip, r0, #0
    7fe0:	sub	sp, sp, #84	; 0x54
    7fe4:	mov	r6, r1
    7fe8:	mov	sl, r2
    7fec:	mov	fp, r3
    7ff0:	str	ip, [sp, #44]	; 0x2c
    7ff4:	beq	82e4 <ftello64@plt+0x6670>
    7ff8:	cmp	r1, #0
    7ffc:	beq	8304 <ftello64@plt+0x6690>
    8000:	mvn	r2, #0
    8004:	mvn	r3, #0
    8008:	sub	r4, r1, #1
    800c:	cmp	fp, r3
    8010:	cmpeq	sl, r2
    8014:	ldr	r1, [pc, #776]	; 8324 <ftello64@plt+0x66b0>
    8018:	add	r1, pc, r1
    801c:	beq	82c4 <ftello64@plt+0x6650>
    8020:	orrs	r1, sl, fp
    8024:	beq	82b8 <ftello64@plt+0x6644>
    8028:	ldr	ip, [pc, #760]	; 8328 <ftello64@plt+0x66b4>
    802c:	mov	r2, #0
    8030:	ldr	r3, [pc, #756]	; 832c <ftello64@plt+0x66b8>
    8034:	mov	r9, r6
    8038:	add	ip, pc, ip
    803c:	str	ip, [sp, #60]	; 0x3c
    8040:	ldr	ip, [pc, #744]	; 8330 <ftello64@plt+0x66bc>
    8044:	add	r3, pc, r3
    8048:	ldr	r7, [sp, #44]	; 0x2c
    804c:	add	r8, r3, #8
    8050:	add	ip, pc, ip
    8054:	str	ip, [sp, #64]	; 0x40
    8058:	ldr	ip, [pc, #724]	; 8334 <ftello64@plt+0x66c0>
    805c:	add	r3, r3, #136	; 0x88
    8060:	str	r7, [sp, #40]	; 0x28
    8064:	add	ip, pc, ip
    8068:	str	ip, [sp, #68]	; 0x44
    806c:	ldr	ip, [pc, #708]	; 8338 <ftello64@plt+0x66c4>
    8070:	str	r3, [sp, #56]	; 0x38
    8074:	add	ip, pc, ip
    8078:	str	ip, [sp, #72]	; 0x48
    807c:	ldr	ip, [pc, #696]	; 833c <ftello64@plt+0x66c8>
    8080:	add	ip, pc, ip
    8084:	str	ip, [sp, #76]	; 0x4c
    8088:	ldrd	r4, [r8]
    808c:	cmp	r5, fp
    8090:	cmpeq	r4, sl
    8094:	bhi	8218 <ftello64@plt+0x65a4>
    8098:	cmp	r9, #1
    809c:	bls	824c <ftello64@plt+0x65d8>
    80a0:	mov	r2, r4
    80a4:	mov	r3, r5
    80a8:	mov	r0, sl
    80ac:	mov	r1, fp
    80b0:	bl	e354 <ftello64@plt+0xc6e0>
    80b4:	mov	r2, r4
    80b8:	mov	r3, r5
    80bc:	strd	r0, [sp, #48]	; 0x30
    80c0:	mov	r0, sl
    80c4:	mov	r1, fp
    80c8:	bl	e354 <ftello64@plt+0xc6e0>
    80cc:	movw	r0, #34559	; 0x86ff
    80d0:	movt	r0, #915	; 0x393
    80d4:	orrs	r1, r3, r2
    80d8:	mov	r6, r3
    80dc:	mov	r1, #0
    80e0:	mov	r7, r2
    80e4:	moveq	r3, #0
    80e8:	movne	r3, #1
    80ec:	cmp	fp, r1
    80f0:	cmpeq	sl, r0
    80f4:	movhi	r3, #0
    80f8:	andls	r3, r3, #1
    80fc:	cmp	r3, #0
    8100:	beq	8264 <ftello64@plt+0x65f0>
    8104:	cmp	r5, #0
    8108:	cmpeq	r4, #1
    810c:	mov	sl, #0
    8110:	bls	8138 <ftello64@plt+0x64c4>
    8114:	mov	r0, r4
    8118:	mov	r1, r5
    811c:	mov	r2, #10
    8120:	mov	r3, #0
    8124:	bl	e354 <ftello64@plt+0xc6e0>
    8128:	add	sl, sl, #1
    812c:	cmp	r1, #0
    8130:	cmpeq	r0, #1
    8134:	bhi	811c <ftello64@plt+0x64a8>
    8138:	ldrd	r2, [sp, #120]	; 0x78
    813c:	cmp	r3, #0
    8140:	cmpeq	r2, #1
    8144:	bls	8198 <ftello64@plt+0x6524>
    8148:	mov	r4, r2
    814c:	mov	r5, r3
    8150:	mov	r0, r7
    8154:	mov	r1, r6
    8158:	mov	r2, #10
    815c:	mov	r3, #0
    8160:	bl	e354 <ftello64@plt+0xc6e0>
    8164:	mov	r2, #10
    8168:	mov	r3, #0
    816c:	sub	sl, sl, #1
    8170:	mov	r7, r0
    8174:	mov	r6, r1
    8178:	mov	r0, r4
    817c:	mov	r1, r5
    8180:	bl	e354 <ftello64@plt+0xc6e0>
    8184:	mov	r4, r0
    8188:	mov	r5, r1
    818c:	cmp	r5, #0
    8190:	cmpeq	r4, #1
    8194:	bhi	8150 <ftello64@plt+0x64dc>
    8198:	cmp	sl, #0
    819c:	ble	8264 <ftello64@plt+0x65f0>
    81a0:	ldr	ip, [sp, #40]	; 0x28
    81a4:	mov	r1, r9
    81a8:	ldr	r0, [sp, #44]	; 0x2c
    81ac:	mov	fp, #0
    81b0:	ldr	r3, [pc, #392]	; 8340 <ftello64@plt+0x66cc>
    81b4:	cmp	ip, r0
    81b8:	ldr	ip, [sp, #72]	; 0x48
    81bc:	add	r3, pc, r3
    81c0:	str	sl, [sp, #16]
    81c4:	ldrls	r3, [sp, #76]	; 0x4c
    81c8:	mov	sl, #0
    81cc:	str	ip, [sp]
    81d0:	str	r7, [sp, #24]
    81d4:	str	r3, [sp, #4]
    81d8:	ldrd	r2, [sp, #48]	; 0x30
    81dc:	str	r6, [sp, #28]
    81e0:	ldr	r0, [sp, #40]	; 0x28
    81e4:	strd	r2, [sp, #8]
    81e8:	mov	r2, #1
    81ec:	ldr	ip, [r8, #-8]
    81f0:	mvn	r3, #0
    81f4:	str	ip, [sp, #32]
    81f8:	bl	1c5c <__snprintf_chk@plt>
    81fc:	cmp	r0, r9
    8200:	movcs	r0, r9
    8204:	ldr	ip, [sp, #40]	; 0x28
    8208:	rsb	r9, r0, r9
    820c:	mov	r2, #1
    8210:	add	ip, ip, r0
    8214:	str	ip, [sp, #40]	; 0x28
    8218:	ldr	ip, [sp, #56]	; 0x38
    821c:	cmp	r8, ip
    8220:	beq	824c <ftello64@plt+0x65d8>
    8224:	orrs	r0, sl, fp
    8228:	beq	824c <ftello64@plt+0x65d8>
    822c:	ldrd	r0, [sp, #120]	; 0x78
    8230:	add	r8, r8, #16
    8234:	cmp	fp, r1
    8238:	cmpeq	sl, r0
    823c:	movcs	r3, #0
    8240:	andcc	r3, r2, #1
    8244:	cmp	r3, #0
    8248:	beq	8088 <ftello64@plt+0x6414>
    824c:	ldr	r7, [sp, #40]	; 0x28
    8250:	mov	r3, #0
    8254:	ldr	r0, [sp, #44]	; 0x2c
    8258:	strb	r3, [r7]
    825c:	add	sp, sp, #84	; 0x54
    8260:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8264:	ldr	ip, [sp, #40]	; 0x28
    8268:	mov	r2, #1
    826c:	ldr	r0, [sp, #44]	; 0x2c
    8270:	mov	sl, r7
    8274:	ldr	r3, [sp, #68]	; 0x44
    8278:	mov	fp, r6
    827c:	cmp	ip, r0
    8280:	ldr	ip, [sp, #64]	; 0x40
    8284:	ldrd	r0, [sp, #48]	; 0x30
    8288:	str	ip, [sp]
    828c:	ldr	ip, [sp, #60]	; 0x3c
    8290:	strd	r0, [sp, #8]
    8294:	mov	r1, r9
    8298:	ldr	r0, [sp, #40]	; 0x28
    829c:	movls	r3, ip
    82a0:	str	r3, [sp, #4]
    82a4:	ldr	ip, [r8, #-8]
    82a8:	mvn	r3, #0
    82ac:	str	ip, [sp, #16]
    82b0:	bl	1c5c <__snprintf_chk@plt>
    82b4:	b	81fc <ftello64@plt+0x6588>
    82b8:	ldr	r1, [pc, #132]	; 8344 <ftello64@plt+0x66d0>
    82bc:	sub	r4, r6, #1
    82c0:	add	r1, pc, r1
    82c4:	mov	r2, r4
    82c8:	bl	1aa0 <strncpy@plt>
    82cc:	ldr	ip, [sp, #44]	; 0x2c
    82d0:	mov	r3, #0
    82d4:	strb	r3, [ip, r4]
    82d8:	ldr	r0, [sp, #44]	; 0x2c
    82dc:	add	sp, sp, #84	; 0x54
    82e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    82e4:	ldr	r0, [pc, #92]	; 8348 <ftello64@plt+0x66d4>
    82e8:	mov	r2, #296	; 0x128
    82ec:	ldr	r1, [pc, #88]	; 834c <ftello64@plt+0x66d8>
    82f0:	ldr	r3, [pc, #88]	; 8350 <ftello64@plt+0x66dc>
    82f4:	add	r0, pc, r0
    82f8:	add	r1, pc, r1
    82fc:	add	r3, pc, r3
    8300:	bl	b2b4 <ftello64@plt+0x9640>
    8304:	ldr	r0, [pc, #72]	; 8354 <ftello64@plt+0x66e0>
    8308:	movw	r2, #297	; 0x129
    830c:	ldr	r1, [pc, #68]	; 8358 <ftello64@plt+0x66e4>
    8310:	ldr	r3, [pc, #68]	; 835c <ftello64@plt+0x66e8>
    8314:	add	r0, pc, r0
    8318:	add	r1, pc, r1
    831c:	add	r3, pc, r3
    8320:	bl	b2b4 <ftello64@plt+0x9640>
    8324:	andeq	r9, r0, r4, lsr #9
    8328:	andeq	r7, r0, r4, lsl #5
    832c:	muleq	r1, ip, fp
    8330:	andeq	r9, r0, r8, lsl #9
    8334:	andeq	r9, r0, r0, lsl #28
    8338:	andeq	r9, r0, r4, asr r4
    833c:	andeq	r7, r0, ip, lsr r2
    8340:	andeq	r9, r0, r8, lsr #25
    8344:	ldrdeq	r7, [r0], -ip
    8348:	andeq	r7, r0, ip, lsr #21
    834c:	andeq	r9, r0, r8, ror r0
    8350:	andeq	r9, r0, r0, asr r0
    8354:	andeq	r9, r0, r4, ror r0
    8358:	andeq	r9, r0, r8, asr r0
    835c:	andeq	r9, r0, r0, lsr r0
    8360:	cmp	r0, r1
    8364:	bcc	8374 <ftello64@plt+0x6700>
    8368:	movls	r0, #0
    836c:	movhi	r0, #1
    8370:	bx	lr
    8374:	mvn	r0, #0
    8378:	bx	lr
    837c:	push	{r4, lr}
    8380:	mov	r4, r0
    8384:	ldrb	r2, [r0, #39]	; 0x27
    8388:	ldr	r3, [r0]
    838c:	tst	r2, #4
    8390:	addne	r2, r0, #8
    8394:	ldr	r3, [r3]
    8398:	ldreq	r2, [pc, #64]	; 83e0 <ftello64@plt+0x676c>
    839c:	addeq	r2, pc, r2
    83a0:	mov	r0, r1
    83a4:	mov	r1, r2
    83a8:	blx	r3
    83ac:	ldrb	r3, [r4, #39]	; 0x27
    83b0:	tst	r3, #4
    83b4:	bne	83d8 <ftello64@plt+0x6764>
    83b8:	ldr	r2, [pc, #36]	; 83e4 <ftello64@plt+0x6770>
    83bc:	and	r3, r3, #3
    83c0:	add	r2, pc, r2
    83c4:	add	r3, r2, r3, lsl #4
    83c8:	ldr	r1, [r3, #12]
    83cc:	bl	df34 <ftello64@plt+0xc2c0>
    83d0:	mov	r0, r1
    83d4:	pop	{r4, pc}
    83d8:	ldr	r1, [r4, #28]
    83dc:	b	83cc <ftello64@plt+0x6758>
    83e0:			; <UNDEFINED> instruction: 0x0001bcb8
    83e4:	ldrdeq	fp, [r1], -ip
    83e8:	push	{r4, r5, r6}
    83ec:	ldrb	r3, [r0, #39]	; 0x27
    83f0:	ubfx	r2, r3, #2, #1
    83f4:	and	r3, r3, #3
    83f8:	cmp	r2, #0
    83fc:	beq	8460 <ftello64@plt+0x67ec>
    8400:	ldr	ip, [pc, #132]	; 848c <ftello64@plt+0x6818>
    8404:	lsl	r3, r3, #4
    8408:	ldr	r5, [r0, #4]
    840c:	add	ip, pc, ip
    8410:	ldr	r6, [r0, #28]
    8414:	add	ip, ip, r3
    8418:	ldr	ip, [ip, #4]
    841c:	ldr	r4, [pc, #108]	; 8490 <ftello64@plt+0x681c>
    8420:	mla	ip, r6, ip, r5
    8424:	add	r4, pc, r4
    8428:	add	r4, r4, r3
    842c:	b	8440 <ftello64@plt+0x67cc>
    8430:	ldrb	r3, [ip, r1]
    8434:	cmp	r3, #255	; 0xff
    8438:	bne	8480 <ftello64@plt+0x680c>
    843c:	add	r1, r1, #1
    8440:	cmp	r2, #0
    8444:	ldrne	r3, [r0, #28]
    8448:	ldreq	r3, [r4, #12]
    844c:	cmp	r1, r3
    8450:	bcc	8430 <ftello64@plt+0x67bc>
    8454:	mvn	r0, #0
    8458:	pop	{r4, r5, r6}
    845c:	bx	lr
    8460:	ldr	r4, [pc, #44]	; 8494 <ftello64@plt+0x6820>
    8464:	lsl	r3, r3, #4
    8468:	add	r5, r0, #4
    846c:	add	r4, pc, r4
    8470:	add	r4, r4, r3
    8474:	ldr	ip, [r4, #4]
    8478:	ldr	r6, [r4, #12]
    847c:	b	841c <ftello64@plt+0x67a8>
    8480:	mov	r0, r1
    8484:	pop	{r4, r5, r6}
    8488:	bx	lr
    848c:	muleq	r1, r0, r8
    8490:	andeq	fp, r1, r8, ror r8
    8494:	andeq	fp, r1, r0, lsr r8
    8498:	ldr	r2, [pc, #88]	; 84f8 <ftello64@plt+0x6884>
    849c:	ldr	r3, [pc, #88]	; 84fc <ftello64@plt+0x6888>
    84a0:	add	r2, pc, r2
    84a4:	push	{r4, r5, r6, lr}
    84a8:	sub	sp, sp, #16
    84ac:	ldr	r4, [r2, r3]
    84b0:	mov	r5, r1
    84b4:	mov	r6, r0
    84b8:	ldr	r3, [r4]
    84bc:	str	r3, [sp, #12]
    84c0:	bl	1a04 <strlen@plt>
    84c4:	mov	r3, r5
    84c8:	mov	r1, r6
    84cc:	mov	r2, r0
    84d0:	mov	r0, sp
    84d4:	bl	9c8c <ftello64@plt+0x8018>
    84d8:	ldr	r2, [sp, #12]
    84dc:	ldr	r3, [r4]
    84e0:	ldr	r0, [sp]
    84e4:	cmp	r2, r3
    84e8:	bne	84f4 <ftello64@plt+0x6880>
    84ec:	add	sp, sp, #16
    84f0:	pop	{r4, r5, r6, pc}
    84f4:	bl	189c <__stack_chk_fail@plt>
    84f8:	andeq	fp, r1, ip, asr r9
    84fc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8500:	ldr	ip, [pc, #80]	; 8558 <ftello64@plt+0x68e4>
    8504:	mov	r3, r1
    8508:	push	{r4, lr}
    850c:	add	ip, pc, ip
    8510:	ldr	lr, [pc, #68]	; 855c <ftello64@plt+0x68e8>
    8514:	sub	sp, sp, #24
    8518:	mov	r2, #4
    851c:	add	r1, sp, #4
    8520:	str	r0, [sp, #4]
    8524:	add	r0, sp, #8
    8528:	ldr	r4, [ip, lr]
    852c:	ldr	ip, [r4]
    8530:	str	ip, [sp, #20]
    8534:	bl	9c8c <ftello64@plt+0x8018>
    8538:	ldr	r2, [sp, #20]
    853c:	ldr	r3, [r4]
    8540:	ldr	r0, [sp, #8]
    8544:	cmp	r2, r3
    8548:	bne	8554 <ftello64@plt+0x68e0>
    854c:	add	sp, sp, #24
    8550:	pop	{r4, pc}
    8554:	bl	189c <__stack_chk_fail@plt>
    8558:	strdeq	fp, [r1], -r0
    855c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8560:	b	17ac <strcmp@plt>
    8564:	push	{r4, r5, r6, r7, r8, lr}
    8568:	subs	r6, r0, #0
    856c:	mov	r5, r1
    8570:	beq	8684 <ftello64@plt+0x6a10>
    8574:	ldrb	r3, [r6, #39]	; 0x27
    8578:	and	r2, r3, #3
    857c:	cmp	r2, #1
    8580:	beq	8694 <ftello64@plt+0x6a20>
    8584:	cmp	r1, #0
    8588:	beq	87bc <ftello64@plt+0x6b48>
    858c:	ldr	r4, [r1]
    8590:	cmn	r4, #1
    8594:	beq	8684 <ftello64@plt+0x6a10>
    8598:	cmn	r4, #2
    859c:	beq	8664 <ftello64@plt+0x69f0>
    85a0:	cmp	r4, #0
    85a4:	beq	87dc <ftello64@plt+0x6b68>
    85a8:	tst	r3, #4
    85ac:	ldr	r3, [pc, #648]	; 883c <ftello64@plt+0x6bc8>
    85b0:	addeq	r0, r6, #4
    85b4:	ldr	r1, [r1, #4]
    85b8:	add	r3, pc, r3
    85bc:	ldrne	r0, [r6, #4]
    85c0:	add	r2, r3, r2, lsl #4
    85c4:	ldr	r3, [r2, #4]
    85c8:	mul	r3, r3, r4
    85cc:	ldr	r3, [r0, r3]
    85d0:	cmp	r3, r1
    85d4:	beq	8614 <ftello64@plt+0x69a0>
    85d8:	sub	r4, r4, #1
    85dc:	str	r4, [r5]
    85e0:	ldrb	r3, [r6, #39]	; 0x27
    85e4:	ldr	r2, [pc, #596]	; 8840 <ftello64@plt+0x6bcc>
    85e8:	tst	r3, #4
    85ec:	and	r3, r3, #3
    85f0:	add	r2, pc, r2
    85f4:	addeq	r0, r6, #4
    85f8:	add	r3, r2, r3, lsl #4
    85fc:	ldrne	r0, [r6, #4]
    8600:	ldr	r3, [r3, #4]
    8604:	mul	r3, r3, r4
    8608:	ldr	r3, [r0, r3]
    860c:	cmp	r1, r3
    8610:	bne	877c <ftello64@plt+0x6b08>
    8614:	mov	r0, r6
    8618:	add	r1, r4, #1
    861c:	bl	83e8 <ftello64@plt+0x6774>
    8620:	cmn	r0, #1
    8624:	str	r0, [r5]
    8628:	beq	868c <ftello64@plt+0x6a18>
    862c:	ldrb	r3, [r6, #39]	; 0x27
    8630:	ldr	r2, [pc, #524]	; 8844 <ftello64@plt+0x6bd0>
    8634:	tst	r3, #4
    8638:	and	r3, r3, #3
    863c:	add	r2, pc, r2
    8640:	addeq	r6, r6, #4
    8644:	add	r3, r2, r3, lsl #4
    8648:	ldrne	r6, [r6, #4]
    864c:	ldr	r3, [r3, #4]
    8650:	mul	r0, r3, r0
    8654:	ldr	r3, [r6, r0]
    8658:	mov	r0, r4
    865c:	str	r3, [r5, #4]
    8660:	pop	{r4, r5, r6, r7, r8, pc}
    8664:	ubfx	r1, r3, #2, #1
    8668:	cmp	r1, #0
    866c:	bne	8730 <ftello64@plt+0x6abc>
    8670:	bl	83e8 <ftello64@plt+0x6774>
    8674:	mov	r4, r0
    8678:	str	r0, [r5]
    867c:	cmn	r4, #1
    8680:	bne	8614 <ftello64@plt+0x69a0>
    8684:	mvn	r4, #0
    8688:	str	r4, [r5]
    868c:	mov	r0, r4
    8690:	pop	{r4, r5, r6, r7, r8, pc}
    8694:	cmp	r1, #0
    8698:	beq	87fc <ftello64@plt+0x6b88>
    869c:	ldr	r4, [r1]
    86a0:	cmn	r4, #1
    86a4:	beq	8684 <ftello64@plt+0x6a10>
    86a8:	cmn	r4, #2
    86ac:	beq	879c <ftello64@plt+0x6b28>
    86b0:	tst	r3, #4
    86b4:	bne	8748 <ftello64@plt+0x6ad4>
    86b8:	add	r2, r6, #4
    86bc:	ldr	r7, [r1, #4]
    86c0:	add	r3, r2, r4, lsl #4
    86c4:	ldr	r1, [r2, r4, lsl #4]
    86c8:	cmp	r1, r7
    86cc:	addne	r4, r4, #1
    86d0:	movne	r3, r2
    86d4:	andne	r4, r4, #1
    86d8:	beq	86ec <ftello64@plt+0x6a78>
    86dc:	ldr	r2, [r3, r4, lsl #4]
    86e0:	add	r3, r3, r4, lsl #4
    86e4:	cmp	r2, r7
    86e8:	bne	881c <ftello64@plt+0x6ba8>
    86ec:	ldr	r2, [r3, #8]
    86f0:	cmn	r2, #1
    86f4:	str	r2, [r5]
    86f8:	beq	868c <ftello64@plt+0x6a18>
    86fc:	ldrb	r3, [r6, #39]	; 0x27
    8700:	ldr	r1, [pc, #320]	; 8848 <ftello64@plt+0x6bd4>
    8704:	and	r0, r3, #3
    8708:	tst	r3, #4
    870c:	add	r1, pc, r1
    8710:	addeq	r6, r6, #4
    8714:	add	r3, r1, r0, lsl #4
    8718:	ldrne	r6, [r6, #4]
    871c:	ldr	r3, [r3, #4]
    8720:	mul	r2, r3, r2
    8724:	ldr	r3, [r6, r2]
    8728:	str	r3, [r5, #4]
    872c:	b	868c <ftello64@plt+0x6a18>
    8730:	ldr	r1, [r6, #32]
    8734:	bl	83e8 <ftello64@plt+0x6774>
    8738:	str	r0, [r5]
    873c:	str	r0, [r6, #32]
    8740:	ldr	r4, [r5]
    8744:	b	867c <ftello64@plt+0x6a08>
    8748:	ldr	r8, [r6, #4]
    874c:	ldr	r7, [r1, #4]
    8750:	add	r3, r8, r4, lsl #4
    8754:	ldr	r2, [r8, r4, lsl #4]
    8758:	cmp	r2, r7
    875c:	beq	86ec <ftello64@plt+0x6a78>
    8760:	ldr	r1, [r6, #28]
    8764:	add	r0, r4, r1
    8768:	sub	r0, r0, #1
    876c:	bl	df34 <ftello64@plt+0xc2c0>
    8770:	mov	r3, r8
    8774:	mov	r4, r1
    8778:	b	86dc <ftello64@plt+0x6a68>
    877c:	ldr	r0, [pc, #200]	; 884c <ftello64@plt+0x6bd8>
    8780:	movw	r2, #687	; 0x2af
    8784:	ldr	r1, [pc, #196]	; 8850 <ftello64@plt+0x6bdc>
    8788:	ldr	r3, [pc, #196]	; 8854 <ftello64@plt+0x6be0>
    878c:	add	r0, pc, r0
    8790:	add	r1, pc, r1
    8794:	add	r3, pc, r3
    8798:	bl	b2b4 <ftello64@plt+0x9640>
    879c:	ldr	r4, [r6, #40]	; 0x28
    87a0:	cmn	r4, #1
    87a4:	beq	8684 <ftello64@plt+0x6a10>
    87a8:	tst	r3, #4
    87ac:	addeq	r3, r6, #4
    87b0:	ldrne	r3, [r6, #4]
    87b4:	add	r3, r3, r4, lsl #4
    87b8:	b	86ec <ftello64@plt+0x6a78>
    87bc:	ldr	r0, [pc, #148]	; 8858 <ftello64@plt+0x6be4>
    87c0:	movw	r2, #657	; 0x291
    87c4:	ldr	r1, [pc, #144]	; 885c <ftello64@plt+0x6be8>
    87c8:	ldr	r3, [pc, #144]	; 8860 <ftello64@plt+0x6bec>
    87cc:	add	r0, pc, r0
    87d0:	add	r1, pc, r1
    87d4:	add	r3, pc, r3
    87d8:	bl	b2b4 <ftello64@plt+0x9640>
    87dc:	ldr	r0, [pc, #128]	; 8864 <ftello64@plt+0x6bf0>
    87e0:	movw	r2, #675	; 0x2a3
    87e4:	ldr	r1, [pc, #124]	; 8868 <ftello64@plt+0x6bf4>
    87e8:	ldr	r3, [pc, #124]	; 886c <ftello64@plt+0x6bf8>
    87ec:	add	r0, pc, r0
    87f0:	add	r1, pc, r1
    87f4:	add	r3, pc, r3
    87f8:	bl	b2b4 <ftello64@plt+0x9640>
    87fc:	ldr	r0, [pc, #108]	; 8870 <ftello64@plt+0x6bfc>
    8800:	movw	r2, #607	; 0x25f
    8804:	ldr	r1, [pc, #104]	; 8874 <ftello64@plt+0x6c00>
    8808:	ldr	r3, [pc, #104]	; 8878 <ftello64@plt+0x6c04>
    880c:	add	r0, pc, r0
    8810:	add	r1, pc, r1
    8814:	add	r3, pc, r3
    8818:	bl	b2b4 <ftello64@plt+0x9640>
    881c:	ldr	r0, [pc, #88]	; 887c <ftello64@plt+0x6c08>
    8820:	movw	r2, #631	; 0x277
    8824:	ldr	r1, [pc, #84]	; 8880 <ftello64@plt+0x6c0c>
    8828:	ldr	r3, [pc, #84]	; 8884 <ftello64@plt+0x6c10>
    882c:	add	r0, pc, r0
    8830:	add	r1, pc, r1
    8834:	add	r3, pc, r3
    8838:	bl	b2b4 <ftello64@plt+0x9640>
    883c:	andeq	fp, r1, r4, ror #13
    8840:	andeq	fp, r1, ip, lsr #13
    8844:	andeq	fp, r1, r0, ror #12
    8848:	muleq	r1, r0, r5
    884c:	andeq	r9, r0, ip, rrx
    8850:	andeq	r9, r0, r8, lsr #32
    8854:	andeq	r9, r0, r4, lsr r4
    8858:	andeq	r7, r0, ip, ror r0
    885c:	andeq	r8, r0, r8, ror #31
    8860:	strdeq	r9, [r0], -r4
    8864:	andeq	r9, r0, r0
    8868:	andeq	r8, r0, r8, asr #31
    886c:	ldrdeq	r9, [r0], -r4
    8870:	andeq	r7, r0, ip, lsr r0
    8874:	andeq	r8, r0, r8, lsr #31
    8878:	muleq	r0, r0, r3
    887c:	andeq	r8, r0, r4, lsr #31
    8880:	andeq	r8, r0, r8, lsl #31
    8884:	andeq	r9, r0, r0, ror r3
    8888:	push	{r4, r5, r6, lr}
    888c:	mov	r5, r1
    8890:	ldrb	r3, [r0, #39]	; 0x27
    8894:	mov	r4, r0
    8898:	ldr	r6, [pc, #88]	; 88f8 <ftello64@plt+0x6c84>
    889c:	tst	r3, #4
    88a0:	and	r3, r3, #3
    88a4:	add	r6, pc, r6
    88a8:	addeq	r2, r0, #4
    88ac:	add	r3, r6, r3, lsl #4
    88b0:	ldrne	r2, [r0, #4]
    88b4:	ldr	r3, [r3, #4]
    88b8:	mul	r3, r3, r1
    88bc:	ldr	r1, [r2, r3]
    88c0:	bl	837c <ftello64@plt+0x6708>
    88c4:	cmp	r5, r0
    88c8:	bcc	88d4 <ftello64@plt+0x6c60>
    88cc:	rsb	r0, r0, r5
    88d0:	pop	{r4, r5, r6, pc}
    88d4:	ldrb	r3, [r4, #39]	; 0x27
    88d8:	rsb	r0, r0, r5
    88dc:	tst	r3, #4
    88e0:	andeq	r3, r3, #3
    88e4:	ldrne	r3, [r4, #28]
    88e8:	addeq	r6, r6, r3, lsl #4
    88ec:	ldreq	r3, [r6, #12]
    88f0:	add	r0, r0, r3
    88f4:	pop	{r4, r5, r6, pc}
    88f8:	strdeq	fp, [r1], -r8
    88fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    8900:	mov	r6, r0
    8904:	ldrb	r3, [r0, #39]	; 0x27
    8908:	mov	r4, r1
    890c:	mov	r9, r2
    8910:	tst	r3, #4
    8914:	and	r3, r3, #3
    8918:	beq	8a08 <ftello64@plt+0x6d94>
    891c:	ldr	r1, [pc, #312]	; 8a5c <ftello64@plt+0x6de8>
    8920:	ldr	r2, [r0, #28]
    8924:	add	r1, pc, r1
    8928:	add	r3, r1, r3, lsl #4
    892c:	ldr	r1, [r0, #4]
    8930:	ldr	r7, [r3, #4]
    8934:	mov	r3, r2
    8938:	mla	r7, r7, r2, r1
    893c:	cmp	r4, r3
    8940:	bcs	8a3c <ftello64@plt+0x6dc8>
    8944:	ldrb	r3, [r7, r4]
    8948:	cmp	r3, #255	; 0xff
    894c:	beq	8a00 <ftello64@plt+0x6d8c>
    8950:	ldr	sl, [pc, #264]	; 8a60 <ftello64@plt+0x6dec>
    8954:	mov	r5, #0
    8958:	ldr	r8, [pc, #260]	; 8a64 <ftello64@plt+0x6df0>
    895c:	add	sl, pc, sl
    8960:	add	r8, pc, r8
    8964:	b	8984 <ftello64@plt+0x6d10>
    8968:	ldr	r1, [r6, #28]
    896c:	bl	df34 <ftello64@plt+0xc2c0>
    8970:	add	r5, r5, #1
    8974:	ldrb	r3, [r7, r1]
    8978:	mov	r4, r1
    897c:	cmp	r3, #255	; 0xff
    8980:	beq	8a00 <ftello64@plt+0x6d8c>
    8984:	cmp	r3, #252	; 0xfc
    8988:	bhi	8a2c <ftello64@plt+0x6db8>
    898c:	mov	r0, r3
    8990:	cmp	r5, r0
    8994:	bhi	8a00 <ftello64@plt+0x6d8c>
    8998:	beq	89bc <ftello64@plt+0x6d48>
    899c:	ldrb	r3, [r6, #39]	; 0x27
    89a0:	add	r0, r4, #1
    89a4:	tst	r3, #4
    89a8:	bne	8968 <ftello64@plt+0x6cf4>
    89ac:	and	r3, r3, #3
    89b0:	add	r3, r8, r3, lsl #4
    89b4:	ldr	r1, [r3, #12]
    89b8:	b	896c <ftello64@plt+0x6cf8>
    89bc:	ldrb	r3, [r6, #39]	; 0x27
    89c0:	mov	r1, r9
    89c4:	ldr	r2, [r6]
    89c8:	tst	r3, #4
    89cc:	and	r3, r3, #3
    89d0:	addeq	r0, r6, #4
    89d4:	add	r3, sl, r3, lsl #4
    89d8:	ldrne	r0, [r6, #4]
    89dc:	ldr	r2, [r2, #4]
    89e0:	ldr	r3, [r3, #4]
    89e4:	mul	r3, r3, r4
    89e8:	ldr	r0, [r0, r3]
    89ec:	blx	r2
    89f0:	cmp	r0, #0
    89f4:	bne	899c <ftello64@plt+0x6d28>
    89f8:	mov	r0, r4
    89fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    8a00:	mvn	r0, #0
    8a04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    8a08:	ldr	r2, [pc, #88]	; 8a68 <ftello64@plt+0x6df4>
    8a0c:	add	r7, r0, #4
    8a10:	add	r2, pc, r2
    8a14:	add	r3, r2, r3, lsl #4
    8a18:	ldr	r2, [r3, #12]
    8a1c:	ldr	r1, [r3, #4]
    8a20:	mov	r3, r2
    8a24:	mla	r7, r1, r2, r7
    8a28:	b	893c <ftello64@plt+0x6cc8>
    8a2c:	mov	r0, r6
    8a30:	mov	r1, r4
    8a34:	bl	8888 <ftello64@plt+0x6c14>
    8a38:	b	8990 <ftello64@plt+0x6d1c>
    8a3c:	ldr	r0, [pc, #40]	; 8a6c <ftello64@plt+0x6df8>
    8a40:	mov	r2, #1216	; 0x4c0
    8a44:	ldr	r1, [pc, #36]	; 8a70 <ftello64@plt+0x6dfc>
    8a48:	ldr	r3, [pc, #36]	; 8a74 <ftello64@plt+0x6e00>
    8a4c:	add	r0, pc, r0
    8a50:	add	r1, pc, r1
    8a54:	add	r3, pc, r3
    8a58:	bl	b2b4 <ftello64@plt+0x9640>
    8a5c:	andeq	fp, r1, r8, ror r3
    8a60:	andeq	fp, r1, r0, asr #6
    8a64:	andeq	fp, r1, ip, lsr r3
    8a68:	andeq	fp, r1, ip, lsl #5
    8a6c:	andeq	r8, r0, r4, asr #27
    8a70:	andeq	r8, r0, r8, ror #26
    8a74:	ldrdeq	r8, [r0], -r0
    8a78:	push	{r3, lr}
    8a7c:	mov	r2, #544	; 0x220
    8a80:	ldr	r0, [pc, #20]	; 8a9c <ftello64@plt+0x6e28>
    8a84:	ldr	r1, [pc, #20]	; 8aa0 <ftello64@plt+0x6e2c>
    8a88:	ldr	r3, [pc, #20]	; 8aa4 <ftello64@plt+0x6e30>
    8a8c:	add	r0, pc, r0
    8a90:	add	r1, pc, r1
    8a94:	add	r3, pc, r3
    8a98:	bl	b54c <ftello64@plt+0x98d8>
    8a9c:	muleq	r0, r8, sp
    8aa0:	andeq	r8, r0, r8, lsr #26
    8aa4:	andeq	r9, r0, r8, asr r1
    8aa8:	cmn	r2, #5
    8aac:	push	{r3, lr}
    8ab0:	bhi	8ae0 <ftello64@plt+0x6e6c>
    8ab4:	ldrb	r3, [r0, #39]	; 0x27
    8ab8:	ldr	r1, [pc, #84]	; 8b14 <ftello64@plt+0x6ea0>
    8abc:	tst	r3, #4
    8ac0:	and	r3, r3, #3
    8ac4:	add	r1, pc, r1
    8ac8:	addeq	r0, r0, #4
    8acc:	add	r3, r1, r3, lsl #4
    8ad0:	ldrne	r0, [r0, #4]
    8ad4:	ldr	r3, [r3, #4]
    8ad8:	mla	r0, r3, r2, r0
    8adc:	pop	{r3, pc}
    8ae0:	cmn	r2, #3
    8ae4:	bhi	8af4 <ftello64@plt+0x6e80>
    8ae8:	add	r2, r2, #4
    8aec:	add	r0, r1, r2, lsl #4
    8af0:	pop	{r3, pc}
    8af4:	ldr	r0, [pc, #28]	; 8b18 <ftello64@plt+0x6ea4>
    8af8:	mov	r2, #432	; 0x1b0
    8afc:	ldr	r1, [pc, #24]	; 8b1c <ftello64@plt+0x6ea8>
    8b00:	ldr	r3, [pc, #24]	; 8b20 <ftello64@plt+0x6eac>
    8b04:	add	r0, pc, r0
    8b08:	add	r1, pc, r1
    8b0c:	add	r3, pc, r3
    8b10:	bl	b54c <ftello64@plt+0x98d8>
    8b14:	ldrdeq	fp, [r1], -r8
    8b18:	andeq	r8, r0, r8, lsr sp
    8b1c:			; <UNDEFINED> instruction: 0x00008cb0
    8b20:	andeq	r8, r0, r0, ror #24
    8b24:	cmp	r2, r3
    8b28:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    8b2c:	mov	r5, r3
    8b30:	mov	r6, r2
    8b34:	mov	r4, r0
    8b38:	mov	r7, r1
    8b3c:	beq	8be0 <ftello64@plt+0x6f6c>
    8b40:	bl	8aa8 <ftello64@plt+0x6e34>
    8b44:	mov	r1, r7
    8b48:	mov	r2, r5
    8b4c:	mov	r8, r0
    8b50:	mov	r0, r4
    8b54:	bl	8aa8 <ftello64@plt+0x6e34>
    8b58:	ldrb	r2, [r4, #39]	; 0x27
    8b5c:	ldr	r3, [pc, #156]	; 8c00 <ftello64@plt+0x6f8c>
    8b60:	mov	r1, r8
    8b64:	and	r2, r2, #3
    8b68:	add	r3, pc, r3
    8b6c:	add	r3, r3, r2, lsl #4
    8b70:	ldr	r2, [r3, #4]
    8b74:	mov	r9, r0
    8b78:	bl	1854 <memcpy@plt>
    8b7c:	ldrb	r3, [r4, #39]	; 0x27
    8b80:	and	r3, r3, #3
    8b84:	cmp	r3, #1
    8b88:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
    8b8c:	ldr	r2, [r9, #8]
    8b90:	cmn	r2, #1
    8b94:	beq	8ba8 <ftello64@plt+0x6f34>
    8b98:	mov	r0, r4
    8b9c:	mov	r1, r7
    8ba0:	bl	8aa8 <ftello64@plt+0x6e34>
    8ba4:	str	r5, [r0, #12]
    8ba8:	ldr	r2, [r9, #12]
    8bac:	cmn	r2, #1
    8bb0:	beq	8bc4 <ftello64@plt+0x6f50>
    8bb4:	mov	r1, r7
    8bb8:	mov	r0, r4
    8bbc:	bl	8aa8 <ftello64@plt+0x6e34>
    8bc0:	str	r5, [r0, #8]
    8bc4:	ldr	r3, [r4, #40]	; 0x28
    8bc8:	cmp	r3, r6
    8bcc:	ldr	r3, [r4, #44]	; 0x2c
    8bd0:	streq	r5, [r4, #40]	; 0x28
    8bd4:	cmp	r3, r6
    8bd8:	streq	r5, [r4, #44]	; 0x2c
    8bdc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    8be0:	ldr	r0, [pc, #28]	; 8c04 <ftello64@plt+0x6f90>
    8be4:	movw	r2, #493	; 0x1ed
    8be8:	ldr	r1, [pc, #24]	; 8c08 <ftello64@plt+0x6f94>
    8bec:	ldr	r3, [pc, #24]	; 8c0c <ftello64@plt+0x6f98>
    8bf0:	add	r0, pc, r0
    8bf4:	add	r1, pc, r1
    8bf8:	add	r3, pc, r3
    8bfc:	bl	b2b4 <ftello64@plt+0x9640>
    8c00:	andeq	fp, r1, r4, lsr r1
    8c04:	andeq	r8, r0, ip, asr ip
    8c08:	andeq	r8, r0, r4, asr #23
    8c0c:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    8c10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8c14:	mov	r5, r0
    8c18:	ldrb	fp, [r0, #39]	; 0x27
    8c1c:	sub	sp, sp, #20
    8c20:	mov	r4, r1
    8c24:	mov	r8, r2
    8c28:	tst	fp, #4
    8c2c:	beq	8e24 <ftello64@plt+0x71b0>
    8c30:	ldr	r0, [pc, #624]	; 8ea8 <ftello64@plt+0x7234>
    8c34:	and	r1, fp, #3
    8c38:	ldr	r2, [r5, #4]
    8c3c:	add	r0, pc, r0
    8c40:	ldr	r9, [r5, #28]
    8c44:	add	r1, r0, r1, lsl #4
    8c48:	ldr	r1, [r1, #4]
    8c4c:	mla	r9, r9, r1, r2
    8c50:	ldrb	r6, [r9, r4]
    8c54:	add	r2, r6, #2
    8c58:	uxtb	r2, r2
    8c5c:	cmp	r2, #1
    8c60:	bls	8d7c <ftello64@plt+0x7108>
    8c64:	ldr	r0, [pc, #576]	; 8eac <ftello64@plt+0x7238>
    8c68:	mov	ip, #0
    8c6c:	ldr	r1, [pc, #572]	; 8eb0 <ftello64@plt+0x723c>
    8c70:	ldr	sl, [pc, #572]	; 8eb4 <ftello64@plt+0x7240>
    8c74:	add	r0, pc, r0
    8c78:	add	r1, pc, r1
    8c7c:	str	r0, [sp, #8]
    8c80:	str	r1, [sp, #12]
    8c84:	add	sl, pc, sl
    8c88:	b	8d40 <ftello64@plt+0x70cc>
    8c8c:	and	r1, fp, #3
    8c90:	ldr	r0, [sp, #12]
    8c94:	ldr	r2, [r5, #4]
    8c98:	add	r1, r0, r1, lsl #4
    8c9c:	ldr	r3, [r5, #28]
    8ca0:	ldr	r1, [r1, #4]
    8ca4:	mla	r3, r3, r1, r2
    8ca8:	cmn	ip, #1
    8cac:	moveq	ip, #255	; 0xff
    8cb0:	add	r3, r3, r4
    8cb4:	beq	8cc4 <ftello64@plt+0x7050>
    8cb8:	cmp	ip, #253	; 0xfd
    8cbc:	movcs	ip, #253	; 0xfd
    8cc0:	uxtb	ip, ip
    8cc4:	strb	ip, [r3]
    8cc8:	mov	r0, r5
    8ccc:	mov	r1, r8
    8cd0:	mov	r2, r4
    8cd4:	mvn	r3, #2
    8cd8:	bl	8b24 <ftello64@plt+0x6eb0>
    8cdc:	mov	r0, r5
    8ce0:	mov	r1, r8
    8ce4:	mvn	r2, #3
    8ce8:	mov	r3, r4
    8cec:	bl	8b24 <ftello64@plt+0x6eb0>
    8cf0:	mov	r0, r5
    8cf4:	mov	r1, r8
    8cf8:	mvn	r2, #2
    8cfc:	mvn	r3, #3
    8d00:	bl	8b24 <ftello64@plt+0x6eb0>
    8d04:	ldrb	fp, [r5, #39]	; 0x27
    8d08:	tst	fp, #4
    8d0c:	add	r0, r4, #1
    8d10:	andeq	r2, fp, #3
    8d14:	ldrne	r1, [r5, #28]
    8d18:	addeq	r2, sl, r2, lsl #4
    8d1c:	ldreq	r1, [r2, #12]
    8d20:	bl	df34 <ftello64@plt+0xc2c0>
    8d24:	add	ip, r7, #1
    8d28:	ldrb	r6, [r9, r1]
    8d2c:	mov	r4, r1
    8d30:	add	r2, r6, #2
    8d34:	uxtb	r2, r2
    8d38:	cmp	r2, #1
    8d3c:	bls	8d80 <ftello64@plt+0x710c>
    8d40:	cmp	r6, #253	; 0xfd
    8d44:	beq	8e88 <ftello64@plt+0x7214>
    8d48:	mov	r7, r6
    8d4c:	cmp	r7, ip
    8d50:	movcs	r7, ip
    8d54:	bcs	8d08 <ftello64@plt+0x7094>
    8d58:	tst	fp, #4
    8d5c:	bne	8c8c <ftello64@plt+0x7018>
    8d60:	ldr	r1, [sp, #8]
    8d64:	and	r3, fp, #3
    8d68:	add	r2, r5, #4
    8d6c:	add	r3, r1, r3, lsl #4
    8d70:	ldr	r1, [r3, #4]
    8d74:	ldr	r3, [r3, #12]
    8d78:	b	8ca4 <ftello64@plt+0x7030>
    8d7c:	mov	ip, #0
    8d80:	cmp	r6, #254	; 0xfe
    8d84:	beq	8e44 <ftello64@plt+0x71d0>
    8d88:	tst	fp, #4
    8d8c:	beq	8e04 <ftello64@plt+0x7190>
    8d90:	ldr	r2, [r5, #32]
    8d94:	and	r1, fp, #3
    8d98:	ldr	r0, [r5, #4]
    8d9c:	cmp	r2, r4
    8da0:	ldr	r2, [pc, #272]	; 8eb8 <ftello64@plt+0x7244>
    8da4:	strhi	r4, [r5, #32]
    8da8:	add	r2, pc, r2
    8dac:	add	r3, r2, r1, lsl #4
    8db0:	ldr	r2, [r5, #28]
    8db4:	ldr	r1, [r3, #4]
    8db8:	mla	r2, r2, r1, r0
    8dbc:	cmn	ip, #1
    8dc0:	moveq	ip, #255	; 0xff
    8dc4:	add	r2, r2, r4
    8dc8:	beq	8dd8 <ftello64@plt+0x7164>
    8dcc:	cmp	ip, #253	; 0xfd
    8dd0:	movcs	ip, #253	; 0xfd
    8dd4:	uxtb	ip, ip
    8dd8:	strb	ip, [r2]
    8ddc:	mov	r0, r5
    8de0:	mov	r3, r4
    8de4:	mov	r1, r8
    8de8:	mvn	r2, #3
    8dec:	bl	8b24 <ftello64@plt+0x6eb0>
    8df0:	cmp	r6, #254	; 0xfe
    8df4:	movne	r0, #0
    8df8:	beq	8e68 <ftello64@plt+0x71f4>
    8dfc:	add	sp, sp, #20
    8e00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8e04:	ldr	r2, [pc, #176]	; 8ebc <ftello64@plt+0x7248>
    8e08:	and	r1, fp, #3
    8e0c:	add	r0, r5, #4
    8e10:	add	r2, pc, r2
    8e14:	add	r3, r2, r1, lsl #4
    8e18:	ldr	r1, [r3, #4]
    8e1c:	ldr	r2, [r3, #12]
    8e20:	b	8db8 <ftello64@plt+0x7144>
    8e24:	ldr	r1, [pc, #148]	; 8ec0 <ftello64@plt+0x724c>
    8e28:	and	ip, fp, #3
    8e2c:	add	r2, r0, #4
    8e30:	add	r1, pc, r1
    8e34:	add	r0, r1, ip, lsl #4
    8e38:	ldr	r1, [r0, #4]
    8e3c:	ldr	r9, [r0, #12]
    8e40:	b	8c4c <ftello64@plt+0x6fd8>
    8e44:	mov	r0, r5
    8e48:	mov	r1, r8
    8e4c:	mov	r2, r4
    8e50:	mvn	r3, #2
    8e54:	str	ip, [sp, #4]
    8e58:	bl	8b24 <ftello64@plt+0x6eb0>
    8e5c:	ldrb	fp, [r5, #39]	; 0x27
    8e60:	ldr	ip, [sp, #4]
    8e64:	b	8d88 <ftello64@plt+0x7114>
    8e68:	mov	r0, r5
    8e6c:	mov	r1, r8
    8e70:	mvn	r2, #2
    8e74:	mvn	r3, #3
    8e78:	bl	8b24 <ftello64@plt+0x6eb0>
    8e7c:	mov	r0, #1
    8e80:	add	sp, sp, #20
    8e84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8e88:	mov	r0, r5
    8e8c:	mov	r1, r4
    8e90:	str	ip, [sp, #4]
    8e94:	bl	8888 <ftello64@plt+0x6c14>
    8e98:	ldrb	fp, [r5, #39]	; 0x27
    8e9c:	ldr	ip, [sp, #4]
    8ea0:	mov	r7, r0
    8ea4:	b	8d4c <ftello64@plt+0x70d8>
    8ea8:	andeq	fp, r1, r0, rrx
    8eac:	andeq	fp, r1, r8, lsr #32
    8eb0:	andeq	fp, r1, r4, lsr #32
    8eb4:	andeq	fp, r1, r8, lsl r0
    8eb8:	strdeq	sl, [r1], -r4
    8ebc:	andeq	sl, r1, ip, lsl #29
    8ec0:	andeq	sl, r1, ip, ror #28
    8ec4:	ldr	r3, [pc, #1164]	; 9358 <ftello64@plt+0x76e4>
    8ec8:	ldr	r2, [pc, #1164]	; 935c <ftello64@plt+0x76e8>
    8ecc:	add	r3, pc, r3
    8ed0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8ed4:	subs	r5, r0, #0
    8ed8:	ldr	r4, [r3, r2]
    8edc:	sub	sp, sp, #60	; 0x3c
    8ee0:	ldr	r3, [r4]
    8ee4:	str	r3, [sp, #52]	; 0x34
    8ee8:	beq	8fac <ftello64@plt+0x7338>
    8eec:	ldrb	r3, [r5, #39]	; 0x27
    8ef0:	ldr	r6, [pc, #1128]	; 9360 <ftello64@plt+0x76ec>
    8ef4:	and	r7, r3, #3
    8ef8:	ubfx	r9, r3, #2, #1
    8efc:	cmp	r9, #0
    8f00:	add	r6, pc, r6
    8f04:	lsl	r7, r7, #4
    8f08:	add	r6, r6, r7
    8f0c:	bne	8f80 <ftello64@plt+0x730c>
    8f10:	ubfx	r3, r3, #3, #3
    8f14:	adds	r1, r1, r3
    8f18:	bcs	8f8c <ftello64@plt+0x7318>
    8f1c:	ldr	r3, [r6, #12]
    8f20:	cmp	r1, r3
    8f24:	bls	8f64 <ftello64@plt+0x72f0>
    8f28:	add	r8, r1, r1, lsr #2
    8f2c:	cmp	r8, r1
    8f30:	bcc	8f8c <ftello64@plt+0x7318>
    8f34:	ldr	sl, [r6, #4]
    8f38:	mvn	r0, #0
    8f3c:	add	sl, sl, #1
    8f40:	mov	r1, sl
    8f44:	bl	dd48 <ftello64@plt+0xc0d4>
    8f48:	cmp	r8, r0
    8f4c:	bhi	8f8c <ftello64@plt+0x7318>
    8f50:	cmp	r9, #0
    8f54:	beq	8f94 <ftello64@plt+0x7320>
    8f58:	ldr	r7, [r5, #28]
    8f5c:	cmp	r8, r7
    8f60:	bhi	8fcc <ftello64@plt+0x7358>
    8f64:	mov	r0, #0
    8f68:	ldr	r2, [sp, #52]	; 0x34
    8f6c:	ldr	r3, [r4]
    8f70:	cmp	r2, r3
    8f74:	bne	8fa8 <ftello64@plt+0x7334>
    8f78:	add	sp, sp, #60	; 0x3c
    8f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8f80:	ldr	r3, [r5, #24]
    8f84:	adds	r1, r1, r3
    8f88:	bcc	8f28 <ftello64@plt+0x72b4>
    8f8c:	mvn	r0, #11
    8f90:	b	8f68 <ftello64@plt+0x72f4>
    8f94:	ldr	r3, [pc, #968]	; 9364 <ftello64@plt+0x76f0>
    8f98:	add	r3, pc, r3
    8f9c:	add	r7, r3, r7
    8fa0:	ldr	r7, [r7, #12]
    8fa4:	b	8f5c <ftello64@plt+0x72e8>
    8fa8:	bl	189c <__stack_chk_fail@plt>
    8fac:	ldr	r0, [pc, #948]	; 9368 <ftello64@plt+0x76f4>
    8fb0:	movw	r2, #1083	; 0x43b
    8fb4:	ldr	r1, [pc, #944]	; 936c <ftello64@plt+0x76f8>
    8fb8:	ldr	r3, [pc, #944]	; 9370 <ftello64@plt+0x76fc>
    8fbc:	add	r0, pc, r0
    8fc0:	add	r1, pc, r1
    8fc4:	add	r3, pc, r3
    8fc8:	bl	b2b4 <ftello64@plt+0x9640>
    8fcc:	mul	r8, sl, r8
    8fd0:	mov	sl, #1
    8fd4:	cmp	r8, #70	; 0x46
    8fd8:	movcc	r8, #70	; 0x46
    8fdc:	cmp	r9, #0
    8fe0:	sub	r3, r8, #1
    8fe4:	clz	r3, r3
    8fe8:	ldrne	r0, [r5, #4]
    8fec:	rsb	r3, r3, #32
    8ff0:	moveq	r0, r9
    8ff4:	uxtb	r3, r3
    8ff8:	lsl	sl, sl, r3
    8ffc:	mov	r1, sl
    9000:	bl	18b4 <realloc@plt>
    9004:	subs	r9, r0, #0
    9008:	beq	8f8c <ftello64@plt+0x7318>
    900c:	ldrb	fp, [r5, #39]	; 0x27
    9010:	ubfx	fp, fp, #2, #1
    9014:	cmp	fp, #0
    9018:	addne	r8, r5, #8
    901c:	beq	92d4 <ftello64@plt+0x7660>
    9020:	ldr	r0, [pc, #844]	; 9374 <ftello64@plt+0x7700>
    9024:	mov	r1, #16
    9028:	add	r0, pc, r0
    902c:	bl	6048 <ftello64@plt+0x43d4>
    9030:	ldr	r3, [pc, #832]	; 9378 <ftello64@plt+0x7704>
    9034:	mov	r2, #1
    9038:	add	r3, pc, r3
    903c:	strb	r2, [r3]
    9040:	ldr	ip, [pc, #820]	; 937c <ftello64@plt+0x7708>
    9044:	add	ip, pc, ip
    9048:	ldm	ip!, {r0, r1, r2, r3}
    904c:	str	r0, [r8]
    9050:	mov	r0, sl
    9054:	str	r2, [r8, #8]
    9058:	str	r1, [r8, #4]
    905c:	str	r3, [r8, #12]
    9060:	ldrb	r3, [r5, #39]	; 0x27
    9064:	str	r9, [r5, #4]
    9068:	orr	r3, r3, #4
    906c:	strb	r3, [r5, #39]	; 0x27
    9070:	ldr	r1, [r6, #4]
    9074:	add	r1, r1, #1
    9078:	bl	dd48 <ftello64@plt+0xc0d4>
    907c:	ldrb	r3, [r5, #39]	; 0x27
    9080:	ldr	r1, [pc, #760]	; 9380 <ftello64@plt+0x770c>
    9084:	cmp	r7, #0
    9088:	and	ip, r3, #3
    908c:	add	r1, pc, r1
    9090:	add	r1, r1, ip, lsl #4
    9094:	ldr	sl, [r1, #4]
    9098:	str	r0, [r5, #28]
    909c:	ldr	r2, [r6, #4]
    90a0:	mla	sl, sl, r0, r9
    90a4:	mul	ip, r2, r7
    90a8:	add	r1, r9, ip
    90ac:	beq	9328 <ftello64@plt+0x76b4>
    90b0:	ldrb	r3, [r9, ip]
    90b4:	cmp	r3, #254	; 0xfe
    90b8:	addne	r8, r7, sl
    90bc:	movne	r2, sl
    90c0:	bne	90d4 <ftello64@plt+0x7460>
    90c4:	b	9338 <ftello64@plt+0x76c4>
    90c8:	ldrb	r3, [r1, #1]!
    90cc:	cmp	r3, #254	; 0xfe
    90d0:	beq	9338 <ftello64@plt+0x76c4>
    90d4:	cmp	r3, #255	; 0xff
    90d8:	movne	r3, #254	; 0xfe
    90dc:	moveq	r3, #255	; 0xff
    90e0:	strb	r3, [r2], #1
    90e4:	cmp	r2, r8
    90e8:	bne	90c8 <ftello64@plt+0x7454>
    90ec:	ldrb	r3, [r5, #39]	; 0x27
    90f0:	ldr	r2, [r6, #4]
    90f4:	tst	r3, #4
    90f8:	beq	92b0 <ftello64@plt+0x763c>
    90fc:	ldr	r0, [pc, #640]	; 9384 <ftello64@plt+0x7710>
    9100:	and	r3, r3, #3
    9104:	ldr	r1, [r5, #4]
    9108:	add	r0, pc, r0
    910c:	add	r0, r0, r3, lsl #4
    9110:	ldr	r3, [r5, #28]
    9114:	ldr	r0, [r0, #4]
    9118:	mla	r0, r0, r7, r1
    911c:	rsb	r3, r7, r3
    9120:	mov	r1, #0
    9124:	mul	r2, r2, r3
    9128:	bl	1a88 <memset@plt>
    912c:	ldrb	r3, [r5, #39]	; 0x27
    9130:	tst	r3, #4
    9134:	ldrne	r2, [r5, #28]
    9138:	bne	9150 <ftello64@plt+0x74dc>
    913c:	ldr	r2, [pc, #580]	; 9388 <ftello64@plt+0x7714>
    9140:	and	r3, r3, #3
    9144:	add	r2, pc, r2
    9148:	add	r3, r2, r3, lsl #4
    914c:	ldr	r2, [r3, #12]
    9150:	mov	r0, r8
    9154:	rsb	r2, r7, r2
    9158:	mov	r1, #255	; 0xff
    915c:	bl	1a88 <memset@plt>
    9160:	cmp	r7, #0
    9164:	beq	9330 <ftello64@plt+0x76bc>
    9168:	ldr	ip, [pc, #540]	; 938c <ftello64@plt+0x7718>
    916c:	mov	r8, #0
    9170:	add	fp, sp, #20
    9174:	mov	r9, r8
    9178:	add	ip, pc, ip
    917c:	str	ip, [sp, #4]
    9180:	ldr	ip, [pc, #520]	; 9390 <ftello64@plt+0x771c>
    9184:	str	r4, [sp, #12]
    9188:	add	ip, pc, ip
    918c:	str	ip, [sp, #8]
    9190:	b	91a0 <ftello64@plt+0x752c>
    9194:	add	r9, r9, #1
    9198:	cmp	r9, r7
    919c:	beq	9270 <ftello64@plt+0x75fc>
    91a0:	ldrb	r3, [sl], #1
    91a4:	cmp	r3, #254	; 0xfe
    91a8:	bne	9194 <ftello64@plt+0x7520>
    91ac:	ldrb	r3, [r5, #39]	; 0x27
    91b0:	mov	r0, r5
    91b4:	ldr	ip, [sp, #4]
    91b8:	tst	r3, #4
    91bc:	and	r3, r3, #3
    91c0:	addeq	r2, r5, #4
    91c4:	add	r3, ip, r3, lsl #4
    91c8:	ldrne	r2, [r5, #4]
    91cc:	ldr	r3, [r3, #4]
    91d0:	mul	r3, r3, r9
    91d4:	ldr	r1, [r2, r3]
    91d8:	bl	837c <ftello64@plt+0x6708>
    91dc:	cmp	r9, r0
    91e0:	mov	r4, r0
    91e4:	moveq	r1, #0
    91e8:	addeq	r8, r8, #1
    91ec:	strbeq	r1, [sl, #-1]
    91f0:	beq	9194 <ftello64@plt+0x7520>
    91f4:	mov	r0, r5
    91f8:	mvn	r3, #0
    91fc:	mov	r1, fp
    9200:	strb	r3, [sl, #-1]
    9204:	mov	r2, r9
    9208:	mvn	r3, #3
    920c:	bl	8b24 <ftello64@plt+0x6eb0>
    9210:	ldrb	r3, [r5, #39]	; 0x27
    9214:	ldr	ip, [sp, #8]
    9218:	mov	r1, #0
    921c:	tst	r3, #4
    9220:	and	r3, r3, #3
    9224:	addeq	r0, r5, #4
    9228:	ldr	r2, [r6, #4]
    922c:	add	r3, ip, r3, lsl #4
    9230:	ldrne	r0, [r5, #4]
    9234:	ldr	r3, [r3, #4]
    9238:	mla	r0, r3, r9, r0
    923c:	bl	1a88 <memset@plt>
    9240:	mov	r1, r4
    9244:	mov	r0, r5
    9248:	mov	r2, fp
    924c:	bl	8c10 <ftello64@plt+0x6f9c>
    9250:	add	r8, r8, #1
    9254:	cmp	r0, #0
    9258:	beq	9194 <ftello64@plt+0x7520>
    925c:	ldr	r1, [sp, #20]
    9260:	mov	r0, r5
    9264:	bl	837c <ftello64@plt+0x6708>
    9268:	mov	r1, r0
    926c:	b	9244 <ftello64@plt+0x75d0>
    9270:	ldr	r4, [sp, #12]
    9274:	ldrb	r3, [r5, #39]	; 0x27
    9278:	tst	r3, #4
    927c:	ubfxeq	r3, r3, #3, #3
    9280:	ldrne	r3, [r5, #24]
    9284:	cmp	r8, r3
    9288:	moveq	r0, #1
    928c:	beq	8f68 <ftello64@plt+0x72f4>
    9290:	ldr	r0, [pc, #252]	; 9394 <ftello64@plt+0x7720>
    9294:	movw	r2, #1202	; 0x4b2
    9298:	ldr	r1, [pc, #248]	; 9398 <ftello64@plt+0x7724>
    929c:	ldr	r3, [pc, #248]	; 939c <ftello64@plt+0x7728>
    92a0:	add	r0, pc, r0
    92a4:	add	r1, pc, r1
    92a8:	add	r3, pc, r3
    92ac:	bl	b2b4 <ftello64@plt+0x9640>
    92b0:	ldr	r0, [pc, #232]	; 93a0 <ftello64@plt+0x772c>
    92b4:	and	r3, r3, #3
    92b8:	add	r1, r5, #4
    92bc:	add	r0, pc, r0
    92c0:	add	r3, r0, r3, lsl #4
    92c4:	ldr	r0, [r3, #4]
    92c8:	ldr	r3, [r3, #12]
    92cc:	mla	r0, r0, r7, r1
    92d0:	b	911c <ftello64@plt+0x74a8>
    92d4:	ldr	r2, [r6, #4]
    92d8:	add	r1, r5, #4
    92dc:	add	r8, r5, #8
    92e0:	add	r2, r2, #1
    92e4:	mul	r2, r2, r7
    92e8:	bl	1854 <memcpy@plt>
    92ec:	ldr	r2, [pc, #176]	; 93a4 <ftello64@plt+0x7730>
    92f0:	ldrb	r3, [r5, #39]	; 0x27
    92f4:	add	r2, pc, r2
    92f8:	str	fp, [r5, #32]
    92fc:	ldrb	r1, [r2]
    9300:	ubfx	r2, r3, #3, #3
    9304:	bfi	r3, fp, #3, #3
    9308:	str	r2, [r5, #24]
    930c:	cmp	r1, #0
    9310:	strb	r3, [r5, #39]	; 0x27
    9314:	ubfx	r3, r3, #2, #1
    9318:	beq	9020 <ftello64@plt+0x73ac>
    931c:	cmp	r3, #0
    9320:	bne	9020 <ftello64@plt+0x73ac>
    9324:	b	9040 <ftello64@plt+0x73cc>
    9328:	mov	r8, sl
    932c:	b	90f4 <ftello64@plt+0x7480>
    9330:	mov	r8, r7
    9334:	b	9274 <ftello64@plt+0x7600>
    9338:	ldr	r0, [pc, #104]	; 93a8 <ftello64@plt+0x7734>
    933c:	mov	r2, #1152	; 0x480
    9340:	ldr	r1, [pc, #100]	; 93ac <ftello64@plt+0x7738>
    9344:	ldr	r3, [pc, #100]	; 93b0 <ftello64@plt+0x773c>
    9348:	add	r0, pc, r0
    934c:	add	r1, pc, r1
    9350:	add	r3, pc, r3
    9354:	bl	b2b4 <ftello64@plt+0x9640>
    9358:	andeq	sl, r1, r0, lsr pc
    935c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9360:	muleq	r1, ip, sp
    9364:	andeq	sl, r1, r4, lsl #26
    9368:	ldrdeq	r7, [r0], -r0
    936c:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    9370:	andeq	r8, r0, ip, lsl #15
    9374:	andeq	fp, r1, ip, lsr r0
    9378:	andeq	fp, r1, sl, lsl r0
    937c:	andeq	fp, r1, r0, lsr #32
    9380:	andeq	sl, r1, r0, lsl ip
    9384:	muleq	r1, r4, fp
    9388:	andeq	sl, r1, r8, asr fp
    938c:	andeq	sl, r1, r4, lsr #22
    9390:	andeq	sl, r1, r4, lsl fp
    9394:	andeq	r8, r0, r8, lsl r6
    9398:	andeq	r8, r0, r4, lsl r5
    939c:	andeq	r8, r0, r8, lsr #9
    93a0:	andeq	sl, r1, r0, ror #19
    93a4:	andeq	sl, r1, lr, asr sp
    93a8:	andeq	r8, r0, ip, asr #10
    93ac:	andeq	r8, r0, ip, ror #8
    93b0:	andeq	r8, r0, r0, lsl #8
    93b4:	push	{r4, r5, r6, lr}
    93b8:	mov	r4, r0
    93bc:	ldrb	ip, [r0, #39]	; 0x27
    93c0:	mov	r5, r1
    93c4:	mov	r6, r2
    93c8:	ubfx	lr, ip, #2, #1
    93cc:	cmp	lr, #0
    93d0:	beq	94d0 <ftello64@plt+0x785c>
    93d4:	ldr	r2, [r0, #28]
    93d8:	cmp	r5, r2
    93dc:	bcs	9548 <ftello64@plt+0x78d4>
    93e0:	cmp	r3, #0
    93e4:	bne	94f4 <ftello64@plt+0x7880>
    93e8:	cmp	lr, #0
    93ec:	bne	94e8 <ftello64@plt+0x7874>
    93f0:	ldr	r1, [pc, #432]	; 95a8 <ftello64@plt+0x7934>
    93f4:	and	r3, ip, #3
    93f8:	ubfx	r2, ip, #3, #3
    93fc:	add	r1, pc, r1
    9400:	add	r3, r1, r3, lsl #4
    9404:	ldr	r3, [r3, #12]
    9408:	cmp	r2, r3
    940c:	bcs	9568 <ftello64@plt+0x78f4>
    9410:	and	ip, ip, #3
    9414:	cmp	ip, #1
    9418:	bne	9488 <ftello64@plt+0x7814>
    941c:	mvn	r3, #0
    9420:	str	r3, [r6, #8]
    9424:	ldr	r3, [r4, #44]	; 0x2c
    9428:	str	r3, [r6, #12]
    942c:	ldr	r3, [r4, #44]	; 0x2c
    9430:	cmn	r3, #1
    9434:	beq	9474 <ftello64@plt+0x7800>
    9438:	ldrb	ip, [r4, #39]	; 0x27
    943c:	ldr	r2, [pc, #360]	; 95ac <ftello64@plt+0x7938>
    9440:	tst	ip, #4
    9444:	and	ip, ip, #3
    9448:	add	r2, pc, r2
    944c:	addeq	r1, r4, #4
    9450:	add	ip, r2, ip, lsl #4
    9454:	ldrne	r1, [r4, #4]
    9458:	ldr	r2, [ip, #4]
    945c:	mla	r3, r2, r3, r1
    9460:	ldr	r2, [r3, #8]
    9464:	cmn	r2, #1
    9468:	mvneq	r2, #3
    946c:	streq	r2, [r3, #8]
    9470:	bne	9588 <ftello64@plt+0x7914>
    9474:	ldr	r2, [r4, #40]	; 0x28
    9478:	mvn	r3, #3
    947c:	str	r3, [r4, #44]	; 0x2c
    9480:	cmn	r2, #1
    9484:	streq	r3, [r4, #40]	; 0x28
    9488:	mov	r1, r5
    948c:	mov	r2, r6
    9490:	mov	r0, r4
    9494:	bl	8c10 <ftello64@plt+0x6f9c>
    9498:	cmp	r0, #0
    949c:	bne	9528 <ftello64@plt+0x78b4>
    94a0:	ldrb	r3, [r4, #39]	; 0x27
    94a4:	tst	r3, #4
    94a8:	ubfxeq	r2, r3, #3, #3
    94ac:	ldrne	r3, [r4, #24]
    94b0:	addeq	r2, r2, #1
    94b4:	movne	r0, #1
    94b8:	bfieq	r3, r2, #3, #3
    94bc:	addne	r3, r3, r0
    94c0:	strbeq	r3, [r4, #39]	; 0x27
    94c4:	strne	r3, [r4, #24]
    94c8:	moveq	r0, #1
    94cc:	pop	{r4, r5, r6, pc}
    94d0:	ldr	r2, [pc, #216]	; 95b0 <ftello64@plt+0x793c>
    94d4:	and	r1, ip, #3
    94d8:	add	r2, pc, r2
    94dc:	add	r2, r2, r1, lsl #4
    94e0:	ldr	r2, [r2, #12]
    94e4:	b	93d8 <ftello64@plt+0x7764>
    94e8:	ldr	r2, [r4, #24]
    94ec:	ldr	r3, [r4, #28]
    94f0:	b	9408 <ftello64@plt+0x7794>
    94f4:	mov	r0, r4
    94f8:	mov	r1, #1
    94fc:	bl	8ec4 <ftello64@plt+0x7250>
    9500:	cmp	r0, #0
    9504:	poplt	{r4, r5, r6, pc}
    9508:	beq	951c <ftello64@plt+0x78a8>
    950c:	mov	r0, r4
    9510:	ldr	r1, [r6]
    9514:	bl	837c <ftello64@plt+0x6708>
    9518:	mov	r5, r0
    951c:	ldrb	ip, [r4, #39]	; 0x27
    9520:	ubfx	lr, ip, #2, #1
    9524:	b	93e8 <ftello64@plt+0x7774>
    9528:	ldr	r0, [pc, #132]	; 95b4 <ftello64@plt+0x7940>
    952c:	mov	r2, #1056	; 0x420
    9530:	ldr	r1, [pc, #128]	; 95b8 <ftello64@plt+0x7944>
    9534:	ldr	r3, [pc, #128]	; 95bc <ftello64@plt+0x7948>
    9538:	add	r0, pc, r0
    953c:	add	r1, pc, r1
    9540:	add	r3, pc, r3
    9544:	bl	b2b4 <ftello64@plt+0x9640>
    9548:	ldr	r0, [pc, #112]	; 95c0 <ftello64@plt+0x794c>
    954c:	mov	r2, #1024	; 0x400
    9550:	ldr	r1, [pc, #108]	; 95c4 <ftello64@plt+0x7950>
    9554:	ldr	r3, [pc, #108]	; 95c8 <ftello64@plt+0x7954>
    9558:	add	r0, pc, r0
    955c:	add	r1, pc, r1
    9560:	add	r3, pc, r3
    9564:	bl	b2b4 <ftello64@plt+0x9640>
    9568:	ldr	r0, [pc, #92]	; 95cc <ftello64@plt+0x7958>
    956c:	movw	r2, #1035	; 0x40b
    9570:	ldr	r1, [pc, #88]	; 95d0 <ftello64@plt+0x795c>
    9574:	ldr	r3, [pc, #88]	; 95d4 <ftello64@plt+0x7960>
    9578:	add	r0, pc, r0
    957c:	add	r1, pc, r1
    9580:	add	r3, pc, r3
    9584:	bl	b2b4 <ftello64@plt+0x9640>
    9588:	ldr	r0, [pc, #72]	; 95d8 <ftello64@plt+0x7964>
    958c:	movw	r2, #1047	; 0x417
    9590:	ldr	r1, [pc, #68]	; 95dc <ftello64@plt+0x7968>
    9594:	ldr	r3, [pc, #68]	; 95e0 <ftello64@plt+0x796c>
    9598:	add	r0, pc, r0
    959c:	add	r1, pc, r1
    95a0:	add	r3, pc, r3
    95a4:	bl	b2b4 <ftello64@plt+0x9640>
    95a8:	andeq	sl, r1, r0, lsr #17
    95ac:	andeq	sl, r1, r4, asr r8
    95b0:	andeq	sl, r1, r4, asr #15
    95b4:	andeq	r8, r0, ip, ror #7
    95b8:	andeq	r8, r0, ip, ror r2
    95bc:	andeq	r8, r0, r8, lsr r6
    95c0:			; <UNDEFINED> instruction: 0x000082b8
    95c4:	andeq	r8, r0, ip, asr r2
    95c8:	andeq	r8, r0, r8, lsl r6
    95cc:	andeq	r8, r0, ip, asr r3
    95d0:	andeq	r8, r0, ip, lsr r2
    95d4:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    95d8:	andeq	r8, r0, r8, asr r3
    95dc:	andeq	r8, r0, ip, lsl r2
    95e0:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    95e4:	push	{r3, lr}
    95e8:	mov	r1, r0
    95ec:	ldrb	r3, [r0, #39]	; 0x27
    95f0:	tst	r3, #4
    95f4:	bne	964c <ftello64@plt+0x79d8>
    95f8:	tst	r3, #56	; 0x38
    95fc:	bne	962c <ftello64@plt+0x79b8>
    9600:	tst	r3, #64	; 0x40
    9604:	bne	9610 <ftello64@plt+0x799c>
    9608:	pop	{r3, lr}
    960c:	b	1824 <free@plt>
    9610:	ldr	r2, [pc, #84]	; 966c <ftello64@plt+0x79f8>
    9614:	and	r0, r3, #3
    9618:	add	r2, pc, r2
    961c:	add	r3, r2, r0, lsl #4
    9620:	ldr	r0, [r3, #8]
    9624:	pop	{r3, lr}
    9628:	b	ccec <ftello64@plt+0xb078>
    962c:	ldr	r0, [pc, #60]	; 9670 <ftello64@plt+0x79fc>
    9630:	mov	r2, #856	; 0x358
    9634:	ldr	r1, [pc, #56]	; 9674 <ftello64@plt+0x7a00>
    9638:	ldr	r3, [pc, #56]	; 9678 <ftello64@plt+0x7a04>
    963c:	add	r0, pc, r0
    9640:	add	r1, pc, r1
    9644:	add	r3, pc, r3
    9648:	bl	b2b4 <ftello64@plt+0x9640>
    964c:	ldr	r0, [pc, #40]	; 967c <ftello64@plt+0x7a08>
    9650:	movw	r2, #855	; 0x357
    9654:	ldr	r1, [pc, #36]	; 9680 <ftello64@plt+0x7a0c>
    9658:	ldr	r3, [pc, #36]	; 9684 <ftello64@plt+0x7a10>
    965c:	add	r0, pc, r0
    9660:	add	r1, pc, r1
    9664:	add	r3, pc, r3
    9668:	bl	b2b4 <ftello64@plt+0x9640>
    966c:	andeq	sl, r1, r4, lsl #13
    9670:	andeq	r8, r0, ip, lsr #6
    9674:	andeq	r8, r0, r8, ror r1
    9678:	andeq	r8, r0, ip, asr r1
    967c:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    9680:	andeq	r8, r0, r8, asr r1
    9684:	andeq	r8, r0, ip, lsr r1
    9688:	push	{r4, r5, r6, lr}
    968c:	ldrb	r3, [r0, #39]	; 0x27
    9690:	ldr	r4, [pc, #100]	; 96fc <ftello64@plt+0x7a88>
    9694:	ubfx	r1, r3, #2, #1
    9698:	and	r3, r3, #3
    969c:	cmp	r1, #0
    96a0:	add	r4, pc, r4
    96a4:	add	r4, r4, r3, lsl #4
    96a8:	bne	96dc <ftello64@plt+0x7a68>
    96ac:	ldr	r3, [r4, #12]
    96b0:	add	r6, r0, #4
    96b4:	ldr	r5, [r4, #4]
    96b8:	mov	r0, r6
    96bc:	mul	r5, r5, r3
    96c0:	mov	r2, r5
    96c4:	bl	1a88 <memset@plt>
    96c8:	add	r0, r6, r5
    96cc:	ldr	r2, [r4, #12]
    96d0:	mov	r1, #255	; 0xff
    96d4:	pop	{r4, r5, r6, lr}
    96d8:	b	1a88 <memset@plt>
    96dc:	ldr	r0, [pc, #28]	; 9700 <ftello64@plt+0x7a8c>
    96e0:	mov	r2, #768	; 0x300
    96e4:	ldr	r1, [pc, #24]	; 9704 <ftello64@plt+0x7a90>
    96e8:	ldr	r3, [pc, #24]	; 9708 <ftello64@plt+0x7a94>
    96ec:	add	r0, pc, r0
    96f0:	add	r1, pc, r1
    96f4:	add	r3, pc, r3
    96f8:	bl	b2b4 <ftello64@plt+0x9640>
    96fc:	strdeq	sl, [r1], -ip
    9700:	andeq	r8, r0, r8, ror #4
    9704:	andeq	r8, r0, r8, asr #1
    9708:	andeq	r8, r0, r4, asr #32
    970c:	ldr	r3, [pc, #156]	; 97b0 <ftello64@plt+0x7b3c>
    9710:	push	{r4, r5, r6, lr}
    9714:	add	r3, pc, r3
    9718:	mov	r5, r1
    971c:	mov	r6, r0
    9720:	mov	r1, #1
    9724:	ldr	r0, [r3, r5, lsl #4]
    9728:	bl	177c <calloc@plt>
    972c:	subs	r4, r0, #0
    9730:	beq	977c <ftello64@plt+0x7b08>
    9734:	ldrb	r3, [r4, #39]	; 0x27
    9738:	cmp	r6, #0
    973c:	bfi	r3, r5, #0, #2
    9740:	bfc	r3, #6, #1
    9744:	strb	r3, [r4, #39]	; 0x27
    9748:	beq	97a4 <ftello64@plt+0x7b30>
    974c:	cmp	r5, #1
    9750:	ldr	r5, [pc, #92]	; 97b4 <ftello64@plt+0x7b40>
    9754:	str	r6, [r4]
    9758:	mov	r0, r4
    975c:	add	r5, pc, r5
    9760:	mvneq	r3, #0
    9764:	streq	r3, [r4, #44]	; 0x2c
    9768:	streq	r3, [r4, #40]	; 0x28
    976c:	bl	9688 <ftello64@plt+0x7a14>
    9770:	ldrb	r3, [r5]
    9774:	cmp	r3, #0
    9778:	beq	9784 <ftello64@plt+0x7b10>
    977c:	mov	r0, r4
    9780:	pop	{r4, r5, r6, pc}
    9784:	ldr	r0, [pc, #44]	; 97b8 <ftello64@plt+0x7b44>
    9788:	mov	r1, #16
    978c:	add	r0, pc, r0
    9790:	bl	6048 <ftello64@plt+0x43d4>
    9794:	mov	r3, #1
    9798:	mov	r0, r4
    979c:	strb	r3, [r5]
    97a0:	pop	{r4, r5, r6, pc}
    97a4:	ldr	r6, [pc, #16]	; 97bc <ftello64@plt+0x7b48>
    97a8:	add	r6, pc, r6
    97ac:	b	974c <ftello64@plt+0x7ad8>
    97b0:	andeq	sl, r1, r8, lsl #11
    97b4:	strdeq	sl, [r1], -r5
    97b8:	andeq	sl, r1, r8, asr #17
    97bc:	andeq	sl, r1, r4, lsr #10
    97c0:	push	{r3, r4, r5, lr}
    97c4:	subs	r4, r0, #0
    97c8:	beq	9808 <ftello64@plt+0x7b94>
    97cc:	ldr	r5, [r4]
    97d0:	cmp	r5, #0
    97d4:	beq	97e0 <ftello64@plt+0x7b6c>
    97d8:	mov	r0, #0
    97dc:	pop	{r3, r4, r5, pc}
    97e0:	mov	r0, r1
    97e4:	mov	r1, r2
    97e8:	bl	970c <ftello64@plt+0x7a98>
    97ec:	cmp	r0, #0
    97f0:	beq	9800 <ftello64@plt+0x7b8c>
    97f4:	str	r0, [r4]
    97f8:	mov	r0, r5
    97fc:	pop	{r3, r4, r5, pc}
    9800:	mvn	r0, #11
    9804:	pop	{r3, r4, r5, pc}
    9808:	ldr	r0, [pc, #24]	; 9828 <ftello64@plt+0x7bb4>
    980c:	movw	r2, #829	; 0x33d
    9810:	ldr	r1, [pc, #20]	; 982c <ftello64@plt+0x7bb8>
    9814:	ldr	r3, [pc, #20]	; 9830 <ftello64@plt+0x7bbc>
    9818:	add	r0, pc, r0
    981c:	add	r1, pc, r1
    9820:	add	r3, pc, r3
    9824:	bl	b2b4 <ftello64@plt+0x9640>
    9828:	andeq	r7, r0, r4, ror r4
    982c:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    9830:	andeq	r7, r0, r0, ror #30
    9834:	push	{r3, r4, r5, lr}
    9838:	mov	r4, r2
    983c:	mov	r5, r0
    9840:	bl	8564 <ftello64@plt+0x68f0>
    9844:	cmn	r0, #1
    9848:	beq	98a0 <ftello64@plt+0x7c2c>
    984c:	ldrb	r3, [r5, #39]	; 0x27
    9850:	ldr	r2, [pc, #104]	; 98c0 <ftello64@plt+0x7c4c>
    9854:	tst	r3, #4
    9858:	and	r3, r3, #3
    985c:	add	r2, pc, r2
    9860:	addeq	r5, r5, #4
    9864:	add	r2, r2, r3, lsl #4
    9868:	ldrne	r5, [r5, #4]
    986c:	cmp	r3, #1
    9870:	ldr	r2, [r2, #4]
    9874:	mla	r5, r2, r0, r5
    9878:	ble	9898 <ftello64@plt+0x7c24>
    987c:	cmp	r3, #2
    9880:	ldreq	r0, [r5]
    9884:	bne	98b4 <ftello64@plt+0x7c40>
    9888:	cmp	r4, #0
    988c:	ldrne	r3, [r5]
    9890:	strne	r3, [r4]
    9894:	pop	{r3, r4, r5, pc}
    9898:	ldr	r0, [r5, #4]
    989c:	b	9888 <ftello64@plt+0x7c14>
    98a0:	cmp	r4, #0
    98a4:	beq	98b8 <ftello64@plt+0x7c44>
    98a8:	mov	r0, #0
    98ac:	str	r0, [r4]
    98b0:	pop	{r3, r4, r5, pc}
    98b4:	bl	8a78 <ftello64@plt+0x6e04>
    98b8:	mov	r0, r4
    98bc:	pop	{r3, r4, r5, pc}
    98c0:	andeq	sl, r1, r0, asr #8
    98c4:	mov	r1, #0
    98c8:	b	970c <ftello64@plt+0x7a98>
    98cc:	mov	r2, #1
    98d0:	b	97c0 <ftello64@plt+0x7b4c>
    98d4:	push	{r4, lr}
    98d8:	subs	r4, r0, #0
    98dc:	popeq	{r4, pc}
    98e0:	ldrb	r3, [r4, #39]	; 0x27
    98e4:	tst	r3, #4
    98e8:	bne	991c <ftello64@plt+0x7ca8>
    98ec:	ldrb	r3, [r4, #39]	; 0x27
    98f0:	mov	r0, r4
    98f4:	bfc	r3, #3, #3
    98f8:	strb	r3, [r4, #39]	; 0x27
    98fc:	bl	9688 <ftello64@plt+0x7a14>
    9900:	ldrb	r3, [r4, #39]	; 0x27
    9904:	and	r3, r3, #3
    9908:	cmp	r3, #1
    990c:	mvneq	r3, #0
    9910:	streq	r3, [r4, #44]	; 0x2c
    9914:	streq	r3, [r4, #40]	; 0x28
    9918:	pop	{r4, pc}
    991c:	ldr	r0, [r4, #4]
    9920:	bl	1824 <free@plt>
    9924:	ldrb	r3, [r4, #39]	; 0x27
    9928:	bfc	r3, #2, #1
    992c:	strb	r3, [r4, #39]	; 0x27
    9930:	b	98ec <ftello64@plt+0x7c78>
    9934:	push	{r4, lr}
    9938:	subs	r4, r0, #0
    993c:	popeq	{r4, pc}
    9940:	bl	98d4 <ftello64@plt+0x7c60>
    9944:	mov	r0, r4
    9948:	pop	{r4, lr}
    994c:	b	95e4 <ftello64@plt+0x7970>
    9950:	ldr	r3, [pc, #216]	; 9a30 <ftello64@plt+0x7dbc>
    9954:	ldr	ip, [pc, #216]	; 9a34 <ftello64@plt+0x7dc0>
    9958:	add	r3, pc, r3
    995c:	push	{r4, r5, r6, r7, r8, lr}
    9960:	subs	r4, r0, #0
    9964:	ldr	r5, [r3, ip]
    9968:	sub	sp, sp, #40	; 0x28
    996c:	mov	r8, r2
    9970:	mov	r6, r1
    9974:	ldr	r3, [r5]
    9978:	str	r3, [sp, #36]	; 0x24
    997c:	beq	9a10 <ftello64@plt+0x7d9c>
    9980:	bl	837c <ftello64@plt+0x6708>
    9984:	mov	r2, r6
    9988:	mov	r7, r0
    998c:	mov	r0, r4
    9990:	mov	r1, r7
    9994:	bl	88fc <ftello64@plt+0x6c88>
    9998:	cmn	r0, #1
    999c:	beq	99f0 <ftello64@plt+0x7d7c>
    99a0:	ldrb	r1, [r4, #39]	; 0x27
    99a4:	ldr	r2, [pc, #140]	; 9a38 <ftello64@plt+0x7dc4>
    99a8:	tst	r1, #4
    99ac:	and	r1, r1, #3
    99b0:	add	r2, pc, r2
    99b4:	addeq	r4, r4, #4
    99b8:	add	r1, r2, r1, lsl #4
    99bc:	ldrne	r4, [r4, #4]
    99c0:	ldr	r2, [r1, #4]
    99c4:	mla	r3, r2, r0, r4
    99c8:	ldr	r3, [r3, #4]
    99cc:	cmp	r3, r8
    99d0:	mvnne	r0, #16
    99d4:	moveq	r0, #0
    99d8:	ldr	r2, [sp, #36]	; 0x24
    99dc:	ldr	r3, [r5]
    99e0:	cmp	r2, r3
    99e4:	bne	9a0c <ftello64@plt+0x7d98>
    99e8:	add	sp, sp, #40	; 0x28
    99ec:	pop	{r4, r5, r6, r7, r8, pc}
    99f0:	mov	r0, r4
    99f4:	mov	r1, r7
    99f8:	add	r2, sp, #4
    99fc:	mov	r3, #1
    9a00:	stmib	sp, {r6, r8}
    9a04:	bl	93b4 <ftello64@plt+0x7740>
    9a08:	b	99d8 <ftello64@plt+0x7d64>
    9a0c:	bl	189c <__stack_chk_fail@plt>
    9a10:	ldr	r0, [pc, #36]	; 9a3c <ftello64@plt+0x7dc8>
    9a14:	movw	r2, #1242	; 0x4da
    9a18:	ldr	r1, [pc, #32]	; 9a40 <ftello64@plt+0x7dcc>
    9a1c:	ldr	r3, [pc, #32]	; 9a44 <ftello64@plt+0x7dd0>
    9a20:	add	r0, pc, r0
    9a24:	add	r1, pc, r1
    9a28:	add	r3, pc, r3
    9a2c:	bl	b2b4 <ftello64@plt+0x9640>
    9a30:	andeq	sl, r1, r4, lsr #9
    9a34:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9a38:	andeq	sl, r1, ip, ror #5
    9a3c:	andeq	r7, r0, ip, ror #4
    9a40:	muleq	r0, r4, sp
    9a44:	andeq	r7, r0, r8, lsr sp
    9a48:	ldr	r3, [pc, #220]	; 9b2c <ftello64@plt+0x7eb8>
    9a4c:	ldr	ip, [pc, #220]	; 9b30 <ftello64@plt+0x7ebc>
    9a50:	add	r3, pc, r3
    9a54:	push	{r4, r5, r6, r7, r8, lr}
    9a58:	subs	r4, r0, #0
    9a5c:	ldr	r5, [r3, ip]
    9a60:	sub	sp, sp, #40	; 0x28
    9a64:	mov	r7, r2
    9a68:	mov	r6, r1
    9a6c:	ldr	r3, [r5]
    9a70:	str	r3, [sp, #36]	; 0x24
    9a74:	beq	9b0c <ftello64@plt+0x7e98>
    9a78:	bl	837c <ftello64@plt+0x6708>
    9a7c:	mov	r2, r6
    9a80:	mov	r8, r0
    9a84:	mov	r0, r4
    9a88:	mov	r1, r8
    9a8c:	bl	88fc <ftello64@plt+0x6c88>
    9a90:	cmn	r0, #1
    9a94:	mov	r3, r0
    9a98:	beq	9aec <ftello64@plt+0x7e78>
    9a9c:	ldrb	r1, [r4, #39]	; 0x27
    9aa0:	mov	r0, #0
    9aa4:	ldr	r2, [pc, #136]	; 9b34 <ftello64@plt+0x7ec0>
    9aa8:	and	ip, r1, #3
    9aac:	tst	r1, #4
    9ab0:	add	r2, pc, r2
    9ab4:	addeq	r4, r4, #4
    9ab8:	add	r1, r2, ip, lsl #4
    9abc:	ldrne	r4, [r4, #4]
    9ac0:	ldr	r2, [r1, #4]
    9ac4:	mul	r3, r2, r3
    9ac8:	add	r2, r4, r3
    9acc:	str	r6, [r4, r3]
    9ad0:	str	r7, [r2, #4]
    9ad4:	ldr	r2, [sp, #36]	; 0x24
    9ad8:	ldr	r3, [r5]
    9adc:	cmp	r2, r3
    9ae0:	bne	9b08 <ftello64@plt+0x7e94>
    9ae4:	add	sp, sp, #40	; 0x28
    9ae8:	pop	{r4, r5, r6, r7, r8, pc}
    9aec:	mov	r0, r4
    9af0:	mov	r1, r8
    9af4:	add	r2, sp, #4
    9af8:	mov	r3, #1
    9afc:	stmib	sp, {r6, r7}
    9b00:	bl	93b4 <ftello64@plt+0x7740>
    9b04:	b	9ad4 <ftello64@plt+0x7e60>
    9b08:	bl	189c <__stack_chk_fail@plt>
    9b0c:	ldr	r0, [pc, #36]	; 9b38 <ftello64@plt+0x7ec4>
    9b10:	movw	r2, #1281	; 0x501
    9b14:	ldr	r1, [pc, #32]	; 9b3c <ftello64@plt+0x7ec8>
    9b18:	ldr	r3, [pc, #32]	; 9b40 <ftello64@plt+0x7ecc>
    9b1c:	add	r0, pc, r0
    9b20:	add	r1, pc, r1
    9b24:	add	r3, pc, r3
    9b28:	bl	b2b4 <ftello64@plt+0x9640>
    9b2c:	andeq	sl, r1, ip, lsr #7
    9b30:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9b34:	andeq	sl, r1, ip, ror #3
    9b38:	andeq	r7, r0, r0, ror r1
    9b3c:	muleq	r0, r8, ip
    9b40:	andeq	r8, r0, r4, asr #32
    9b44:	cmp	r0, #0
    9b48:	bxeq	lr
    9b4c:	ldrb	r3, [r0, #39]	; 0x27
    9b50:	tst	r3, #4
    9b54:	ldrne	r0, [r0, #24]
    9b58:	ubfxeq	r0, r3, #3, #3
    9b5c:	bx	lr
    9b60:	ldr	r3, [pc, #280]	; 9c80 <ftello64@plt+0x800c>
    9b64:	ldr	r2, [pc, #280]	; 9c84 <ftello64@plt+0x8010>
    9b68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    9b6c:	add	r3, pc, r3
    9b70:	mov	r4, r0
    9b74:	ldrb	r0, [r0, #39]	; 0x27
    9b78:	ldr	r6, [r3, r2]
    9b7c:	sub	sp, sp, #16
    9b80:	tst	r0, #4
    9b84:	ubfxeq	r0, r0, #3, #3
    9b88:	ldrne	r0, [r4, #24]
    9b8c:	ldr	r3, [r6]
    9b90:	adds	r5, r0, #1
    9b94:	str	r3, [sp, #12]
    9b98:	bne	9c60 <ftello64@plt+0x7fec>
    9b9c:	lsl	r0, r5, #2
    9ba0:	bl	1974 <malloc@plt>
    9ba4:	subs	r7, r0, #0
    9ba8:	beq	9c74 <ftello64@plt+0x8000>
    9bac:	add	r5, sp, #4
    9bb0:	mov	r0, r4
    9bb4:	mvn	r3, #1
    9bb8:	mov	r8, #0
    9bbc:	mov	r1, r5
    9bc0:	stmib	sp, {r3, r8}
    9bc4:	bl	8564 <ftello64@plt+0x68f0>
    9bc8:	cmn	r0, #1
    9bcc:	beq	9c30 <ftello64@plt+0x7fbc>
    9bd0:	ldr	sl, [pc, #176]	; 9c88 <ftello64@plt+0x8014>
    9bd4:	sub	r9, r7, #4
    9bd8:	add	sl, pc, sl
    9bdc:	ldrb	r3, [r4, #39]	; 0x27
    9be0:	tst	r3, #4
    9be4:	and	r3, r3, #3
    9be8:	addeq	ip, r4, #4
    9bec:	add	r1, sl, r3, lsl #4
    9bf0:	ldrne	ip, [r4, #4]
    9bf4:	cmp	r3, #1
    9bf8:	ldr	r2, [r1, #4]
    9bfc:	mla	r0, r2, r0, ip
    9c00:	ble	9c54 <ftello64@plt+0x7fe0>
    9c04:	cmp	r3, #2
    9c08:	bne	9c5c <ftello64@plt+0x7fe8>
    9c0c:	ldr	r3, [r0]
    9c10:	str	r3, [r9, #4]!
    9c14:	mov	r0, r4
    9c18:	mov	r1, r5
    9c1c:	add	r8, r8, #1
    9c20:	bl	8564 <ftello64@plt+0x68f0>
    9c24:	cmn	r0, #1
    9c28:	bne	9bdc <ftello64@plt+0x7f68>
    9c2c:	lsl	r8, r8, #2
    9c30:	mov	r0, r7
    9c34:	mov	r3, #0
    9c38:	str	r3, [r7, r8]
    9c3c:	ldr	r2, [sp, #12]
    9c40:	ldr	r3, [r6]
    9c44:	cmp	r2, r3
    9c48:	bne	9c7c <ftello64@plt+0x8008>
    9c4c:	add	sp, sp, #16
    9c50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    9c54:	ldr	r3, [r0, #4]
    9c58:	b	9c10 <ftello64@plt+0x7f9c>
    9c5c:	bl	8a78 <ftello64@plt+0x6e04>
    9c60:	mvn	r0, #0
    9c64:	mov	r1, r5
    9c68:	bl	dd48 <ftello64@plt+0xc0d4>
    9c6c:	cmp	r0, #3
    9c70:	bhi	9b9c <ftello64@plt+0x7f28>
    9c74:	mov	r0, #0
    9c78:	b	9c3c <ftello64@plt+0x7fc8>
    9c7c:	bl	189c <__stack_chk_fail@plt>
    9c80:	muleq	r1, r0, r2
    9c84:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9c88:	andeq	sl, r1, r4, asr #1
    9c8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
    9c90:	sub	sp, sp, #208	; 0xd0
    9c94:	ldrb	r6, [r3, #1]
    9c98:	mov	r7, #0
    9c9c:	ldrb	sl, [r3, #9]
    9ca0:	mov	ip, r3
    9ca4:	ldrb	r8, [r3, #10]
    9ca8:	mov	r4, #0
    9cac:	strd	r6, [sp, #160]	; 0xa0
    9cb0:	mov	r7, #0
    9cb4:	ldrb	r6, [r3, #2]
    9cb8:	str	r1, [sp, #192]	; 0xc0
    9cbc:	lsl	r1, sl, #8
    9cc0:	str	r1, [sp, #16]
    9cc4:	strd	r6, [sp, #40]	; 0x28
    9cc8:	lsr	r7, sl, #24
    9ccc:	str	r7, [sp, #20]
    9cd0:	lsl	r6, r8, #16
    9cd4:	lsr	r7, r8, #16
    9cd8:	ldrd	r8, [sp, #16]
    9cdc:	ldrb	r5, [r3, #4]
    9ce0:	orr	r6, r6, r8
    9ce4:	orr	r7, r7, r9
    9ce8:	ldrb	r8, [ip, #8]
    9cec:	ldr	r9, [sp, #40]	; 0x28
    9cf0:	str	r2, [sp, #32]
    9cf4:	ldr	r2, [sp, #160]	; 0xa0
    9cf8:	lsr	r3, r9, #16
    9cfc:	mov	r9, #0
    9d00:	strd	r8, [sp, #168]	; 0xa8
    9d04:	ldr	r9, [sp, #40]	; 0x28
    9d08:	lsr	fp, r2, #24
    9d0c:	ldrb	r8, [ip, #11]
    9d10:	lsl	sl, r2, #8
    9d14:	lsl	r2, r9, #16
    9d18:	mov	r9, #0
    9d1c:	strd	r8, [sp, #160]	; 0xa0
    9d20:	orr	r8, sl, r2
    9d24:	orr	r9, fp, r3
    9d28:	ldrd	r2, [sp, #168]	; 0xa8
    9d2c:	ldr	fp, [sp, #160]	; 0xa0
    9d30:	ldrb	sl, [ip, #12]
    9d34:	orr	r6, r6, r2
    9d38:	ldrb	r2, [ip, #3]
    9d3c:	orr	r7, r7, r3
    9d40:	strd	r8, [sp, #40]	; 0x28
    9d44:	lsl	r8, fp, #24
    9d48:	lsr	r9, fp, #8
    9d4c:	str	sl, [sp, #20]
    9d50:	orr	fp, r9, r7
    9d54:	orr	sl, r8, r6
    9d58:	ldrd	r8, [sp, #40]	; 0x28
    9d5c:	mov	r3, #0
    9d60:	ldrb	r6, [ip, #13]
    9d64:	mov	r7, #0
    9d68:	strd	sl, [sp, #168]	; 0xa8
    9d6c:	lsr	fp, r2, #8
    9d70:	lsl	sl, r2, #24
    9d74:	ldrb	r2, [ip]
    9d78:	orr	r3, r3, r9
    9d7c:	mov	r9, #0
    9d80:	orr	r3, r3, fp
    9d84:	orr	r2, r2, r8
    9d88:	lsl	fp, r6, #8
    9d8c:	ldrb	r8, [ip, #5]
    9d90:	ldrb	r6, [ip, #14]
    9d94:	orr	r2, r2, sl
    9d98:	strd	r8, [sp, #40]	; 0x28
    9d9c:	orr	r8, r2, r4
    9da0:	strd	r6, [sp, #184]	; 0xb8
    9da4:	orr	r9, r3, r5
    9da8:	str	r4, [sp, #16]
    9dac:	mov	r7, #0
    9db0:	ldr	r6, [sp, #40]	; 0x28
    9db4:	ldrd	r2, [sp, #16]
    9db8:	strd	r8, [sp, #160]	; 0xa0
    9dbc:	ldrd	r8, [sp, #168]	; 0xa8
    9dc0:	ldr	r1, [sp, #192]	; 0xc0
    9dc4:	orr	r9, r9, r3
    9dc8:	lsl	r3, r6, #8
    9dcc:	ldrb	r6, [ip, #6]
    9dd0:	orr	r8, r8, r2
    9dd4:	ldrb	r2, [ip, #7]
    9dd8:	strd	r6, [sp, #40]	; 0x28
    9ddc:	orr	r6, r8, r4
    9de0:	orr	r7, r9, fp
    9de4:	strd	r6, [sp, #176]	; 0xb0
    9de8:	ldr	r7, [sp, #184]	; 0xb8
    9dec:	mov	r9, #0
    9df0:	ldrb	r8, [ip, #15]
    9df4:	ldr	ip, [sp, #32]
    9df8:	lsl	fp, r7, #16
    9dfc:	ldrd	r6, [sp, #160]	; 0xa0
    9e00:	strd	r8, [sp, #184]	; 0xb8
    9e04:	orr	r6, r6, r4
    9e08:	orr	r7, r7, r3
    9e0c:	strd	r6, [sp, #16]
    9e10:	bic	r3, ip, #7
    9e14:	ldr	r7, [sp, #40]	; 0x28
    9e18:	add	r3, r1, r3
    9e1c:	ldr	sl, [sp, #184]	; 0xb8
    9e20:	cmp	r1, r3
    9e24:	str	r0, [sp, #184]	; 0xb8
    9e28:	movw	r1, #25698	; 0x6462
    9e2c:	lsl	r9, r7, #16
    9e30:	ldrd	r6, [sp, #176]	; 0xb0
    9e34:	movw	r0, #25971	; 0x6573
    9e38:	movt	r1, #29797	; 0x7465
    9e3c:	orr	r6, r6, r4
    9e40:	orr	r7, r7, fp
    9e44:	strd	r6, [sp, #40]	; 0x28
    9e48:	lsl	r7, sl, #24
    9e4c:	ldrd	sl, [sp, #16]
    9e50:	movt	r0, #31092	; 0x7974
    9e54:	str	r3, [sp, #168]	; 0xa8
    9e58:	lsl	r3, ip, #24
    9e5c:	orr	sl, sl, r4
    9e60:	orr	fp, fp, r9
    9e64:	strd	sl, [sp, #16]
    9e68:	lsl	r9, r2, #24
    9e6c:	ldrd	sl, [sp, #40]	; 0x28
    9e70:	movw	r2, #28525	; 0x6f6d
    9e74:	str	r3, [sp, #180]	; 0xb4
    9e78:	movt	r2, #28260	; 0x6e64
    9e7c:	orr	r6, r4, sl
    9e80:	orr	r7, r7, fp
    9e84:	ldrd	sl, [sp, #16]
    9e88:	eor	r0, r0, r6
    9e8c:	eor	r1, r1, r7
    9e90:	movw	r3, #29281	; 0x7261
    9e94:	orr	r8, r4, sl
    9e98:	orr	r9, r9, fp
    9e9c:	strd	r0, [sp, #160]	; 0xa0
    9ea0:	movt	r3, #25711	; 0x646f
    9ea4:	movw	sl, #29281	; 0x7261
    9ea8:	movw	fp, #26469	; 0x6765
    9eac:	movt	sl, #28261	; 0x6e65
    9eb0:	movt	fp, #27769	; 0x6c79
    9eb4:	movw	r0, #25973	; 0x6575
    9eb8:	movw	r1, #28005	; 0x6d65
    9ebc:	movt	r0, #28787	; 0x7073
    9ec0:	movt	r1, #29551	; 0x736f
    9ec4:	eor	r5, r9, fp
    9ec8:	str	r4, [sp, #176]	; 0xb0
    9ecc:	eor	r2, r2, r6
    9ed0:	eor	r4, r8, sl
    9ed4:	eor	r3, r3, r7
    9ed8:	strd	r4, [sp, #16]
    9edc:	eor	sl, r8, r0
    9ee0:	and	r5, ip, #7
    9ee4:	eor	fp, r9, r1
    9ee8:	str	r5, [sp, #196]	; 0xc4
    9eec:	beq	a1b0 <ftello64@plt+0x853c>
    9ef0:	ldr	ip, [sp, #192]	; 0xc0
    9ef4:	strd	sl, [sp, #40]	; 0x28
    9ef8:	ldrb	r4, [ip, #1]
    9efc:	add	ip, ip, #8
    9f00:	ldrb	r0, [ip, #-6]
    9f04:	lsr	r7, r4, #24
    9f08:	lsl	sl, r4, #8
    9f0c:	lsr	r8, r0, #16
    9f10:	str	sl, [sp]
    9f14:	str	r8, [sp, #12]
    9f18:	lsl	fp, r0, #16
    9f1c:	str	r7, [sp, #4]
    9f20:	mov	sl, #0
    9f24:	str	fp, [sp, #8]
    9f28:	ldrd	r4, [sp, #8]
    9f2c:	ldrd	r6, [sp]
    9f30:	ldrb	r8, [ip, #-5]
    9f34:	orr	r6, r6, r4
    9f38:	ldrb	r4, [ip, #-8]
    9f3c:	orr	r7, r7, r5
    9f40:	mov	r5, #0
    9f44:	lsr	r0, r8, #8
    9f48:	orr	r4, r4, r6
    9f4c:	str	r0, [sp, #28]
    9f50:	lsl	r6, r8, #24
    9f54:	ldrb	r0, [ip, #-3]
    9f58:	orr	r5, r5, r7
    9f5c:	str	r6, [sp, #24]
    9f60:	ldrd	r6, [sp, #24]
    9f64:	ldrb	r8, [ip, #-2]
    9f68:	orr	r5, r5, r7
    9f6c:	lsl	r7, r0, #8
    9f70:	ldrb	r0, [ip, #-1]
    9f74:	orr	r4, r4, r6
    9f78:	ldrb	fp, [ip, #-4]
    9f7c:	lsl	r6, r8, #16
    9f80:	str	r7, [sp, #140]	; 0x8c
    9f84:	orr	r4, r4, sl
    9f88:	str	sl, [sp, #136]	; 0x88
    9f8c:	lsl	r7, r0, #24
    9f90:	ldrd	r8, [sp, #136]	; 0x88
    9f94:	orr	r5, r5, fp
    9f98:	str	r6, [sp, #148]	; 0x94
    9f9c:	str	sl, [sp, #144]	; 0x90
    9fa0:	orr	r4, r4, r8
    9fa4:	str	r7, [sp, #156]	; 0x9c
    9fa8:	orr	r5, r5, r9
    9fac:	ldrd	r6, [sp, #144]	; 0x90
    9fb0:	str	sl, [sp, #152]	; 0x98
    9fb4:	ldrd	r8, [sp, #152]	; 0x98
    9fb8:	orr	r4, r4, r6
    9fbc:	orr	r5, r5, r7
    9fc0:	ldrd	r6, [sp, #160]	; 0xa0
    9fc4:	orr	r8, r8, r4
    9fc8:	orr	r9, r9, r5
    9fcc:	ldrd	r0, [sp, #40]	; 0x28
    9fd0:	lsl	r4, r2, #13
    9fd4:	eor	r6, r6, r8
    9fd8:	eor	r7, r7, r9
    9fdc:	orr	r4, r4, r3, lsr #19
    9fe0:	str	r4, [sp, #48]	; 0x30
    9fe4:	ldrd	r4, [sp, #16]
    9fe8:	adds	r0, r0, r2
    9fec:	adc	r1, r1, r3
    9ff0:	strd	r8, [sp, #32]
    9ff4:	adds	r4, r4, r6
    9ff8:	lsl	r9, r6, #16
    9ffc:	lsl	r8, r7, #16
    a000:	lsl	r3, r3, #13
    a004:	adc	r5, r5, r7
    a008:	orr	r9, r9, r7, lsr #16
    a00c:	orr	r8, r8, r6, lsr #16
    a010:	str	r9, [sp, #64]	; 0x40
    a014:	str	r8, [sp, #68]	; 0x44
    a018:	orr	r3, r3, r2, lsr #19
    a01c:	str	r3, [sp, #52]	; 0x34
    a020:	ldrd	r6, [sp, #64]	; 0x40
    a024:	ldrd	r2, [sp, #48]	; 0x30
    a028:	eor	r6, r6, r4
    a02c:	eor	r7, r7, r5
    a030:	eor	r2, r2, r0
    a034:	eor	r3, r3, r1
    a038:	str	r0, [sp, #60]	; 0x3c
    a03c:	lsl	r0, r6, #21
    a040:	adds	r4, r4, r2
    a044:	orr	r0, r0, r7, lsr #11
    a048:	str	r1, [sp, #56]	; 0x38
    a04c:	lsl	r8, r2, #17
    a050:	str	r0, [sp, #72]	; 0x48
    a054:	lsl	r0, r7, #21
    a058:	adc	r5, r5, r3
    a05c:	orr	r8, r8, r3, lsr #15
    a060:	orr	r0, r0, r6, lsr #11
    a064:	str	r8, [sp, #80]	; 0x50
    a068:	str	r0, [sp, #76]	; 0x4c
    a06c:	lsl	r3, r3, #17
    a070:	ldrd	r8, [sp, #56]	; 0x38
    a074:	orr	r3, r3, r2, lsr #15
    a078:	str	r3, [sp, #84]	; 0x54
    a07c:	ldrd	r2, [sp, #72]	; 0x48
    a080:	adds	r6, r6, r8
    a084:	adc	r7, r7, r9
    a088:	ldrd	r0, [sp, #80]	; 0x50
    a08c:	eor	r2, r2, r6
    a090:	eor	r3, r3, r7
    a094:	eor	r0, r0, r4
    a098:	str	r4, [sp, #92]	; 0x5c
    a09c:	lsl	r4, r2, #16
    a0a0:	str	r5, [sp, #88]	; 0x58
    a0a4:	orr	r4, r4, r3, lsr #16
    a0a8:	str	r4, [sp, #112]	; 0x70
    a0ac:	lsl	r4, r3, #16
    a0b0:	eor	r1, r1, r5
    a0b4:	orr	r4, r4, r2, lsr #16
    a0b8:	str	r4, [sp, #116]	; 0x74
    a0bc:	ldrd	r4, [sp, #88]	; 0x58
    a0c0:	adds	r6, r6, r0
    a0c4:	adc	r7, r7, r1
    a0c8:	lsl	r8, r0, #13
    a0cc:	adds	r2, r2, r4
    a0d0:	orr	r8, r8, r1, lsr #19
    a0d4:	adc	r3, r3, r5
    a0d8:	lsl	r1, r1, #13
    a0dc:	ldrd	r4, [sp, #112]	; 0x70
    a0e0:	orr	r1, r1, r0, lsr #19
    a0e4:	str	r8, [sp, #96]	; 0x60
    a0e8:	str	r1, [sp, #100]	; 0x64
    a0ec:	eor	r4, r4, r2
    a0f0:	ldrd	r0, [sp, #96]	; 0x60
    a0f4:	eor	r5, r5, r3
    a0f8:	str	r6, [sp, #108]	; 0x6c
    a0fc:	eor	r0, r0, r6
    a100:	str	r7, [sp, #104]	; 0x68
    a104:	lsl	r6, r4, #21
    a108:	eor	r1, r1, r7
    a10c:	orr	r6, r6, r5, lsr #11
    a110:	str	r6, [sp, #120]	; 0x78
    a114:	ldrd	r6, [sp, #104]	; 0x68
    a118:	adds	r2, r2, r0
    a11c:	lsl	r9, r0, #17
    a120:	lsl	r8, r5, #21
    a124:	adc	r3, r3, r1
    a128:	orr	r9, r9, r1, lsr #15
    a12c:	adds	r6, r6, r4
    a130:	orr	r8, r8, r4, lsr #11
    a134:	lsl	r1, r1, #17
    a138:	str	r8, [sp, #124]	; 0x7c
    a13c:	adc	r7, r7, r5
    a140:	str	r9, [sp, #128]	; 0x80
    a144:	ldrd	r4, [sp, #120]	; 0x78
    a148:	orr	r1, r1, r0, lsr #15
    a14c:	ldr	r9, [sp, #168]	; 0xa8
    a150:	str	r1, [sp, #132]	; 0x84
    a154:	eor	r4, r4, r6
    a158:	ldrd	r0, [sp, #32]
    a15c:	eor	r5, r5, r7
    a160:	str	r2, [sp, #20]
    a164:	cmp	r9, ip
    a168:	eor	r0, r0, r6
    a16c:	eor	r1, r1, r7
    a170:	strd	r4, [sp, #160]	; 0xa0
    a174:	strd	r0, [sp, #40]	; 0x28
    a178:	str	r3, [sp, #16]
    a17c:	ldrd	r6, [sp, #128]	; 0x80
    a180:	eor	r2, r2, r6
    a184:	eor	r3, r3, r7
    a188:	bne	9ef8 <ftello64@plt+0x8284>
    a18c:	ldr	r7, [sp, #192]	; 0xc0
    a190:	mov	fp, r1
    a194:	mov	sl, r0
    a198:	add	r1, r7, #8
    a19c:	rsb	r1, r1, r9
    a1a0:	bic	r1, r1, #7
    a1a4:	add	r1, r1, #8
    a1a8:	add	r7, r7, r1
    a1ac:	str	r7, [sp, #192]	; 0xc0
    a1b0:	ldr	r8, [sp, #196]	; 0xc4
    a1b4:	sub	r1, r8, #1
    a1b8:	cmp	r1, #6
    a1bc:	addls	pc, pc, r1, lsl #2
    a1c0:	b	a2b8 <ftello64@plt+0x8644>
    a1c4:	b	a29c <ftello64@plt+0x8628>
    a1c8:	b	a27c <ftello64@plt+0x8608>
    a1cc:	b	a25c <ftello64@plt+0x85e8>
    a1d0:	b	a23c <ftello64@plt+0x85c8>
    a1d4:	b	a220 <ftello64@plt+0x85ac>
    a1d8:	b	a200 <ftello64@plt+0x858c>
    a1dc:	b	a1e0 <ftello64@plt+0x856c>
    a1e0:	ldr	r9, [sp, #192]	; 0xc0
    a1e4:	mov	r0, #0
    a1e8:	ldrb	r4, [r9, #6]
    a1ec:	lsl	r1, r4, #16
    a1f0:	ldrd	r4, [sp, #176]	; 0xb0
    a1f4:	orr	r4, r4, r0
    a1f8:	orr	r5, r5, r1
    a1fc:	strd	r4, [sp, #176]	; 0xb0
    a200:	ldr	r6, [sp, #192]	; 0xc0
    a204:	mov	r0, #0
    a208:	ldrd	r8, [sp, #176]	; 0xb0
    a20c:	ldrb	r4, [r6, #5]
    a210:	orr	r8, r8, r0
    a214:	lsl	r1, r4, #8
    a218:	orr	r9, r9, r1
    a21c:	strd	r8, [sp, #176]	; 0xb0
    a220:	ldr	r9, [sp, #192]	; 0xc0
    a224:	mov	r0, #0
    a228:	ldrd	r4, [sp, #176]	; 0xb0
    a22c:	ldrb	r1, [r9, #4]
    a230:	orr	r4, r4, r0
    a234:	orr	r5, r5, r1
    a238:	strd	r4, [sp, #176]	; 0xb0
    a23c:	ldr	r6, [sp, #192]	; 0xc0
    a240:	ldrd	r8, [sp, #176]	; 0xb0
    a244:	ldrb	r4, [r6, #3]
    a248:	lsr	r1, r4, #8
    a24c:	lsl	r0, r4, #24
    a250:	orr	r8, r8, r0
    a254:	orr	r9, r9, r1
    a258:	strd	r8, [sp, #176]	; 0xb0
    a25c:	ldr	r9, [sp, #192]	; 0xc0
    a260:	ldrb	r4, [r9, #2]
    a264:	lsr	r1, r4, #16
    a268:	lsl	r0, r4, #16
    a26c:	ldrd	r4, [sp, #176]	; 0xb0
    a270:	orr	r4, r4, r0
    a274:	orr	r5, r5, r1
    a278:	strd	r4, [sp, #176]	; 0xb0
    a27c:	ldr	r6, [sp, #192]	; 0xc0
    a280:	ldrd	r8, [sp, #176]	; 0xb0
    a284:	ldrb	r4, [r6, #1]
    a288:	lsr	r1, r4, #24
    a28c:	lsl	r0, r4, #8
    a290:	orr	r8, r8, r0
    a294:	orr	r9, r9, r1
    a298:	strd	r8, [sp, #176]	; 0xb0
    a29c:	ldr	r9, [sp, #192]	; 0xc0
    a2a0:	mov	r1, #0
    a2a4:	ldrd	r4, [sp, #176]	; 0xb0
    a2a8:	ldrb	r0, [r9]
    a2ac:	orr	r5, r5, r1
    a2b0:	orr	r4, r4, r0
    a2b4:	strd	r4, [sp, #176]	; 0xb0
    a2b8:	ldrd	r6, [sp, #160]	; 0xa0
    a2bc:	lsl	ip, r2, #13
    a2c0:	ldrd	r0, [sp, #176]	; 0xb0
    a2c4:	ldrd	r4, [sp, #16]
    a2c8:	eor	r1, r1, r7
    a2cc:	eor	r0, r0, r6
    a2d0:	adds	r4, r4, r0
    a2d4:	lsl	r8, r1, #16
    a2d8:	adc	r5, r5, r1
    a2dc:	lsl	r9, r0, #16
    a2e0:	strd	r4, [sp]
    a2e4:	orr	r7, r8, r0, lsr #16
    a2e8:	adds	r8, r2, sl
    a2ec:	orr	r6, r9, r1, lsr #16
    a2f0:	orr	r4, ip, r3, lsr #19
    a2f4:	adc	r9, r3, fp
    a2f8:	lsl	r1, r3, #13
    a2fc:	ldrd	sl, [sp]
    a300:	eor	r4, r4, r8
    a304:	orr	r5, r1, r2, lsr #19
    a308:	mov	r3, r8
    a30c:	eor	r6, r6, sl
    a310:	eor	r7, r7, fp
    a314:	eor	r5, r5, r9
    a318:	lsl	r8, r4, #17
    a31c:	lsl	r1, r6, #21
    a320:	lsl	ip, r7, #21
    a324:	orr	r0, r8, r5, lsr #15
    a328:	adds	r8, r6, r9
    a32c:	adc	r9, r7, r3
    a330:	orr	sl, r1, r7, lsr #11
    a334:	orr	fp, ip, r6, lsr #11
    a338:	ldrd	r6, [sp]
    a33c:	lsl	ip, r5, #17
    a340:	eor	r2, r8, sl
    a344:	adds	r6, r6, r4
    a348:	orr	r1, ip, r4, lsr #15
    a34c:	adc	r7, r7, r5
    a350:	eor	r0, r0, r6
    a354:	eor	r3, r9, fp
    a358:	eor	r1, r1, r7
    a35c:	strd	r8, [sp, #8]
    a360:	lsl	r4, r2, #16
    a364:	mov	r9, r6
    a368:	lsl	r6, r0, #13
    a36c:	orr	sl, r4, r3, lsr #16
    a370:	lsl	ip, r3, #16
    a374:	orr	r4, r6, r1, lsr #19
    a378:	adds	r6, r2, r7
    a37c:	adc	r7, r3, r9
    a380:	orr	fp, ip, r2, lsr #16
    a384:	ldrd	r2, [sp, #8]
    a388:	lsl	ip, r1, #13
    a38c:	orr	r5, ip, r0, lsr #19
    a390:	eor	r8, r6, sl
    a394:	adds	r2, r2, r0
    a398:	eor	r9, r7, fp
    a39c:	adc	r3, r3, r1
    a3a0:	eor	r4, r4, r2
    a3a4:	eor	r5, r5, r3
    a3a8:	strd	r6, [sp]
    a3ac:	mov	r7, r2
    a3b0:	lsl	r2, r4, #17
    a3b4:	lsl	r1, r8, #21
    a3b8:	lsl	ip, r9, #21
    a3bc:	orr	r0, r2, r5, lsr #15
    a3c0:	adds	r2, r8, r3
    a3c4:	adc	r3, r9, r7
    a3c8:	orr	sl, r1, r9, lsr #11
    a3cc:	orr	fp, ip, r8, lsr #11
    a3d0:	strd	r2, [sp, #8]
    a3d4:	eor	r6, r2, sl
    a3d8:	eor	r7, r3, fp
    a3dc:	ldrd	r2, [sp]
    a3e0:	lsl	ip, r5, #17
    a3e4:	orr	r1, ip, r4, lsr #15
    a3e8:	ldrd	r8, [sp, #8]
    a3ec:	adds	r2, r2, r4
    a3f0:	lsl	ip, r6, #16
    a3f4:	adc	r3, r3, r5
    a3f8:	eor	r0, r0, r2
    a3fc:	eor	r1, r1, r3
    a400:	mov	r4, #255	; 0xff
    a404:	mov	r5, #0
    a408:	eor	r4, r4, r3
    a40c:	eor	r5, r5, r2
    a410:	ldrd	r2, [sp, #176]	; 0xb0
    a414:	orr	sl, ip, r7, lsr #16
    a418:	lsl	ip, r7, #16
    a41c:	str	ip, [sp]
    a420:	eor	r9, r9, r3
    a424:	ldr	r3, [sp]
    a428:	lsl	ip, r0, #13
    a42c:	eor	r8, r8, r2
    a430:	adds	r2, r4, r6
    a434:	orr	fp, r3, r6, lsr #16
    a438:	adc	r3, r5, r7
    a43c:	adds	r8, r8, r0
    a440:	strd	r2, [sp]
    a444:	orr	r2, ip, r1, lsr #19
    a448:	lsl	ip, r1, #13
    a44c:	ldrd	r4, [sp]
    a450:	adc	r9, r9, r1
    a454:	eor	r2, r2, r8
    a458:	orr	r3, ip, r0, lsr #19
    a45c:	eor	r3, r3, r9
    a460:	eor	r4, r4, sl
    a464:	mov	r7, r8
    a468:	lsl	r8, r2, #17
    a46c:	eor	r5, r5, fp
    a470:	orr	r0, r8, r3, lsr #15
    a474:	adds	r8, r4, r9
    a478:	lsl	r1, r4, #21
    a47c:	adc	r9, r5, r7
    a480:	ldrd	r6, [sp]
    a484:	lsl	ip, r5, #21
    a488:	orr	sl, r1, r5, lsr #11
    a48c:	adds	r6, r6, r2
    a490:	orr	fp, ip, r4, lsr #11
    a494:	lsl	ip, r3, #17
    a498:	adc	r7, r7, r3
    a49c:	eor	r0, r0, r6
    a4a0:	orr	r1, ip, r2, lsr #15
    a4a4:	eor	r4, r8, sl
    a4a8:	eor	r5, r9, fp
    a4ac:	eor	r1, r1, r7
    a4b0:	strd	r8, [sp, #8]
    a4b4:	mov	r9, r6
    a4b8:	lsl	r6, r0, #13
    a4bc:	lsl	r3, r4, #16
    a4c0:	lsl	ip, r5, #16
    a4c4:	orr	r2, r6, r1, lsr #19
    a4c8:	adds	r6, r7, r4
    a4cc:	adc	r7, r9, r5
    a4d0:	orr	sl, r3, r5, lsr #16
    a4d4:	orr	fp, ip, r4, lsr #16
    a4d8:	strd	r6, [sp]
    a4dc:	eor	r4, r6, sl
    a4e0:	eor	r5, r7, fp
    a4e4:	ldrd	r6, [sp, #8]
    a4e8:	lsl	ip, r1, #13
    a4ec:	orr	r3, ip, r0, lsr #19
    a4f0:	lsl	ip, r5, #21
    a4f4:	adds	r6, r6, r0
    a4f8:	orr	fp, ip, r4, lsr #11
    a4fc:	adc	r7, r7, r1
    a500:	eor	r2, r2, r6
    a504:	eor	r3, r3, r7
    a508:	mov	r9, r6
    a50c:	lsl	r6, r2, #17
    a510:	lsl	r1, r4, #21
    a514:	orr	r0, r6, r3, lsr #15
    a518:	adds	r6, r4, r7
    a51c:	adc	r7, r5, r9
    a520:	ldrd	r8, [sp]
    a524:	lsl	ip, r3, #17
    a528:	orr	sl, r1, r5, lsr #11
    a52c:	adds	r8, r8, r2
    a530:	orr	r1, ip, r2, lsr #15
    a534:	adc	r9, r9, r3
    a538:	eor	r0, r0, r8
    a53c:	eor	r4, r6, sl
    a540:	eor	r5, r7, fp
    a544:	eor	r1, r1, r9
    a548:	strd	r6, [sp, #8]
    a54c:	mov	r7, r8
    a550:	lsl	r8, r0, #13
    a554:	lsl	r3, r4, #16
    a558:	lsl	ip, r5, #16
    a55c:	orr	r2, r8, r1, lsr #19
    a560:	adds	r8, r9, r4
    a564:	adc	r9, r7, r5
    a568:	orr	sl, r3, r5, lsr #16
    a56c:	orr	fp, ip, r4, lsr #16
    a570:	ldrd	r4, [sp, #8]
    a574:	lsl	ip, r1, #13
    a578:	eor	r6, r8, sl
    a57c:	adds	r4, r4, r0
    a580:	orr	r3, ip, r0, lsr #19
    a584:	adc	r5, r5, r1
    a588:	eor	r2, r2, r4
    a58c:	eor	r7, r9, fp
    a590:	eor	r3, r3, r5
    a594:	strd	r8, [sp]
    a598:	mov	r9, r4
    a59c:	lsl	r4, r2, #17
    a5a0:	lsl	r1, r6, #21
    a5a4:	lsl	ip, r7, #21
    a5a8:	orr	r0, r4, r3, lsr #15
    a5ac:	adds	r4, r6, r5
    a5b0:	orr	sl, r1, r7, lsr #11
    a5b4:	adc	r5, r7, r9
    a5b8:	orr	fp, ip, r6, lsr #11
    a5bc:	ldrd	r6, [sp]
    a5c0:	lsl	ip, r3, #17
    a5c4:	strd	r4, [sp, #8]
    a5c8:	eor	r4, r4, sl
    a5cc:	adds	r6, r6, r2
    a5d0:	eor	r5, r5, fp
    a5d4:	adc	r7, r7, r3
    a5d8:	eor	r0, r0, r6
    a5dc:	orr	r1, ip, r2, lsr #15
    a5e0:	lsl	ip, r4, #16
    a5e4:	eor	r1, r1, r7
    a5e8:	orr	sl, ip, r5, lsr #16
    a5ec:	mov	r3, r6
    a5f0:	lsl	ip, r5, #16
    a5f4:	lsl	r6, r0, #13
    a5f8:	orr	fp, ip, r4, lsr #16
    a5fc:	orr	r8, r6, r1, lsr #19
    a600:	adds	r4, r4, r7
    a604:	ldrd	r6, [sp, #8]
    a608:	eor	r2, sl, r4
    a60c:	adc	r5, r5, r3
    a610:	lsl	ip, r1, #13
    a614:	adds	r6, r6, r0
    a618:	eor	r3, fp, r5
    a61c:	eor	r6, r6, r8
    a620:	orr	r9, ip, r0, lsr #19
    a624:	adc	r7, r7, r1
    a628:	lsl	ip, r2, #21
    a62c:	eor	r7, r7, r9
    a630:	adds	r4, r4, r6
    a634:	orr	r0, ip, r3, lsr #11
    a638:	lsl	ip, r3, #21
    a63c:	lsl	r3, r6, #17
    a640:	adc	r5, r5, r7
    a644:	orr	r1, ip, r2, lsr #11
    a648:	orr	r8, r3, r7, lsr #15
    a64c:	lsl	ip, r7, #17
    a650:	eor	r0, r0, r4
    a654:	eor	r0, r0, r8
    a658:	eor	r1, r1, r5
    a65c:	orr	r9, ip, r6, lsr #15
    a660:	eor	r2, r5, r0
    a664:	eor	r1, r1, r9
    a668:	ldr	r5, [sp, #184]	; 0xb8
    a66c:	eor	r3, r4, r1
    a670:	lsr	r0, r2, #8
    a674:	lsr	r1, r2, #16
    a678:	strb	r2, [r5]
    a67c:	strb	r3, [r5, #4]
    a680:	strb	r1, [r5, #2]
    a684:	lsr	r1, r2, #24
    a688:	strb	r0, [r5, #1]
    a68c:	lsr	r2, r3, #8
    a690:	strb	r1, [r5, #3]
    a694:	strb	r2, [r5, #5]
    a698:	lsr	r2, r3, #16
    a69c:	lsr	r3, r3, #24
    a6a0:	strb	r2, [r5, #6]
    a6a4:	strb	r3, [r5, #7]
    a6a8:	add	sp, sp, #208	; 0xd0
    a6ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
    a6b0:	bx	lr
    a6b4:	push	{r3, r4, r5, lr}
    a6b8:	subs	r5, r0, #0
    a6bc:	popeq	{r3, r4, r5, pc}
    a6c0:	ldr	r0, [r5]
    a6c4:	cmp	r0, #0
    a6c8:	movne	r4, r5
    a6cc:	beq	a6e0 <ftello64@plt+0x8a6c>
    a6d0:	bl	1824 <free@plt>
    a6d4:	ldr	r0, [r4, #4]!
    a6d8:	cmp	r0, #0
    a6dc:	bne	a6d0 <ftello64@plt+0x8a5c>
    a6e0:	mov	r3, #0
    a6e4:	str	r3, [r5]
    a6e8:	pop	{r3, r4, r5, pc}
    a6ec:	push	{r4, lr}
    a6f0:	mov	r4, r0
    a6f4:	bl	a6b4 <ftello64@plt+0x8a40>
    a6f8:	mov	r0, r4
    a6fc:	pop	{r4, lr}
    a700:	b	1824 <free@plt>
    a704:	push	{r3, r4, r5, r6, r7, lr}
    a708:	subs	r6, r0, #0
    a70c:	beq	a7a4 <ftello64@plt+0x8b30>
    a710:	ldr	r3, [r6]
    a714:	cmp	r3, #0
    a718:	beq	a7c8 <ftello64@plt+0x8b54>
    a71c:	mov	r2, r6
    a720:	mov	r3, #0
    a724:	b	a72c <ftello64@plt+0x8ab8>
    a728:	mov	r3, ip
    a72c:	ldr	r1, [r2, #4]!
    a730:	add	ip, r3, #1
    a734:	cmp	r1, #0
    a738:	bne	a728 <ftello64@plt+0x8ab4>
    a73c:	adds	r4, r3, #2
    a740:	bne	a7ec <ftello64@plt+0x8b78>
    a744:	mov	r0, r4
    a748:	bl	1974 <malloc@plt>
    a74c:	subs	r7, r0, #0
    a750:	beq	a7dc <ftello64@plt+0x8b68>
    a754:	ldr	r0, [r6]
    a758:	cmp	r0, #0
    a75c:	beq	a7e4 <ftello64@plt+0x8b70>
    a760:	mov	r4, r7
    a764:	b	a774 <ftello64@plt+0x8b00>
    a768:	ldr	r0, [r6, #4]!
    a76c:	cmp	r0, #0
    a770:	beq	a7b8 <ftello64@plt+0x8b44>
    a774:	bl	1a70 <__strdup@plt>
    a778:	cmp	r0, #0
    a77c:	str	r0, [r4], #4
    a780:	mov	r5, r0
    a784:	mov	r3, r4
    a788:	bne	a768 <ftello64@plt+0x8af4>
    a78c:	mov	r0, r7
    a790:	bl	a6b4 <ftello64@plt+0x8a40>
    a794:	mov	r0, r7
    a798:	bl	1824 <free@plt>
    a79c:	mov	r0, r5
    a7a0:	pop	{r3, r4, r5, r6, r7, pc}
    a7a4:	mov	r0, #4
    a7a8:	bl	1974 <malloc@plt>
    a7ac:	subs	r3, r0, #0
    a7b0:	beq	a7dc <ftello64@plt+0x8b68>
    a7b4:	mov	r7, r3
    a7b8:	mov	r2, #0
    a7bc:	mov	r0, r7
    a7c0:	str	r2, [r3]
    a7c4:	pop	{r3, r4, r5, r6, r7, pc}
    a7c8:	mov	r4, #1
    a7cc:	lsl	r0, r4, #2
    a7d0:	bl	1974 <malloc@plt>
    a7d4:	subs	r7, r0, #0
    a7d8:	bne	a754 <ftello64@plt+0x8ae0>
    a7dc:	mov	r0, #0
    a7e0:	pop	{r3, r4, r5, r6, r7, pc}
    a7e4:	mov	r3, r7
    a7e8:	b	a7b8 <ftello64@plt+0x8b44>
    a7ec:	mvn	r0, #0
    a7f0:	mov	r1, r4
    a7f4:	bl	dd48 <ftello64@plt+0xc0d4>
    a7f8:	cmp	r0, #3
    a7fc:	bhi	a7cc <ftello64@plt+0x8b58>
    a800:	b	a7dc <ftello64@plt+0x8b68>
    a804:	push	{r4, r5, r6, r7, r8, lr}
    a808:	subs	r7, r1, #0
    a80c:	mov	r6, r0
    a810:	beq	a8a0 <ftello64@plt+0x8c2c>
    a814:	ldr	r5, [r0]
    a818:	cmp	r5, #0
    a81c:	beq	a894 <ftello64@plt+0x8c20>
    a820:	ldr	r4, [r5]
    a824:	cmp	r4, #0
    a828:	beq	a8a8 <ftello64@plt+0x8c34>
    a82c:	mov	r3, r5
    a830:	mov	r2, #0
    a834:	b	a83c <ftello64@plt+0x8bc8>
    a838:	mov	r2, ip
    a83c:	ldr	r4, [r3, #4]!
    a840:	add	ip, r2, #1
    a844:	cmp	r4, #0
    a848:	bne	a838 <ftello64@plt+0x8bc4>
    a84c:	add	r8, r2, #3
    a850:	cmp	r8, ip
    a854:	bcc	a8c0 <ftello64@plt+0x8c4c>
    a858:	cmp	r8, #0
    a85c:	mov	r4, ip
    a860:	bne	a8ac <ftello64@plt+0x8c38>
    a864:	mov	r0, r5
    a868:	lsl	r1, r8, #2
    a86c:	bl	18b4 <realloc@plt>
    a870:	subs	r3, r0, #0
    a874:	beq	a8c0 <ftello64@plt+0x8c4c>
    a878:	add	r1, r3, r4, lsl #2
    a87c:	mov	r2, #0
    a880:	str	r7, [r3, r4, lsl #2]
    a884:	mov	r0, r2
    a888:	str	r2, [r1, #4]
    a88c:	str	r3, [r6]
    a890:	pop	{r4, r5, r6, r7, r8, pc}
    a894:	mov	r4, r5
    a898:	mov	r8, #2
    a89c:	b	a864 <ftello64@plt+0x8bf0>
    a8a0:	mov	r0, r7
    a8a4:	pop	{r4, r5, r6, r7, r8, pc}
    a8a8:	mov	r8, #2
    a8ac:	mvn	r0, #0
    a8b0:	mov	r1, r8
    a8b4:	bl	dd48 <ftello64@plt+0xc0d4>
    a8b8:	cmp	r0, #3
    a8bc:	bhi	a864 <ftello64@plt+0x8bf0>
    a8c0:	mvn	r0, #11
    a8c4:	pop	{r4, r5, r6, r7, r8, pc}
    a8c8:	push	{r3, r4, r5, lr}
    a8cc:	mov	r5, r1
    a8d0:	bl	a804 <ftello64@plt+0x8b90>
    a8d4:	subs	r4, r0, #0
    a8d8:	blt	a8e4 <ftello64@plt+0x8c70>
    a8dc:	mov	r0, r4
    a8e0:	pop	{r3, r4, r5, pc}
    a8e4:	mov	r0, r5
    a8e8:	bl	1824 <free@plt>
    a8ec:	mov	r0, r4
    a8f0:	pop	{r3, r4, r5, pc}
    a8f4:	push	{r4, r5, r6, r7, r8, lr}
    a8f8:	subs	r8, r0, #0
    a8fc:	mov	r7, r1
    a900:	beq	a96c <ftello64@plt+0x8cf8>
    a904:	cmp	r1, #0
    a908:	beq	a974 <ftello64@plt+0x8d00>
    a90c:	ldr	r4, [r8]
    a910:	cmp	r4, #0
    a914:	moveq	r5, r8
    a918:	beq	a964 <ftello64@plt+0x8cf0>
    a91c:	mov	r6, r8
    a920:	mov	r5, r8
    a924:	b	a934 <ftello64@plt+0x8cc0>
    a928:	ldr	r4, [r6, #4]!
    a92c:	cmp	r4, #0
    a930:	beq	a964 <ftello64@plt+0x8cf0>
    a934:	mov	r0, r4
    a938:	mov	r1, r7
    a93c:	bl	17ac <strcmp@plt>
    a940:	cmp	r0, #0
    a944:	strne	r4, [r5]
    a948:	addne	r5, r5, #4
    a94c:	bne	a928 <ftello64@plt+0x8cb4>
    a950:	mov	r0, r4
    a954:	bl	1824 <free@plt>
    a958:	ldr	r4, [r6, #4]!
    a95c:	cmp	r4, #0
    a960:	bne	a934 <ftello64@plt+0x8cc0>
    a964:	mov	r3, #0
    a968:	str	r3, [r5]
    a96c:	mov	r0, r8
    a970:	pop	{r4, r5, r6, r7, r8, pc}
    a974:	ldr	r0, [pc, #24]	; a994 <ftello64@plt+0x8d20>
    a978:	movw	r2, #543	; 0x21f
    a97c:	ldr	r1, [pc, #20]	; a998 <ftello64@plt+0x8d24>
    a980:	ldr	r3, [pc, #20]	; a99c <ftello64@plt+0x8d28>
    a984:	add	r0, pc, r0
    a988:	add	r1, pc, r1
    a98c:	add	r3, pc, r3
    a990:	bl	b2b4 <ftello64@plt+0x9640>
    a994:	andeq	r5, r0, r0, lsr #25
    a998:	andeq	r7, r0, ip, ror r2
    a99c:	andeq	r7, r0, ip, ror #4
    a9a0:	push	{r3, r4, r5, lr}
    a9a4:	subs	r5, r0, #0
    a9a8:	beq	a9dc <ftello64@plt+0x8d68>
    a9ac:	ldr	r1, [r5]
    a9b0:	cmp	r1, #0
    a9b4:	beq	a9dc <ftello64@plt+0x8d68>
    a9b8:	add	r4, r5, #4
    a9bc:	b	a9cc <ftello64@plt+0x8d58>
    a9c0:	ldr	r1, [r4], #4
    a9c4:	cmp	r1, #0
    a9c8:	beq	a9dc <ftello64@plt+0x8d68>
    a9cc:	mov	r0, r4
    a9d0:	bl	a8f4 <ftello64@plt+0x8c80>
    a9d4:	cmp	r4, #0
    a9d8:	bne	a9c0 <ftello64@plt+0x8d4c>
    a9dc:	mov	r0, r5
    a9e0:	pop	{r3, r4, r5, pc}
    a9e4:	ldrb	r3, [r0]
    a9e8:	ldrb	r0, [r1]
    a9ec:	rsb	r0, r0, r3
    a9f0:	bx	lr
    a9f4:	push	{r3, r4, r5, lr}
    a9f8:	mov	r5, r0
    a9fc:	ldrb	r3, [r0, #12]
    aa00:	cmp	r3, #0
    aa04:	movne	r4, #0
    aa08:	beq	aa2c <ftello64@plt+0x8db8>
    aa0c:	ldr	r3, [r5, #8]
    aa10:	add	r3, r3, r4, lsl #3
    aa14:	add	r4, r4, #1
    aa18:	ldr	r0, [r3, #4]
    aa1c:	bl	a9f4 <ftello64@plt+0x8d80>
    aa20:	ldrb	r3, [r5, #12]
    aa24:	cmp	r3, r4
    aa28:	bhi	aa0c <ftello64@plt+0x8d98>
    aa2c:	ldr	r0, [r5, #8]
    aa30:	bl	1824 <free@plt>
    aa34:	mov	r0, r5
    aa38:	pop	{r3, r4, r5, lr}
    aa3c:	b	1824 <free@plt>
    aa40:	push	{r4, r5, r6, lr}
    aa44:	mov	r0, #1
    aa48:	mov	r1, #32
    aa4c:	bl	177c <calloc@plt>
    aa50:	subs	r4, r0, #0
    aa54:	beq	aaa0 <ftello64@plt+0x8e2c>
    aa58:	mov	r0, #1
    aa5c:	mov	r1, r0
    aa60:	bl	177c <calloc@plt>
    aa64:	cmp	r0, #0
    aa68:	mov	r6, r0
    aa6c:	str	r0, [r4]
    aa70:	beq	aaa8 <ftello64@plt+0x8e34>
    aa74:	mov	r5, #1
    aa78:	mov	r1, #16
    aa7c:	str	r5, [r4, #4]
    aa80:	mov	r0, r5
    aa84:	bl	177c <calloc@plt>
    aa88:	cmp	r0, #0
    aa8c:	str	r0, [r4, #8]
    aa90:	beq	aacc <ftello64@plt+0x8e58>
    aa94:	str	r5, [r4, #12]
    aa98:	mov	r0, r4
    aa9c:	pop	{r4, r5, r6, pc}
    aaa0:	mov	r0, r4
    aaa4:	pop	{r4, r5, r6, pc}
    aaa8:	ldr	r5, [r4, #8]
    aaac:	mov	r0, r6
    aab0:	bl	1824 <free@plt>
    aab4:	mov	r0, r5
    aab8:	bl	1824 <free@plt>
    aabc:	mov	r0, r4
    aac0:	bl	1824 <free@plt>
    aac4:	mov	r0, #0
    aac8:	pop	{r4, r5, r6, pc}
    aacc:	mov	r5, r0
    aad0:	b	aaac <ftello64@plt+0x8e38>
    aad4:	push	{r4, lr}
    aad8:	subs	r4, r0, #0
    aadc:	popeq	{r4, pc}
    aae0:	ldr	r0, [r4, #8]
    aae4:	cmp	r0, #0
    aae8:	beq	aaf0 <ftello64@plt+0x8e7c>
    aaec:	bl	a9f4 <ftello64@plt+0x8d80>
    aaf0:	mov	r3, #0
    aaf4:	str	r3, [r4, #8]
    aaf8:	pop	{r4, pc}
    aafc:	push	{r4, lr}
    ab00:	subs	r4, r0, #0
    ab04:	popeq	{r4, pc}
    ab08:	ldr	r0, [r4, #8]
    ab0c:	cmp	r0, #0
    ab10:	beq	ab18 <ftello64@plt+0x8ea4>
    ab14:	bl	a9f4 <ftello64@plt+0x8d80>
    ab18:	ldr	r0, [r4]
    ab1c:	bl	1824 <free@plt>
    ab20:	mov	r0, r4
    ab24:	pop	{r4, lr}
    ab28:	b	1824 <free@plt>
    ab2c:	ldr	r3, [pc, #616]	; ad9c <ftello64@plt+0x9128>
    ab30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ab34:	mov	r8, r0
    ab38:	ldr	r0, [pc, #608]	; ada0 <ftello64@plt+0x912c>
    ab3c:	sub	sp, sp, #36	; 0x24
    ab40:	add	r3, pc, r3
    ab44:	ldr	r4, [r8, #8]
    ab48:	str	r1, [sp, #8]
    ab4c:	mov	r5, r2
    ab50:	ldr	r0, [r3, r0]
    ab54:	cmp	r4, #0
    ab58:	ldr	r3, [r0]
    ab5c:	str	r0, [sp, #12]
    ab60:	str	r3, [sp, #28]
    ab64:	beq	ad90 <ftello64@plt+0x911c>
    ab68:	cmp	r2, #0
    ab6c:	moveq	r0, r2
    ab70:	beq	ad04 <ftello64@plt+0x9090>
    ab74:	ldr	r2, [r8, #16]
    ab78:	add	r7, r1, r5
    ab7c:	ldr	r3, [r8, #20]
    ab80:	mov	r6, #0
    ab84:	add	r2, r2, #1
    ab88:	str	r2, [r8, #16]
    ab8c:	add	r3, r3, r5
    ab90:	str	r3, [r8, #20]
    ab94:	ldr	r2, [r4, #4]
    ab98:	add	sl, sp, #20
    ab9c:	ldr	r3, [r4]
    aba0:	ldr	r9, [pc, #508]	; ada4 <ftello64@plt+0x9130>
    aba4:	add	r3, r2, r3
    aba8:	add	r9, pc, r9
    abac:	rsb	fp, r5, r3
    abb0:	b	abcc <ftello64@plt+0x8f58>
    abb4:	ldr	r2, [r4, #4]
    abb8:	cmp	r6, r5
    abbc:	ldr	r3, [r4]
    abc0:	add	r3, r2, r3
    abc4:	rsb	fp, r5, r3
    abc8:	beq	ad70 <ftello64@plt+0x90fc>
    abcc:	cmp	r5, r2
    abd0:	bhi	abf0 <ftello64@plt+0x8f7c>
    abd4:	ldr	r0, [r8]
    abd8:	mov	r2, r5
    abdc:	ldr	r1, [sp, #8]
    abe0:	add	r0, r0, fp
    abe4:	bl	1884 <memcmp@plt>
    abe8:	cmp	r0, #0
    abec:	beq	ad70 <ftello64@plt+0x90fc>
    abf0:	ldrb	fp, [r7, #-1]!
    abf4:	mov	r0, sl
    abf8:	ldr	r1, [r4, #8]
    abfc:	mov	r3, #8
    ac00:	ldrb	r2, [r4, #12]
    ac04:	str	r9, [sp]
    ac08:	strb	fp, [sp, #20]
    ac0c:	bl	1a94 <bsearch@plt>
    ac10:	cmp	r0, #0
    ac14:	beq	ac28 <ftello64@plt+0x8fb4>
    ac18:	add	r6, r6, #1
    ac1c:	ldr	r4, [r0, #4]
    ac20:	cmp	r5, r6
    ac24:	bcs	abb4 <ftello64@plt+0x8f40>
    ac28:	ldm	r8, {r0, r1}
    ac2c:	add	r1, r1, #1
    ac30:	add	r1, r1, r5
    ac34:	bl	18b4 <realloc@plt>
    ac38:	cmp	r0, #0
    ac3c:	beq	ad00 <ftello64@plt+0x908c>
    ac40:	ldr	r6, [r8, #4]
    ac44:	mov	r2, r5
    ac48:	ldr	r1, [sp, #8]
    ac4c:	mov	r9, #0
    ac50:	str	r0, [r8]
    ac54:	add	r0, r0, r6
    ac58:	bl	1854 <memcpy@plt>
    ac5c:	ldm	r8, {r2, r3}
    ac60:	mov	r0, #1
    ac64:	mov	r1, #16
    ac68:	add	r3, r5, r3
    ac6c:	add	lr, r3, r0
    ac70:	str	lr, [r8, #4]
    ac74:	strb	r9, [r2, r3]
    ac78:	bl	177c <calloc@plt>
    ac7c:	subs	r7, r0, #0
    ac80:	beq	ad00 <ftello64@plt+0x908c>
    ac84:	str	r6, [r7]
    ac88:	str	r5, [r7, #4]
    ac8c:	ldrb	r1, [r4, #12]
    ac90:	ldr	r0, [r4, #8]
    ac94:	add	r1, r1, #1
    ac98:	lsl	r1, r1, #3
    ac9c:	bl	18b4 <realloc@plt>
    aca0:	subs	r1, r0, #0
    aca4:	beq	acf8 <ftello64@plt+0x9084>
    aca8:	ldr	r2, [r8, #12]
    acac:	mov	r3, r9
    acb0:	add	r2, r2, #1
    acb4:	str	r2, [r8, #12]
    acb8:	ldrb	r5, [r4, #12]
    acbc:	str	r1, [r4, #8]
    acc0:	mov	lr, r5
    acc4:	cmp	lr, r3
    acc8:	ble	ad2c <ftello64@plt+0x90b8>
    accc:	add	r2, lr, r3
    acd0:	asr	r2, r2, #1
    acd4:	ldrb	r0, [r1, r2, lsl #3]
    acd8:	rsb	r0, fp, r0
    acdc:	cmp	r0, #0
    ace0:	ble	ad20 <ftello64@plt+0x90ac>
    ace4:	cmp	r3, r2
    ace8:	mov	lr, r2
    acec:	bge	ad2c <ftello64@plt+0x90b8>
    acf0:	add	r2, r3, r2
    acf4:	b	acd0 <ftello64@plt+0x905c>
    acf8:	mov	r0, r7
    acfc:	bl	1824 <free@plt>
    ad00:	mvn	r0, #11
    ad04:	ldr	r1, [sp, #12]
    ad08:	ldr	r2, [sp, #28]
    ad0c:	ldr	r3, [r1]
    ad10:	cmp	r2, r3
    ad14:	bne	ad98 <ftello64@plt+0x9124>
    ad18:	add	sp, sp, #36	; 0x24
    ad1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ad20:	add	r3, r2, #1
    ad24:	cmp	lr, r3
    ad28:	bgt	accc <ftello64@plt+0x9058>
    ad2c:	add	r0, r3, #1
    ad30:	rsb	r2, r3, r5
    ad34:	lsl	r0, r0, #3
    ad38:	lsl	r2, r2, #3
    ad3c:	sub	r5, r0, #8
    ad40:	add	r0, r1, r0
    ad44:	add	r1, r1, r5
    ad48:	bl	180c <memmove@plt>
    ad4c:	ldr	r3, [r4, #8]
    ad50:	mov	r0, r6
    ad54:	add	r2, r3, r5
    ad58:	strb	fp, [r3, r5]
    ad5c:	str	r7, [r2, #4]
    ad60:	ldrb	r3, [r4, #12]
    ad64:	add	r3, r3, #1
    ad68:	strb	r3, [r4, #12]
    ad6c:	b	ad04 <ftello64@plt+0x9090>
    ad70:	ldr	r2, [r8, #24]
    ad74:	mov	r0, fp
    ad78:	ldr	r3, [r8, #28]
    ad7c:	add	r5, r2, r5
    ad80:	str	r5, [r8, #24]
    ad84:	add	r3, r3, #1
    ad88:	str	r3, [r8, #28]
    ad8c:	b	ad04 <ftello64@plt+0x9090>
    ad90:	mvn	r0, #21
    ad94:	b	ad04 <ftello64@plt+0x9090>
    ad98:	bl	189c <__stack_chk_fail@plt>
    ad9c:			; <UNDEFINED> instruction: 0x000192bc
    ada0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ada4:			; <UNDEFINED> instruction: 0xfffffe34
    ada8:	push	{r4, lr}
    adac:	ldr	r4, [pc, #68]	; adf8 <ftello64@plt+0x9184>
    adb0:	add	r4, pc, r4
    adb4:	ldr	r3, [r4]
    adb8:	cmp	r3, #0
    adbc:	blt	adc8 <ftello64@plt+0x9154>
    adc0:	mov	r0, #0
    adc4:	pop	{r4, pc}
    adc8:	ldr	r0, [pc, #44]	; adfc <ftello64@plt+0x9188>
    adcc:	movw	r1, #257	; 0x101
    add0:	movt	r1, #8
    add4:	add	r0, pc, r0
    add8:	bl	1944 <open64@plt>
    addc:	cmp	r0, #0
    ade0:	str	r0, [r4]
    ade4:	bge	adc0 <ftello64@plt+0x914c>
    ade8:	bl	1a58 <__errno_location@plt>
    adec:	ldr	r0, [r0]
    adf0:	rsb	r0, r0, #0
    adf4:	pop	{r4, pc}
    adf8:	andeq	r9, r1, r4, lsl #5
    adfc:	ldrdeq	r6, [r0], -r8
    ae00:	ldr	r3, [pc, #168]	; aeb0 <ftello64@plt+0x923c>
    ae04:	orr	r1, r0, #524288	; 0x80000
    ae08:	ldr	ip, [pc, #164]	; aeb4 <ftello64@plt+0x9240>
    ae0c:	mov	r0, #1
    ae10:	add	r3, pc, r3
    ae14:	mov	r2, #0
    ae18:	push	{r4, r5, r6, lr}
    ae1c:	sub	sp, sp, #24
    ae20:	ldr	r4, [r3, ip]
    ae24:	ldr	r3, [r4]
    ae28:	str	r3, [sp, #20]
    ae2c:	bl	1bb4 <socket@plt>
    ae30:	subs	r5, r0, #0
    ae34:	blt	ae9c <ftello64@plt+0x9228>
    ae38:	mov	r1, #8388608	; 0x800000
    ae3c:	add	r6, sp, #12
    ae40:	bl	6290 <ftello64@plt+0x461c>
    ae44:	bl	19e0 <getpid@plt>
    ae48:	mov	r3, #0
    ae4c:	cmp	r0, #1
    ae50:	mov	r0, r6
    ae54:	movwne	r2, #38528	; 0x9680
    ae58:	movweq	r2, #10000	; 0x2710
    ae5c:	movtne	r2, #152	; 0x98
    ae60:	bl	7f38 <ftello64@plt+0x62c4>
    ae64:	mov	r2, #8
    ae68:	mov	r3, r6
    ae6c:	str	r2, [sp]
    ae70:	mov	r0, r5
    ae74:	mov	r1, #1
    ae78:	mov	r2, #21
    ae7c:	bl	17dc <setsockopt@plt>
    ae80:	mov	r0, r5
    ae84:	ldr	r2, [sp, #20]
    ae88:	ldr	r3, [r4]
    ae8c:	cmp	r2, r3
    ae90:	bne	aeac <ftello64@plt+0x9238>
    ae94:	add	sp, sp, #24
    ae98:	pop	{r4, r5, r6, pc}
    ae9c:	bl	1a58 <__errno_location@plt>
    aea0:	ldr	r0, [r0]
    aea4:	rsb	r0, r0, #0
    aea8:	b	ae84 <ftello64@plt+0x9210>
    aeac:	bl	189c <__stack_chk_fail@plt>
    aeb0:	andeq	r8, r1, ip, ror #31
    aeb4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    aeb8:	push	{r4, lr}
    aebc:	ldr	r4, [pc, #84]	; af18 <ftello64@plt+0x92a4>
    aec0:	add	r4, pc, r4
    aec4:	ldr	r3, [r4]
    aec8:	cmp	r3, #0
    aecc:	blt	aed8 <ftello64@plt+0x9264>
    aed0:	mov	r0, #0
    aed4:	pop	{r4, pc}
    aed8:	ldr	r3, [pc, #60]	; af1c <ftello64@plt+0x92a8>
    aedc:	add	r3, pc, r3
    aee0:	ldrb	r0, [r3]
    aee4:	cmp	r0, #0
    aee8:	bne	aef8 <ftello64@plt+0x9284>
    aeec:	mov	r3, #2
    aef0:	str	r3, [r4]
    aef4:	pop	{r4, pc}
    aef8:	ldr	r0, [pc, #32]	; af20 <ftello64@plt+0x92ac>
    aefc:	movw	r1, #257	; 0x101
    af00:	movt	r1, #8
    af04:	add	r0, pc, r0
    af08:	bl	5a40 <ftello64@plt+0x3dcc>
    af0c:	str	r0, [r4]
    af10:	and	r0, r0, r0, asr #31
    af14:	pop	{r4, pc}
    af18:	andeq	r9, r1, r0, ror r1
    af1c:	andeq	r9, r1, r3, lsr #3
    af20:	ldrdeq	r5, [r0], -r4
    af24:	ldr	r3, [pc, #64]	; af6c <ftello64@plt+0x92f8>
    af28:	push	{r4, lr}
    af2c:	ldr	r4, [pc, r3]
    af30:	cmp	r4, #0
    af34:	poplt	{r4, pc}
    af38:	bl	19e0 <getpid@plt>
    af3c:	cmp	r0, #1
    af40:	popne	{r4, pc}
    af44:	cmp	r4, #2
    af48:	bgt	af60 <ftello64@plt+0x92ec>
    af4c:	ldr	r3, [pc, #28]	; af70 <ftello64@plt+0x92fc>
    af50:	mvn	r2, #0
    af54:	add	r3, pc, r3
    af58:	str	r2, [r3]
    af5c:	pop	{r4, pc}
    af60:	mov	r0, r4
    af64:	bl	54f8 <ftello64@plt+0x3884>
    af68:	b	af4c <ftello64@plt+0x92d8>
    af6c:	andeq	r9, r1, r4, lsl #2
    af70:	ldrdeq	r9, [r1], -ip
    af74:	push	{r3, r4, r5, r6, r7, lr}
    af78:	ldr	r3, [pc, #740]	; b264 <ftello64@plt+0x95f0>
    af7c:	ldr	r4, [pc, r3]
    af80:	cmp	r4, #9
    af84:	beq	b09c <ftello64@plt+0x9428>
    af88:	sub	r3, r4, #7
    af8c:	cmp	r3, #1
    af90:	bls	b040 <ftello64@plt+0x93cc>
    af94:	sub	r3, r4, #3
    af98:	cmp	r3, #1
    af9c:	movhi	r3, r4
    afa0:	bls	b064 <ftello64@plt+0x93f0>
    afa4:	sub	r4, r4, #5
    afa8:	cmp	r4, #1
    afac:	bls	b0b4 <ftello64@plt+0x9440>
    afb0:	cmp	r3, #4
    afb4:	beq	affc <ftello64@plt+0x9388>
    afb8:	sub	r2, r3, #6
    afbc:	cmp	r2, #2
    afc0:	bls	affc <ftello64@plt+0x9388>
    afc4:	cmp	r3, #2
    afc8:	beq	affc <ftello64@plt+0x9388>
    afcc:	ldr	r5, [pc, #660]	; b268 <ftello64@plt+0x95f4>
    afd0:	ldr	r4, [pc, #660]	; b26c <ftello64@plt+0x95f8>
    afd4:	add	r5, pc, r5
    afd8:	add	r4, pc, r4
    afdc:	ldr	r0, [r5]
    afe0:	bl	54f8 <ftello64@plt+0x3884>
    afe4:	str	r0, [r5]
    afe8:	ldr	r0, [r4]
    afec:	bl	54f8 <ftello64@plt+0x3884>
    aff0:	str	r0, [r4]
    aff4:	pop	{r3, r4, r5, r6, r7, lr}
    aff8:	b	aeb8 <ftello64@plt+0x9244>
    affc:	bl	ada8 <ftello64@plt+0x9134>
    b000:	cmp	r0, #0
    b004:	blt	afcc <ftello64@plt+0x9358>
    b008:	ldr	r6, [pc, #608]	; b270 <ftello64@plt+0x95fc>
    b00c:	mov	r4, r0
    b010:	ldr	r5, [pc, #604]	; b274 <ftello64@plt+0x9600>
    b014:	add	r6, pc, r6
    b018:	add	r5, pc, r5
    b01c:	ldr	r0, [r6]
    b020:	bl	54f8 <ftello64@plt+0x3884>
    b024:	str	r0, [r6]
    b028:	ldr	r0, [r5]
    b02c:	bl	54f8 <ftello64@plt+0x3884>
    b030:	str	r0, [r5]
    b034:	bl	af24 <ftello64@plt+0x92b0>
    b038:	mov	r0, r4
    b03c:	pop	{r3, r4, r5, r6, r7, pc}
    b040:	bl	19e0 <getpid@plt>
    b044:	cmp	r0, #1
    b048:	beq	b05c <ftello64@plt+0x93e8>
    b04c:	mov	r0, #2
    b050:	bl	1bf0 <isatty@plt>
    b054:	cmp	r0, #0
    b058:	bgt	afcc <ftello64@plt+0x9358>
    b05c:	cmp	r4, #7
    b060:	bne	af94 <ftello64@plt+0x9320>
    b064:	ldr	r5, [pc, #524]	; b278 <ftello64@plt+0x9604>
    b068:	add	r5, pc, r5
    b06c:	ldr	r3, [r5]
    b070:	cmp	r3, #0
    b074:	blt	b0e8 <ftello64@plt+0x9474>
    b078:	mov	r4, #0
    b07c:	ldr	r5, [pc, #504]	; b27c <ftello64@plt+0x9608>
    b080:	add	r5, pc, r5
    b084:	ldr	r0, [r5]
    b088:	bl	54f8 <ftello64@plt+0x3884>
    b08c:	str	r0, [r5]
    b090:	bl	af24 <ftello64@plt+0x92b0>
    b094:	mov	r0, r4
    b098:	pop	{r3, r4, r5, r6, r7, pc}
    b09c:	ldr	r6, [pc, #476]	; b280 <ftello64@plt+0x960c>
    b0a0:	mov	r4, #0
    b0a4:	ldr	r5, [pc, #472]	; b284 <ftello64@plt+0x9610>
    b0a8:	add	r6, pc, r6
    b0ac:	add	r5, pc, r5
    b0b0:	b	b01c <ftello64@plt+0x93a8>
    b0b4:	ldr	r5, [pc, #460]	; b288 <ftello64@plt+0x9614>
    b0b8:	add	r5, pc, r5
    b0bc:	ldr	r3, [r5]
    b0c0:	cmp	r3, #0
    b0c4:	blt	b178 <ftello64@plt+0x9504>
    b0c8:	mov	r4, #0
    b0cc:	ldr	r5, [pc, #440]	; b28c <ftello64@plt+0x9618>
    b0d0:	add	r5, pc, r5
    b0d4:	ldr	r0, [r5]
    b0d8:	bl	54f8 <ftello64@plt+0x3884>
    b0dc:	str	r0, [r5]
    b0e0:	bl	af24 <ftello64@plt+0x92b0>
    b0e4:	b	b094 <ftello64@plt+0x9420>
    b0e8:	mov	r0, #2
    b0ec:	bl	ae00 <ftello64@plt+0x918c>
    b0f0:	cmp	r0, #0
    b0f4:	mov	r4, r0
    b0f8:	str	r0, [r5]
    b0fc:	blt	b15c <ftello64@plt+0x94e8>
    b100:	ldr	r6, [pc, #392]	; b290 <ftello64@plt+0x961c>
    b104:	add	r6, pc, r6
    b108:	add	r0, r6, #2
    b10c:	bl	1a04 <strlen@plt>
    b110:	mov	r1, r6
    b114:	add	r2, r0, #2
    b118:	mov	r0, r4
    b11c:	bl	1c44 <connect@plt>
    b120:	cmp	r0, #0
    b124:	bge	b078 <ftello64@plt+0x9404>
    b128:	bl	1a58 <__errno_location@plt>
    b12c:	ldr	r4, [r0]
    b130:	ldr	r0, [r5]
    b134:	bl	54f8 <ftello64@plt+0x3884>
    b138:	rsb	r4, r4, #0
    b13c:	cmp	r4, #0
    b140:	str	r0, [r5]
    b144:	bge	b07c <ftello64@plt+0x9408>
    b148:	ldr	r3, [pc, #324]	; b294 <ftello64@plt+0x9620>
    b14c:	add	r3, pc, r3
    b150:	ldr	r3, [r3]
    b154:	mov	r4, r3
    b158:	b	afa4 <ftello64@plt+0x9330>
    b15c:	bl	54f8 <ftello64@plt+0x3884>
    b160:	ldr	r3, [pc, #304]	; b298 <ftello64@plt+0x9624>
    b164:	add	r3, pc, r3
    b168:	ldr	r3, [r3]
    b16c:	mov	r4, r3
    b170:	str	r0, [r5]
    b174:	b	afa4 <ftello64@plt+0x9330>
    b178:	mov	r0, #2
    b17c:	bl	ae00 <ftello64@plt+0x918c>
    b180:	cmp	r0, #0
    b184:	mov	r4, r0
    b188:	str	r0, [r5]
    b18c:	blt	b1d0 <ftello64@plt+0x955c>
    b190:	ldr	r6, [pc, #260]	; b29c <ftello64@plt+0x9628>
    b194:	add	r6, pc, r6
    b198:	add	r0, r6, #2
    b19c:	bl	1a04 <strlen@plt>
    b1a0:	mov	r1, r6
    b1a4:	add	r7, r0, #2
    b1a8:	mov	r0, r4
    b1ac:	mov	r2, r7
    b1b0:	bl	1c44 <connect@plt>
    b1b4:	cmp	r0, #0
    b1b8:	blt	b1f0 <ftello64@plt+0x957c>
    b1bc:	ldr	r3, [pc, #220]	; b2a0 <ftello64@plt+0x962c>
    b1c0:	mov	r2, #0
    b1c4:	add	r3, pc, r3
    b1c8:	strb	r2, [r3]
    b1cc:	b	b0c8 <ftello64@plt+0x9454>
    b1d0:	bl	54f8 <ftello64@plt+0x3884>
    b1d4:	ldr	r2, [pc, #200]	; b2a4 <ftello64@plt+0x9630>
    b1d8:	ldr	r3, [pc, #200]	; b2a8 <ftello64@plt+0x9634>
    b1dc:	add	r2, pc, r2
    b1e0:	add	r3, pc, r3
    b1e4:	ldr	r3, [r3]
    b1e8:	str	r0, [r2]
    b1ec:	b	afb0 <ftello64@plt+0x933c>
    b1f0:	ldr	r0, [r5]
    b1f4:	bl	54f8 <ftello64@plt+0x3884>
    b1f8:	mov	r0, #1
    b1fc:	bl	ae00 <ftello64@plt+0x918c>
    b200:	cmp	r0, #0
    b204:	str	r0, [r5]
    b208:	blt	b1d0 <ftello64@plt+0x955c>
    b20c:	mov	r1, r6
    b210:	mov	r2, r7
    b214:	bl	1c44 <connect@plt>
    b218:	cmp	r0, #0
    b21c:	blt	b234 <ftello64@plt+0x95c0>
    b220:	ldr	r3, [pc, #132]	; b2ac <ftello64@plt+0x9638>
    b224:	mov	r2, #1
    b228:	add	r3, pc, r3
    b22c:	strb	r2, [r3]
    b230:	b	b0c8 <ftello64@plt+0x9454>
    b234:	bl	1a58 <__errno_location@plt>
    b238:	ldr	r4, [r0]
    b23c:	ldr	r0, [r5]
    b240:	bl	54f8 <ftello64@plt+0x3884>
    b244:	rsb	r4, r4, #0
    b248:	cmp	r4, #0
    b24c:	str	r0, [r5]
    b250:	bge	b0cc <ftello64@plt+0x9458>
    b254:	ldr	r3, [pc, #84]	; b2b0 <ftello64@plt+0x963c>
    b258:	add	r3, pc, r3
    b25c:	ldr	r3, [r3]
    b260:	b	afb0 <ftello64@plt+0x933c>
    b264:	strdeq	r9, [r1], -r8
    b268:	andeq	r9, r1, ip, rrx
    b26c:	andeq	r9, r1, r4, rrx
    b270:	andeq	r9, r1, ip, lsr #32
    b274:	andeq	r9, r1, r4, lsr #32
    b278:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    b27c:			; <UNDEFINED> instruction: 0x00018fbc
    b280:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    b284:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    b288:	andeq	r8, r1, r4, lsl #31
    b28c:	andeq	r8, r1, r0, ror pc
    b290:	muleq	r0, ip, r1
    b294:	andeq	r8, r1, r8, lsr #30
    b298:	andeq	r8, r1, r0, lsl pc
    b29c:	andeq	r7, r0, ip, lsl #1
    b2a0:			; <UNDEFINED> instruction: 0x00018eba
    b2a4:	andeq	r8, r1, r0, ror #28
    b2a8:	muleq	r1, r4, lr
    b2ac:	andeq	r8, r1, r6, asr lr
    b2b0:	andeq	r8, r1, ip, lsl lr
    b2b4:	ldr	ip, [pc, #72]	; b304 <ftello64@plt+0x9690>
    b2b8:	push	{r4, lr}
    b2bc:	add	ip, pc, ip
    b2c0:	sub	sp, sp, #8
    b2c4:	mov	r4, r1
    b2c8:	ldr	ip, [ip]
    b2cc:	mov	lr, r2
    b2d0:	cmp	ip, #1
    b2d4:	bgt	b2dc <ftello64@plt+0x9668>
    b2d8:	bl	1c20 <abort@plt>
    b2dc:	ldr	ip, [pc, #36]	; b308 <ftello64@plt+0x9694>
    b2e0:	mov	r1, r0
    b2e4:	str	r3, [sp]
    b2e8:	mov	r2, r4
    b2ec:	add	ip, pc, ip
    b2f0:	mov	r3, lr
    b2f4:	mov	r0, #2
    b2f8:	str	ip, [sp, #4]
    b2fc:	bl	2a58 <ftello64@plt+0xde4>
    b300:	b	b2d8 <ftello64@plt+0x9664>
    b304:	andeq	r8, r1, ip, ror sp
    b308:	andeq	r6, r0, r0, ror #20
    b30c:	cmp	r0, #0
    b310:	push	{r3, lr}
    b314:	blt	b378 <ftello64@plt+0x9704>
    b318:	cmp	r0, #9
    b31c:	bgt	b358 <ftello64@plt+0x96e4>
    b320:	ldr	r3, [pc, #112]	; b398 <ftello64@plt+0x9724>
    b324:	add	r3, pc, r3
    b328:	ldrb	r3, [r3]
    b32c:	cmp	r3, #0
    b330:	beq	b348 <ftello64@plt+0x96d4>
    b334:	cmp	r0, #5
    b338:	moveq	r0, #3
    b33c:	beq	b348 <ftello64@plt+0x96d4>
    b340:	cmp	r0, #6
    b344:	moveq	r0, #4
    b348:	ldr	r3, [pc, #76]	; b39c <ftello64@plt+0x9728>
    b34c:	add	r3, pc, r3
    b350:	str	r0, [r3]
    b354:	pop	{r3, pc}
    b358:	ldr	r0, [pc, #64]	; b3a0 <ftello64@plt+0x972c>
    b35c:	movw	r2, #275	; 0x113
    b360:	ldr	r1, [pc, #60]	; b3a4 <ftello64@plt+0x9730>
    b364:	ldr	r3, [pc, #60]	; b3a8 <ftello64@plt+0x9734>
    b368:	add	r0, pc, r0
    b36c:	add	r1, pc, r1
    b370:	add	r3, pc, r3
    b374:	bl	b2b4 <ftello64@plt+0x9640>
    b378:	ldr	r0, [pc, #44]	; b3ac <ftello64@plt+0x9738>
    b37c:	movw	r2, #274	; 0x112
    b380:	ldr	r1, [pc, #40]	; b3b0 <ftello64@plt+0x973c>
    b384:	ldr	r3, [pc, #40]	; b3b4 <ftello64@plt+0x9740>
    b388:	add	r0, pc, r0
    b38c:	add	r1, pc, r1
    b390:	add	r3, pc, r3
    b394:	bl	b2b4 <ftello64@plt+0x9640>
    b398:	andeq	r8, r1, r9, asr sp
    b39c:	andeq	r8, r1, r8, lsr #26
    b3a0:	andeq	r6, r0, r0, asr #20
    b3a4:	andeq	r6, r0, r8, lsr #20
    b3a8:	andeq	r6, r0, r0, ror #17
    b3ac:	andeq	r6, r0, r0, lsl #20
    b3b0:	andeq	r6, r0, r8, lsl #20
    b3b4:	andeq	r6, r0, r0, asr #17
    b3b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b3bc:	mov	r6, r0
    b3c0:	ldr	lr, [pc, #272]	; b4d8 <ftello64@plt+0x9864>
    b3c4:	sub	sp, sp, #2080	; 0x820
    b3c8:	ldr	r0, [pc, #268]	; b4dc <ftello64@plt+0x9868>
    b3cc:	mov	r8, r3
    b3d0:	add	lr, pc, lr
    b3d4:	sub	sp, sp, #4
    b3d8:	mov	r4, r1
    b3dc:	mov	r9, r2
    b3e0:	ldr	r0, [lr, r0]
    b3e4:	mov	r3, lr
    b3e8:	ldr	sl, [sp, #2120]	; 0x848
    b3ec:	ldr	fp, [sp, #2124]	; 0x84c
    b3f0:	ldr	r3, [r0]
    b3f4:	str	r0, [sp, #20]
    b3f8:	str	r3, [sp, #2076]	; 0x81c
    b3fc:	bl	1a58 <__errno_location@plt>
    b400:	cmp	r4, #0
    b404:	mov	r5, r0
    b408:	ldr	r7, [r0]
    b40c:	blt	b450 <ftello64@plt+0x97dc>
    b410:	ldr	r3, [pc, #200]	; b4e0 <ftello64@plt+0x986c>
    b414:	and	r2, r6, #7
    b418:	add	r3, pc, r3
    b41c:	ldr	r3, [r3]
    b420:	cmp	r2, r3
    b424:	ble	b4c4 <ftello64@plt+0x9850>
    b428:	rsb	r0, r4, #0
    b42c:	ldr	r1, [sp, #20]
    b430:	ldr	r2, [sp, #2076]	; 0x81c
    b434:	str	r7, [r5]
    b438:	ldr	r3, [r1]
    b43c:	cmp	r2, r3
    b440:	bne	b4c0 <ftello64@plt+0x984c>
    b444:	add	sp, sp, #2080	; 0x820
    b448:	add	sp, sp, #4
    b44c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b450:	ldr	r3, [pc, #140]	; b4e4 <ftello64@plt+0x9870>
    b454:	and	r2, r6, #7
    b458:	rsb	r4, r4, #0
    b45c:	add	r3, pc, r3
    b460:	ldr	r3, [r3]
    b464:	cmp	r2, r3
    b468:	bgt	b428 <ftello64@plt+0x97b4>
    b46c:	str	r4, [r5]
    b470:	ldr	r2, [sp, #2128]	; 0x850
    b474:	mov	r1, #2048	; 0x800
    b478:	str	fp, [sp]
    b47c:	add	fp, sp, #28
    b480:	mov	r3, r1
    b484:	str	r2, [sp, #4]
    b488:	mov	r0, fp
    b48c:	mov	r2, #1
    b490:	bl	1848 <__vsnprintf_chk@plt>
    b494:	mov	ip, #0
    b498:	str	fp, [sp, #12]
    b49c:	mov	r0, r6
    b4a0:	str	sl, [sp]
    b4a4:	mov	r1, r4
    b4a8:	mov	r2, r9
    b4ac:	mov	r3, r8
    b4b0:	str	ip, [sp, #4]
    b4b4:	str	ip, [sp, #8]
    b4b8:	bl	2174 <ftello64@plt+0x500>
    b4bc:	b	b42c <ftello64@plt+0x97b8>
    b4c0:	bl	189c <__stack_chk_fail@plt>
    b4c4:	cmp	r4, #0
    b4c8:	beq	b470 <ftello64@plt+0x97fc>
    b4cc:	b	b46c <ftello64@plt+0x97f8>
    b4d0:	str	r7, [r5]
    b4d4:	bl	1bfc <_Unwind_Resume@plt>
    b4d8:	andeq	r8, r1, ip, lsr #20
    b4dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b4e0:	andeq	r8, r1, r0, lsr #24
    b4e4:	ldrdeq	r8, [r1], -ip
    b4e8:	push	{r4, r5, r6, lr}
    b4ec:	sub	sp, sp, #24
    b4f0:	ldr	lr, [pc, #76]	; b544 <ftello64@plt+0x98d0>
    b4f4:	add	ip, sp, #48	; 0x30
    b4f8:	ldr	r4, [pc, #72]	; b548 <ftello64@plt+0x98d4>
    b4fc:	add	lr, pc, lr
    b500:	ldr	r6, [sp, #40]	; 0x28
    b504:	ldr	r5, [sp, #44]	; 0x2c
    b508:	ldr	r4, [lr, r4]
    b50c:	str	r6, [sp]
    b510:	str	r5, [sp, #4]
    b514:	ldr	lr, [r4]
    b518:	str	ip, [sp, #8]
    b51c:	str	ip, [sp, #16]
    b520:	str	lr, [sp, #20]
    b524:	bl	b3b8 <ftello64@plt+0x9744>
    b528:	ldr	r2, [sp, #20]
    b52c:	ldr	r3, [r4]
    b530:	cmp	r2, r3
    b534:	bne	b540 <ftello64@plt+0x98cc>
    b538:	add	sp, sp, #24
    b53c:	pop	{r4, r5, r6, pc}
    b540:	bl	189c <__stack_chk_fail@plt>
    b544:	andeq	r8, r1, r0, lsl #18
    b548:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b54c:	ldr	ip, [pc, #72]	; b59c <ftello64@plt+0x9928>
    b550:	push	{r4, lr}
    b554:	add	ip, pc, ip
    b558:	sub	sp, sp, #8
    b55c:	mov	r4, r1
    b560:	ldr	ip, [ip]
    b564:	mov	lr, r2
    b568:	cmp	ip, #1
    b56c:	bgt	b574 <ftello64@plt+0x9900>
    b570:	bl	1c20 <abort@plt>
    b574:	ldr	ip, [pc, #36]	; b5a0 <ftello64@plt+0x992c>
    b578:	mov	r1, r0
    b57c:	str	r3, [sp]
    b580:	mov	r2, r4
    b584:	add	ip, pc, ip
    b588:	mov	r3, lr
    b58c:	mov	r0, #2
    b590:	str	ip, [sp, #4]
    b594:	bl	2a58 <ftello64@plt+0xde4>
    b598:	b	b570 <ftello64@plt+0x98fc>
    b59c:	andeq	r8, r1, r4, ror #21
    b5a0:	andeq	r6, r0, ip, ror #18
    b5a4:	push	{r4, r5, r6, r7, r8, r9, lr}
    b5a8:	sub	sp, sp, #12
    b5ac:	mov	r9, r0
    b5b0:	mov	r7, r1
    b5b4:	mov	r6, r2
    b5b8:	mov	r8, r3
    b5bc:	bl	1a58 <__errno_location@plt>
    b5c0:	ldr	ip, [pc, #80]	; b618 <ftello64@plt+0x99a4>
    b5c4:	add	ip, pc, ip
    b5c8:	ldr	ip, [ip]
    b5cc:	cmp	ip, #6
    b5d0:	mov	r4, r0
    b5d4:	ldr	r5, [r0]
    b5d8:	bgt	b5e8 <ftello64@plt+0x9974>
    b5dc:	str	r5, [r4]
    b5e0:	add	sp, sp, #12
    b5e4:	pop	{r4, r5, r6, r7, r8, r9, pc}
    b5e8:	ldr	ip, [pc, #44]	; b61c <ftello64@plt+0x99a8>
    b5ec:	mov	r1, r9
    b5f0:	str	r8, [sp]
    b5f4:	mov	r2, r7
    b5f8:	add	ip, pc, ip
    b5fc:	mov	r3, r6
    b600:	mov	r0, #7
    b604:	str	ip, [sp, #4]
    b608:	bl	2a58 <ftello64@plt+0xde4>
    b60c:	b	b5dc <ftello64@plt+0x9968>
    b610:	str	r5, [r4]
    b614:	bl	1bfc <_Unwind_Resume@plt>
    b618:	andeq	r8, r1, r4, ror sl
    b61c:	andeq	r6, r0, ip, lsr r9
    b620:	mov	r2, r0
    b624:	ldr	r0, [pc, #40]	; b654 <ftello64@plt+0x99e0>
    b628:	push	{r3, lr}
    b62c:	mov	r1, #10
    b630:	add	r0, pc, r0
    b634:	bl	74e0 <ftello64@plt+0x586c>
    b638:	cmp	r0, #0
    b63c:	blt	b64c <ftello64@plt+0x99d8>
    b640:	bl	b30c <ftello64@plt+0x9698>
    b644:	mov	r0, #0
    b648:	pop	{r3, pc}
    b64c:	mvn	r0, #21
    b650:	pop	{r3, pc}
    b654:	andeq	r8, r1, r0, asr #12
    b658:	push	{r3, lr}
    b65c:	bl	61a8 <ftello64@plt+0x4534>
    b660:	subs	r3, r0, #0
    b664:	blt	b688 <ftello64@plt+0x9a14>
    b668:	and	r2, r3, #7
    b66c:	cmp	r3, r2
    b670:	bne	b690 <ftello64@plt+0x9a1c>
    b674:	ldr	r2, [pc, #24]	; b694 <ftello64@plt+0x9a20>
    b678:	mov	r0, #0
    b67c:	add	r2, pc, r2
    b680:	str	r3, [r2]
    b684:	pop	{r3, pc}
    b688:	mov	r0, r3
    b68c:	pop	{r3, pc}
    b690:	bl	2144 <ftello64@plt+0x4d0>
    b694:			; <UNDEFINED> instruction: 0x000189bc
    b698:	push	{r4, r5, r6, lr}
    b69c:	mov	r4, r1
    b6a0:	ldr	r1, [pc, #684]	; b954 <ftello64@plt+0x9ce0>
    b6a4:	sub	sp, sp, #16
    b6a8:	mov	r5, r0
    b6ac:	add	r1, pc, r1
    b6b0:	bl	17ac <strcmp@plt>
    b6b4:	cmp	r0, #0
    b6b8:	bne	b744 <ftello64@plt+0x9ad0>
    b6bc:	cmp	r4, #0
    b6c0:	beq	b85c <ftello64@plt+0x9be8>
    b6c4:	ldr	r1, [pc, #652]	; b958 <ftello64@plt+0x9ce4>
    b6c8:	mov	r0, r5
    b6cc:	add	r1, pc, r1
    b6d0:	bl	17ac <strcmp@plt>
    b6d4:	cmp	r0, #0
    b6d8:	beq	b764 <ftello64@plt+0x9af0>
    b6dc:	ldr	r1, [pc, #632]	; b95c <ftello64@plt+0x9ce8>
    b6e0:	mov	r0, r5
    b6e4:	add	r1, pc, r1
    b6e8:	bl	17ac <strcmp@plt>
    b6ec:	cmp	r0, #0
    b6f0:	beq	b7a0 <ftello64@plt+0x9b2c>
    b6f4:	ldr	r1, [pc, #612]	; b960 <ftello64@plt+0x9cec>
    b6f8:	mov	r0, r5
    b6fc:	add	r1, pc, r1
    b700:	bl	17ac <strcmp@plt>
    b704:	subs	r6, r0, #0
    b708:	bne	b814 <ftello64@plt+0x9ba0>
    b70c:	cmp	r4, #0
    b710:	beq	b774 <ftello64@plt+0x9b00>
    b714:	mov	r0, r4
    b718:	bl	5594 <ftello64@plt+0x3920>
    b71c:	cmp	r0, #0
    b720:	blt	b8bc <ftello64@plt+0x9c48>
    b724:	ldr	r3, [pc, #568]	; b964 <ftello64@plt+0x9cf0>
    b728:	moveq	r2, #0
    b72c:	movne	r2, #1
    b730:	mov	r0, #0
    b734:	add	r3, pc, r3
    b738:	strb	r2, [r3]
    b73c:	add	sp, sp, #16
    b740:	pop	{r4, r5, r6, pc}
    b744:	ldr	r1, [pc, #540]	; b968 <ftello64@plt+0x9cf4>
    b748:	mov	r0, r5
    b74c:	add	r1, pc, r1
    b750:	bl	17ac <strcmp@plt>
    b754:	cmp	r0, #0
    b758:	bne	b780 <ftello64@plt+0x9b0c>
    b75c:	cmp	r4, #0
    b760:	beq	b7fc <ftello64@plt+0x9b88>
    b764:	mov	r0, r4
    b768:	bl	b620 <ftello64@plt+0x99ac>
    b76c:	cmp	r0, #0
    b770:	blt	b870 <ftello64@plt+0x9bfc>
    b774:	mov	r0, #0
    b778:	add	sp, sp, #16
    b77c:	pop	{r4, r5, r6, pc}
    b780:	ldr	r1, [pc, #484]	; b96c <ftello64@plt+0x9cf8>
    b784:	mov	r0, r5
    b788:	add	r1, pc, r1
    b78c:	bl	17ac <strcmp@plt>
    b790:	cmp	r0, #0
    b794:	bne	b6f4 <ftello64@plt+0x9a80>
    b798:	cmp	r4, #0
    b79c:	beq	b774 <ftello64@plt+0x9b00>
    b7a0:	mov	r0, r4
    b7a4:	bl	b658 <ftello64@plt+0x99e4>
    b7a8:	cmp	r0, #0
    b7ac:	bge	b774 <ftello64@plt+0x9b00>
    b7b0:	ldr	r3, [pc, #440]	; b970 <ftello64@plt+0x9cfc>
    b7b4:	add	r3, pc, r3
    b7b8:	ldr	r3, [r3]
    b7bc:	cmp	r3, #3
    b7c0:	ble	b774 <ftello64@plt+0x9b00>
    b7c4:	ldr	r2, [pc, #424]	; b974 <ftello64@plt+0x9d00>
    b7c8:	mov	r1, #0
    b7cc:	ldr	ip, [pc, #420]	; b978 <ftello64@plt+0x9d04>
    b7d0:	movw	r3, #934	; 0x3a6
    b7d4:	add	r2, pc, r2
    b7d8:	str	r2, [sp, #4]
    b7dc:	ldr	r2, [pc, #408]	; b97c <ftello64@plt+0x9d08>
    b7e0:	add	ip, pc, ip
    b7e4:	str	r4, [sp, #8]
    b7e8:	mov	r0, #4
    b7ec:	str	ip, [sp]
    b7f0:	add	r2, pc, r2
    b7f4:	bl	b4e8 <ftello64@plt+0x9874>
    b7f8:	b	b774 <ftello64@plt+0x9b00>
    b7fc:	ldr	r1, [pc, #380]	; b980 <ftello64@plt+0x9d0c>
    b800:	mov	r0, r5
    b804:	add	r1, pc, r1
    b808:	bl	17ac <strcmp@plt>
    b80c:	cmp	r0, #0
    b810:	beq	b774 <ftello64@plt+0x9b00>
    b814:	ldr	r1, [pc, #360]	; b984 <ftello64@plt+0x9d10>
    b818:	mov	r0, r5
    b81c:	add	r1, pc, r1
    b820:	bl	17ac <strcmp@plt>
    b824:	subs	r5, r0, #0
    b828:	bne	b774 <ftello64@plt+0x9b00>
    b82c:	cmp	r4, #0
    b830:	beq	b774 <ftello64@plt+0x9b00>
    b834:	mov	r0, r4
    b838:	bl	5594 <ftello64@plt+0x3920>
    b83c:	cmp	r0, #0
    b840:	blt	b908 <ftello64@plt+0x9c94>
    b844:	ldr	r3, [pc, #316]	; b988 <ftello64@plt+0x9d14>
    b848:	moveq	r2, #0
    b84c:	movne	r2, #1
    b850:	add	r3, pc, r3
    b854:	strb	r2, [r3]
    b858:	b	b774 <ftello64@plt+0x9b00>
    b85c:	ldr	r3, [pc, #296]	; b98c <ftello64@plt+0x9d18>
    b860:	mov	r2, #7
    b864:	add	r3, pc, r3
    b868:	str	r2, [r3]
    b86c:	b	b774 <ftello64@plt+0x9b00>
    b870:	ldr	r3, [pc, #280]	; b990 <ftello64@plt+0x9d1c>
    b874:	add	r3, pc, r3
    b878:	ldr	r3, [r3]
    b87c:	cmp	r3, #3
    b880:	ble	b774 <ftello64@plt+0x9b00>
    b884:	ldr	r2, [pc, #264]	; b994 <ftello64@plt+0x9d20>
    b888:	mov	r1, #0
    b88c:	ldr	ip, [pc, #260]	; b998 <ftello64@plt+0x9d24>
    b890:	movw	r3, #929	; 0x3a1
    b894:	add	r2, pc, r2
    b898:	str	r2, [sp, #4]
    b89c:	ldr	r2, [pc, #248]	; b99c <ftello64@plt+0x9d28>
    b8a0:	add	ip, pc, ip
    b8a4:	str	r4, [sp, #8]
    b8a8:	mov	r0, #4
    b8ac:	str	ip, [sp]
    b8b0:	add	r2, pc, r2
    b8b4:	bl	b4e8 <ftello64@plt+0x9874>
    b8b8:	b	b774 <ftello64@plt+0x9b00>
    b8bc:	ldr	r3, [pc, #220]	; b9a0 <ftello64@plt+0x9d2c>
    b8c0:	add	r3, pc, r3
    b8c4:	ldr	r3, [r3]
    b8c8:	cmp	r3, #3
    b8cc:	ble	b774 <ftello64@plt+0x9b00>
    b8d0:	ldr	r2, [pc, #204]	; b9a4 <ftello64@plt+0x9d30>
    b8d4:	mov	r1, r6
    b8d8:	ldr	ip, [pc, #200]	; b9a8 <ftello64@plt+0x9d34>
    b8dc:	movw	r3, #939	; 0x3ab
    b8e0:	add	r2, pc, r2
    b8e4:	str	r2, [sp, #4]
    b8e8:	ldr	r2, [pc, #188]	; b9ac <ftello64@plt+0x9d38>
    b8ec:	add	ip, pc, ip
    b8f0:	str	r4, [sp, #8]
    b8f4:	mov	r0, #4
    b8f8:	str	ip, [sp]
    b8fc:	add	r2, pc, r2
    b900:	bl	b4e8 <ftello64@plt+0x9874>
    b904:	b	b774 <ftello64@plt+0x9b00>
    b908:	ldr	r3, [pc, #160]	; b9b0 <ftello64@plt+0x9d3c>
    b90c:	add	r3, pc, r3
    b910:	ldr	r3, [r3]
    b914:	cmp	r3, #3
    b918:	ble	b774 <ftello64@plt+0x9b00>
    b91c:	ldr	r2, [pc, #144]	; b9b4 <ftello64@plt+0x9d40>
    b920:	mov	r1, r5
    b924:	ldr	ip, [pc, #140]	; b9b8 <ftello64@plt+0x9d44>
    b928:	mov	r3, #944	; 0x3b0
    b92c:	add	r2, pc, r2
    b930:	str	r2, [sp, #4]
    b934:	ldr	r2, [pc, #128]	; b9bc <ftello64@plt+0x9d48>
    b938:	add	ip, pc, ip
    b93c:	str	r4, [sp, #8]
    b940:	mov	r0, #4
    b944:	str	ip, [sp]
    b948:	add	r2, pc, r2
    b94c:	bl	b4e8 <ftello64@plt+0x9874>
    b950:	b	b774 <ftello64@plt+0x9b00>
    b954:	andeq	r5, r0, r8, lsl r6
    b958:	andeq	r6, r0, r4, lsl #18
    b95c:	andeq	r6, r0, ip, lsr #18
    b960:	andeq	r6, r0, r4, asr r9
    b964:	andeq	r8, r1, ip, asr #18
    b968:	andeq	r6, r0, r4, lsl #17
    b96c:	andeq	r6, r0, r8, lsl #17
    b970:	andeq	r8, r1, r4, lsl #17
    b974:	andeq	r6, r0, r0, asr r8
    b978:	andeq	r6, r0, r0, lsl #9
    b97c:	andeq	r6, r0, r4, lsr #11
    b980:	andeq	r6, r0, ip, asr #16
    b984:	andeq	r6, r0, ip, ror r8
    b988:	andeq	r8, r1, ip, lsr #16
    b98c:	ldrdeq	r8, [r1], -r4
    b990:	andeq	r8, r1, r4, asr #15
    b994:	andeq	r6, r0, r0, asr r7
    b998:	andeq	r6, r0, r0, asr #7
    b99c:	andeq	r6, r0, r4, ror #9
    b9a0:	andeq	r8, r1, r8, ror r7
    b9a4:	andeq	r6, r0, r4, lsl #15
    b9a8:	andeq	r6, r0, r4, ror r3
    b9ac:	muleq	r0, r8, r4
    b9b0:	andeq	r8, r1, ip, lsr #14
    b9b4:	andeq	r6, r0, r4, lsl #15
    b9b8:	andeq	r6, r0, r8, lsr #6
    b9bc:	andeq	r6, r0, ip, asr #8
    b9c0:	mov	r0, #0
    b9c4:	push	{r4, lr}
    b9c8:	mov	r1, r0
    b9cc:	sub	sp, sp, #16
    b9d0:	bl	5b78 <ftello64@plt+0x3f04>
    b9d4:	cmp	r0, #0
    b9d8:	blt	bbc0 <ftello64@plt+0x9f4c>
    b9dc:	ldr	r0, [pc, #492]	; bbd0 <ftello64@plt+0x9f5c>
    b9e0:	add	r0, pc, r0
    b9e4:	bl	17e8 <secure_getenv@plt>
    b9e8:	subs	r4, r0, #0
    b9ec:	beq	b9fc <ftello64@plt+0x9d88>
    b9f0:	bl	b620 <ftello64@plt+0x99ac>
    b9f4:	cmp	r0, #0
    b9f8:	blt	bb74 <ftello64@plt+0x9f00>
    b9fc:	ldr	r0, [pc, #464]	; bbd4 <ftello64@plt+0x9f60>
    ba00:	add	r0, pc, r0
    ba04:	bl	17e8 <secure_getenv@plt>
    ba08:	subs	r4, r0, #0
    ba0c:	beq	ba1c <ftello64@plt+0x9da8>
    ba10:	bl	b658 <ftello64@plt+0x99e4>
    ba14:	cmp	r0, #0
    ba18:	blt	bb28 <ftello64@plt+0x9eb4>
    ba1c:	ldr	r0, [pc, #436]	; bbd8 <ftello64@plt+0x9f64>
    ba20:	add	r0, pc, r0
    ba24:	bl	17e8 <secure_getenv@plt>
    ba28:	subs	r4, r0, #0
    ba2c:	beq	ba50 <ftello64@plt+0x9ddc>
    ba30:	bl	5594 <ftello64@plt+0x3920>
    ba34:	cmp	r0, #0
    ba38:	blt	badc <ftello64@plt+0x9e68>
    ba3c:	ldr	r3, [pc, #408]	; bbdc <ftello64@plt+0x9f68>
    ba40:	moveq	r2, #0
    ba44:	movne	r2, #1
    ba48:	add	r3, pc, r3
    ba4c:	strb	r2, [r3]
    ba50:	ldr	r0, [pc, #392]	; bbe0 <ftello64@plt+0x9f6c>
    ba54:	add	r0, pc, r0
    ba58:	bl	17e8 <secure_getenv@plt>
    ba5c:	subs	r4, r0, #0
    ba60:	beq	ba84 <ftello64@plt+0x9e10>
    ba64:	bl	5594 <ftello64@plt+0x3920>
    ba68:	cmp	r0, #0
    ba6c:	blt	ba8c <ftello64@plt+0x9e18>
    ba70:	ldr	r3, [pc, #364]	; bbe4 <ftello64@plt+0x9f70>
    ba74:	moveq	r2, #0
    ba78:	movne	r2, #1
    ba7c:	add	r3, pc, r3
    ba80:	strb	r2, [r3]
    ba84:	add	sp, sp, #16
    ba88:	pop	{r4, pc}
    ba8c:	ldr	r3, [pc, #340]	; bbe8 <ftello64@plt+0x9f74>
    ba90:	add	r3, pc, r3
    ba94:	ldr	r3, [r3]
    ba98:	cmp	r3, #3
    ba9c:	ble	ba84 <ftello64@plt+0x9e10>
    baa0:	ldr	r2, [pc, #324]	; bbec <ftello64@plt+0x9f78>
    baa4:	mov	r1, #0
    baa8:	ldr	ip, [pc, #320]	; bbf0 <ftello64@plt+0x9f7c>
    baac:	movw	r3, #973	; 0x3cd
    bab0:	add	r2, pc, r2
    bab4:	str	r2, [sp, #4]
    bab8:	ldr	r2, [pc, #308]	; bbf4 <ftello64@plt+0x9f80>
    babc:	add	ip, pc, ip
    bac0:	str	r4, [sp, #8]
    bac4:	mov	r0, #4
    bac8:	str	ip, [sp]
    bacc:	add	r2, pc, r2
    bad0:	bl	b4e8 <ftello64@plt+0x9874>
    bad4:	add	sp, sp, #16
    bad8:	pop	{r4, pc}
    badc:	ldr	r3, [pc, #276]	; bbf8 <ftello64@plt+0x9f84>
    bae0:	add	r3, pc, r3
    bae4:	ldr	r3, [r3]
    bae8:	cmp	r3, #3
    baec:	ble	ba50 <ftello64@plt+0x9ddc>
    baf0:	ldr	r2, [pc, #260]	; bbfc <ftello64@plt+0x9f88>
    baf4:	mov	r1, #0
    baf8:	ldr	ip, [pc, #256]	; bc00 <ftello64@plt+0x9f8c>
    bafc:	movw	r3, #969	; 0x3c9
    bb00:	add	r2, pc, r2
    bb04:	str	r2, [sp, #4]
    bb08:	ldr	r2, [pc, #244]	; bc04 <ftello64@plt+0x9f90>
    bb0c:	add	ip, pc, ip
    bb10:	str	r4, [sp, #8]
    bb14:	mov	r0, #4
    bb18:	str	ip, [sp]
    bb1c:	add	r2, pc, r2
    bb20:	bl	b4e8 <ftello64@plt+0x9874>
    bb24:	b	ba50 <ftello64@plt+0x9ddc>
    bb28:	ldr	r3, [pc, #216]	; bc08 <ftello64@plt+0x9f94>
    bb2c:	add	r3, pc, r3
    bb30:	ldr	r3, [r3]
    bb34:	cmp	r3, #3
    bb38:	ble	ba1c <ftello64@plt+0x9da8>
    bb3c:	ldr	r2, [pc, #200]	; bc0c <ftello64@plt+0x9f98>
    bb40:	mov	r1, #0
    bb44:	ldr	ip, [pc, #196]	; bc10 <ftello64@plt+0x9f9c>
    bb48:	movw	r3, #965	; 0x3c5
    bb4c:	add	r2, pc, r2
    bb50:	str	r2, [sp, #4]
    bb54:	ldr	r2, [pc, #184]	; bc14 <ftello64@plt+0x9fa0>
    bb58:	add	ip, pc, ip
    bb5c:	str	r4, [sp, #8]
    bb60:	mov	r0, #4
    bb64:	str	ip, [sp]
    bb68:	add	r2, pc, r2
    bb6c:	bl	b4e8 <ftello64@plt+0x9874>
    bb70:	b	ba1c <ftello64@plt+0x9da8>
    bb74:	ldr	r3, [pc, #156]	; bc18 <ftello64@plt+0x9fa4>
    bb78:	add	r3, pc, r3
    bb7c:	ldr	r3, [r3]
    bb80:	cmp	r3, #3
    bb84:	ble	b9fc <ftello64@plt+0x9d88>
    bb88:	ldr	r2, [pc, #140]	; bc1c <ftello64@plt+0x9fa8>
    bb8c:	mov	r1, #0
    bb90:	ldr	ip, [pc, #136]	; bc20 <ftello64@plt+0x9fac>
    bb94:	movw	r3, #961	; 0x3c1
    bb98:	add	r2, pc, r2
    bb9c:	str	r2, [sp, #4]
    bba0:	ldr	r2, [pc, #124]	; bc24 <ftello64@plt+0x9fb0>
    bba4:	add	ip, pc, ip
    bba8:	str	r4, [sp, #8]
    bbac:	mov	r0, #4
    bbb0:	str	ip, [sp]
    bbb4:	add	r2, pc, r2
    bbb8:	bl	b4e8 <ftello64@plt+0x9874>
    bbbc:	b	b9fc <ftello64@plt+0x9d88>
    bbc0:	ldr	r0, [pc, #96]	; bc28 <ftello64@plt+0x9fb4>
    bbc4:	add	r0, pc, r0
    bbc8:	bl	7318 <ftello64@plt+0x56a4>
    bbcc:	b	b9dc <ftello64@plt+0x9d68>
    bbd0:	andeq	r6, r0, r8, lsl #14
    bbd4:	strdeq	r6, [r0], -ip
    bbd8:	strdeq	r6, [r0], -r0
    bbdc:	andeq	r8, r1, r8, lsr r6
    bbe0:	strdeq	r6, [r0], -r8
    bbe4:	andeq	r8, r1, r0, lsl #12
    bbe8:	andeq	r8, r1, r8, lsr #11
    bbec:	andeq	r6, r0, r4, ror r6
    bbf0:	andeq	r6, r0, ip, lsr r7
    bbf4:	andeq	r6, r0, r8, asr #5
    bbf8:	andeq	r8, r1, r8, asr r5
    bbfc:	andeq	r6, r0, r4, lsr #12
    bc00:	andeq	r6, r0, ip, ror #13
    bc04:	andeq	r6, r0, r8, ror r2
    bc08:	andeq	r8, r1, ip, lsl #10
    bc0c:	ldrdeq	r6, [r0], -r8
    bc10:	andeq	r6, r0, r0, lsr #13
    bc14:	andeq	r6, r0, ip, lsr #4
    bc18:	andeq	r8, r1, r0, asr #9
    bc1c:	andeq	r6, r0, ip, asr #8
    bc20:	andeq	r6, r0, r4, asr r6
    bc24:	andeq	r6, r0, r0, ror #3
    bc28:			; <UNDEFINED> instruction: 0xfffffacc
    bc2c:	ldr	r3, [pc, #4]	; bc38 <ftello64@plt+0x9fc4>
    bc30:	ldr	r0, [pc, r3]
    bc34:	bx	lr
    bc38:	andeq	r8, r1, r8, lsl #8
    bc3c:	push	{r3, r4, r5, lr}
    bc40:	ldr	r0, [r0]
    bc44:	ldr	r5, [r1]
    bc48:	bl	17d0 <basename@plt>
    bc4c:	mov	r4, r0
    bc50:	mov	r0, r5
    bc54:	bl	17d0 <basename@plt>
    bc58:	mov	r1, r0
    bc5c:	mov	r0, r4
    bc60:	pop	{r3, r4, r5, lr}
    bc64:	b	17ac <strcmp@plt>
    bc68:	ldr	ip, [pc, #684]	; bf1c <ftello64@plt+0xa2a8>
    bc6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bc70:	subs	r4, r2, #0
    bc74:	add	fp, sp, #32
    bc78:	ldr	r2, [pc, #672]	; bf20 <ftello64@plt+0xa2ac>
    bc7c:	sub	sp, sp, #68	; 0x44
    bc80:	add	ip, pc, ip
    bc84:	mov	r8, r3
    bc88:	mov	r3, ip
    bc8c:	mov	sl, r0
    bc90:	ldr	r2, [ip, r2]
    bc94:	ldr	r3, [r2]
    bc98:	str	r2, [fp, #-60]	; 0xffffffc4
    bc9c:	str	r3, [fp, #-40]	; 0xffffffd8
    bca0:	beq	befc <ftello64@plt+0xa288>
    bca4:	cmp	r8, #0
    bca8:	beq	bedc <ftello64@plt+0xa268>
    bcac:	ldr	r5, [pc, #624]	; bf24 <ftello64@plt+0xa2b0>
    bcb0:	cmp	r1, #0
    bcb4:	str	r4, [fp, #-44]	; 0xffffffd4
    bcb8:	add	r5, pc, r5
    bcbc:	movne	r5, r1
    bcc0:	mov	r0, r5
    bcc4:	bl	1a04 <strlen@plt>
    bcc8:	mov	r6, r0
    bccc:	mov	r0, r4
    bcd0:	bl	1a04 <strlen@plt>
    bcd4:	mov	r1, r5
    bcd8:	add	r0, r0, r6
    bcdc:	add	r3, r0, #15
    bce0:	bic	r3, r3, #7
    bce4:	sub	sp, sp, r3
    bce8:	add	r9, sp, #16
    bcec:	mov	r0, r9
    bcf0:	bl	1890 <stpcpy@plt>
    bcf4:	ldr	r1, [fp, #-44]	; 0xffffffd4
    bcf8:	cmp	r1, #0
    bcfc:	mov	r3, r0
    bd00:	beq	bd0c <ftello64@plt+0xa098>
    bd04:	bl	1890 <stpcpy@plt>
    bd08:	mov	r3, r0
    bd0c:	mov	r2, #0
    bd10:	mov	r0, r9
    bd14:	strb	r2, [r3]
    bd18:	bl	192c <opendir@plt>
    bd1c:	subs	r6, r0, #0
    bd20:	beq	be94 <ftello64@plt+0xa220>
    bd24:	bl	1a58 <__errno_location@plt>
    bd28:	ldr	r1, [pc, #504]	; bf28 <ftello64@plt+0xa2b4>
    bd2c:	ldr	r2, [pc, #504]	; bf2c <ftello64@plt+0xa2b8>
    bd30:	ldr	r3, [pc, #504]	; bf30 <ftello64@plt+0xa2bc>
    bd34:	add	r1, pc, r1
    bd38:	add	r2, pc, r2
    bd3c:	str	r1, [fp, #-56]	; 0xffffffc8
    bd40:	add	r3, pc, r3
    bd44:	str	r2, [fp, #-64]	; 0xffffffc0
    bd48:	str	r3, [fp, #-68]	; 0xffffffbc
    bd4c:	ldr	r1, [pc, #480]	; bf34 <ftello64@plt+0xa2c0>
    bd50:	ldr	r2, [pc, #480]	; bf38 <ftello64@plt+0xa2c4>
    bd54:	ldr	r3, [pc, #480]	; bf3c <ftello64@plt+0xa2c8>
    bd58:	add	r1, pc, r1
    bd5c:	add	r2, pc, r2
    bd60:	str	r1, [fp, #-72]	; 0xffffffb8
    bd64:	add	r3, pc, r3
    bd68:	str	r2, [fp, #-76]	; 0xffffffb4
    bd6c:	str	r3, [fp, #-80]	; 0xffffffb0
    bd70:	mov	r7, r0
    bd74:	mov	r4, #0
    bd78:	str	r4, [r7]
    bd7c:	mov	r0, r6
    bd80:	bl	1b6c <readdir64@plt>
    bd84:	subs	r5, r0, #0
    bd88:	beq	be24 <ftello64@plt+0xa1b0>
    bd8c:	mov	r1, r8
    bd90:	bl	5d10 <ftello64@plt+0x409c>
    bd94:	cmp	r0, #0
    bd98:	beq	bd78 <ftello64@plt+0xa104>
    bd9c:	add	r2, r5, #19
    bda0:	mov	r0, r9
    bda4:	ldr	r1, [fp, #-56]	; 0xffffffc8
    bda8:	mov	r3, #0
    bdac:	bl	6084 <ftello64@plt+0x4410>
    bdb0:	subs	r4, r0, #0
    bdb4:	beq	beac <ftello64@plt+0xa238>
    bdb8:	bl	17d0 <basename@plt>
    bdbc:	mov	r2, r4
    bdc0:	mov	r1, r0
    bdc4:	mov	r0, sl
    bdc8:	bl	9950 <ftello64@plt+0x7cdc>
    bdcc:	cmn	r0, #17
    bdd0:	mov	r3, r0
    bdd4:	beq	be58 <ftello64@plt+0xa1e4>
    bdd8:	cmp	r0, #0
    bddc:	blt	beb4 <ftello64@plt+0xa240>
    bde0:	bne	bd74 <ftello64@plt+0xa100>
    bde4:	bl	bc2c <ftello64@plt+0x9fb8>
    bde8:	cmp	r0, #6
    bdec:	ble	be18 <ftello64@plt+0xa1a4>
    bdf0:	ldr	r2, [fp, #-68]	; 0xffffffbc
    bdf4:	mov	r0, #7
    bdf8:	ldr	r3, [fp, #-72]	; 0xffffffb8
    bdfc:	mov	r1, #0
    be00:	str	r4, [sp, #8]
    be04:	str	r2, [sp]
    be08:	str	r3, [sp, #4]
    be0c:	mov	r3, #84	; 0x54
    be10:	ldr	r2, [fp, #-64]	; 0xffffffc0
    be14:	bl	b4e8 <ftello64@plt+0x9874>
    be18:	mov	r0, r4
    be1c:	bl	1824 <free@plt>
    be20:	b	bd74 <ftello64@plt+0xa100>
    be24:	ldr	r4, [r7]
    be28:	cmp	r4, #0
    be2c:	rsbne	r4, r4, #0
    be30:	mov	r0, r6
    be34:	bl	1c50 <closedir@plt>
    be38:	ldr	r1, [fp, #-60]	; 0xffffffc4
    be3c:	mov	r0, r4
    be40:	ldr	r2, [fp, #-40]	; 0xffffffd8
    be44:	ldr	r3, [r1]
    be48:	cmp	r2, r3
    be4c:	bne	bed8 <ftello64@plt+0xa264>
    be50:	sub	sp, fp, #32
    be54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    be58:	bl	bc2c <ftello64@plt+0x9fb8>
    be5c:	cmp	r0, #6
    be60:	ble	be18 <ftello64@plt+0xa1a4>
    be64:	ldr	r1, [fp, #-80]	; 0xffffffb0
    be68:	mov	r0, #7
    be6c:	ldr	r3, [pc, #204]	; bf40 <ftello64@plt+0xa2cc>
    be70:	str	r4, [sp, #8]
    be74:	add	r3, pc, r3
    be78:	str	r1, [sp]
    be7c:	str	r3, [sp, #4]
    be80:	mov	r1, #0
    be84:	ldr	r2, [fp, #-76]	; 0xffffffb4
    be88:	mov	r3, #78	; 0x4e
    be8c:	bl	b4e8 <ftello64@plt+0x9874>
    be90:	b	be18 <ftello64@plt+0xa1a4>
    be94:	bl	1a58 <__errno_location@plt>
    be98:	ldr	r4, [r0]
    be9c:	cmp	r4, #2
    bea0:	rsbne	r4, r4, #0
    bea4:	moveq	r4, r6
    bea8:	b	be38 <ftello64@plt+0xa1c4>
    beac:	mvn	r4, #11
    beb0:	b	be30 <ftello64@plt+0xa1bc>
    beb4:	mov	r0, r4
    beb8:	mov	r4, r3
    bebc:	bl	1824 <free@plt>
    bec0:	b	be30 <ftello64@plt+0xa1bc>
    bec4:	mov	r4, r0
    bec8:	mov	r0, r6
    becc:	bl	1c50 <closedir@plt>
    bed0:	mov	r0, r4
    bed4:	bl	1bfc <_Unwind_Resume@plt>
    bed8:	bl	189c <__stack_chk_fail@plt>
    bedc:	ldr	r0, [pc, #96]	; bf44 <ftello64@plt+0xa2d0>
    bee0:	mov	r2, #45	; 0x2d
    bee4:	ldr	r1, [pc, #92]	; bf48 <ftello64@plt+0xa2d4>
    bee8:	ldr	r3, [pc, #92]	; bf4c <ftello64@plt+0xa2d8>
    beec:	add	r0, pc, r0
    bef0:	add	r1, pc, r1
    bef4:	add	r3, pc, r3
    bef8:	bl	b2b4 <ftello64@plt+0x9640>
    befc:	ldr	r0, [pc, #76]	; bf50 <ftello64@plt+0xa2dc>
    bf00:	mov	r2, #44	; 0x2c
    bf04:	ldr	r1, [pc, #72]	; bf54 <ftello64@plt+0xa2e0>
    bf08:	ldr	r3, [pc, #72]	; bf58 <ftello64@plt+0xa2e4>
    bf0c:	add	r0, pc, r0
    bf10:	add	r1, pc, r1
    bf14:	add	r3, pc, r3
    bf18:	bl	b2b4 <ftello64@plt+0x9640>
    bf1c:	andeq	r8, r1, ip, ror r1
    bf20:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bf24:	andeq	r3, r0, r4, lsl #12
    bf28:	andeq	r3, r0, ip, lsr #27
    bf2c:	andeq	r6, r0, r0, lsr #12
    bf30:	andeq	r6, r0, r0, ror #11
    bf34:	andeq	r6, r0, r0, asr #12
    bf38:	strdeq	r6, [r0], -ip
    bf3c:			; <UNDEFINED> instruction: 0x000065bc
    bf40:	andeq	r6, r0, r4, lsl #10
    bf44:	andeq	r6, r0, r4, lsl #9
    bf48:	andeq	r6, r0, r8, ror #8
    bf4c:	andeq	r6, r0, r8, asr r4
    bf50:	andeq	r3, r0, r0, lsl r5
    bf54:	andeq	r6, r0, r8, asr #8
    bf58:	andeq	r6, r0, r8, lsr r4
    bf5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bf60:	cmp	r0, #0
    bf64:	sub	sp, sp, #28
    bf68:	ldr	r4, [pc, #416]	; c110 <ftello64@plt+0xa49c>
    bf6c:	mov	r7, r1
    bf70:	mov	r8, r2
    bf74:	str	r0, [sp, #20]
    bf78:	mov	r5, r3
    bf7c:	add	r4, pc, r4
    bf80:	beq	c0f0 <ftello64@plt+0xa47c>
    bf84:	cmp	r1, #0
    bf88:	beq	c0d0 <ftello64@plt+0xa45c>
    bf8c:	mov	r0, r3
    bf90:	mov	r1, r2
    bf94:	bl	7d0c <ftello64@plt+0x6098>
    bf98:	cmp	r0, #0
    bf9c:	beq	c0b4 <ftello64@plt+0xa440>
    bfa0:	ldr	r3, [pc, #364]	; c114 <ftello64@plt+0xa4a0>
    bfa4:	ldr	r0, [r4, r3]
    bfa8:	bl	98c4 <ftello64@plt+0x7c50>
    bfac:	subs	r6, r0, #0
    bfb0:	beq	c0b4 <ftello64@plt+0xa440>
    bfb4:	cmp	r5, #0
    bfb8:	beq	c058 <ftello64@plt+0xa3e4>
    bfbc:	ldr	r2, [r5]
    bfc0:	cmp	r2, #0
    bfc4:	beq	c058 <ftello64@plt+0xa3e4>
    bfc8:	ldr	r9, [pc, #328]	; c118 <ftello64@plt+0xa4a4>
    bfcc:	add	r5, r5, #4
    bfd0:	ldr	sl, [pc, #324]	; c11c <ftello64@plt+0xa4a8>
    bfd4:	ldr	fp, [pc, #324]	; c120 <ftello64@plt+0xa4ac>
    bfd8:	add	r9, pc, r9
    bfdc:	add	sl, pc, sl
    bfe0:	add	fp, pc, fp
    bfe4:	b	bffc <ftello64@plt+0xa388>
    bfe8:	cmp	r5, #0
    bfec:	beq	c058 <ftello64@plt+0xa3e4>
    bff0:	ldr	r2, [r5], #4
    bff4:	cmp	r2, #0
    bff8:	beq	c058 <ftello64@plt+0xa3e4>
    bffc:	mov	r0, r6
    c000:	mov	r1, r8
    c004:	mov	r3, r7
    c008:	bl	bc68 <ftello64@plt+0x9ff4>
    c00c:	cmn	r0, #12
    c010:	mov	r4, r0
    c014:	beq	c0ac <ftello64@plt+0xa438>
    c018:	cmp	r0, #0
    c01c:	bge	bfe8 <ftello64@plt+0xa374>
    c020:	bl	bc2c <ftello64@plt+0x9fb8>
    c024:	cmp	r0, #6
    c028:	ble	bfe8 <ftello64@plt+0xa374>
    c02c:	str	sl, [sp]
    c030:	mov	r1, r4
    c034:	str	fp, [sp, #4]
    c038:	mov	r0, #7
    c03c:	ldr	ip, [r5, #-4]
    c040:	mov	r2, r9
    c044:	mov	r3, #122	; 0x7a
    c048:	str	ip, [sp, #8]
    c04c:	bl	b4e8 <ftello64@plt+0x9874>
    c050:	cmp	r5, #0
    c054:	bne	bff0 <ftello64@plt+0xa37c>
    c058:	mov	r0, r6
    c05c:	bl	9b60 <ftello64@plt+0x7eec>
    c060:	subs	r4, r0, #0
    c064:	beq	c0ac <ftello64@plt+0xa438>
    c068:	mov	r0, r6
    c06c:	bl	9b44 <ftello64@plt+0x7ed0>
    c070:	subs	r1, r0, #0
    c074:	beq	c08c <ftello64@plt+0xa418>
    c078:	ldr	r3, [pc, #164]	; c124 <ftello64@plt+0xa4b0>
    c07c:	mov	r0, r4
    c080:	mov	r2, #4
    c084:	add	r3, pc, r3
    c088:	bl	1b9c <qsort@plt>
    c08c:	ldr	r3, [sp, #20]
    c090:	str	r4, [r3]
    c094:	mov	r4, #0
    c098:	mov	r0, r6
    c09c:	bl	9934 <ftello64@plt+0x7cc0>
    c0a0:	mov	r0, r4
    c0a4:	add	sp, sp, #28
    c0a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c0ac:	mvn	r4, #11
    c0b0:	b	c098 <ftello64@plt+0xa424>
    c0b4:	mvn	r4, #11
    c0b8:	b	c0a0 <ftello64@plt+0xa42c>
    c0bc:	mov	r4, r0
    c0c0:	mov	r0, r6
    c0c4:	bl	9934 <ftello64@plt+0x7cc0>
    c0c8:	mov	r0, r4
    c0cc:	bl	1bfc <_Unwind_Resume@plt>
    c0d0:	ldr	r0, [pc, #80]	; c128 <ftello64@plt+0xa4b4>
    c0d4:	mov	r2, #106	; 0x6a
    c0d8:	ldr	r1, [pc, #76]	; c12c <ftello64@plt+0xa4b8>
    c0dc:	ldr	r3, [pc, #76]	; c130 <ftello64@plt+0xa4bc>
    c0e0:	add	r0, pc, r0
    c0e4:	add	r1, pc, r1
    c0e8:	add	r3, pc, r3
    c0ec:	bl	b2b4 <ftello64@plt+0x9640>
    c0f0:	ldr	r0, [pc, #60]	; c134 <ftello64@plt+0xa4c0>
    c0f4:	mov	r2, #105	; 0x69
    c0f8:	ldr	r1, [pc, #56]	; c138 <ftello64@plt+0xa4c4>
    c0fc:	ldr	r3, [pc, #56]	; c13c <ftello64@plt+0xa4c8>
    c100:	add	r0, pc, r0
    c104:	add	r1, pc, r1
    c108:	add	r3, pc, r3
    c10c:	bl	b2b4 <ftello64@plt+0x9640>
    c110:	andeq	r7, r1, r0, lsl #29
    c114:	andeq	r0, r0, ip, ror #3
    c118:	andeq	r6, r0, r0, lsl #7
    c11c:	andeq	r6, r0, r8, lsl r4
    c120:	ldrdeq	r6, [r0], -r4
    c124:			; <UNDEFINED> instruction: 0xfffffbb0
    c128:	muleq	r0, r0, r2
    c12c:	andeq	r6, r0, r4, ror r2
    c130:	andeq	r6, r0, r4, asr #4
    c134:	andeq	r6, r0, ip, lsr #5
    c138:	andeq	r6, r0, r4, asr r2
    c13c:	andeq	r6, r0, r4, lsr #4
    c140:	push	{r3, r4, r5, r6, r7, lr}
    c144:	subs	r6, r0, #0
    c148:	mov	r4, r1
    c14c:	mov	r7, r2
    c150:	beq	c1bc <ftello64@plt+0xa548>
    c154:	cmp	r1, #0
    c158:	beq	c19c <ftello64@plt+0xa528>
    c15c:	mov	r0, r3
    c160:	bl	a704 <ftello64@plt+0x8a90>
    c164:	subs	r5, r0, #0
    c168:	beq	c194 <ftello64@plt+0xa520>
    c16c:	mov	r0, r6
    c170:	mov	r1, r4
    c174:	mov	r2, r7
    c178:	mov	r3, r5
    c17c:	bl	bf5c <ftello64@plt+0xa2e8>
    c180:	mov	r4, r0
    c184:	mov	r0, r5
    c188:	bl	a6ec <ftello64@plt+0x8a78>
    c18c:	mov	r0, r4
    c190:	pop	{r3, r4, r5, r6, r7, pc}
    c194:	mvn	r4, #11
    c198:	b	c18c <ftello64@plt+0xa518>
    c19c:	ldr	r0, [pc, #76]	; c1f0 <ftello64@plt+0xa57c>
    c1a0:	mov	r2, #140	; 0x8c
    c1a4:	ldr	r1, [pc, #72]	; c1f4 <ftello64@plt+0xa580>
    c1a8:	ldr	r3, [pc, #72]	; c1f8 <ftello64@plt+0xa584>
    c1ac:	add	r0, pc, r0
    c1b0:	add	r1, pc, r1
    c1b4:	add	r3, pc, r3
    c1b8:	bl	b2b4 <ftello64@plt+0x9640>
    c1bc:	ldr	r0, [pc, #56]	; c1fc <ftello64@plt+0xa588>
    c1c0:	mov	r2, #139	; 0x8b
    c1c4:	ldr	r1, [pc, #52]	; c200 <ftello64@plt+0xa58c>
    c1c8:	ldr	r3, [pc, #52]	; c204 <ftello64@plt+0xa590>
    c1cc:	add	r0, pc, r0
    c1d0:	add	r1, pc, r1
    c1d4:	add	r3, pc, r3
    c1d8:	bl	b2b4 <ftello64@plt+0x9640>
    c1dc:	mov	r4, r0
    c1e0:	mov	r0, r5
    c1e4:	bl	a6ec <ftello64@plt+0x8a78>
    c1e8:	mov	r0, r4
    c1ec:	bl	1bfc <_Unwind_Resume@plt>
    c1f0:	andeq	r6, r0, r4, asr #3
    c1f4:	andeq	r6, r0, r8, lsr #3
    c1f8:	andeq	r6, r0, r8, lsr #4
    c1fc:	andeq	r6, r0, r0, ror #3
    c200:	andeq	r6, r0, r8, lsl #3
    c204:	andeq	r6, r0, r8, lsl #4
    c208:	ldr	r3, [pc, #512]	; c410 <ftello64@plt+0xa79c>
    c20c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c210:	add	r3, pc, r3
    c214:	subs	r6, r0, #0
    c218:	ldr	r0, [pc, #500]	; c414 <ftello64@plt+0xa7a0>
    c21c:	mov	r8, r2
    c220:	mov	r2, r3
    c224:	sub	sp, sp, #36	; 0x24
    c228:	mov	r3, #0
    c22c:	ldr	r0, [r2, r0]
    c230:	mov	r9, r1
    c234:	str	r3, [sp, #20]
    c238:	str	r3, [sp, #24]
    c23c:	ldr	r3, [r0]
    c240:	str	r0, [sp, #12]
    c244:	str	r3, [sp, #28]
    c248:	beq	c3dc <ftello64@plt+0xa768>
    c24c:	cmp	r8, #0
    c250:	beq	c278 <ftello64@plt+0xa604>
    c254:	mov	r2, #1
    c258:	add	r0, sp, #20
    c25c:	mov	r3, r2
    c260:	add	r1, sp, #24
    c264:	bl	6704 <ftello64@plt+0x4a90>
    c268:	cmp	r0, #0
    c26c:	ldreq	r0, [sp, #20]
    c270:	mvneq	r7, #11
    c274:	beq	c340 <ftello64@plt+0xa6cc>
    c278:	mov	r0, r6
    c27c:	bl	1b78 <flockfile@plt>
    c280:	cmp	r9, #0
    c284:	beq	c364 <ftello64@plt+0xa6f0>
    c288:	add	r2, sp, #20
    c28c:	add	r3, sp, #24
    c290:	str	r2, [sp, #4]
    c294:	mov	r5, #0
    c298:	str	r3, [sp, #8]
    c29c:	bl	1a58 <__errno_location@plt>
    c2a0:	mov	fp, r5
    c2a4:	mov	sl, r0
    c2a8:	b	c2ec <ftello64@plt+0xa678>
    c2ac:	cmp	r4, #0
    c2b0:	beq	c318 <ftello64@plt+0xa6a4>
    c2b4:	cmp	r8, #0
    c2b8:	beq	c2e0 <ftello64@plt+0xa66c>
    c2bc:	add	r0, sp, #20
    c2c0:	add	r1, sp, #24
    c2c4:	add	r2, r5, #2
    c2c8:	mov	r3, #1
    c2cc:	bl	6704 <ftello64@plt+0x4a90>
    c2d0:	cmp	r0, #0
    c2d4:	beq	c378 <ftello64@plt+0xa704>
    c2d8:	ldr	r3, [sp, #20]
    c2dc:	strb	r4, [r3, r5]
    c2e0:	cmp	r7, r9
    c2e4:	beq	c364 <ftello64@plt+0xa6f0>
    c2e8:	mov	r5, r7
    c2ec:	str	fp, [sl]
    c2f0:	ldr	r3, [r6, #4]
    c2f4:	ldr	r2, [r6, #8]
    c2f8:	cmp	r3, r2
    c2fc:	bcs	c380 <ftello64@plt+0xa70c>
    c300:	add	r2, r3, #1
    c304:	str	r2, [r6, #4]
    c308:	ldrb	r4, [r3]
    c30c:	cmp	r4, #10
    c310:	add	r7, r5, #1
    c314:	bne	c2ac <ftello64@plt+0xa638>
    c318:	mov	r0, r6
    c31c:	bl	18e4 <funlockfile@plt>
    c320:	cmp	r8, #0
    c324:	beq	c370 <ftello64@plt+0xa6fc>
    c328:	ldr	r2, [sp, #20]
    c32c:	mov	r3, #0
    c330:	mov	r0, r3
    c334:	strb	r3, [r2, r5]
    c338:	ldr	r3, [sp, #20]
    c33c:	str	r3, [r8]
    c340:	bl	1824 <free@plt>
    c344:	ldr	r1, [sp, #12]
    c348:	ldr	r2, [sp, #28]
    c34c:	mov	r0, r7
    c350:	ldr	r3, [r1]
    c354:	cmp	r2, r3
    c358:	bne	c40c <ftello64@plt+0xa798>
    c35c:	add	sp, sp, #36	; 0x24
    c360:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c364:	mvn	r7, #104	; 0x68
    c368:	mov	r0, r6
    c36c:	bl	18e4 <funlockfile@plt>
    c370:	ldr	r0, [sp, #20]
    c374:	b	c340 <ftello64@plt+0xa6cc>
    c378:	mvn	r7, #11
    c37c:	b	c368 <ftello64@plt+0xa6f4>
    c380:	mov	r0, r6
    c384:	bl	1b3c <__uflow@plt>
    c388:	cmn	r0, #1
    c38c:	bne	c3c0 <ftello64@plt+0xa74c>
    c390:	ldr	r3, [r6]
    c394:	tst	r3, #32
    c398:	beq	c3b8 <ftello64@plt+0xa744>
    c39c:	cmp	r5, #0
    c3a0:	bne	c3b8 <ftello64@plt+0xa744>
    c3a4:	ldr	r7, [sl]
    c3a8:	cmp	r7, #0
    c3ac:	rsbgt	r7, r7, #0
    c3b0:	mvnle	r7, #4
    c3b4:	b	c368 <ftello64@plt+0xa6f4>
    c3b8:	mov	r7, r5
    c3bc:	b	c318 <ftello64@plt+0xa6a4>
    c3c0:	mov	r4, r0
    c3c4:	b	c30c <ftello64@plt+0xa698>
    c3c8:	mov	r4, r0
    c3cc:	ldr	r0, [sp, #20]
    c3d0:	bl	1824 <free@plt>
    c3d4:	mov	r0, r4
    c3d8:	bl	1bfc <_Unwind_Resume@plt>
    c3dc:	ldr	r0, [pc, #52]	; c418 <ftello64@plt+0xa7a4>
    c3e0:	movw	r2, #815	; 0x32f
    c3e4:	ldr	r1, [pc, #48]	; c41c <ftello64@plt+0xa7a8>
    c3e8:	ldr	r3, [pc, #48]	; c420 <ftello64@plt+0xa7ac>
    c3ec:	add	r0, pc, r0
    c3f0:	add	r1, pc, r1
    c3f4:	add	r3, pc, r3
    c3f8:	bl	b2b4 <ftello64@plt+0x9640>
    c3fc:	mov	r4, r0
    c400:	mov	r0, r6
    c404:	bl	18e4 <funlockfile@plt>
    c408:	b	c3cc <ftello64@plt+0xa758>
    c40c:	bl	189c <__stack_chk_fail@plt>
    c410:	andeq	r7, r1, ip, ror #23
    c414:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c418:	strdeq	r3, [r0], -r0
    c41c:	andeq	r6, r0, r8, lsr r0
    c420:	andeq	r6, r0, r4, lsl r1
    c424:	cmp	r0, #0
    c428:	push	{r3, r4, r5, lr}
    c42c:	mov	r4, r1
    c430:	beq	c4a4 <ftello64@plt+0xa830>
    c434:	cmp	r1, #0
    c438:	beq	c484 <ftello64@plt+0xa810>
    c43c:	ldr	r1, [pc, #148]	; c4d8 <ftello64@plt+0xa864>
    c440:	add	r1, pc, r1
    c444:	bl	1b90 <fopen64@plt>
    c448:	subs	r5, r0, #0
    c44c:	beq	c470 <ftello64@plt+0xa7fc>
    c450:	mov	r2, r4
    c454:	mov	r1, #1048576	; 0x100000
    c458:	bl	c208 <ftello64@plt+0xa594>
    c45c:	and	r4, r0, r0, asr #31
    c460:	mov	r0, r5
    c464:	bl	1af4 <fclose@plt>
    c468:	mov	r0, r4
    c46c:	pop	{r3, r4, r5, pc}
    c470:	bl	1a58 <__errno_location@plt>
    c474:	ldr	r4, [r0]
    c478:	rsb	r4, r4, #0
    c47c:	mov	r0, r4
    c480:	pop	{r3, r4, r5, pc}
    c484:	ldr	r0, [pc, #80]	; c4dc <ftello64@plt+0xa868>
    c488:	mov	r2, #115	; 0x73
    c48c:	ldr	r1, [pc, #76]	; c4e0 <ftello64@plt+0xa86c>
    c490:	ldr	r3, [pc, #76]	; c4e4 <ftello64@plt+0xa870>
    c494:	add	r0, pc, r0
    c498:	add	r1, pc, r1
    c49c:	add	r3, pc, r3
    c4a0:	bl	b2b4 <ftello64@plt+0x9640>
    c4a4:	ldr	r0, [pc, #60]	; c4e8 <ftello64@plt+0xa874>
    c4a8:	mov	r2, #114	; 0x72
    c4ac:	ldr	r1, [pc, #56]	; c4ec <ftello64@plt+0xa878>
    c4b0:	ldr	r3, [pc, #56]	; c4f0 <ftello64@plt+0xa87c>
    c4b4:	add	r0, pc, r0
    c4b8:	add	r1, pc, r1
    c4bc:	add	r3, pc, r3
    c4c0:	bl	b2b4 <ftello64@plt+0x9640>
    c4c4:	mov	r4, r0
    c4c8:	mov	r0, r5
    c4cc:	bl	1af4 <fclose@plt>
    c4d0:	mov	r0, r4
    c4d4:	bl	1bfc <_Unwind_Resume@plt>
    c4d8:	strdeq	r2, [r0], -r4
    c4dc:	andeq	r3, r0, r4, asr r4
    c4e0:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    c4e4:	andeq	r5, r0, r8, ror pc
    c4e8:	andeq	r3, r0, r4, asr #15
    c4ec:	andeq	r5, r0, r0, ror pc
    c4f0:	andeq	r5, r0, r8, asr pc
    c4f4:	ldr	ip, [pc, #580]	; c740 <ftello64@plt+0xaacc>
    c4f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c4fc:	subs	r5, r1, #0
    c500:	add	fp, sp, #32
    c504:	ldr	r1, [pc, #568]	; c744 <ftello64@plt+0xaad0>
    c508:	sub	sp, sp, #28
    c50c:	add	ip, pc, ip
    c510:	str	r3, [fp, #-56]	; 0xffffffc8
    c514:	str	r2, [fp, #-52]	; 0xffffffcc
    c518:	mov	r3, ip
    c51c:	ldr	r1, [ip, r1]
    c520:	mov	r6, r0
    c524:	ldr	r3, [r1]
    c528:	str	r1, [fp, #-48]	; 0xffffffd0
    c52c:	str	r3, [fp, #-40]	; 0xffffffd8
    c530:	beq	c71c <ftello64@plt+0xaaa8>
    c534:	cmp	r0, #0
    c538:	beq	c550 <ftello64@plt+0xa8dc>
    c53c:	mov	r0, r5
    c540:	mov	r1, r6
    c544:	bl	791c <ftello64@plt+0x5ca8>
    c548:	cmp	r0, #0
    c54c:	beq	c704 <ftello64@plt+0xaa90>
    c550:	mov	r0, r5
    c554:	mov	r1, #47	; 0x2f
    c558:	bl	1b48 <strrchr@plt>
    c55c:	cmp	r0, #0
    c560:	beq	c70c <ftello64@plt+0xaa98>
    c564:	cmp	r0, r5
    c568:	beq	c5b4 <ftello64@plt+0xa940>
    c56c:	rsb	r1, r5, r0
    c570:	mov	r0, r5
    c574:	bl	1b0c <strnlen@plt>
    c578:	mov	ip, #0
    c57c:	mov	r1, r5
    c580:	add	r3, r0, #15
    c584:	mov	r2, r0
    c588:	bic	r3, r3, #7
    c58c:	sub	sp, sp, r3
    c590:	mov	lr, sp
    c594:	lsr	r3, lr, #3
    c598:	strb	ip, [r0, r3, lsl #3]
    c59c:	lsl	r0, r3, #3
    c5a0:	bl	1854 <memcpy@plt>
    c5a4:	mov	r1, #1
    c5a8:	bl	6ee0 <ftello64@plt+0x526c>
    c5ac:	cmp	r0, #0
    c5b0:	ble	c5d4 <ftello64@plt+0xa960>
    c5b4:	mov	r0, #0
    c5b8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    c5bc:	ldr	r2, [fp, #-40]	; 0xffffffd8
    c5c0:	ldr	r3, [r1]
    c5c4:	cmp	r2, r3
    c5c8:	bne	c73c <ftello64@plt+0xaac8>
    c5cc:	sub	sp, fp, #32
    c5d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c5d4:	beq	c704 <ftello64@plt+0xaa90>
    c5d8:	ldrb	r2, [r5]
    c5dc:	cmp	r2, #47	; 0x2f
    c5e0:	bne	c6f8 <ftello64@plt+0xaa84>
    c5e4:	add	r3, r5, #1
    c5e8:	mov	r4, r3
    c5ec:	add	r3, r3, #1
    c5f0:	ldrb	r2, [r4]
    c5f4:	cmp	r2, #47	; 0x2f
    c5f8:	beq	c5e8 <ftello64@plt+0xa974>
    c5fc:	mov	r9, r2
    c600:	mov	r8, #0
    c604:	mov	r0, r5
    c608:	mov	r7, sp
    c60c:	bl	1a04 <strlen@plt>
    c610:	cmp	r9, #0
    c614:	add	r0, r0, #8
    c618:	bic	r3, r0, #7
    c61c:	sub	sp, sp, r3
    c620:	mov	sl, sp
    c624:	beq	c6ec <ftello64@plt+0xaa78>
    c628:	cmp	r9, #47	; 0x2f
    c62c:	beq	c658 <ftello64@plt+0xa9e4>
    c630:	add	r4, r4, #1
    c634:	b	c640 <ftello64@plt+0xa9cc>
    c638:	cmp	r0, #47	; 0x2f
    c63c:	beq	c65c <ftello64@plt+0xa9e8>
    c640:	mov	ip, r4
    c644:	ldrb	r0, [r4], #1
    c648:	cmp	r0, #0
    c64c:	bne	c638 <ftello64@plt+0xa9c4>
    c650:	mov	sp, r7
    c654:	b	c5b8 <ftello64@plt+0xa944>
    c658:	mov	ip, r4
    c65c:	add	r1, ip, #1
    c660:	mov	r4, r1
    c664:	add	r1, r1, #1
    c668:	ldrb	r2, [r4]
    c66c:	cmp	r2, #47	; 0x2f
    c670:	beq	c660 <ftello64@plt+0xa9ec>
    c674:	cmp	r2, #0
    c678:	beq	c714 <ftello64@plt+0xaaa0>
    c67c:	rsb	r9, r5, ip
    c680:	mov	r0, sl
    c684:	mov	r1, r5
    c688:	mov	r2, r9
    c68c:	bl	1854 <memcpy@plt>
    c690:	cmp	r6, #0
    c694:	strb	r8, [sl, r9]
    c698:	beq	c6bc <ftello64@plt+0xaa48>
    c69c:	mov	r0, r6
    c6a0:	mov	r1, sl
    c6a4:	bl	791c <ftello64@plt+0x5ca8>
    c6a8:	cmp	r0, #0
    c6ac:	beq	c6bc <ftello64@plt+0xaa48>
    c6b0:	mov	sp, r7
    c6b4:	ldrb	r9, [r4]
    c6b8:	b	c604 <ftello64@plt+0xa990>
    c6bc:	mov	r0, sl
    c6c0:	ldr	r1, [fp, #-52]	; 0xffffffcc
    c6c4:	ldr	r3, [fp, #-56]	; 0xffffffc8
    c6c8:	blx	r3
    c6cc:	cmp	r0, #0
    c6d0:	bge	c6b0 <ftello64@plt+0xaa3c>
    c6d4:	bl	1a58 <__errno_location@plt>
    c6d8:	ldr	r0, [r0]
    c6dc:	cmp	r0, #17
    c6e0:	beq	c6b0 <ftello64@plt+0xaa3c>
    c6e4:	rsb	r0, r0, #0
    c6e8:	b	c650 <ftello64@plt+0xa9dc>
    c6ec:	mov	r0, r9
    c6f0:	mov	sp, r7
    c6f4:	b	c5b8 <ftello64@plt+0xa944>
    c6f8:	mov	r9, r2
    c6fc:	mov	r4, r5
    c700:	b	c600 <ftello64@plt+0xa98c>
    c704:	mvn	r0, #19
    c708:	b	c5b8 <ftello64@plt+0xa944>
    c70c:	mvn	r0, #21
    c710:	b	c5b8 <ftello64@plt+0xa944>
    c714:	mov	r0, r2
    c718:	b	c650 <ftello64@plt+0xa9dc>
    c71c:	ldr	r0, [pc, #36]	; c748 <ftello64@plt+0xaad4>
    c720:	mov	r2, #65	; 0x41
    c724:	ldr	r1, [pc, #32]	; c74c <ftello64@plt+0xaad8>
    c728:	ldr	r3, [pc, #32]	; c750 <ftello64@plt+0xaadc>
    c72c:	add	r0, pc, r0
    c730:	add	r1, pc, r1
    c734:	add	r3, pc, r3
    c738:	bl	b2b4 <ftello64@plt+0x9640>
    c73c:	bl	189c <__stack_chk_fail@plt>
    c740:	strdeq	r7, [r1], -r0
    c744:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c748:	strdeq	r2, [r0], -r0
    c74c:	strdeq	r5, [r0], -ip
    c750:	andeq	r5, r0, r0, ror #27
    c754:	push	{r4, lr}
    c758:	ldr	r4, [pc, #56]	; c798 <ftello64@plt+0xab24>
    c75c:	add	r4, pc, r4
    c760:	ldr	r0, [r4]
    c764:	cmp	r0, #0
    c768:	blt	c778 <ftello64@plt+0xab04>
    c76c:	adds	r0, r0, #0
    c770:	movne	r0, #1
    c774:	pop	{r4, pc}
    c778:	ldr	r0, [pc, #28]	; c79c <ftello64@plt+0xab28>
    c77c:	mov	r1, #0
    c780:	add	r0, pc, r0
    c784:	bl	1ad0 <access@plt>
    c788:	mvn	r0, r0
    c78c:	lsr	r0, r0, #31
    c790:	str	r0, [r4]
    c794:	b	c76c <ftello64@plt+0xaaf8>
    c798:	andeq	r7, r1, r8, ror #17
    c79c:	andeq	r5, r0, r0, asr #27
    c7a0:	ldr	r3, [pc, #404]	; c93c <ftello64@plt+0xacc8>
    c7a4:	push	{r4, r5, r6, r7, r8, lr}
    c7a8:	subs	r5, r0, #0
    c7ac:	ldr	r0, [pc, #396]	; c940 <ftello64@plt+0xaccc>
    c7b0:	add	r3, pc, r3
    c7b4:	sub	sp, sp, #128	; 0x80
    c7b8:	mov	r6, r1
    c7bc:	mov	r7, r2
    c7c0:	ldr	r4, [r3, r0]
    c7c4:	ldr	r3, [r4]
    c7c8:	str	r3, [sp, #124]	; 0x7c
    c7cc:	beq	c91c <ftello64@plt+0xaca8>
    c7d0:	bl	c754 <ftello64@plt+0xaae0>
    c7d4:	cmp	r0, #0
    c7d8:	beq	c834 <ftello64@plt+0xabc0>
    c7dc:	ldr	r1, [pc, #352]	; c944 <ftello64@plt+0xacd0>
    c7e0:	mov	r0, r5
    c7e4:	add	r1, pc, r1
    c7e8:	bl	791c <ftello64@plt+0x5ca8>
    c7ec:	cmp	r0, #0
    c7f0:	beq	c834 <ftello64@plt+0xabc0>
    c7f4:	mov	r0, #3
    c7f8:	mov	r1, r5
    c7fc:	add	r2, sp, #16
    c800:	bl	1c38 <__lxstat64@plt>
    c804:	cmp	r0, #0
    c808:	blt	c8bc <ftello64@plt+0xac48>
    c80c:	ldr	r3, [sp, #32]
    c810:	and	r3, r3, #61440	; 0xf000
    c814:	cmp	r3, #16384	; 0x4000
    c818:	beq	c8d4 <ftello64@plt+0xac60>
    c81c:	cmp	r3, #40960	; 0xa000
    c820:	beq	c850 <ftello64@plt+0xabdc>
    c824:	ldr	r2, [pc, #284]	; c948 <ftello64@plt+0xacd4>
    c828:	cmp	r3, #8192	; 0x2000
    c82c:	add	r2, pc, r2
    c830:	beq	c858 <ftello64@plt+0xabe4>
    c834:	mov	r0, #0
    c838:	ldr	r2, [sp, #124]	; 0x7c
    c83c:	ldr	r3, [r4]
    c840:	cmp	r2, r3
    c844:	bne	c918 <ftello64@plt+0xaca4>
    c848:	add	sp, sp, #128	; 0x80
    c84c:	pop	{r4, r5, r6, r7, r8, pc}
    c850:	ldr	r2, [pc, #244]	; c94c <ftello64@plt+0xacd8>
    c854:	add	r2, pc, r2
    c858:	ldr	r1, [pc, #240]	; c950 <ftello64@plt+0xacdc>
    c85c:	mov	r3, #0
    c860:	mov	r0, r5
    c864:	str	r3, [sp]
    c868:	add	r1, pc, r1
    c86c:	mov	r3, #1
    c870:	bl	1818 <lsetxattr@plt>
    c874:	cmp	r0, #0
    c878:	bge	c838 <ftello64@plt+0xabc4>
    c87c:	bl	1a58 <__errno_location@plt>
    c880:	ldr	r8, [r0]
    c884:	cmp	r8, #95	; 0x5f
    c888:	beq	c834 <ftello64@plt+0xabc0>
    c88c:	cmp	r6, #0
    c890:	beq	c89c <ftello64@plt+0xac28>
    c894:	cmp	r8, #2
    c898:	beq	c834 <ftello64@plt+0xabc0>
    c89c:	cmp	r7, #0
    c8a0:	bne	c8c8 <ftello64@plt+0xac54>
    c8a4:	bl	bc2c <ftello64@plt+0x9fb8>
    c8a8:	cmp	r0, #6
    c8ac:	bgt	c8e0 <ftello64@plt+0xac6c>
    c8b0:	eor	r0, r8, r8, asr #31
    c8b4:	rsb	r0, r0, r8, asr #31
    c8b8:	b	c838 <ftello64@plt+0xabc4>
    c8bc:	bl	1a58 <__errno_location@plt>
    c8c0:	ldr	r8, [r0]
    c8c4:	b	c88c <ftello64@plt+0xac18>
    c8c8:	cmp	r8, #30
    c8cc:	bne	c8a4 <ftello64@plt+0xac30>
    c8d0:	b	c834 <ftello64@plt+0xabc0>
    c8d4:	ldr	r2, [pc, #120]	; c954 <ftello64@plt+0xace0>
    c8d8:	add	r2, pc, r2
    c8dc:	b	c858 <ftello64@plt+0xabe4>
    c8e0:	ldr	r2, [pc, #112]	; c958 <ftello64@plt+0xace4>
    c8e4:	mov	r1, r8
    c8e8:	ldr	ip, [pc, #108]	; c95c <ftello64@plt+0xace8>
    c8ec:	mov	r3, #202	; 0xca
    c8f0:	add	r2, pc, r2
    c8f4:	str	r2, [sp, #4]
    c8f8:	ldr	r2, [pc, #96]	; c960 <ftello64@plt+0xacec>
    c8fc:	add	ip, pc, ip
    c900:	str	r5, [sp, #8]
    c904:	mov	r0, #7
    c908:	str	ip, [sp]
    c90c:	add	r2, pc, r2
    c910:	bl	b4e8 <ftello64@plt+0x9874>
    c914:	b	c838 <ftello64@plt+0xabc4>
    c918:	bl	189c <__stack_chk_fail@plt>
    c91c:	ldr	r0, [pc, #64]	; c964 <ftello64@plt+0xacf0>
    c920:	mov	r2, #156	; 0x9c
    c924:	ldr	r1, [pc, #60]	; c968 <ftello64@plt+0xacf4>
    c928:	ldr	r3, [pc, #60]	; c96c <ftello64@plt+0xacf8>
    c92c:	add	r0, pc, r0
    c930:	add	r1, pc, r1
    c934:	add	r3, pc, r3
    c938:	bl	b2b4 <ftello64@plt+0x9640>
    c93c:	andeq	r7, r1, ip, asr #12
    c940:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c944:	andeq	r5, r0, r0, lsl #28
    c948:	andeq	r4, r0, r0, ror r2
    c94c:	andeq	r5, r0, ip, lsl #27
    c950:	andeq	r5, r0, r4, lsl #26
    c954:	andeq	r4, r0, r4, asr #3
    c958:	strdeq	r5, [r0], -ip
    c95c:	andeq	r5, r0, r4, lsr #26
    c960:	andeq	r5, r0, r8, asr #24
    c964:	strdeq	r2, [r0], -r0
    c968:	andeq	r5, r0, r4, lsr #24
    c96c:	ldrdeq	r5, [r0], -ip
    c970:	ldr	ip, [pc, #764]	; cc74 <ftello64@plt+0xb000>
    c974:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c978:	subs	r6, r2, #0
    c97c:	ldr	r2, [pc, #756]	; cc78 <ftello64@plt+0xb004>
    c980:	add	ip, pc, ip
    c984:	mov	sl, r3
    c988:	sub	sp, sp, #44	; 0x2c
    c98c:	mov	r8, r0
    c990:	ldr	r2, [ip, r2]
    c994:	ldr	r3, [r2]
    c998:	str	r2, [sp, #20]
    c99c:	str	r3, [sp, #36]	; 0x24
    c9a0:	beq	cc54 <ftello64@plt+0xafe0>
    c9a4:	ldr	r5, [r6, #16]
    c9a8:	cmp	r5, #0
    c9ac:	beq	cc34 <ftello64@plt+0xafc0>
    c9b0:	cmp	r0, #0
    c9b4:	blt	cc14 <ftello64@plt+0xafa0>
    c9b8:	cmp	r1, #0
    c9bc:	beq	cbf4 <ftello64@plt+0xaf80>
    c9c0:	ldr	r3, [pc, #692]	; cc7c <ftello64@plt+0xb008>
    c9c4:	ldr	r3, [ip, r3]
    c9c8:	ldr	r7, [r3]
    c9cc:	cmp	r0, r7
    c9d0:	blt	cbd4 <ftello64@plt+0xaf60>
    c9d4:	add	fp, r1, r7, lsl #2
    c9d8:	ldr	r9, [r1, r7, lsl #2]
    c9dc:	add	r4, r6, #20
    c9e0:	b	ca14 <ftello64@plt+0xada0>
    c9e4:	mov	r0, r9
    c9e8:	ldr	r1, [r6]
    c9ec:	bl	17ac <strcmp@plt>
    c9f0:	rsbs	r0, r0, #1
    c9f4:	movcc	r0, #0
    c9f8:	cmp	r0, #0
    c9fc:	bne	ca2c <ftello64@plt+0xadb8>
    ca00:	mov	r6, r4
    ca04:	add	r4, r4, #20
    ca08:	ldr	r5, [r4, #-4]
    ca0c:	cmp	r5, #0
    ca10:	beq	ca90 <ftello64@plt+0xae1c>
    ca14:	cmp	r9, #0
    ca18:	bne	c9e4 <ftello64@plt+0xad70>
    ca1c:	ldr	r0, [r6, #12]
    ca20:	and	r0, r0, #1
    ca24:	cmp	r0, #0
    ca28:	beq	ca00 <ftello64@plt+0xad8c>
    ca2c:	cmp	r9, #0
    ca30:	rsbne	r0, r7, r8
    ca34:	beq	cbc8 <ftello64@plt+0xaf54>
    ca38:	ldr	r2, [r6, #4]
    ca3c:	cmn	r2, #1
    ca40:	beq	cac4 <ftello64@plt+0xae50>
    ca44:	cmp	r2, r0
    ca48:	bls	cac4 <ftello64@plt+0xae50>
    ca4c:	bl	bc2c <ftello64@plt+0x9fb8>
    ca50:	cmp	r0, #2
    ca54:	ble	caa4 <ftello64@plt+0xae30>
    ca58:	ldr	lr, [pc, #544]	; cc80 <ftello64@plt+0xb00c>
    ca5c:	mov	r0, #3
    ca60:	ldr	ip, [pc, #540]	; cc84 <ftello64@plt+0xb010>
    ca64:	mov	r1, #0
    ca68:	ldr	r2, [pc, #536]	; cc88 <ftello64@plt+0xb014>
    ca6c:	add	lr, pc, lr
    ca70:	add	ip, pc, ip
    ca74:	mov	r3, #70	; 0x46
    ca78:	add	r2, pc, r2
    ca7c:	str	lr, [sp]
    ca80:	str	ip, [sp, #4]
    ca84:	bl	b4e8 <ftello64@plt+0x9874>
    ca88:	mvn	r0, #21
    ca8c:	b	caa8 <ftello64@plt+0xae34>
    ca90:	cmp	r9, #0
    ca94:	beq	cb48 <ftello64@plt+0xaed4>
    ca98:	bl	bc2c <ftello64@plt+0x9fb8>
    ca9c:	cmp	r0, #2
    caa0:	bgt	cb8c <ftello64@plt+0xaf18>
    caa4:	mvn	r0, #21
    caa8:	ldr	r1, [sp, #20]
    caac:	ldr	r2, [sp, #36]	; 0x24
    cab0:	ldr	r3, [r1]
    cab4:	cmp	r2, r3
    cab8:	bne	cbd0 <ftello64@plt+0xaf5c>
    cabc:	add	sp, sp, #44	; 0x2c
    cac0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cac4:	ldr	r2, [r6, #8]
    cac8:	cmn	r2, #1
    cacc:	beq	cb1c <ftello64@plt+0xaea8>
    cad0:	cmp	r2, r0
    cad4:	bcs	cb1c <ftello64@plt+0xaea8>
    cad8:	bl	bc2c <ftello64@plt+0x9fb8>
    cadc:	cmp	r0, #2
    cae0:	ble	caa4 <ftello64@plt+0xae30>
    cae4:	ldr	lr, [pc, #416]	; cc8c <ftello64@plt+0xb018>
    cae8:	mov	r0, #3
    caec:	ldr	ip, [pc, #412]	; cc90 <ftello64@plt+0xb01c>
    caf0:	mov	r1, #0
    caf4:	ldr	r2, [pc, #408]	; cc94 <ftello64@plt+0xb020>
    caf8:	add	lr, pc, lr
    cafc:	add	ip, pc, ip
    cb00:	mov	r3, #76	; 0x4c
    cb04:	add	r2, pc, r2
    cb08:	str	lr, [sp]
    cb0c:	str	ip, [sp, #4]
    cb10:	bl	b4e8 <ftello64@plt+0x9874>
    cb14:	mvn	r0, #21
    cb18:	b	caa8 <ftello64@plt+0xae34>
    cb1c:	cmp	r9, #0
    cb20:	streq	r9, [sp, #32]
    cb24:	addeq	r1, sp, #28
    cb28:	ldreq	ip, [r6]
    cb2c:	movne	r1, fp
    cb30:	movne	r2, sl
    cb34:	moveq	r2, sl
    cb38:	moveq	r0, #1
    cb3c:	streq	ip, [sp, #28]
    cb40:	blx	r5
    cb44:	b	caa8 <ftello64@plt+0xae34>
    cb48:	bl	bc2c <ftello64@plt+0x9fb8>
    cb4c:	cmp	r0, #2
    cb50:	ble	caa4 <ftello64@plt+0xae30>
    cb54:	ldr	lr, [pc, #316]	; cc98 <ftello64@plt+0xb024>
    cb58:	mov	r1, r9
    cb5c:	ldr	ip, [pc, #312]	; cc9c <ftello64@plt+0xb028>
    cb60:	mov	r0, #3
    cb64:	ldr	r2, [pc, #308]	; cca0 <ftello64@plt+0xb02c>
    cb68:	add	lr, pc, lr
    cb6c:	add	ip, pc, ip
    cb70:	mov	r3, #48	; 0x30
    cb74:	add	r2, pc, r2
    cb78:	str	lr, [sp]
    cb7c:	str	ip, [sp, #4]
    cb80:	bl	b4e8 <ftello64@plt+0x9874>
    cb84:	mvn	r0, #21
    cb88:	b	caa8 <ftello64@plt+0xae34>
    cb8c:	ldr	r2, [pc, #272]	; cca4 <ftello64@plt+0xb030>
    cb90:	mov	r1, r5
    cb94:	ldr	ip, [pc, #268]	; cca8 <ftello64@plt+0xb034>
    cb98:	mov	r0, #3
    cb9c:	add	r2, pc, r2
    cba0:	str	r2, [sp, #4]
    cba4:	ldr	r2, [pc, #256]	; ccac <ftello64@plt+0xb038>
    cba8:	add	ip, pc, ip
    cbac:	str	r9, [sp, #8]
    cbb0:	mov	r3, #46	; 0x2e
    cbb4:	str	ip, [sp]
    cbb8:	add	r2, pc, r2
    cbbc:	bl	b4e8 <ftello64@plt+0x9874>
    cbc0:	mvn	r0, #21
    cbc4:	b	caa8 <ftello64@plt+0xae34>
    cbc8:	mov	r0, #1
    cbcc:	b	ca38 <ftello64@plt+0xadc4>
    cbd0:	bl	189c <__stack_chk_fail@plt>
    cbd4:	ldr	r0, [pc, #212]	; ccb0 <ftello64@plt+0xb03c>
    cbd8:	mov	r2, #35	; 0x23
    cbdc:	ldr	r1, [pc, #208]	; ccb4 <ftello64@plt+0xb040>
    cbe0:	ldr	r3, [pc, #208]	; ccb8 <ftello64@plt+0xb044>
    cbe4:	add	r0, pc, r0
    cbe8:	add	r1, pc, r1
    cbec:	add	r3, pc, r3
    cbf0:	bl	b2b4 <ftello64@plt+0x9640>
    cbf4:	ldr	r0, [pc, #192]	; ccbc <ftello64@plt+0xb048>
    cbf8:	mov	r2, #34	; 0x22
    cbfc:	ldr	r1, [pc, #188]	; ccc0 <ftello64@plt+0xb04c>
    cc00:	ldr	r3, [pc, #188]	; ccc4 <ftello64@plt+0xb050>
    cc04:	add	r0, pc, r0
    cc08:	add	r1, pc, r1
    cc0c:	add	r3, pc, r3
    cc10:	bl	b2b4 <ftello64@plt+0x9640>
    cc14:	ldr	r0, [pc, #172]	; ccc8 <ftello64@plt+0xb054>
    cc18:	mov	r2, #33	; 0x21
    cc1c:	ldr	r1, [pc, #168]	; cccc <ftello64@plt+0xb058>
    cc20:	ldr	r3, [pc, #168]	; ccd0 <ftello64@plt+0xb05c>
    cc24:	add	r0, pc, r0
    cc28:	add	r1, pc, r1
    cc2c:	add	r3, pc, r3
    cc30:	bl	b2b4 <ftello64@plt+0x9640>
    cc34:	ldr	r0, [pc, #152]	; ccd4 <ftello64@plt+0xb060>
    cc38:	mov	r2, #32
    cc3c:	ldr	r1, [pc, #148]	; ccd8 <ftello64@plt+0xb064>
    cc40:	ldr	r3, [pc, #148]	; ccdc <ftello64@plt+0xb068>
    cc44:	add	r0, pc, r0
    cc48:	add	r1, pc, r1
    cc4c:	add	r3, pc, r3
    cc50:	bl	b2b4 <ftello64@plt+0x9640>
    cc54:	ldr	r0, [pc, #132]	; cce0 <ftello64@plt+0xb06c>
    cc58:	mov	r2, #31
    cc5c:	ldr	r1, [pc, #128]	; cce4 <ftello64@plt+0xb070>
    cc60:	ldr	r3, [pc, #128]	; cce8 <ftello64@plt+0xb074>
    cc64:	add	r0, pc, r0
    cc68:	add	r1, pc, r1
    cc6c:	add	r3, pc, r3
    cc70:	bl	b2b4 <ftello64@plt+0x9640>
    cc74:	andeq	r7, r1, ip, ror r4
    cc78:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cc7c:	ldrdeq	r0, [r0], -r4
    cc80:	andeq	r5, r0, r4, asr #23
    cc84:	andeq	r5, r0, r8, asr #24
    cc88:	ldrdeq	r5, [r0], -r0
    cc8c:	andeq	r5, r0, r8, lsr fp
    cc90:	ldrdeq	r5, [r0], -r0
    cc94:	andeq	r5, r0, r4, asr #22
    cc98:	andeq	r5, r0, r8, asr #21
    cc9c:	andeq	r5, r0, ip, lsr #22
    cca0:	ldrdeq	r5, [r0], -r4
    cca4:	andeq	r5, r0, r4, ror #21
    cca8:	andeq	r5, r0, r8, lsl #21
    ccac:	muleq	r0, r0, sl
    ccb0:	andeq	r5, r0, ip, lsl #21
    ccb4:	andeq	r5, r0, r0, ror #20
    ccb8:	strdeq	r5, [r0], -r4
    ccbc:	andeq	r2, r0, r0, asr #3
    ccc0:	andeq	r5, r0, r0, asr #20
    ccc4:	ldrdeq	r5, [r0], -r4
    ccc8:	andeq	r2, r0, r0, lsl #10
    cccc:	andeq	r5, r0, r0, lsr #20
    ccd0:			; <UNDEFINED> instruction: 0x00005ab4
    ccd4:	andeq	r5, r0, r8, lsl sl
    ccd8:	andeq	r5, r0, r0, lsl #20
    ccdc:	muleq	r0, r4, sl
    cce0:	ldrdeq	r5, [r0], -ip
    cce4:	andeq	r5, r0, r0, ror #19
    cce8:	andeq	r5, r0, r4, ror sl
    ccec:	ldr	r3, [r0, #4]
    ccf0:	str	r3, [r1]
    ccf4:	str	r1, [r0, #4]
    ccf8:	bx	lr
    ccfc:	ldrb	r3, [r0]
    cd00:	ldrb	r0, [r1]
    cd04:	rsb	r0, r0, r3
    cd08:	bx	lr
    cd0c:	ldr	r3, [pc, #120]	; cd8c <ftello64@plt+0xb118>
    cd10:	push	{r4, r5, r6, r7, lr}
    cd14:	add	r3, pc, r3
    cd18:	ldr	r4, [pc, #112]	; cd90 <ftello64@plt+0xb11c>
    cd1c:	sub	sp, sp, #36	; 0x24
    cd20:	ldr	ip, [r0, #120]	; 0x78
    cd24:	mov	r5, r0
    cd28:	ldrb	lr, [r1, #8]
    cd2c:	add	r0, sp, #32
    cd30:	ldr	r4, [r3, r4]
    cd34:	ldr	r7, [ip, #32]
    cd38:	ldr	r3, [ip, #40]	; 0x28
    cd3c:	ldr	r6, [pc, #80]	; cd94 <ftello64@plt+0xb120>
    cd40:	add	r1, r1, r7
    cd44:	ldr	ip, [r4]
    cd48:	strb	r2, [r0, #-20]!	; 0xffffffec
    cd4c:	add	r6, pc, r6
    cd50:	mov	r2, lr
    cd54:	str	r6, [sp]
    cd58:	str	ip, [sp, #28]
    cd5c:	bl	1a94 <bsearch@plt>
    cd60:	ldr	r2, [sp, #28]
    cd64:	cmp	r0, #0
    cd68:	ldrne	r3, [r0, #8]
    cd6c:	ldrne	r0, [r5, #120]	; 0x78
    cd70:	addne	r0, r0, r3
    cd74:	ldr	r3, [r4]
    cd78:	cmp	r2, r3
    cd7c:	bne	cd88 <ftello64@plt+0xb114>
    cd80:	add	sp, sp, #36	; 0x24
    cd84:	pop	{r4, r5, r6, r7, pc}
    cd88:	bl	189c <__stack_chk_fail@plt>
    cd8c:	andeq	r7, r1, r8, ror #1
    cd90:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cd94:			; <UNDEFINED> instruction: 0xffffffa8
    cd98:	push	{r3, lr}
    cd9c:	mov	r2, #93	; 0x5d
    cda0:	ldr	r0, [pc, #20]	; cdbc <ftello64@plt+0xb148>
    cda4:	ldr	r1, [pc, #20]	; cdc0 <ftello64@plt+0xb14c>
    cda8:	ldr	r3, [pc, #20]	; cdc4 <ftello64@plt+0xb150>
    cdac:	add	r0, pc, r0
    cdb0:	add	r1, pc, r1
    cdb4:	add	r3, pc, r3
    cdb8:	bl	b2b4 <ftello64@plt+0x9640>
    cdbc:	strdeq	r5, [r0], -r8
    cdc0:	andeq	r5, r0, r8, lsl #20
    cdc4:	ldrdeq	r5, [r0], -r4
    cdc8:	push	{r4, r5, lr}
    cdcc:	subs	r5, r0, #0
    cdd0:	ldr	r3, [pc, #216]	; ceb0 <ftello64@plt+0xb23c>
    cdd4:	sub	sp, sp, #12
    cdd8:	mov	r4, r1
    cddc:	add	r3, pc, r3
    cde0:	beq	ce50 <ftello64@plt+0xb1dc>
    cde4:	cmp	r1, #0
    cde8:	beq	ce90 <ftello64@plt+0xb21c>
    cdec:	cmp	r2, #0
    cdf0:	beq	ce70 <ftello64@plt+0xb1fc>
    cdf4:	ldrb	r1, [r1]
    cdf8:	cmp	r1, #32
    cdfc:	movne	r0, #0
    ce00:	beq	ce0c <ftello64@plt+0xb198>
    ce04:	add	sp, sp, #12
    ce08:	pop	{r4, r5, pc}
    ce0c:	ldr	r1, [pc, #160]	; ceb4 <ftello64@plt+0xb240>
    ce10:	add	r0, r5, #128	; 0x80
    ce14:	ldr	r1, [r3, r1]
    ce18:	str	r2, [sp, #4]
    ce1c:	bl	98cc <ftello64@plt+0x7c58>
    ce20:	ldr	r2, [sp, #4]
    ce24:	cmp	r0, #0
    ce28:	blt	ce04 <ftello64@plt+0xb190>
    ce2c:	add	r1, r4, #1
    ce30:	ldr	r0, [r5, #128]	; 0x80
    ce34:	bl	9a48 <ftello64@plt+0x7dd4>
    ce38:	cmp	r0, #0
    ce3c:	movge	r3, #1
    ce40:	movge	r0, #0
    ce44:	strbge	r3, [r5, #140]	; 0x8c
    ce48:	add	sp, sp, #12
    ce4c:	pop	{r4, r5, pc}
    ce50:	ldr	r0, [pc, #96]	; ceb8 <ftello64@plt+0xb244>
    ce54:	mov	r2, #143	; 0x8f
    ce58:	ldr	r1, [pc, #92]	; cebc <ftello64@plt+0xb248>
    ce5c:	ldr	r3, [pc, #92]	; cec0 <ftello64@plt+0xb24c>
    ce60:	add	r0, pc, r0
    ce64:	add	r1, pc, r1
    ce68:	add	r3, pc, r3
    ce6c:	bl	b2b4 <ftello64@plt+0x9640>
    ce70:	ldr	r0, [pc, #76]	; cec4 <ftello64@plt+0xb250>
    ce74:	mov	r2, #145	; 0x91
    ce78:	ldr	r1, [pc, #72]	; cec8 <ftello64@plt+0xb254>
    ce7c:	ldr	r3, [pc, #72]	; cecc <ftello64@plt+0xb258>
    ce80:	add	r0, pc, r0
    ce84:	add	r1, pc, r1
    ce88:	add	r3, pc, r3
    ce8c:	bl	b2b4 <ftello64@plt+0x9640>
    ce90:	ldr	r0, [pc, #56]	; ced0 <ftello64@plt+0xb25c>
    ce94:	mov	r2, #144	; 0x90
    ce98:	ldr	r1, [pc, #52]	; ced4 <ftello64@plt+0xb260>
    ce9c:	ldr	r3, [pc, #52]	; ced8 <ftello64@plt+0xb264>
    cea0:	add	r0, pc, r0
    cea4:	add	r1, pc, r1
    cea8:	add	r3, pc, r3
    ceac:	bl	b2b4 <ftello64@plt+0x9640>
    ceb0:	andeq	r7, r1, r0, lsr #32
    ceb4:	andeq	r0, r0, ip, ror #3
    ceb8:	andeq	r5, r0, ip, ror r9
    cebc:	andeq	r5, r0, r4, asr r9
    cec0:	andeq	r5, r0, ip, lsl #18
    cec4:	andeq	r4, r0, r4, ror r6
    cec8:	andeq	r5, r0, r4, lsr r9
    cecc:	andeq	r5, r0, ip, ror #17
    ced0:	andeq	r3, r0, r8, asr #17
    ced4:	andeq	r5, r0, r4, lsl r9
    ced8:	andeq	r5, r0, ip, asr #17
    cedc:	push	{r4, r5, r6, r8, r9, sl, fp, lr}
    cee0:	mov	sl, r1
    cee4:	ldr	r4, [r0, #120]	; 0x78
    cee8:	sub	sp, sp, #8
    ceec:	ldr	r1, [r1]
    cef0:	mov	r9, r0
    cef4:	mov	r8, r3
    cef8:	ldr	r5, [sp, #40]	; 0x28
    cefc:	add	r1, r4, r1
    cf00:	add	r4, r1, r2
    cf04:	mov	r0, r4
    cf08:	bl	1a04 <strlen@plt>
    cf0c:	mov	fp, r0
    cf10:	ldr	r0, [r8, #2052]	; 0x804
    cf14:	add	r3, fp, r0
    cf18:	cmp	r3, #2048	; 0x800
    cf1c:	movcs	ip, r0
    cf20:	bcs	cf40 <ftello64@plt+0xb2cc>
    cf24:	add	r0, r8, r0
    cf28:	mov	r1, r4
    cf2c:	mov	r2, fp
    cf30:	bl	1854 <memcpy@plt>
    cf34:	ldr	ip, [r8, #2052]	; 0x804
    cf38:	add	ip, fp, ip
    cf3c:	str	ip, [r8, #2052]	; 0x804
    cf40:	ldrb	r3, [sl, #8]
    cf44:	cmp	r3, #0
    cf48:	beq	cfd0 <ftello64@plt+0xb35c>
    cf4c:	mov	r4, #0
    cf50:	b	cf7c <ftello64@plt+0xb308>
    cf54:	ldr	r3, [r8, #2052]	; 0x804
    cf58:	cmp	r3, #0
    cf5c:	beq	d0a8 <ftello64@plt+0xb434>
    cf60:	sub	r3, r3, #1
    cf64:	str	r3, [r8, #2052]	; 0x804
    cf68:	ldrb	r2, [sl, #8]
    cf6c:	add	r4, r4, #1
    cf70:	mov	ip, r3
    cf74:	cmp	r2, r4
    cf78:	bls	cfd0 <ftello64@plt+0xb35c>
    cf7c:	ldr	r1, [r9, #120]	; 0x78
    cf80:	add	r2, ip, #1
    cf84:	cmp	r2, #2048	; 0x800
    cf88:	ldr	r3, [r1, #32]
    cf8c:	add	r3, sl, r3
    cf90:	add	r0, r3, r4, lsl #4
    cf94:	ldrb	r3, [r3, r4, lsl #4]
    cf98:	strcc	r2, [r8, #2052]	; 0x804
    cf9c:	mov	r2, #0
    cfa0:	strbcc	r3, [r8, ip]
    cfa4:	ldr	r3, [r0, #8]
    cfa8:	mov	r0, r9
    cfac:	ldrcc	r1, [r9, #120]	; 0x78
    cfb0:	str	r5, [sp]
    cfb4:	add	r1, r1, r3
    cfb8:	mov	r3, r8
    cfbc:	bl	cedc <ftello64@plt+0xb268>
    cfc0:	cmp	r0, #0
    cfc4:	bge	cf54 <ftello64@plt+0xb2e0>
    cfc8:	add	sp, sp, #8
    cfcc:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
    cfd0:	ldr	r2, [sl, #16]
    cfd4:	ldr	r3, [sl, #20]
    cfd8:	orrs	r1, r2, r3
    cfdc:	bne	cffc <ftello64@plt+0xb388>
    cfe0:	cmp	fp, ip
    cfe4:	bhi	d0a8 <ftello64@plt+0xb434>
    cfe8:	rsb	ip, fp, ip
    cfec:	mov	r0, #0
    cff0:	str	ip, [r8, #2052]	; 0x804
    cff4:	add	sp, sp, #8
    cff8:	pop	{r4, r5, r6, r8, r9, sl, fp, pc}
    cffc:	add	r3, ip, #1
    d000:	mov	r1, r5
    d004:	cmp	r3, #2048	; 0x800
    d008:	mov	r2, #0
    d00c:	movcc	r3, #0
    d010:	movcc	r0, r8
    d014:	strbcc	r3, [r8, ip]
    d018:	movcs	r0, #0
    d01c:	bl	1938 <fnmatch@plt>
    d020:	cmp	r0, #0
    d024:	bne	d0a0 <ftello64@plt+0xb42c>
    d028:	ldr	r2, [sl, #16]
    d02c:	ldr	r3, [sl, #20]
    d030:	orrs	r1, r2, r3
    d034:	beq	d0a0 <ftello64@plt+0xb42c>
    d038:	mov	r6, r0
    d03c:	b	d060 <ftello64@plt+0xb3ec>
    d040:	ldr	r4, [sl, #16]
    d044:	add	r6, r6, #1
    d048:	ldr	r5, [sl, #20]
    d04c:	mov	r3, #0
    d050:	mov	r2, r6
    d054:	cmp	r3, r5
    d058:	cmpeq	r2, r4
    d05c:	bcs	d0a0 <ftello64@plt+0xb42c>
    d060:	ldr	r3, [r9, #120]	; 0x78
    d064:	mov	r0, r9
    d068:	ldrb	lr, [sl, #8]
    d06c:	ldr	r1, [r3, #32]
    d070:	ldr	r2, [r3, #40]	; 0x28
    d074:	add	r1, sl, r1
    d078:	mla	r2, r2, lr, r1
    d07c:	add	r2, r2, r6, lsl #4
    d080:	ldr	r1, [r2]
    d084:	ldr	r2, [r2, #8]
    d088:	add	r1, r3, r1
    d08c:	add	r2, r3, r2
    d090:	bl	cdc8 <ftello64@plt+0xb154>
    d094:	cmp	r0, #0
    d098:	bge	d040 <ftello64@plt+0xb3cc>
    d09c:	b	cfc8 <ftello64@plt+0xb354>
    d0a0:	ldr	ip, [r8, #2052]	; 0x804
    d0a4:	b	cfe0 <ftello64@plt+0xb36c>
    d0a8:	bl	cd98 <ftello64@plt+0xb124>
    d0ac:	ldr	r2, [pc, #772]	; d3b8 <ftello64@plt+0xb744>
    d0b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d0b4:	mov	fp, r0
    d0b8:	ldr	r0, [pc, #764]	; d3bc <ftello64@plt+0xb748>
    d0bc:	add	r2, pc, r2
    d0c0:	ldr	r3, [fp, #120]	; 0x78
    d0c4:	sub	sp, sp, #2080	; 0x820
    d0c8:	sub	sp, sp, #4
    d0cc:	mov	r5, #0
    d0d0:	ldr	r0, [r2, r0]
    d0d4:	mov	r6, r1
    d0d8:	str	r5, [sp, #2068]	; 0x814
    d0dc:	str	r5, [sp, #2072]	; 0x818
    d0e0:	ldr	r4, [r3, #56]	; 0x38
    d0e4:	ldr	r2, [r0]
    d0e8:	adds	r4, r3, r4
    d0ec:	str	r0, [sp, #12]
    d0f0:	addne	r8, sp, #20
    d0f4:	str	r2, [sp, #2076]	; 0x81c
    d0f8:	movne	r9, #42	; 0x2a
    d0fc:	movne	sl, #63	; 0x3f
    d100:	beq	d2e8 <ftello64@plt+0xb674>
    d104:	ldr	r2, [r4]
    d108:	ldr	r3, [r4, #4]
    d10c:	orrs	r0, r2, r3
    d110:	beq	d18c <ftello64@plt+0xb518>
    d114:	ldr	r1, [fp, #120]	; 0x78
    d118:	add	r1, r1, r2
    d11c:	ldrb	r3, [r1]
    d120:	cmp	r3, #0
    d124:	beq	d330 <ftello64@plt+0xb6bc>
    d128:	cmp	r3, #63	; 0x3f
    d12c:	cmpne	r3, #42	; 0x2a
    d130:	movne	r2, #0
    d134:	moveq	r2, #1
    d138:	beq	d30c <ftello64@plt+0xb698>
    d13c:	cmp	r3, #91	; 0x5b
    d140:	beq	d310 <ftello64@plt+0xb69c>
    d144:	ldrb	ip, [r6, r5]
    d148:	add	r0, r6, r5
    d14c:	cmp	ip, r3
    d150:	beq	d178 <ftello64@plt+0xb504>
    d154:	b	d2e8 <ftello64@plt+0xb674>
    d158:	cmp	r3, #42	; 0x2a
    d15c:	cmpne	r3, #63	; 0x3f
    d160:	beq	d310 <ftello64@plt+0xb69c>
    d164:	cmp	r3, #91	; 0x5b
    d168:	beq	d310 <ftello64@plt+0xb69c>
    d16c:	ldrb	ip, [r0, #1]!
    d170:	cmp	ip, r3
    d174:	bne	d2e8 <ftello64@plt+0xb674>
    d178:	ldrb	r3, [r1, #1]!
    d17c:	add	r2, r2, #1
    d180:	cmp	r3, #0
    d184:	bne	d158 <ftello64@plt+0xb4e4>
    d188:	add	r5, r5, r2
    d18c:	mov	r1, r4
    d190:	mov	r0, fp
    d194:	mov	r2, #42	; 0x2a
    d198:	bl	cd0c <ftello64@plt+0xb098>
    d19c:	subs	r1, r0, #0
    d1a0:	addeq	r7, r6, r5
    d1a4:	beq	d1f8 <ftello64@plt+0xb584>
    d1a8:	ldr	r2, [sp, #2072]	; 0x818
    d1ac:	add	r7, r6, r5
    d1b0:	add	r3, r2, #1
    d1b4:	cmp	r3, #2048	; 0x800
    d1b8:	strcc	r3, [sp, #2072]	; 0x818
    d1bc:	addcc	r0, sp, #2080	; 0x820
    d1c0:	mov	r3, r8
    d1c4:	addcc	r2, r0, r2
    d1c8:	mov	r0, fp
    d1cc:	strbcc	r9, [r2, #-2060]	; 0xfffff7f4
    d1d0:	mov	r2, #0
    d1d4:	str	r7, [sp]
    d1d8:	bl	cedc <ftello64@plt+0xb268>
    d1dc:	cmp	r0, #0
    d1e0:	blt	d2ec <ftello64@plt+0xb678>
    d1e4:	ldr	r3, [sp, #2072]	; 0x818
    d1e8:	cmp	r3, #0
    d1ec:	beq	d3b4 <ftello64@plt+0xb740>
    d1f0:	sub	r3, r3, #1
    d1f4:	str	r3, [sp, #2072]	; 0x818
    d1f8:	mov	r1, r4
    d1fc:	mov	r0, fp
    d200:	mov	r2, #63	; 0x3f
    d204:	bl	cd0c <ftello64@plt+0xb098>
    d208:	subs	r1, r0, #0
    d20c:	beq	d25c <ftello64@plt+0xb5e8>
    d210:	ldr	r2, [sp, #2072]	; 0x818
    d214:	add	r3, r2, #1
    d218:	cmp	r3, #2048	; 0x800
    d21c:	strcc	r3, [sp, #2072]	; 0x818
    d220:	addcc	r0, sp, #2080	; 0x820
    d224:	mov	r3, r8
    d228:	addcc	r2, r0, r2
    d22c:	mov	r0, fp
    d230:	strbcc	sl, [r2, #-2060]	; 0xfffff7f4
    d234:	mov	r2, #0
    d238:	str	r7, [sp]
    d23c:	bl	cedc <ftello64@plt+0xb268>
    d240:	cmp	r0, #0
    d244:	blt	d2ec <ftello64@plt+0xb678>
    d248:	ldr	r3, [sp, #2072]	; 0x818
    d24c:	cmp	r3, #0
    d250:	beq	d3b4 <ftello64@plt+0xb740>
    d254:	sub	r3, r3, #1
    d258:	str	r3, [sp, #2072]	; 0x818
    d25c:	mov	r1, r4
    d260:	mov	r0, fp
    d264:	mov	r2, #91	; 0x5b
    d268:	bl	cd0c <ftello64@plt+0xb098>
    d26c:	subs	r1, r0, #0
    d270:	beq	d2c4 <ftello64@plt+0xb650>
    d274:	ldr	r2, [sp, #2072]	; 0x818
    d278:	add	r3, r2, #1
    d27c:	cmp	r3, #2048	; 0x800
    d280:	strcc	r3, [sp, #2072]	; 0x818
    d284:	addcc	r0, sp, #2080	; 0x820
    d288:	addcc	r2, r0, r2
    d28c:	movcc	r3, #91	; 0x5b
    d290:	mov	r0, fp
    d294:	strbcc	r3, [r2, #-2060]	; 0xfffff7f4
    d298:	mov	r2, #0
    d29c:	str	r7, [sp]
    d2a0:	mov	r3, r8
    d2a4:	bl	cedc <ftello64@plt+0xb268>
    d2a8:	cmp	r0, #0
    d2ac:	blt	d2ec <ftello64@plt+0xb678>
    d2b0:	ldr	r3, [sp, #2072]	; 0x818
    d2b4:	cmp	r3, #0
    d2b8:	beq	d3b4 <ftello64@plt+0xb740>
    d2bc:	sub	r3, r3, #1
    d2c0:	str	r3, [sp, #2072]	; 0x818
    d2c4:	ldrb	r2, [r7]
    d2c8:	cmp	r2, #0
    d2cc:	beq	d338 <ftello64@plt+0xb6c4>
    d2d0:	mov	r1, r4
    d2d4:	mov	r0, fp
    d2d8:	bl	cd0c <ftello64@plt+0xb098>
    d2dc:	add	r5, r5, #1
    d2e0:	subs	r4, r0, #0
    d2e4:	bne	d104 <ftello64@plt+0xb490>
    d2e8:	mov	r0, #0
    d2ec:	ldr	r1, [sp, #12]
    d2f0:	ldr	r2, [sp, #2076]	; 0x81c
    d2f4:	ldr	r3, [r1]
    d2f8:	cmp	r2, r3
    d2fc:	bne	d3b0 <ftello64@plt+0xb73c>
    d300:	add	sp, sp, #2080	; 0x820
    d304:	add	sp, sp, #4
    d308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d30c:	mov	r2, #0
    d310:	add	r5, r5, r2
    d314:	mov	r0, fp
    d318:	add	r6, r6, r5
    d31c:	mov	r1, r4
    d320:	str	r6, [sp]
    d324:	add	r3, sp, #20
    d328:	bl	cedc <ftello64@plt+0xb268>
    d32c:	b	d2ec <ftello64@plt+0xb678>
    d330:	mov	r2, r3
    d334:	b	d188 <ftello64@plt+0xb514>
    d338:	ldr	r0, [r4, #16]
    d33c:	ldr	r1, [r4, #20]
    d340:	orrs	r3, r0, r1
    d344:	beq	d2e8 <ftello64@plt+0xb674>
    d348:	mov	r5, r2
    d34c:	b	d370 <ftello64@plt+0xb6fc>
    d350:	ldr	r2, [r4, #16]
    d354:	add	r5, r5, #1
    d358:	ldr	r3, [r4, #20]
    d35c:	mov	r7, #0
    d360:	mov	r6, r5
    d364:	cmp	r7, r3
    d368:	cmpeq	r6, r2
    d36c:	bcs	d2e8 <ftello64@plt+0xb674>
    d370:	ldr	r3, [fp, #120]	; 0x78
    d374:	mov	r0, fp
    d378:	ldrb	r2, [r4, #8]
    d37c:	ldr	r1, [r3, #32]
    d380:	ldr	ip, [r3, #40]	; 0x28
    d384:	add	r1, r4, r1
    d388:	mla	r2, ip, r2, r1
    d38c:	add	r2, r2, r5, lsl #4
    d390:	ldr	r1, [r2]
    d394:	ldr	r2, [r2, #8]
    d398:	add	r1, r3, r1
    d39c:	add	r2, r3, r2
    d3a0:	bl	cdc8 <ftello64@plt+0xb154>
    d3a4:	cmp	r0, #0
    d3a8:	bge	d350 <ftello64@plt+0xb6dc>
    d3ac:	b	d2ec <ftello64@plt+0xb678>
    d3b0:	bl	189c <__stack_chk_fail@plt>
    d3b4:	bl	cd98 <ftello64@plt+0xb124>
    d3b8:	andeq	r6, r1, r0, asr #26
    d3bc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d3c0:	push	{r3, r4, r5, r6, r7, lr}
    d3c4:	subs	r4, r0, #0
    d3c8:	mov	r5, r1
    d3cc:	beq	d494 <ftello64@plt+0xb820>
    d3d0:	cmp	r1, #0
    d3d4:	beq	d45c <ftello64@plt+0xb7e8>
    d3d8:	mov	r0, r1
    d3dc:	ldr	r1, [r4, #124]	; 0x7c
    d3e0:	bl	51c8 <ftello64@plt+0x3554>
    d3e4:	cmp	r0, #0
    d3e8:	bne	d448 <ftello64@plt+0xb7d4>
    d3ec:	mov	r0, r5
    d3f0:	bl	1a70 <__strdup@plt>
    d3f4:	subs	r6, r0, #0
    d3f8:	beq	d454 <ftello64@plt+0xb7e0>
    d3fc:	ldr	r0, [r4, #128]	; 0x80
    d400:	bl	98d4 <ftello64@plt+0x7c60>
    d404:	mov	r3, #1
    d408:	mov	r1, r5
    d40c:	mov	r0, r4
    d410:	strb	r3, [r4, #140]	; 0x8c
    d414:	bl	d0ac <ftello64@plt+0xb438>
    d418:	cmp	r0, #0
    d41c:	movlt	r4, r0
    d420:	blt	d438 <ftello64@plt+0xb7c4>
    d424:	ldr	r0, [r4, #124]	; 0x7c
    d428:	bl	1824 <free@plt>
    d42c:	str	r6, [r4, #124]	; 0x7c
    d430:	mov	r6, #0
    d434:	mov	r4, r6
    d438:	mov	r0, r6
    d43c:	bl	1824 <free@plt>
    d440:	mov	r0, r4
    d444:	pop	{r3, r4, r5, r6, r7, pc}
    d448:	mov	r6, #0
    d44c:	mov	r4, r6
    d450:	b	d438 <ftello64@plt+0xb7c4>
    d454:	mvn	r4, #11
    d458:	b	d438 <ftello64@plt+0xb7c4>
    d45c:	ldr	r0, [pc, #96]	; d4c4 <ftello64@plt+0xb850>
    d460:	movw	r2, #390	; 0x186
    d464:	ldr	r1, [pc, #92]	; d4c8 <ftello64@plt+0xb854>
    d468:	ldr	r3, [pc, #92]	; d4cc <ftello64@plt+0xb858>
    d46c:	add	r0, pc, r0
    d470:	add	r1, pc, r1
    d474:	add	r3, pc, r3
    d478:	bl	b2b4 <ftello64@plt+0x9640>
    d47c:	mov	r7, r0
    d480:	mov	r6, #0
    d484:	mov	r0, r6
    d488:	bl	1824 <free@plt>
    d48c:	mov	r0, r7
    d490:	bl	1bfc <_Unwind_Resume@plt>
    d494:	ldr	r0, [pc, #52]	; d4d0 <ftello64@plt+0xb85c>
    d498:	movw	r2, #389	; 0x185
    d49c:	ldr	r1, [pc, #48]	; d4d4 <ftello64@plt+0xb860>
    d4a0:	ldr	r3, [pc, #48]	; d4d8 <ftello64@plt+0xb864>
    d4a4:	add	r0, pc, r0
    d4a8:	add	r1, pc, r1
    d4ac:	add	r3, pc, r3
    d4b0:	bl	b2b4 <ftello64@plt+0x9640>
    d4b4:	b	d47c <ftello64@plt+0xb808>
    d4b8:	b	d47c <ftello64@plt+0xb808>
    d4bc:	mov	r7, r0
    d4c0:	b	d484 <ftello64@plt+0xb810>
    d4c4:	andeq	r5, r0, r8, ror r3
    d4c8:	andeq	r5, r0, r8, asr #6
    d4cc:	andeq	r5, r0, r4, lsl #5
    d4d0:	andeq	r5, r0, r8, lsr r3
    d4d4:	andeq	r5, r0, r0, lsl r3
    d4d8:	andeq	r5, r0, ip, asr #4
    d4dc:	push	{r4, lr}
    d4e0:	subs	r4, r0, #0
    d4e4:	beq	d548 <ftello64@plt+0xb8d4>
    d4e8:	dmb	sy
    d4ec:	ldrex	r3, [r4]
    d4f0:	sub	r3, r3, #1
    d4f4:	strex	r2, r3, [r4]
    d4f8:	cmp	r2, #0
    d4fc:	bne	d4ec <ftello64@plt+0xb878>
    d500:	cmp	r3, #0
    d504:	dmb	sy
    d508:	bne	d548 <ftello64@plt+0xb8d4>
    d50c:	ldr	r0, [r4, #120]	; 0x78
    d510:	cmp	r0, #0
    d514:	beq	d520 <ftello64@plt+0xb8ac>
    d518:	ldr	r1, [r4, #64]	; 0x40
    d51c:	bl	1b24 <munmap@plt>
    d520:	ldr	r0, [r4, #8]
    d524:	cmp	r0, #0
    d528:	beq	d530 <ftello64@plt+0xb8bc>
    d52c:	bl	1af4 <fclose@plt>
    d530:	ldr	r0, [r4, #124]	; 0x7c
    d534:	bl	1824 <free@plt>
    d538:	ldr	r0, [r4, #128]	; 0x80
    d53c:	bl	9934 <ftello64@plt+0x7cc0>
    d540:	mov	r0, r4
    d544:	bl	1824 <free@plt>
    d548:	mov	r0, #0
    d54c:	pop	{r4, pc}
    d550:	ldr	r1, [pc, #1308]	; da74 <ftello64@plt+0xbe00>
    d554:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d558:	mov	r9, r0
    d55c:	ldr	r0, [pc, #1300]	; da78 <ftello64@plt+0xbe04>
    d560:	add	r1, pc, r1
    d564:	ldr	r2, [pc, #1296]	; da7c <ftello64@plt+0xbe08>
    d568:	sub	sp, sp, #36	; 0x24
    d56c:	add	sl, sp, #20
    d570:	cmp	r9, #0
    d574:	ldr	r8, [r1, r0]
    d578:	add	r2, pc, r2
    d57c:	mov	r3, sl
    d580:	ldr	r0, [r2]
    d584:	ldr	r1, [r2, #4]
    d588:	ldr	r2, [r8]
    d58c:	stmia	r3!, {r0, r1}
    d590:	str	r2, [sp, #28]
    d594:	beq	d8a8 <ftello64@plt+0xbc34>
    d598:	mov	r0, #1
    d59c:	mov	r1, #144	; 0x90
    d5a0:	bl	177c <calloc@plt>
    d5a4:	subs	r6, r0, #0
    d5a8:	beq	d800 <ftello64@plt+0xbb8c>
    d5ac:	ldr	r7, [pc, #1228]	; da80 <ftello64@plt+0xbe0c>
    d5b0:	mov	r3, #1
    d5b4:	ldr	fp, [pc, #1224]	; da84 <ftello64@plt+0xbe10>
    d5b8:	add	r7, pc, r7
    d5bc:	str	r3, [r6]
    d5c0:	add	fp, pc, fp
    d5c4:	ldrb	r3, [r7]
    d5c8:	cmp	r3, #0
    d5cc:	beq	d684 <ftello64@plt+0xba10>
    d5d0:	mov	r0, r7
    d5d4:	mov	r1, fp
    d5d8:	bl	1b90 <fopen64@plt>
    d5dc:	cmp	r0, #0
    d5e0:	mov	r5, r0
    d5e4:	str	r0, [r6, #8]
    d5e8:	bne	d690 <ftello64@plt+0xba1c>
    d5ec:	bl	1a58 <__errno_location@plt>
    d5f0:	ldr	r4, [r0]
    d5f4:	cmp	r4, #2
    d5f8:	beq	d670 <ftello64@plt+0xb9fc>
    d5fc:	bl	bc2c <ftello64@plt+0x9fb8>
    d600:	cmp	r0, #6
    d604:	bgt	d634 <ftello64@plt+0xb9c0>
    d608:	cmp	r4, #0
    d60c:	rsbgt	r4, r4, #0
    d610:	mov	r0, r6
    d614:	bl	d4dc <ftello64@plt+0xb868>
    d618:	ldr	r2, [sp, #28]
    d61c:	mov	r0, r4
    d620:	ldr	r3, [r8]
    d624:	cmp	r2, r3
    d628:	bne	d8a4 <ftello64@plt+0xbc30>
    d62c:	add	sp, sp, #36	; 0x24
    d630:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d634:	ldr	r2, [pc, #1100]	; da88 <ftello64@plt+0xbe14>
    d638:	mov	r1, r4
    d63c:	ldr	ip, [pc, #1096]	; da8c <ftello64@plt+0xbe18>
    d640:	mov	r0, #7
    d644:	add	r2, pc, r2
    d648:	str	r2, [sp, #4]
    d64c:	ldr	r2, [pc, #1084]	; da90 <ftello64@plt+0xbe1c>
    d650:	add	ip, pc, ip
    d654:	str	r7, [sp, #8]
    d658:	movw	r3, #303	; 0x12f
    d65c:	str	ip, [sp]
    d660:	add	r2, pc, r2
    d664:	bl	b4e8 <ftello64@plt+0x9874>
    d668:	mov	r4, r0
    d66c:	b	d610 <ftello64@plt+0xb99c>
    d670:	mov	r0, r7
    d674:	mov	r1, r5
    d678:	bl	18d8 <__rawmemchr@plt>
    d67c:	adds	r7, r0, #1
    d680:	bne	d5c4 <ftello64@plt+0xb950>
    d684:	ldr	r5, [r6, #8]
    d688:	cmp	r5, #0
    d68c:	beq	d708 <ftello64@plt+0xba94>
    d690:	mov	r0, r5
    d694:	bl	1ac4 <fileno@plt>
    d698:	add	r2, r6, #16
    d69c:	mov	r1, r0
    d6a0:	mov	r0, #3
    d6a4:	bl	18f0 <__fxstat64@plt>
    d6a8:	cmp	r0, #0
    d6ac:	blt	d6bc <ftello64@plt+0xba48>
    d6b0:	ldr	r4, [r6, #64]	; 0x40
    d6b4:	cmp	r4, #79	; 0x4f
    d6b8:	bhi	d74c <ftello64@plt+0xbad8>
    d6bc:	bl	1a58 <__errno_location@plt>
    d6c0:	ldr	r4, [r0]
    d6c4:	bl	bc2c <ftello64@plt+0x9fb8>
    d6c8:	cmp	r0, #6
    d6cc:	ble	d608 <ftello64@plt+0xb994>
    d6d0:	ldr	r2, [pc, #956]	; da94 <ftello64@plt+0xbe20>
    d6d4:	mov	r1, r4
    d6d8:	ldr	ip, [pc, #952]	; da98 <ftello64@plt+0xbe24>
    d6dc:	mov	r0, #7
    d6e0:	add	r2, pc, r2
    d6e4:	str	r2, [sp, #4]
    d6e8:	ldr	r2, [pc, #940]	; da9c <ftello64@plt+0xbe28>
    d6ec:	add	ip, pc, ip
    d6f0:	str	r7, [sp, #8]
    d6f4:	movw	r3, #313	; 0x139
    d6f8:	str	ip, [sp]
    d6fc:	add	r2, pc, r2
    d700:	bl	b4e8 <ftello64@plt+0x9874>
    d704:	b	d668 <ftello64@plt+0xb9f4>
    d708:	bl	bc2c <ftello64@plt+0x9fb8>
    d70c:	cmp	r0, #6
    d710:	ble	d744 <ftello64@plt+0xbad0>
    d714:	ldr	lr, [pc, #900]	; daa0 <ftello64@plt+0xbe2c>
    d718:	mov	r0, #7
    d71c:	ldr	ip, [pc, #896]	; daa4 <ftello64@plt+0xbe30>
    d720:	mov	r1, #0
    d724:	ldr	r2, [pc, #892]	; daa8 <ftello64@plt+0xbe34>
    d728:	add	lr, pc, lr
    d72c:	add	ip, pc, ip
    d730:	movw	r3, #307	; 0x133
    d734:	add	r2, pc, r2
    d738:	str	lr, [sp]
    d73c:	str	ip, [sp, #4]
    d740:	bl	b4e8 <ftello64@plt+0x9874>
    d744:	mvn	r4, #1
    d748:	b	d610 <ftello64@plt+0xb99c>
    d74c:	ldr	r0, [r6, #8]
    d750:	mov	r5, #0
    d754:	bl	1ac4 <fileno@plt>
    d758:	mov	r2, #1
    d75c:	mov	r1, r4
    d760:	mov	r3, r2
    d764:	mov	r4, #0
    d768:	strd	r4, [sp, #8]
    d76c:	str	r0, [sp]
    d770:	mov	r0, #0
    d774:	bl	1860 <mmap64@plt>
    d778:	cmn	r0, #1
    d77c:	mov	r5, r0
    d780:	str	r0, [r6, #120]	; 0x78
    d784:	beq	d808 <ftello64@plt+0xbb94>
    d788:	mov	r1, sl
    d78c:	mov	r2, #8
    d790:	bl	1884 <memcmp@plt>
    d794:	subs	r4, r0, #0
    d798:	bne	d7b8 <ftello64@plt+0xbb44>
    d79c:	ldr	r2, [r5, #16]
    d7a0:	mov	r1, #0
    d7a4:	ldr	r0, [r6, #64]	; 0x40
    d7a8:	ldr	r3, [r5, #20]
    d7ac:	cmp	r1, r3
    d7b0:	cmpeq	r0, r2
    d7b4:	beq	d854 <ftello64@plt+0xbbe0>
    d7b8:	bl	bc2c <ftello64@plt+0x9fb8>
    d7bc:	cmp	r0, #6
    d7c0:	ble	d7f8 <ftello64@plt+0xbb84>
    d7c4:	ldr	r2, [pc, #736]	; daac <ftello64@plt+0xbe38>
    d7c8:	mov	r0, #7
    d7cc:	ldr	ip, [pc, #732]	; dab0 <ftello64@plt+0xbe3c>
    d7d0:	mov	r1, #0
    d7d4:	add	r2, pc, r2
    d7d8:	str	r2, [sp, #4]
    d7dc:	ldr	r2, [pc, #720]	; dab4 <ftello64@plt+0xbe40>
    d7e0:	add	ip, pc, ip
    d7e4:	str	r7, [sp, #8]
    d7e8:	movw	r3, #321	; 0x141
    d7ec:	str	ip, [sp]
    d7f0:	add	r2, pc, r2
    d7f4:	bl	b4e8 <ftello64@plt+0x9874>
    d7f8:	mvn	r4, #21
    d7fc:	b	d610 <ftello64@plt+0xb99c>
    d800:	mvn	r4, #11
    d804:	b	d618 <ftello64@plt+0xb9a4>
    d808:	bl	1a58 <__errno_location@plt>
    d80c:	ldr	r4, [r0]
    d810:	bl	bc2c <ftello64@plt+0x9fb8>
    d814:	cmp	r0, #6
    d818:	ble	d608 <ftello64@plt+0xb994>
    d81c:	ldr	r2, [pc, #660]	; dab8 <ftello64@plt+0xbe44>
    d820:	mov	r1, r4
    d824:	ldr	ip, [pc, #656]	; dabc <ftello64@plt+0xbe48>
    d828:	mov	r0, #7
    d82c:	add	r2, pc, r2
    d830:	str	r2, [sp, #4]
    d834:	ldr	r2, [pc, #644]	; dac0 <ftello64@plt+0xbe4c>
    d838:	add	ip, pc, ip
    d83c:	str	r7, [sp, #8]
    d840:	movw	r3, #317	; 0x13d
    d844:	str	ip, [sp]
    d848:	add	r2, pc, r2
    d84c:	bl	b4e8 <ftello64@plt+0x9874>
    d850:	b	d668 <ftello64@plt+0xb9f4>
    d854:	bl	bc2c <ftello64@plt+0x9fb8>
    d858:	cmp	r0, #6
    d85c:	bgt	da2c <ftello64@plt+0xbdb8>
    d860:	bl	bc2c <ftello64@plt+0x9fb8>
    d864:	cmp	r0, #6
    d868:	bgt	d9e4 <ftello64@plt+0xbd70>
    d86c:	bl	bc2c <ftello64@plt+0x9fb8>
    d870:	cmp	r0, #6
    d874:	bgt	d9a8 <ftello64@plt+0xbd34>
    d878:	bl	bc2c <ftello64@plt+0x9fb8>
    d87c:	cmp	r0, #6
    d880:	bgt	d960 <ftello64@plt+0xbcec>
    d884:	bl	bc2c <ftello64@plt+0x9fb8>
    d888:	cmp	r0, #6
    d88c:	bgt	d918 <ftello64@plt+0xbca4>
    d890:	bl	bc2c <ftello64@plt+0x9fb8>
    d894:	cmp	r0, #6
    d898:	bgt	d8d0 <ftello64@plt+0xbc5c>
    d89c:	str	r6, [r9]
    d8a0:	b	d618 <ftello64@plt+0xb9a4>
    d8a4:	bl	189c <__stack_chk_fail@plt>
    d8a8:	ldr	r0, [pc, #532]	; dac4 <ftello64@plt+0xbe50>
    d8ac:	movw	r2, #287	; 0x11f
    d8b0:	ldr	r1, [pc, #528]	; dac8 <ftello64@plt+0xbe54>
    d8b4:	mvn	r4, #21
    d8b8:	ldr	r3, [pc, #524]	; dacc <ftello64@plt+0xbe58>
    d8bc:	add	r0, pc, r0
    d8c0:	add	r1, pc, r1
    d8c4:	add	r3, pc, r3
    d8c8:	bl	b5a4 <ftello64@plt+0x9930>
    d8cc:	b	d618 <ftello64@plt+0xb9a4>
    d8d0:	ldr	lr, [pc, #504]	; dad0 <ftello64@plt+0xbe5c>
    d8d4:	mov	r0, #7
    d8d8:	ldr	ip, [pc, #500]	; dad4 <ftello64@plt+0xbe60>
    d8dc:	mov	r1, #0
    d8e0:	add	lr, pc, lr
    d8e4:	str	lr, [sp]
    d8e8:	add	ip, pc, ip
    d8ec:	str	ip, [sp, #4]
    d8f0:	ldr	ip, [r6, #120]	; 0x78
    d8f4:	movw	r3, #330	; 0x14a
    d8f8:	ldr	r2, [pc, #472]	; dad8 <ftello64@plt+0xbe64>
    d8fc:	ldr	lr, [ip, #64]	; 0x40
    d900:	add	r2, pc, r2
    d904:	ldr	ip, [ip, #68]	; 0x44
    d908:	str	lr, [sp, #8]
    d90c:	str	ip, [sp, #12]
    d910:	bl	b4e8 <ftello64@plt+0x9874>
    d914:	b	d89c <ftello64@plt+0xbc28>
    d918:	ldr	lr, [pc, #444]	; dadc <ftello64@plt+0xbe68>
    d91c:	mov	r0, #7
    d920:	ldr	ip, [pc, #440]	; dae0 <ftello64@plt+0xbe6c>
    d924:	mov	r1, #0
    d928:	add	lr, pc, lr
    d92c:	str	lr, [sp]
    d930:	add	ip, pc, ip
    d934:	str	ip, [sp, #4]
    d938:	ldr	ip, [r6, #120]	; 0x78
    d93c:	movw	r3, #329	; 0x149
    d940:	ldr	r2, [pc, #412]	; dae4 <ftello64@plt+0xbe70>
    d944:	ldr	lr, [ip, #72]	; 0x48
    d948:	add	r2, pc, r2
    d94c:	ldr	ip, [ip, #76]	; 0x4c
    d950:	str	lr, [sp, #8]
    d954:	str	ip, [sp, #12]
    d958:	bl	b4e8 <ftello64@plt+0x9874>
    d95c:	b	d890 <ftello64@plt+0xbc1c>
    d960:	ldr	lr, [pc, #384]	; dae8 <ftello64@plt+0xbe74>
    d964:	mov	r0, #7
    d968:	ldr	ip, [pc, #380]	; daec <ftello64@plt+0xbe78>
    d96c:	mov	r1, #0
    d970:	add	lr, pc, lr
    d974:	str	lr, [sp]
    d978:	add	ip, pc, ip
    d97c:	str	ip, [sp, #4]
    d980:	ldr	ip, [r6, #120]	; 0x78
    d984:	mov	r3, #328	; 0x148
    d988:	ldr	r2, [pc, #352]	; daf0 <ftello64@plt+0xbe7c>
    d98c:	ldr	lr, [ip, #24]
    d990:	add	r2, pc, r2
    d994:	ldr	ip, [ip, #28]
    d998:	str	lr, [sp, #8]
    d99c:	str	ip, [sp, #12]
    d9a0:	bl	b4e8 <ftello64@plt+0x9874>
    d9a4:	b	d884 <ftello64@plt+0xbc10>
    d9a8:	ldr	lr, [pc, #324]	; daf4 <ftello64@plt+0xbe80>
    d9ac:	mov	r0, #7
    d9b0:	ldr	ip, [pc, #320]	; daf8 <ftello64@plt+0xbe84>
    d9b4:	mov	r1, #0
    d9b8:	add	lr, pc, lr
    d9bc:	str	lr, [sp]
    d9c0:	add	ip, pc, ip
    d9c4:	str	ip, [sp, #4]
    d9c8:	ldrd	sl, [r6, #64]	; 0x40
    d9cc:	movw	r3, #327	; 0x147
    d9d0:	ldr	r2, [pc, #292]	; dafc <ftello64@plt+0xbe88>
    d9d4:	strd	sl, [sp, #8]
    d9d8:	add	r2, pc, r2
    d9dc:	bl	b4e8 <ftello64@plt+0x9874>
    d9e0:	b	d878 <ftello64@plt+0xbc04>
    d9e4:	ldr	lr, [pc, #276]	; db00 <ftello64@plt+0xbe8c>
    d9e8:	mov	r0, #7
    d9ec:	ldr	ip, [pc, #272]	; db04 <ftello64@plt+0xbe90>
    d9f0:	mov	r1, #0
    d9f4:	add	lr, pc, lr
    d9f8:	str	lr, [sp]
    d9fc:	add	ip, pc, ip
    da00:	str	ip, [sp, #4]
    da04:	ldr	ip, [r6, #120]	; 0x78
    da08:	movw	r3, #326	; 0x146
    da0c:	ldr	r2, [pc, #244]	; db08 <ftello64@plt+0xbe94>
    da10:	ldr	lr, [ip, #8]
    da14:	add	r2, pc, r2
    da18:	ldr	ip, [ip, #12]
    da1c:	str	lr, [sp, #8]
    da20:	str	ip, [sp, #12]
    da24:	bl	b4e8 <ftello64@plt+0x9874>
    da28:	b	d86c <ftello64@plt+0xbbf8>
    da2c:	ldr	lr, [pc, #216]	; db0c <ftello64@plt+0xbe98>
    da30:	mov	r0, #7
    da34:	ldr	ip, [pc, #212]	; db10 <ftello64@plt+0xbe9c>
    da38:	mov	r1, #0
    da3c:	ldr	r2, [pc, #208]	; db14 <ftello64@plt+0xbea0>
    da40:	add	lr, pc, lr
    da44:	add	ip, pc, ip
    da48:	movw	r3, #325	; 0x145
    da4c:	add	r2, pc, r2
    da50:	str	lr, [sp]
    da54:	str	ip, [sp, #4]
    da58:	bl	b4e8 <ftello64@plt+0x9874>
    da5c:	b	d860 <ftello64@plt+0xbbec>
    da60:	mov	r4, r0
    da64:	mov	r0, r6
    da68:	bl	d4dc <ftello64@plt+0xb868>
    da6c:	mov	r0, r4
    da70:	bl	1bfc <_Unwind_Resume@plt>
    da74:	muleq	r1, ip, r8
    da78:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    da7c:	andeq	r5, r0, r8, ror r1
    da80:	andeq	r5, r0, r4, asr r1
    da84:	andeq	r1, r0, r4, ror r8
    da88:	andeq	r5, r0, ip, asr #3
    da8c:	andeq	r5, r0, r8, lsl #6
    da90:	andeq	r5, r0, r8, asr r1
    da94:	andeq	r5, r0, r0, lsr r1
    da98:	andeq	r5, r0, ip, ror #4
    da9c:	strheq	r5, [r0], -ip
    daa0:	andeq	r5, r0, r0, lsr r2
    daa4:	strdeq	r5, [r0], -ip
    daa8:	andeq	r5, r0, r4, lsl #1
    daac:	andeq	r5, r0, r8, lsr #1
    dab0:	andeq	r5, r0, r8, ror r1
    dab4:	andeq	r4, r0, r8, asr #31
    dab8:	andeq	r5, r0, r8, lsr r0
    dabc:	andeq	r5, r0, r0, lsr #2
    dac0:	andeq	r4, r0, r0, ror pc
    dac4:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    dac8:	strdeq	r4, [r0], -r8
    dacc:	andeq	r5, r0, r0, lsr #1
    dad0:	andeq	r5, r0, r8, ror r0
    dad4:	andeq	r5, r0, r4, lsr r0
    dad8:			; <UNDEFINED> instruction: 0x00004eb8
    dadc:	andeq	r5, r0, r0, lsr r0
    dae0:	andeq	r4, r0, ip, asr #31
    dae4:	andeq	r4, r0, r0, ror lr
    dae8:	andeq	r4, r0, r8, ror #31
    daec:	andeq	r4, r0, r4, ror #30
    daf0:	andeq	r4, r0, r8, lsr #28
    daf4:	andeq	r4, r0, r0, lsr #31
    daf8:	strdeq	r4, [r0], -ip
    dafc:	andeq	r4, r0, r0, ror #27
    db00:	andeq	r4, r0, r4, ror #30
    db04:	andeq	r4, r0, r4, lsr #29
    db08:	andeq	r4, r0, r4, lsr #27
    db0c:	andeq	r4, r0, r8, lsl pc
    db10:			; <UNDEFINED> instruction: 0x000015b8
    db14:	andeq	r4, r0, ip, ror #26
    db18:	push	{r4, lr}
    db1c:	subs	r4, r0, #0
    db20:	beq	db60 <ftello64@plt+0xbeec>
    db24:	ldr	r2, [r4, #8]
    db28:	cmp	r2, #0
    db2c:	beq	dbb0 <ftello64@plt+0xbf3c>
    db30:	cmp	r1, #0
    db34:	beq	db88 <ftello64@plt+0xbf14>
    db38:	bl	d3c0 <ftello64@plt+0xb74c>
    db3c:	cmp	r0, #0
    db40:	poplt	{r4, pc}
    db44:	mov	r3, #0
    db48:	mvn	r2, #1
    db4c:	strb	r3, [r4, #140]	; 0x8c
    db50:	mov	r0, r3
    db54:	str	r3, [r4, #136]	; 0x88
    db58:	str	r2, [r4, #132]	; 0x84
    db5c:	pop	{r4, pc}
    db60:	ldr	r0, [pc, #112]	; dbd8 <ftello64@plt+0xbf64>
    db64:	movw	r2, #439	; 0x1b7
    db68:	ldr	r1, [pc, #108]	; dbdc <ftello64@plt+0xbf68>
    db6c:	ldr	r3, [pc, #108]	; dbe0 <ftello64@plt+0xbf6c>
    db70:	add	r0, pc, r0
    db74:	add	r1, pc, r1
    db78:	add	r3, pc, r3
    db7c:	bl	b5a4 <ftello64@plt+0x9930>
    db80:	mvn	r0, #21
    db84:	pop	{r4, pc}
    db88:	ldr	r0, [pc, #84]	; dbe4 <ftello64@plt+0xbf70>
    db8c:	movw	r2, #441	; 0x1b9
    db90:	ldr	r1, [pc, #80]	; dbe8 <ftello64@plt+0xbf74>
    db94:	ldr	r3, [pc, #80]	; dbec <ftello64@plt+0xbf78>
    db98:	add	r0, pc, r0
    db9c:	add	r1, pc, r1
    dba0:	add	r3, pc, r3
    dba4:	bl	b5a4 <ftello64@plt+0x9930>
    dba8:	mvn	r0, #21
    dbac:	pop	{r4, pc}
    dbb0:	ldr	r0, [pc, #56]	; dbf0 <ftello64@plt+0xbf7c>
    dbb4:	mov	r2, #440	; 0x1b8
    dbb8:	ldr	r1, [pc, #52]	; dbf4 <ftello64@plt+0xbf80>
    dbbc:	ldr	r3, [pc, #52]	; dbf8 <ftello64@plt+0xbf84>
    dbc0:	add	r0, pc, r0
    dbc4:	add	r1, pc, r1
    dbc8:	add	r3, pc, r3
    dbcc:	bl	b5a4 <ftello64@plt+0x9930>
    dbd0:	mvn	r0, #21
    dbd4:	pop	{r4, pc}
    dbd8:	andeq	r4, r0, ip, ror #24
    dbdc:	andeq	r4, r0, r4, asr #24
    dbe0:	andeq	r4, r0, ip, lsl ip
    dbe4:	andeq	r4, r0, ip, asr #24
    dbe8:	andeq	r4, r0, ip, lsl ip
    dbec:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    dbf0:	andeq	r4, r0, ip, ror sp
    dbf4:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    dbf8:	andeq	r4, r0, ip, asr #23
    dbfc:	ldr	ip, [pc, #280]	; dd1c <ftello64@plt+0xc0a8>
    dc00:	subs	r3, r0, #0
    dc04:	push	{r4, r5, r6, lr}
    dc08:	add	ip, pc, ip
    dc0c:	ldr	r4, [pc, #268]	; dd20 <ftello64@plt+0xc0ac>
    dc10:	mov	r5, r2
    dc14:	sub	sp, sp, #8
    dc18:	mov	r0, ip
    dc1c:	mov	r6, r1
    dc20:	ldr	r4, [ip, r4]
    dc24:	ldr	r2, [r4]
    dc28:	str	r2, [sp, #4]
    dc2c:	beq	dcf4 <ftello64@plt+0xc080>
    dc30:	cmp	r1, #0
    dc34:	beq	dccc <ftello64@plt+0xc058>
    dc38:	cmp	r5, #0
    dc3c:	beq	dca4 <ftello64@plt+0xc030>
    dc40:	ldrb	r2, [r3, #140]	; 0x8c
    dc44:	cmp	r2, #0
    dc48:	bne	dc90 <ftello64@plt+0xc01c>
    dc4c:	ldr	r0, [r3, #128]	; 0x80
    dc50:	add	r1, r3, #132	; 0x84
    dc54:	mov	r2, sp
    dc58:	bl	9834 <ftello64@plt+0x7bc0>
    dc5c:	ldr	r3, [sp]
    dc60:	cmp	r3, #0
    dc64:	mov	r2, r0
    dc68:	beq	dc98 <ftello64@plt+0xc024>
    dc6c:	mov	r0, #1
    dc70:	str	r3, [r6]
    dc74:	str	r2, [r5]
    dc78:	ldr	r2, [sp, #4]
    dc7c:	ldr	r3, [r4]
    dc80:	cmp	r2, r3
    dc84:	bne	dca0 <ftello64@plt+0xc02c>
    dc88:	add	sp, sp, #8
    dc8c:	pop	{r4, r5, r6, pc}
    dc90:	mvn	r0, #10
    dc94:	b	dc78 <ftello64@plt+0xc004>
    dc98:	mov	r0, r3
    dc9c:	b	dc78 <ftello64@plt+0xc004>
    dca0:	bl	189c <__stack_chk_fail@plt>
    dca4:	ldr	r0, [pc, #120]	; dd24 <ftello64@plt+0xc0b0>
    dca8:	movw	r2, #458	; 0x1ca
    dcac:	ldr	r1, [pc, #116]	; dd28 <ftello64@plt+0xc0b4>
    dcb0:	ldr	r3, [pc, #116]	; dd2c <ftello64@plt+0xc0b8>
    dcb4:	add	r0, pc, r0
    dcb8:	add	r1, pc, r1
    dcbc:	add	r3, pc, r3
    dcc0:	bl	b5a4 <ftello64@plt+0x9930>
    dcc4:	mvn	r0, #21
    dcc8:	b	dc78 <ftello64@plt+0xc004>
    dccc:	ldr	r0, [pc, #92]	; dd30 <ftello64@plt+0xc0bc>
    dcd0:	movw	r2, #457	; 0x1c9
    dcd4:	ldr	r1, [pc, #88]	; dd34 <ftello64@plt+0xc0c0>
    dcd8:	ldr	r3, [pc, #88]	; dd38 <ftello64@plt+0xc0c4>
    dcdc:	add	r0, pc, r0
    dce0:	add	r1, pc, r1
    dce4:	add	r3, pc, r3
    dce8:	bl	b5a4 <ftello64@plt+0x9930>
    dcec:	mvn	r0, #21
    dcf0:	b	dc78 <ftello64@plt+0xc004>
    dcf4:	ldr	r0, [pc, #64]	; dd3c <ftello64@plt+0xc0c8>
    dcf8:	mov	r2, #456	; 0x1c8
    dcfc:	ldr	r1, [pc, #60]	; dd40 <ftello64@plt+0xc0cc>
    dd00:	ldr	r3, [pc, #60]	; dd44 <ftello64@plt+0xc0d0>
    dd04:	add	r0, pc, r0
    dd08:	add	r1, pc, r1
    dd0c:	add	r3, pc, r3
    dd10:	bl	b5a4 <ftello64@plt+0x9930>
    dd14:	mvn	r0, #21
    dd18:	b	dc78 <ftello64@plt+0xc004>
    dd1c:	strdeq	r6, [r1], -r4
    dd20:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    dd24:	andeq	r3, r0, r0, asr #16
    dd28:	andeq	r4, r0, r0, lsl #22
    dd2c:	andeq	r4, r0, r8, lsl #25
    dd30:	andeq	r2, r0, ip, lsl #21
    dd34:	ldrdeq	r4, [r0], -r8
    dd38:	andeq	r4, r0, r0, ror #24
    dd3c:	ldrdeq	r4, [r0], -r8
    dd40:			; <UNDEFINED> instruction: 0x00004ab0
    dd44:	andeq	r4, r0, r8, lsr ip
    dd48:	subs	r2, r1, #1
    dd4c:	bxeq	lr
    dd50:	bcc	df28 <ftello64@plt+0xc2b4>
    dd54:	cmp	r0, r1
    dd58:	bls	df0c <ftello64@plt+0xc298>
    dd5c:	tst	r1, r2
    dd60:	beq	df18 <ftello64@plt+0xc2a4>
    dd64:	clz	r3, r0
    dd68:	clz	r2, r1
    dd6c:	sub	r3, r2, r3
    dd70:	rsbs	r3, r3, #31
    dd74:	addne	r3, r3, r3, lsl #1
    dd78:	mov	r2, #0
    dd7c:	addne	pc, pc, r3, lsl #2
    dd80:	nop	{0}
    dd84:	cmp	r0, r1, lsl #31
    dd88:	adc	r2, r2, r2
    dd8c:	subcs	r0, r0, r1, lsl #31
    dd90:	cmp	r0, r1, lsl #30
    dd94:	adc	r2, r2, r2
    dd98:	subcs	r0, r0, r1, lsl #30
    dd9c:	cmp	r0, r1, lsl #29
    dda0:	adc	r2, r2, r2
    dda4:	subcs	r0, r0, r1, lsl #29
    dda8:	cmp	r0, r1, lsl #28
    ddac:	adc	r2, r2, r2
    ddb0:	subcs	r0, r0, r1, lsl #28
    ddb4:	cmp	r0, r1, lsl #27
    ddb8:	adc	r2, r2, r2
    ddbc:	subcs	r0, r0, r1, lsl #27
    ddc0:	cmp	r0, r1, lsl #26
    ddc4:	adc	r2, r2, r2
    ddc8:	subcs	r0, r0, r1, lsl #26
    ddcc:	cmp	r0, r1, lsl #25
    ddd0:	adc	r2, r2, r2
    ddd4:	subcs	r0, r0, r1, lsl #25
    ddd8:	cmp	r0, r1, lsl #24
    dddc:	adc	r2, r2, r2
    dde0:	subcs	r0, r0, r1, lsl #24
    dde4:	cmp	r0, r1, lsl #23
    dde8:	adc	r2, r2, r2
    ddec:	subcs	r0, r0, r1, lsl #23
    ddf0:	cmp	r0, r1, lsl #22
    ddf4:	adc	r2, r2, r2
    ddf8:	subcs	r0, r0, r1, lsl #22
    ddfc:	cmp	r0, r1, lsl #21
    de00:	adc	r2, r2, r2
    de04:	subcs	r0, r0, r1, lsl #21
    de08:	cmp	r0, r1, lsl #20
    de0c:	adc	r2, r2, r2
    de10:	subcs	r0, r0, r1, lsl #20
    de14:	cmp	r0, r1, lsl #19
    de18:	adc	r2, r2, r2
    de1c:	subcs	r0, r0, r1, lsl #19
    de20:	cmp	r0, r1, lsl #18
    de24:	adc	r2, r2, r2
    de28:	subcs	r0, r0, r1, lsl #18
    de2c:	cmp	r0, r1, lsl #17
    de30:	adc	r2, r2, r2
    de34:	subcs	r0, r0, r1, lsl #17
    de38:	cmp	r0, r1, lsl #16
    de3c:	adc	r2, r2, r2
    de40:	subcs	r0, r0, r1, lsl #16
    de44:	cmp	r0, r1, lsl #15
    de48:	adc	r2, r2, r2
    de4c:	subcs	r0, r0, r1, lsl #15
    de50:	cmp	r0, r1, lsl #14
    de54:	adc	r2, r2, r2
    de58:	subcs	r0, r0, r1, lsl #14
    de5c:	cmp	r0, r1, lsl #13
    de60:	adc	r2, r2, r2
    de64:	subcs	r0, r0, r1, lsl #13
    de68:	cmp	r0, r1, lsl #12
    de6c:	adc	r2, r2, r2
    de70:	subcs	r0, r0, r1, lsl #12
    de74:	cmp	r0, r1, lsl #11
    de78:	adc	r2, r2, r2
    de7c:	subcs	r0, r0, r1, lsl #11
    de80:	cmp	r0, r1, lsl #10
    de84:	adc	r2, r2, r2
    de88:	subcs	r0, r0, r1, lsl #10
    de8c:	cmp	r0, r1, lsl #9
    de90:	adc	r2, r2, r2
    de94:	subcs	r0, r0, r1, lsl #9
    de98:	cmp	r0, r1, lsl #8
    de9c:	adc	r2, r2, r2
    dea0:	subcs	r0, r0, r1, lsl #8
    dea4:	cmp	r0, r1, lsl #7
    dea8:	adc	r2, r2, r2
    deac:	subcs	r0, r0, r1, lsl #7
    deb0:	cmp	r0, r1, lsl #6
    deb4:	adc	r2, r2, r2
    deb8:	subcs	r0, r0, r1, lsl #6
    debc:	cmp	r0, r1, lsl #5
    dec0:	adc	r2, r2, r2
    dec4:	subcs	r0, r0, r1, lsl #5
    dec8:	cmp	r0, r1, lsl #4
    decc:	adc	r2, r2, r2
    ded0:	subcs	r0, r0, r1, lsl #4
    ded4:	cmp	r0, r1, lsl #3
    ded8:	adc	r2, r2, r2
    dedc:	subcs	r0, r0, r1, lsl #3
    dee0:	cmp	r0, r1, lsl #2
    dee4:	adc	r2, r2, r2
    dee8:	subcs	r0, r0, r1, lsl #2
    deec:	cmp	r0, r1, lsl #1
    def0:	adc	r2, r2, r2
    def4:	subcs	r0, r0, r1, lsl #1
    def8:	cmp	r0, r1
    defc:	adc	r2, r2, r2
    df00:	subcs	r0, r0, r1
    df04:	mov	r0, r2
    df08:	bx	lr
    df0c:	moveq	r0, #1
    df10:	movne	r0, #0
    df14:	bx	lr
    df18:	clz	r2, r1
    df1c:	rsb	r2, r2, #31
    df20:	lsr	r0, r0, r2
    df24:	bx	lr
    df28:	cmp	r0, #0
    df2c:	mvnne	r0, #0
    df30:	b	e390 <ftello64@plt+0xc71c>
    df34:	cmp	r1, #0
    df38:	beq	df28 <ftello64@plt+0xc2b4>
    df3c:	push	{r0, r1, lr}
    df40:	bl	dd48 <ftello64@plt+0xc0d4>
    df44:	pop	{r1, r2, lr}
    df48:	mul	r3, r2, r0
    df4c:	sub	r1, r1, r3
    df50:	bx	lr
    df54:	eor	r1, r1, #-2147483648	; 0x80000000
    df58:	b	df60 <ftello64@plt+0xc2ec>
    df5c:	eor	r3, r3, #-2147483648	; 0x80000000
    df60:	push	{r4, r5, lr}
    df64:	lsl	r4, r1, #1
    df68:	lsl	r5, r3, #1
    df6c:	teq	r4, r5
    df70:	teqeq	r0, r2
    df74:	orrsne	ip, r4, r0
    df78:	orrsne	ip, r5, r2
    df7c:	mvnsne	ip, r4, asr #21
    df80:	mvnsne	ip, r5, asr #21
    df84:	beq	e170 <ftello64@plt+0xc4fc>
    df88:	lsr	r4, r4, #21
    df8c:	rsbs	r5, r4, r5, lsr #21
    df90:	rsblt	r5, r5, #0
    df94:	ble	dfb4 <ftello64@plt+0xc340>
    df98:	add	r4, r4, r5
    df9c:	eor	r2, r0, r2
    dfa0:	eor	r3, r1, r3
    dfa4:	eor	r0, r2, r0
    dfa8:	eor	r1, r3, r1
    dfac:	eor	r2, r0, r2
    dfb0:	eor	r3, r1, r3
    dfb4:	cmp	r5, #54	; 0x36
    dfb8:	pophi	{r4, r5, pc}
    dfbc:	tst	r1, #-2147483648	; 0x80000000
    dfc0:	lsl	r1, r1, #12
    dfc4:	mov	ip, #1048576	; 0x100000
    dfc8:	orr	r1, ip, r1, lsr #12
    dfcc:	beq	dfd8 <ftello64@plt+0xc364>
    dfd0:	rsbs	r0, r0, #0
    dfd4:	rsc	r1, r1, #0
    dfd8:	tst	r3, #-2147483648	; 0x80000000
    dfdc:	lsl	r3, r3, #12
    dfe0:	orr	r3, ip, r3, lsr #12
    dfe4:	beq	dff0 <ftello64@plt+0xc37c>
    dfe8:	rsbs	r2, r2, #0
    dfec:	rsc	r3, r3, #0
    dff0:	teq	r4, r5
    dff4:	beq	e158 <ftello64@plt+0xc4e4>
    dff8:	sub	r4, r4, #1
    dffc:	rsbs	lr, r5, #32
    e000:	blt	e01c <ftello64@plt+0xc3a8>
    e004:	lsl	ip, r2, lr
    e008:	adds	r0, r0, r2, lsr r5
    e00c:	adc	r1, r1, #0
    e010:	adds	r0, r0, r3, lsl lr
    e014:	adcs	r1, r1, r3, asr r5
    e018:	b	e038 <ftello64@plt+0xc3c4>
    e01c:	sub	r5, r5, #32
    e020:	add	lr, lr, #32
    e024:	cmp	r2, #1
    e028:	lsl	ip, r3, lr
    e02c:	orrcs	ip, ip, #2
    e030:	adds	r0, r0, r3, asr r5
    e034:	adcs	r1, r1, r3, asr #31
    e038:	and	r5, r1, #-2147483648	; 0x80000000
    e03c:	bpl	e04c <ftello64@plt+0xc3d8>
    e040:	rsbs	ip, ip, #0
    e044:	rscs	r0, r0, #0
    e048:	rsc	r1, r1, #0
    e04c:	cmp	r1, #1048576	; 0x100000
    e050:	bcc	e090 <ftello64@plt+0xc41c>
    e054:	cmp	r1, #2097152	; 0x200000
    e058:	bcc	e078 <ftello64@plt+0xc404>
    e05c:	lsrs	r1, r1, #1
    e060:	rrxs	r0, r0
    e064:	rrx	ip, ip
    e068:	add	r4, r4, #1
    e06c:	lsl	r2, r4, #21
    e070:	cmn	r2, #4194304	; 0x400000
    e074:	bcs	e1d0 <ftello64@plt+0xc55c>
    e078:	cmp	ip, #-2147483648	; 0x80000000
    e07c:	lsrseq	ip, r0, #1
    e080:	adcs	r0, r0, #0
    e084:	adc	r1, r1, r4, lsl #20
    e088:	orr	r1, r1, r5
    e08c:	pop	{r4, r5, pc}
    e090:	lsls	ip, ip, #1
    e094:	adcs	r0, r0, r0
    e098:	adc	r1, r1, r1
    e09c:	tst	r1, #1048576	; 0x100000
    e0a0:	sub	r4, r4, #1
    e0a4:	bne	e078 <ftello64@plt+0xc404>
    e0a8:	teq	r1, #0
    e0ac:	moveq	r1, r0
    e0b0:	moveq	r0, #0
    e0b4:	clz	r3, r1
    e0b8:	addeq	r3, r3, #32
    e0bc:	sub	r3, r3, #11
    e0c0:	subs	r2, r3, #32
    e0c4:	bge	e0e8 <ftello64@plt+0xc474>
    e0c8:	adds	r2, r2, #12
    e0cc:	ble	e0e4 <ftello64@plt+0xc470>
    e0d0:	add	ip, r2, #20
    e0d4:	rsb	r2, r2, #12
    e0d8:	lsl	r0, r1, ip
    e0dc:	lsr	r1, r1, r2
    e0e0:	b	e0f8 <ftello64@plt+0xc484>
    e0e4:	add	r2, r2, #20
    e0e8:	rsble	ip, r2, #32
    e0ec:	lsl	r1, r1, r2
    e0f0:	orrle	r1, r1, r0, lsr ip
    e0f4:	lslle	r0, r0, r2
    e0f8:	subs	r4, r4, r3
    e0fc:	addge	r1, r1, r4, lsl #20
    e100:	orrge	r1, r1, r5
    e104:	popge	{r4, r5, pc}
    e108:	mvn	r4, r4
    e10c:	subs	r4, r4, #31
    e110:	bge	e14c <ftello64@plt+0xc4d8>
    e114:	adds	r4, r4, #12
    e118:	bgt	e134 <ftello64@plt+0xc4c0>
    e11c:	add	r4, r4, #20
    e120:	rsb	r2, r4, #32
    e124:	lsr	r0, r0, r4
    e128:	orr	r0, r0, r1, lsl r2
    e12c:	orr	r1, r5, r1, lsr r4
    e130:	pop	{r4, r5, pc}
    e134:	rsb	r4, r4, #12
    e138:	rsb	r2, r4, #32
    e13c:	lsr	r0, r0, r2
    e140:	orr	r0, r0, r1, lsl r4
    e144:	mov	r1, r5
    e148:	pop	{r4, r5, pc}
    e14c:	lsr	r0, r1, r4
    e150:	mov	r1, r5
    e154:	pop	{r4, r5, pc}
    e158:	teq	r4, #0
    e15c:	eor	r3, r3, #1048576	; 0x100000
    e160:	eoreq	r1, r1, #1048576	; 0x100000
    e164:	addeq	r4, r4, #1
    e168:	subne	r5, r5, #1
    e16c:	b	dff8 <ftello64@plt+0xc384>
    e170:	mvns	ip, r4, asr #21
    e174:	mvnsne	ip, r5, asr #21
    e178:	beq	e1e0 <ftello64@plt+0xc56c>
    e17c:	teq	r4, r5
    e180:	teqeq	r0, r2
    e184:	beq	e198 <ftello64@plt+0xc524>
    e188:	orrs	ip, r4, r0
    e18c:	moveq	r1, r3
    e190:	moveq	r0, r2
    e194:	pop	{r4, r5, pc}
    e198:	teq	r1, r3
    e19c:	movne	r1, #0
    e1a0:	movne	r0, #0
    e1a4:	popne	{r4, r5, pc}
    e1a8:	lsrs	ip, r4, #21
    e1ac:	bne	e1c0 <ftello64@plt+0xc54c>
    e1b0:	lsls	r0, r0, #1
    e1b4:	adcs	r1, r1, r1
    e1b8:	orrcs	r1, r1, #-2147483648	; 0x80000000
    e1bc:	pop	{r4, r5, pc}
    e1c0:	adds	r4, r4, #4194304	; 0x400000
    e1c4:	addcc	r1, r1, #1048576	; 0x100000
    e1c8:	popcc	{r4, r5, pc}
    e1cc:	and	r5, r1, #-2147483648	; 0x80000000
    e1d0:	orr	r1, r5, #2130706432	; 0x7f000000
    e1d4:	orr	r1, r1, #15728640	; 0xf00000
    e1d8:	mov	r0, #0
    e1dc:	pop	{r4, r5, pc}
    e1e0:	mvns	ip, r4, asr #21
    e1e4:	movne	r1, r3
    e1e8:	movne	r0, r2
    e1ec:	mvnseq	ip, r5, asr #21
    e1f0:	movne	r3, r1
    e1f4:	movne	r2, r0
    e1f8:	orrs	r4, r0, r1, lsl #12
    e1fc:	orrseq	r5, r2, r3, lsl #12
    e200:	teqeq	r1, r3
    e204:	orrne	r1, r1, #524288	; 0x80000
    e208:	pop	{r4, r5, pc}
    e20c:	teq	r0, #0
    e210:	moveq	r1, #0
    e214:	bxeq	lr
    e218:	push	{r4, r5, lr}
    e21c:	mov	r4, #1024	; 0x400
    e220:	add	r4, r4, #50	; 0x32
    e224:	mov	r5, #0
    e228:	mov	r1, #0
    e22c:	b	e0a8 <ftello64@plt+0xc434>
    e230:	teq	r0, #0
    e234:	moveq	r1, #0
    e238:	bxeq	lr
    e23c:	push	{r4, r5, lr}
    e240:	mov	r4, #1024	; 0x400
    e244:	add	r4, r4, #50	; 0x32
    e248:	ands	r5, r0, #-2147483648	; 0x80000000
    e24c:	rsbmi	r0, r0, #0
    e250:	mov	r1, #0
    e254:	b	e0a8 <ftello64@plt+0xc434>
    e258:	lsls	r2, r0, #1
    e25c:	asr	r1, r2, #3
    e260:	rrx	r1, r1
    e264:	lsl	r0, r2, #28
    e268:	andsne	r3, r2, #-16777216	; 0xff000000
    e26c:	teqne	r3, #-16777216	; 0xff000000
    e270:	eorne	r1, r1, #939524096	; 0x38000000
    e274:	bxne	lr
    e278:	teq	r2, #0
    e27c:	teqne	r3, #-16777216	; 0xff000000
    e280:	bxeq	lr
    e284:	push	{r4, r5, lr}
    e288:	mov	r4, #896	; 0x380
    e28c:	and	r5, r1, #-2147483648	; 0x80000000
    e290:	bic	r1, r1, #-2147483648	; 0x80000000
    e294:	b	e0a8 <ftello64@plt+0xc434>
    e298:	orrs	r2, r0, r1
    e29c:	bxeq	lr
    e2a0:	push	{r4, r5, lr}
    e2a4:	mov	r5, #0
    e2a8:	b	e2c8 <ftello64@plt+0xc654>
    e2ac:	orrs	r2, r0, r1
    e2b0:	bxeq	lr
    e2b4:	push	{r4, r5, lr}
    e2b8:	ands	r5, r1, #-2147483648	; 0x80000000
    e2bc:	bpl	e2c8 <ftello64@plt+0xc654>
    e2c0:	rsbs	r0, r0, #0
    e2c4:	rsc	r1, r1, #0
    e2c8:	mov	r4, #1024	; 0x400
    e2cc:	add	r4, r4, #50	; 0x32
    e2d0:	lsrs	ip, r1, #22
    e2d4:	beq	e04c <ftello64@plt+0xc3d8>
    e2d8:	mov	r2, #3
    e2dc:	lsrs	ip, ip, #3
    e2e0:	addne	r2, r2, #3
    e2e4:	lsrs	ip, ip, #3
    e2e8:	addne	r2, r2, #3
    e2ec:	add	r2, r2, ip, lsr #3
    e2f0:	rsb	r3, r2, #32
    e2f4:	lsl	ip, r0, r3
    e2f8:	lsr	r0, r0, r2
    e2fc:	orr	r0, r0, r1, lsl r3
    e300:	lsr	r1, r1, r2
    e304:	add	r4, r4, r2
    e308:	b	e04c <ftello64@plt+0xc3d8>
    e30c:	cmp	r3, #0
    e310:	cmpeq	r2, #0
    e314:	bne	e338 <ftello64@plt+0xc6c4>
    e318:	cmp	r1, #0
    e31c:	movlt	r1, #-2147483648	; 0x80000000
    e320:	movlt	r0, #0
    e324:	blt	e334 <ftello64@plt+0xc6c0>
    e328:	cmpeq	r0, #0
    e32c:	mvnne	r1, #-2147483648	; 0x80000000
    e330:	mvnne	r0, #0
    e334:	b	e390 <ftello64@plt+0xc71c>
    e338:	sub	sp, sp, #8
    e33c:	push	{sp, lr}
    e340:	bl	e3e8 <ftello64@plt+0xc774>
    e344:	ldr	lr, [sp, #4]
    e348:	add	sp, sp, #8
    e34c:	pop	{r2, r3}
    e350:	bx	lr
    e354:	cmp	r3, #0
    e358:	cmpeq	r2, #0
    e35c:	bne	e374 <ftello64@plt+0xc700>
    e360:	cmp	r1, #0
    e364:	cmpeq	r0, #0
    e368:	mvnne	r1, #0
    e36c:	mvnne	r0, #0
    e370:	b	e390 <ftello64@plt+0xc71c>
    e374:	sub	sp, sp, #8
    e378:	push	{sp, lr}
    e37c:	bl	e424 <ftello64@plt+0xc7b0>
    e380:	ldr	lr, [sp, #4]
    e384:	add	sp, sp, #8
    e388:	pop	{r2, r3}
    e38c:	bx	lr
    e390:	push	{r1, lr}
    e394:	mov	r0, #8
    e398:	bl	1788 <raise@plt>
    e39c:	pop	{r1, pc}
    e3a0:	vmov	d7, r0, r1
    e3a4:	vldr	d5, [pc, #44]	; e3d8 <ftello64@plt+0xc764>
    e3a8:	vldr	d6, [pc, #48]	; e3e0 <ftello64@plt+0xc76c>
    e3ac:	mov	r0, #0
    e3b0:	vmul.f64	d5, d7, d5
    e3b4:	vcvt.u32.f64	s9, d5
    e3b8:	vcvt.f64.u32	d5, s9
    e3bc:	vmov	r1, s9
    e3c0:	vmls.f64	d7, d5, d6
    e3c4:	vcvt.u32.f64	s14, d7
    e3c8:	vmov	r3, s14
    e3cc:	orr	r0, r0, r3
    e3d0:	bx	lr
    e3d4:	nop	{0}
    e3d8:	andeq	r0, r0, r0
    e3dc:	ldclcc	0, cr0, [r0]
    e3e0:	andeq	r0, r0, r0
    e3e4:	mvnsmi	r0, r0
    e3e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    e3ec:	mov	r8, r2
    e3f0:	mov	r6, r0
    e3f4:	mov	r7, r1
    e3f8:	mov	sl, r3
    e3fc:	ldr	r9, [sp, #32]
    e400:	bl	e460 <ftello64@plt+0xc7ec>
    e404:	umull	r4, r5, r8, r0
    e408:	mul	r8, r8, r1
    e40c:	mla	r2, r0, sl, r8
    e410:	add	r5, r2, r5
    e414:	subs	r4, r6, r4
    e418:	sbc	r5, r7, r5
    e41c:	strd	r4, [r9]
    e420:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    e424:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    e428:	mov	r8, r2
    e42c:	mov	r6, r0
    e430:	mov	r7, r1
    e434:	mov	r5, r3
    e438:	ldr	r9, [sp, #32]
    e43c:	bl	e8ec <ftello64@plt+0xcc78>
    e440:	mul	r3, r0, r5
    e444:	umull	r4, r5, r0, r8
    e448:	mla	r8, r8, r1, r3
    e44c:	add	r5, r8, r5
    e450:	subs	r4, r6, r4
    e454:	sbc	r5, r7, r5
    e458:	strd	r4, [r9]
    e45c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    e460:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e464:	rsbs	r4, r0, #0
    e468:	rsc	r5, r1, #0
    e46c:	cmp	r1, #0
    e470:	mvn	r6, #0
    e474:	sub	sp, sp, #12
    e478:	movge	r4, r0
    e47c:	movge	r5, r1
    e480:	movge	r6, #0
    e484:	cmp	r3, #0
    e488:	blt	e6c0 <ftello64@plt+0xca4c>
    e48c:	cmp	r3, #0
    e490:	mov	sl, r4
    e494:	mov	ip, r5
    e498:	mov	r0, r2
    e49c:	mov	r1, r3
    e4a0:	mov	r8, r2
    e4a4:	mov	r7, r4
    e4a8:	mov	r9, r5
    e4ac:	bne	e5a4 <ftello64@plt+0xc930>
    e4b0:	cmp	r2, r5
    e4b4:	bls	e5e0 <ftello64@plt+0xc96c>
    e4b8:	clz	r3, r2
    e4bc:	cmp	r3, #0
    e4c0:	rsbne	r2, r3, #32
    e4c4:	lslne	r8, r0, r3
    e4c8:	lsrne	r2, r4, r2
    e4cc:	lslne	r7, r4, r3
    e4d0:	orrne	r9, r2, r5, lsl r3
    e4d4:	lsr	r4, r8, #16
    e4d8:	uxth	sl, r8
    e4dc:	mov	r1, r4
    e4e0:	mov	r0, r9
    e4e4:	bl	dd48 <ftello64@plt+0xc0d4>
    e4e8:	mov	r1, r4
    e4ec:	mov	fp, r0
    e4f0:	mov	r0, r9
    e4f4:	bl	df34 <ftello64@plt+0xc2c0>
    e4f8:	mul	r0, sl, fp
    e4fc:	lsr	r2, r7, #16
    e500:	orr	r1, r2, r1, lsl #16
    e504:	cmp	r0, r1
    e508:	bls	e52c <ftello64@plt+0xc8b8>
    e50c:	adds	r1, r1, r8
    e510:	sub	r3, fp, #1
    e514:	bcs	e528 <ftello64@plt+0xc8b4>
    e518:	cmp	r0, r1
    e51c:	subhi	fp, fp, #2
    e520:	addhi	r1, r1, r8
    e524:	bhi	e52c <ftello64@plt+0xc8b8>
    e528:	mov	fp, r3
    e52c:	rsb	r9, r0, r1
    e530:	mov	r1, r4
    e534:	uxth	r7, r7
    e538:	mov	r0, r9
    e53c:	bl	dd48 <ftello64@plt+0xc0d4>
    e540:	mov	r1, r4
    e544:	mov	r5, r0
    e548:	mov	r0, r9
    e54c:	bl	df34 <ftello64@plt+0xc2c0>
    e550:	mul	sl, sl, r5
    e554:	orr	r1, r7, r1, lsl #16
    e558:	cmp	sl, r1
    e55c:	bls	e57c <ftello64@plt+0xc908>
    e560:	adds	r8, r1, r8
    e564:	sub	r3, r5, #1
    e568:	bcs	e578 <ftello64@plt+0xc904>
    e56c:	cmp	sl, r8
    e570:	subhi	r5, r5, #2
    e574:	bhi	e57c <ftello64@plt+0xc908>
    e578:	mov	r5, r3
    e57c:	orr	r3, r5, fp, lsl #16
    e580:	mov	r4, #0
    e584:	cmp	r6, #0
    e588:	mov	r0, r3
    e58c:	mov	r1, r4
    e590:	beq	e59c <ftello64@plt+0xc928>
    e594:	rsbs	r0, r0, #0
    e598:	rsc	r1, r1, #0
    e59c:	add	sp, sp, #12
    e5a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e5a4:	cmp	r3, r5
    e5a8:	movhi	r4, #0
    e5ac:	movhi	r3, r4
    e5b0:	bhi	e584 <ftello64@plt+0xc910>
    e5b4:	clz	r5, r1
    e5b8:	cmp	r5, #0
    e5bc:	bne	e7ac <ftello64@plt+0xcb38>
    e5c0:	cmp	r1, ip
    e5c4:	cmpcs	r2, sl
    e5c8:	movhi	r4, #0
    e5cc:	movls	r4, #1
    e5d0:	movls	r3, #1
    e5d4:	movls	r4, r5
    e5d8:	movhi	r3, r4
    e5dc:	b	e584 <ftello64@plt+0xc910>
    e5e0:	cmp	r2, #0
    e5e4:	bne	e5f8 <ftello64@plt+0xc984>
    e5e8:	mov	r1, r2
    e5ec:	mov	r0, #1
    e5f0:	bl	dd48 <ftello64@plt+0xc0d4>
    e5f4:	mov	r8, r0
    e5f8:	clz	r3, r8
    e5fc:	cmp	r3, #0
    e600:	bne	e6d0 <ftello64@plt+0xca5c>
    e604:	rsb	r9, r8, r9
    e608:	lsr	r5, r8, #16
    e60c:	uxth	sl, r8
    e610:	mov	r4, #1
    e614:	mov	r1, r5
    e618:	mov	r0, r9
    e61c:	bl	dd48 <ftello64@plt+0xc0d4>
    e620:	mov	r1, r5
    e624:	mov	fp, r0
    e628:	mov	r0, r9
    e62c:	bl	df34 <ftello64@plt+0xc2c0>
    e630:	mul	r0, sl, fp
    e634:	lsr	r2, r7, #16
    e638:	orr	r1, r2, r1, lsl #16
    e63c:	cmp	r0, r1
    e640:	bls	e660 <ftello64@plt+0xc9ec>
    e644:	adds	r1, r1, r8
    e648:	sub	r3, fp, #1
    e64c:	bcs	e8cc <ftello64@plt+0xcc58>
    e650:	cmp	r0, r1
    e654:	subhi	fp, fp, #2
    e658:	addhi	r1, r1, r8
    e65c:	bls	e8cc <ftello64@plt+0xcc58>
    e660:	rsb	r2, r0, r1
    e664:	mov	r1, r5
    e668:	str	r2, [sp]
    e66c:	uxth	r7, r7
    e670:	mov	r0, r2
    e674:	bl	dd48 <ftello64@plt+0xc0d4>
    e678:	ldr	r2, [sp]
    e67c:	mov	r1, r5
    e680:	mov	r9, r0
    e684:	mov	r0, r2
    e688:	bl	df34 <ftello64@plt+0xc2c0>
    e68c:	mul	sl, sl, r9
    e690:	orr	r1, r7, r1, lsl #16
    e694:	cmp	sl, r1
    e698:	bls	e6b8 <ftello64@plt+0xca44>
    e69c:	adds	r8, r1, r8
    e6a0:	sub	r3, r9, #1
    e6a4:	bcs	e6b4 <ftello64@plt+0xca40>
    e6a8:	cmp	sl, r8
    e6ac:	subhi	r9, r9, #2
    e6b0:	bhi	e6b8 <ftello64@plt+0xca44>
    e6b4:	mov	r9, r3
    e6b8:	orr	r3, r9, fp, lsl #16
    e6bc:	b	e584 <ftello64@plt+0xc910>
    e6c0:	mvn	r6, r6
    e6c4:	rsbs	r2, r2, #0
    e6c8:	rsc	r3, r3, #0
    e6cc:	b	e48c <ftello64@plt+0xc818>
    e6d0:	lsl	r8, r8, r3
    e6d4:	rsb	fp, r3, #32
    e6d8:	lsr	r4, r9, fp
    e6dc:	lsr	fp, r7, fp
    e6e0:	lsr	r5, r8, #16
    e6e4:	orr	fp, fp, r9, lsl r3
    e6e8:	mov	r0, r4
    e6ec:	lsl	r7, r7, r3
    e6f0:	mov	r1, r5
    e6f4:	uxth	sl, r8
    e6f8:	bl	dd48 <ftello64@plt+0xc0d4>
    e6fc:	mov	r1, r5
    e700:	mov	r3, r0
    e704:	mov	r0, r4
    e708:	str	r3, [sp]
    e70c:	bl	df34 <ftello64@plt+0xc2c0>
    e710:	ldr	r3, [sp]
    e714:	lsr	r2, fp, #16
    e718:	mul	r0, sl, r3
    e71c:	orr	r1, r2, r1, lsl #16
    e720:	cmp	r0, r1
    e724:	bls	e744 <ftello64@plt+0xcad0>
    e728:	adds	r1, r1, r8
    e72c:	sub	r2, r3, #1
    e730:	bcs	e8e4 <ftello64@plt+0xcc70>
    e734:	cmp	r0, r1
    e738:	subhi	r3, r3, #2
    e73c:	addhi	r1, r1, r8
    e740:	bls	e8e4 <ftello64@plt+0xcc70>
    e744:	rsb	r9, r0, r1
    e748:	mov	r1, r5
    e74c:	str	r3, [sp]
    e750:	uxth	fp, fp
    e754:	mov	r0, r9
    e758:	bl	dd48 <ftello64@plt+0xc0d4>
    e75c:	mov	r1, r5
    e760:	mov	r4, r0
    e764:	mov	r0, r9
    e768:	bl	df34 <ftello64@plt+0xc2c0>
    e76c:	mul	r9, sl, r4
    e770:	ldr	r3, [sp]
    e774:	orr	r1, fp, r1, lsl #16
    e778:	cmp	r9, r1
    e77c:	bls	e7a0 <ftello64@plt+0xcb2c>
    e780:	adds	r1, r1, r8
    e784:	sub	r2, r4, #1
    e788:	bcs	e79c <ftello64@plt+0xcb28>
    e78c:	cmp	r9, r1
    e790:	subhi	r4, r4, #2
    e794:	addhi	r1, r1, r8
    e798:	bhi	e7a0 <ftello64@plt+0xcb2c>
    e79c:	mov	r4, r2
    e7a0:	rsb	r9, r9, r1
    e7a4:	orr	r4, r4, r3, lsl #16
    e7a8:	b	e614 <ftello64@plt+0xc9a0>
    e7ac:	rsb	sl, r5, #32
    e7b0:	lsl	r3, r2, r5
    e7b4:	lsr	r0, r2, sl
    e7b8:	lsr	r2, ip, sl
    e7bc:	orr	r4, r0, r1, lsl r5
    e7c0:	lsr	sl, r7, sl
    e7c4:	mov	r0, r2
    e7c8:	orr	sl, sl, ip, lsl r5
    e7cc:	lsr	r9, r4, #16
    e7d0:	str	r3, [sp, #4]
    e7d4:	str	r2, [sp]
    e7d8:	uxth	fp, r4
    e7dc:	mov	r1, r9
    e7e0:	bl	dd48 <ftello64@plt+0xc0d4>
    e7e4:	ldr	r2, [sp]
    e7e8:	mov	r1, r9
    e7ec:	mov	r8, r0
    e7f0:	mov	r0, r2
    e7f4:	bl	df34 <ftello64@plt+0xc2c0>
    e7f8:	mul	r0, fp, r8
    e7fc:	lsr	r2, sl, #16
    e800:	orr	r1, r2, r1, lsl #16
    e804:	cmp	r0, r1
    e808:	bls	e828 <ftello64@plt+0xcbb4>
    e80c:	adds	r1, r1, r4
    e810:	sub	r2, r8, #1
    e814:	bcs	e8dc <ftello64@plt+0xcc68>
    e818:	cmp	r0, r1
    e81c:	subhi	r8, r8, #2
    e820:	addhi	r1, r1, r4
    e824:	bls	e8dc <ftello64@plt+0xcc68>
    e828:	rsb	ip, r0, r1
    e82c:	mov	r1, r9
    e830:	str	ip, [sp]
    e834:	mov	r0, ip
    e838:	bl	dd48 <ftello64@plt+0xc0d4>
    e83c:	ldr	ip, [sp]
    e840:	mov	r1, r9
    e844:	mov	r2, r0
    e848:	mov	r0, ip
    e84c:	str	r2, [sp]
    e850:	bl	df34 <ftello64@plt+0xc2c0>
    e854:	ldr	r2, [sp]
    e858:	uxth	ip, sl
    e85c:	mul	fp, fp, r2
    e860:	orr	ip, ip, r1, lsl #16
    e864:	cmp	fp, ip
    e868:	bls	e888 <ftello64@plt+0xcc14>
    e86c:	adds	ip, ip, r4
    e870:	sub	r1, r2, #1
    e874:	bcs	e8d4 <ftello64@plt+0xcc60>
    e878:	cmp	fp, ip
    e87c:	subhi	r2, r2, #2
    e880:	addhi	ip, ip, r4
    e884:	bls	e8d4 <ftello64@plt+0xcc60>
    e888:	ldr	r0, [sp, #4]
    e88c:	orr	r1, r2, r8, lsl #16
    e890:	rsb	fp, fp, ip
    e894:	umull	r2, r3, r1, r0
    e898:	cmp	fp, r3
    e89c:	bcc	e8c0 <ftello64@plt+0xcc4c>
    e8a0:	movne	r4, #0
    e8a4:	moveq	r4, #1
    e8a8:	cmp	r2, r7, lsl r5
    e8ac:	movls	r4, #0
    e8b0:	andhi	r4, r4, #1
    e8b4:	cmp	r4, #0
    e8b8:	moveq	r3, r1
    e8bc:	beq	e584 <ftello64@plt+0xc910>
    e8c0:	sub	r3, r1, #1
    e8c4:	mov	r4, #0
    e8c8:	b	e584 <ftello64@plt+0xc910>
    e8cc:	mov	fp, r3
    e8d0:	b	e660 <ftello64@plt+0xc9ec>
    e8d4:	mov	r2, r1
    e8d8:	b	e888 <ftello64@plt+0xcc14>
    e8dc:	mov	r8, r2
    e8e0:	b	e828 <ftello64@plt+0xcbb4>
    e8e4:	mov	r3, r2
    e8e8:	b	e744 <ftello64@plt+0xcad0>
    e8ec:	cmp	r3, #0
    e8f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e8f4:	mov	r6, r0
    e8f8:	sub	sp, sp, #12
    e8fc:	mov	r5, r1
    e900:	mov	r7, r0
    e904:	mov	r4, r2
    e908:	mov	r8, r1
    e90c:	bne	e9ec <ftello64@plt+0xcd78>
    e910:	cmp	r2, r1
    e914:	bls	ea28 <ftello64@plt+0xcdb4>
    e918:	clz	r3, r2
    e91c:	cmp	r3, #0
    e920:	rsbne	r8, r3, #32
    e924:	lslne	r4, r2, r3
    e928:	lsrne	r8, r0, r8
    e92c:	lslne	r7, r0, r3
    e930:	orrne	r8, r8, r1, lsl r3
    e934:	lsr	r5, r4, #16
    e938:	uxth	sl, r4
    e93c:	mov	r1, r5
    e940:	mov	r0, r8
    e944:	bl	dd48 <ftello64@plt+0xc0d4>
    e948:	mov	r1, r5
    e94c:	mov	r9, r0
    e950:	mov	r0, r8
    e954:	bl	df34 <ftello64@plt+0xc2c0>
    e958:	mul	r0, sl, r9
    e95c:	lsr	r3, r7, #16
    e960:	orr	r1, r3, r1, lsl #16
    e964:	cmp	r0, r1
    e968:	bls	e98c <ftello64@plt+0xcd18>
    e96c:	adds	r1, r1, r4
    e970:	sub	r2, r9, #1
    e974:	bcs	e988 <ftello64@plt+0xcd14>
    e978:	cmp	r0, r1
    e97c:	subhi	r9, r9, #2
    e980:	addhi	r1, r1, r4
    e984:	bhi	e98c <ftello64@plt+0xcd18>
    e988:	mov	r9, r2
    e98c:	rsb	r8, r0, r1
    e990:	mov	r1, r5
    e994:	uxth	r7, r7
    e998:	mov	r0, r8
    e99c:	bl	dd48 <ftello64@plt+0xc0d4>
    e9a0:	mov	r1, r5
    e9a4:	mov	r6, r0
    e9a8:	mov	r0, r8
    e9ac:	bl	df34 <ftello64@plt+0xc2c0>
    e9b0:	mul	sl, sl, r6
    e9b4:	orr	r1, r7, r1, lsl #16
    e9b8:	cmp	sl, r1
    e9bc:	bls	e9d8 <ftello64@plt+0xcd64>
    e9c0:	adds	r4, r1, r4
    e9c4:	sub	r3, r6, #1
    e9c8:	bcs	ecd4 <ftello64@plt+0xd060>
    e9cc:	cmp	sl, r4
    e9d0:	subhi	r6, r6, #2
    e9d4:	bls	ecd4 <ftello64@plt+0xd060>
    e9d8:	orr	r0, r6, r9, lsl #16
    e9dc:	mov	r6, #0
    e9e0:	mov	r1, r6
    e9e4:	add	sp, sp, #12
    e9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e9ec:	cmp	r3, r1
    e9f0:	movhi	r6, #0
    e9f4:	movhi	r0, r6
    e9f8:	bhi	e9e0 <ftello64@plt+0xcd6c>
    e9fc:	clz	r7, r3
    ea00:	cmp	r7, #0
    ea04:	bne	eb04 <ftello64@plt+0xce90>
    ea08:	cmp	r3, r1
    ea0c:	cmpcs	r2, r6
    ea10:	movhi	r6, #0
    ea14:	movls	r6, #1
    ea18:	movls	r0, #1
    ea1c:	movls	r6, r7
    ea20:	movhi	r0, r6
    ea24:	b	e9e0 <ftello64@plt+0xcd6c>
    ea28:	cmp	r2, #0
    ea2c:	bne	ea40 <ftello64@plt+0xcdcc>
    ea30:	mov	r1, r2
    ea34:	mov	r0, #1
    ea38:	bl	dd48 <ftello64@plt+0xc0d4>
    ea3c:	mov	r4, r0
    ea40:	clz	r3, r4
    ea44:	cmp	r3, #0
    ea48:	bne	ec00 <ftello64@plt+0xcf8c>
    ea4c:	rsb	r5, r4, r5
    ea50:	lsr	r8, r4, #16
    ea54:	uxth	sl, r4
    ea58:	mov	r6, #1
    ea5c:	mov	r1, r8
    ea60:	mov	r0, r5
    ea64:	bl	dd48 <ftello64@plt+0xc0d4>
    ea68:	mov	r1, r8
    ea6c:	mov	r9, r0
    ea70:	mov	r0, r5
    ea74:	bl	df34 <ftello64@plt+0xc2c0>
    ea78:	mul	r0, sl, r9
    ea7c:	lsr	r3, r7, #16
    ea80:	orr	r1, r3, r1, lsl #16
    ea84:	cmp	r0, r1
    ea88:	bls	eaa8 <ftello64@plt+0xce34>
    ea8c:	adds	r1, r1, r4
    ea90:	sub	r2, r9, #1
    ea94:	bcs	ecdc <ftello64@plt+0xd068>
    ea98:	cmp	r0, r1
    ea9c:	subhi	r9, r9, #2
    eaa0:	addhi	r1, r1, r4
    eaa4:	bls	ecdc <ftello64@plt+0xd068>
    eaa8:	rsb	fp, r0, r1
    eaac:	mov	r1, r8
    eab0:	uxth	r7, r7
    eab4:	mov	r0, fp
    eab8:	bl	dd48 <ftello64@plt+0xc0d4>
    eabc:	mov	r1, r8
    eac0:	mov	r5, r0
    eac4:	mov	r0, fp
    eac8:	bl	df34 <ftello64@plt+0xc2c0>
    eacc:	mul	sl, sl, r5
    ead0:	orr	r1, r7, r1, lsl #16
    ead4:	cmp	sl, r1
    ead8:	bls	eaf4 <ftello64@plt+0xce80>
    eadc:	adds	r4, r1, r4
    eae0:	sub	r3, r5, #1
    eae4:	bcs	ece4 <ftello64@plt+0xd070>
    eae8:	cmp	sl, r4
    eaec:	subhi	r5, r5, #2
    eaf0:	bls	ece4 <ftello64@plt+0xd070>
    eaf4:	orr	r0, r5, r9, lsl #16
    eaf8:	mov	r1, r6
    eafc:	add	sp, sp, #12
    eb00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    eb04:	rsb	r1, r7, #32
    eb08:	lsl	r0, r2, r7
    eb0c:	lsr	r2, r2, r1
    eb10:	lsr	fp, r5, r1
    eb14:	orr	r8, r2, r3, lsl r7
    eb18:	lsr	r1, r6, r1
    eb1c:	str	r0, [sp, #4]
    eb20:	orr	r5, r1, r5, lsl r7
    eb24:	lsr	r9, r8, #16
    eb28:	mov	r0, fp
    eb2c:	uxth	sl, r8
    eb30:	mov	r1, r9
    eb34:	bl	dd48 <ftello64@plt+0xc0d4>
    eb38:	mov	r1, r9
    eb3c:	mov	r4, r0
    eb40:	mov	r0, fp
    eb44:	bl	df34 <ftello64@plt+0xc2c0>
    eb48:	mul	r0, sl, r4
    eb4c:	lsr	ip, r5, #16
    eb50:	orr	r1, ip, r1, lsl #16
    eb54:	cmp	r0, r1
    eb58:	bls	eb6c <ftello64@plt+0xcef8>
    eb5c:	adds	r1, r1, r8
    eb60:	sub	r2, r4, #1
    eb64:	bcc	ed00 <ftello64@plt+0xd08c>
    eb68:	mov	r4, r2
    eb6c:	rsb	ip, r0, r1
    eb70:	mov	r1, r9
    eb74:	str	ip, [sp]
    eb78:	uxth	r5, r5
    eb7c:	mov	r0, ip
    eb80:	bl	dd48 <ftello64@plt+0xc0d4>
    eb84:	ldr	ip, [sp]
    eb88:	mov	r1, r9
    eb8c:	mov	fp, r0
    eb90:	mov	r0, ip
    eb94:	bl	df34 <ftello64@plt+0xc2c0>
    eb98:	mul	sl, sl, fp
    eb9c:	orr	r1, r5, r1, lsl #16
    eba0:	cmp	sl, r1
    eba4:	bls	ebb8 <ftello64@plt+0xcf44>
    eba8:	adds	r1, r1, r8
    ebac:	sub	r2, fp, #1
    ebb0:	bcc	ecec <ftello64@plt+0xd078>
    ebb4:	mov	fp, r2
    ebb8:	ldr	r3, [sp, #4]
    ebbc:	orr	r0, fp, r4, lsl #16
    ebc0:	rsb	sl, sl, r1
    ebc4:	umull	r4, r5, r0, r3
    ebc8:	cmp	sl, r5
    ebcc:	bcc	ebec <ftello64@plt+0xcf78>
    ebd0:	movne	r3, #0
    ebd4:	moveq	r3, #1
    ebd8:	cmp	r4, r6, lsl r7
    ebdc:	movls	r6, #0
    ebe0:	andhi	r6, r3, #1
    ebe4:	cmp	r6, #0
    ebe8:	beq	e9e0 <ftello64@plt+0xcd6c>
    ebec:	mov	r6, #0
    ebf0:	sub	r0, r0, #1
    ebf4:	mov	r1, r6
    ebf8:	add	sp, sp, #12
    ebfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ec00:	lsl	r4, r4, r3
    ec04:	rsb	r9, r3, #32
    ec08:	lsr	r2, r5, r9
    ec0c:	lsr	r9, r6, r9
    ec10:	lsr	r8, r4, #16
    ec14:	orr	r9, r9, r5, lsl r3
    ec18:	mov	r0, r2
    ec1c:	lsl	r7, r6, r3
    ec20:	mov	r1, r8
    ec24:	str	r2, [sp]
    ec28:	bl	dd48 <ftello64@plt+0xc0d4>
    ec2c:	ldr	r2, [sp]
    ec30:	mov	r1, r8
    ec34:	uxth	sl, r4
    ec38:	mov	fp, r0
    ec3c:	mov	r0, r2
    ec40:	bl	df34 <ftello64@plt+0xc2c0>
    ec44:	mul	r0, sl, fp
    ec48:	lsr	r3, r9, #16
    ec4c:	orr	r1, r3, r1, lsl #16
    ec50:	cmp	r0, r1
    ec54:	bls	ec74 <ftello64@plt+0xd000>
    ec58:	adds	r1, r1, r4
    ec5c:	sub	r3, fp, #1
    ec60:	bcs	ed14 <ftello64@plt+0xd0a0>
    ec64:	cmp	r0, r1
    ec68:	subhi	fp, fp, #2
    ec6c:	addhi	r1, r1, r4
    ec70:	bls	ed14 <ftello64@plt+0xd0a0>
    ec74:	rsb	r5, r0, r1
    ec78:	mov	r1, r8
    ec7c:	uxth	r9, r9
    ec80:	mov	r0, r5
    ec84:	bl	dd48 <ftello64@plt+0xc0d4>
    ec88:	mov	r1, r8
    ec8c:	mov	r6, r0
    ec90:	mov	r0, r5
    ec94:	bl	df34 <ftello64@plt+0xc2c0>
    ec98:	mul	r5, sl, r6
    ec9c:	orr	r1, r9, r1, lsl #16
    eca0:	cmp	r5, r1
    eca4:	bls	ecc8 <ftello64@plt+0xd054>
    eca8:	adds	r1, r1, r4
    ecac:	sub	r3, r6, #1
    ecb0:	bcs	ecc4 <ftello64@plt+0xd050>
    ecb4:	cmp	r5, r1
    ecb8:	subhi	r6, r6, #2
    ecbc:	addhi	r1, r1, r4
    ecc0:	bhi	ecc8 <ftello64@plt+0xd054>
    ecc4:	mov	r6, r3
    ecc8:	rsb	r5, r5, r1
    eccc:	orr	r6, r6, fp, lsl #16
    ecd0:	b	ea5c <ftello64@plt+0xcde8>
    ecd4:	mov	r6, r3
    ecd8:	b	e9d8 <ftello64@plt+0xcd64>
    ecdc:	mov	r9, r2
    ece0:	b	eaa8 <ftello64@plt+0xce34>
    ece4:	mov	r5, r3
    ece8:	b	eaf4 <ftello64@plt+0xce80>
    ecec:	cmp	sl, r1
    ecf0:	subhi	fp, fp, #2
    ecf4:	addhi	r1, r1, r8
    ecf8:	bhi	ebb8 <ftello64@plt+0xcf44>
    ecfc:	b	ebb4 <ftello64@plt+0xcf40>
    ed00:	cmp	r0, r1
    ed04:	subhi	r4, r4, #2
    ed08:	addhi	r1, r1, r8
    ed0c:	bhi	eb6c <ftello64@plt+0xcef8>
    ed10:	b	eb68 <ftello64@plt+0xcef4>
    ed14:	mov	fp, r3
    ed18:	b	ec74 <ftello64@plt+0xd000>

0000ed1c <__libc_csu_init@@Base>:
    ed1c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    ed20:	mov	r7, r0
    ed24:	ldr	r6, [pc, #76]	; ed78 <__libc_csu_init@@Base+0x5c>
    ed28:	mov	r8, r1
    ed2c:	ldr	r5, [pc, #72]	; ed7c <__libc_csu_init@@Base+0x60>
    ed30:	mov	r9, r2
    ed34:	add	r6, pc, r6
    ed38:	bl	1750 <_init@@Base>
    ed3c:	add	r5, pc, r5
    ed40:	rsb	r6, r5, r6
    ed44:	asrs	r6, r6, #2
    ed48:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
    ed4c:	sub	r5, r5, #4
    ed50:	mov	r4, #0
    ed54:	add	r4, r4, #1
    ed58:	ldr	r3, [r5, #4]!
    ed5c:	mov	r0, r7
    ed60:	mov	r1, r8
    ed64:	mov	r2, r9
    ed68:	blx	r3
    ed6c:	cmp	r4, r6
    ed70:	bne	ed54 <__libc_csu_init@@Base+0x38>
    ed74:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    ed78:	andeq	r4, r1, r4, lsr #28
    ed7c:	andeq	r4, r1, r8, lsl lr

0000ed80 <__libc_csu_fini@@Base>:
    ed80:	bx	lr

Disassembly of section .fini:

0000ed84 <_fini@@Base>:
    ed84:	push	{r3, lr}
    ed88:	pop	{r3, pc}
