/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [23:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [17:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_5z[5], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_3z[3:2], celloutsig_1_6z, celloutsig_1_1z } <= in_data[145:142];
  assign celloutsig_1_18z = celloutsig_1_13z[17:1] <= { celloutsig_1_13z[15:6], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_1z };
  assign celloutsig_0_6z = { in_data[86:78], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } <= { in_data[71:41], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[65:60] <= in_data[34:29];
  assign celloutsig_0_22z = _00_ <= { celloutsig_0_13z[1], celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_1_5z = in_data[113:111] < celloutsig_1_4z[3:1];
  assign celloutsig_1_11z = celloutsig_1_7z[8:6] < celloutsig_1_10z[5:3];
  assign celloutsig_0_10z = in_data[28:11] < { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_14z[0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z } < in_data[33:27];
  assign celloutsig_0_2z = { in_data[28:10], celloutsig_0_1z, celloutsig_0_1z } < { in_data[65:62], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_13z } < { celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_22z };
  assign celloutsig_1_4z = celloutsig_1_3z % { 1'h1, in_data[125:120] };
  assign celloutsig_0_5z = celloutsig_0_0z[5:0] % { 1'h1, celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, in_data[86:83] };
  assign celloutsig_0_12z = { celloutsig_0_8z[7:2], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_5z } % { 1'h1, celloutsig_0_8z[12:0], celloutsig_0_9z };
  assign celloutsig_1_3z = { in_data[117:115], celloutsig_1_2z, celloutsig_1_0z } | in_data[119:113];
  assign celloutsig_1_12z = celloutsig_1_3z[4:0] | { celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_29z = { in_data[47:27], celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_10z } | { celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[186:184] >>> in_data[104:102];
  assign celloutsig_1_19z = { celloutsig_1_7z[13:1], celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_16z } >>> { celloutsig_1_12z[3:1], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_0_13z = { celloutsig_0_8z[6:5], celloutsig_0_6z } >>> celloutsig_0_12z[11:9];
  assign celloutsig_0_0z = in_data[22:16] - in_data[36:30];
  assign celloutsig_1_7z = in_data[142:126] - { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_7z[15:13] - celloutsig_1_3z[6:4];
  assign celloutsig_1_10z = celloutsig_1_4z[6:1] - { celloutsig_1_4z[5:4], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_10z } - { celloutsig_1_7z[15:8], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_8z = { in_data[76:63], celloutsig_0_4z } - { celloutsig_0_0z[1:0], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_9z = { _00_[5], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z } - { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_11z[4], celloutsig_0_3z, celloutsig_0_3z } - celloutsig_0_5z[3:1];
  assign celloutsig_0_21z = { celloutsig_0_8z[9:6], celloutsig_0_10z } - celloutsig_0_11z;
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z[1]) | celloutsig_0_0z[3]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[0] & celloutsig_1_0z[0]) | in_data[118]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[176]) | celloutsig_1_0z[2]);
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_5z) | celloutsig_1_0z[2]);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[6] & celloutsig_0_2z) | celloutsig_0_3z);
  assign celloutsig_1_16z = ~((celloutsig_1_11z & celloutsig_1_13z[13]) | celloutsig_1_9z[0]);
  assign celloutsig_1_17z = ~((celloutsig_1_5z & celloutsig_1_6z) | celloutsig_1_3z[1]);
  assign celloutsig_0_16z = ~((celloutsig_0_14z[1] & celloutsig_0_1z) | celloutsig_0_2z);
  assign celloutsig_0_26z = ~((celloutsig_0_11z[2] & celloutsig_0_22z) | celloutsig_0_10z);
  assign { out_data[128], out_data[111:96], out_data[32], out_data[23:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
