<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\impl\gwsynthesis\papilio_arcade_board.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\jackg\OneDrive\GadgetFactory_Engineering\2025\papilio-labs\papilio_arcade_board\paplilo_arcade_board\src\timing.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 11 18:57:47 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4020</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2319</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>25</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>17</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_27mhz</td>
<td>Base</td>
<td>37.040</td>
<td>26.998
<td>0.000</td>
<td>18.520</td>
<td></td>
<td></td>
<td>clk_27mhz </td>
</tr>
<tr>
<td>2</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.835</td>
<td>47.996
<td>0.000</td>
<td>10.418</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_usb_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_usb_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>20.835</td>
<td>47.996
<td>0.000</td>
<td>10.418</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_usb_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_usb_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>41.670</td>
<td>23.998
<td>0.000</td>
<td>20.835</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_usb_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_usb_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>62.505</td>
<td>15.999
<td>0.000</td>
<td>31.253</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_usb_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.388</td>
<td>185.610
<td>0.000</td>
<td>2.694</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.740
<td>0.000</td>
<td>4.041</td>
<td>clk_27mhz_ibuf/I</td>
<td>clk_27mhz</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.469</td>
<td>74.244
<td>0.000</td>
<td>6.735</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_27mhz</td>
<td>26.998(MHz)</td>
<td>186.154(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>47.996(MHz)</td>
<td>79.347(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.244(MHz)</td>
<td>114.945(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_usb_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_usb_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_usb_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_usb_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_usb_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_usb_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_usb_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_usb_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_usb_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_wb_video/u_video/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.566</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_2_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>3.962</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.481</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_0_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>3.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.481</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_6_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>3.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.473</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_4_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>3.870</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.124</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_5_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>3.521</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.124</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_7_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>3.521</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.858</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_3_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>3.255</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.463</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_1_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>2.860</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.849</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_8_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>2.245</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.849</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_9_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>2.245</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.820</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_17_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>2.217</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.431</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_14_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.828</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.346</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_19_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.325</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_12_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.325</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_13_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.304</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_15_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.099</td>
<td>u_wb_video/pattern_mode_0_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_22_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.496</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.099</td>
<td>u_wb_video/pattern_mode_0_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_23_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.496</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.095</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_21_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.492</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.067</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_16_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.061</td>
<td>u_wb_video/pattern_mode_1_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_18_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.458</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.905</td>
<td>u_wb_video/pattern_mode_0_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_11_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.302</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.900</td>
<td>u_wb_video/pattern_mode_0_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_20_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.297</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.645</td>
<td>u_wb_video/pattern_mode_0_s0/Q</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_10_s1/D</td>
<td>clk_27mhz:[R]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>3.900</td>
<td>1.042</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.395</td>
<td>u_usb_serial/usb_tx_consumed_s0/Q</td>
<td>u_usb_serial/wb_tx_valid_s1/CE</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_27mhz:[R]</td>
<td>2.315</td>
<td>1.540</td>
<td>1.099</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.140</td>
<td>u_usb_serial/wb_tx_buffer_7_s0/Q</td>
<td>u_usb_serial/usb_tx_buffer_7_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.135</td>
<td>u_usb_serial/wb_tx_buffer_0_s0/Q</td>
<td>u_usb_serial/usb_tx_buffer_0_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.135</td>
<td>u_usb_serial/wb_tx_buffer_1_s0/Q</td>
<td>u_usb_serial/usb_tx_buffer_1_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.135</td>
<td>u_usb_serial/wb_tx_buffer_2_s0/Q</td>
<td>u_usb_serial/usb_tx_buffer_2_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.135</td>
<td>u_usb_serial/wb_tx_buffer_6_s0/Q</td>
<td>u_usb_serial/usb_tx_buffer_6_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.130</td>
<td>u_usb_serial/wb_tx_buffer_3_s0/Q</td>
<td>u_usb_serial/usb_tx_buffer_3_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.004</td>
<td>u_usb_serial/wb_tx_buffer_4_s0/Q</td>
<td>u_usb_serial/usb_tx_buffer_4_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.004</td>
<td>u_usb_serial/wb_tx_buffer_5_s0/Q</td>
<td>u_usb_serial/usb_tx_buffer_5_s0/D</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.936</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
<td>u_usb_serial/usb_tx_valid_s6/D</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>0.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.667</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
<td>u_usb_serial/usb_tx_buffer_2_s0/CE</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>1.023</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.667</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
<td>u_usb_serial/usb_tx_buffer_3_s0/CE</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>1.023</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.667</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
<td>u_usb_serial/usb_tx_buffer_4_s0/CE</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>1.023</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.667</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
<td>u_usb_serial/usb_tx_buffer_5_s0/CE</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>1.023</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.667</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
<td>u_usb_serial/usb_tx_buffer_6_s0/CE</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>1.023</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.550</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
<td>u_usb_serial/usb_tx_buffer_0_s0/CE</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>1.140</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.550</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
<td>u_usb_serial/usb_tx_buffer_1_s0/CE</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>1.140</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.550</td>
<td>u_usb_serial/wb_tx_valid_s1/Q</td>
<td>u_usb_serial/usb_tx_buffer_7_s0/CE</td>
<td>clk_27mhz:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.644</td>
<td>1.140</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/s_answerptr_13_s0/Q</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/s_answerptr_13_s0/D</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_2_s2/Q</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_2_s2/D</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_12_s2/Q</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_12_s2/D</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_15_s2/Q</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_15_s2/D</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_2_s0/Q</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_2_s0/D</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_4_s0/Q</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_4_s0/D</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_0_s1/Q</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_0_s1/D</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_2_s0/Q</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_2_s0/D</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/testpattern_inst/H_cnt_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_5_s1</td>
</tr>
<tr>
<td>3</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_4_s1</td>
</tr>
<tr>
<td>4</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.302</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[3][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/I2</td>
</tr>
<tr>
<td>45.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C32[3][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/F</td>
</tr>
<tr>
<td>46.934</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_2_s0/I3</td>
</tr>
<tr>
<td>47.504</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C30[1][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_2_s0/F</td>
</tr>
<tr>
<td>47.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[1][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_2_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_2_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 25.817%; route: 2.707, 68.328%; tC2Q: 0.232, 5.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.302</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[3][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/I2</td>
</tr>
<tr>
<td>45.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C32[3][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/F</td>
</tr>
<tr>
<td>46.849</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_0_s0/I3</td>
</tr>
<tr>
<td>47.419</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_0_s0/F</td>
</tr>
<tr>
<td>47.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_0_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_0_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 26.384%; route: 2.622, 67.633%; tC2Q: 0.232, 5.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.302</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[3][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/I2</td>
</tr>
<tr>
<td>45.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C32[3][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/F</td>
</tr>
<tr>
<td>46.849</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_6_s0/I3</td>
</tr>
<tr>
<td>47.419</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_6_s0/F</td>
</tr>
<tr>
<td>47.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_6_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_6_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 26.384%; route: 2.622, 67.633%; tC2Q: 0.232, 5.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.302</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[3][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/I2</td>
</tr>
<tr>
<td>45.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C32[3][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/F</td>
</tr>
<tr>
<td>46.841</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_4_s0/I3</td>
</tr>
<tr>
<td>47.411</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_4_s0/F</td>
</tr>
<tr>
<td>47.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_4_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_4_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 26.437%; route: 2.615, 67.567%; tC2Q: 0.232, 5.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.302</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[3][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/I2</td>
</tr>
<tr>
<td>45.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C32[3][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/F</td>
</tr>
<tr>
<td>46.691</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_5_s0/I3</td>
</tr>
<tr>
<td>47.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_5_s0/F</td>
</tr>
<tr>
<td>47.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_5_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_5_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.824, 23.404%; route: 2.465, 70.006%; tC2Q: 0.232, 6.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.302</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[3][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/I2</td>
</tr>
<tr>
<td>45.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C32[3][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/F</td>
</tr>
<tr>
<td>46.691</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_7_s0/I3</td>
</tr>
<tr>
<td>47.062</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_7_s0/F</td>
</tr>
<tr>
<td>47.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_7_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_7_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[2][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.824, 23.404%; route: 2.465, 70.006%; tC2Q: 0.232, 6.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.302</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[3][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/I2</td>
</tr>
<tr>
<td>45.755</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R35C32[3][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/F</td>
</tr>
<tr>
<td>46.425</td>
<td>0.671</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_3_s0/I3</td>
</tr>
<tr>
<td>46.796</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_3_s0/F</td>
</tr>
<tr>
<td>46.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_3_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_3_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.824, 25.314%; route: 2.199, 67.558%; tC2Q: 0.232, 7.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.302</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C32[3][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/I2</td>
</tr>
<tr>
<td>45.764</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R35C32[3][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_7_s1/F</td>
</tr>
<tr>
<td>45.939</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_1_s0/I3</td>
</tr>
<tr>
<td>46.401</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_1_s0/F</td>
</tr>
<tr>
<td>46.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_1_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_1_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C32[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.924, 32.307%; route: 1.704, 59.581%; tC2Q: 0.232, 8.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.217</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_8_s0/I3</td>
</tr>
<tr>
<td>45.787</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C31[1][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_8_s0/F</td>
</tr>
<tr>
<td>45.787</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[1][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_8_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_8_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C31[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 25.386%; route: 1.443, 64.282%; tC2Q: 0.232, 10.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.217</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_9_s0/I3</td>
</tr>
<tr>
<td>45.787</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C31[1][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_9_s0/F</td>
</tr>
<tr>
<td>45.787</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[1][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_9_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_9_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C31[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 25.386%; route: 1.443, 64.282%; tC2Q: 0.232, 10.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>45.209</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C31[2][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_17_s0/I3</td>
</tr>
<tr>
<td>45.758</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C31[2][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_17_s0/F</td>
</tr>
<tr>
<td>45.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[2][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C31[2][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_17_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_17_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C31[2][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 24.769%; route: 1.436, 64.765%; tC2Q: 0.232, 10.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>44.799</td>
<td>1.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_14_s0/I3</td>
</tr>
<tr>
<td>45.369</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_14_s0/F</td>
</tr>
<tr>
<td>45.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_14_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_14_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C32[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 31.186%; route: 1.026, 56.121%; tC2Q: 0.232, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>44.714</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_19_s0/I3</td>
</tr>
<tr>
<td>45.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_19_s0/F</td>
</tr>
<tr>
<td>45.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_19_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_19_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 32.707%; route: 0.941, 53.980%; tC2Q: 0.232, 13.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>44.693</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_12_s0/I3</td>
</tr>
<tr>
<td>45.263</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_12_s0/F</td>
</tr>
<tr>
<td>45.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_12_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_12_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C32[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 33.102%; route: 0.920, 53.424%; tC2Q: 0.232, 13.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>44.693</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_13_s0/I3</td>
</tr>
<tr>
<td>45.263</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_13_s0/F</td>
</tr>
<tr>
<td>45.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_13_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_13_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C32[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 33.102%; route: 0.920, 53.424%; tC2Q: 0.232, 13.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>44.693</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C32[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_15_s0/I3</td>
</tr>
<tr>
<td>45.242</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C32[1][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_15_s0/F</td>
</tr>
<tr>
<td>45.242</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[1][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C32[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_15_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_15_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C32[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 32.277%; route: 0.920, 54.084%; tC2Q: 0.232, 13.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td>u_wb_video/pattern_mode_0_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][B]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_0_s0/Q</td>
</tr>
<tr>
<td>44.467</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_22_s0/I2</td>
</tr>
<tr>
<td>45.037</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_22_s0/F</td>
</tr>
<tr>
<td>45.037</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_22_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_22_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[2][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 38.100%; route: 0.694, 46.392%; tC2Q: 0.232, 15.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td>u_wb_video/pattern_mode_0_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][B]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_0_s0/Q</td>
</tr>
<tr>
<td>44.467</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_23_s0/I2</td>
</tr>
<tr>
<td>45.037</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_23_s0/F</td>
</tr>
<tr>
<td>45.037</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_23_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_23_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[2][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 38.100%; route: 0.694, 46.392%; tC2Q: 0.232, 15.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>44.463</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_21_s0/I3</td>
</tr>
<tr>
<td>45.033</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_21_s0/F</td>
</tr>
<tr>
<td>45.033</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_21_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_21_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[1][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 38.200%; route: 0.690, 46.252%; tC2Q: 0.232, 15.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>44.435</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_16_s0/I3</td>
</tr>
<tr>
<td>45.005</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C30[0][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_16_s0/F</td>
</tr>
<tr>
<td>45.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_16_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_16_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C30[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 38.948%; route: 0.662, 45.200%; tC2Q: 0.232, 15.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>u_wb_video/pattern_mode_1_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_1_s0/Q</td>
</tr>
<tr>
<td>44.429</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_18_s0/I3</td>
</tr>
<tr>
<td>44.999</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_18_s0/F</td>
</tr>
<tr>
<td>44.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_18_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_18_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 39.101%; route: 0.656, 44.985%; tC2Q: 0.232, 15.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td>u_wb_video/pattern_mode_0_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][B]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_0_s0/Q</td>
</tr>
<tr>
<td>44.294</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_11_s0/I2</td>
</tr>
<tr>
<td>44.843</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_11_s0/F</td>
</tr>
<tr>
<td>44.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_11_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_11_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 42.177%; route: 0.521, 40.000%; tC2Q: 0.232, 17.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td>u_wb_video/pattern_mode_0_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][B]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_0_s0/Q</td>
</tr>
<tr>
<td>44.467</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_20_s0/I2</td>
</tr>
<tr>
<td>44.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_20_s0/F</td>
</tr>
<tr>
<td>44.838</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_20_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_20_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C32[1][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 28.603%; route: 0.694, 53.510%; tC2Q: 0.232, 17.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wb_video/pattern_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.040</td>
<td>37.040</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>37.040</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>41.270</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>43.541</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][B]</td>
<td>u_wb_video/pattern_mode_0_s0/CLK</td>
</tr>
<tr>
<td>43.773</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>25</td>
<td>R32C28[2][B]</td>
<td style=" font-weight:bold;">u_wb_video/pattern_mode_0_s0/Q</td>
</tr>
<tr>
<td>44.034</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_sel_10_s0/I2</td>
</tr>
<tr>
<td>44.583</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td style=" background: #97FFFF;">u_wb_video/u_video/testpattern_inst/Data_sel_10_s0/F</td>
</tr>
<tr>
<td>44.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td style=" font-weight:bold;">u_wb_video/u_video/testpattern_inst/Data_tmp_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.407</td>
<td>40.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.737</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>RIGHTSIDE[0]</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.008</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_10_s1/CLK</td>
</tr>
<tr>
<td>42.973</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_10_s1</td>
</tr>
<tr>
<td>42.938</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30[0][A]</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 52.700%; route: 0.261, 25.029%; tC2Q: 0.232, 22.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>154.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>154.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/usb_tx_consumed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.845</td>
<td>145.845</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.845</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>151.615</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>153.887</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>u_usb_serial/usb_tx_consumed_s0/CLK</td>
</tr>
<tr>
<td>154.119</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_consumed_s0/Q</td>
</tr>
<tr>
<td>154.272</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td>u_usb_serial/wb_tx_valid_s3/I0</td>
</tr>
<tr>
<td>154.842</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">u_usb_serial/wb_tx_valid_s3/F</td>
</tr>
<tr>
<td>154.986</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_valid_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.160</td>
<td>148.160</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.160</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>148.160</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>152.390</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>154.661</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>154.626</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td>154.591</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.540</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 51.849%; route: 0.297, 27.047%; tC2Q: 0.232, 21.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_buffer_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[1][B]</td>
<td>u_usb_serial/wb_tx_buffer_7_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C16[1][B]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_buffer_7_s0/Q</td>
</tr>
<tr>
<td>5.188</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td>u_usb_serial/usb_tx_buffer_7_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_7_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C16[0][A]</td>
<td>u_usb_serial/usb_tx_buffer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_buffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[0][A]</td>
<td>u_usb_serial/wb_tx_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C16[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_buffer_0_s0/Q</td>
</tr>
<tr>
<td>5.193</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>u_usb_serial/usb_tx_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_0_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>u_usb_serial/usb_tx_buffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_buffer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[1][A]</td>
<td>u_usb_serial/wb_tx_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C16[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_buffer_1_s0/Q</td>
</tr>
<tr>
<td>5.193</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>u_usb_serial/usb_tx_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_1_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>u_usb_serial/usb_tx_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_buffer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[0][B]</td>
<td>u_usb_serial/wb_tx_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C15[0][B]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_buffer_2_s0/Q</td>
</tr>
<tr>
<td>5.193</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>u_usb_serial/usb_tx_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_2_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>u_usb_serial/usb_tx_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_buffer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[1][A]</td>
<td>u_usb_serial/wb_tx_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C15[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_buffer_6_s0/Q</td>
</tr>
<tr>
<td>5.193</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td>u_usb_serial/usb_tx_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_6_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[2][A]</td>
<td>u_usb_serial/usb_tx_buffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_buffer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[0][A]</td>
<td>u_usb_serial/wb_tx_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C15[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_buffer_3_s0/Q</td>
</tr>
<tr>
<td>5.198</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>u_usb_serial/usb_tx_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_3_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>u_usb_serial/usb_tx_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_buffer_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[2][A]</td>
<td>u_usb_serial/wb_tx_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C15[2][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_buffer_4_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td>u_usb_serial/usb_tx_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_4_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[1][A]</td>
<td>u_usb_serial/usb_tx_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_buffer_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[1][B]</td>
<td>u_usb_serial/wb_tx_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C15[1][B]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_buffer_5_s0/Q</td>
</tr>
<tr>
<td>5.324</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td>u_usb_serial/usb_tx_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_5_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[1][B]</td>
<td>u_usb_serial/usb_tx_buffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_valid_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>5.101</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>u_usb_serial/n462_s5/I0</td>
</tr>
<tr>
<td>5.391</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/n462_s5/F</td>
</tr>
<tr>
<td>5.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_valid_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>u_usb_serial/usb_tx_valid_s6/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_valid_s6</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>u_usb_serial/usb_tx_valid_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.484%; route: 0.262, 34.710%; tC2Q: 0.202, 26.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>5.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>5.660</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>u_usb_serial/usb_tx_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_2_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>u_usb_serial/usb_tx_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.312%; route: 0.512, 50.034%; tC2Q: 0.201, 19.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>5.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>5.660</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>u_usb_serial/usb_tx_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_3_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>u_usb_serial/usb_tx_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.312%; route: 0.512, 50.034%; tC2Q: 0.201, 19.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>5.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>5.660</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][A]</td>
<td>u_usb_serial/usb_tx_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_4_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[1][A]</td>
<td>u_usb_serial/usb_tx_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.312%; route: 0.512, 50.034%; tC2Q: 0.201, 19.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>5.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>5.660</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td>u_usb_serial/usb_tx_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_5_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[1][B]</td>
<td>u_usb_serial/usb_tx_buffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.312%; route: 0.512, 50.034%; tC2Q: 0.201, 19.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>5.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>5.660</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td>u_usb_serial/usb_tx_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_6_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[2][A]</td>
<td>u_usb_serial/usb_tx_buffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.312%; route: 0.512, 50.034%; tC2Q: 0.201, 19.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>5.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>5.777</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>u_usb_serial/usb_tx_buffer_0_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_0_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C16[2][A]</td>
<td>u_usb_serial/usb_tx_buffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.200%; route: 0.629, 55.165%; tC2Q: 0.201, 17.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>5.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>5.777</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>u_usb_serial/usb_tx_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_1_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C16[2][B]</td>
<td>u_usb_serial/usb_tx_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.200%; route: 0.629, 55.165%; tC2Q: 0.201, 17.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/wb_tx_valid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/usb_tx_buffer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>208</td>
<td>IOT27[A]</td>
<td>clk_27mhz_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>u_usb_serial/wb_tx_valid_s1/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/wb_tx_valid_s1/Q</td>
</tr>
<tr>
<td>4.966</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>u_usb_serial/n453_s0/I1</td>
</tr>
<tr>
<td>5.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/n453_s0/F</td>
</tr>
<tr>
<td>5.777</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/usb_tx_buffer_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td>u_usb_serial/usb_tx_buffer_7_s0/CLK</td>
</tr>
<tr>
<td>7.316</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_usb_serial/usb_tx_buffer_7_s0</td>
</tr>
<tr>
<td>7.327</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C16[0][A]</td>
<td>u_usb_serial/usb_tx_buffer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.200%; route: 0.629, 55.165%; tC2Q: 0.201, 17.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/s_answerptr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/s_answerptr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/s_answerptr_13_s0/CLK</td>
</tr>
<tr>
<td>7.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/s_answerptr_13_s0/Q</td>
</tr>
<tr>
<td>7.486</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/n1420_s4/I0</td>
</tr>
<tr>
<td>7.718</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/n1420_s4/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/s_answerptr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/s_answerptr_13_s0/CLK</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C39[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/s_answerptr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_2_s2/CLK</td>
</tr>
<tr>
<td>7.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_2_s2/Q</td>
</tr>
<tr>
<td>7.486</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1100_s13/I2</td>
</tr>
<tr>
<td>7.718</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1100_s13/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_2_s2/CLK</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_12_s2/CLK</td>
</tr>
<tr>
<td>7.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_12_s2/Q</td>
</tr>
<tr>
<td>7.486</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1075_s19/I3</td>
</tr>
<tr>
<td>7.718</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1075_s19/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_12_s2/CLK</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_15_s2/CLK</td>
</tr>
<tr>
<td>7.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_15_s2/Q</td>
</tr>
<tr>
<td>7.486</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1066_s20/I3</td>
</tr>
<tr>
<td>7.718</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/n1066_s20/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_15_s2/CLK</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C26[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_transact_inst/wait_count_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_2_s0/CLK</td>
</tr>
<tr>
<td>7.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_2_s0/Q</td>
</tr>
<tr>
<td>7.486</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n650_s12/I1</td>
</tr>
<tr>
<td>7.718</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n650_s12/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_2_s0/CLK</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_4_s0/CLK</td>
</tr>
<tr>
<td>7.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_4_s0/Q</td>
</tr>
<tr>
<td>7.486</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n646_s12/I1</td>
</tr>
<tr>
<td>7.718</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/n646_s12/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_4_s0/CLK</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_packet/s_dataout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_0_s1/CLK</td>
</tr>
<tr>
<td>7.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_0_s1/Q</td>
</tr>
<tr>
<td>7.486</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/n261_s3/I1</td>
</tr>
<tr>
<td>7.718</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/n261_s3/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_0_s1/CLK</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.292</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_2_s0/CLK</td>
</tr>
<tr>
<td>7.483</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_2_s0/Q</td>
</tr>
<tr>
<td>7.486</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/n259_s/I1</td>
</tr>
<tr>
<td>7.718</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/n259_s/SUM</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_usb_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.770</td>
<td>5.770</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>PLL_L[0]</td>
<td>u_usb_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.281</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_2_s0/CLK</td>
</tr>
<tr>
<td>7.292</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/u_usb_init/s_timer2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_wb_video/u_video/testpattern_inst/H_cnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_wb_video/u_video/testpattern_inst/H_cnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_wb_video/u_video/testpattern_inst/H_cnt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_5_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_wb_video/u_video/testpattern_inst/Data_tmp_4_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_wb_video/u_video/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_wb_video/u_video/DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>502</td>
<td>clk_48mhz</td>
<td>-0.395</td>
<td>2.274</td>
</tr>
<tr>
<td>208</td>
<td>clk_27mhz_d</td>
<td>-4.566</td>
<td>2.274</td>
</tr>
<tr>
<td>197</td>
<td>u_wb_video/u_video/pix_clk</td>
<td>4.769</td>
<td>2.274</td>
</tr>
<tr>
<td>186</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usbrst</td>
<td>14.271</td>
<td>1.720</td>
</tr>
<tr>
<td>128</td>
<td>u_usb_serial/descrom_raddr[4]</td>
<td>11.657</td>
<td>2.054</td>
</tr>
<tr>
<td>128</td>
<td>u_usb_serial/descrom_raddr[5]</td>
<td>12.443</td>
<td>1.268</td>
</tr>
<tr>
<td>128</td>
<td>u_usb_serial/descrom_raddr[6]</td>
<td>12.073</td>
<td>1.821</td>
</tr>
<tr>
<td>128</td>
<td>u_usb_serial/descrom_raddr[7]</td>
<td>11.548</td>
<td>2.521</td>
</tr>
<tr>
<td>65</td>
<td>u_usb_serial/u_device_ctrl/u_usb_device_controller/u_usb_device_controller_utmi/usb_control_inst/n1441_3</td>
<td>12.949</td>
<td>1.952</td>
</tr>
<tr>
<td>64</td>
<td>u_usb_serial/descrom_raddr[3]</td>
<td>11.481</td>
<td>2.599</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C38</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C20</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C13</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_27mhz -period 37.04 [get_ports {clk_27mhz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
