/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright 2014 Linaro Ltd.
 * Copyright (C) 2014 ZTE Corporation.
 */

#ifndef __DT_BINDINGS_CLOCK_ZX297520_H
#define __DT_BINDINGS_CLOCK_ZX297520_H

#define ZX297520_CLK25M		0
#define ZX297520_CLK26M		1
#define ZX297520_CLK39M		2
#define ZX297520_CLK50M		3
#define ZX297520_CLK52M		4
#define ZX297520_CLK78M		5
#define ZX297520_CLK100M	6
#define ZX297520_CLK104M	7
#define ZX297520_CLK156M	8
#define ZX297520_CLK312M	9
#define ZX297520_CLK624M	10

#define ZX297520_AHB_MUX			11
#define ZX297520_USB_24M			12
#define ZX297520_USB_AHB			13
#define ZX297520_UART0_WCLK_MUX			14
#define ZX297520_UART0_WCLK			15
#define ZX297520_UART0_PCLK			16

#define ZX297520_CPU_WCLK			17
#define ZX297520_SD1_WCLK_MUX			18
#define ZX297520_SD1_WCLK			19
#define ZX297520_SD1_PCLK			20
#define ZX297520_SD1_CDET			21
#define ZX297520_GMAC_WCLK			22
#define ZX297520_GMAC_RMII			23
#define ZX297520_GMAC_PCLK			24

#define ZX297520_UART1_WCLK_MUX			25
#define ZX297520_UART1_WCLK			26
#define ZX297520_UART1_UNK1			27
#define ZX297520_UART1_UNK2			28
#define ZX297520_UART1_PCLK			29
#define ZX297520_SSP0_WCLK_MUX			30
#define ZX297520_SSP0_WCLK_DIV			31
#define ZX297520_SSP0_WCLK			32
#define ZX297520_SSP0_PCLK			33
#define ZX297520_UART2_WCLK_MUX			34
#define ZX297520_UART2_WCLK			35
#define ZX297520_UART2_UNK1			36
#define ZX297520_UART2_UNK2			37
#define ZX297520_UART2_PCLK			38
#define ZX297520_LSPCLK_END			39

#endif /* __DT_BINDINGS_CLOCK_ZX297520_H */
