#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027764eaa5e0 .scope module, "Controller" "Controller" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 7 "a";
    .port_info 3 /OUTPUT 7 "b";
    .port_info 4 /OUTPUT 1 "op";
    .port_info 5 /OUTPUT 7 "res";
    .port_info 6 /OUTPUT 1 "GZ";
    .port_info 7 /OUTPUT 1 "CF";
P_0000027764e964a0 .param/l "finish" 1 2 29, C4<100>;
P_0000027764e964d8 .param/l "one" 1 2 26, C4<001>;
P_0000027764e96510 .param/l "start" 1 2 25, C4<000>;
P_0000027764e96548 .param/l "three" 1 2 28, C4<011>;
P_0000027764e96580 .param/l "two" 1 2 27, C4<010>;
v0000027764f00f80_0 .net "CF", 0 0, L_0000027764f01950;  1 drivers
v0000027764f00440_0 .net "GZ", 0 0, L_0000027764f020d0;  1 drivers
v0000027764f00120_0 .var "a", 6 0;
v0000027764f001c0_0 .var "b", 6 0;
o0000027764eb54f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027764f004e0_0 .net "clk", 0 0, o0000027764eb54f8;  0 drivers
v0000027764f00260_0 .var "current_state", 2 0;
v0000027764f00580_0 .var "next_state", 2 0;
v0000027764f02030_0 .var "op", 0 0;
v0000027764f02d50_0 .net "res", 6 0, v0000027764f00ee0_0;  1 drivers
o0000027764eb5588 .functor BUFZ 1, C4<z>; HiZ drive
v0000027764f01d10_0 .net "rst", 0 0, o0000027764eb5588;  0 drivers
E_0000027764e99ea0 .event anyedge, v0000027764f00260_0;
E_0000027764e9a820 .event posedge, v0000027764f004e0_0;
S_0000027764eaa770 .scope module, "uut0" "ALU" 2 14, 3 3 0, S_0000027764eaa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /OUTPUT 7 "res";
    .port_info 4 /OUTPUT 1 "GZ";
    .port_info 5 /OUTPUT 1 "CF";
L_0000027764f03058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000027764eac100 .functor XNOR 1, v0000027764f02030_0, L_0000027764f03058, C4<0>, C4<0>;
v0000027764f006c0_0 .net "CF", 0 0, L_0000027764f01950;  alias, 1 drivers
v0000027764f00d00_0 .net "GZ", 0 0, L_0000027764f020d0;  alias, 1 drivers
v0000027764f00760_0 .net/2u *"_ivl_0", 0 0, L_0000027764f03058;  1 drivers
v0000027764f00080_0 .net *"_ivl_10", 0 0, L_0000027764f018b0;  1 drivers
L_0000027764f03130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027764f00620_0 .net/2u *"_ivl_12", 0 0, L_0000027764f03130;  1 drivers
L_0000027764f03178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027764f00800_0 .net/2u *"_ivl_14", 0 0, L_0000027764f03178;  1 drivers
v0000027764f00300_0 .net *"_ivl_2", 0 0, L_0000027764eac100;  1 drivers
L_0000027764f030a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027764f00da0_0 .net/2u *"_ivl_4", 0 0, L_0000027764f030a0;  1 drivers
L_0000027764f030e8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000027764f008a0_0 .net/2u *"_ivl_8", 6 0, L_0000027764f030e8;  1 drivers
v0000027764f009e0_0 .net "a", 6 0, v0000027764f00120_0;  1 drivers
v0000027764f00a80_0 .net "add_res", 6 0, v0000027764f00940_0;  1 drivers
v0000027764f00bc0_0 .net "and_res", 6 0, v0000027764ea5c80_0;  1 drivers
v0000027764f003a0_0 .net "b", 6 0, v0000027764f001c0_0;  1 drivers
v0000027764f00c60_0 .net "carry", 0 0, v0000027764f00b20_0;  1 drivers
v0000027764f00e40_0 .net "op", 0 0, v0000027764f02030_0;  1 drivers
v0000027764f00ee0_0 .var "res", 6 0;
E_0000027764e9a920 .event anyedge, v0000027764f00e40_0, v0000027764ea5c80_0, v0000027764f00940_0;
L_0000027764f01950 .functor MUXZ 1, L_0000027764f030a0, v0000027764f00b20_0, L_0000027764eac100, C4<>;
L_0000027764f018b0 .cmp/gt 7, v0000027764f00ee0_0, L_0000027764f030e8;
L_0000027764f020d0 .functor MUXZ 1, L_0000027764f03178, L_0000027764f03130, L_0000027764f018b0, C4<>;
S_0000027764ea5af0 .scope module, "uut0" "ALU_AND" 3 16, 4 1 0, S_0000027764eaa770;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "result";
v0000027764f8bd60_0 .net "a", 6 0, v0000027764f00120_0;  alias, 1 drivers
v0000027764f86e10_0 .net "b", 6 0, v0000027764f001c0_0;  alias, 1 drivers
v0000027764ea5c80_0 .var "result", 6 0;
E_0000027764e9a5e0 .event anyedge, v0000027764f8bd60_0, v0000027764f86e10_0;
S_0000027764ea5d20 .scope module, "uut1" "ADD_7_bit" 3 22, 5 1 0, S_0000027764eaa770;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 7 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0000027764ea5eb0_0 .net "a", 6 0, v0000027764f00120_0;  alias, 1 drivers
v0000027764f86640_0 .net "b", 6 0, v0000027764f001c0_0;  alias, 1 drivers
v0000027764f00b20_0 .var "carry", 0 0;
v0000027764f00940_0 .var "sum", 6 0;
    .scope S_0000027764ea5af0;
T_0 ;
    %wait E_0000027764e9a5e0;
    %load/vec4 v0000027764f8bd60_0;
    %load/vec4 v0000027764f86e10_0;
    %and;
    %store/vec4 v0000027764ea5c80_0, 0, 7;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027764ea5d20;
T_1 ;
    %wait E_0000027764e9a5e0;
    %load/vec4 v0000027764ea5eb0_0;
    %pad/u 8;
    %load/vec4 v0000027764f86640_0;
    %pad/u 8;
    %add;
    %split/vec4 7;
    %store/vec4 v0000027764f00940_0, 0, 7;
    %store/vec4 v0000027764f00b20_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027764eaa770;
T_2 ;
    %wait E_0000027764e9a920;
    %load/vec4 v0000027764f00e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %load/vec4 v0000027764f00a80_0;
    %store/vec4 v0000027764f00ee0_0, 0, 7;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000027764f00bc0_0;
    %store/vec4 v0000027764f00ee0_0, 0, 7;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027764eaa5e0;
T_3 ;
    %wait E_0000027764e9a820;
    %load/vec4 v0000027764f01d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027764f00260_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027764f00580_0;
    %assign/vec4 v0000027764f00260_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027764eaa5e0;
T_4 ;
    %wait E_0000027764e99ea0;
    %load/vec4 v0000027764f00260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027764f00120_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027764f001c0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027764f02030_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027764f00580_0, 0, 3;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027764f00120_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027764f001c0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027764f02030_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027764f00580_0, 0, 3;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027764f00120_0, 0, 7;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000027764f001c0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027764f02030_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027764f00580_0, 0, 3;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0000027764f00120_0, 0, 7;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000027764f001c0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027764f02030_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027764f00580_0, 0, 3;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0000027764f00120_0, 0, 7;
    %pushi/vec4 38, 0, 7;
    %store/vec4 v0000027764f001c0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027764f02030_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027764f00580_0, 0, 3;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027764f00120_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027764f001c0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027764f02030_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027764f00580_0, 0, 3;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "controller.v";
    "./alu_7_bit.v";
    "./alu_and.v";
    "./add_7_bit.v";
