\doxysubsubsection{UARTEx Private Macros}
\hypertarget{group__UARTEx__Private__Macros}{}\label{group__UARTEx__Private__Macros}\index{UARTEx Private Macros@{UARTEx Private Macros}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__UARTEx__Private__Macros_ga2d8ffd4cb12754846ace609dff92e8df}{UART\+\_\+\+GETCLOCKSOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CLOCKSOURCE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Report the UART clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UARTEx__Private__Macros_gad9330184a8bd9399a36bcc93215a50d1}{UART\+\_\+\+MASK\+\_\+\+COMPUTATION}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Report the UART mask to apply to retrieve the received data according to the word length and to the parity bits activation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UARTEx__Private__Macros_gaf856254e5a61d2ee81086918bffabde5}{IS\+\_\+\+UART\+\_\+\+WORD\+\_\+\+LENGTH}}(\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART frame length is valid. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UARTEx__Private__Macros_gaa4cf2a15ad7ae46e2905debeef35a908}{IS\+\_\+\+UART\+\_\+\+ADDRESSLENGTH\+\_\+\+DETECT}}(\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART wake-\/up address length is valid. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UARTEx__Private__Macros_ga59f192f936bea1dac321a552ab3e662d}{IS\+\_\+\+UART\+\_\+\+TXFIFO\+\_\+\+THRESHOLD}}(\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART TXFIFO threshold level is valid. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__UARTEx__Private__Macros_gac6cc8376326d3982bda0685dbaaff687}{IS\+\_\+\+UART\+\_\+\+RXFIFO\+\_\+\+THRESHOLD}}(\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Ensure that UART RXFIFO threshold level is valid. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__UARTEx__Private__Macros_gaa4cf2a15ad7ae46e2905debeef35a908}\label{group__UARTEx__Private__Macros_gaa4cf2a15ad7ae46e2905debeef35a908} 
\index{UARTEx Private Macros@{UARTEx Private Macros}!IS\_UART\_ADDRESSLENGTH\_DETECT@{IS\_UART\_ADDRESSLENGTH\_DETECT}}
\index{IS\_UART\_ADDRESSLENGTH\_DETECT@{IS\_UART\_ADDRESSLENGTH\_DETECT}!UARTEx Private Macros@{UARTEx Private Macros}}
\doxysubsubsubsubsection{\texorpdfstring{IS\_UART\_ADDRESSLENGTH\_DETECT}{IS\_UART\_ADDRESSLENGTH\_DETECT}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+ADDRESSLENGTH\+\_\+\+DETECT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_ADDRESS\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__WakeUp__Address__Length_ga6599292020c484faeea894307d9dc6d5}{UART\_ADDRESS\_DETECT\_4B}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADDRESS\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__WakeUp__Address__Length_ga4dbd5995e0e4998cb1a312c183d7cbb0}{UART\_ADDRESS\_DETECT\_7B}}))}

\end{DoxyCode}


Ensure that UART wake-\/up address length is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+ADDRESS\+\_\+\+\_\+} & UART wake-\/up address length. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{ADDRESS}} is valid) or RESET ({\bfseries{ADDRESS}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source_l00334}{334}} of file \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart\+\_\+ex.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ IS\_UART\_ADDRESSLENGTH\_DETECT(\_\_ADDRESS\_\_)\ (((\_\_ADDRESS\_\_)\ ==\ UART\_ADDRESS\_DETECT\_4B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ADDRESS\_\_)\ ==\ UART\_ADDRESS\_DETECT\_7B))}}

\end{DoxyCode}
\Hypertarget{group__UARTEx__Private__Macros_gac6cc8376326d3982bda0685dbaaff687}\label{group__UARTEx__Private__Macros_gac6cc8376326d3982bda0685dbaaff687} 
\index{UARTEx Private Macros@{UARTEx Private Macros}!IS\_UART\_RXFIFO\_THRESHOLD@{IS\_UART\_RXFIFO\_THRESHOLD}}
\index{IS\_UART\_RXFIFO\_THRESHOLD@{IS\_UART\_RXFIFO\_THRESHOLD}!UARTEx Private Macros@{UARTEx Private Macros}}
\doxysubsubsubsubsection{\texorpdfstring{IS\_UART\_RXFIFO\_THRESHOLD}{IS\_UART\_RXFIFO\_THRESHOLD}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+RXFIFO\+\_\+\+THRESHOLD(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_ga9cabde9885fe477df3625fa8fdc7a99a}{UART\_RXFIFO\_THRESHOLD\_1\_8}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_ga46898e3dbaa13a52a62ae7dbddc90cd5}{UART\_RXFIFO\_THRESHOLD\_1\_4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_ga032d8a09e993ca8938eb6fa5b97f4d16}{UART\_RXFIFO\_THRESHOLD\_1\_2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_ga822019dbcf489602fe72d84700655e27}{UART\_RXFIFO\_THRESHOLD\_3\_4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_gaba2b8f47d6b307a644ec4dcd6d8202e4}{UART\_RXFIFO\_THRESHOLD\_7\_8}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__RXFIFO__threshold__level_gabc5dc474eeac764ab6e99435ace5ca21}{UART\_RXFIFO\_THRESHOLD\_8\_8}}))}

\end{DoxyCode}


Ensure that UART RXFIFO threshold level is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+} & UART RXFIFO threshold level. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{THRESHOLD}} is valid) or RESET ({\bfseries{THRESHOLD}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source_l00354}{354}} of file \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart\+\_\+ex.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ IS\_UART\_RXFIFO\_THRESHOLD(\_\_THRESHOLD\_\_)\ (((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_1\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_1\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_1\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_3\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_7\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_RXFIFO\_THRESHOLD\_8\_8))}}

\end{DoxyCode}
\Hypertarget{group__UARTEx__Private__Macros_ga59f192f936bea1dac321a552ab3e662d}\label{group__UARTEx__Private__Macros_ga59f192f936bea1dac321a552ab3e662d} 
\index{UARTEx Private Macros@{UARTEx Private Macros}!IS\_UART\_TXFIFO\_THRESHOLD@{IS\_UART\_TXFIFO\_THRESHOLD}}
\index{IS\_UART\_TXFIFO\_THRESHOLD@{IS\_UART\_TXFIFO\_THRESHOLD}!UARTEx Private Macros@{UARTEx Private Macros}}
\doxysubsubsubsubsection{\texorpdfstring{IS\_UART\_TXFIFO\_THRESHOLD}{IS\_UART\_TXFIFO\_THRESHOLD}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+TXFIFO\+\_\+\+THRESHOLD(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_gac0167b844b8cc2d183b55a0b296b2803}{UART\_TXFIFO\_THRESHOLD\_1\_8}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_ga7b6a3451b4d3677ba49f05228832edad}{UART\_TXFIFO\_THRESHOLD\_1\_4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_ga3ded7de796281c47106eab832068534d}{UART\_TXFIFO\_THRESHOLD\_1\_2}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_ga0dd7780c824caddd1476cb59b9d5e5d0}{UART\_TXFIFO\_THRESHOLD\_3\_4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_ga8e36c5786a037adae9a124a3094fc374}{UART\_TXFIFO\_THRESHOLD\_7\_8}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__TXFIFO__threshold__level_ga302d541c0419d26567cc0da09486e73d}{UART\_TXFIFO\_THRESHOLD\_8\_8}}))}

\end{DoxyCode}


Ensure that UART TXFIFO threshold level is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+THRESHOLD\+\_\+\+\_\+} & UART TXFIFO threshold level. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{THRESHOLD}} is valid) or RESET ({\bfseries{THRESHOLD}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source_l00342}{342}} of file \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart\+\_\+ex.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ IS\_UART\_TXFIFO\_THRESHOLD(\_\_THRESHOLD\_\_)\ (((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_1\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_1\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_1\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_3\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_7\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_THRESHOLD\_\_)\ ==\ UART\_TXFIFO\_THRESHOLD\_8\_8))}}

\end{DoxyCode}
\Hypertarget{group__UARTEx__Private__Macros_gaf856254e5a61d2ee81086918bffabde5}\label{group__UARTEx__Private__Macros_gaf856254e5a61d2ee81086918bffabde5} 
\index{UARTEx Private Macros@{UARTEx Private Macros}!IS\_UART\_WORD\_LENGTH@{IS\_UART\_WORD\_LENGTH}}
\index{IS\_UART\_WORD\_LENGTH@{IS\_UART\_WORD\_LENGTH}!UARTEx Private Macros@{UARTEx Private Macros}}
\doxysubsubsubsubsection{\texorpdfstring{IS\_UART\_WORD\_LENGTH}{IS\_UART\_WORD\_LENGTH}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+WORD\+\_\+\+LENGTH(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_LENGTH\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__Word__Length_gadaec9a23646032a333a5327d66aae4fe}{UART\_WORDLENGTH\_7B}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__Word__Length_gaf394e9abaf17932ee89591f990fe6407}{UART\_WORDLENGTH\_8B}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ \mbox{\hyperlink{group__UARTEx__Word__Length_gaf867be43de35fd3c32fe0b4dd4058f7e}{UART\_WORDLENGTH\_9B}}))}

\end{DoxyCode}


Ensure that UART frame length is valid. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LENGTH\+\_\+\+\_\+} & UART frame length. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & ({\bfseries{LENGTH}} is valid) or RESET ({\bfseries{LENGTH}} is invalid) \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source_l00325}{325}} of file \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart\+\_\+ex.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ IS\_UART\_WORD\_LENGTH(\_\_LENGTH\_\_)\ (((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_7B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_8B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ UART\_WORDLENGTH\_9B))}}

\end{DoxyCode}
\Hypertarget{group__UARTEx__Private__Macros_ga2d8ffd4cb12754846ace609dff92e8df}\label{group__UARTEx__Private__Macros_ga2d8ffd4cb12754846ace609dff92e8df} 
\index{UARTEx Private Macros@{UARTEx Private Macros}!UART\_GETCLOCKSOURCE@{UART\_GETCLOCKSOURCE}}
\index{UART\_GETCLOCKSOURCE@{UART\_GETCLOCKSOURCE}!UARTEx Private Macros@{UARTEx Private Macros}}
\doxysubsubsubsubsection{\texorpdfstring{UART\_GETCLOCKSOURCE}{UART\_GETCLOCKSOURCE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+GETCLOCKSOURCE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+CLOCKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})}



Report the UART clock source. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the UART Handle. \\
\hline
{\em \+\_\+\+\_\+\+CLOCKSOURCE\+\_\+\+\_\+} & output variable. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em UART} & clocking source, written in {\bfseries{CLOCKSOURCE}}. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source_l00199}{199}} of file \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart\+\_\+ex.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ UART\_GETCLOCKSOURCE(\_\_HANDLE\_\_,\_\_CLOCKSOURCE\_\_)\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\ \ \ \ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_PCLK2:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK2;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ USART2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_USART2\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_USART2CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\ \ \ \ else\ if((\_\_HANDLE\_\_)-\/>Instance\ ==\ LPUART1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\ \ \ \ \ \ switch(\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE())\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_PCLK1:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_PCLK1;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_HSI:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_HSI;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_SYSCLK:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_SYSCLK;\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ case\ RCC\_LPUART1CLKSOURCE\_LSE:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_LSE;\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ default:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ break;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_CLOCKSOURCE\_\_)\ =\ UART\_CLOCKSOURCE\_UNDEFINED;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}

\end{DoxyCode}
\Hypertarget{group__UARTEx__Private__Macros_gad9330184a8bd9399a36bcc93215a50d1}\label{group__UARTEx__Private__Macros_gad9330184a8bd9399a36bcc93215a50d1} 
\index{UARTEx Private Macros@{UARTEx Private Macros}!UART\_MASK\_COMPUTATION@{UART\_MASK\_COMPUTATION}}
\index{UART\_MASK\_COMPUTATION@{UART\_MASK\_COMPUTATION}!UARTEx Private Macros@{UARTEx Private Macros}}
\doxysubsubsubsubsection{\texorpdfstring{UART\_MASK\_COMPUTATION}{UART\_MASK\_COMPUTATION}}
{\footnotesize\ttfamily \#define UART\+\_\+\+MASK\+\_\+\+COMPUTATION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}



Report the UART mask to apply to retrieve the received data according to the word length and to the parity bits activation. 

\begin{DoxyNote}{Note}
If PCE = 1, the parity bit is not included in the data extracted by the reception API(). This masking operation is not carried out in the case of DMA transfers. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+} & specifies the UART Handle. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None,the} & mask to apply to UART RDR register is stored in ({\bfseries{HANDLE}})-\/\texorpdfstring{$>$}{>}Mask field. \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source_l00279}{279}} of file \mbox{\hyperlink{stm32wlxx__hal__uart__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+uart\+\_\+ex.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ UART\_MASK\_COMPUTATION(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_9B)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x01FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x00FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_8B)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x00FFU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x007FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\ \ \ \ else\ if\ ((\_\_HANDLE\_\_)-\/>Init.WordLength\ ==\ UART\_WORDLENGTH\_7B)\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\ \ \ \ \ \ if\ ((\_\_HANDLE\_\_)-\/>Init.Parity\ ==\ UART\_PARITY\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x007FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x003FU\ ;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Mask\ =\ 0x0000U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}

\end{DoxyCode}
