// Seed: 2849259099
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
  wire id_4;
  assign id_1 = 1 ? 1 : 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_4
  );
  wire id_5;
  tri  id_6;
  assign id_6 = id_6.id_1;
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    output tri  id_1,
    output wor  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3 == id_6;
endmodule
