Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan  4 11:29:38 2024
| Host         : PC-CAUTERO-NEW running 64-bit major release  (build 9200)
| Command      : report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -pb red_pitaya_top_methodology_drc_routed.pb -rpx red_pitaya_top_methodology_drc_routed.rpx
| Design       : red_pitaya_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 255
+-----------+------------------+------------------------------------------------------+------------+
| Rule      | Severity         | Description                                          | Violations |
+-----------+------------------+------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks       | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks                | 2          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                          | 1          |
| CKBF-1    | Warning          | connects_I_driver_BUFR                               | 1          |
| SYNTH-10  | Warning          | Wide multiplier                                      | 4          |
| SYNTH-13  | Warning          | combinational multiplier                             | 2          |
| TIMING-10 | Warning          | Missing property on synchronizer                     | 1          |
| TIMING-16 | Warning          | Large setup violation                                | 143        |
| TIMING-18 | Warning          | Missing input or output delay                        | 43         |
| TIMING-20 | Warning          | Non-clocked latch                                    | 17         |
| TIMING-28 | Warning          | Auto-derived clock referenced by a timing constraint | 2          |
| XDCC-5    | Warning          | User Non-Timing constraint/property overwritten      | 4          |
| XDCH-2    | Warning          | Same min and max delay values on IO port             | 32         |
| REQP-1959 | Advisory         | connects_SERDES_RST_driver_not_FF                    | 1          |
+-----------+------------------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks par_clk and pll_adc_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks par_clk] -to [get_clocks pll_adc_clk]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks pll_adc_clk and par_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_adc_clk] -to [get_clocks par_clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks par_clk and pll_adc_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks par_clk] -to [get_clocks pll_adc_clk]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks pll_adc_clk and par_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks pll_adc_clk] -to [get_clocks par_clk]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin i_hk/i_DNA/CLK is not reached by a timing clock
Related violations: <none>

CKBF-1#1 Warning
connects_I_driver_BUFR  
The BUFG cell i_daisy/i_rx/i_parclk_buf I pin is driven by a BUFR cell i_daisy/i_rx/i_BUFR_clk. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at i_pid/ma1/ay_1_m/full_aByb of size 13x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at i_pid/ma1/ay_1_m/full_aByb__0 of size 13x13, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at i_pid/ma1/ay_1_m/full_aByb__1__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at i_pid/ma1/ay_1_m/full_aByb__2 of size 18x13, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_pid/ma1/bx_m/full_aByb.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance i_pid/ma1/bx_m/full_aByb__0.
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[1] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between ps/axi_slave_gp0/wr_awaddr_reg[13]/C (clocked by pll_adc_clk) and i_hk/sys_rdata_reg[6]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[10] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[4] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[4] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[2] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[9] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[11] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[9] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[10] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between ps/axi_slave_gp0/wr_awaddr_reg[13]/C (clocked by pll_adc_clk) and i_hk/sys_rdata_reg[1]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[11] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[12] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.259 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[12] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.259 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[7] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between ps/axi_slave_gp0/rd_do_reg/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/CEB2 (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.346 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[3] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[7] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between i_pid/fakeDelay_reg[0]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[6] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[5] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between i_pid/fakeDelay_reg[0]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[6] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[5] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.504 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[6] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.545 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[4] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.549 ns between ps/axi_slave_gp0/wr_awaddr_reg[13]/C (clocked by pll_adc_clk) and i_hk/sys_rdata_reg[3]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.601 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[8] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.607 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[5] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[7] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.662 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[20] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.663 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[20] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[24] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[19] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[19] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.682 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[10] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.688 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[22] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.691 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[22] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.712 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[12] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.721 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[9] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.727 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[15] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.727 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[18] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[24] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.730 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[15] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.730 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[18] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.761 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[15] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.763 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[11] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.771 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[16] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.771 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[17] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[1] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[14] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.801 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[16] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.807 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[13] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.808 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[16] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.819 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[14] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.819 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[23] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[13] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[23] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.824 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[14] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.829 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[17] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.829 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[21] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.832 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[21] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/ki_mult_reg/B[13] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.858 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[17] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.894 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[0] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[0] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.909 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[1] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.057 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[3] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.142 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[2] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kd_mult/D[2] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.209 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/i_pid11/kp_mult/D[3] (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -3.689 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_14/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -3.749 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_13/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -3.881 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_16/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -3.932 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_16/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -4.006 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_8/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -4.203 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_15/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -4.232 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_3/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -4.233 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[16]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -4.335 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_14/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -4.441 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_15/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -4.488 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_13/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -4.526 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_12/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -4.538 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_12/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -4.557 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_10/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_9/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -4.618 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_9/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -4.623 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_10/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -4.720 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_11/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -4.743 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_5/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -4.757 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_5/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -4.770 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_8/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -4.779 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_11/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -4.824 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[17]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -4.835 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_6/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -4.854 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_1/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -4.880 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -4.884 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_4/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -4.888 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_4/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -4.946 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_7/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -4.948 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_2/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -4.950 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_1/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -4.978 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__3_i_3_psdsp_7/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -4.978 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_6/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -5.017 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -5.057 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_3/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -5.091 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and ps/axi_slave_gp0/wr_wdata_reg[16]_psdsp_2/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -5.177 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[18]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -5.237 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[19]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -5.381 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_9/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -5.402 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_20/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -5.469 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_12/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -5.475 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[23]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -5.494 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[21]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -5.495 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[24]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -5.516 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[26]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -5.589 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[27]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -5.608 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[25]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -5.608 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[28]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -5.721 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[29]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -5.724 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_25/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -5.822 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_24/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -5.966 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_11/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -6.016 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_22/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -6.022 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[20]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -6.033 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_23/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -6.052 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_7/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -6.075 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_10/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -6.110 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_6/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -6.132 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_5/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -6.134 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_19/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -6.139 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_8/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -6.145 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_3/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -6.158 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_16/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -6.186 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/y_delayed_reg[22]/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -6.224 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_15/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -6.226 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_14/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -6.226 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_4/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -6.228 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_2/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -6.238 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_1/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -6.238 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_17/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -6.277 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_18/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -6.279 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_21/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -6.309 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -6.316 ns between i_pid/fakeDelay_reg[1]/C (clocked by pll_adc_clk) and i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_13/D (clocked by pll_adc_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on daisy_n_i[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on daisy_n_i[1] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on daisy_p_i[0] relative to clock(s) rx_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on exp_n_io[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on exp_p_io[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on led_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on led_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on led_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on led_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on led_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on led_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on led_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on led_o[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[0] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[10] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[11] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[12] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[13] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[14] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[15] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[1] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[2] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[3] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[4] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[5] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[6] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[7] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[8] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch i_daisy/txp_dat_reg[9] cannot be properly analyzed as its control pin i_daisy/txp_dat_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch i_daisy/txp_dv_reg cannot be properly analyzed as its control pin i_daisy/txp_dv_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock par_clk is referenced by name inside timing constraint (see constraint position 16 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins i_daisy/i_rx/i_BUFR_clk/O]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock pll_adc_clk is referenced by name inside timing constraint (see constraint position 14 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins pll/pll/CLKOUT0]
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 111)
Previous Source: C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][0]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][1]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][0]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][1]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
C:/Git/redPitayaFpga/prj/v0.94/project/redpitaya.srcs/constrs_1/imports/redPitayaFpga/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
i_daisy/i_rx/i_iserdese: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


