\doxysection{stm32f4xx\+\_\+tim.\+h}
\hypertarget{stm32f4xx__tim_8h_source}{}\label{stm32f4xx__tim_8h_source}\index{Core/Inc/stm32f4xx\_tim.h@{Core/Inc/stm32f4xx\_tim.h}}
\mbox{\hyperlink{stm32f4xx__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00023}00023\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_TIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00025}00025\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_TIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00027}00027\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00028}00028\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00029}00029\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00031}00031\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00032}00032\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00042}00042\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00043}00043\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00049}\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{00049}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00050}00050\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00051}\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a6d3c8632780db819b2eb811e71ce251e}{00051}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a6d3c8632780db819b2eb811e71ce251e}{TIM\_Prescaler}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00054}\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a0de4138cd939566bc667f21df089e195}{00054}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a0de4138cd939566bc667f21df089e195}{TIM\_CounterMode}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00057}\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a06a7f47b1ced6fa2227ec98a86eb391f}{00057}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a06a7f47b1ced6fa2227ec98a86eb391f}{TIM\_Period}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00061}\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_ab473f51adaa9474702e454fc8c24a407}{00061}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_ab473f51adaa9474702e454fc8c24a407}{TIM\_ClockDivision}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00064}\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a81648259851390e090e1f507dfea7de8}{00064}}\ \ \ uint8\_t\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def_a81648259851390e090e1f507dfea7de8}{TIM\_RepetitionCounter}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00072}00072\ \}\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\_TimeBaseInitTypeDef}};\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00073}00073\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00078}\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{00078}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00079}00079\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00080}\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{00080}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ad4338ed2415b0d6d19589bf72b7ba3b0}{TIM\_OCMode}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00083}\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{00083}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2baca9c02d214d3125635a74e8d9aee4}{TIM\_OutputState}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00086}\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a933904d2f892d0b945a908b9257fe869}{00086}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a933904d2f892d0b945a908b9257fe869}{TIM\_OutputNState}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00090}\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ab4a2620c38029b136be560041173375d}{00090}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_ab4a2620c38029b136be560041173375d}{TIM\_Pulse}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00093}\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{00093}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a9ed3e2de4700d008729a916d8ba78486}{TIM\_OCPolarity}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00096}\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a3e47e672810747302c9d0626ae2ccb17}{00096}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a3e47e672810747302c9d0626ae2ccb17}{TIM\_OCNPolarity}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00100}\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{00100}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a2a28f2d62339e06caef12816e04a8f55}{TIM\_OCIdleState}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00104}\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a6cbbe6eb87c2ab49e4d68fa9703ce949}{00104}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def_a6cbbe6eb87c2ab49e4d68fa9703ce949}{TIM\_OCNIdleState}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00107}00107\ \}\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00113}\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{00113}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00114}00114\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00115}00115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00116}\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ab9404ee3d95aaa7a478ed99562c736d2}{00116}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ab9404ee3d95aaa7a478ed99562c736d2}{TIM\_Channel}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00119}\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{00119}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a234c284efc36c0cc15a2ed0fb4435557}{TIM\_ICPolarity}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00122}\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{00122}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a00b9a72e895a43dc18c69c96a149f080}{TIM\_ICSelection}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00125}\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{00125}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_ac61c7fc999ace295ac81b304cabd61e0}{TIM\_ICPrescaler}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00128}\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{00128}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def_a72539caa6e965e4fa89e3b21b188cf26}{TIM\_ICFilter}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00130}00130\ \}\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00137}\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{00137}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00138}00138\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00139}00139\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00140}\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a8f34ad7bc4764bd3ff372cadde468072}{00140}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a8f34ad7bc4764bd3ff372cadde468072}{TIM\_OSSRState}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00143}\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_ad8891e3739a7db8a45343d4e2f9d2824}{00143}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_ad8891e3739a7db8a45343d4e2f9d2824}{TIM\_OSSIState}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00146}\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_aa5296a7b194d25b16899f6a98da01f03}{00146}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_aa5296a7b194d25b16899f6a98da01f03}{TIM\_LOCKLevel}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00149}\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a01ccbaffccdb3068b8a60c912579b1a2}{00149}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a01ccbaffccdb3068b8a60c912579b1a2}{TIM\_DeadTime}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00153}\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a9fcf20632d0377727476a98f7183be56}{00153}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a9fcf20632d0377727476a98f7183be56}{TIM\_Break}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00156}\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a5731e4e786b66f35cfe4798d6157619e}{00156}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a5731e4e786b66f35cfe4798d6157619e}{TIM\_BreakPolarity}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00159}\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a6c056e29af67fd8a32919104ea48eea2}{00159}}\ \ \ uint16\_t\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def_a6c056e29af67fd8a32919104ea48eea2}{TIM\_AutomaticOutput}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00161}00161\ \}\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\_BDTRInitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00163}00163\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00164}00164\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00169}00169\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ALL\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00170}00170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00171}00171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00172}00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00173}00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00174}00174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00175}00175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00176}00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00177}00177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00178}00178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00179}00179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00180}00180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00181}00181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((PERIPH)\ ==\ TIM13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00182}00182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM14)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00183}00183\ \textcolor{comment}{/*\ LIST1:\ TIM1,\ TIM2,\ TIM3,\ TIM4,\ TIM5,\ TIM8,\ TIM9,\ TIM10,\ TIM11,\ TIM12,\ TIM13\ and\ TIM14\ */}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00184}00184\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST1\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00185}00185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00186}00186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00187}00187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00188}00188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00189}00189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00190}00190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00191}00191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00192}00192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00193}00193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00194}00194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00195}00195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM14))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00196}00196\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00197}00197\ \textcolor{comment}{/*\ LIST2:\ TIM1,\ TIM2,\ TIM3,\ TIM4,\ TIM5,\ TIM8,\ TIM9\ and\ TIM12\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00198}00198\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST2\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00199}00199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00200}00200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00201}00201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00202}00202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00203}00203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00204}00204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00205}00205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM12))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00206}00206\ \textcolor{comment}{/*\ LIST3:\ TIM1,\ TIM2,\ TIM3,\ TIM4,\ TIM5\ and\ TIM8\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00207}00207\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST3\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00208}00208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00209}00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00210}00210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00211}00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00212}00212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00213}00213\ \textcolor{comment}{/*\ LIST4:\ TIM1\ and\ TIM8\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00214}00214\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST4\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00215}00215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00216}00216\ \textcolor{comment}{/*\ LIST5:\ TIM1,\ TIM2,\ TIM3,\ TIM4,\ TIM5,\ TIM6,\ TIM7\ and\ TIM8\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00217}00217\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST5\_PERIPH(PERIPH)\ (((PERIPH)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00218}00218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00219}00219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00220}00220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00221}00221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00222}00222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00223}00223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00224}00224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00225}00225\ \textcolor{comment}{/*\ LIST6:\ TIM2,\ TIM5\ and\ TIM11\ */}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00226}00226\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LIST6\_PERIPH(TIMx)(((TIMx)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00227}00227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIMx)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00228}00228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIMx)\ ==\ TIM11))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00229}00229\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00234}00234\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_Timing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00235}00235\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_Active\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00236}00236\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_Inactive\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00237}00237\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_Toggle\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00238}00238\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0060)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00239}00239\ \textcolor{preprocessor}{\#define\ TIM\_OCMode\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0070)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00240}00240\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_MODE(MODE)\ (((MODE)\ ==\ TIM\_OCMode\_Timing)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00241}00241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Active)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00242}00242\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Inactive)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00243}00243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Toggle)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00244}00244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_PWM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00245}00245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_PWM2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00246}00246\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCM(MODE)\ (((MODE)\ ==\ TIM\_OCMode\_Timing)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00247}00247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Active)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00248}00248\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Inactive)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00249}00249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_Toggle)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00250}00250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_PWM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00251}00251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OCMode\_PWM2)\ ||\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00252}00252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_ForcedAction\_Active)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00253}00253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_ForcedAction\_InActive))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00262}00262\ \textcolor{preprocessor}{\#define\ TIM\_OPMode\_Single\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00263}00263\ \textcolor{preprocessor}{\#define\ TIM\_OPMode\_Repetitive\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00264}00264\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OPM\_MODE(MODE)\ (((MODE)\ ==\ TIM\_OPMode\_Single)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00265}00265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_OPMode\_Repetitive))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00274}00274\ \textcolor{preprocessor}{\#define\ TIM\_Channel\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00275}00275\ \textcolor{preprocessor}{\#define\ TIM\_Channel\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00276}00276\ \textcolor{preprocessor}{\#define\ TIM\_Channel\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00277}00277\ \textcolor{preprocessor}{\#define\ TIM\_Channel\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000C)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00278}00278\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00279}00279\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CHANNEL(CHANNEL)\ (((CHANNEL)\ ==\ TIM\_Channel\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00280}00280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00281}00281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00282}00282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00283}00283\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00284}00284\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PWMI\_CHANNEL(CHANNEL)\ (((CHANNEL)\ ==\ TIM\_Channel\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00285}00285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00286}00286\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMPLEMENTARY\_CHANNEL(CHANNEL)\ (((CHANNEL)\ ==\ TIM\_Channel\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00287}00287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00288}00288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_Channel\_3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00297}00297\ \textcolor{preprocessor}{\#define\ TIM\_CKD\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00298}00298\ \textcolor{preprocessor}{\#define\ TIM\_CKD\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00299}00299\ \textcolor{preprocessor}{\#define\ TIM\_CKD\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00300}00300\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CKD\_DIV(DIV)\ (((DIV)\ ==\ TIM\_CKD\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00301}00301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ TIM\_CKD\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00302}00302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ TIM\_CKD\_DIV4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00311}00311\ \textcolor{preprocessor}{\#define\ TIM\_CounterMode\_Up\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00312}00312\ \textcolor{preprocessor}{\#define\ TIM\_CounterMode\_Down\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00313}00313\ \textcolor{preprocessor}{\#define\ TIM\_CounterMode\_CenterAligned1\ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00314}00314\ \textcolor{preprocessor}{\#define\ TIM\_CounterMode\_CenterAligned2\ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00315}00315\ \textcolor{preprocessor}{\#define\ TIM\_CounterMode\_CenterAligned3\ \ \ \ \ ((uint16\_t)0x0060)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00316}00316\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE(MODE)\ (((MODE)\ ==\ TIM\_CounterMode\_Up)\ ||\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00317}00317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_CounterMode\_Down)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00318}00318\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_CounterMode\_CenterAligned1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00319}00319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_CounterMode\_CenterAligned2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00320}00320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_CounterMode\_CenterAligned3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00329}00329\ \textcolor{preprocessor}{\#define\ TIM\_OCPolarity\_High\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00330}00330\ \textcolor{preprocessor}{\#define\ TIM\_OCPolarity\_Low\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00331}00331\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_OCPolarity\_High)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00332}00332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_OCPolarity\_Low))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00341}00341\ \textcolor{preprocessor}{\#define\ TIM\_OCNPolarity\_High\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00342}00342\ \textcolor{preprocessor}{\#define\ TIM\_OCNPolarity\_Low\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00343}00343\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCN\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_OCNPolarity\_High)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00344}00344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_OCNPolarity\_Low))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00353}00353\ \textcolor{preprocessor}{\#define\ TIM\_OutputState\_Disable\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00354}00354\ \textcolor{preprocessor}{\#define\ TIM\_OutputState\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00355}00355\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OUTPUT\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OutputState\_Disable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00356}00356\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OutputState\_Enable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00365}00365\ \textcolor{preprocessor}{\#define\ TIM\_OutputNState\_Disable\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00366}00366\ \textcolor{preprocessor}{\#define\ TIM\_OutputNState\_Enable\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00367}00367\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OUTPUTN\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OutputNState\_Disable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00368}00368\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OutputNState\_Enable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00377}00377\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00378}00378\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00379}00379\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCX(CCX)\ (((CCX)\ ==\ TIM\_CCx\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00380}00380\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CCX)\ ==\ TIM\_CCx\_Disable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00389}00389\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00390}00390\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00391}00391\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCXN(CCXN)\ (((CCXN)\ ==\ TIM\_CCxN\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00392}00392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CCXN)\ ==\ TIM\_CCxN\_Disable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00401}00401\ \textcolor{preprocessor}{\#define\ TIM\_Break\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00402}00402\ \textcolor{preprocessor}{\#define\ TIM\_Break\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00403}00403\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_STATE(STATE)\ (((STATE)\ ==\ TIM\_Break\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00404}00404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_Break\_Disable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00413}00413\ \textcolor{preprocessor}{\#define\ TIM\_BreakPolarity\_Low\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00414}00414\ \textcolor{preprocessor}{\#define\ TIM\_BreakPolarity\_High\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00415}00415\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_BreakPolarity\_Low)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00416}00416\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_BreakPolarity\_High))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00425}00425\ \textcolor{preprocessor}{\#define\ TIM\_AutomaticOutput\_Enable\ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00426}00426\ \textcolor{preprocessor}{\#define\ TIM\_AutomaticOutput\_Disable\ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00427}00427\ \textcolor{preprocessor}{\#define\ IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE(STATE)\ (((STATE)\ ==\ TIM\_AutomaticOutput\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00428}00428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_AutomaticOutput\_Disable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00437}00437\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLevel\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00438}00438\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLevel\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00439}00439\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLevel\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00440}00440\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLevel\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00441}00441\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LOCK\_LEVEL(LEVEL)\ (((LEVEL)\ ==\ TIM\_LOCKLevel\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00442}00442\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ TIM\_LOCKLevel\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00443}00443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ TIM\_LOCKLevel\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00444}00444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ TIM\_LOCKLevel\_3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00453}00453\ \textcolor{preprocessor}{\#define\ TIM\_OSSIState\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00454}00454\ \textcolor{preprocessor}{\#define\ TIM\_OSSIState\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00455}00455\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OSSI\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OSSIState\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00456}00456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OSSIState\_Disable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00465}00465\ \textcolor{preprocessor}{\#define\ TIM\_OSSRState\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00466}00466\ \textcolor{preprocessor}{\#define\ TIM\_OSSRState\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00467}00467\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OSSR\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OSSRState\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00468}00468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OSSRState\_Disable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00477}00477\ \textcolor{preprocessor}{\#define\ TIM\_OCIdleState\_Set\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00478}00478\ \textcolor{preprocessor}{\#define\ TIM\_OCIdleState\_Reset\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00479}00479\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCIDLE\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCIdleState\_Set)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00480}00480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCIdleState\_Reset))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00489}00489\ \textcolor{preprocessor}{\#define\ TIM\_OCNIdleState\_Set\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00490}00490\ \textcolor{preprocessor}{\#define\ TIM\_OCNIdleState\_Reset\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00491}00491\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCNIDLE\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCNIdleState\_Set)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00492}00492\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCNIdleState\_Reset))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00501}00501\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPolarity\_Rising\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00502}00502\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPolarity\_Falling\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00503}00503\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPolarity\_BothEdge\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000A)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00504}00504\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_ICPolarity\_Rising)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00505}00505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_ICPolarity\_Falling)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00506}00506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_ICPolarity\_BothEdge))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00515}\mbox{\hyperlink{group___t_i_m___input___capture___selection_ga3d38876044457b7faefe951d367ac8c3}{00515}}\ \textcolor{preprocessor}{\#define\ TIM\_ICSelection\_DirectTI\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00517}\mbox{\hyperlink{group___t_i_m___input___capture___selection_ga2289b684133ac0b81ddfcd860d01b144}{00517}}\ \textcolor{preprocessor}{\#define\ TIM\_ICSelection\_IndirectTI\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00519}\mbox{\hyperlink{group___t_i_m___input___capture___selection_ga2cd464e97ffd6ea3208ec65672f9a373}{00519}}\ \textcolor{preprocessor}{\#define\ TIM\_ICSelection\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0003)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00520}00520\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_SELECTION(SELECTION)\ (((SELECTION)\ ==\ TIM\_ICSelection\_DirectTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00521}00521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_ICSelection\_IndirectTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00522}00522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_ICSelection\_TRC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00531}\mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga8acb44abe3147d883685c1f9f1ce410e}{00531}}\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00532}\mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga1d8a7b66add914e2ddd910d2d700978f}{00532}}\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00533}\mbox{\hyperlink{group___t_i_m___input___capture___prescaler_gaf5a675046430fa0f0c95b0dac612828f}{00533}}\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00534}\mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga5086cb03c89a5c67b199d20b605f00cb}{00534}}\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000C)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00535}00535\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_PRESCALER(PRESCALER)\ (((PRESCALER)\ ==\ TIM\_ICPSC\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00536}00536\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ICPSC\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00537}00537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ICPSC\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00538}00538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ICPSC\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00547}00547\ \textcolor{preprocessor}{\#define\ TIM\_IT\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00548}00548\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00549}00549\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00550}00550\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00551}00551\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00552}00552\ \textcolor{preprocessor}{\#define\ TIM\_IT\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00553}00553\ \textcolor{preprocessor}{\#define\ TIM\_IT\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00554}00554\ \textcolor{preprocessor}{\#define\ TIM\_IT\_Break\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00555}00555\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IT(IT)\ ((((IT)\ \&\ (uint16\_t)0xFF00)\ ==\ 0x0000)\ \&\&\ ((IT)\ !=\ 0x0000))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00556}00556\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00557}00557\ \textcolor{preprocessor}{\#define\ IS\_TIM\_GET\_IT(IT)\ (((IT)\ ==\ TIM\_IT\_Update)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00558}00558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00559}00559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00560}00560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00561}00561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_CC4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00562}00562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_COM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00563}00563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_Trigger)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00564}00564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ TIM\_IT\_Break))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00573}00573\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00574}00574\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00575}00575\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_SMCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00576}00576\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_DIER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0003)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00577}00577\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00578}00578\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_EGR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0005)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00579}00579\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCMR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0006)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00580}00580\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCMR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0007)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00581}00581\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00582}00582\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0009)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00583}00583\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000A)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00584}00584\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000B)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00585}00585\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000C)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00586}00586\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000D)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00587}00587\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000E)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00588}00588\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000F)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00589}00589\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00590}00590\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_BDTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0011)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00591}00591\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_DCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0012)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00592}00592\ \textcolor{preprocessor}{\#define\ TIM\_DMABase\_OR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0013)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00593}00593\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_BASE(BASE)\ (((BASE)\ ==\ TIM\_DMABase\_CR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00594}00594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00595}00595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_SMCR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00596}00596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_DIER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00597}00597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_SR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00598}00598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_EGR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00599}00599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCMR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00600}00600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCMR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00601}00601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00602}00602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CNT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00603}00603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_PSC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00604}00604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_ARR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00605}00605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_RCR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00606}00606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00607}00607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00608}00608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00609}00609\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_CCR4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00610}00610\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_BDTR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00611}00611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_DCR)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00612}00612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BASE)\ ==\ TIM\_DMABase\_OR))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00621}00621\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_1Transfer\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00622}00622\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_2Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00623}00623\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_3Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00624}00624\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_4Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0300)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00625}00625\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_5Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00626}00626\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_6Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0500)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00627}00627\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_7Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00628}00628\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_8Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0700)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00629}00629\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_9Transfers\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00630}00630\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_10Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0900)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00631}00631\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_11Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0A00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00632}00632\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_12Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0B00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00633}00633\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_13Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0C00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00634}00634\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_14Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0D00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00635}00635\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_15Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0E00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00636}00636\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_16Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0F00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00637}00637\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_17Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00638}00638\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_18Transfers\ \ \ \ \ \ \ \ \ ((uint16\_t)0x1100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00639}00639\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_LENGTH(LENGTH)\ (((LENGTH)\ ==\ TIM\_DMABurstLength\_1Transfer)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00640}00640\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_2Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00641}00641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_3Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00642}00642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_4Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00643}00643\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_5Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00644}00644\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_6Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00645}00645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_7Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00646}00646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_8Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00647}00647\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_9Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00648}00648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_10Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00649}00649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_11Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00650}00650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_12Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00651}00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_13Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00652}00652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_14Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00653}00653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_15Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00654}00654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_16Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00655}00655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_17Transfers)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00656}00656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LENGTH)\ ==\ TIM\_DMABurstLength\_18Transfers))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00665}00665\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00666}00666\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00667}00667\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00668}00668\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00669}00669\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00670}00670\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00671}00671\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00672}00672\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_SOURCE(SOURCE)\ ((((SOURCE)\ \&\ (uint16\_t)0x80FF)\ ==\ 0x0000)\ \&\&\ ((SOURCE)\ !=\ 0x0000))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00673}00673\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00682}00682\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPSC\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00683}00683\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00684}00684\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00685}00685\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x3000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00686}00686\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EXT\_PRESCALER(PRESCALER)\ (((PRESCALER)\ ==\ TIM\_ExtTRGPSC\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00687}00687\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ExtTRGPSC\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00688}00688\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ExtTRGPSC\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00689}00689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRESCALER)\ ==\ TIM\_ExtTRGPSC\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00698}00698\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00699}00699\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00700}00700\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00701}00701\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00702}00702\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00703}00703\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0050)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00704}00704\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0060)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00705}00705\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0070)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00706}00706\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGER\_SELECTION(SELECTION)\ (((SELECTION)\ ==\ TIM\_TS\_ITR0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00707}00707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00708}00708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00709}00709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00710}00710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_TI1F\_ED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00711}00711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_TI1FP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00712}00712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_TI2FP2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00713}00713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ETRF))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00714}00714\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INTERNAL\_TRIGGER\_SELECTION(SELECTION)\ (((SELECTION)\ ==\ TIM\_TS\_ITR0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00715}00715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00716}00716\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00717}00717\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SELECTION)\ ==\ TIM\_TS\_ITR3))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00726}00726\ \textcolor{preprocessor}{\#define\ TIM\_TIxExternalCLK1Source\_TI1\ \ \ \ \ \ ((uint16\_t)0x0050)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00727}00727\ \textcolor{preprocessor}{\#define\ TIM\_TIxExternalCLK1Source\_TI2\ \ \ \ \ \ ((uint16\_t)0x0060)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00728}00728\ \textcolor{preprocessor}{\#define\ TIM\_TIxExternalCLK1Source\_TI1ED\ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00729}00729\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00737}00737\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPolarity\_Inverted\ \ \ \ \ \ \ \ ((uint16\_t)0x8000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00738}00738\ \textcolor{preprocessor}{\#define\ TIM\_ExtTRGPolarity\_NonInverted\ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00739}00739\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EXT\_POLARITY(POLARITY)\ (((POLARITY)\ ==\ TIM\_ExtTRGPolarity\_Inverted)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00740}00740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((POLARITY)\ ==\ TIM\_ExtTRGPolarity\_NonInverted))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00749}00749\ \textcolor{preprocessor}{\#define\ TIM\_PSCReloadMode\_Update\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00750}00750\ \textcolor{preprocessor}{\#define\ TIM\_PSCReloadMode\_Immediate\ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00751}00751\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PRESCALER\_RELOAD(RELOAD)\ (((RELOAD)\ ==\ TIM\_PSCReloadMode\_Update)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00752}00752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RELOAD)\ ==\ TIM\_PSCReloadMode\_Immediate))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00761}00761\ \textcolor{preprocessor}{\#define\ TIM\_ForcedAction\_Active\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0050)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00762}00762\ \textcolor{preprocessor}{\#define\ TIM\_ForcedAction\_InActive\ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00763}00763\ \textcolor{preprocessor}{\#define\ IS\_TIM\_FORCED\_ACTION(ACTION)\ (((ACTION)\ ==\ TIM\_ForcedAction\_Active)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00764}00764\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ACTION)\ ==\ TIM\_ForcedAction\_InActive))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00773}00773\ \textcolor{preprocessor}{\#define\ TIM\_EncoderMode\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00774}00774\ \textcolor{preprocessor}{\#define\ TIM\_EncoderMode\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00775}00775\ \textcolor{preprocessor}{\#define\ TIM\_EncoderMode\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0003)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00776}00776\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_MODE(MODE)\ (((MODE)\ ==\ TIM\_EncoderMode\_TI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00777}00777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_EncoderMode\_TI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00778}00778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_EncoderMode\_TI12))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00788}00788\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00789}00789\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00790}00790\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00791}00791\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00792}00792\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00793}00793\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00794}00794\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00795}00795\ \textcolor{preprocessor}{\#define\ TIM\_EventSource\_Break\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00796}00796\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EVENT\_SOURCE(SOURCE)\ ((((SOURCE)\ \&\ (uint16\_t)0xFF00)\ ==\ 0x0000)\ \&\&\ ((SOURCE)\ !=\ 0x0000))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00797}00797\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00806}\mbox{\hyperlink{group___t_i_m___update___source_ga32c67bc3f8211a2c7b44ee9fe1523875}{00806}}\ \textcolor{preprocessor}{\#define\ TIM\_UpdateSource\_Global\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00809}\mbox{\hyperlink{group___t_i_m___update___source_ga6f50423cdb011137ae8cd303ccd2080c}{00809}}\ \textcolor{preprocessor}{\#define\ TIM\_UpdateSource\_Regular\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00810}00810\ \textcolor{preprocessor}{\#define\ IS\_TIM\_UPDATE\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ TIM\_UpdateSource\_Global)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00811}00811\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_UpdateSource\_Regular))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00820}00820\ \textcolor{preprocessor}{\#define\ TIM\_OCPreload\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00821}00821\ \textcolor{preprocessor}{\#define\ TIM\_OCPreload\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00822}00822\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCPRELOAD\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCPreload\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00823}00823\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCPreload\_Disable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00832}00832\ \textcolor{preprocessor}{\#define\ TIM\_OCFast\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00833}00833\ \textcolor{preprocessor}{\#define\ TIM\_OCFast\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00834}00834\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCFAST\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCFast\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00835}00835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCFast\_Disable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00836}00836\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00845}00845\ \textcolor{preprocessor}{\#define\ TIM\_OCClear\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00846}00846\ \textcolor{preprocessor}{\#define\ TIM\_OCClear\_Disable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00847}00847\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCCLEAR\_STATE(STATE)\ (((STATE)\ ==\ TIM\_OCClear\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00848}00848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_OCClear\_Disable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00857}00857\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_Reset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00858}00858\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00859}00859\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00860}00860\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_OC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00861}00861\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_OC1Ref\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00862}00862\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_OC2Ref\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0050)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00863}00863\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_OC3Ref\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0060)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00864}00864\ \textcolor{preprocessor}{\#define\ TIM\_TRGOSource\_OC4Ref\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0070)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00865}00865\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ TIM\_TRGOSource\_Reset)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00866}00866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00867}00867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_Update)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00868}00868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_OC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00869}00869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_OC1Ref)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00870}00870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_OC2Ref)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00871}00871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_OC3Ref)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00872}00872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ TIM\_TRGOSource\_OC4Ref))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ TIM\_SlaveMode\_Reset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00882}00882\ \textcolor{preprocessor}{\#define\ TIM\_SlaveMode\_Gated\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0005)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00883}00883\ \textcolor{preprocessor}{\#define\ TIM\_SlaveMode\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0006)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ TIM\_SlaveMode\_External1\ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0007)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00885}00885\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_MODE(MODE)\ (((MODE)\ ==\ TIM\_SlaveMode\_Reset)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00886}00886\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_SlaveMode\_Gated)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00887}00887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_SlaveMode\_Trigger)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00888}00888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ TIM\_SlaveMode\_External1))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00897}00897\ \textcolor{preprocessor}{\#define\ TIM\_MasterSlaveMode\_Enable\ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00898}00898\ \textcolor{preprocessor}{\#define\ TIM\_MasterSlaveMode\_Disable\ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00899}00899\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MSM\_STATE(STATE)\ (((STATE)\ ==\ TIM\_MasterSlaveMode\_Enable)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00900}00900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((STATE)\ ==\ TIM\_MasterSlaveMode\_Disable))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00908}00908\ \textcolor{preprocessor}{\#define\ TIM2\_TIM8\_TRGO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00909}00909\ \textcolor{preprocessor}{\#define\ TIM2\_ETH\_PTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00910}00910\ \textcolor{preprocessor}{\#define\ TIM2\_USBFS\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00911}00911\ \textcolor{preprocessor}{\#define\ TIM2\_USBHS\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0C00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00912}00912\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00913}00913\ \textcolor{preprocessor}{\#define\ TIM5\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00914}00914\ \textcolor{preprocessor}{\#define\ TIM5\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00915}00915\ \textcolor{preprocessor}{\#define\ TIM5\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00916}00916\ \textcolor{preprocessor}{\#define\ TIM5\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x00C0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00917}00917\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00918}00918\ \textcolor{preprocessor}{\#define\ TIM11\_GPIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00919}00919\ \textcolor{preprocessor}{\#define\ TIM11\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00920}00920\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00921}00921\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REMAP(TIM\_REMAP)\ \ (((TIM\_REMAP)\ ==\ TIM2\_TIM8\_TRGO)||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00922}00922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM2\_ETH\_PTP)||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00923}00923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM2\_USBFS\_SOF)||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00924}00924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM2\_USBHS\_SOF)||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00925}00925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM5\_GPIO)||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00926}00926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM5\_LSI)||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00927}00927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM5\_LSE)||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00928}00928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM5\_RTC)||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00929}00929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM11\_GPIO)||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00930}00930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_REMAP)\ ==\ TIM11\_HSE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00931}00931\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00939}00939\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_Update\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00940}00940\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00941}00941\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00942}00942\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00943}00943\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00944}00944\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00945}00945\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_Trigger\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00946}00946\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_Break\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00947}00947\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00948}00948\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00949}00949\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00950}00950\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00951}00951\ \textcolor{preprocessor}{\#define\ IS\_TIM\_GET\_FLAG(FLAG)\ (((FLAG)\ ==\ TIM\_FLAG\_Update)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00952}00952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00953}00953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00954}00954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00955}00955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00956}00956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_COM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00957}00957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_Trigger)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00958}00958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_Break)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00959}00959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC1OF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00960}00960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC2OF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00961}00961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC3OF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00962}00962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ TIM\_FLAG\_CC4OF))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00963}00963\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00972}00972\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_FILTER(ICFILTER)\ ((ICFILTER)\ <=\ 0xF)\ }}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00981}00981\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EXT\_FILTER(EXTFILTER)\ ((EXTFILTER)\ <=\ 0xF)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00990}00990\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_1Byte\ \ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_1Transfer}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00991}00991\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_2Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_2Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00992}00992\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_3Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_3Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00993}00993\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_4Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_4Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00994}00994\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_5Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_5Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00995}00995\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_6Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_6Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00996}00996\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_7Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_7Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00997}00997\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_8Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_8Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00998}00998\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_9Bytes\ \ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_9Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l00999}00999\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_10Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_10Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01000}01000\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_11Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_11Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01001}01001\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_12Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_12Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01002}01002\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_13Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_13Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01003}01003\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_14Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_14Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01004}01004\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_15Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_15Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01005}01005\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_16Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_16Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01006}01006\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_17Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_17Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01007}01007\ \textcolor{preprocessor}{\#define\ TIM\_DMABurstLength\_18Bytes\ \ \ \ \ \ \ \ \ TIM\_DMABurstLength\_18Transfers}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01016}01016\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01017}01017\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01018}01018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01019}01019\ \textcolor{comment}{/*\ TimeBase\ management\ ********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01020}01020\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga1659cc0ce503ac151568e0c7c02b1ba5}{TIM\_DeInit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01021}01021\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga83fd58c9416802d9638bbe1715c98932}{TIM\_TimeBaseInit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\_TimeBaseInitTypeDef}}*\ TIM\_TimeBaseInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01022}01022\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga1556a0b9a5d53506875fd7de0cbc6b1f}{TIM\_TimeBaseStructInit}}(\mbox{\hyperlink{struct_t_i_m___time_base_init_type_def}{TIM\_TimeBaseInitTypeDef}}*\ TIM\_TimeBaseInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01023}01023\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga45c6fd9041baf7f64c121e0172f305c7}{TIM\_PrescalerConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ Prescaler,\ uint16\_t\ TIM\_PSCReloadMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01024}01024\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga93941c1db20bf3794f377307df90a67b}{TIM\_CounterModeConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_CounterMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01025}01025\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga18173e7955a85d5c2598c643eada2692}{TIM\_SetCounter}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Counter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01026}01026\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gad6a388d498c7f299d00a9d0871943041}{TIM\_SetAutoreload}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Autoreload);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01027}01027\ uint32\_t\ \mbox{\hyperlink{group___t_i_m_ga53607976e0866ab424e294cda9f6036e}{TIM\_GetCounter}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01028}01028\ uint16\_t\ \mbox{\hyperlink{group___t_i_m_ga427eb6e533480e02a27cd0ca876183d6}{TIM\_GetPrescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01029}01029\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gace2384dd33e849a054f61b8e1fc7e7c3}{TIM\_UpdateDisableConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01030}01030\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga1d7a8f952e209de142499e67a653fc1f}{TIM\_UpdateRequestConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_UpdateSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01031}01031\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga42b44b9fc2b0798d733720dd6bac1ac0}{TIM\_ARRPreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01032}01032\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gadd2cca5fac6c1291dc4339098d5c9562}{TIM\_SelectOnePulseMode}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OPMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01033}01033\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga20ef804dc32c723662d11ee7da3baab2}{TIM\_SetClockDivision}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_CKD);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01034}01034\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga2bdc275bcbd2ce9d1ba632e6c89896b7}{TIM\_Cmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01035}01035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01036}01036\ \textcolor{comment}{/*\ Output\ Compare\ management\ **************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01037}01037\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gafcdb6ff00158862aef7fed5e7a554a3e}{TIM\_OC1Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01038}01038\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga2017455121d910d6ff63ac6f219842c5}{TIM\_OC2Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01039}01039\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga90d4a358d4e6d4c5ed17dc1d6beb5f30}{TIM\_OC3Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01040}01040\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga64571ebbb58cac39a9e760050175f11c}{TIM\_OC4Init}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01041}01041\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga394683c78ae02837882e36014e11643e}{TIM\_OCStructInit}}(\mbox{\hyperlink{struct_t_i_m___o_c_init_type_def}{TIM\_OCInitTypeDef}}*\ TIM\_OCInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01042}01042\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga83ea0af5a7c1af521236ce5e4d2c42b0}{TIM\_SelectOCxM}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Channel,\ uint16\_t\ TIM\_OCMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01043}01043\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga48631e66c32bb905946664f4722b2546}{TIM\_SetCompare1}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare1);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01044}01044\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3de36754f3ba5d46b9ef2bf8e77575c7}{TIM\_SetCompare2}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01045}01045\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gac372fbbbbc20329802659dd6c6b4e051}{TIM\_SetCompare3}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare3);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01046}01046\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga99ba6c2afa87a239c9d32a49762b4245}{TIM\_SetCompare4}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint32\_t\ Compare4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01047}01047\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga4f58c12e6493a0d8b9555c9097b831d6}{TIM\_ForcedOC1Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01048}01048\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3d2902b6fbab8dd55cd531055ffcc63d}{TIM\_ForcedOC2Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01049}01049\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga920b0fb4ca44fceffd1c3e441feebd8f}{TIM\_ForcedOC3Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01050}01050\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaf0a0bbe74251e56d4b835d20b0a3aa63}{TIM\_ForcedOC4Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ForcedAction);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01051}01051\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga60e6c29ad8f919bef616cf8e3306dd64}{TIM\_OC1PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01052}01052\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga75b4614c6dd2cd52f2c5becdb6590c10}{TIM\_OC2PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01053}01053\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga8b2391685a519e60e596b7d596f86f09}{TIM\_OC3PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01054}01054\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga8bf4dfb35ff0c7b494dd96579f50b1ec}{TIM\_OC4PreloadConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPreload);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01055}01055\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaec82031ca62f31f5483195c09752a83a}{TIM\_OC1FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01056}01056\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga413359c87f46c69f1ffe2dc8fb3a65e7}{TIM\_OC2FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01057}01057\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gab2f3698e6e56bd9b0a4be7056ba789e1}{TIM\_OC3FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01058}01058\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga58279a04e8ea5333f1079d3cce8dde12}{TIM\_OC4FastConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCFast);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01059}01059\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga34e926cd8a99cfcc7480b2d6de5118b6}{TIM\_ClearOC1Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01060}01060\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gac474ebc815d24c8a589969e0c68b27b0}{TIM\_ClearOC2Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01061}01061\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga0bd9476a14bd346c319945ec4fa2bc67}{TIM\_ClearOC3Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01062}01062\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaeee5fa66b26e7c6f71850272dc3028f3}{TIM\_ClearOC4Ref}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCClear);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01063}01063\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga03878f78163485c8a3508cff2111c297}{TIM\_OC1PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01064}01064\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3cb91578e7dd34ea7d09862482960445}{TIM\_OC1NPolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCNPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01065}01065\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga6831cacaac1ef50291af94db94450797}{TIM\_OC2PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01066}01066\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga2fa6ea3a89f446b52b4e699272b70cad}{TIM\_OC2NPolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCNPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01067}01067\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga1ef43b03fe666495e80aac9741ae7ab0}{TIM\_OC3PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01068}01068\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gac710acc5b682e892584fc6f089f61dc2}{TIM\_OC3NPolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCNPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01069}01069\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gad678410f7c7244f83daad93ce9d1056e}{TIM\_OC4PolarityConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_OCPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01070}01070\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3ecc4647d9ede261beb5e0535cf29ebb}{TIM\_CCxCmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Channel,\ uint16\_t\ TIM\_CCx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01071}01071\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga304ff7c8a1615498da749bf2507e9f2b}{TIM\_CCxNCmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Channel,\ uint16\_t\ TIM\_CCxN);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01072}01072\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01073}01073\ \textcolor{comment}{/*\ Input\ Capture\ management\ ***************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01074}01074\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga9e6a153dd6552e4e1188eba227316f7f}{TIM\_ICInit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}}*\ TIM\_ICInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01075}01075\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga5005dac8e4e8a4c7fc2a0ef05b77cc50}{TIM\_ICStructInit}}(\mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}}*\ TIM\_ICInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01076}01076\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaa71f9296556310f85628d6c748a06475}{TIM\_PWMIConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___i_c_init_type_def}{TIM\_ICInitTypeDef}}*\ TIM\_ICInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01077}01077\ uint32\_t\ \mbox{\hyperlink{group___t_i_m_ga6bd39ca543305ff0cd06fce0f678d94d}{TIM\_GetCapture1}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01078}01078\ uint32\_t\ \mbox{\hyperlink{group___t_i_m_ga2524cb5db14e388fb7f20c99fb3d58a5}{TIM\_GetCapture2}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01079}01079\ uint32\_t\ \mbox{\hyperlink{group___t_i_m_ga71ee9ce2c535ec0fb3fac5f9119221f7}{TIM\_GetCapture3}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01080}01080\ uint32\_t\ \mbox{\hyperlink{group___t_i_m_ga420b022cbc71ac603b5dd4922687abb1}{TIM\_GetCapture4}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01081}01081\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaf0f684dea88e222de9689d8ed0ca8805}{TIM\_SetIC1Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01082}01082\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3cc4869b5fe73271808512c89322a325}{TIM\_SetIC2Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01083}01083\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga76f906383b8132ebe00dffadb70cf7f9}{TIM\_SetIC3Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01084}01084\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga0f2c784271356d6b64b8c0da64dbdbc2}{TIM\_SetIC4Prescaler}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ICPSC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01085}01085\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01086}01086\ \textcolor{comment}{/*\ Advanced-\/control\ timers\ (TIM1\ and\ TIM8)\ specific\ features\ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01087}01087\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3df4ba3f0727f63ce621e2b2e6035d4f}{TIM\_BDTRConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ \mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\_BDTRInitTypeDef}}\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01088}01088\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaea0f49938cda8ae0738162194798afc6}{TIM\_BDTRStructInit}}(\mbox{\hyperlink{struct_t_i_m___b_d_t_r_init_type_def}{TIM\_BDTRInitTypeDef}}*\ TIM\_BDTRInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01089}01089\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga3e59ebced2ab8e0b817c460f1670e97d}{TIM\_CtrlPWMOutputs}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01090}01090\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaff2e7f9959b1b36e830df028c14accc8}{TIM\_SelectCOM}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01091}01091\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga0a935254e44312b1d78e8684a58db3c1}{TIM\_CCPreloadControl}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01092}01092\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01093}01093\ \textcolor{comment}{/*\ Interrupts,\ DMA\ and\ flags\ management\ ***************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01094}01094\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga70e3d6c09d55ee69002e154c85cd40e4}{TIM\_ITConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_IT,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01095}01095\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga38bd4ffda920dd4f7655a0a2c6100a6e}{TIM\_GenerateEvent}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_EventSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01096}01096\ FlagStatus\ \mbox{\hyperlink{group___t_i_m_ga0adcbbd5e838ec8642e7a9b80075f41f}{TIM\_GetFlagStatus}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_FLAG);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01097}01097\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga46568c7b254941dc53e785342d60baf3}{TIM\_ClearFlag}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_FLAG);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01098}01098\ ITStatus\ \mbox{\hyperlink{group___t_i_m_ga0827a0b411707304f76d33050727c24d}{TIM\_GetITStatus}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_IT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01099}01099\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga9eb1e95af71ed380f51a2c6d585cc5d6}{TIM\_ClearITPendingBit}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_IT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01100}01100\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gad7156f84c436c8ac92cd789611826d09}{TIM\_DMAConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_DMABase,\ uint16\_t\ TIM\_DMABurstLength);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01101}01101\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga24700389cfa3ea9b42234933b23f1399}{TIM\_DMACmd}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_DMASource,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01102}01102\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga5273cb65acb885fe7982827b1c6b7d75}{TIM\_SelectCCDMA}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01103}01103\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01104}01104\ \textcolor{comment}{/*\ Clocks\ management\ **********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01105}01105\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga2394f0221709c0659874f9a4184cf86e}{TIM\_InternalClockConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01106}01106\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gabef227d21d9e121e6a4ec5ab6223f5a9}{TIM\_ITRxExternalClockConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_InputTriggerSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01107}01107\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_gaf460e7d9c9969044e364130e209937fc}{TIM\_TIxExternalClockConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_TIxExternalCLKSource,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01108}01108\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ICPolarity,\ uint16\_t\ ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01109}01109\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga47c05638b93aabcd641dbc8859e1b2df}{TIM\_ETRClockMode1Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ExtTRGPrescaler,\ uint16\_t\ TIM\_ExtTRGPolarity,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01110}01110\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ ExtTRGFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01111}01111\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga0a9cbcbab32326cbbdaf4c111f59ec20}{TIM\_ETRClockMode2Config}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ExtTRGPrescaler,\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01112}01112\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_ExtTRGPolarity,\ uint16\_t\ ExtTRGFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01113}01113\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01114}01114\ \textcolor{comment}{/*\ Synchronization\ management\ *************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01115}01115\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga4252583c6ae8a73d6fc66f7e951dbc35}{TIM\_SelectInputTrigger}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_InputTriggerSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01116}01116\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga28745aaa549e2067e42c19569209e6c6}{TIM\_SelectOutputTrigger}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_TRGOSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01117}01117\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga2f19ce1d90990691cf037e419ba08003}{TIM\_SelectSlaveMode}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_SlaveMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01118}01118\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga4dcc3d11b670c381d0ff9cb7e9fd01e2}{TIM\_SelectMasterSlaveMode}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_MasterSlaveMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01119}01119\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga8bdde400b7a30f3e747fe8e4962c0abe}{TIM\_ETRConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_ExtTRGPrescaler,\ uint16\_t\ TIM\_ExtTRGPolarity,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01120}01120\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ ExtTRGFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01121}01121\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01122}01122\ \textcolor{comment}{/*\ Specific\ interface\ management\ **********************************************/}\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01123}01123\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga0fc7e76c47a3bd1ba1ebc71427832b51}{TIM\_EncoderInterfaceConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_EncoderMode,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01124}01124\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ TIM\_IC1Polarity,\ uint16\_t\ TIM\_IC2Polarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01125}01125\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga42c2d1025a3937c9d9f38631af86ffa4}{TIM\_SelectHallSensor}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ FunctionalState\ NewState);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01126}01126\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01127}01127\ \textcolor{comment}{/*\ Specific\ remapping\ management\ **********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01128}01128\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___t_i_m_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9}{TIM\_RemapConfig}}(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}*\ TIMx,\ uint16\_t\ TIM\_Remap);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01129}01129\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01130}01130\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01131}01131\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01132}01132\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01133}01133\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01134}01134\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\_\_STM32F4xx\_TIM\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01135}01135\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__tim_8h_source_l01144}01144\ \textcolor{comment}{/*******************\ (C)\ COPYRIGHT\ 2011\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
