// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Sobel_allDirections_AXIvideo2Mat_8_1080_1920_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        AXI_video_strm_TDATA,
        AXI_video_strm_TVALID,
        AXI_video_strm_TREADY,
        AXI_video_strm_TKEEP,
        AXI_video_strm_TSTRB,
        AXI_video_strm_TUSER,
        AXI_video_strm_TLAST,
        AXI_video_strm_TID,
        AXI_video_strm_TDEST,
        img_rows_V_dout,
        img_rows_V_empty_n,
        img_rows_V_read,
        img_cols_V_dout,
        img_cols_V_empty_n,
        img_cols_V_read,
        img_data_stream_V_din,
        img_data_stream_V_full_n,
        img_data_stream_V_write,
        img_rows_V_out_din,
        img_rows_V_out_full_n,
        img_rows_V_out_write,
        img_cols_V_out_din,
        img_cols_V_out_full_n,
        img_cols_V_out_write
);

parameter    ap_ST_st1_fsm_0 = 7'b1;
parameter    ap_ST_st2_fsm_1 = 7'b10;
parameter    ap_ST_st3_fsm_2 = 7'b100;
parameter    ap_ST_st4_fsm_3 = 7'b1000;
parameter    ap_ST_pp1_stg0_fsm_4 = 7'b10000;
parameter    ap_ST_pp2_stg0_fsm_5 = 7'b100000;
parameter    ap_ST_st9_fsm_6 = 7'b1000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv11_1 = 11'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] AXI_video_strm_TDATA;
input   AXI_video_strm_TVALID;
output   AXI_video_strm_TREADY;
input  [0:0] AXI_video_strm_TKEEP;
input  [0:0] AXI_video_strm_TSTRB;
input  [0:0] AXI_video_strm_TUSER;
input  [0:0] AXI_video_strm_TLAST;
input  [0:0] AXI_video_strm_TID;
input  [0:0] AXI_video_strm_TDEST;
input  [11:0] img_rows_V_dout;
input   img_rows_V_empty_n;
output   img_rows_V_read;
input  [11:0] img_cols_V_dout;
input   img_cols_V_empty_n;
output   img_cols_V_read;
output  [7:0] img_data_stream_V_din;
input   img_data_stream_V_full_n;
output   img_data_stream_V_write;
output  [11:0] img_rows_V_out_din;
input   img_rows_V_out_full_n;
output   img_rows_V_out_write;
output  [11:0] img_cols_V_out_din;
input   img_cols_V_out_full_n;
output   img_cols_V_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_rows_V_read;
reg img_cols_V_read;
reg img_data_stream_V_write;
reg img_rows_V_out_write;
reg img_cols_V_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_25;
reg   [7:0] AXI_video_strm_V_data_V_0_data_out;
wire    AXI_video_strm_V_data_V_0_vld_in;
wire    AXI_video_strm_V_data_V_0_vld_out;
reg    AXI_video_strm_V_data_V_0_ack_out;
reg   [7:0] AXI_video_strm_V_data_V_0_data_reg;
reg    AXI_video_strm_V_data_V_0_areset_d;
reg    AXI_video_strm_V_data_V_0_in_rdy;
reg    AXI_video_strm_V_data_V_0_has_vld_data_reg_i;
reg    AXI_video_strm_V_data_V_0_has_vld_data_reg;
wire    AXI_video_strm_V_keep_V_0_vld_in;
reg    AXI_video_strm_V_keep_V_0_ack_out;
reg    AXI_video_strm_V_keep_V_0_in_rdy;
reg    AXI_video_strm_V_keep_V_0_has_vld_data_reg_i;
reg    AXI_video_strm_V_keep_V_0_has_vld_data_reg;
wire    AXI_video_strm_V_strb_V_0_vld_in;
reg    AXI_video_strm_V_strb_V_0_ack_out;
reg    AXI_video_strm_V_strb_V_0_in_rdy;
reg    AXI_video_strm_V_strb_V_0_has_vld_data_reg_i;
reg    AXI_video_strm_V_strb_V_0_has_vld_data_reg;
reg   [0:0] AXI_video_strm_V_user_V_0_data_out;
wire    AXI_video_strm_V_user_V_0_vld_in;
reg    AXI_video_strm_V_user_V_0_ack_out;
reg   [0:0] AXI_video_strm_V_user_V_0_data_reg;
reg    AXI_video_strm_V_user_V_0_in_rdy;
reg    AXI_video_strm_V_user_V_0_has_vld_data_reg_i;
reg    AXI_video_strm_V_user_V_0_has_vld_data_reg;
reg   [0:0] AXI_video_strm_V_last_V_0_data_out;
wire    AXI_video_strm_V_last_V_0_vld_in;
reg    AXI_video_strm_V_last_V_0_ack_out;
reg   [0:0] AXI_video_strm_V_last_V_0_data_reg;
reg    AXI_video_strm_V_last_V_0_in_rdy;
reg    AXI_video_strm_V_last_V_0_has_vld_data_reg_i;
reg    AXI_video_strm_V_last_V_0_has_vld_data_reg;
wire    AXI_video_strm_V_id_V_0_vld_in;
reg    AXI_video_strm_V_id_V_0_ack_out;
reg    AXI_video_strm_V_id_V_0_in_rdy;
reg    AXI_video_strm_V_id_V_0_has_vld_data_reg_i;
reg    AXI_video_strm_V_id_V_0_has_vld_data_reg;
wire    AXI_video_strm_V_dest_V_0_vld_in;
reg    AXI_video_strm_V_dest_V_0_ack_out;
reg    AXI_video_strm_V_dest_V_0_in_rdy;
reg    AXI_video_strm_V_dest_V_0_has_vld_data_reg_i;
reg    AXI_video_strm_V_dest_V_0_has_vld_data_reg;
reg    AXI_video_strm_TDATA_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_284;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_4;
reg    ap_sig_291;
reg    ap_reg_ppiten_pp1_it0;
reg    ap_reg_ppiten_pp1_it1;
wire   [0:0] exitcond_i_fu_332_p2;
wire   [0:0] brmerge_i_fu_346_p2;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_5;
reg    ap_sig_311;
reg    ap_reg_ppiten_pp2_it0;
reg    ap_reg_ppiten_pp2_it1;
reg   [0:0] eol_2_i_phi_fu_250_p4;
reg    img_rows_V_blk_n;
reg    img_cols_V_blk_n;
reg    img_data_stream_V_blk_n;
reg   [0:0] exitcond_i_reg_396;
reg    img_rows_V_out_blk_n;
reg    img_cols_V_out_blk_n;
reg   [10:0] p_4_i_reg_176;
reg   [0:0] eol_i_reg_187;
reg   [0:0] eol_reg_199;
reg   [7:0] axi_data_V_1_i_reg_210;
reg   [0:0] eol_2_i_reg_247;
reg   [0:0] axi_last_V_3_i_reg_258;
reg   [7:0] axi_data_V_3_i_reg_270;
reg   [7:0] reg_282_0;
reg   [0:0] reg_282_4;
reg    ap_sig_372;
reg    ap_sig_376;
reg    ap_sig_383;
reg   [11:0] rows_V_reg_357;
reg    ap_sig_400;
reg   [11:0] cols_V_reg_362;
reg   [7:0] tmp_data_V_reg_367;
reg   [0:0] tmp_last_V_reg_375;
wire   [0:0] exitcond4_i_fu_317_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_418;
wire   [10:0] i_V_fu_322_p2;
reg   [10:0] i_V_reg_391;
wire   [10:0] j_V_fu_337_p2;
reg   [0:0] brmerge_i_reg_405;
reg   [0:0] axi_last_V1_i_reg_145;
reg    ap_sig_cseq_ST_st9_fsm_6;
reg    ap_sig_452;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_459;
reg   [7:0] axi_data_V1_i_reg_155;
reg   [10:0] p_i_reg_165;
reg   [0:0] eol_i_phi_fu_191_p4;
reg   [0:0] axi_last_V_2_i_phi_fu_226_p4;
reg   [7:0] p_Val2_s_phi_fu_238_p4;
wire   [0:0] ap_reg_phiprechg_axi_last_V_2_i_reg_221pp1_it1;
wire   [7:0] ap_reg_phiprechg_p_Val2_s_reg_234pp1_it1;
reg   [0:0] sof_1_i_fu_88;
wire   [11:0] p_cast_i_fu_313_p1;
wire   [11:0] p_4_cast_i_fu_328_p1;
wire   [0:0] tmp_user_V_fu_300_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_sig_334;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'b1;
#0 AXI_video_strm_V_data_V_0_in_rdy = 1'b0;
#0 AXI_video_strm_V_data_V_0_has_vld_data_reg = 1'b0;
#0 AXI_video_strm_V_keep_V_0_in_rdy = 1'b0;
#0 AXI_video_strm_V_keep_V_0_has_vld_data_reg = 1'b0;
#0 AXI_video_strm_V_strb_V_0_in_rdy = 1'b0;
#0 AXI_video_strm_V_strb_V_0_has_vld_data_reg = 1'b0;
#0 AXI_video_strm_V_user_V_0_in_rdy = 1'b0;
#0 AXI_video_strm_V_user_V_0_has_vld_data_reg = 1'b0;
#0 AXI_video_strm_V_last_V_0_in_rdy = 1'b0;
#0 AXI_video_strm_V_last_V_0_has_vld_data_reg = 1'b0;
#0 AXI_video_strm_V_id_V_0_in_rdy = 1'b0;
#0 AXI_video_strm_V_id_V_0_has_vld_data_reg = 1'b0;
#0 AXI_video_strm_V_dest_V_0_in_rdy = 1'b0;
#0 AXI_video_strm_V_dest_V_0_has_vld_data_reg = 1'b0;
#0 ap_reg_ppiten_pp1_it0 = 1'b0;
#0 ap_reg_ppiten_pp1_it1 = 1'b0;
#0 ap_reg_ppiten_pp2_it0 = 1'b0;
#0 ap_reg_ppiten_pp2_it1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_data_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        AXI_video_strm_V_data_V_0_has_vld_data_reg <= AXI_video_strm_V_data_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_data_V_0_in_rdy <= 1'b0;
    end else begin
        AXI_video_strm_V_data_V_0_in_rdy <= (AXI_video_strm_V_data_V_0_ack_out | ~AXI_video_strm_V_data_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_dest_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        AXI_video_strm_V_dest_V_0_has_vld_data_reg <= AXI_video_strm_V_dest_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_dest_V_0_in_rdy <= 1'b0;
    end else begin
        AXI_video_strm_V_dest_V_0_in_rdy <= (AXI_video_strm_V_dest_V_0_ack_out | ~AXI_video_strm_V_dest_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_id_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        AXI_video_strm_V_id_V_0_has_vld_data_reg <= AXI_video_strm_V_id_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_id_V_0_in_rdy <= 1'b0;
    end else begin
        AXI_video_strm_V_id_V_0_in_rdy <= (AXI_video_strm_V_id_V_0_ack_out | ~AXI_video_strm_V_id_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_keep_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        AXI_video_strm_V_keep_V_0_has_vld_data_reg <= AXI_video_strm_V_keep_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_keep_V_0_in_rdy <= 1'b0;
    end else begin
        AXI_video_strm_V_keep_V_0_in_rdy <= (AXI_video_strm_V_keep_V_0_ack_out | ~AXI_video_strm_V_keep_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_last_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        AXI_video_strm_V_last_V_0_has_vld_data_reg <= AXI_video_strm_V_last_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_last_V_0_in_rdy <= 1'b0;
    end else begin
        AXI_video_strm_V_last_V_0_in_rdy <= (AXI_video_strm_V_last_V_0_ack_out | ~AXI_video_strm_V_last_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_strb_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        AXI_video_strm_V_strb_V_0_has_vld_data_reg <= AXI_video_strm_V_strb_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_strb_V_0_in_rdy <= 1'b0;
    end else begin
        AXI_video_strm_V_strb_V_0_in_rdy <= (AXI_video_strm_V_strb_V_0_ack_out | ~AXI_video_strm_V_strb_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_user_V_0_has_vld_data_reg <= 1'b0;
    end else begin
        AXI_video_strm_V_user_V_0_has_vld_data_reg <= AXI_video_strm_V_user_V_0_has_vld_data_reg_i;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        AXI_video_strm_V_user_V_0_in_rdy <= 1'b0;
    end else begin
        AXI_video_strm_V_user_V_0_in_rdy <= (AXI_video_strm_V_user_V_0_ack_out | ~AXI_video_strm_V_user_V_0_has_vld_data_reg_i);
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond4_i_fu_317_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)) & ~(exitcond_i_fu_332_p2 == 1'b0))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond4_i_fu_317_p2))) begin
            ap_reg_ppiten_pp1_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_reg_ppiten_pp1_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond4_i_fu_317_p2))) begin
            ap_reg_ppiten_pp1_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383) & ~(1'b0 == eol_2_i_phi_fu_250_p4))) begin
            ap_reg_ppiten_pp2_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)) & ~(1'b0 == exitcond_i_reg_396))) begin
            ap_reg_ppiten_pp2_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383))) begin
            ap_reg_ppiten_pp2_it1 <= ap_reg_ppiten_pp2_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)) & ~(1'b0 == exitcond_i_reg_396))) begin
            ap_reg_ppiten_pp2_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        axi_data_V1_i_reg_155 <= tmp_data_V_reg_367;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_6)) begin
        axi_data_V1_i_reg_155 <= axi_data_V_3_i_reg_270;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond_i_reg_396) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)))) begin
        axi_data_V_1_i_reg_210 <= p_Val2_s_phi_fu_238_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond4_i_fu_317_p2))) begin
        axi_data_V_1_i_reg_210 <= axi_data_V1_i_reg_155;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)) & ~(1'b0 == exitcond_i_reg_396))) begin
        axi_data_V_3_i_reg_270 <= axi_data_V_1_i_reg_210;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it1) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383) & (1'b0 == eol_2_i_reg_247))) begin
        axi_data_V_3_i_reg_270 <= reg_282_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        axi_last_V1_i_reg_145 <= tmp_last_V_reg_375;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_6)) begin
        axi_last_V1_i_reg_145 <= axi_last_V_3_i_reg_258;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)) & ~(1'b0 == exitcond_i_reg_396))) begin
        axi_last_V_3_i_reg_258 <= eol_reg_199;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it1) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383) & (1'b0 == eol_2_i_reg_247))) begin
        axi_last_V_3_i_reg_258 <= reg_282_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)) & ~(1'b0 == exitcond_i_reg_396))) begin
        eol_2_i_reg_247 <= eol_i_reg_187;
    end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it1) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383) & (1'b0 == eol_2_i_reg_247))) begin
        eol_2_i_reg_247 <= reg_282_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond_i_reg_396) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)))) begin
        eol_i_reg_187 <= axi_last_V_2_i_phi_fu_226_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond4_i_fu_317_p2))) begin
        eol_i_reg_187 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond_i_reg_396) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)))) begin
        eol_reg_199 <= axi_last_V_2_i_phi_fu_226_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond4_i_fu_317_p2))) begin
        eol_reg_199 <= axi_last_V1_i_reg_145;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)))) begin
        p_4_i_reg_176 <= j_V_fu_337_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == exitcond4_i_fu_317_p2))) begin
        p_4_i_reg_176 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_i_reg_165 <= ap_const_lv11_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st9_fsm_6)) begin
        p_i_reg_165 <= i_V_reg_391;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)))) begin
        sof_1_i_fu_88 <= 1'b0;
    end else if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        sof_1_i_fu_88 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        AXI_video_strm_V_data_V_0_areset_d <= ap_rst;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == AXI_video_strm_V_data_V_0_vld_in) & (1'b1 == AXI_video_strm_V_data_V_0_in_rdy))) begin
        AXI_video_strm_V_data_V_0_data_reg <= AXI_video_strm_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == AXI_video_strm_V_last_V_0_vld_in) & (1'b1 == AXI_video_strm_V_last_V_0_in_rdy))) begin
        AXI_video_strm_V_last_V_0_data_reg <= AXI_video_strm_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == AXI_video_strm_V_user_V_0_vld_in) & (1'b1 == AXI_video_strm_V_user_V_0_in_rdy))) begin
        AXI_video_strm_V_user_V_0_data_reg <= AXI_video_strm_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (exitcond_i_fu_332_p2 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)))) begin
        brmerge_i_reg_405 <= brmerge_i_fu_346_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_400)) begin
        cols_V_reg_362 <= img_cols_V_dout;
        rows_V_reg_357 <= img_rows_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)))) begin
        exitcond_i_reg_396 <= exitcond_i_fu_332_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_V_reg_391 <= i_V_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & (1'b0 == brmerge_i_fu_346_p2) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376))) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == eol_2_i_phi_fu_250_p4) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383)))) begin
        reg_282_0 <= AXI_video_strm_V_data_V_0_data_out;
        reg_282_4 <= AXI_video_strm_V_last_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(AXI_video_strm_V_data_V_0_vld_out == 1'b0))) begin
        tmp_data_V_reg_367 <= AXI_video_strm_V_data_V_0_data_out;
        tmp_last_V_reg_375 <= AXI_video_strm_V_last_V_0_data_out;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & (1'b0 == brmerge_i_fu_346_p2)) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == eol_2_i_phi_fu_250_p4)))) begin
        AXI_video_strm_TDATA_blk_n = AXI_video_strm_V_data_V_0_vld_out;
    end else begin
        AXI_video_strm_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & (1'b0 == brmerge_i_fu_346_p2) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376))) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == eol_2_i_phi_fu_250_p4) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(AXI_video_strm_V_data_V_0_vld_out == 1'b0)))) begin
        AXI_video_strm_V_data_V_0_ack_out = 1'b1;
    end else begin
        AXI_video_strm_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == AXI_video_strm_V_data_V_0_has_vld_data_reg)) begin
        AXI_video_strm_V_data_V_0_data_out = AXI_video_strm_V_data_V_0_data_reg;
    end else begin
        AXI_video_strm_V_data_V_0_data_out = AXI_video_strm_TDATA;
    end
end

always @ (*) begin
    if (((1'b1 == AXI_video_strm_V_data_V_0_vld_in) & (1'b0 == AXI_video_strm_V_data_V_0_ack_out) & (1'b1 == AXI_video_strm_V_data_V_0_in_rdy))) begin
        AXI_video_strm_V_data_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == AXI_video_strm_V_data_V_0_ack_out) & (1'b1 == AXI_video_strm_V_data_V_0_has_vld_data_reg) & ((1'b0 == AXI_video_strm_V_data_V_0_vld_in) | (1'b0 == AXI_video_strm_V_data_V_0_in_rdy)))) begin
        AXI_video_strm_V_data_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        AXI_video_strm_V_data_V_0_has_vld_data_reg_i = AXI_video_strm_V_data_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & (1'b0 == brmerge_i_fu_346_p2) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376))) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == eol_2_i_phi_fu_250_p4) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(AXI_video_strm_V_data_V_0_vld_out == 1'b0)))) begin
        AXI_video_strm_V_dest_V_0_ack_out = 1'b1;
    end else begin
        AXI_video_strm_V_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == AXI_video_strm_V_dest_V_0_vld_in) & (1'b0 == AXI_video_strm_V_dest_V_0_ack_out) & (1'b1 == AXI_video_strm_V_dest_V_0_in_rdy))) begin
        AXI_video_strm_V_dest_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == AXI_video_strm_V_dest_V_0_ack_out) & (1'b1 == AXI_video_strm_V_dest_V_0_has_vld_data_reg) & ((1'b0 == AXI_video_strm_V_dest_V_0_vld_in) | (1'b0 == AXI_video_strm_V_dest_V_0_in_rdy)))) begin
        AXI_video_strm_V_dest_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        AXI_video_strm_V_dest_V_0_has_vld_data_reg_i = AXI_video_strm_V_dest_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & (1'b0 == brmerge_i_fu_346_p2) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376))) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == eol_2_i_phi_fu_250_p4) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(AXI_video_strm_V_data_V_0_vld_out == 1'b0)))) begin
        AXI_video_strm_V_id_V_0_ack_out = 1'b1;
    end else begin
        AXI_video_strm_V_id_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == AXI_video_strm_V_id_V_0_vld_in) & (1'b0 == AXI_video_strm_V_id_V_0_ack_out) & (1'b1 == AXI_video_strm_V_id_V_0_in_rdy))) begin
        AXI_video_strm_V_id_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == AXI_video_strm_V_id_V_0_ack_out) & (1'b1 == AXI_video_strm_V_id_V_0_has_vld_data_reg) & ((1'b0 == AXI_video_strm_V_id_V_0_vld_in) | (1'b0 == AXI_video_strm_V_id_V_0_in_rdy)))) begin
        AXI_video_strm_V_id_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        AXI_video_strm_V_id_V_0_has_vld_data_reg_i = AXI_video_strm_V_id_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & (1'b0 == brmerge_i_fu_346_p2) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376))) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == eol_2_i_phi_fu_250_p4) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(AXI_video_strm_V_data_V_0_vld_out == 1'b0)))) begin
        AXI_video_strm_V_keep_V_0_ack_out = 1'b1;
    end else begin
        AXI_video_strm_V_keep_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == AXI_video_strm_V_keep_V_0_vld_in) & (1'b0 == AXI_video_strm_V_keep_V_0_ack_out) & (1'b1 == AXI_video_strm_V_keep_V_0_in_rdy))) begin
        AXI_video_strm_V_keep_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == AXI_video_strm_V_keep_V_0_ack_out) & (1'b1 == AXI_video_strm_V_keep_V_0_has_vld_data_reg) & ((1'b0 == AXI_video_strm_V_keep_V_0_vld_in) | (1'b0 == AXI_video_strm_V_keep_V_0_in_rdy)))) begin
        AXI_video_strm_V_keep_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        AXI_video_strm_V_keep_V_0_has_vld_data_reg_i = AXI_video_strm_V_keep_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & (1'b0 == brmerge_i_fu_346_p2) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376))) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == eol_2_i_phi_fu_250_p4) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(AXI_video_strm_V_data_V_0_vld_out == 1'b0)))) begin
        AXI_video_strm_V_last_V_0_ack_out = 1'b1;
    end else begin
        AXI_video_strm_V_last_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == AXI_video_strm_V_last_V_0_has_vld_data_reg)) begin
        AXI_video_strm_V_last_V_0_data_out = AXI_video_strm_V_last_V_0_data_reg;
    end else begin
        AXI_video_strm_V_last_V_0_data_out = AXI_video_strm_TLAST;
    end
end

always @ (*) begin
    if (((1'b1 == AXI_video_strm_V_last_V_0_vld_in) & (1'b0 == AXI_video_strm_V_last_V_0_ack_out) & (1'b1 == AXI_video_strm_V_last_V_0_in_rdy))) begin
        AXI_video_strm_V_last_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == AXI_video_strm_V_last_V_0_ack_out) & (1'b1 == AXI_video_strm_V_last_V_0_has_vld_data_reg) & ((1'b0 == AXI_video_strm_V_last_V_0_vld_in) | (1'b0 == AXI_video_strm_V_last_V_0_in_rdy)))) begin
        AXI_video_strm_V_last_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        AXI_video_strm_V_last_V_0_has_vld_data_reg_i = AXI_video_strm_V_last_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & (1'b0 == brmerge_i_fu_346_p2) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376))) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == eol_2_i_phi_fu_250_p4) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(AXI_video_strm_V_data_V_0_vld_out == 1'b0)))) begin
        AXI_video_strm_V_strb_V_0_ack_out = 1'b1;
    end else begin
        AXI_video_strm_V_strb_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == AXI_video_strm_V_strb_V_0_vld_in) & (1'b0 == AXI_video_strm_V_strb_V_0_ack_out) & (1'b1 == AXI_video_strm_V_strb_V_0_in_rdy))) begin
        AXI_video_strm_V_strb_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == AXI_video_strm_V_strb_V_0_ack_out) & (1'b1 == AXI_video_strm_V_strb_V_0_has_vld_data_reg) & ((1'b0 == AXI_video_strm_V_strb_V_0_vld_in) | (1'b0 == AXI_video_strm_V_strb_V_0_in_rdy)))) begin
        AXI_video_strm_V_strb_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        AXI_video_strm_V_strb_V_0_has_vld_data_reg_i = AXI_video_strm_V_strb_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it0) & (exitcond_i_fu_332_p2 == 1'b0) & (1'b0 == brmerge_i_fu_346_p2) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376))) | ((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it0) & (1'b0 == eol_2_i_phi_fu_250_p4) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(AXI_video_strm_V_data_V_0_vld_out == 1'b0)))) begin
        AXI_video_strm_V_user_V_0_ack_out = 1'b1;
    end else begin
        AXI_video_strm_V_user_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == AXI_video_strm_V_user_V_0_has_vld_data_reg)) begin
        AXI_video_strm_V_user_V_0_data_out = AXI_video_strm_V_user_V_0_data_reg;
    end else begin
        AXI_video_strm_V_user_V_0_data_out = AXI_video_strm_TUSER;
    end
end

always @ (*) begin
    if (((1'b1 == AXI_video_strm_V_user_V_0_vld_in) & (1'b0 == AXI_video_strm_V_user_V_0_ack_out) & (1'b1 == AXI_video_strm_V_user_V_0_in_rdy))) begin
        AXI_video_strm_V_user_V_0_has_vld_data_reg_i = 1'b1;
    end else if (((1'b1 == AXI_video_strm_V_user_V_0_ack_out) & (1'b1 == AXI_video_strm_V_user_V_0_has_vld_data_reg) & ((1'b0 == AXI_video_strm_V_user_V_0_vld_in) | (1'b0 == AXI_video_strm_V_user_V_0_in_rdy)))) begin
        AXI_video_strm_V_user_V_0_has_vld_data_reg_i = 1'b0;
    end else begin
        AXI_video_strm_V_user_V_0_has_vld_data_reg_i = AXI_video_strm_V_user_V_0_has_vld_data_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond4_i_fu_317_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == exitcond4_i_fu_317_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_291) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_311) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_25) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_284) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_459) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_418) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_452) begin
        ap_sig_cseq_ST_st9_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_334) begin
        if (~(1'b0 == brmerge_i_reg_405)) begin
            axi_last_V_2_i_phi_fu_226_p4 = eol_reg_199;
        end else if ((1'b0 == brmerge_i_reg_405)) begin
            axi_last_V_2_i_phi_fu_226_p4 = reg_282_4;
        end else begin
            axi_last_V_2_i_phi_fu_226_p4 = ap_reg_phiprechg_axi_last_V_2_i_reg_221pp1_it1;
        end
    end else begin
        axi_last_V_2_i_phi_fu_226_p4 = ap_reg_phiprechg_axi_last_V_2_i_reg_221pp1_it1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it1) & (1'b0 == eol_2_i_reg_247))) begin
        eol_2_i_phi_fu_250_p4 = reg_282_4;
    end else begin
        eol_2_i_phi_fu_250_p4 = eol_2_i_reg_247;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond_i_reg_396))) begin
        eol_i_phi_fu_191_p4 = axi_last_V_2_i_phi_fu_226_p4;
    end else begin
        eol_i_phi_fu_191_p4 = eol_i_reg_187;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        img_cols_V_blk_n = img_cols_V_empty_n;
    end else begin
        img_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        img_cols_V_out_blk_n = img_cols_V_out_full_n;
    end else begin
        img_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_400)) begin
        img_cols_V_out_write = 1'b1;
    end else begin
        img_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_400)) begin
        img_cols_V_read = 1'b1;
    end else begin
        img_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond_i_reg_396))) begin
        img_data_stream_V_blk_n = img_data_stream_V_full_n;
    end else begin
        img_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond_i_reg_396) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)))) begin
        img_data_stream_V_write = 1'b1;
    end else begin
        img_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        img_rows_V_blk_n = img_rows_V_empty_n;
    end else begin
        img_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        img_rows_V_out_blk_n = img_rows_V_out_full_n;
    end else begin
        img_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_400)) begin
        img_rows_V_out_write = 1'b1;
    end else begin
        img_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_400)) begin
        img_rows_V_read = 1'b1;
    end else begin
        img_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_334) begin
        if (~(1'b0 == brmerge_i_reg_405)) begin
            p_Val2_s_phi_fu_238_p4 = axi_data_V_1_i_reg_210;
        end else if ((1'b0 == brmerge_i_reg_405)) begin
            p_Val2_s_phi_fu_238_p4 = reg_282_0;
        end else begin
            p_Val2_s_phi_fu_238_p4 = ap_reg_phiprechg_p_Val2_s_reg_234pp1_it1;
        end
    end else begin
        p_Val2_s_phi_fu_238_p4 = ap_reg_phiprechg_p_Val2_s_reg_234pp1_it1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_400) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((~(AXI_video_strm_V_data_V_0_vld_out == 1'b0) & (1'b0 == tmp_user_V_fu_300_p1))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(AXI_video_strm_V_data_V_0_vld_out == 1'b0) & ~(1'b0 == tmp_user_V_fu_300_p1))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == exitcond4_i_fu_317_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        end
        ap_ST_pp1_stg0_fsm_4 : begin
            if (~((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)) & ~(1'b1 == ap_reg_ppiten_pp1_it0))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end else if (((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & ~(((1'b1 == ap_reg_ppiten_pp1_it0) & ap_sig_372) | ((1'b1 == ap_reg_ppiten_pp1_it1) & ap_sig_376)) & ~(1'b1 == ap_reg_ppiten_pp1_it0))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_4;
            end
        end
        ap_ST_pp2_stg0_fsm_5 : begin
            if (~((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it1) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383) & ~(1'b1 == ap_reg_ppiten_pp2_it0))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_5;
            end else if (((1'b1 == ap_sig_cseq_ST_pp2_stg0_fsm_5) & (1'b1 == ap_reg_ppiten_pp2_it1) & ~((1'b1 == ap_reg_ppiten_pp2_it0) & ap_sig_383) & ~(1'b1 == ap_reg_ppiten_pp2_it0))) begin
                ap_NS_fsm = ap_ST_st9_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_5;
            end
        end
        ap_ST_st9_fsm_6 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AXI_video_strm_TREADY = AXI_video_strm_V_dest_V_0_in_rdy;

assign AXI_video_strm_V_data_V_0_vld_in = AXI_video_strm_TVALID;

assign AXI_video_strm_V_data_V_0_vld_out = ((AXI_video_strm_TVALID | AXI_video_strm_V_data_V_0_has_vld_data_reg) & ~AXI_video_strm_V_data_V_0_areset_d);

assign AXI_video_strm_V_dest_V_0_vld_in = AXI_video_strm_TVALID;

assign AXI_video_strm_V_id_V_0_vld_in = AXI_video_strm_TVALID;

assign AXI_video_strm_V_keep_V_0_vld_in = AXI_video_strm_TVALID;

assign AXI_video_strm_V_last_V_0_vld_in = AXI_video_strm_TVALID;

assign AXI_video_strm_V_strb_V_0_vld_in = AXI_video_strm_TVALID;

assign AXI_video_strm_V_user_V_0_vld_in = AXI_video_strm_TVALID;

assign ap_reg_phiprechg_axi_last_V_2_i_reg_221pp1_it1 = 'bx;

assign ap_reg_phiprechg_p_Val2_s_reg_234pp1_it1 = 'bx;

always @ (*) begin
    ap_sig_25 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_284 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_291 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_311 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_334 = ((1'b1 == ap_sig_cseq_ST_pp1_stg0_fsm_4) & (1'b1 == ap_reg_ppiten_pp1_it1) & (1'b0 == exitcond_i_reg_396));
end

always @ (*) begin
    ap_sig_372 = ((exitcond_i_fu_332_p2 == 1'b0) & (1'b0 == brmerge_i_fu_346_p2) & (AXI_video_strm_V_data_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_sig_376 = ((1'b0 == exitcond_i_reg_396) & (img_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_383 = ((1'b0 == eol_2_i_phi_fu_250_p4) & (AXI_video_strm_V_data_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_sig_400 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | (img_rows_V_empty_n == 1'b0) | (img_cols_V_empty_n == 1'b0) | (img_rows_V_out_full_n == 1'b0) | (img_cols_V_out_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_418 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_452 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_459 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign brmerge_i_fu_346_p2 = (sof_1_i_fu_88 | eol_i_phi_fu_191_p4);

assign exitcond4_i_fu_317_p2 = ((p_cast_i_fu_313_p1 == rows_V_reg_357) ? 1'b1 : 1'b0);

assign exitcond_i_fu_332_p2 = ((p_4_cast_i_fu_328_p1 == cols_V_reg_362) ? 1'b1 : 1'b0);

assign i_V_fu_322_p2 = (p_i_reg_165 + ap_const_lv11_1);

assign img_cols_V_out_din = img_cols_V_dout;

assign img_data_stream_V_din = p_Val2_s_phi_fu_238_p4;

assign img_rows_V_out_din = img_rows_V_dout;

assign j_V_fu_337_p2 = (p_4_i_reg_176 + ap_const_lv11_1);

assign p_4_cast_i_fu_328_p1 = p_4_i_reg_176;

assign p_cast_i_fu_313_p1 = p_i_reg_165;

assign tmp_user_V_fu_300_p1 = AXI_video_strm_V_user_V_0_data_out;

endmodule //Sobel_allDirections_AXIvideo2Mat_8_1080_1920_0_s
