module reg4 (in, load, clk, reset, out);
 parameter n=4;
 input clk, reset,load;
 input wire [n-1:0] in;

 output reg [n-1:0] out;




always @(posedge clk) begin
if (reset == 1'd0){
	out = 4'b0000;
else
	out = load ? in : out;
}
end


endmodule

