// ****************************************************************************** 
// Copyright     :  Copyright (C) 2020, Hisilicon Technologies Co. Ltd.
// File name     :  mpi_u3_link_reg_addr_define.h
// Project line  :  Platform And Key Technologies Development
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2018/9/28
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V5.1 
// History       :  xxx 2020/09/15 10:14:52 Create file
// ******************************************************************************

#ifndef __MPI_U3_LINK_REG_ADDR_DEFINE_H__
#define __MPI_U3_LINK_REG_ADDR_DEFINE_H__

/////////////////////////////////////////////
////    global parameters, begin         ////
/////////////////////////////////////////////
#define    MPI_U3_LINK_REG_BASE_ADDR                    0x38000

////             offset address for MPI_U3_LINK_REG registers
#define MPI_U3_LINK_REG_MPI_RDY_NUM_OFFSET 0x0
#define MPI_U3_LINK_REG_RDY_LAST_NUM_MASK 0xFF0000
#define MPI_U3_LINK_REG_RDY_LAST_NUM_SHIFT 16
#define MPI_U3_LINK_REG_RDY_LAST_NUM_LEN 8
#define MPI_U3_LINK_REG_RDY_LAST_NUM_RESETVAL 0x00
#define MPI_U3_LINK_REG_RDY_DELAY_NUM_MASK 0xFF
#define MPI_U3_LINK_REG_RDY_DELAY_NUM_SHIFT 0
#define MPI_U3_LINK_REG_RDY_DELAY_NUM_LEN 8
#define MPI_U3_LINK_REG_RDY_DELAY_NUM_RESETVAL 0x04

#define MPI_U3_LINK_REG_CSR_LFPS_TRANS_OK_IN_P23_OFFSET 0x100
#define MPI_U3_LINK_REG_CSR_LFPS_TRANS_OK_IN_P23_MASK 0x1
#define MPI_U3_LINK_REG_CSR_LFPS_TRANS_OK_IN_P23_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LFPS_TRANS_OK_IN_P23_LEN 1
#define MPI_U3_LINK_REG_CSR_LFPS_TRANS_OK_IN_P23_RESETVAL 0x1

#define MPI_U3_LINK_REG_CSR_WARM_RESET_TRANS_LENGTH_OFFSET 0x104
#define MPI_U3_LINK_REG_CSR_WARM_RESET_TRANS_LENGTH_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_WARM_RESET_TRANS_LENGTH_SHIFT 0
#define MPI_U3_LINK_REG_CSR_WARM_RESET_TRANS_LENGTH_LEN 8
#define MPI_U3_LINK_REG_CSR_WARM_RESET_TRANS_LENGTH_RESETVAL 0x64

#define MPI_U3_LINK_REG_CSR_RXD_PD1_OFFSET 0x108
#define MPI_U3_LINK_REG_CSR_RXD_PD1_MASK 0xF
#define MPI_U3_LINK_REG_CSR_RXD_PD1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RXD_PD1_LEN 4
#define MPI_U3_LINK_REG_CSR_RXD_PD1_RESETVAL 0x3

#define MPI_U3_LINK_REG_CSR_RXD_PD2_OFFSET 0x10C
#define MPI_U3_LINK_REG_CSR_RXD_PD2_MASK 0xF
#define MPI_U3_LINK_REG_CSR_RXD_PD2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RXD_PD2_LEN 4
#define MPI_U3_LINK_REG_CSR_RXD_PD2_RESETVAL 0x3

#define MPI_U3_LINK_REG_CSR_U2_PD2_OFFSET 0x110
#define MPI_U3_LINK_REG_CSR_U2_PD2_MASK 0xF
#define MPI_U3_LINK_REG_CSR_U2_PD2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_PD2_LEN 4
#define MPI_U3_LINK_REG_CSR_U2_PD2_RESETVAL 0x2

#define MPI_U3_LINK_REG_CSR_U3_PD2_OFFSET 0x114
#define MPI_U3_LINK_REG_CSR_U3_PD2_MASK 0xF
#define MPI_U3_LINK_REG_CSR_U3_PD2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_PD2_LEN 4
#define MPI_U3_LINK_REG_CSR_U3_PD2_RESETVAL 0x3

#define MPI_U3_LINK_REG_CSR_RXD_QUIET_TIME_OFFSET 0x118
#define MPI_U3_LINK_REG_CSR_RXD_QUIET_TIME_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_RXD_QUIET_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RXD_QUIET_TIME_LEN 10
#define MPI_U3_LINK_REG_CSR_RXD_QUIET_TIME_RESETVAL 0x03C

#define MPI_U3_LINK_REG_CSR_NO_LFPS_TRANS_WAITING_OFFSET 0x11C
#define MPI_U3_LINK_REG_CSR_NO_LFPS_TRANS_WAITING_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_NO_LFPS_TRANS_WAITING_SHIFT 0
#define MPI_U3_LINK_REG_CSR_NO_LFPS_TRANS_WAITING_LEN 10
#define MPI_U3_LINK_REG_CSR_NO_LFPS_TRANS_WAITING_RESETVAL 0x040

#define MPI_U3_LINK_REG_CSR_RXD_TIMES_OFFSET 0x120
#define MPI_U3_LINK_REG_CSR_RXD_TIMES_MASK 0xF
#define MPI_U3_LINK_REG_CSR_RXD_TIMES_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RXD_TIMES_LEN 4
#define MPI_U3_LINK_REG_CSR_RXD_TIMES_RESETVAL 0x8

#define MPI_U3_LINK_REG_CSR_WARM_RESET_VLD_LEN_OFFSET 0x124
#define MPI_U3_LINK_REG_CSR_WARM_RESET_VLD_LEN_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_WARM_RESET_VLD_LEN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_WARM_RESET_VLD_LEN_LEN 10
#define MPI_U3_LINK_REG_CSR_WARM_RESET_VLD_LEN_RESETVAL 0x015

#define MPI_U3_LINK_REG_CSR_DISABLE_CNT_OFFSET 0x128
#define MPI_U3_LINK_REG_CSR_DISABLE_CNT_MASK 0x7
#define MPI_U3_LINK_REG_CSR_DISABLE_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_DISABLE_CNT_LEN 3
#define MPI_U3_LINK_REG_CSR_DISABLE_CNT_RESETVAL 0x3

#define MPI_U3_LINK_REG_CSR_EI_QUIET_TIME_OFFSET 0x12C
#define MPI_U3_LINK_REG_CSR_EI_QUIET_TIME_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_EI_QUIET_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_EI_QUIET_TIME_LEN 5
#define MPI_U3_LINK_REG_CSR_EI_QUIET_TIME_RESETVAL 0x0C

#define MPI_U3_LINK_REG_CSR_TARGET_SPEED_OFFSET 0x130
#define MPI_U3_LINK_REG_CSR_TARGET_SPEED_MASK 0x3
#define MPI_U3_LINK_REG_CSR_TARGET_SPEED_SHIFT 0
#define MPI_U3_LINK_REG_CSR_TARGET_SPEED_LEN 2
#define MPI_U3_LINK_REG_CSR_TARGET_SPEED_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_LENGTH_OFFSET 0x134
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_LENGTH_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_LENGTH_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_LENGTH_LEN 16
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_LENGTH_RESETVAL 0x007D

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SPACE_LENGTH_OFFSET 0x138
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SPACE_LENGTH_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SPACE_LENGTH_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SPACE_LENGTH_LEN 16
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SPACE_LENGTH_RESETVAL 0x0465

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT16_OFFSET 0x13C
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT16_MASK 0x3F
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT16_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT16_LEN 6
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT16_RESETVAL 0x10

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT20_OFFSET 0x140
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT20_MASK 0x3F
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT20_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT20_LEN 6
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT20_RESETVAL 0x14

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_MIN_OFFSET 0x144
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_MIN_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_MIN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_MIN_LEN 12
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_MIN_RESETVAL 0x04C

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_MAX_OFFSET 0x148
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_MAX_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_MAX_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_MAX_LEN 12
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_BURST_MAX_RESETVAL 0x0B1

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_REPEAT_MIN_OFFSET 0x14C
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_REPEAT_MIN_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_REPEAT_MIN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_REPEAT_MIN_LEN 16
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_REPEAT_MIN_RESETVAL 0x02EE

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_REPEAT_MAX_OFFSET 0x150
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_REPEAT_MAX_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_REPEAT_MAX_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_REPEAT_MAX_LEN 16
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_REPEAT_MAX_RESETVAL 0x06D6

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET64_OFFSET 0x154
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET64_MASK 0x7F
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET64_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET64_LEN 7
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET64_RESETVAL 0x40

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET16_OFFSET 0x158
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET16_MASK 0x7F
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET16_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET16_LEN 7
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET16_RESETVAL 0x10

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET2_OFFSET 0x15C
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET2_MASK 0x7F
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET2_LEN 7
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET2_RESETVAL 0x02

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_AFTER_REV_SENT_CNT_OFFSET 0x160
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_AFTER_REV_SENT_CNT_MASK 0x7
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_AFTER_REV_SENT_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_AFTER_REV_SENT_CNT_LEN 3
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_AFTER_REV_SENT_CNT_RESETVAL 0x4

#define MPI_U3_LINK_REG_CSR_SCD_BURST_LENGTH_OFFSET 0x164
#define MPI_U3_LINK_REG_CSR_SCD_BURST_LENGTH_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_SCD_BURST_LENGTH_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_BURST_LENGTH_LEN 16
#define MPI_U3_LINK_REG_CSR_SCD_BURST_LENGTH_RESETVAL 0x007D

#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_SPACE_LENGTH_OFFSET 0x168
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_SPACE_LENGTH_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_SPACE_LENGTH_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_SPACE_LENGTH_LEN 16
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_SPACE_LENGTH_RESETVAL 0x03A9

#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_SPACE_LENGTH_OFFSET 0x16C
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_SPACE_LENGTH_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_SPACE_LENGTH_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_SPACE_LENGTH_LEN 16
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_SPACE_LENGTH_RESETVAL 0x061A

#define MPI_U3_LINK_REG_CSR_SCD_END_SPACE_LENGTH_OFFSET 0x170
#define MPI_U3_LINK_REG_CSR_SCD_END_SPACE_LENGTH_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_SCD_END_SPACE_LENGTH_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_END_SPACE_LENGTH_LEN 16
#define MPI_U3_LINK_REG_CSR_SCD_END_SPACE_LENGTH_RESETVAL 0x0EA6

#define MPI_U3_LINK_REG_CSR_SCD_BURST_MIN_OFFSET 0x174
#define MPI_U3_LINK_REG_CSR_SCD_BURST_MIN_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_SCD_BURST_MIN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_BURST_MIN_LEN 16
#define MPI_U3_LINK_REG_CSR_SCD_BURST_MIN_RESETVAL 0x004C

#define MPI_U3_LINK_REG_CSR_SCD_BURST_MAX_OFFSET 0x178
#define MPI_U3_LINK_REG_CSR_SCD_BURST_MAX_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_SCD_BURST_MAX_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_BURST_MAX_LEN 16
#define MPI_U3_LINK_REG_CSR_SCD_BURST_MAX_RESETVAL 0x00B1

#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_REPEAT_MIN_OFFSET 0x17C
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_REPEAT_MIN_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_REPEAT_MIN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_REPEAT_MIN_LEN 16
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_REPEAT_MIN_RESETVAL 0x02EE

#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_REPEAT_MAX_OFFSET 0x180
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_REPEAT_MAX_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_REPEAT_MAX_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_REPEAT_MAX_LEN 16
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC0_REPEAT_MAX_RESETVAL 0x0465

#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_REPEAT_MIN_OFFSET 0x184
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_REPEAT_MIN_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_REPEAT_MIN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_REPEAT_MIN_LEN 16
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_REPEAT_MIN_RESETVAL 0x055F

#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_REPEAT_MAX_OFFSET 0x188
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_REPEAT_MAX_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_REPEAT_MAX_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_REPEAT_MAX_LEN 16
#define MPI_U3_LINK_REG_CSR_SCD_LOGIC1_REPEAT_MAX_RESETVAL 0x06D6

#define MPI_U3_LINK_REG_CSR_PL_2_RXEQ_GEN_OFFSET 0x18C
#define MPI_U3_LINK_REG_CSR_PL_2_RXEQ_GEN_MASK 0x1
#define MPI_U3_LINK_REG_CSR_PL_2_RXEQ_GEN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PL_2_RXEQ_GEN_LEN 1
#define MPI_U3_LINK_REG_CSR_PL_2_RXEQ_GEN_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_LFPS_ABSENCE_LENGTH_OFFSET 0x190
#define MPI_U3_LINK_REG_CSR_LFPS_ABSENCE_LENGTH_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_LFPS_ABSENCE_LENGTH_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LFPS_ABSENCE_LENGTH_LEN 8
#define MPI_U3_LINK_REG_CSR_LFPS_ABSENCE_LENGTH_RESETVAL 0x3D

#define MPI_U3_LINK_REG_CSR_SCD_AFTER_REV_SENT_CNT_OFFSET 0x194
#define MPI_U3_LINK_REG_CSR_SCD_AFTER_REV_SENT_CNT_MASK 0x3
#define MPI_U3_LINK_REG_CSR_SCD_AFTER_REV_SENT_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD_AFTER_REV_SENT_CNT_LEN 2
#define MPI_U3_LINK_REG_CSR_SCD_AFTER_REV_SENT_CNT_RESETVAL 0x2

#define MPI_U3_LINK_REG_CSR_LBPM_PWM_LENGTH_GEN1_OFFSET 0x198
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_LENGTH_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_LENGTH_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_LENGTH_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_LENGTH_GEN1_RESETVAL 0x113

#define MPI_U3_LINK_REG_CSR_LBPM_PWM_LENGTH_GEN2_OFFSET 0x19C
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_LENGTH_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_LENGTH_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_LENGTH_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_LENGTH_GEN2_RESETVAL 0x2AF

#define MPI_U3_LINK_REG_CSR_LPBM_PWM_BURST0_LENGTH_GEN1_OFFSET 0x1A0
#define MPI_U3_LINK_REG_CSR_LPBM_PWM_BURST0_LENGTH_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LPBM_PWM_BURST0_LENGTH_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LPBM_PWM_BURST0_LENGTH_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LPBM_PWM_BURST0_LENGTH_GEN1_RESETVAL 0x051

#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST0_LENGTH_GEN2_OFFSET 0x1A4
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST0_LENGTH_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST0_LENGTH_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST0_LENGTH_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST0_LENGTH_GEN2_RESETVAL 0x0CB

#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST1_LENGTH_GEN1_OFFSET 0x1A8
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST1_LENGTH_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST1_LENGTH_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST1_LENGTH_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST1_LENGTH_GEN1_RESETVAL 0x0C2

#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST1_LENGTH_GEN2_OFFSET 0x1AC
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST1_LENGTH_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST1_LENGTH_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST1_LENGTH_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_BURST1_LENGTH_GEN2_RESETVAL 0x1E4

#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MIN_GEN1_OFFSET 0x1B0
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MIN_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MIN_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MIN_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MIN_GEN1_RESETVAL 0x0FA

#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MIN_GEN2_OFFSET 0x1B4
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MIN_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MIN_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MIN_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MIN_GEN2_RESETVAL 0x271

#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MAX_GEN1_OFFSET 0x1B8
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MAX_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MAX_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MAX_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MAX_GEN1_RESETVAL 0x12C

#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MAX_GEN2_OFFSET 0x1BC
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MAX_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MAX_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MAX_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_PWM_MAX_GEN2_RESETVAL 0x2EE

#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MIN_GEN1_OFFSET 0x1C0
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MIN_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MIN_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MIN_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MIN_GEN1_RESETVAL 0x039

#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MIN_GEN2_OFFSET 0x1C4
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MIN_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MIN_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MIN_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MIN_GEN2_RESETVAL 0x08D

#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MAX_GEN1_OFFSET 0x1C8
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MAX_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MAX_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MAX_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MAX_GEN1_RESETVAL 0x06A

#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MAX_GEN2_OFFSET 0x1CC
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MAX_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MAX_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MAX_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_BURST0_MAX_GEN2_RESETVAL 0x10A

#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MIN_GEN1_OFFSET 0x1D0
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MIN_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MIN_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MIN_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MIN_GEN1_RESETVAL 0x0A1

#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MIN_GEN2_OFFSET 0x1D4
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MIN_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MIN_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MIN_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MIN_GEN2_RESETVAL 0x191

#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MAX_GEN1_OFFSET 0x1D8
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MAX_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MAX_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MAX_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MAX_GEN1_RESETVAL 0x0E7

#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MAX_GEN2_OFFSET 0x1DC
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MAX_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MAX_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MAX_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_BURST1_MAX_GEN2_RESETVAL 0x242

#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MIN_GEN1_OFFSET 0x1E0
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MIN_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MIN_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MIN_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MIN_GEN1_RESETVAL 0x0FA

#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MIN_GEN2_OFFSET 0x1E4
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MIN_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MIN_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MIN_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MIN_GEN2_RESETVAL 0x271

#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MAX_GEN1_OFFSET 0x1E8
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MAX_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MAX_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MAX_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MAX_GEN1_RESETVAL 0x12C

#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MAX_GEN2_OFFSET 0x1EC
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MAX_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MAX_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MAX_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LBPM_REPEAT_MAX_GEN2_RESETVAL 0x2EE

#define MPI_U3_LINK_REG_CSR_POLL_PM_TIME_OFFSET 0x1F0
#define MPI_U3_LINK_REG_CSR_POLL_PM_TIME_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_POLL_PM_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_PM_TIME_LEN 5
#define MPI_U3_LINK_REG_CSR_POLL_PM_TIME_RESETVAL 0x0C

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_TIME_OFFSET 0x1F4
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_TIME_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_TIME_LEN 10
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_TIME_RESETVAL 0x168

#define MPI_U3_LINK_REG_CSR_LBPM_SENT_AFTER_REV_OFFSET 0x1F8
#define MPI_U3_LINK_REG_CSR_LBPM_SENT_AFTER_REV_MASK 0x7
#define MPI_U3_LINK_REG_CSR_LBPM_SENT_AFTER_REV_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_SENT_AFTER_REV_LEN 3
#define MPI_U3_LINK_REG_CSR_LBPM_SENT_AFTER_REV_RESETVAL 0x4

#define MPI_U3_LINK_REG_CSR_RXEQ_CNT_GEN1_OFFSET 0x1FC
#define MPI_U3_LINK_REG_CSR_RXEQ_CNT_GEN1_MASK 0xFFFFF
#define MPI_U3_LINK_REG_CSR_RXEQ_CNT_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RXEQ_CNT_GEN1_LEN 20
#define MPI_U3_LINK_REG_CSR_RXEQ_CNT_GEN1_RESETVAL 0x10000

#define MPI_U3_LINK_REG_CSR_RXEQ_CNT_GEN2_OFFSET 0x200
#define MPI_U3_LINK_REG_CSR_RXEQ_CNT_GEN2_MASK 0xFFFFF
#define MPI_U3_LINK_REG_CSR_RXEQ_CNT_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RXEQ_CNT_GEN2_LEN 20
#define MPI_U3_LINK_REG_CSR_RXEQ_CNT_GEN2_RESETVAL 0x80000

#define MPI_U3_LINK_REG_CSR_POLL_CONFIG_TS2_SENT_OFFSET 0x204
#define MPI_U3_LINK_REG_CSR_POLL_CONFIG_TS2_SENT_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_POLL_CONFIG_TS2_SENT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_CONFIG_TS2_SENT_LEN 5
#define MPI_U3_LINK_REG_CSR_POLL_CONFIG_TS2_SENT_RESETVAL 0x10

#define MPI_U3_LINK_REG_CSR_LPBK_EXIT_TIMEOUT_OFFSET 0x208
#define MPI_U3_LINK_REG_CSR_LPBK_EXIT_TIMEOUT_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_LPBK_EXIT_TIMEOUT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LPBK_EXIT_TIMEOUT_LEN 12
#define MPI_U3_LINK_REG_CSR_LPBK_EXIT_TIMEOUT_RESETVAL 0x7D1

#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_MASTER_EXIT_VLD_LEN_GEN1_OFFSET 0x20C
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_MASTER_EXIT_VLD_LEN_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_MASTER_EXIT_VLD_LEN_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_MASTER_EXIT_VLD_LEN_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_MASTER_EXIT_VLD_LEN_GEN1_RESETVAL 0x025

#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_MASTER_EXIT_VLD_LEN_GEN2_OFFSET 0x210
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_MASTER_EXIT_VLD_LEN_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_MASTER_EXIT_VLD_LEN_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_MASTER_EXIT_VLD_LEN_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_MASTER_EXIT_VLD_LEN_GEN2_RESETVAL 0x05E

#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_SLAVE_EXIT_VLD_LEN_GEN1_OFFSET 0x214
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_SLAVE_EXIT_VLD_LEN_GEN1_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_SLAVE_EXIT_VLD_LEN_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_SLAVE_EXIT_VLD_LEN_GEN1_LEN 10
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_SLAVE_EXIT_VLD_LEN_GEN1_RESETVAL 0x025

#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_SLAVE_EXIT_VLD_LEN_GEN2_OFFSET 0x218
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_SLAVE_EXIT_VLD_LEN_GEN2_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_SLAVE_EXIT_VLD_LEN_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_SLAVE_EXIT_VLD_LEN_GEN2_LEN 10
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_SLAVE_EXIT_VLD_LEN_GEN2_RESETVAL 0x05E

#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_EXIT_LEN_OFFSET 0x21C
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_EXIT_LEN_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_EXIT_LEN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_EXIT_LEN_LEN 12
#define MPI_U3_LINK_REG_CSR_LPBK_LFPS_EXIT_LEN_RESETVAL 0x051

#define MPI_U3_LINK_REG_CSR_CP_LFPS_BURST_LEN_OFFSET 0x220
#define MPI_U3_LINK_REG_CSR_CP_LFPS_BURST_LEN_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_CP_LFPS_BURST_LEN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_CP_LFPS_BURST_LEN_LEN 16
#define MPI_U3_LINK_REG_CSR_CP_LFPS_BURST_LEN_RESETVAL 0x007D

#define MPI_U3_LINK_REG_CSR_CP_LFPS_SPACE_LEN_OFFSET 0x224
#define MPI_U3_LINK_REG_CSR_CP_LFPS_SPACE_LEN_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_CP_LFPS_SPACE_LEN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_CP_LFPS_SPACE_LEN_LEN 16
#define MPI_U3_LINK_REG_CSR_CP_LFPS_SPACE_LEN_RESETVAL 0x0465

#define MPI_U3_LINK_REG_CSR_CP_LFPS_TIMER_PRECISION_OFFSET 0x228
#define MPI_U3_LINK_REG_CSR_CP_LFPS_SPACE_PRECISION_MASK 0xC
#define MPI_U3_LINK_REG_CSR_CP_LFPS_SPACE_PRECISION_SHIFT 2
#define MPI_U3_LINK_REG_CSR_CP_LFPS_SPACE_PRECISION_LEN 2
#define MPI_U3_LINK_REG_CSR_CP_LFPS_SPACE_PRECISION_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_CP_LFPS_BURST_PRECISION_MASK 0x3
#define MPI_U3_LINK_REG_CSR_CP_LFPS_BURST_PRECISION_SHIFT 0
#define MPI_U3_LINK_REG_CSR_CP_LFPS_BURST_PRECISION_LEN 2
#define MPI_U3_LINK_REG_CSR_CP_LFPS_BURST_PRECISION_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_PING_BURST_MIN_GEN1_OFFSET 0x22C
#define MPI_U3_LINK_REG_CSR_PING_BURST_MIN_GEN1_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_PING_BURST_MIN_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PING_BURST_MIN_GEN1_LEN 8
#define MPI_U3_LINK_REG_CSR_PING_BURST_MIN_GEN1_RESETVAL 0x05

#define MPI_U3_LINK_REG_CSR_PING_BURST_MIN_GEN2_OFFSET 0x230
#define MPI_U3_LINK_REG_CSR_PING_BURST_MIN_GEN2_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_PING_BURST_MIN_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PING_BURST_MIN_GEN2_LEN 8
#define MPI_U3_LINK_REG_CSR_PING_BURST_MIN_GEN2_RESETVAL 0x0D

#define MPI_U3_LINK_REG_CSR_PING_BURST_MAX_GEN1_OFFSET 0x234
#define MPI_U3_LINK_REG_CSR_PING_BURST_MAX_GEN1_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_PING_BURST_MAX_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PING_BURST_MAX_GEN1_LEN 8
#define MPI_U3_LINK_REG_CSR_PING_BURST_MAX_GEN1_RESETVAL 0x19

#define MPI_U3_LINK_REG_CSR_PING_BURST_MAX_GEN2_OFFSET 0x238
#define MPI_U3_LINK_REG_CSR_PING_BURST_MAX_GEN2_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_PING_BURST_MAX_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PING_BURST_MAX_GEN2_LEN 8
#define MPI_U3_LINK_REG_CSR_PING_BURST_MAX_GEN2_RESETVAL 0x3F

#define MPI_U3_LINK_REG_CSR_POLL_PA_TIME_OFFSET 0x23C
#define MPI_U3_LINK_REG_CSR_POLL_PA_TIME_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_POLL_PA_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_PA_TIME_LEN 5
#define MPI_U3_LINK_REG_CSR_POLL_PA_TIME_RESETVAL 0x0C

#define MPI_U3_LINK_REG_CSR_POLL_PCF_TIME_OFFSET 0x240
#define MPI_U3_LINK_REG_CSR_POLL_PCF_TIME_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_POLL_PCF_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_PCF_TIME_LEN 5
#define MPI_U3_LINK_REG_CSR_POLL_PCF_TIME_RESETVAL 0x0C

#define MPI_U3_LINK_REG_CSR_POLL_PI_TIME_OFFSET 0x244
#define MPI_U3_LINK_REG_CSR_POLL_PI_TIME_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_POLL_PI_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_PI_TIME_LEN 12
#define MPI_U3_LINK_REG_CSR_POLL_PI_TIME_RESETVAL 0x7D0

#define MPI_U3_LINK_REG_CSR_RECOV_ACTIVE_TIME_OFFSET 0x248
#define MPI_U3_LINK_REG_CSR_RECOV_ACTIVE_TIME_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_RECOV_ACTIVE_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RECOV_ACTIVE_TIME_LEN 5
#define MPI_U3_LINK_REG_CSR_RECOV_ACTIVE_TIME_RESETVAL 0x0C

#define MPI_U3_LINK_REG_CSR_RECOV_CONFIG_TIME_OFFSET 0x24C
#define MPI_U3_LINK_REG_CSR_RECOV_CONFIG_TIME_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_RECOV_CONFIG_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RECOV_CONFIG_TIME_LEN 5
#define MPI_U3_LINK_REG_CSR_RECOV_CONFIG_TIME_RESETVAL 0x06

#define MPI_U3_LINK_REG_CSR_RECOV_IDLE_TIME_OFFSET 0x250
#define MPI_U3_LINK_REG_CSR_RECOV_IDLE_TIME_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_RECOV_IDLE_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RECOV_IDLE_TIME_LEN 12
#define MPI_U3_LINK_REG_CSR_RECOV_IDLE_TIME_RESETVAL 0x7D0

#define MPI_U3_LINK_REG_CSR_TS2_RESET_ASSERT_CNT_OFFSET 0x254
#define MPI_U3_LINK_REG_CSR_TS2_RESET_ASSERT_CNT_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_TS2_RESET_ASSERT_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_TS2_RESET_ASSERT_CNT_LEN 5
#define MPI_U3_LINK_REG_CSR_TS2_RESET_ASSERT_CNT_RESETVAL 0x10

#define MPI_U3_LINK_REG_CSR_TS2_RESET_DEASSERT_CNT_OFFSET 0x258
#define MPI_U3_LINK_REG_CSR_TS2_RESET_DEASSERT_CNT_MASK 0xF
#define MPI_U3_LINK_REG_CSR_TS2_RESET_DEASSERT_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_TS2_RESET_DEASSERT_CNT_LEN 4
#define MPI_U3_LINK_REG_CSR_TS2_RESET_DEASSERT_CNT_RESETVAL 0x4

#define MPI_U3_LINK_REG_CSR_POLL_IDLE_SENT_OFFSET 0x25C
#define MPI_U3_LINK_REG_CSR_POLL_IDLE_SENT_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_POLL_IDLE_SENT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_IDLE_SENT_LEN 5
#define MPI_U3_LINK_REG_CSR_POLL_IDLE_SENT_RESETVAL 0x01

#define MPI_U3_LINK_REG_CSR_RECOV_IDLE_SENT_OFFSET 0x260
#define MPI_U3_LINK_REG_CSR_RECOV_IDLE_SENT_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_RECOV_IDLE_SENT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RECOV_IDLE_SENT_LEN 5
#define MPI_U3_LINK_REG_CSR_RECOV_IDLE_SENT_RESETVAL 0x01

#define MPI_U3_LINK_REG_CSR_HR_IDLE_SENT_OFFSET 0x264
#define MPI_U3_LINK_REG_CSR_HR_IDLE_SENT_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_HR_IDLE_SENT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_HR_IDLE_SENT_LEN 5
#define MPI_U3_LINK_REG_CSR_HR_IDLE_SENT_RESETVAL 0x01

#define MPI_U3_LINK_REG_CSR_RECOV_CONFIG_TS2_SENT_OFFSET 0x268
#define MPI_U3_LINK_REG_CSR_RECOV_CONFIG_TS2_SENT_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_RECOV_CONFIG_TS2_SENT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RECOV_CONFIG_TS2_SENT_LEN 5
#define MPI_U3_LINK_REG_CSR_RECOV_CONFIG_TS2_SENT_RESETVAL 0x10

#define MPI_U3_LINK_REG_CSR_CP_PAT_SEL_OFFSET 0x26C
#define MPI_U3_LINK_REG_CSR_CP_PAT_SEL_MASK 0x1
#define MPI_U3_LINK_REG_CSR_CP_PAT_SEL_SHIFT 0
#define MPI_U3_LINK_REG_CSR_CP_PAT_SEL_LEN 1
#define MPI_U3_LINK_REG_CSR_CP_PAT_SEL_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_CP_PAT_OFFSET 0x270
#define MPI_U3_LINK_REG_CSR_CP_PAT_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_CP_PAT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_CP_PAT_LEN 5
#define MPI_U3_LINK_REG_CSR_CP_PAT_RESETVAL 0x00

#define MPI_U3_LINK_REG_CSR_CP_PAT_SW_CTRL_OFFSET 0x274
#define MPI_U3_LINK_REG_CSR_CP_PAT_SW_CTRL_MASK 0x1
#define MPI_U3_LINK_REG_CSR_CP_PAT_SW_CTRL_SHIFT 0
#define MPI_U3_LINK_REG_CSR_CP_PAT_SW_CTRL_LEN 1
#define MPI_U3_LINK_REG_CSR_CP_PAT_SW_CTRL_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_CP_PAT_SW_OFFSET 0x278
#define MPI_U3_LINK_REG_CSR_CP_PAT_SW_MASK 0x1
#define MPI_U3_LINK_REG_CSR_CP_PAT_SW_SHIFT 0
#define MPI_U3_LINK_REG_CSR_CP_PAT_SW_LEN 1
#define MPI_U3_LINK_REG_CSR_CP_PAT_SW_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_AUX_OFFSET 0x27C
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_AUX_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_AUX_SHIFT 0
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_AUX_LEN 8
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_AUX_RESETVAL 0x0C

#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_GEN2_OFFSET 0x280
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_GEN2_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_GEN2_LEN 8
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_GEN2_RESETVAL 0x5E

#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_GEN1_OFFSET 0x284
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_GEN1_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_GEN1_LEN 8
#define MPI_U3_LINK_REG_CSR_UX_EXIT_DET_LFPS_GEN1_RESETVAL 0x26

#define MPI_U3_LINK_REG_CSR_PM_LC_TIME_GEN2_OFFSET 0x288
#define MPI_U3_LINK_REG_CSR_PM_LC_TIME_GEN2_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_PM_LC_TIME_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PM_LC_TIME_GEN2_LEN 12
#define MPI_U3_LINK_REG_CSR_PM_LC_TIME_GEN2_RESETVAL 0x4E2

#define MPI_U3_LINK_REG_CSR_PM_LC_TIME_GEN1_OFFSET 0x28C
#define MPI_U3_LINK_REG_CSR_PM_LC_TIME_GEN1_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_PM_LC_TIME_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PM_LC_TIME_GEN1_LEN 12
#define MPI_U3_LINK_REG_CSR_PM_LC_TIME_GEN1_RESETVAL 0x1F4

#define MPI_U3_LINK_REG_CSR_PM_ENTRY_TIME_GEN2_OFFSET 0x290
#define MPI_U3_LINK_REG_CSR_PM_ENTRY_TIME_GEN2_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_PM_ENTRY_TIME_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PM_ENTRY_TIME_GEN2_LEN 16
#define MPI_U3_LINK_REG_CSR_PM_ENTRY_TIME_GEN2_RESETVAL 0x09C4

#define MPI_U3_LINK_REG_CSR_PM_ENTRY_TIME_GEN1_OFFSET 0x294
#define MPI_U3_LINK_REG_CSR_PM_ENTRY_TIME_GEN1_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_PM_ENTRY_TIME_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PM_ENTRY_TIME_GEN1_LEN 16
#define MPI_U3_LINK_REG_CSR_PM_ENTRY_TIME_GEN1_RESETVAL 0x03E8

#define MPI_U3_LINK_REG_CSR_U3_ENTRY_TIMES_OFFSET 0x298
#define MPI_U3_LINK_REG_CSR_U3_ENTRY_TIMES_MASK 0xF
#define MPI_U3_LINK_REG_CSR_U3_ENTRY_TIMES_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_ENTRY_TIMES_LEN 4
#define MPI_U3_LINK_REG_CSR_U3_ENTRY_TIMES_RESETVAL 0x2

#define MPI_U3_LINK_REG_CSR_PEND_RECOV_TIMES_OFFSET 0x29C
#define MPI_U3_LINK_REG_CSR_PEND_RECOV_TIMES_MASK 0xF
#define MPI_U3_LINK_REG_CSR_PEND_RECOV_TIMES_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PEND_RECOV_TIMES_LEN 4
#define MPI_U3_LINK_REG_CSR_PEND_RECOV_TIMES_RESETVAL 0x4

#define MPI_U3_LINK_REG_CSR_U1_EXIT_T13_T11_GEN1_OFFSET 0x2A0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T13_T11_GEN1_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T13_T11_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T13_T11_GEN1_LEN 12
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T13_T11_GEN1_RESETVAL 0x07D

#define MPI_U3_LINK_REG_CSR_U1_EXIT_T13_T11_GEN2_OFFSET 0x2A4
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T13_T11_GEN2_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T13_T11_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T13_T11_GEN2_LEN 12
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T13_T11_GEN2_RESETVAL 0x139

#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T11_GEN1_OFFSET 0x2A8
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T11_GEN1_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T11_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T11_GEN1_LEN 12
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T11_GEN1_RESETVAL 0x026

#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T11_GEN2_OFFSET 0x2AC
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T11_GEN2_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T11_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T11_GEN2_LEN 12
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T11_GEN2_RESETVAL 0x05E

#define MPI_U3_LINK_REG_CSR_U1_EXIT_NORESP_TIME_OFFSET 0x2B0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_NORESP_TIME_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U1_EXIT_NORESP_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_NORESP_TIME_LEN 12
#define MPI_U3_LINK_REG_CSR_U1_EXIT_NORESP_TIME_RESETVAL 0x7D1

#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T10_GEN1_OFFSET 0x2B4
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T10_GEN1_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T10_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T10_GEN1_LEN 12
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T10_GEN1_RESETVAL 0x071

#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T10_GEN2_OFFSET 0x2B8
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T10_GEN2_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T10_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T10_GEN2_LEN 12
#define MPI_U3_LINK_REG_CSR_U1_EXIT_T12_T10_GEN2_RESETVAL 0x119

#define MPI_U3_LINK_REG_CSR_U1_EXIT_TX_TRANS_AFTER_REV_GEN1_OFFSET 0x2BC
#define MPI_U3_LINK_REG_CSR_U1_EXIT_TX_TRANS_AFTER_REV_GEN1_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U1_EXIT_TX_TRANS_AFTER_REV_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_TX_TRANS_AFTER_REV_GEN1_LEN 12
#define MPI_U3_LINK_REG_CSR_U1_EXIT_TX_TRANS_AFTER_REV_GEN1_RESETVAL 0x026

#define MPI_U3_LINK_REG_CSR_U1_EXIT_TX_TRANS_AFTER_REV_GEN2_OFFSET 0x2C0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_TX_TRANS_AFTER_REV_GEN2_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U1_EXIT_TX_TRANS_AFTER_REV_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U1_EXIT_TX_TRANS_AFTER_REV_GEN2_LEN 12
#define MPI_U3_LINK_REG_CSR_U1_EXIT_TX_TRANS_AFTER_REV_GEN2_RESETVAL 0x05E

#define MPI_U3_LINK_REG_CSR_U2_EXIT_T13_T11_GEN1_OFFSET 0x2C4
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T13_T11_GEN1_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T13_T11_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T13_T11_GEN1_LEN 16
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T13_T11_GEN1_RESETVAL 0x30D4

#define MPI_U3_LINK_REG_CSR_U2_EXIT_T13_T11_GEN2_OFFSET 0x2C8
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T13_T11_GEN2_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T13_T11_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T13_T11_GEN2_LEN 16
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T13_T11_GEN2_RESETVAL 0x7A44

#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T11_GEN1_OFFSET 0x2CC
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T11_GEN1_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T11_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T11_GEN1_LEN 12
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T11_GEN1_RESETVAL 0x026

#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T11_GEN2_OFFSET 0x2D0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T11_GEN2_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T11_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T11_GEN2_LEN 12
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T11_GEN2_RESETVAL 0x05E

#define MPI_U3_LINK_REG_CSR_U2_EXIT_NORESP_TIME_OFFSET 0x2D4
#define MPI_U3_LINK_REG_CSR_U2_EXIT_NORESP_TIME_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U2_EXIT_NORESP_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_NORESP_TIME_LEN 12
#define MPI_U3_LINK_REG_CSR_U2_EXIT_NORESP_TIME_RESETVAL 0x7D1

#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T10_GEN1_OFFSET 0x2D8
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T10_GEN1_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T10_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T10_GEN1_LEN 16
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T10_GEN1_RESETVAL 0x30D4

#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T10_GEN2_OFFSET 0x2DC
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T10_GEN2_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T10_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T10_GEN2_LEN 16
#define MPI_U3_LINK_REG_CSR_U2_EXIT_T12_T10_GEN2_RESETVAL 0x7A44

#define MPI_U3_LINK_REG_CSR_U2_EXIT_TX_TRANS_AFTER_REV_GEN1_OFFSET 0x2E0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_TX_TRANS_AFTER_REV_GEN1_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U2_EXIT_TX_TRANS_AFTER_REV_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_TX_TRANS_AFTER_REV_GEN1_LEN 12
#define MPI_U3_LINK_REG_CSR_U2_EXIT_TX_TRANS_AFTER_REV_GEN1_RESETVAL 0x026

#define MPI_U3_LINK_REG_CSR_U2_EXIT_TX_TRANS_AFTER_REV_GEN2_OFFSET 0x2E4
#define MPI_U3_LINK_REG_CSR_U2_EXIT_TX_TRANS_AFTER_REV_GEN2_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U2_EXIT_TX_TRANS_AFTER_REV_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_EXIT_TX_TRANS_AFTER_REV_GEN2_LEN 12
#define MPI_U3_LINK_REG_CSR_U2_EXIT_TX_TRANS_AFTER_REV_GEN2_RESETVAL 0x05E

#define MPI_U3_LINK_REG_CSR_U3_EXIT_T13_T11_GEN1_OFFSET 0x2E8
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T13_T11_GEN1_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T13_T11_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T13_T11_GEN1_LEN 16
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T13_T11_GEN1_RESETVAL 0x30D4

#define MPI_U3_LINK_REG_CSR_U3_EXIT_T13_T11_GEN2_OFFSET 0x2EC
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T13_T11_GEN2_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T13_T11_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T13_T11_GEN2_LEN 16
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T13_T11_GEN2_RESETVAL 0x7A44

#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T11_GEN1_OFFSET 0x2F0
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T11_GEN1_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T11_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T11_GEN1_LEN 12
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T11_GEN1_RESETVAL 0x026

#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T11_GEN2_OFFSET 0x2F4
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T11_GEN2_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T11_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T11_GEN2_LEN 12
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T11_GEN2_RESETVAL 0x05E

#define MPI_U3_LINK_REG_CSR_U3_EXIT_NORESP_TIME_OFFSET 0x2F8
#define MPI_U3_LINK_REG_CSR_U3_EXIT_NORESP_TIME_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_U3_EXIT_NORESP_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_EXIT_NORESP_TIME_LEN 16
#define MPI_U3_LINK_REG_CSR_U3_EXIT_NORESP_TIME_RESETVAL 0x2711

#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T10_GEN1_OFFSET 0x2FC
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T10_GEN1_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T10_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T10_GEN1_LEN 16
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T10_GEN1_RESETVAL 0x30D4

#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T10_GEN2_OFFSET 0x300
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T10_GEN2_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T10_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T10_GEN2_LEN 16
#define MPI_U3_LINK_REG_CSR_U3_EXIT_T12_T10_GEN2_RESETVAL 0x7A44

#define MPI_U3_LINK_REG_CSR_U3_EXIT_TX_TRANS_AFTER_REV_GEN1_OFFSET 0x304
#define MPI_U3_LINK_REG_CSR_U3_EXIT_TX_TRANS_AFTER_REV_GEN1_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U3_EXIT_TX_TRANS_AFTER_REV_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_EXIT_TX_TRANS_AFTER_REV_GEN1_LEN 12
#define MPI_U3_LINK_REG_CSR_U3_EXIT_TX_TRANS_AFTER_REV_GEN1_RESETVAL 0x026

#define MPI_U3_LINK_REG_CSR_U3_EXIT_TX_TRANS_AFTER_REV_GEN2_OFFSET 0x308
#define MPI_U3_LINK_REG_CSR_U3_EXIT_TX_TRANS_AFTER_REV_GEN2_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_U3_EXIT_TX_TRANS_AFTER_REV_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_EXIT_TX_TRANS_AFTER_REV_GEN2_LEN 12
#define MPI_U3_LINK_REG_CSR_U3_EXIT_TX_TRANS_AFTER_REV_GEN2_RESETVAL 0x05E

#define MPI_U3_LINK_REG_CSR_DISSCRAM_SEL_OFFSET 0x30C
#define MPI_U3_LINK_REG_CSR_DISSCRAM_SEL_MASK 0x1
#define MPI_U3_LINK_REG_CSR_DISSCRAM_SEL_SHIFT 0
#define MPI_U3_LINK_REG_CSR_DISSCRAM_SEL_LEN 1
#define MPI_U3_LINK_REG_CSR_DISSCRAM_SEL_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_DISSCRAM_SEL_TX_OFFSET 0x310
#define MPI_U3_LINK_REG_CSR_DISSCRAM_SEL_TX_MASK 0x1
#define MPI_U3_LINK_REG_CSR_DISSCRAM_SEL_TX_SHIFT 0
#define MPI_U3_LINK_REG_CSR_DISSCRAM_SEL_TX_LEN 1
#define MPI_U3_LINK_REG_CSR_DISSCRAM_SEL_TX_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_U1_PING_TIME_OFFSET 0x314
#define MPI_U3_LINK_REG_CSR_U1_PING_TIME_MASK 0x3FF
#define MPI_U3_LINK_REG_CSR_U1_PING_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U1_PING_TIME_LEN 10
#define MPI_U3_LINK_REG_CSR_U1_PING_TIME_RESETVAL 0x12B

#define MPI_U3_LINK_REG_CSR_U2_RXD_TIME_OFFSET 0x318
#define MPI_U3_LINK_REG_CSR_U2_RXD_TIME_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_U2_RXD_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U2_RXD_TIME_LEN 8
#define MPI_U3_LINK_REG_CSR_U2_RXD_TIME_RESETVAL 0x64

#define MPI_U3_LINK_REG_CSR_U3_RXD_TIME_OFFSET 0x31C
#define MPI_U3_LINK_REG_CSR_U3_RXD_TIME_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_U3_RXD_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_RXD_TIME_LEN 8
#define MPI_U3_LINK_REG_CSR_U3_RXD_TIME_RESETVAL 0x64

#define MPI_U3_LINK_REG_CSR_UX_EXIT_TMR_OFFSET 0x320
#define MPI_U3_LINK_REG_CSR_UX_EXIT_TMR_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_UX_EXIT_TMR_SHIFT 0
#define MPI_U3_LINK_REG_CSR_UX_EXIT_TMR_LEN 16
#define MPI_U3_LINK_REG_CSR_UX_EXIT_TMR_RESETVAL 0x1771

#define MPI_U3_LINK_REG_CSR_PING_LFPS_BURST_GEN1_OFFSET 0x324
#define MPI_U3_LINK_REG_CSR_PING_LFPS_BURST_GEN1_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_PING_LFPS_BURST_GEN1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PING_LFPS_BURST_GEN1_LEN 8
#define MPI_U3_LINK_REG_CSR_PING_LFPS_BURST_GEN1_RESETVAL 0x0D

#define MPI_U3_LINK_REG_CSR_PING_LFPS_BURST_GEN2_OFFSET 0x328
#define MPI_U3_LINK_REG_CSR_PING_LFPS_BURST_GEN2_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_PING_LFPS_BURST_GEN2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PING_LFPS_BURST_GEN2_LEN 8
#define MPI_U3_LINK_REG_CSR_PING_LFPS_BURST_GEN2_RESETVAL 0x1F

#define MPI_U3_LINK_REG_CSR_PING_LFPS_SPACE_OFFSET 0x32C
#define MPI_U3_LINK_REG_CSR_PING_LFPS_SPACE_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_PING_LFPS_SPACE_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PING_LFPS_SPACE_LEN 8
#define MPI_U3_LINK_REG_CSR_PING_LFPS_SPACE_RESETVAL 0xC8

#define MPI_U3_LINK_REG_CSR_PHY_RST_LEN_OFFSET 0x330
#define MPI_U3_LINK_REG_CSR_PHY_RST_LEN_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_PHY_RST_LEN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PHY_RST_LEN_LEN 5
#define MPI_U3_LINK_REG_CSR_PHY_RST_LEN_RESETVAL 0x1F

#define MPI_U3_LINK_REG_CSR_LCM_DONE_DELAY_CYCLE_OFFSET 0x334
#define MPI_U3_LINK_REG_CSR_LCM_DONE_DELAY_CYCLE_MASK 0xF
#define MPI_U3_LINK_REG_CSR_LCM_DONE_DELAY_CYCLE_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LCM_DONE_DELAY_CYCLE_LEN 4
#define MPI_U3_LINK_REG_CSR_LCM_DONE_DELAY_CYCLE_RESETVAL 0xA

#define MPI_U3_LINK_REG_CSR_HR_ACTIVE_TIME_OFFSET 0x338
#define MPI_U3_LINK_REG_CSR_HR_ACTIVE_TIME_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_HR_ACTIVE_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_HR_ACTIVE_TIME_LEN 5
#define MPI_U3_LINK_REG_CSR_HR_ACTIVE_TIME_RESETVAL 0x0C

#define MPI_U3_LINK_REG_CSR_HR_EXIT_TIME_OFFSET 0x33C
#define MPI_U3_LINK_REG_CSR_HR_EXIT_TIME_MASK 0xFFF
#define MPI_U3_LINK_REG_CSR_HR_EXIT_TIME_SHIFT 0
#define MPI_U3_LINK_REG_CSR_HR_EXIT_TIME_LEN 12
#define MPI_U3_LINK_REG_CSR_HR_EXIT_TIME_RESETVAL 0x7D0

#define MPI_U3_LINK_REG_CSR_SCD12_SENT4_OFFSET 0x340
#define MPI_U3_LINK_REG_CSR_SCD12_SENT4_MASK 0x7
#define MPI_U3_LINK_REG_CSR_SCD12_SENT4_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD12_SENT4_LEN 3
#define MPI_U3_LINK_REG_CSR_SCD12_SENT4_RESETVAL 0x4

#define MPI_U3_LINK_REG_CSR_CPOLLING_TIMEOUT_OFFSET 0x344
#define MPI_U3_LINK_REG_CSR_CPOLLING_TIMEOUT_MASK 0x7
#define MPI_U3_LINK_REG_CSR_CPOLLING_TIMEOUT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_CPOLLING_TIMEOUT_LEN 3
#define MPI_U3_LINK_REG_CSR_CPOLLING_TIMEOUT_RESETVAL 0x2

#define MPI_U3_LINK_REG_CSR_POLLING_SUCESS_CONDITION_OFFSET 0x348
#define MPI_U3_LINK_REG_CSR_POLLING_SUCC_CONDITION_MASK 0x1
#define MPI_U3_LINK_REG_CSR_POLLING_SUCC_CONDITION_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLLING_SUCC_CONDITION_LEN 1
#define MPI_U3_LINK_REG_CSR_POLLING_SUCC_CONDITION_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_U3PHY_RST_DONE_OFFSET 0x34C
#define MPI_U3_LINK_REG_CSR_U3PHY_RST_DONE_TIME_MASK 0x1FFFE
#define MPI_U3_LINK_REG_CSR_U3PHY_RST_DONE_TIME_SHIFT 1
#define MPI_U3_LINK_REG_CSR_U3PHY_RST_DONE_TIME_LEN 16
#define MPI_U3_LINK_REG_CSR_U3PHY_RST_DONE_TIME_RESETVAL 0x03E9
#define MPI_U3_LINK_REG_CSR_U3PHY_RST_DONE_MODE_MASK 0x1
#define MPI_U3_LINK_REG_CSR_U3PHY_RST_DONE_MODE_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3PHY_RST_DONE_MODE_LEN 1
#define MPI_U3_LINK_REG_CSR_U3PHY_RST_DONE_MODE_RESETVAL 0x1

#define MPI_U3_LINK_REG_LTSSM_INT_SET_OFFSET 0x350
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_INT_SET_MASK 0x1
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_INT_SET_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_INT_SET_LEN 1
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_INT_SET_RESETVAL 0x0

#define MPI_U3_LINK_REG_LTSSM_INT_EN_OFFSET 0x354
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_INT_EN_MASK 0x1
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_INT_EN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_INT_EN_LEN 1
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_INT_EN_RESETVAL 0x0

#define MPI_U3_LINK_REG_LTSSM_INT_OFFSET 0x358
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_MASK 0x1
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_LEN 1
#define MPI_U3_LINK_REG_CSR_U3_PHY_STATUS_TIMEOUT_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_PHY_STATUS_TIMER_OFFSET 0x35C
#define MPI_U3_LINK_REG_CSR_PHY_STATUS_TIMER_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_PHY_STATUS_TIMER_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PHY_STATUS_TIMER_LEN 8
#define MPI_U3_LINK_REG_CSR_PHY_STATUS_TIMER_RESETVAL 0x0B

#define MPI_U3_LINK_REG_CSR_U3_LINK_ERR_COUNT_OFFSET 0x360
#define MPI_U3_LINK_REG_CSR_U3_LINK_ERROR_COUNT_CLR_MASK 0x10000
#define MPI_U3_LINK_REG_CSR_U3_LINK_ERROR_COUNT_CLR_SHIFT 16
#define MPI_U3_LINK_REG_CSR_U3_LINK_ERROR_COUNT_CLR_LEN 1
#define MPI_U3_LINK_REG_CSR_U3_LINK_ERROR_COUNT_CLR_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_U3_LINK_ERROR_COUNT_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_U3_LINK_ERROR_COUNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_LINK_ERROR_COUNT_LEN 16
#define MPI_U3_LINK_REG_CSR_U3_LINK_ERROR_COUNT_RESETVAL 0x0000

#define MPI_U3_LINK_REG_CSR_U3_LINK_PIPE_RST_SEL_OFFSET 0x364
#define MPI_U3_LINK_REG_CSR_U3_LINK_PIPE_RST_SEL_MASK 0x1
#define MPI_U3_LINK_REG_CSR_U3_LINK_PIPE_RST_SEL_SHIFT 0
#define MPI_U3_LINK_REG_CSR_U3_LINK_PIPE_RST_SEL_LEN 1
#define MPI_U3_LINK_REG_CSR_U3_LINK_PIPE_RST_SEL_RESETVAL 0x1

#define MPI_U3_LINK_REG_CSR_LPBK_TEST_OFFSET 0x368
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_RATE_MASK 0xC
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_RATE_SHIFT 2
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_RATE_LEN 2
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_RATE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_LTSSM_KEEP_MASK 0x2
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_LTSSM_KEEP_SHIFT 1
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_LTSSM_KEEP_LEN 1
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_LTSSM_KEEP_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_MODE_MASK 0x1
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_MODE_SHIFT 0
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_MODE_LEN 1
#define MPI_U3_LINK_REG_CSR_INTERNAL_LPBK_MODE_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_PHY_INIT_VAL_OFFSET 0x36C
#define MPI_U3_LINK_REG_CSR_PHY_TYPE_MASK 0x4
#define MPI_U3_LINK_REG_CSR_PHY_TYPE_SHIFT 2
#define MPI_U3_LINK_REG_CSR_PHY_TYPE_LEN 1
#define MPI_U3_LINK_REG_CSR_PHY_TYPE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PIPE_INIT_RATE_MASK 0x3
#define MPI_U3_LINK_REG_CSR_PIPE_INIT_RATE_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PIPE_INIT_RATE_LEN 2
#define MPI_U3_LINK_REG_CSR_PIPE_INIT_RATE_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_LBPM_DET_CONDITION_OFFSET 0x370
#define MPI_U3_LINK_REG_CSR_LBPM_RATE_CHG_CONDITION_MASK 0x2
#define MPI_U3_LINK_REG_CSR_LBPM_RATE_CHG_CONDITION_SHIFT 1
#define MPI_U3_LINK_REG_CSR_LBPM_RATE_CHG_CONDITION_LEN 1
#define MPI_U3_LINK_REG_CSR_LBPM_RATE_CHG_CONDITION_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LBPM_DET_CONDITION_MASK 0x1
#define MPI_U3_LINK_REG_CSR_LBPM_DET_CONDITION_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LBPM_DET_CONDITION_LEN 1
#define MPI_U3_LINK_REG_CSR_LBPM_DET_CONDITION_RESETVAL 0x1

#define MPI_U3_LINK_REG_CSR_FUNC_RESV_OFFSET 0x374
#define MPI_U3_LINK_REG_CSR_FUNC_RESV_MASK 0xFFFFFFFE
#define MPI_U3_LINK_REG_CSR_FUNC_RESV_SHIFT 1
#define MPI_U3_LINK_REG_CSR_FUNC_RESV_LEN 31
#define MPI_U3_LINK_REG_CSR_FUNC_RESV_RESETVAL 0x00000000
#define MPI_U3_LINK_REG_CSR_LPBK_DIRT_RESULT_SEL_MASK 0x1
#define MPI_U3_LINK_REG_CSR_LPBK_DIRT_RESULT_SEL_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LPBK_DIRT_RESULT_SEL_LEN 1
#define MPI_U3_LINK_REG_CSR_LPBK_DIRT_RESULT_SEL_RESETVAL 0x0

#define MPI_U3_LINK_REG_G1_TXDEEEMPH_OFFSET 0x400
#define MPI_U3_LINK_REG_G1_CSR_TXDEEMPH_MASK 0x3FFFF
#define MPI_U3_LINK_REG_G1_CSR_TXDEEMPH_SHIFT 0
#define MPI_U3_LINK_REG_G1_CSR_TXDEEMPH_LEN 18
#define MPI_U3_LINK_REG_G1_CSR_TXDEEMPH_RESETVAL 0x00001

#define MPI_U3_LINK_REG_G2_TXDEEEMPH0_OFFSET 0x404
#define MPI_U3_LINK_REG_G2_CSR_TXDEEMPH_MASK 0x3FFFF
#define MPI_U3_LINK_REG_G2_CSR_TXDEEMPH_SHIFT 0
#define MPI_U3_LINK_REG_G2_CSR_TXDEEMPH_LEN 18
#define MPI_U3_LINK_REG_G2_CSR_TXDEEMPH_RESETVAL 0x034C2

#define MPI_U3_LINK_REG_G2_TXDEEEMPH1_OFFSET 0x408
#define MPI_U3_LINK_REG_G2_CSR1_TXDEEMPH_MASK 0x3FFFF
#define MPI_U3_LINK_REG_G2_CSR1_TXDEEMPH_SHIFT 0
#define MPI_U3_LINK_REG_G2_CSR1_TXDEEMPH_LEN 18
#define MPI_U3_LINK_REG_G2_CSR1_TXDEEMPH_RESETVAL 0x00582

#define MPI_U3_LINK_REG_G2_TXDEEEMPH2_OFFSET 0x40C
#define MPI_U3_LINK_REG_G2_CSR2_TXDEEMPH_MASK 0x3FFFF
#define MPI_U3_LINK_REG_G2_CSR2_TXDEEMPH_SHIFT 0
#define MPI_U3_LINK_REG_G2_CSR2_TXDEEMPH_LEN 18
#define MPI_U3_LINK_REG_G2_CSR2_TXDEEMPH_RESETVAL 0x03540

#define MPI_U3_LINK_REG_G2_TXDEEEMPH3_OFFSET 0x410
#define MPI_U3_LINK_REG_G2_CSR3_TXDEEMPH_MASK 0x3FFFF
#define MPI_U3_LINK_REG_G2_CSR3_TXDEEMPH_SHIFT 0
#define MPI_U3_LINK_REG_G2_CSR3_TXDEEMPH_LEN 18
#define MPI_U3_LINK_REG_G2_CSR3_TXDEEMPH_RESETVAL 0x00600

#define MPI_U3_LINK_REG_ITP_DELAY_OFFSET 0x414
#define MPI_U3_LINK_REG_CSR_ITP_DELAY_MASK 0x1FFF
#define MPI_U3_LINK_REG_CSR_ITP_DELAY_SHIFT 0
#define MPI_U3_LINK_REG_CSR_ITP_DELAY_LEN 13
#define MPI_U3_LINK_REG_CSR_ITP_DELAY_RESETVAL 0x0000

#define MPI_U3_LINK_REG_ITP_WINDOW_OFFSET 0x418
#define MPI_U3_LINK_REG_CSR_ITP_TS_WINDOW_MASK 0x1FFF
#define MPI_U3_LINK_REG_CSR_ITP_TS_WINDOW_SHIFT 0
#define MPI_U3_LINK_REG_CSR_ITP_TS_WINDOW_LEN 13
#define MPI_U3_LINK_REG_CSR_ITP_TS_WINDOW_RESETVAL 0x01F4

#define MPI_U3_LINK_REG_LDM_DELAY_OFFSET 0x41C
#define MPI_U3_LINK_REG_CSR_LDM_RESPONSE_DELAY_MASK 0x1FFF
#define MPI_U3_LINK_REG_CSR_LDM_RESPONSE_DELAY_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LDM_RESPONSE_DELAY_LEN 13
#define MPI_U3_LINK_REG_CSR_LDM_RESPONSE_DELAY_RESETVAL 0x1D4B

#define MPI_U3_LINK_REG_PHYCTRL_CSR_OFFSET 0x420
#define MPI_U3_LINK_REG_CSR_EBUFFER_MODE_MASK 0x10
#define MPI_U3_LINK_REG_CSR_EBUFFER_MODE_SHIFT 4
#define MPI_U3_LINK_REG_CSR_EBUFFER_MODE_LEN 1
#define MPI_U3_LINK_REG_CSR_EBUFFER_MODE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_TXSWING_MASK 0x8
#define MPI_U3_LINK_REG_CSR_TXSWING_SHIFT 3
#define MPI_U3_LINK_REG_CSR_TXSWING_LEN 1
#define MPI_U3_LINK_REG_CSR_TXSWING_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_TXMARGIN_MASK 0x7
#define MPI_U3_LINK_REG_CSR_TXMARGIN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_TXMARGIN_LEN 3
#define MPI_U3_LINK_REG_CSR_TXMARGIN_RESETVAL 0x0

#define MPI_U3_LINK_REG_LDM_COMP_OFFSET 0x424
#define MPI_U3_LINK_REG_CSR_LDM_COMP_MASK 0x1FF
#define MPI_U3_LINK_REG_CSR_LDM_COMP_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LDM_COMP_LEN 9
#define MPI_U3_LINK_REG_CSR_LDM_COMP_RESETVAL 0x001

#define MPI_U3_LINK_REG_LUP_CNT_OFFSET 0x428
#define MPI_U3_LINK_REG_LUP_TIMER_MASK 0xF0
#define MPI_U3_LINK_REG_LUP_TIMER_SHIFT 4
#define MPI_U3_LINK_REG_LUP_TIMER_LEN 4
#define MPI_U3_LINK_REG_LUP_TIMER_RESETVAL 0x0
#define MPI_U3_LINK_REG_LUP_CNT_MASK 0xF
#define MPI_U3_LINK_REG_LUP_CNT_SHIFT 0
#define MPI_U3_LINK_REG_LUP_CNT_LEN 4
#define MPI_U3_LINK_REG_LUP_CNT_RESETVAL 0xA

#define MPI_U3_LINK_REG_CP12_CTRL_OFFSET 0x42C
#define MPI_U3_LINK_REG_CP12_INIT_EN_MASK 0x80000
#define MPI_U3_LINK_REG_CP12_INIT_EN_SHIFT 19
#define MPI_U3_LINK_REG_CP12_INIT_EN_LEN 1
#define MPI_U3_LINK_REG_CP12_INIT_EN_RESETVAL 0x0
#define MPI_U3_LINK_REG_CP12_BIT_INV_MASK 0x40000
#define MPI_U3_LINK_REG_CP12_BIT_INV_SHIFT 18
#define MPI_U3_LINK_REG_CP12_BIT_INV_LEN 1
#define MPI_U3_LINK_REG_CP12_BIT_INV_RESETVAL 0x0
#define MPI_U3_LINK_REG_CP12_SIG_ERR_INS_EN_MASK 0x20000
#define MPI_U3_LINK_REG_CP12_SIG_ERR_INS_EN_SHIFT 17
#define MPI_U3_LINK_REG_CP12_SIG_ERR_INS_EN_LEN 1
#define MPI_U3_LINK_REG_CP12_SIG_ERR_INS_EN_RESETVAL 0x0
#define MPI_U3_LINK_REG_CP12_SIG_ERR_INS_NUM_MASK 0x1F000
#define MPI_U3_LINK_REG_CP12_SIG_ERR_INS_NUM_SHIFT 12
#define MPI_U3_LINK_REG_CP12_SIG_ERR_INS_NUM_LEN 5
#define MPI_U3_LINK_REG_CP12_SIG_ERR_INS_NUM_RESETVAL 0x00
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_EN_MASK 0x800
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_EN_SHIFT 11
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_EN_LEN 1
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_EN_RESETVAL 0x0
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_M_MASK 0x7C0
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_M_SHIFT 6
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_M_LEN 5
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_M_RESETVAL 0x00
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_N_MASK 0x3E
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_N_SHIFT 1
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_N_LEN 5
#define MPI_U3_LINK_REG_CP12_CON_ERR_INS_N_RESETVAL 0x00
#define MPI_U3_LINK_REG_CP12_HIGH_FIRST_MASK 0x1
#define MPI_U3_LINK_REG_CP12_HIGH_FIRST_SHIFT 0
#define MPI_U3_LINK_REG_CP12_HIGH_FIRST_LEN 1
#define MPI_U3_LINK_REG_CP12_HIGH_FIRST_RESETVAL 0x1

#define MPI_U3_LINK_REG_CP12_INIT_DATA_OFFSET 0x430
#define MPI_U3_LINK_REG_CP12_INIT_DATA_MASK 0x7FFF
#define MPI_U3_LINK_REG_CP12_INIT_DATA_SHIFT 0
#define MPI_U3_LINK_REG_CP12_INIT_DATA_LEN 15
#define MPI_U3_LINK_REG_CP12_INIT_DATA_RESETVAL 0x7FFF

#define MPI_U3_LINK_REG_POLARITY_NUM_OFFSET 0x480
#define MPI_U3_LINK_REG_CSR_RX_G2_POLARITY_NUM_MASK 0x3F00
#define MPI_U3_LINK_REG_CSR_RX_G2_POLARITY_NUM_SHIFT 8
#define MPI_U3_LINK_REG_CSR_RX_G2_POLARITY_NUM_LEN 6
#define MPI_U3_LINK_REG_CSR_RX_G2_POLARITY_NUM_RESETVAL 0x06
#define MPI_U3_LINK_REG_CSR_RX_G1_POLARITY_NUM_MASK 0x3F
#define MPI_U3_LINK_REG_CSR_RX_G1_POLARITY_NUM_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_G1_POLARITY_NUM_LEN 6
#define MPI_U3_LINK_REG_CSR_RX_G1_POLARITY_NUM_RESETVAL 0x20

#define MPI_U3_LINK_REG_POL_REC_TS_OS_NUM_OFFSET 0x484
#define MPI_U3_LINK_REG_CSR_RX_REC_IDLE_NUM_MASK 0xF000000
#define MPI_U3_LINK_REG_CSR_RX_REC_IDLE_NUM_SHIFT 24
#define MPI_U3_LINK_REG_CSR_RX_REC_IDLE_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_REC_IDLE_NUM_RESETVAL 0x8
#define MPI_U3_LINK_REG_CSR_RX_REC_CFG_TS_NUM_MASK 0xF00000
#define MPI_U3_LINK_REG_CSR_RX_REC_CFG_TS_NUM_SHIFT 20
#define MPI_U3_LINK_REG_CSR_RX_REC_CFG_TS_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_REC_CFG_TS_NUM_RESETVAL 0x8
#define MPI_U3_LINK_REG_CSR_RX_REC_ACT_TS_NUM_MASK 0xF0000
#define MPI_U3_LINK_REG_CSR_RX_REC_ACT_TS_NUM_SHIFT 16
#define MPI_U3_LINK_REG_CSR_RX_REC_ACT_TS_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_REC_ACT_TS_NUM_RESETVAL 0x8
#define MPI_U3_LINK_REG_CSR_RX_POL_IDLE_NUM_MASK 0xF00
#define MPI_U3_LINK_REG_CSR_RX_POL_IDLE_NUM_SHIFT 8
#define MPI_U3_LINK_REG_CSR_RX_POL_IDLE_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_POL_IDLE_NUM_RESETVAL 0x8
#define MPI_U3_LINK_REG_CSR_RX_POL_CFG_TS_NUM_MASK 0xF0
#define MPI_U3_LINK_REG_CSR_RX_POL_CFG_TS_NUM_SHIFT 4
#define MPI_U3_LINK_REG_CSR_RX_POL_CFG_TS_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_POL_CFG_TS_NUM_RESETVAL 0x8
#define MPI_U3_LINK_REG_CSR_RX_POL_ACT_TS_NUM_MASK 0xF
#define MPI_U3_LINK_REG_CSR_RX_POL_ACT_TS_NUM_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_POL_ACT_TS_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_POL_ACT_TS_NUM_RESETVAL 0x8

#define MPI_U3_LINK_REG_HRST_TS_OS_NUM_OFFSET 0x488
#define MPI_U3_LINK_REG_CSR_RX_HRST_IDLE_NUM_MASK 0xF00
#define MPI_U3_LINK_REG_CSR_RX_HRST_IDLE_NUM_SHIFT 8
#define MPI_U3_LINK_REG_CSR_RX_HRST_IDLE_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_HRST_IDLE_NUM_RESETVAL 0x8
#define MPI_U3_LINK_REG_CSR_RX_HRST_DEAST_TS_NUM_MASK 0xF0
#define MPI_U3_LINK_REG_CSR_RX_HRST_DEAST_TS_NUM_SHIFT 4
#define MPI_U3_LINK_REG_CSR_RX_HRST_DEAST_TS_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_HRST_DEAST_TS_NUM_RESETVAL 0x2
#define MPI_U3_LINK_REG_CSR_RX_HRST_AST_TS_NUM_MASK 0xF
#define MPI_U3_LINK_REG_CSR_RX_HRST_AST_TS_NUM_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_HRST_AST_TS_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_HRST_AST_TS_NUM_RESETVAL 0x2

#define MPI_U3_LINK_REG_LINK_RX_TIMEOUT_VALUE_OFFSET 0x48C
#define MPI_U3_LINK_REG_U0_RECOVERY_TIMER_V_MASK 0x7FF0000
#define MPI_U3_LINK_REG_U0_RECOVERY_TIMER_V_SHIFT 16
#define MPI_U3_LINK_REG_U0_RECOVERY_TIMER_V_LEN 11
#define MPI_U3_LINK_REG_U0_RECOVERY_TIMER_V_RESETVAL 0x3E8
#define MPI_U3_LINK_REG_T2_CREDIT_HP_TIMER_V_MASK 0xF000
#define MPI_U3_LINK_REG_T2_CREDIT_HP_TIMER_V_SHIFT 12
#define MPI_U3_LINK_REG_T2_CREDIT_HP_TIMER_V_LEN 4
#define MPI_U3_LINK_REG_T2_CREDIT_HP_TIMER_V_RESETVAL 0x5
#define MPI_U3_LINK_REG_T1_CREDIT_HP_TIMER_V_MASK 0xF00
#define MPI_U3_LINK_REG_T1_CREDIT_HP_TIMER_V_SHIFT 8
#define MPI_U3_LINK_REG_T1_CREDIT_HP_TIMER_V_LEN 4
#define MPI_U3_LINK_REG_T1_CREDIT_HP_TIMER_V_RESETVAL 0x5
#define MPI_U3_LINK_REG_PENDING_HP_TIMER_V_MASK 0x1F
#define MPI_U3_LINK_REG_PENDING_HP_TIMER_V_SHIFT 0
#define MPI_U3_LINK_REG_PENDING_HP_TIMER_V_LEN 5
#define MPI_U3_LINK_REG_PENDING_HP_TIMER_V_RESETVAL 0x0A

#define MPI_U3_LINK_REG_LINK_RX_PLFIFO_CTRL_OFFSET 0x490
#define MPI_U3_LINK_REG_CSR_RX_PLFIFO_3DLY_CTRL_MASK 0x1
#define MPI_U3_LINK_REG_CSR_RX_PLFIFO_3DLY_CTRL_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_PLFIFO_3DLY_CTRL_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_PLFIFO_3DLY_CTRL_RESETVAL 0x1

#define MPI_U3_LINK_REG_CSR_DFX_STATE_CFG_OFFSET 0x500
#define MPI_U3_LINK_REG_CSR_DFX_STATE_CLR_MASK 0x2
#define MPI_U3_LINK_REG_CSR_DFX_STATE_CLR_SHIFT 1
#define MPI_U3_LINK_REG_CSR_DFX_STATE_CLR_LEN 1
#define MPI_U3_LINK_REG_CSR_DFX_STATE_CLR_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_DFX_STATE_WR_EN_MASK 0x1
#define MPI_U3_LINK_REG_CSR_DFX_STATE_WR_EN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_DFX_STATE_WR_EN_LEN 1
#define MPI_U3_LINK_REG_CSR_DFX_STATE_WR_EN_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG0_OFFSET 0x504
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG0_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG0_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG0_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG0_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG1_OFFSET 0x508
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG1_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG1_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG1_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG1_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG2_OFFSET 0x50C
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG2_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG2_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG2_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG2_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG3_OFFSET 0x510
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG3_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG3_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG3_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG3_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG4_OFFSET 0x514
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG4_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG4_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG4_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG4_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG5_OFFSET 0x518
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG5_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG5_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG5_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG5_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG6_OFFSET 0x51C
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG6_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG6_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG6_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG6_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG7_OFFSET 0x520
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG7_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG7_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG7_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG7_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG8_OFFSET 0x524
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG8_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG8_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG8_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG8_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG9_OFFSET 0x528
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG9_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG9_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG9_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG9_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG10_OFFSET 0x52C
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG10_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG10_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG10_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG10_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG11_OFFSET 0x530
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG11_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG11_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG11_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG11_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG12_OFFSET 0x534
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG12_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG12_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG12_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG12_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG13_OFFSET 0x538
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG13_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG13_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG13_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG13_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG14_OFFSET 0x53C
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG14_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG14_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG14_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG14_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG15_OFFSET 0x540
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG15_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG15_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG15_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG15_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG16_OFFSET 0x544
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG16_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG16_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG16_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG16_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG17_OFFSET 0x548
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG17_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG17_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG17_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG17_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG18_OFFSET 0x54C
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG18_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG18_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG18_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG18_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG19_OFFSET 0x550
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG19_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG19_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG19_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG19_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG20_OFFSET 0x554
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG20_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG20_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG20_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG20_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG21_OFFSET 0x558
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG21_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG21_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG21_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG21_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG22_OFFSET 0x55C
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG22_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG22_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG22_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG22_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG23_OFFSET 0x560
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG23_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG23_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG23_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG23_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG24_OFFSET 0x564
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG24_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG24_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG24_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG24_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG25_OFFSET 0x568
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG25_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG25_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG25_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG25_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG26_OFFSET 0x56C
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG26_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG26_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG26_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG26_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG27_OFFSET 0x570
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG27_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG27_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG27_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG27_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG28_OFFSET 0x574
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG28_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG28_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG28_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG28_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG29_OFFSET 0x578
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG29_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG29_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG29_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG29_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG30_OFFSET 0x57C
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG30_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG30_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG30_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG30_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG31_OFFSET 0x580
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG31_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG31_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG31_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG31_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG32_OFFSET 0x584
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG32_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG32_SHIFT 0
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG32_LEN 32
#define MPI_U3_LINK_REG_CSR_STATE_DFX_REG32_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_RECOV_RESET_OFFSET 0x588
#define MPI_U3_LINK_REG_CSR_LTSSM_RESET_TIMES_MASK 0xFFFE0000
#define MPI_U3_LINK_REG_CSR_LTSSM_RESET_TIMES_SHIFT 17
#define MPI_U3_LINK_REG_CSR_LTSSM_RESET_TIMES_LEN 15
#define MPI_U3_LINK_REG_CSR_LTSSM_RESET_TIMES_RESETVAL 0x0000
#define MPI_U3_LINK_REG_CSR_CLEAR_LTSSM_RESET_TIMES_MASK 0x10000
#define MPI_U3_LINK_REG_CSR_CLEAR_LTSSM_RESET_TIMES_SHIFT 16
#define MPI_U3_LINK_REG_CSR_CLEAR_LTSSM_RESET_TIMES_LEN 1
#define MPI_U3_LINK_REG_CSR_CLEAR_LTSSM_RESET_TIMES_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LTSSM_RECOV_TIMES_MASK 0xFFFE
#define MPI_U3_LINK_REG_CSR_LTSSM_RECOV_TIMES_SHIFT 1
#define MPI_U3_LINK_REG_CSR_LTSSM_RECOV_TIMES_LEN 15
#define MPI_U3_LINK_REG_CSR_LTSSM_RECOV_TIMES_RESETVAL 0x0000
#define MPI_U3_LINK_REG_CSR_CLEAR_LTSSM_RECOV_TIMES_MASK 0x1
#define MPI_U3_LINK_REG_CSR_CLEAR_LTSSM_RECOV_TIMES_SHIFT 0
#define MPI_U3_LINK_REG_CSR_CLEAR_LTSSM_RECOV_TIMES_LEN 1
#define MPI_U3_LINK_REG_CSR_CLEAR_LTSSM_RECOV_TIMES_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_RX_DET_CONFIG_OFFSET 0x58C
#define MPI_U3_LINK_REG_CSR_RX_DET_DELAY_CNT_MASK 0x1FFFE
#define MPI_U3_LINK_REG_CSR_RX_DET_DELAY_CNT_SHIFT 1
#define MPI_U3_LINK_REG_CSR_RX_DET_DELAY_CNT_LEN 16
#define MPI_U3_LINK_REG_CSR_RX_DET_DELAY_CNT_RESETVAL 0x0000
#define MPI_U3_LINK_REG_CSR_RX_DET_DELAY_SEL_MASK 0x1
#define MPI_U3_LINK_REG_CSR_RX_DET_DELAY_SEL_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_DET_DELAY_SEL_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_DET_DELAY_SEL_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_FORCE_CP_MODE_OFFSET 0x590
#define MPI_U3_LINK_REG_CSR_HOVERING_LTSSM_STATE_MASK 0x1FC
#define MPI_U3_LINK_REG_CSR_HOVERING_LTSSM_STATE_SHIFT 2
#define MPI_U3_LINK_REG_CSR_HOVERING_LTSSM_STATE_LEN 7
#define MPI_U3_LINK_REG_CSR_HOVERING_LTSSM_STATE_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_HOVERING_STATE_SEL_MASK 0x2
#define MPI_U3_LINK_REG_CSR_HOVERING_STATE_SEL_SHIFT 1
#define MPI_U3_LINK_REG_CSR_HOVERING_STATE_SEL_LEN 1
#define MPI_U3_LINK_REG_CSR_HOVERING_STATE_SEL_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_FORCE_CP_MODE_MASK 0x1
#define MPI_U3_LINK_REG_CSR_FORCE_CP_MODE_SHIFT 0
#define MPI_U3_LINK_REG_CSR_FORCE_CP_MODE_LEN 1
#define MPI_U3_LINK_REG_CSR_FORCE_CP_MODE_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_LTSSM_SHARE_DEBUG_REG_OFFSET 0x594
#define MPI_U3_LINK_REG_CSR_LINK_HAS_ENTER_U0_MASK 0x8000000
#define MPI_U3_LINK_REG_CSR_LINK_HAS_ENTER_U0_SHIFT 27
#define MPI_U3_LINK_REG_CSR_LINK_HAS_ENTER_U0_LEN 1
#define MPI_U3_LINK_REG_CSR_LINK_HAS_ENTER_U0_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PHY_CURR_STATE_MASK 0x7C00000
#define MPI_U3_LINK_REG_CSR_PHY_CURR_STATE_SHIFT 22
#define MPI_U3_LINK_REG_CSR_PHY_CURR_STATE_LEN 5
#define MPI_U3_LINK_REG_CSR_PHY_CURR_STATE_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SUCC_MASK 0x200000
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SUCC_SHIFT 21
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SUCC_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SUCC_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_CURR_STATE_MASK 0x1FC000
#define MPI_U3_LINK_REG_CSR_CURR_STATE_SHIFT 14
#define MPI_U3_LINK_REG_CSR_CURR_STATE_LEN 7
#define MPI_U3_LINK_REG_CSR_CURR_STATE_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_PM_CURR_STATE_MASK 0x3C00
#define MPI_U3_LINK_REG_CSR_PM_CURR_STATE_SHIFT 10
#define MPI_U3_LINK_REG_CSR_PM_CURR_STATE_LEN 4
#define MPI_U3_LINK_REG_CSR_PM_CURR_STATE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LINK_U3PL_LTSSM_ST_MASK 0x3E0
#define MPI_U3_LINK_REG_CSR_LINK_U3PL_LTSSM_ST_SHIFT 5
#define MPI_U3_LINK_REG_CSR_LINK_U3PL_LTSSM_ST_LEN 5
#define MPI_U3_LINK_REG_CSR_LINK_U3PL_LTSSM_ST_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_CPOLLING_TIMEOUT_VALUE_MASK 0x1E
#define MPI_U3_LINK_REG_CSR_CPOLLING_TIMEOUT_VALUE_SHIFT 1
#define MPI_U3_LINK_REG_CSR_CPOLLING_TIMEOUT_VALUE_LEN 4
#define MPI_U3_LINK_REG_CSR_CPOLLING_TIMEOUT_VALUE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RX_DETECT_FOUND_MASK 0x1
#define MPI_U3_LINK_REG_CSR_RX_DETECT_FOUND_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_DETECT_FOUND_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_DETECT_FOUND_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_LTSSM_TX_RX_DEBUG_REG_OFFSET 0x598
#define MPI_U3_LINK_REG_CSR_TX_LTSSM_OS_CNT_MASK 0x1F00
#define MPI_U3_LINK_REG_CSR_TX_LTSSM_OS_CNT_SHIFT 8
#define MPI_U3_LINK_REG_CSR_TX_LTSSM_OS_CNT_LEN 5
#define MPI_U3_LINK_REG_CSR_TX_LTSSM_OS_CNT_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_RX_HR_LATCH_MASK 0x80
#define MPI_U3_LINK_REG_CSR_RX_HR_LATCH_SHIFT 7
#define MPI_U3_LINK_REG_CSR_RX_HR_LATCH_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_HR_LATCH_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RX_LP_LATCH_MASK 0x40
#define MPI_U3_LINK_REG_CSR_RX_LP_LATCH_SHIFT 6
#define MPI_U3_LINK_REG_CSR_RX_LP_LATCH_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_LP_LATCH_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RX_DISSCRAM_MASK 0x20
#define MPI_U3_LINK_REG_CSR_RX_DISSCRAM_SHIFT 5
#define MPI_U3_LINK_REG_CSR_RX_DISSCRAM_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_DISSCRAM_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LTSSM_TX_TS2_FILED_MASK 0x1F
#define MPI_U3_LINK_REG_CSR_LTSSM_TX_TS2_FILED_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LTSSM_TX_TS2_FILED_LEN 5
#define MPI_U3_LINK_REG_CSR_LTSSM_TX_TS2_FILED_RESETVAL 0x00

#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DEBUG_REG_OFFSET 0x59C
#define MPI_U3_LINK_REG_CSR_POLL_LPFS_RUN_MASK 0x800
#define MPI_U3_LINK_REG_CSR_POLL_LPFS_RUN_SHIFT 11
#define MPI_U3_LINK_REG_CSR_POLL_LPFS_RUN_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LPFS_RUN_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_GEN_ST_MASK 0x600
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_GEN_ST_SHIFT 9
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_GEN_ST_LEN 2
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_GEN_ST_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_16_FLAG_MASK 0x100
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_16_FLAG_SHIFT 8
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_16_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_16_FLAG_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_20_FLAG_MASK 0x80
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_20_FLAG_SHIFT 7
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_20_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_20_FLAG_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_4_AFTRE_REV_MASK 0x40
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_4_AFTRE_REV_SHIFT 6
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_4_AFTRE_REV_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_SENT_4_AFTRE_REV_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_MASK 0x20
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_SHIFT 5
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_ST_MASK 0x10
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_ST_SHIFT 4
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_ST_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_ST_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_1_FLAG_MASK 0x8
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_1_FLAG_SHIFT 3
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_1_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_1_FLAG_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_2_FLAG_MASK 0x4
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_2_FLAG_SHIFT 2
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_2_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_2_FLAG_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_16_FLAG_MASK 0x2
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_16_FLAG_SHIFT 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_16_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_16_FLAG_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_64_FLAG_MASK 0x1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_64_FLAG_SHIFT 0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_64_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_DET_64_FLAG_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_SCD_DEBUG_REG_OFFSET 0x5A0
#define MPI_U3_LINK_REG_SCD1_RUN_MASK 0x1000
#define MPI_U3_LINK_REG_SCD1_RUN_SHIFT 12
#define MPI_U3_LINK_REG_SCD1_RUN_LEN 1
#define MPI_U3_LINK_REG_SCD1_RUN_RESETVAL 0x0
#define MPI_U3_LINK_REG_SCD2_RUN_MASK 0x800
#define MPI_U3_LINK_REG_SCD2_RUN_SHIFT 11
#define MPI_U3_LINK_REG_SCD2_RUN_LEN 1
#define MPI_U3_LINK_REG_SCD2_RUN_RESETVAL 0x0
#define MPI_U3_LINK_REG_SCD_GEN_ST_MASK 0x600
#define MPI_U3_LINK_REG_SCD_GEN_ST_SHIFT 9
#define MPI_U3_LINK_REG_SCD_GEN_ST_LEN 2
#define MPI_U3_LINK_REG_SCD_GEN_ST_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_SCD12_AFTER_REV_SENT_2_FLAG_MASK 0x100
#define MPI_U3_LINK_REG_CSR_SCD12_AFTER_REV_SENT_2_FLAG_SHIFT 8
#define MPI_U3_LINK_REG_CSR_SCD12_AFTER_REV_SENT_2_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_SCD12_AFTER_REV_SENT_2_FLAG_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_SCD2_AFTER_REV_SENT_2_FLAG_MASK 0x80
#define MPI_U3_LINK_REG_CSR_SCD2_AFTER_REV_SENT_2_FLAG_SHIFT 7
#define MPI_U3_LINK_REG_CSR_SCD2_AFTER_REV_SENT_2_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_SCD2_AFTER_REV_SENT_2_FLAG_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_AFTER_REV_SENT_SCD_1_FLAG_MASK 0x40
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_AFTER_REV_SENT_SCD_1_FLAG_SHIFT 6
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_AFTER_REV_SENT_SCD_1_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_POLL_LFPS_AFTER_REV_SENT_SCD_1_FLAG_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_SCD12_SENT_4_FLAG_MASK 0x20
#define MPI_U3_LINK_REG_CSR_SCD12_SENT_4_FLAG_SHIFT 5
#define MPI_U3_LINK_REG_CSR_SCD12_SENT_4_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_SCD12_SENT_4_FLAG_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_SCD12_DET_MASK 0x10
#define MPI_U3_LINK_REG_CSR_SCD12_DET_SHIFT 4
#define MPI_U3_LINK_REG_CSR_SCD12_DET_LEN 1
#define MPI_U3_LINK_REG_CSR_SCD12_DET_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_SCD2_DET_MASK 0x8
#define MPI_U3_LINK_REG_CSR_SCD2_DET_SHIFT 3
#define MPI_U3_LINK_REG_CSR_SCD2_DET_LEN 1
#define MPI_U3_LINK_REG_CSR_SCD2_DET_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_SCD_DET_ST_MASK 0x4
#define MPI_U3_LINK_REG_CSR_SCD_DET_ST_SHIFT 2
#define MPI_U3_LINK_REG_CSR_SCD_DET_ST_LEN 1
#define MPI_U3_LINK_REG_CSR_SCD_DET_ST_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_SCD12_DET_1_FLAG_MASK 0x2
#define MPI_U3_LINK_REG_CSR_SCD12_DET_1_FLAG_SHIFT 1
#define MPI_U3_LINK_REG_CSR_SCD12_DET_1_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_SCD12_DET_1_FLAG_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_SCD2_DET_1_FLAG_MASK 0x1
#define MPI_U3_LINK_REG_CSR_SCD2_DET_1_FLAG_SHIFT 0
#define MPI_U3_LINK_REG_CSR_SCD2_DET_1_FLAG_LEN 1
#define MPI_U3_LINK_REG_CSR_SCD2_DET_1_FLAG_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_LBPM_DEBUG_REG_OFFSET 0x5A4
#define MPI_U3_LINK_REG_CSR_LBPM_RUN_MASK 0x400000
#define MPI_U3_LINK_REG_CSR_LBPM_RUN_SHIFT 22
#define MPI_U3_LINK_REG_CSR_LBPM_RUN_LEN 1
#define MPI_U3_LINK_REG_CSR_LBPM_RUN_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LBPM_DET_MASK 0x200000
#define MPI_U3_LINK_REG_CSR_LBPM_DET_SHIFT 21
#define MPI_U3_LINK_REG_CSR_LBPM_DET_LEN 1
#define MPI_U3_LINK_REG_CSR_LBPM_DET_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LBPM_TYPE_MASK 0x100000
#define MPI_U3_LINK_REG_CSR_LBPM_TYPE_SHIFT 20
#define MPI_U3_LINK_REG_CSR_LBPM_TYPE_LEN 1
#define MPI_U3_LINK_REG_CSR_LBPM_TYPE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LBPM_RATE_MASK 0xC0000
#define MPI_U3_LINK_REG_CSR_LBPM_RATE_SHIFT 18
#define MPI_U3_LINK_REG_CSR_LBPM_RATE_LEN 2
#define MPI_U3_LINK_REG_CSR_LBPM_RATE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LBPM_GEN_ST_MASK 0x20000
#define MPI_U3_LINK_REG_CSR_LBPM_GEN_ST_SHIFT 17
#define MPI_U3_LINK_REG_CSR_LBPM_GEN_ST_LEN 1
#define MPI_U3_LINK_REG_CSR_LBPM_GEN_ST_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LBPM_DET_ST_MASK 0x10000
#define MPI_U3_LINK_REG_CSR_LBPM_DET_ST_SHIFT 16
#define MPI_U3_LINK_REG_CSR_LBPM_DET_ST_LEN 1
#define MPI_U3_LINK_REG_CSR_LBPM_DET_ST_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LBPM_DET_PATTERN_MASK 0xFF00
#define MPI_U3_LINK_REG_CSR_LBPM_DET_PATTERN_SHIFT 8
#define MPI_U3_LINK_REG_CSR_LBPM_DET_PATTERN_LEN 8
#define MPI_U3_LINK_REG_CSR_LBPM_DET_PATTERN_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_PREV_DET_PATTERN_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_PREV_DET_PATTERN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PREV_DET_PATTERN_LEN 8
#define MPI_U3_LINK_REG_CSR_PREV_DET_PATTERN_RESETVAL 0x00

#define MPI_U3_LINK_REG_CSR_OTHER_LFPS_DEBUG_REG_OFFSET 0x5A8
#define MPI_U3_LINK_REG_CSR_ACT1_PD_MASK 0xF000
#define MPI_U3_LINK_REG_CSR_ACT1_PD_SHIFT 12
#define MPI_U3_LINK_REG_CSR_ACT1_PD_LEN 4
#define MPI_U3_LINK_REG_CSR_ACT1_PD_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_ACT2_PD_MASK 0xF00
#define MPI_U3_LINK_REG_CSR_ACT2_PD_SHIFT 8
#define MPI_U3_LINK_REG_CSR_ACT2_PD_LEN 4
#define MPI_U3_LINK_REG_CSR_ACT2_PD_RESETVAL 0x0
#define MPI_U3_LINK_REG_CP_LFPS_RUN_MASK 0x80
#define MPI_U3_LINK_REG_CP_LFPS_RUN_SHIFT 7
#define MPI_U3_LINK_REG_CP_LFPS_RUN_LEN 1
#define MPI_U3_LINK_REG_CP_LFPS_RUN_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_CP_GEN_ST_MASK 0x60
#define MPI_U3_LINK_REG_CSR_CP_GEN_ST_SHIFT 5
#define MPI_U3_LINK_REG_CSR_CP_GEN_ST_LEN 2
#define MPI_U3_LINK_REG_CSR_CP_GEN_ST_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PING_LFPS_RUN_MASK 0x10
#define MPI_U3_LINK_REG_CSR_PING_LFPS_RUN_SHIFT 4
#define MPI_U3_LINK_REG_CSR_PING_LFPS_RUN_LEN 1
#define MPI_U3_LINK_REG_CSR_PING_LFPS_RUN_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PING_LFPS_GEN_ST_MASK 0xC
#define MPI_U3_LINK_REG_CSR_PING_LFPS_GEN_ST_SHIFT 2
#define MPI_U3_LINK_REG_CSR_PING_LFPS_GEN_ST_LEN 2
#define MPI_U3_LINK_REG_CSR_PING_LFPS_GEN_ST_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_WARM_RESET_DET_MASK 0x2
#define MPI_U3_LINK_REG_CSR_WARM_RESET_DET_SHIFT 1
#define MPI_U3_LINK_REG_CSR_WARM_RESET_DET_LEN 1
#define MPI_U3_LINK_REG_CSR_WARM_RESET_DET_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PING_LFPS_DET_ST_MASK 0x1
#define MPI_U3_LINK_REG_CSR_PING_LFPS_DET_ST_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PING_LFPS_DET_ST_LEN 1
#define MPI_U3_LINK_REG_CSR_PING_LFPS_DET_ST_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_POWER_MAN_DEBUG_REG_OFFSET 0x5AC
#define MPI_U3_LINK_REG_CSR_RX_LGO_U1_LATCH_MASK 0x8
#define MPI_U3_LINK_REG_CSR_RX_LGO_U1_LATCH_SHIFT 3
#define MPI_U3_LINK_REG_CSR_RX_LGO_U1_LATCH_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_LGO_U1_LATCH_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RX_LGO_U2_LATCH_MASK 0x4
#define MPI_U3_LINK_REG_CSR_RX_LGO_U2_LATCH_SHIFT 2
#define MPI_U3_LINK_REG_CSR_RX_LGO_U2_LATCH_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_LGO_U2_LATCH_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RX_LGO_U3_LATCH_MASK 0x2
#define MPI_U3_LINK_REG_CSR_RX_LGO_U3_LATCH_SHIFT 1
#define MPI_U3_LINK_REG_CSR_RX_LGO_U3_LATCH_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_LGO_U3_LATCH_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_UX_EXIT_LFPS_DET_MASK 0x1
#define MPI_U3_LINK_REG_CSR_UX_EXIT_LFPS_DET_SHIFT 0
#define MPI_U3_LINK_REG_CSR_UX_EXIT_LFPS_DET_LEN 1
#define MPI_U3_LINK_REG_CSR_UX_EXIT_LFPS_DET_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_PHY_RDY_DELAY_OFFSET 0x5B0
#define MPI_U3_LINK_REG_CSR_PHY_READY_TUNE_TIMES_MASK 0x1FE
#define MPI_U3_LINK_REG_CSR_PHY_READY_TUNE_TIMES_SHIFT 1
#define MPI_U3_LINK_REG_CSR_PHY_READY_TUNE_TIMES_LEN 8
#define MPI_U3_LINK_REG_CSR_PHY_READY_TUNE_TIMES_RESETVAL 0x08
#define MPI_U3_LINK_REG_CSR_PHY_IS_ONGOING_DELAY_EN_MASK 0x1
#define MPI_U3_LINK_REG_CSR_PHY_IS_ONGOING_DELAY_EN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PHY_IS_ONGOING_DELAY_EN_LEN 1
#define MPI_U3_LINK_REG_CSR_PHY_IS_ONGOING_DELAY_EN_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_RECOV_FAIL_OFFSET 0x5B4
#define MPI_U3_LINK_REG_CSR_RECOV_FAIL_TIMES_CLR_MASK 0x8000
#define MPI_U3_LINK_REG_CSR_RECOV_FAIL_TIMES_CLR_SHIFT 15
#define MPI_U3_LINK_REG_CSR_RECOV_FAIL_TIMES_CLR_LEN 1
#define MPI_U3_LINK_REG_CSR_RECOV_FAIL_TIMES_CLR_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LTSSM_RECOV_FAIL_TIMES_MASK 0x7FFF
#define MPI_U3_LINK_REG_CSR_LTSSM_RECOV_FAIL_TIMES_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LTSSM_RECOV_FAIL_TIMES_LEN 15
#define MPI_U3_LINK_REG_CSR_LTSSM_RECOV_FAIL_TIMES_RESETVAL 0x0000

#define MPI_U3_LINK_REG_DFX_TX_EN_OFFSET 0x600
#define MPI_U3_LINK_REG_DFX_TX_EN_MASK 0x1
#define MPI_U3_LINK_REG_DFX_TX_EN_SHIFT 0
#define MPI_U3_LINK_REG_DFX_TX_EN_LEN 1
#define MPI_U3_LINK_REG_DFX_TX_EN_RESETVAL 0x1

#define MPI_U3_LINK_REG_DFX_TX_AFIFO_INFO0_OFFSET 0x604
#define MPI_U3_LINK_REG_U3PL_AFIFO_DDATA_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_U3PL_AFIFO_DDATA_SHIFT 0
#define MPI_U3_LINK_REG_U3PL_AFIFO_DDATA_LEN 32
#define MPI_U3_LINK_REG_U3PL_AFIFO_DDATA_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_DFX_TX_AFIFO_INFO1_OFFSET 0x608
#define MPI_U3_LINK_REG_U3PL_AFIFO_DLBO_MASK 0xC00
#define MPI_U3_LINK_REG_U3PL_AFIFO_DLBO_SHIFT 10
#define MPI_U3_LINK_REG_U3PL_AFIFO_DLBO_LEN 2
#define MPI_U3_LINK_REG_U3PL_AFIFO_DLBO_RESETVAL 0x0
#define MPI_U3_LINK_REG_U3PL_AFIFO_DIND_MASK 0x380
#define MPI_U3_LINK_REG_U3PL_AFIFO_DIND_SHIFT 7
#define MPI_U3_LINK_REG_U3PL_AFIFO_DIND_LEN 3
#define MPI_U3_LINK_REG_U3PL_AFIFO_DIND_RESETVAL 0x0
#define MPI_U3_LINK_REG_U3PL_AFIFO_DCNT_MASK 0x7C
#define MPI_U3_LINK_REG_U3PL_AFIFO_DCNT_SHIFT 2
#define MPI_U3_LINK_REG_U3PL_AFIFO_DCNT_LEN 5
#define MPI_U3_LINK_REG_U3PL_AFIFO_DCNT_RESETVAL 0x00
#define MPI_U3_LINK_REG_U3PL_AFIFO_DAEMPTY_MASK 0x2
#define MPI_U3_LINK_REG_U3PL_AFIFO_DAEMPTY_SHIFT 1
#define MPI_U3_LINK_REG_U3PL_AFIFO_DAEMPTY_LEN 1
#define MPI_U3_LINK_REG_U3PL_AFIFO_DAEMPTY_RESETVAL 0x0
#define MPI_U3_LINK_REG_U3PL_AFIFO_DAFULL_MASK 0x1
#define MPI_U3_LINK_REG_U3PL_AFIFO_DAFULL_SHIFT 0
#define MPI_U3_LINK_REG_U3PL_AFIFO_DAFULL_LEN 1
#define MPI_U3_LINK_REG_U3PL_AFIFO_DAFULL_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_TX_CRD_FSM_OFFSET 0x60C
#define MPI_U3_LINK_REG_TXSEQNUM_MASK 0x3C000
#define MPI_U3_LINK_REG_TXSEQNUM_SHIFT 14
#define MPI_U3_LINK_REG_TXSEQNUM_LEN 4
#define MPI_U3_LINK_REG_TXSEQNUM_RESETVAL 0x0
#define MPI_U3_LINK_REG_RETRY_PKTNUM_MASK 0x3C00
#define MPI_U3_LINK_REG_RETRY_PKTNUM_SHIFT 10
#define MPI_U3_LINK_REG_RETRY_PKTNUM_LEN 4
#define MPI_U3_LINK_REG_RETRY_PKTNUM_RESETVAL 0x0
#define MPI_U3_LINK_REG_PKT_STATE_MASK 0x3C0
#define MPI_U3_LINK_REG_PKT_STATE_SHIFT 6
#define MPI_U3_LINK_REG_PKT_STATE_LEN 4
#define MPI_U3_LINK_REG_PKT_STATE_RESETVAL 0x0
#define MPI_U3_LINK_REG_T2_CRD_CNT_MASK 0x38
#define MPI_U3_LINK_REG_T2_CRD_CNT_SHIFT 3
#define MPI_U3_LINK_REG_T2_CRD_CNT_LEN 3
#define MPI_U3_LINK_REG_T2_CRD_CNT_RESETVAL 0x0
#define MPI_U3_LINK_REG_T1_CRD_CNT_MASK 0x7
#define MPI_U3_LINK_REG_T1_CRD_CNT_SHIFT 0
#define MPI_U3_LINK_REG_T1_CRD_CNT_LEN 3
#define MPI_U3_LINK_REG_T1_CRD_CNT_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_TX_ARB_INFO_OFFSET 0x610
#define MPI_U3_LINK_REG_RTY_ARB_RDY_MASK 0x20
#define MPI_U3_LINK_REG_RTY_ARB_RDY_SHIFT 5
#define MPI_U3_LINK_REG_RTY_ARB_RDY_LEN 1
#define MPI_U3_LINK_REG_RTY_ARB_RDY_RESETVAL 0x0
#define MPI_U3_LINK_REG_PKT_ARB_RDY_MASK 0x10
#define MPI_U3_LINK_REG_PKT_ARB_RDY_SHIFT 4
#define MPI_U3_LINK_REG_PKT_ARB_RDY_LEN 1
#define MPI_U3_LINK_REG_PKT_ARB_RDY_RESETVAL 0x0
#define MPI_U3_LINK_REG_RTY_ARB_LOCK_MASK 0x8
#define MPI_U3_LINK_REG_RTY_ARB_LOCK_SHIFT 3
#define MPI_U3_LINK_REG_RTY_ARB_LOCK_LEN 1
#define MPI_U3_LINK_REG_RTY_ARB_LOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_PKT_ARB_LOCK_MASK 0x4
#define MPI_U3_LINK_REG_PKT_ARB_LOCK_SHIFT 2
#define MPI_U3_LINK_REG_PKT_ARB_LOCK_LEN 1
#define MPI_U3_LINK_REG_PKT_ARB_LOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_RTY_ARB_REQ_MASK 0x2
#define MPI_U3_LINK_REG_RTY_ARB_REQ_SHIFT 1
#define MPI_U3_LINK_REG_RTY_ARB_REQ_LEN 1
#define MPI_U3_LINK_REG_RTY_ARB_REQ_RESETVAL 0x0
#define MPI_U3_LINK_REG_PKT_ARB_REQ_MASK 0x1
#define MPI_U3_LINK_REG_PKT_ARB_REQ_SHIFT 0
#define MPI_U3_LINK_REG_PKT_ARB_REQ_LEN 1
#define MPI_U3_LINK_REG_PKT_ARB_REQ_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_TX_AFIFO_CLR_NUM_OFFSET 0x614
#define MPI_U3_LINK_REG_AFIFO_CLR_NUM_MASK 0xFFFF
#define MPI_U3_LINK_REG_AFIFO_CLR_NUM_SHIFT 0
#define MPI_U3_LINK_REG_AFIFO_CLR_NUM_LEN 16
#define MPI_U3_LINK_REG_AFIFO_CLR_NUM_RESETVAL 0x0000

#define MPI_U3_LINK_REG_DFX_TX_T1_SEND_NUM_OFFSET 0x618
#define MPI_U3_LINK_REG_PKT_T1_SEND_NUM_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_PKT_T1_SEND_NUM_SHIFT 0
#define MPI_U3_LINK_REG_PKT_T1_SEND_NUM_LEN 32
#define MPI_U3_LINK_REG_PKT_T1_SEND_NUM_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_DFX_TX_T2_SEND_NUM_OFFSET 0x61C
#define MPI_U3_LINK_REG_PKT_T2_SEND_NUM_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_PKT_T2_SEND_NUM_SHIFT 0
#define MPI_U3_LINK_REG_PKT_T2_SEND_NUM_LEN 32
#define MPI_U3_LINK_REG_PKT_T2_SEND_NUM_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_DFX_TX_RESEND_NUM_OFFSET 0x620
#define MPI_U3_LINK_REG_PKT_T1_RESEND_NUM_MASK 0xFFFF0000
#define MPI_U3_LINK_REG_PKT_T1_RESEND_NUM_SHIFT 16
#define MPI_U3_LINK_REG_PKT_T1_RESEND_NUM_LEN 16
#define MPI_U3_LINK_REG_PKT_T1_RESEND_NUM_RESETVAL 0x0000
#define MPI_U3_LINK_REG_PKT_T2_RESEND_NUM_MASK 0xFFFF
#define MPI_U3_LINK_REG_PKT_T2_RESEND_NUM_SHIFT 0
#define MPI_U3_LINK_REG_PKT_T2_RESEND_NUM_LEN 16
#define MPI_U3_LINK_REG_PKT_T2_RESEND_NUM_RESETVAL 0x0000

#define MPI_U3_LINK_REG_DFX_TXLC_INFO_OFFSET 0x624
#define MPI_U3_LINK_REG_LCTX_CURR_ST_MASK 0xC0
#define MPI_U3_LINK_REG_LCTX_CURR_ST_SHIFT 6
#define MPI_U3_LINK_REG_LCTX_CURR_ST_LEN 2
#define MPI_U3_LINK_REG_LCTX_CURR_ST_RESETVAL 0x0
#define MPI_U3_LINK_REG_PMLC_RDY_MASK 0x20
#define MPI_U3_LINK_REG_PMLC_RDY_SHIFT 5
#define MPI_U3_LINK_REG_PMLC_RDY_LEN 1
#define MPI_U3_LINK_REG_PMLC_RDY_RESETVAL 0x0
#define MPI_U3_LINK_REG_FLLC_RDY_MASK 0x10
#define MPI_U3_LINK_REG_FLLC_RDY_SHIFT 4
#define MPI_U3_LINK_REG_FLLC_RDY_LEN 1
#define MPI_U3_LINK_REG_FLLC_RDY_RESETVAL 0x0
#define MPI_U3_LINK_REG_PMLC_LOCK_MASK 0x8
#define MPI_U3_LINK_REG_PMLC_LOCK_SHIFT 3
#define MPI_U3_LINK_REG_PMLC_LOCK_LEN 1
#define MPI_U3_LINK_REG_PMLC_LOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_FLLC_LOCK_MASK 0x4
#define MPI_U3_LINK_REG_FLLC_LOCK_SHIFT 2
#define MPI_U3_LINK_REG_FLLC_LOCK_LEN 1
#define MPI_U3_LINK_REG_FLLC_LOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_PMLC_REQ_MASK 0x2
#define MPI_U3_LINK_REG_PMLC_REQ_SHIFT 1
#define MPI_U3_LINK_REG_PMLC_REQ_LEN 1
#define MPI_U3_LINK_REG_PMLC_REQ_RESETVAL 0x0
#define MPI_U3_LINK_REG_FLLC_REQ_MASK 0x1
#define MPI_U3_LINK_REG_FLLC_REQ_SHIFT 0
#define MPI_U3_LINK_REG_FLLC_REQ_LEN 1
#define MPI_U3_LINK_REG_FLLC_REQ_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_TXLC_NUM_OFFSET 0x628
#define MPI_U3_LINK_REG_PMLC_NUM_MASK 0xF0
#define MPI_U3_LINK_REG_PMLC_NUM_SHIFT 4
#define MPI_U3_LINK_REG_PMLC_NUM_LEN 4
#define MPI_U3_LINK_REG_PMLC_NUM_RESETVAL 0x0
#define MPI_U3_LINK_REG_FLLC_NUM_MASK 0xF
#define MPI_U3_LINK_REG_FLLC_NUM_SHIFT 0
#define MPI_U3_LINK_REG_FLLC_NUM_LEN 4
#define MPI_U3_LINK_REG_FLLC_NUM_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_TXOS_INFO_OFFSET 0x62C
#define MPI_U3_LINK_REG_TS_TX_CURR_ST_MASK 0xF
#define MPI_U3_LINK_REG_TS_TX_CURR_ST_SHIFT 0
#define MPI_U3_LINK_REG_TS_TX_CURR_ST_LEN 4
#define MPI_U3_LINK_REG_TS_TX_CURR_ST_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_LPBK_CFG_OFFSET 0x630
#define MPI_U3_LINK_REG_LPBK_SEND_CNT_MASK 0xFFF00000
#define MPI_U3_LINK_REG_LPBK_SEND_CNT_SHIFT 20
#define MPI_U3_LINK_REG_LPBK_SEND_CNT_LEN 12
#define MPI_U3_LINK_REG_LPBK_SEND_CNT_RESETVAL 0x000
#define MPI_U3_LINK_REG_BDAT_NUM_MASK 0xFFFFF
#define MPI_U3_LINK_REG_BDAT_NUM_SHIFT 0
#define MPI_U3_LINK_REG_BDAT_NUM_LEN 20
#define MPI_U3_LINK_REG_BDAT_NUM_RESETVAL 0x00010

#define MPI_U3_LINK_REG_DFX_LPBK_INFO_OFFSET 0x634
#define MPI_U3_LINK_REG_LPBK_CURR_ST_MASK 0x3
#define MPI_U3_LINK_REG_LPBK_CURR_ST_SHIFT 0
#define MPI_U3_LINK_REG_LPBK_CURR_ST_LEN 2
#define MPI_U3_LINK_REG_LPBK_CURR_ST_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_DC_SKP_INFO_OFFSET 0x638
#define MPI_U3_LINK_REG_SKP_CNT_MASK 0x1FFC00
#define MPI_U3_LINK_REG_SKP_CNT_SHIFT 10
#define MPI_U3_LINK_REG_SKP_CNT_LEN 11
#define MPI_U3_LINK_REG_SKP_CNT_RESETVAL 0x000
#define MPI_U3_LINK_REG_DC_DIR_MASK 0x200
#define MPI_U3_LINK_REG_DC_DIR_SHIFT 9
#define MPI_U3_LINK_REG_DC_DIR_LEN 1
#define MPI_U3_LINK_REG_DC_DIR_RESETVAL 0x0
#define MPI_U3_LINK_REG_DC_CNT_MASK 0x1FF
#define MPI_U3_LINK_REG_DC_CNT_SHIFT 0
#define MPI_U3_LINK_REG_DC_CNT_LEN 9
#define MPI_U3_LINK_REG_DC_CNT_RESETVAL 0x000

#define MPI_U3_LINK_REG_DFX_TX_SCHE_INFO_OFFSET 0x640
#define MPI_U3_LINK_REG_SCHE_IDLE_RDY_MASK 0x20000
#define MPI_U3_LINK_REG_SCHE_IDLE_RDY_SHIFT 17
#define MPI_U3_LINK_REG_SCHE_IDLE_RDY_LEN 1
#define MPI_U3_LINK_REG_SCHE_IDLE_RDY_RESETVAL 0x0
#define MPI_U3_LINK_REG_SCHE_SKP_RDY_MASK 0x10000
#define MPI_U3_LINK_REG_SCHE_SKP_RDY_SHIFT 16
#define MPI_U3_LINK_REG_SCHE_SKP_RDY_LEN 1
#define MPI_U3_LINK_REG_SCHE_SKP_RDY_RESETVAL 0x0
#define MPI_U3_LINK_REG_SCHE_TEST_RDY_MASK 0x8000
#define MPI_U3_LINK_REG_SCHE_TEST_RDY_SHIFT 15
#define MPI_U3_LINK_REG_SCHE_TEST_RDY_LEN 1
#define MPI_U3_LINK_REG_SCHE_TEST_RDY_RESETVAL 0x0
#define MPI_U3_LINK_REG_SCHE_OS_RDY_MASK 0x4000
#define MPI_U3_LINK_REG_SCHE_OS_RDY_SHIFT 14
#define MPI_U3_LINK_REG_SCHE_OS_RDY_LEN 1
#define MPI_U3_LINK_REG_SCHE_OS_RDY_RESETVAL 0x0
#define MPI_U3_LINK_REG_SCHE_LC_RDY_MASK 0x2000
#define MPI_U3_LINK_REG_SCHE_LC_RDY_SHIFT 13
#define MPI_U3_LINK_REG_SCHE_LC_RDY_LEN 1
#define MPI_U3_LINK_REG_SCHE_LC_RDY_RESETVAL 0x0
#define MPI_U3_LINK_REG_SCHE_PKT_RDY_MASK 0x1000
#define MPI_U3_LINK_REG_SCHE_PKT_RDY_SHIFT 12
#define MPI_U3_LINK_REG_SCHE_PKT_RDY_LEN 1
#define MPI_U3_LINK_REG_SCHE_PKT_RDY_RESETVAL 0x0
#define MPI_U3_LINK_REG_IDLE_SCHE_LOCK_MASK 0x800
#define MPI_U3_LINK_REG_IDLE_SCHE_LOCK_SHIFT 11
#define MPI_U3_LINK_REG_IDLE_SCHE_LOCK_LEN 1
#define MPI_U3_LINK_REG_IDLE_SCHE_LOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_SKP_SCHE_LOCK_MASK 0x400
#define MPI_U3_LINK_REG_SKP_SCHE_LOCK_SHIFT 10
#define MPI_U3_LINK_REG_SKP_SCHE_LOCK_LEN 1
#define MPI_U3_LINK_REG_SKP_SCHE_LOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_TEST_SCHE_LOCK_MASK 0x200
#define MPI_U3_LINK_REG_TEST_SCHE_LOCK_SHIFT 9
#define MPI_U3_LINK_REG_TEST_SCHE_LOCK_LEN 1
#define MPI_U3_LINK_REG_TEST_SCHE_LOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_OS_SCHE_LOCK_MASK 0x100
#define MPI_U3_LINK_REG_OS_SCHE_LOCK_SHIFT 8
#define MPI_U3_LINK_REG_OS_SCHE_LOCK_LEN 1
#define MPI_U3_LINK_REG_OS_SCHE_LOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_LC_SCHE_LOCK_MASK 0x80
#define MPI_U3_LINK_REG_LC_SCHE_LOCK_SHIFT 7
#define MPI_U3_LINK_REG_LC_SCHE_LOCK_LEN 1
#define MPI_U3_LINK_REG_LC_SCHE_LOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_PKT_SCHE_LOCK_MASK 0x40
#define MPI_U3_LINK_REG_PKT_SCHE_LOCK_SHIFT 6
#define MPI_U3_LINK_REG_PKT_SCHE_LOCK_LEN 1
#define MPI_U3_LINK_REG_PKT_SCHE_LOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_IDLE_SCHE_REQ_MASK 0x20
#define MPI_U3_LINK_REG_IDLE_SCHE_REQ_SHIFT 5
#define MPI_U3_LINK_REG_IDLE_SCHE_REQ_LEN 1
#define MPI_U3_LINK_REG_IDLE_SCHE_REQ_RESETVAL 0x0
#define MPI_U3_LINK_REG_SKP_SCHE_REQ_MASK 0x10
#define MPI_U3_LINK_REG_SKP_SCHE_REQ_SHIFT 4
#define MPI_U3_LINK_REG_SKP_SCHE_REQ_LEN 1
#define MPI_U3_LINK_REG_SKP_SCHE_REQ_RESETVAL 0x0
#define MPI_U3_LINK_REG_TEST_SCHE_REQ_MASK 0x8
#define MPI_U3_LINK_REG_TEST_SCHE_REQ_SHIFT 3
#define MPI_U3_LINK_REG_TEST_SCHE_REQ_LEN 1
#define MPI_U3_LINK_REG_TEST_SCHE_REQ_RESETVAL 0x0
#define MPI_U3_LINK_REG_OS_SCHE_REQ_MASK 0x4
#define MPI_U3_LINK_REG_OS_SCHE_REQ_SHIFT 2
#define MPI_U3_LINK_REG_OS_SCHE_REQ_LEN 1
#define MPI_U3_LINK_REG_OS_SCHE_REQ_RESETVAL 0x0
#define MPI_U3_LINK_REG_LC_SCHE_REQ_MASK 0x2
#define MPI_U3_LINK_REG_LC_SCHE_REQ_SHIFT 1
#define MPI_U3_LINK_REG_LC_SCHE_REQ_LEN 1
#define MPI_U3_LINK_REG_LC_SCHE_REQ_RESETVAL 0x0
#define MPI_U3_LINK_REG_PKT_SCHE_REQ_MASK 0x1
#define MPI_U3_LINK_REG_PKT_SCHE_REQ_SHIFT 0
#define MPI_U3_LINK_REG_PKT_SCHE_REQ_LEN 1
#define MPI_U3_LINK_REG_PKT_SCHE_REQ_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_TX_SKP_NUM_OFFSET 0x644
#define MPI_U3_LINK_REG_SKP_SEND_CNT_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_SKP_SEND_CNT_SHIFT 0
#define MPI_U3_LINK_REG_SKP_SEND_CNT_LEN 32
#define MPI_U3_LINK_REG_SKP_SEND_CNT_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_DFX_TX_LUP_NUM_OFFSET 0x648
#define MPI_U3_LINK_REG_LUP_SEND_CNT_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_LUP_SEND_CNT_SHIFT 0
#define MPI_U3_LINK_REG_LUP_SEND_CNT_LEN 32
#define MPI_U3_LINK_REG_LUP_SEND_CNT_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_DFX_PIU_TX_INFO0_OFFSET 0x650
#define MPI_U3_LINK_REG_PIU_TXSYNCHEADER_MASK 0xF0000000
#define MPI_U3_LINK_REG_PIU_TXSYNCHEADER_SHIFT 28
#define MPI_U3_LINK_REG_PIU_TXSYNCHEADER_LEN 4
#define MPI_U3_LINK_REG_PIU_TXSYNCHEADER_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_TXSWING_MASK 0x8000000
#define MPI_U3_LINK_REG_PIU_TXSWING_SHIFT 27
#define MPI_U3_LINK_REG_PIU_TXSWING_LEN 1
#define MPI_U3_LINK_REG_PIU_TXSWING_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_TXMARGIN_MASK 0x7000000
#define MPI_U3_LINK_REG_PIU_TXMARGIN_SHIFT 24
#define MPI_U3_LINK_REG_PIU_TXMARGIN_LEN 3
#define MPI_U3_LINK_REG_PIU_TXMARGIN_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_PCLK_RATE_MASK 0xE00000
#define MPI_U3_LINK_REG_PIU_PCLK_RATE_SHIFT 21
#define MPI_U3_LINK_REG_PIU_PCLK_RATE_LEN 3
#define MPI_U3_LINK_REG_PIU_PCLK_RATE_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_WIDTH_MASK 0x180000
#define MPI_U3_LINK_REG_PIU_WIDTH_SHIFT 19
#define MPI_U3_LINK_REG_PIU_WIDTH_LEN 2
#define MPI_U3_LINK_REG_PIU_WIDTH_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RATE_MASK 0x60000
#define MPI_U3_LINK_REG_PIU_RATE_SHIFT 17
#define MPI_U3_LINK_REG_PIU_RATE_LEN 2
#define MPI_U3_LINK_REG_PIU_RATE_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_POWERDOWN_MASK 0x1E000
#define MPI_U3_LINK_REG_PIU_POWERDOWN_SHIFT 13
#define MPI_U3_LINK_REG_PIU_POWERDOWN_LEN 4
#define MPI_U3_LINK_REG_PIU_POWERDOWN_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RESET_MASK 0x1000
#define MPI_U3_LINK_REG_PIU_RESET_SHIFT 12
#define MPI_U3_LINK_REG_PIU_RESET_LEN 1
#define MPI_U3_LINK_REG_PIU_RESET_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXEQTRAINING_MASK 0x800
#define MPI_U3_LINK_REG_PIU_RXEQTRAINING_SHIFT 11
#define MPI_U3_LINK_REG_PIU_RXEQTRAINING_LEN 1
#define MPI_U3_LINK_REG_PIU_RXEQTRAINING_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXPOLARITY_MASK 0x400
#define MPI_U3_LINK_REG_PIU_RXPOLARITY_SHIFT 10
#define MPI_U3_LINK_REG_PIU_RXPOLARITY_LEN 1
#define MPI_U3_LINK_REG_PIU_RXPOLARITY_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_TXONESZEROS_MASK 0x200
#define MPI_U3_LINK_REG_PIU_TXONESZEROS_SHIFT 9
#define MPI_U3_LINK_REG_PIU_TXONESZEROS_LEN 1
#define MPI_U3_LINK_REG_PIU_TXONESZEROS_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_TXELECIDLE_MASK 0x100
#define MPI_U3_LINK_REG_PIU_TXELECIDLE_SHIFT 8
#define MPI_U3_LINK_REG_PIU_TXELECIDLE_LEN 1
#define MPI_U3_LINK_REG_PIU_TXELECIDLE_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_TXDETECTRX_LOOPBACK_MASK 0x80
#define MPI_U3_LINK_REG_PIU_TXDETECTRX_LOOPBACK_SHIFT 7
#define MPI_U3_LINK_REG_PIU_TXDETECTRX_LOOPBACK_LEN 1
#define MPI_U3_LINK_REG_PIU_TXDETECTRX_LOOPBACK_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_ELASTICITY_BUFFER_MODE_MASK 0x40
#define MPI_U3_LINK_REG_PIU_ELASTICITY_BUFFER_MODE_SHIFT 6
#define MPI_U3_LINK_REG_PIU_ELASTICITY_BUFFER_MODE_LEN 1
#define MPI_U3_LINK_REG_PIU_ELASTICITY_BUFFER_MODE_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_TXSTARTBLOCK_MASK 0x20
#define MPI_U3_LINK_REG_PIU_TXSTARTBLOCK_SHIFT 5
#define MPI_U3_LINK_REG_PIU_TXSTARTBLOCK_LEN 1
#define MPI_U3_LINK_REG_PIU_TXSTARTBLOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_TXDATAK_MASK 0x1E
#define MPI_U3_LINK_REG_PIU_TXDATAK_SHIFT 1
#define MPI_U3_LINK_REG_PIU_TXDATAK_LEN 4
#define MPI_U3_LINK_REG_PIU_TXDATAK_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_TXDATAVALID_MASK 0x1
#define MPI_U3_LINK_REG_PIU_TXDATAVALID_SHIFT 0
#define MPI_U3_LINK_REG_PIU_TXDATAVALID_LEN 1
#define MPI_U3_LINK_REG_PIU_TXDATAVALID_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_PIU_TX_INFO1_OFFSET 0x654
#define MPI_U3_LINK_REG_PIU_TXDEEMPH_MASK 0x3FFFF0
#define MPI_U3_LINK_REG_PIU_TXDEEMPH_SHIFT 4
#define MPI_U3_LINK_REG_PIU_TXDEEMPH_LEN 18
#define MPI_U3_LINK_REG_PIU_TXDEEMPH_RESETVAL 0x00000
#define MPI_U3_LINK_REG_PIU_ENCODEDECODEBYPASS_MASK 0x8
#define MPI_U3_LINK_REG_PIU_ENCODEDECODEBYPASS_SHIFT 3
#define MPI_U3_LINK_REG_PIU_ENCODEDECODEBYPASS_LEN 1
#define MPI_U3_LINK_REG_PIU_ENCODEDECODEBYPASS_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXSTANDBY_MASK 0x4
#define MPI_U3_LINK_REG_PIU_RXSTANDBY_SHIFT 2
#define MPI_U3_LINK_REG_PIU_RXSTANDBY_LEN 1
#define MPI_U3_LINK_REG_PIU_RXSTANDBY_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXTERMINATION_MASK 0x2
#define MPI_U3_LINK_REG_PIU_RXTERMINATION_SHIFT 1
#define MPI_U3_LINK_REG_PIU_RXTERMINATION_LEN 1
#define MPI_U3_LINK_REG_PIU_RXTERMINATION_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_BLOCKALIGNCONTROL_MASK 0x1
#define MPI_U3_LINK_REG_PIU_BLOCKALIGNCONTROL_SHIFT 0
#define MPI_U3_LINK_REG_PIU_BLOCKALIGNCONTROL_LEN 1
#define MPI_U3_LINK_REG_PIU_BLOCKALIGNCONTROL_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_PIU_TX_INFO2_OFFSET 0x658
#define MPI_U3_LINK_REG_PIU_TXDATA_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_PIU_TXDATA_SHIFT 0
#define MPI_U3_LINK_REG_PIU_TXDATA_LEN 32
#define MPI_U3_LINK_REG_PIU_TXDATA_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_DFX_PIU_RX_INFO0_OFFSET 0x65C
#define MPI_U3_LINK_REG_PIU_POWERPRESENT_ASYNC_MASK 0x1000000
#define MPI_U3_LINK_REG_PIU_POWERPRESENT_ASYNC_SHIFT 24
#define MPI_U3_LINK_REG_PIU_POWERPRESENT_ASYNC_LEN 1
#define MPI_U3_LINK_REG_PIU_POWERPRESENT_ASYNC_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXSTATUS_SYNC_MASK 0xE00000
#define MPI_U3_LINK_REG_PIU_RXSTATUS_SYNC_SHIFT 21
#define MPI_U3_LINK_REG_PIU_RXSTATUS_SYNC_LEN 3
#define MPI_U3_LINK_REG_PIU_RXSTATUS_SYNC_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXSTATUS_ASYNC_MASK 0x1C0000
#define MPI_U3_LINK_REG_PIU_RXSTATUS_ASYNC_SHIFT 18
#define MPI_U3_LINK_REG_PIU_RXSTATUS_ASYNC_LEN 3
#define MPI_U3_LINK_REG_PIU_RXSTATUS_ASYNC_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_DIR_ASYNC_MASK 0x20000
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_DIR_ASYNC_SHIFT 17
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_DIR_ASYNC_LEN 1
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_DIR_ASYNC_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_ASYNC_MASK 0x10000
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_ASYNC_SHIFT 16
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_ASYNC_LEN 1
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_ASYNC_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_SYNC_MASK 0x8000
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_SYNC_SHIFT 15
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_SYNC_LEN 1
#define MPI_U3_LINK_REG_PIU_PHYSTATUS_SYNC_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXVALID_ASYNC_MASK 0x4000
#define MPI_U3_LINK_REG_PIU_RXVALID_ASYNC_SHIFT 14
#define MPI_U3_LINK_REG_PIU_RXVALID_ASYNC_LEN 1
#define MPI_U3_LINK_REG_PIU_RXVALID_ASYNC_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXVALID_MASK 0x2000
#define MPI_U3_LINK_REG_PIU_RXVALID_SHIFT 13
#define MPI_U3_LINK_REG_PIU_RXVALID_LEN 1
#define MPI_U3_LINK_REG_PIU_RXVALID_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXSYNCHEADER_MASK 0x1E00
#define MPI_U3_LINK_REG_PIU_RXSYNCHEADER_SHIFT 9
#define MPI_U3_LINK_REG_PIU_RXSYNCHEADER_LEN 4
#define MPI_U3_LINK_REG_PIU_RXSYNCHEADER_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXELECIDLE_ASYNC_MASK 0x40
#define MPI_U3_LINK_REG_PIU_RXELECIDLE_ASYNC_SHIFT 6
#define MPI_U3_LINK_REG_PIU_RXELECIDLE_ASYNC_LEN 1
#define MPI_U3_LINK_REG_PIU_RXELECIDLE_ASYNC_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXSTARTBLOCK_MASK 0x20
#define MPI_U3_LINK_REG_PIU_RXSTARTBLOCK_SHIFT 5
#define MPI_U3_LINK_REG_PIU_RXSTARTBLOCK_LEN 1
#define MPI_U3_LINK_REG_PIU_RXSTARTBLOCK_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXDATAK_MASK 0x1E
#define MPI_U3_LINK_REG_PIU_RXDATAK_SHIFT 1
#define MPI_U3_LINK_REG_PIU_RXDATAK_LEN 4
#define MPI_U3_LINK_REG_PIU_RXDATAK_RESETVAL 0x0
#define MPI_U3_LINK_REG_PIU_RXDATAVALID_MASK 0x1
#define MPI_U3_LINK_REG_PIU_RXDATAVALID_SHIFT 0
#define MPI_U3_LINK_REG_PIU_RXDATAVALID_LEN 1
#define MPI_U3_LINK_REG_PIU_RXDATAVALID_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_PIU_RX_INFO1_OFFSET 0x660
#define MPI_U3_LINK_REG_PIU_RXDATA_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_PIU_RXDATA_SHIFT 0
#define MPI_U3_LINK_REG_PIU_RXDATA_LEN 32
#define MPI_U3_LINK_REG_PIU_RXDATA_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_DFX_GEN1_EXT_CP_INF0_OFFSET 0x664
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_DATA_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_DATA_SHIFT 0
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_DATA_LEN 32
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_DATA_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_DFX_GEN1_EXT_CP_INF1_OFFSET 0x668
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_TXDEEMPH_MASK 0x180
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_TXDEEMPH_SHIFT 7
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_TXDEEMPH_LEN 2
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_TXDEEMPH_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_SRCIND_MASK 0x70
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_SRCIND_SHIFT 4
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_SRCIND_LEN 3
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_SRCIND_RESETVAL 0x2
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_DK_MASK 0xF
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_DK_SHIFT 0
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_DK_LEN 4
#define MPI_U3_LINK_REG_CSR_GEN1_EXT_CP_DK_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_GEN2_EXT_CP_INF0_OFFSET 0x66C
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_DATA_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_DATA_SHIFT 0
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_DATA_LEN 32
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_DATA_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_DFX_GEN2_EXT_CP_INF1_OFFSET 0x670
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_DEC_MASK 0x2000000
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_DEC_SHIFT 25
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_DEC_LEN 1
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_DEC_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_TXDEEMPH_MASK 0x1FFFF80
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_TXDEEMPH_SHIFT 7
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_TXDEEMPH_LEN 18
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_TXDEEMPH_RESETVAL 0x00000
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_SRCIND_MASK 0x70
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_SRCIND_SHIFT 4
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_SRCIND_LEN 3
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_SRCIND_RESETVAL 0x2
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_CB_MASK 0x1
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_CB_SHIFT 0
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_CB_LEN 1
#define MPI_U3_LINK_REG_CSR_GEN2_EXT_CP_CB_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_PIPEIN_LOOPBACK_OFFSET 0x674
#define MPI_U3_LINK_REG_PIPE_INNER_LOOPBACK_EN_MASK 0x1
#define MPI_U3_LINK_REG_PIPE_INNER_LOOPBACK_EN_SHIFT 0
#define MPI_U3_LINK_REG_PIPE_INNER_LOOPBACK_EN_LEN 1
#define MPI_U3_LINK_REG_PIPE_INNER_LOOPBACK_EN_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_PIPEOUT_LOOPBACK_OFFSET 0x678
#define MPI_U3_LINK_REG_PIPE_OUTER_LOOPBACK_EN_MASK 0x1
#define MPI_U3_LINK_REG_PIPE_OUTER_LOOPBACK_EN_SHIFT 0
#define MPI_U3_LINK_REG_PIPE_OUTER_LOOPBACK_EN_LEN 1
#define MPI_U3_LINK_REG_PIPE_OUTER_LOOPBACK_EN_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_PHYIN_LOOPBACK_OFFSET 0x67C
#define MPI_U3_LINK_REG_PHY_INNER_LOOPBACK_EN_MASK 0x1
#define MPI_U3_LINK_REG_PHY_INNER_LOOPBACK_EN_SHIFT 0
#define MPI_U3_LINK_REG_PHY_INNER_LOOPBACK_EN_LEN 1
#define MPI_U3_LINK_REG_PHY_INNER_LOOPBACK_EN_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_TX_EI_GO_OFFSET 0x690
#define MPI_U3_LINK_REG_CSR_LC_HL_EI_GO_MASK 0x100
#define MPI_U3_LINK_REG_CSR_LC_HL_EI_GO_SHIFT 8
#define MPI_U3_LINK_REG_CSR_LC_HL_EI_GO_LEN 1
#define MPI_U3_LINK_REG_CSR_LC_HL_EI_GO_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI0_GO_MASK 0x80
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI0_GO_SHIFT 7
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI0_GO_LEN 1
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI0_GO_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI1_GO_MASK 0x40
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI1_GO_SHIFT 6
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI1_GO_LEN 1
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI1_GO_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_EP_EI_GO_MASK 0x20
#define MPI_U3_LINK_REG_CSR_PKT_EP_EI_GO_SHIFT 5
#define MPI_U3_LINK_REG_CSR_PKT_EP_EI_GO_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_EP_EI_GO_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_LENGTH_EI_GO_MASK 0x10
#define MPI_U3_LINK_REG_CSR_PKT_LENGTH_EI_GO_SHIFT 4
#define MPI_U3_LINK_REG_CSR_PKT_LENGTH_EI_GO_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_LENGTH_EI_GO_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_HP_EI_GO_MASK 0x8
#define MPI_U3_LINK_REG_CSR_PKT_HP_EI_GO_SHIFT 3
#define MPI_U3_LINK_REG_CSR_PKT_HP_EI_GO_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_HP_EI_GO_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_CRC16_EI_GO_MASK 0x4
#define MPI_U3_LINK_REG_CSR_PKT_CRC16_EI_GO_SHIFT 2
#define MPI_U3_LINK_REG_CSR_PKT_CRC16_EI_GO_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_CRC16_EI_GO_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_CRC5_EI_GO_MASK 0x2
#define MPI_U3_LINK_REG_CSR_PKT_CRC5_EI_GO_SHIFT 1
#define MPI_U3_LINK_REG_CSR_PKT_CRC5_EI_GO_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_CRC5_EI_GO_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_SEQNUM_EI_GO_MASK 0x1
#define MPI_U3_LINK_REG_CSR_PKT_SEQNUM_EI_GO_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PKT_SEQNUM_EI_GO_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_SEQNUM_EI_GO_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_TX_EI_DONE_OFFSET 0x694
#define MPI_U3_LINK_REG_CSR_LC_HL_EI_DONE_MASK 0x100
#define MPI_U3_LINK_REG_CSR_LC_HL_EI_DONE_SHIFT 8
#define MPI_U3_LINK_REG_CSR_LC_HL_EI_DONE_LEN 1
#define MPI_U3_LINK_REG_CSR_LC_HL_EI_DONE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI0_DONE_MASK 0x80
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI0_DONE_SHIFT 7
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI0_DONE_LEN 1
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI0_DONE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI1_DONE_MASK 0x40
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI1_DONE_SHIFT 6
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI1_DONE_LEN 1
#define MPI_U3_LINK_REG_CSR_LC_CRC5_EI1_DONE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_EP_EI_DONE_MASK 0x20
#define MPI_U3_LINK_REG_CSR_PKT_EP_EI_DONE_SHIFT 5
#define MPI_U3_LINK_REG_CSR_PKT_EP_EI_DONE_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_EP_EI_DONE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_LENGTH_EI_DONE_MASK 0x10
#define MPI_U3_LINK_REG_CSR_PKT_LENGTH_EI_DONE_SHIFT 4
#define MPI_U3_LINK_REG_CSR_PKT_LENGTH_EI_DONE_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_LENGTH_EI_DONE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_HP_EI_DONE_MASK 0x8
#define MPI_U3_LINK_REG_CSR_PKT_HP_EI_DONE_SHIFT 3
#define MPI_U3_LINK_REG_CSR_PKT_HP_EI_DONE_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_HP_EI_DONE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_CRC16_EI_DONE_MASK 0x4
#define MPI_U3_LINK_REG_CSR_PKT_CRC16_EI_DONE_SHIFT 2
#define MPI_U3_LINK_REG_CSR_PKT_CRC16_EI_DONE_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_CRC16_EI_DONE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_CRC5_EI_DONE_MASK 0x2
#define MPI_U3_LINK_REG_CSR_PKT_CRC5_EI_DONE_SHIFT 1
#define MPI_U3_LINK_REG_CSR_PKT_CRC5_EI_DONE_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_CRC5_EI_DONE_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_PKT_SEQNUM_EI_DONE_MASK 0x1
#define MPI_U3_LINK_REG_CSR_PKT_SEQNUM_EI_DONE_SHIFT 0
#define MPI_U3_LINK_REG_CSR_PKT_SEQNUM_EI_DONE_LEN 1
#define MPI_U3_LINK_REG_CSR_PKT_SEQNUM_EI_DONE_RESETVAL 0x0

#define MPI_U3_LINK_REG_DFX_TXLC_FIFO_INFO_OFFSET 0x698
#define MPI_U3_LINK_REG_FLLC_FIFO_CNT_MASK 0x3C
#define MPI_U3_LINK_REG_FLLC_FIFO_CNT_SHIFT 2
#define MPI_U3_LINK_REG_FLLC_FIFO_CNT_LEN 4
#define MPI_U3_LINK_REG_FLLC_FIFO_CNT_RESETVAL 0x0
#define MPI_U3_LINK_REG_FLLC_FIFO_EMPTY_MASK 0x2
#define MPI_U3_LINK_REG_FLLC_FIFO_EMPTY_SHIFT 1
#define MPI_U3_LINK_REG_FLLC_FIFO_EMPTY_LEN 1
#define MPI_U3_LINK_REG_FLLC_FIFO_EMPTY_RESETVAL 0x0
#define MPI_U3_LINK_REG_FLLC_FIFO_FULL_MASK 0x1
#define MPI_U3_LINK_REG_FLLC_FIFO_FULL_SHIFT 0
#define MPI_U3_LINK_REG_FLLC_FIFO_FULL_LEN 1
#define MPI_U3_LINK_REG_FLLC_FIFO_FULL_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_DFX_RX_PIU_INTF_CFG_OFFSET 0x700
#define MPI_U3_LINK_REG_CSR_RX_ABIST_CHECK_EN_MASK 0x1
#define MPI_U3_LINK_REG_CSR_RX_ABIST_CHECK_EN_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_ABIST_CHECK_EN_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_ABIST_CHECK_EN_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_DFX_RX_PIU_INTF_STATE0_OFFSET 0x704
#define MPI_U3_LINK_REG_CSR_B1_BCNT_DK_MASK 0x2000000
#define MPI_U3_LINK_REG_CSR_B1_BCNT_DK_SHIFT 25
#define MPI_U3_LINK_REG_CSR_B1_BCNT_DK_LEN 1
#define MPI_U3_LINK_REG_CSR_B1_BCNT_DK_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_B0_BCNT_DK_MASK 0x1000000
#define MPI_U3_LINK_REG_CSR_B0_BCNT_DK_SHIFT 24
#define MPI_U3_LINK_REG_CSR_B0_BCNT_DK_LEN 1
#define MPI_U3_LINK_REG_CSR_B0_BCNT_DK_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_B1_BCNT_MASK 0xFF0000
#define MPI_U3_LINK_REG_CSR_B1_BCNT_SHIFT 16
#define MPI_U3_LINK_REG_CSR_B1_BCNT_LEN 8
#define MPI_U3_LINK_REG_CSR_B1_BCNT_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_B0_BCNT_MASK 0xFF00
#define MPI_U3_LINK_REG_CSR_B0_BCNT_SHIFT 8
#define MPI_U3_LINK_REG_CSR_B0_BCNT_LEN 8
#define MPI_U3_LINK_REG_CSR_B0_BCNT_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_RX_PIU_POLARITY_MASK 0x20
#define MPI_U3_LINK_REG_CSR_RX_PIU_POLARITY_SHIFT 5
#define MPI_U3_LINK_REG_CSR_RX_PIU_POLARITY_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_PIU_POLARITY_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RX_DATAVLD_MASK 0x10
#define MPI_U3_LINK_REG_CSR_RX_DATAVLD_SHIFT 4
#define MPI_U3_LINK_REG_CSR_RX_DATAVLD_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_DATAVLD_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_EBUFFER_UNDERFLOW_MASK 0x8
#define MPI_U3_LINK_REG_CSR_EBUFFER_UNDERFLOW_SHIFT 3
#define MPI_U3_LINK_REG_CSR_EBUFFER_UNDERFLOW_LEN 1
#define MPI_U3_LINK_REG_CSR_EBUFFER_UNDERFLOW_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_EBUFFER_OVERFLOW_MASK 0x4
#define MPI_U3_LINK_REG_CSR_EBUFFER_OVERFLOW_SHIFT 2
#define MPI_U3_LINK_REG_CSR_EBUFFER_OVERFLOW_LEN 1
#define MPI_U3_LINK_REG_CSR_EBUFFER_OVERFLOW_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_DISPARITY_ERR_VLD_MASK 0x2
#define MPI_U3_LINK_REG_CSR_DISPARITY_ERR_VLD_SHIFT 1
#define MPI_U3_LINK_REG_CSR_DISPARITY_ERR_VLD_LEN 1
#define MPI_U3_LINK_REG_CSR_DISPARITY_ERR_VLD_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_CODE_ERR_VLD_MASK 0x1
#define MPI_U3_LINK_REG_CSR_CODE_ERR_VLD_SHIFT 0
#define MPI_U3_LINK_REG_CSR_CODE_ERR_VLD_LEN 1
#define MPI_U3_LINK_REG_CSR_CODE_ERR_VLD_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_DFX_RX_PIU_INTF_STATE1_OFFSET 0x708
#define MPI_U3_LINK_REG_CSR_ABIST_ERR_CNT_MASK 0xFF000000
#define MPI_U3_LINK_REG_CSR_ABIST_ERR_CNT_SHIFT 24
#define MPI_U3_LINK_REG_CSR_ABIST_ERR_CNT_LEN 8
#define MPI_U3_LINK_REG_CSR_ABIST_ERR_CNT_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_ABIST_START_CNT_MASK 0xFFFFFF
#define MPI_U3_LINK_REG_CSR_ABIST_START_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_ABIST_START_CNT_LEN 24
#define MPI_U3_LINK_REG_CSR_ABIST_START_CNT_RESETVAL 0x000000

#define MPI_U3_LINK_REG_CSR_DFX_RX_TS_CFG_OFFSET 0x70C
#define MPI_U3_LINK_REG_CSR_TS_INT_SEL_MASK 0x3F0000
#define MPI_U3_LINK_REG_CSR_TS_INT_SEL_SHIFT 16
#define MPI_U3_LINK_REG_CSR_TS_INT_SEL_LEN 6
#define MPI_U3_LINK_REG_CSR_TS_INT_SEL_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_TS2_SEL_MASK 0x300
#define MPI_U3_LINK_REG_CSR_TS2_SEL_SHIFT 8
#define MPI_U3_LINK_REG_CSR_TS2_SEL_LEN 2
#define MPI_U3_LINK_REG_CSR_TS2_SEL_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LTSSM_TS_SEL_MASK 0x7F
#define MPI_U3_LINK_REG_CSR_LTSSM_TS_SEL_SHIFT 0
#define MPI_U3_LINK_REG_CSR_LTSSM_TS_SEL_LEN 7
#define MPI_U3_LINK_REG_CSR_LTSSM_TS_SEL_RESETVAL 0x00

#define MPI_U3_LINK_REG_CSR_DFX_RX_TS_STATE0_OFFSET 0x710
#define MPI_U3_LINK_REG_CSR_TS2_CNT_MASK 0xFFFF0000
#define MPI_U3_LINK_REG_CSR_TS2_CNT_SHIFT 16
#define MPI_U3_LINK_REG_CSR_TS2_CNT_LEN 16
#define MPI_U3_LINK_REG_CSR_TS2_CNT_RESETVAL 0x0000
#define MPI_U3_LINK_REG_CSR_TS1_CNT_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_TS1_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_TS1_CNT_LEN 16
#define MPI_U3_LINK_REG_CSR_TS1_CNT_RESETVAL 0x0000

#define MPI_U3_LINK_REG_CSR_DFX_RX_TS_STATE1_OFFSET 0x714
#define MPI_U3_LINK_REG_CSR_TS_INT_CNT_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_TS_INT_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_TS_INT_CNT_LEN 16
#define MPI_U3_LINK_REG_CSR_TS_INT_CNT_RESETVAL 0x0000

#define MPI_U3_LINK_REG_CSR_DFX_RX_PKT_CFG_OFFSET 0x718
#define MPI_U3_LINK_REG_CSR_DPP_ERR_CNT_SEL_MASK 0x70000
#define MPI_U3_LINK_REG_CSR_DPP_ERR_CNT_SEL_SHIFT 16
#define MPI_U3_LINK_REG_CSR_DPP_ERR_CNT_SEL_LEN 3
#define MPI_U3_LINK_REG_CSR_DPP_ERR_CNT_SEL_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_HP_ERR_CNT_SEL_MASK 0xF00
#define MPI_U3_LINK_REG_CSR_HP_ERR_CNT_SEL_SHIFT 8
#define MPI_U3_LINK_REG_CSR_HP_ERR_CNT_SEL_LEN 4
#define MPI_U3_LINK_REG_CSR_HP_ERR_CNT_SEL_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_HP_CNT_TYPE_SEL_MASK 0x3
#define MPI_U3_LINK_REG_CSR_HP_CNT_TYPE_SEL_SHIFT 0
#define MPI_U3_LINK_REG_CSR_HP_CNT_TYPE_SEL_LEN 2
#define MPI_U3_LINK_REG_CSR_HP_CNT_TYPE_SEL_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_DFX_RX_PKT_STATE0_OFFSET 0x71C
#define MPI_U3_LINK_REG_CSR_HP_CNT_MASK 0x7000000
#define MPI_U3_LINK_REG_CSR_HP_CNT_SHIFT 24
#define MPI_U3_LINK_REG_CSR_HP_CNT_LEN 3
#define MPI_U3_LINK_REG_CSR_HP_CNT_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_DPP_CNT_MASK 0x3FFF00
#define MPI_U3_LINK_REG_CSR_DPP_CNT_SHIFT 8
#define MPI_U3_LINK_REG_CSR_DPP_CNT_LEN 14
#define MPI_U3_LINK_REG_CSR_DPP_CNT_RESETVAL 0x0000
#define MPI_U3_LINK_REG_CSR_RX_PKT_RECOV_MASK 0x30
#define MPI_U3_LINK_REG_CSR_RX_PKT_RECOV_SHIFT 4
#define MPI_U3_LINK_REG_CSR_RX_PKT_RECOV_LEN 2
#define MPI_U3_LINK_REG_CSR_RX_PKT_RECOV_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RXFIFO_EMPTY_MASK 0x8
#define MPI_U3_LINK_REG_CSR_RXFIFO_EMPTY_SHIFT 3
#define MPI_U3_LINK_REG_CSR_RXFIFO_EMPTY_LEN 1
#define MPI_U3_LINK_REG_CSR_RXFIFO_EMPTY_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RXFIFO_FULL_MASK 0x4
#define MPI_U3_LINK_REG_CSR_RXFIFO_FULL_SHIFT 2
#define MPI_U3_LINK_REG_CSR_RXFIFO_FULL_LEN 1
#define MPI_U3_LINK_REG_CSR_RXFIFO_FULL_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RXFIFO_OVERFLOW_MASK 0x2
#define MPI_U3_LINK_REG_CSR_RXFIFO_OVERFLOW_SHIFT 1
#define MPI_U3_LINK_REG_CSR_RXFIFO_OVERFLOW_LEN 1
#define MPI_U3_LINK_REG_CSR_RXFIFO_OVERFLOW_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RXFIFO_UNDERFLOW_MASK 0x1
#define MPI_U3_LINK_REG_CSR_RXFIFO_UNDERFLOW_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RXFIFO_UNDERFLOW_LEN 1
#define MPI_U3_LINK_REG_CSR_RXFIFO_UNDERFLOW_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_DFX_RX_PKT_STATE1_OFFSET 0x720
#define MPI_U3_LINK_REG_CSR_HP_TOTAL_CNT_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_HP_TOTAL_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_HP_TOTAL_CNT_LEN 32
#define MPI_U3_LINK_REG_CSR_HP_TOTAL_CNT_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_DFX_RX_PKT_STATE2_OFFSET 0x724
#define MPI_U3_LINK_REG_CSR_HP_TYPE_CNT_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_HP_TYPE_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_HP_TYPE_CNT_LEN 32
#define MPI_U3_LINK_REG_CSR_HP_TYPE_CNT_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_DFX_RX_PKT_STATE3_OFFSET 0x728
#define MPI_U3_LINK_REG_CSR_HP_DROP_CNT_MASK 0xFFFF0000
#define MPI_U3_LINK_REG_CSR_HP_DROP_CNT_SHIFT 16
#define MPI_U3_LINK_REG_CSR_HP_DROP_CNT_LEN 16
#define MPI_U3_LINK_REG_CSR_HP_DROP_CNT_RESETVAL 0x0000
#define MPI_U3_LINK_REG_CSR_HP_ERR_CNT_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_HP_ERR_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_HP_ERR_CNT_LEN 16
#define MPI_U3_LINK_REG_CSR_HP_ERR_CNT_RESETVAL 0x0000

#define MPI_U3_LINK_REG_CSR_DFX_RX_PKT_STATE4_OFFSET 0x72C
#define MPI_U3_LINK_REG_CSR_DPP_TOTAL_CNT_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_DPP_TOTAL_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_DPP_TOTAL_CNT_LEN 32
#define MPI_U3_LINK_REG_CSR_DPP_TOTAL_CNT_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_DFX_RX_PKT_STATE5_OFFSET 0x730
#define MPI_U3_LINK_REG_CSR_DPP_OK_CNT_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_DPP_OK_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_DPP_OK_CNT_LEN 32
#define MPI_U3_LINK_REG_CSR_DPP_OK_CNT_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_DFX_RX_PKT_STATE6_OFFSET 0x734
#define MPI_U3_LINK_REG_CSR_DPP_DROP_CNT_MASK 0xFFFF0000
#define MPI_U3_LINK_REG_CSR_DPP_DROP_CNT_SHIFT 16
#define MPI_U3_LINK_REG_CSR_DPP_DROP_CNT_LEN 16
#define MPI_U3_LINK_REG_CSR_DPP_DROP_CNT_RESETVAL 0x0000
#define MPI_U3_LINK_REG_CSR_DPP_ERR_CNT_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_DPP_ERR_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_DPP_ERR_CNT_LEN 16
#define MPI_U3_LINK_REG_CSR_DPP_ERR_CNT_RESETVAL 0x0000

#define MPI_U3_LINK_REG_CSR_DFX_RX_LC_CFG_OFFSET 0x738
#define MPI_U3_LINK_REG_CSR_RX_LC_ERR_SEL_MASK 0xF
#define MPI_U3_LINK_REG_CSR_RX_LC_ERR_SEL_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_LC_ERR_SEL_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_LC_ERR_SEL_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_DFX_RX_LC_STATE0_OFFSET 0x73C
#define MPI_U3_LINK_REG_CSR_TX_ACK_SEQ_NUM_MASK 0xF0000000
#define MPI_U3_LINK_REG_CSR_TX_ACK_SEQ_NUM_SHIFT 28
#define MPI_U3_LINK_REG_CSR_TX_ACK_SEQ_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_TX_ACK_SEQ_NUM_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RX_SEQ_NUM_MASK 0xF000000
#define MPI_U3_LINK_REG_CSR_RX_SEQ_NUM_SHIFT 24
#define MPI_U3_LINK_REG_CSR_RX_SEQ_NUM_LEN 4
#define MPI_U3_LINK_REG_CSR_RX_SEQ_NUM_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_T2_CRD_PENDING_CNT_MASK 0x700000
#define MPI_U3_LINK_REG_CSR_T2_CRD_PENDING_CNT_SHIFT 20
#define MPI_U3_LINK_REG_CSR_T2_CRD_PENDING_CNT_LEN 3
#define MPI_U3_LINK_REG_CSR_T2_CRD_PENDING_CNT_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_T1_CRD_PENDING_CNT_MASK 0x70000
#define MPI_U3_LINK_REG_CSR_T1_CRD_PENDING_CNT_SHIFT 16
#define MPI_U3_LINK_REG_CSR_T1_CRD_PENDING_CNT_LEN 3
#define MPI_U3_LINK_REG_CSR_T1_CRD_PENDING_CNT_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LOCAL_T2_CRD_NUM_MASK 0x7000
#define MPI_U3_LINK_REG_CSR_LOCAL_T2_CRD_NUM_SHIFT 12
#define MPI_U3_LINK_REG_CSR_LOCAL_T2_CRD_NUM_LEN 3
#define MPI_U3_LINK_REG_CSR_LOCAL_T2_CRD_NUM_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_LOCAL_T1_CRD_NUM_MASK 0x700
#define MPI_U3_LINK_REG_CSR_LOCAL_T1_CRD_NUM_SHIFT 8
#define MPI_U3_LINK_REG_CSR_LOCAL_T1_CRD_NUM_LEN 3
#define MPI_U3_LINK_REG_CSR_LOCAL_T1_CRD_NUM_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_REMOTE_T2_CRD_NUM_MASK 0x70
#define MPI_U3_LINK_REG_CSR_REMOTE_T2_CRD_NUM_SHIFT 4
#define MPI_U3_LINK_REG_CSR_REMOTE_T2_CRD_NUM_LEN 3
#define MPI_U3_LINK_REG_CSR_REMOTE_T2_CRD_NUM_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_REMOTE_T1_CRD_NUM_MASK 0x7
#define MPI_U3_LINK_REG_CSR_REMOTE_T1_CRD_NUM_SHIFT 0
#define MPI_U3_LINK_REG_CSR_REMOTE_T1_CRD_NUM_LEN 3
#define MPI_U3_LINK_REG_CSR_REMOTE_T1_CRD_NUM_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_DFX_RX_LC_STATE1_OFFSET 0x740
#define MPI_U3_LINK_REG_CSR_U0_PEND_RECOV_CNT_MASK 0xF000
#define MPI_U3_LINK_REG_CSR_U0_PEND_RECOV_CNT_SHIFT 12
#define MPI_U3_LINK_REG_CSR_U0_PEND_RECOV_CNT_LEN 4
#define MPI_U3_LINK_REG_CSR_U0_PEND_RECOV_CNT_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_FL_RECOV_MASK 0xFF0
#define MPI_U3_LINK_REG_CSR_FL_RECOV_SHIFT 4
#define MPI_U3_LINK_REG_CSR_FL_RECOV_LEN 8
#define MPI_U3_LINK_REG_CSR_FL_RECOV_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_RX_LDN_VLD_MASK 0x2
#define MPI_U3_LINK_REG_CSR_RX_LDN_VLD_SHIFT 1
#define MPI_U3_LINK_REG_CSR_RX_LDN_VLD_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_LDN_VLD_RESETVAL 0x0
#define MPI_U3_LINK_REG_CSR_RX_LUP_VLD_MASK 0x1
#define MPI_U3_LINK_REG_CSR_RX_LUP_VLD_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_LUP_VLD_LEN 1
#define MPI_U3_LINK_REG_CSR_RX_LUP_VLD_RESETVAL 0x0

#define MPI_U3_LINK_REG_CSR_DFX_RX_LCT_STATE2_OFFSET 0x744
#define MPI_U3_LINK_REG_CSR_RX_LC_TOTAL_CNT_MASK 0xFFFFFFFF
#define MPI_U3_LINK_REG_CSR_RX_LC_TOTAL_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_LC_TOTAL_CNT_LEN 32
#define MPI_U3_LINK_REG_CSR_RX_LC_TOTAL_CNT_RESETVAL 0x00000000

#define MPI_U3_LINK_REG_CSR_DFX_RX_LC_STATE3_OFFSET 0x748
#define MPI_U3_LINK_REG_CSR_TX_LRTY_CNT_MASK 0xFF000000
#define MPI_U3_LINK_REG_CSR_TX_LRTY_CNT_SHIFT 24
#define MPI_U3_LINK_REG_CSR_TX_LRTY_CNT_LEN 8
#define MPI_U3_LINK_REG_CSR_TX_LRTY_CNT_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_RX_LRTY_CNT_MASK 0xFF0000
#define MPI_U3_LINK_REG_CSR_RX_LRTY_CNT_SHIFT 16
#define MPI_U3_LINK_REG_CSR_RX_LRTY_CNT_LEN 8
#define MPI_U3_LINK_REG_CSR_RX_LRTY_CNT_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_TX_LBAD_CNT_MASK 0xFF00
#define MPI_U3_LINK_REG_CSR_TX_LBAD_CNT_SHIFT 8
#define MPI_U3_LINK_REG_CSR_TX_LBAD_CNT_LEN 8
#define MPI_U3_LINK_REG_CSR_TX_LBAD_CNT_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_RX_LBAD_CNT_MASK 0xFF
#define MPI_U3_LINK_REG_CSR_RX_LBAD_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_LBAD_CNT_LEN 8
#define MPI_U3_LINK_REG_CSR_RX_LBAD_CNT_RESETVAL 0x00

#define MPI_U3_LINK_REG_CSR_DFX_RX_LC_STATE4_OFFSET 0x74C
#define MPI_U3_LINK_REG_CSR_RX_PM_CNT_MASK 0xFF0000
#define MPI_U3_LINK_REG_CSR_RX_PM_CNT_SHIFT 16
#define MPI_U3_LINK_REG_CSR_RX_PM_CNT_LEN 8
#define MPI_U3_LINK_REG_CSR_RX_PM_CNT_RESETVAL 0x00
#define MPI_U3_LINK_REG_CSR_RX_LC_ERR_CNT_MASK 0xFFFF
#define MPI_U3_LINK_REG_CSR_RX_LC_ERR_CNT_SHIFT 0
#define MPI_U3_LINK_REG_CSR_RX_LC_ERR_CNT_LEN 16
#define MPI_U3_LINK_REG_CSR_RX_LC_ERR_CNT_RESETVAL 0x0000


#endif // __MPI_U3_LINK_REG_ADDR_DEFINE_H__
