{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562785739336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562785739337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 23:08:59 2019 " "Processing started: Wed Jul 10 23:08:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562785739337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785739337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785739337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562785739646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562785739646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu " "Found entity 1: riscv_cpu" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562785753761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785753761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramm " "Found entity 1: ramm" {  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562785753762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785753762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_cpu " "Elaborating entity \"riscv_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562785753820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 riscv_cpu.v(99) " "Verilog HDL assignment warning at riscv_cpu.v(99): truncated value with size 32 to match size of target (4)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562785753827 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(108) " "Verilog HDL Case Statement warning at riscv_cpu.v(108): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 108 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562785753827 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(112) " "Verilog HDL Case Statement warning at riscv_cpu.v(112): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 112 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562785753827 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(116) " "Verilog HDL Case Statement warning at riscv_cpu.v(116): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 116 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562785753827 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(117) " "Verilog HDL Case Statement warning at riscv_cpu.v(117): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 117 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562785753827 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "riscv_cpu.v(118) " "Verilog HDL Case Statement warning at riscv_cpu.v(118): case item expression never matches the case expression" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 118 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1562785753827 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(106) " "Verilog HDL Case Statement warning at riscv_cpu.v(106): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562785753827 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(224) " "Verilog HDL Case Statement warning at riscv_cpu.v(224): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 224 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562785753846 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 riscv_cpu.v(256) " "Verilog HDL assignment warning at riscv_cpu.v(256): truncated value with size 20 to match size of target (12)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562785753854 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 riscv_cpu.v(268) " "Verilog HDL assignment warning at riscv_cpu.v(268): truncated value with size 20 to match size of target (12)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562785753857 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(290) " "Verilog HDL Case Statement warning at riscv_cpu.v(290): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 290 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562785753864 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(362) " "Verilog HDL Case Statement warning at riscv_cpu.v(362): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 362 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562785753883 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(466) " "Verilog HDL assignment warning at riscv_cpu.v(466): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562785753901 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(468) " "Verilog HDL assignment warning at riscv_cpu.v(468): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562785753901 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(470) " "Verilog HDL assignment warning at riscv_cpu.v(470): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562785753901 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(472) " "Verilog HDL assignment warning at riscv_cpu.v(472): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562785753901 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_cpu.v(474) " "Verilog HDL assignment warning at riscv_cpu.v(474): truncated value with size 32 to match size of target (1)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1562785753901 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(464) " "Verilog HDL Case Statement warning at riscv_cpu.v(464): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 464 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562785753901 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(489) " "Verilog HDL Case Statement warning at riscv_cpu.v(489): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 489 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562785753903 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(508) " "Verilog HDL Case Statement warning at riscv_cpu.v(508): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 508 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562785753912 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscv_cpu.v(139) " "Verilog HDL Case Statement warning at riscv_cpu.v(139): incomplete case statement has no default case item" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562785753912 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledss riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"ledss\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753969 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"load\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753969 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "store riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"store\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753969 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_enable riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"wr_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753969 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "romline riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"romline\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753969 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753970 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func3 riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"func3\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753970 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm20 riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"imm20\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753970 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753970 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753975 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753976 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753976 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753976 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "storeloadaddr riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"storeloadaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753976 "|riscv_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datwr riscv_cpu.v(97) " "Verilog HDL Always Construct warning at riscv_cpu.v(97): inferring latch(es) for variable \"datwr\", which holds its previous value in one or more paths through the always construct" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562785753976 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[0\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754193 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[1\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754193 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[2\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754193 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[3\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754193 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[4\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754194 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[5\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754194 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[6\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754194 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[7\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754194 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[8\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754194 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[9\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754194 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[10\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754194 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[11\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754194 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[12\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754195 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[13\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754195 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[14\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754195 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[15\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754195 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[16\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754195 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[17\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754195 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[18\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754195 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[19\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754196 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[20\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754196 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[21\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754196 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[22\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754196 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[23\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754196 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[24\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754196 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[25\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754196 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[26\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754196 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[27\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754197 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[28\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754197 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[29\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754197 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[30\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754197 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datwr\[31\] riscv_cpu.v(103) " "Inferred latch for \"datwr\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754197 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[0\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754197 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[1\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754197 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[2\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754198 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[3\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754198 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[4\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754198 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[5\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754198 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[6\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754198 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[7\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754198 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[8\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754198 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[9\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754198 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[10\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754198 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[11\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754199 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[12\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754199 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[13\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754199 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[14\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754199 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[15\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754199 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[16\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754199 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[17\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754199 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[18\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754199 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[19\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754199 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[20\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754200 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[21\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754200 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[22\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754200 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[23\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754200 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[24\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754200 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[25\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754200 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[26\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754200 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[27\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754200 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[28\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754201 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[29\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754201 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[30\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754201 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "storeloadaddr\[31\] riscv_cpu.v(103) " "Inferred latch for \"storeloadaddr\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754201 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] riscv_cpu.v(103) " "Inferred latch for \"pc\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754201 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] riscv_cpu.v(103) " "Inferred latch for \"pc\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754201 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] riscv_cpu.v(103) " "Inferred latch for \"pc\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754201 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] riscv_cpu.v(103) " "Inferred latch for \"pc\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754202 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] riscv_cpu.v(103) " "Inferred latch for \"pc\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754202 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] riscv_cpu.v(103) " "Inferred latch for \"pc\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754202 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] riscv_cpu.v(103) " "Inferred latch for \"pc\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754202 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] riscv_cpu.v(103) " "Inferred latch for \"pc\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754203 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] riscv_cpu.v(103) " "Inferred latch for \"pc\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754203 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] riscv_cpu.v(103) " "Inferred latch for \"pc\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754203 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] riscv_cpu.v(103) " "Inferred latch for \"pc\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754203 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] riscv_cpu.v(103) " "Inferred latch for \"pc\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754204 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] riscv_cpu.v(103) " "Inferred latch for \"pc\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754204 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] riscv_cpu.v(103) " "Inferred latch for \"pc\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754204 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] riscv_cpu.v(103) " "Inferred latch for \"pc\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754205 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] riscv_cpu.v(103) " "Inferred latch for \"pc\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754205 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[16\] riscv_cpu.v(103) " "Inferred latch for \"pc\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754206 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[17\] riscv_cpu.v(103) " "Inferred latch for \"pc\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754206 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[18\] riscv_cpu.v(103) " "Inferred latch for \"pc\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754206 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[19\] riscv_cpu.v(103) " "Inferred latch for \"pc\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754207 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[20\] riscv_cpu.v(103) " "Inferred latch for \"pc\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754207 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[21\] riscv_cpu.v(103) " "Inferred latch for \"pc\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754208 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[22\] riscv_cpu.v(103) " "Inferred latch for \"pc\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754208 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[23\] riscv_cpu.v(103) " "Inferred latch for \"pc\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754208 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[24\] riscv_cpu.v(103) " "Inferred latch for \"pc\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754209 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[25\] riscv_cpu.v(103) " "Inferred latch for \"pc\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754209 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[26\] riscv_cpu.v(103) " "Inferred latch for \"pc\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754210 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[27\] riscv_cpu.v(103) " "Inferred latch for \"pc\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754210 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[28\] riscv_cpu.v(103) " "Inferred latch for \"pc\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754211 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[29\] riscv_cpu.v(103) " "Inferred latch for \"pc\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754211 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[30\] riscv_cpu.v(103) " "Inferred latch for \"pc\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754211 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[31\] riscv_cpu.v(103) " "Inferred latch for \"pc\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754212 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754212 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754213 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754213 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754214 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754214 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754215 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754215 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754216 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754216 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754217 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754217 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754218 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754218 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754219 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754219 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754220 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754220 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754220 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754221 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754221 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754221 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754221 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754222 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754222 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754222 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754223 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754223 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754223 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754224 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754224 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754224 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[31\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754225 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754225 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754225 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754226 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754226 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754226 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754227 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754227 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754227 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754227 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754228 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754228 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754228 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754229 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754229 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754229 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754230 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754230 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754230 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754230 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754231 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754231 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754231 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754232 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754232 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754232 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754233 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754233 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754233 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754234 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754234 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754234 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[30\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754235 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754235 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754235 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754236 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754236 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754236 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754237 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754237 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754237 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754237 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754238 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754238 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754238 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754239 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754239 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754239 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754240 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754240 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754240 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754241 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754241 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754241 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754241 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754242 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754242 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754242 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754243 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754243 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754243 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754244 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754244 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754244 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[29\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754245 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754245 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754245 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754246 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754246 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754246 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754247 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754247 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754247 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754248 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754248 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754248 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754248 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754249 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754249 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754249 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754250 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754250 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754250 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754251 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754251 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754251 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754252 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754252 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754252 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754253 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754253 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754253 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754253 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754254 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754254 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754254 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[28\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754255 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754255 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754256 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754256 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754257 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754257 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754257 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754258 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754258 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754258 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754259 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754259 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754262 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754262 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754263 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754263 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754263 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754264 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754264 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754264 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754265 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754265 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754265 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754266 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754266 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754266 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754267 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754267 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754267 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754268 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754268 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754268 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[27\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754269 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754269 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754269 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754270 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754270 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754270 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754271 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754271 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754271 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754272 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754272 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754272 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754273 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754273 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754273 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754273 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754274 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754274 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754274 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754275 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754275 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754275 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754276 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754276 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754276 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754277 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754277 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754277 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754278 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754278 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754278 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754279 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[26\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754279 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754279 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754280 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754280 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754280 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754281 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754281 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754281 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754282 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754282 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754282 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754283 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754283 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754284 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754284 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754284 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754285 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754285 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754285 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754286 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754286 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754286 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754287 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754287 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754287 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754288 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754288 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754288 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754289 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754289 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754289 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754290 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[25\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754290 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754290 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754291 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754291 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754291 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754292 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754292 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754292 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754293 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754293 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754293 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754294 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754294 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754294 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754295 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754295 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754295 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754296 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754296 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754296 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754297 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754297 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754297 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754298 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754298 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754298 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754298 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754299 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754299 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754299 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754300 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754300 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[24\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754300 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754301 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754301 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754301 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754302 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754302 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754302 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754303 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754303 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754303 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754304 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754304 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754305 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754305 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754306 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754306 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754307 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754307 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754308 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754308 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754309 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754309 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754310 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754310 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754311 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754312 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754312 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754313 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754313 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754314 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754314 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754315 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[23\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754315 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754316 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754317 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754317 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754318 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754318 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754319 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754319 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754320 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754320 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754321 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754321 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754322 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754323 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754323 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754324 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754325 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754325 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754326 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754326 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754327 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754327 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754328 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754328 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754329 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754329 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754330 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754331 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754331 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754332 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754332 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754333 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[22\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754333 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754334 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754334 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754335 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754335 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754336 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754336 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754337 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754338 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754338 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754339 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754339 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754340 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754340 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754341 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754341 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754342 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754342 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754343 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754345 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754345 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754346 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754346 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754347 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754347 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754347 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754348 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754348 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754348 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754349 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754349 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754349 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[21\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754350 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754350 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754350 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754351 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754351 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754351 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754352 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754352 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754352 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754353 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754353 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754353 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754354 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754354 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754354 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754355 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754355 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754355 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754356 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754356 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754357 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754357 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754357 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754358 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754358 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754358 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754359 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754359 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754359 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754360 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754360 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754360 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[20\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754361 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754361 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754361 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754362 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754362 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754363 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754363 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754363 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754364 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754364 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754364 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754364 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754369 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754369 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754370 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754370 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754370 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754371 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754371 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754371 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754372 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754372 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754372 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754373 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754373 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754373 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754374 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754374 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754374 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754375 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754375 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754375 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[19\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754376 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754376 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754376 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754377 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754377 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754377 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754378 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754378 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754378 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754379 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754379 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754379 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754380 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754380 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754380 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754381 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754381 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754381 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754382 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754382 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754382 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754383 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754383 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754383 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754384 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754384 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754384 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754385 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754385 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754385 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754386 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754386 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[18\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754386 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754387 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754387 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754387 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754388 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754388 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754388 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754389 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754389 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754389 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754390 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754390 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754390 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754391 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754391 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754391 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754392 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754392 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754392 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754393 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754393 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754393 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754394 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754394 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754394 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754395 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754395 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754395 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754396 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754396 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754396 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754397 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[17\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754397 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754397 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754398 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754398 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754398 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754399 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754399 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754399 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754400 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754400 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754400 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754401 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754401 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754401 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754402 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754402 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754402 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754403 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754403 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754403 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754404 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754404 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754405 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754405 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754405 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754406 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754406 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754406 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754407 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[16\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754408 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754409 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754410 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754411 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754412 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754413 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754413 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754413 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754414 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754414 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754414 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754415 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754415 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754415 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754416 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754416 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754417 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754417 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754417 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754418 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754418 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754418 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754419 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754419 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754420 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[15\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754420 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754420 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754421 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754421 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754421 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754422 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754422 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754423 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754423 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754424 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754424 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754425 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754425 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754425 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754426 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754426 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754427 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754427 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754427 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754427 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754428 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754428 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754428 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754429 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754429 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754429 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754430 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754430 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754430 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754431 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754431 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754431 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[14\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754432 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754432 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754433 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754433 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754433 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754434 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754434 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754434 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754435 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754435 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754435 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754436 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754436 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754436 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754437 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754437 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754438 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754438 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754438 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754439 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754439 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754439 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754440 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754440 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754440 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754441 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754441 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754441 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754442 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754442 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754442 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754443 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[13\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754443 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754444 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754444 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754444 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754445 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754445 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754445 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754446 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754446 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754446 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754447 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754447 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754447 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754448 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754448 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754448 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754449 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754449 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754449 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754450 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754450 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754450 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754451 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754451 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754451 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754452 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754452 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754452 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754453 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754453 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754453 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754454 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[12\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754454 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754454 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754455 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754455 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754456 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754456 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754457 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754457 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754457 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754458 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754458 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754458 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754459 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754459 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754459 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754460 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754460 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754460 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754461 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754461 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754461 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754462 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754462 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754463 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754463 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754463 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754463 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754464 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754464 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754465 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754465 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754466 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[11\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754466 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754466 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754467 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754467 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754467 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754468 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754468 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754468 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754469 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754469 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754470 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754470 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754470 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754471 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754471 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754472 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754472 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754472 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754473 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754473 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754473 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754474 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754475 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754475 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754476 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754476 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754476 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754477 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[10\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754478 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754479 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754480 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754482 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754482 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754483 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754483 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754483 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754484 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754484 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754484 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754485 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754485 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754485 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754486 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754486 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754486 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754487 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754487 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754487 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754488 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754488 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754488 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754489 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754489 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754490 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754490 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754490 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[9\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754491 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754491 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754491 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754492 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754492 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754492 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754493 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754493 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754493 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754494 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754494 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754495 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754495 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754495 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754496 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754496 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754496 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754497 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754497 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754497 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754498 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754498 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754498 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754499 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754499 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754499 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754500 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754500 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754500 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754501 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754501 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754501 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[8\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754502 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754502 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754502 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754503 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754503 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754503 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754504 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754504 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754505 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754505 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754506 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754506 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754507 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754507 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754508 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754508 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754509 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754510 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754510 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754511 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754511 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754512 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754512 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754513 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754513 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754514 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754515 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754515 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754516 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754516 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754517 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754517 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[7\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754518 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754518 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754519 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754520 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754520 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754521 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754521 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754522 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754523 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754523 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754524 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754524 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754525 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754525 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754526 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754526 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754527 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754528 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754528 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754529 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754529 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754530 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754530 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754531 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754531 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754532 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754533 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754533 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754534 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754534 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754535 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754535 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[6\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754536 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754536 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754537 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754538 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754538 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754539 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754539 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754540 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754540 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754541 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754541 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754542 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754542 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754543 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754544 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754544 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754544 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754545 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754545 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754546 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754546 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754546 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754547 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754547 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754547 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754548 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754548 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754548 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754549 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754549 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754549 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754550 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[5\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754550 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754550 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754551 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754551 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754551 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754552 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754552 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754552 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754553 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754553 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754553 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754554 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754554 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754554 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754555 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754555 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754555 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754556 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754557 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754557 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754557 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754558 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754558 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754558 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754559 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754559 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754560 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754560 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754560 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754561 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754561 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754561 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[4\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754562 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754562 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754563 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754563 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754563 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754564 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754564 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754565 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754565 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754565 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754566 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754566 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754567 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754567 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754567 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754568 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754568 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754568 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754569 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754569 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754569 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754570 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754570 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754571 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754571 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754572 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754572 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754572 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754573 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754573 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754574 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754574 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[3\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754575 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754575 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754576 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754576 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754576 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754577 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754577 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754577 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754578 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754578 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754579 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754579 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754580 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754580 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754581 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754581 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754581 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754582 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754582 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754582 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754583 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754583 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754583 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754584 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754584 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754584 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754585 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754585 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754585 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754586 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754586 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754586 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[2\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754587 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754587 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754588 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754588 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754589 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754589 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754589 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754590 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754590 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754590 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754591 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754591 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754591 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754592 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754592 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754592 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754593 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754593 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754594 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754594 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754594 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754595 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754595 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754596 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754596 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754596 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754597 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754597 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754597 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754598 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754598 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754598 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[1\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754599 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754599 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754599 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754600 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754600 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[4\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754600 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[5\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754601 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[6\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754601 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[7\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754601 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[8\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754602 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[9\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754602 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[10\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754602 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[11\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754603 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[12\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754603 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[13\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754603 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[14\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754604 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[15\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754604 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[16\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754604 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[17\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754605 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[18\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754605 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[19\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754606 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[20\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754606 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[21\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754606 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[22\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754607 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[23\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754607 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[24\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754608 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[25\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754608 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[26\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754608 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[27\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754609 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[28\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754609 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[29\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754609 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[30\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754610 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] riscv_cpu.v(103) " "Inferred latch for \"registers\[0\]\[31\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754610 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_enable riscv_cpu.v(103) " "Inferred latch for \"wr_enable\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754610 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store riscv_cpu.v(103) " "Inferred latch for \"store\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754611 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load riscv_cpu.v(103) " "Inferred latch for \"load\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754611 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledss\[0\] riscv_cpu.v(103) " "Inferred latch for \"ledss\[0\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754611 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledss\[1\] riscv_cpu.v(103) " "Inferred latch for \"ledss\[1\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754611 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledss\[2\] riscv_cpu.v(103) " "Inferred latch for \"ledss\[2\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754612 "|riscv_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledss\[3\] riscv_cpu.v(103) " "Inferred latch for \"ledss\[3\]\" at riscv_cpu.v(103)" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785754612 "|riscv_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramm ramm:ram " "Elaborating entity \"ramm\" for hierarchy \"ramm:ram\"" {  } { { "riscv_cpu.v" "ram" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562785755235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramm:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramm.v" "altsyncram_component" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562785755286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramm:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramm:ram\|altsyncram:altsyncram_component\"" {  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562785755297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramm:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramm:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4000 " "Parameter \"numwords_a\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785755297 ""}  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1562785755297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6j1 " "Found entity 1: altsyncram_q6j1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562785755351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785755351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6j1 ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated " "Elaborating entity \"altsyncram_q6j1\" for hierarchy \"ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562785755351 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4000 22 /home/home/fpgaworkspace/riscv_cpu/rom.mif " "Memory depth (4000) in the design file differs from memory depth (22) in the Memory Initialization File \"/home/home/fpgaworkspace/riscv_cpu/rom.mif\" -- setting initial value for remaining addresses to 0" {  } { { "ramm.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/ramm.v" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1562785755358 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1562785766881 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "store wr_enable " "Duplicate LATCH primitive \"store\" merged with LATCH primitive \"wr_enable\"" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1562785766905 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1562785766905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[2\] " "Latch pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767039 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[0\] " "Latch storeloadaddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767039 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load " "Latch load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load " "Ports D and ENA on the latch are fed by the same signal load" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767039 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[3\] " "Latch pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767039 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[1\] " "Latch storeloadaddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767039 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[4\] " "Latch pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767039 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[2\] " "Latch storeloadaddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[5\] " "Latch pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[3\] " "Latch storeloadaddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[6\] " "Latch pc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[4\] " "Latch storeloadaddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[7\] " "Latch pc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[5\] " "Latch storeloadaddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[8\] " "Latch pc\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[6\] " "Latch storeloadaddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[9\] " "Latch pc\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[7\] " "Latch storeloadaddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767040 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[10\] " "Latch pc\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[8\] " "Latch storeloadaddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[11\] " "Latch pc\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[9\] " "Latch storeloadaddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[12\] " "Latch pc\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[10\] " "Latch storeloadaddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[13\] " "Latch pc\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "storeloadaddr\[11\] " "Latch storeloadaddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[0\] " "Latch registers\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[0\] " "Latch registers\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[0\] " "Latch registers\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767041 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[0\] " "Latch registers\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767042 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[0\] " "Latch registers\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767042 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[0\] " "Latch registers\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767042 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[0\] " "Latch registers\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767042 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[0\] " "Latch registers\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767042 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[0\] " "Latch registers\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767042 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[0\] " "Latch registers\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767042 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[0\] " "Latch registers\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767042 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[0\] " "Latch registers\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767042 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[0\] " "Latch registers\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767042 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[0\] " "Latch registers\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767043 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[0\] " "Latch registers\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767043 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[0\] " "Latch registers\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767043 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[0\] " "Latch registers\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767043 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[0\] " "Latch registers\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767043 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[0\] " "Latch registers\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767043 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[0\] " "Latch registers\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767043 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[0\] " "Latch registers\[26\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767043 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[0\] " "Latch registers\[22\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767043 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767043 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[0\] " "Latch registers\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767044 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[0\] " "Latch registers\[30\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767044 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[0\] " "Latch registers\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767044 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[0\] " "Latch registers\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767044 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[0\] " "Latch registers\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767044 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[0\] " "Latch registers\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767044 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[0\] " "Latch registers\[27\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767044 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[0\] " "Latch registers\[23\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767044 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[0\] " "Latch registers\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767044 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[0\] " "Latch registers\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767044 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[2\] " "Latch registers\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[2\] " "Latch registers\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[2\] " "Latch registers\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[2\] " "Latch registers\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[2\] " "Latch registers\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[2\] " "Latch registers\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[2\] " "Latch registers\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[2\] " "Latch registers\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[2\] " "Latch registers\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[2\] " "Latch registers\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[2\] " "Latch registers\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[2\] " "Latch registers\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767045 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[2\] " "Latch registers\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[2\] " "Latch registers\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[2\] " "Latch registers\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[2\] " "Latch registers\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[2\] " "Latch registers\[22\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[2\] " "Latch registers\[26\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[2\] " "Latch registers\[18\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[2\] " "Latch registers\[30\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[2\] " "Latch registers\[25\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[2\] " "Latch registers\[21\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[2\] " "Latch registers\[17\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[2\] " "Latch registers\[29\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767046 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767046 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[2\] " "Latch registers\[20\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[2\] " "Latch registers\[24\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[2\] " "Latch registers\[16\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[2\] " "Latch registers\[28\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[2\] " "Latch registers\[27\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[2\] " "Latch registers\[23\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[2\] " "Latch registers\[19\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[2\] " "Latch registers\[31\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[1\] " "Latch registers\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[1\] " "Latch registers\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[1\] " "Latch registers\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[1\] " "Latch registers\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767047 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[1\] " "Latch registers\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[1\] " "Latch registers\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[1\] " "Latch registers\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[1\] " "Latch registers\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[1\] " "Latch registers\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[1\] " "Latch registers\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[1\] " "Latch registers\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[1\] " "Latch registers\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[1\] " "Latch registers\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[1\] " "Latch registers\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[1\] " "Latch registers\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[1\] " "Latch registers\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[1\] " "Latch registers\[21\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767048 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[1\] " "Latch registers\[25\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[1\] " "Latch registers\[17\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[1\] " "Latch registers\[29\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[1\] " "Latch registers\[26\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[1\] " "Latch registers\[22\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[1\] " "Latch registers\[18\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[1\] " "Latch registers\[30\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[1\] " "Latch registers\[24\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[1\] " "Latch registers\[20\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[1\] " "Latch registers\[16\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[1\] " "Latch registers\[28\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[1\] " "Latch registers\[23\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767049 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767049 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[1\] " "Latch registers\[27\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767050 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[1\] " "Latch registers\[19\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767050 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[1\] " "Latch registers\[31\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767050 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[1\] " "Latch pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767050 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[3\] " "Latch registers\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767050 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[3\] " "Latch registers\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767050 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[3\] " "Latch registers\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767050 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[3\] " "Latch registers\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767050 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[3\] " "Latch registers\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767050 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[3\] " "Latch registers\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767050 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[3\] " "Latch registers\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[3\] " "Latch registers\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[3\] " "Latch registers\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[3\] " "Latch registers\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[3\] " "Latch registers\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[3\] " "Latch registers\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[3\] " "Latch registers\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[3\] " "Latch registers\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[3\] " "Latch registers\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[3\] " "Latch registers\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[3\] " "Latch registers\[21\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[3\] " "Latch registers\[25\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[3\] " "Latch registers\[17\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767051 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[3\] " "Latch registers\[29\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[3\] " "Latch registers\[26\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[3\] " "Latch registers\[22\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[3\] " "Latch registers\[18\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[3\] " "Latch registers\[30\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[3\] " "Latch registers\[24\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[3\] " "Latch registers\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[3\] " "Latch registers\[16\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[3\] " "Latch registers\[28\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[3\] " "Latch registers\[23\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[3\] " "Latch registers\[27\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[3\] " "Latch registers\[19\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767052 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[3\] " "Latch registers\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767053 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[4\] " "Latch registers\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767053 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[4\] " "Latch registers\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767053 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[4\] " "Latch registers\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767053 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[4\] " "Latch registers\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767053 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[4\] " "Latch registers\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767053 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[4\] " "Latch registers\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767053 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[4\] " "Latch registers\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767053 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[4\] " "Latch registers\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767053 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[4\] " "Latch registers\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767053 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[4\] " "Latch registers\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767054 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[4\] " "Latch registers\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767054 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[4\] " "Latch registers\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767054 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[4\] " "Latch registers\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767054 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[4\] " "Latch registers\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767054 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[4\] " "Latch registers\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767054 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[4\] " "Latch registers\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767054 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[4\] " "Latch registers\[22\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767054 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[4\] " "Latch registers\[26\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[4\] " "Latch registers\[18\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[4\] " "Latch registers\[30\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[4\] " "Latch registers\[25\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[4\] " "Latch registers\[21\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[4\] " "Latch registers\[17\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[4\] " "Latch registers\[29\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[4\] " "Latch registers\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[4\] " "Latch registers\[24\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[4\] " "Latch registers\[16\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[4\] " "Latch registers\[28\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[4\] " "Latch registers\[27\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767055 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[4\] " "Latch registers\[23\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[4\] " "Latch registers\[19\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[4\] " "Latch registers\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[5\] " "Latch registers\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[5\] " "Latch registers\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[5\] " "Latch registers\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[5\] " "Latch registers\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[5\] " "Latch registers\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[5\] " "Latch registers\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[5\] " "Latch registers\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[5\] " "Latch registers\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[5\] " "Latch registers\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767056 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[5\] " "Latch registers\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[5\] " "Latch registers\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[5\] " "Latch registers\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[5\] " "Latch registers\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[5\] " "Latch registers\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[5\] " "Latch registers\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[5\] " "Latch registers\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[5\] " "Latch registers\[21\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[5\] " "Latch registers\[25\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[5\] " "Latch registers\[17\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[5\] " "Latch registers\[29\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[5\] " "Latch registers\[26\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767057 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[5\] " "Latch registers\[22\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[5\] " "Latch registers\[18\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[5\] " "Latch registers\[30\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[5\] " "Latch registers\[24\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[5\] " "Latch registers\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[5\] " "Latch registers\[16\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[5\] " "Latch registers\[28\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[5\] " "Latch registers\[23\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[5\] " "Latch registers\[27\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[5\] " "Latch registers\[19\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[5\] " "Latch registers\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[6\] " "Latch registers\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767058 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[6\] " "Latch registers\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[6\] " "Latch registers\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[6\] " "Latch registers\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[6\] " "Latch registers\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[6\] " "Latch registers\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[6\] " "Latch registers\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[6\] " "Latch registers\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[6\] " "Latch registers\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[6\] " "Latch registers\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[6\] " "Latch registers\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[6\] " "Latch registers\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[6\] " "Latch registers\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[6\] " "Latch registers\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767059 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[6\] " "Latch registers\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[6\] " "Latch registers\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[6\] " "Latch registers\[22\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[6\] " "Latch registers\[26\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[6\] " "Latch registers\[18\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[6\] " "Latch registers\[30\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[6\] " "Latch registers\[25\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[6\] " "Latch registers\[21\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[6\] " "Latch registers\[17\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[6\] " "Latch registers\[29\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[6\] " "Latch registers\[20\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[6\] " "Latch registers\[24\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767060 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[6\] " "Latch registers\[16\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[6\] " "Latch registers\[28\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[6\] " "Latch registers\[27\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[6\] " "Latch registers\[23\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[6\] " "Latch registers\[19\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[6\] " "Latch registers\[31\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[7\] " "Latch registers\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[7\] " "Latch registers\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[7\] " "Latch registers\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[7\] " "Latch registers\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[7\] " "Latch registers\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[7\] " "Latch registers\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767061 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[7\] " "Latch registers\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[7\] " "Latch registers\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[7\] " "Latch registers\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[7\] " "Latch registers\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[7\] " "Latch registers\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[7\] " "Latch registers\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[7\] " "Latch registers\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[7\] " "Latch registers\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[7\] " "Latch registers\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[7\] " "Latch registers\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[7\] " "Latch registers\[21\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[7\] " "Latch registers\[25\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767062 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[7\] " "Latch registers\[17\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767063 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[7\] " "Latch registers\[29\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767063 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[7\] " "Latch registers\[26\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767063 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[7\] " "Latch registers\[22\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767063 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[7\] " "Latch registers\[18\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767063 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[7\] " "Latch registers\[30\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767063 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[7\] " "Latch registers\[24\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767063 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[7\] " "Latch registers\[20\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767063 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[7\] " "Latch registers\[16\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767063 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[7\] " "Latch registers\[28\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767064 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[7\] " "Latch registers\[23\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767064 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[7\] " "Latch registers\[27\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767064 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[7\] " "Latch registers\[19\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767064 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[7\] " "Latch registers\[31\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767064 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[8\] " "Latch registers\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767064 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[8\] " "Latch registers\[9\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767064 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[8\] " "Latch registers\[8\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767064 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[8\] " "Latch registers\[11\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767064 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[8\] " "Latch registers\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767064 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[8\] " "Latch registers\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[8\] " "Latch registers\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[8\] " "Latch registers\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[8\] " "Latch registers\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[8\] " "Latch registers\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[8\] " "Latch registers\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[8\] " "Latch registers\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[8\] " "Latch registers\[13\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[8\] " "Latch registers\[14\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[8\] " "Latch registers\[12\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[8\] " "Latch registers\[15\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767065 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[8\] " "Latch registers\[22\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[8\] " "Latch registers\[26\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[8\] " "Latch registers\[18\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[8\] " "Latch registers\[30\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[8\] " "Latch registers\[25\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[8\] " "Latch registers\[21\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[8\] " "Latch registers\[17\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[8\] " "Latch registers\[29\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[8\] " "Latch registers\[20\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[8\] " "Latch registers\[24\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[8\] " "Latch registers\[16\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767066 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[8\] " "Latch registers\[28\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[8\] " "Latch registers\[27\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[8\] " "Latch registers\[23\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[8\] " "Latch registers\[19\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[8\] " "Latch registers\[31\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[9\] " "Latch registers\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[9\] " "Latch registers\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[9\] " "Latch registers\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[9\] " "Latch registers\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[9\] " "Latch registers\[9\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[9\] " "Latch registers\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767067 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[9\] " "Latch registers\[8\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767068 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[9\] " "Latch registers\[11\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767068 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[9\] " "Latch registers\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767068 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[9\] " "Latch registers\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767068 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[9\] " "Latch registers\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767068 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[9\] " "Latch registers\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767068 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[9\] " "Latch registers\[14\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767068 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[9\] " "Latch registers\[13\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767068 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[9\] " "Latch registers\[12\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767068 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767068 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[9\] " "Latch registers\[15\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767069 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[9\] " "Latch registers\[21\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767069 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[9\] " "Latch registers\[25\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767069 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[9\] " "Latch registers\[17\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767069 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[9\] " "Latch registers\[29\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767069 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[9\] " "Latch registers\[26\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767069 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[9\] " "Latch registers\[22\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767069 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[9\] " "Latch registers\[18\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767069 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[9\] " "Latch registers\[30\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[9\] " "Latch registers\[24\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[9\] " "Latch registers\[20\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[9\] " "Latch registers\[16\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[9\] " "Latch registers\[28\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[9\] " "Latch registers\[23\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[9\] " "Latch registers\[27\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[9\] " "Latch registers\[19\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[9\] " "Latch registers\[31\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[10\] " "Latch registers\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[10\] " "Latch registers\[9\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[10\] " "Latch registers\[8\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[10\] " "Latch registers\[11\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767070 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[10\] " "Latch registers\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[10\] " "Latch registers\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[10\] " "Latch registers\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[10\] " "Latch registers\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[10\] " "Latch registers\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[10\] " "Latch registers\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[10\] " "Latch registers\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[10\] " "Latch registers\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[10\] " "Latch registers\[13\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[10\] " "Latch registers\[14\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[10\] " "Latch registers\[12\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[10\] " "Latch registers\[15\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767071 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[10\] " "Latch registers\[22\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[10\] " "Latch registers\[26\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[10\] " "Latch registers\[18\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[10\] " "Latch registers\[30\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[10\] " "Latch registers\[25\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[10\] " "Latch registers\[21\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[10\] " "Latch registers\[17\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[10\] " "Latch registers\[29\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[10\] " "Latch registers\[20\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[10\] " "Latch registers\[24\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[10\] " "Latch registers\[16\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767072 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[10\] " "Latch registers\[28\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[10\] " "Latch registers\[27\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[10\] " "Latch registers\[23\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[10\] " "Latch registers\[19\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[10\] " "Latch registers\[31\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[11\] " "Latch registers\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[11\] " "Latch registers\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[11\] " "Latch registers\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[11\] " "Latch registers\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[11\] " "Latch registers\[9\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[11\] " "Latch registers\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[11\] " "Latch registers\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[11\] " "Latch registers\[11\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767073 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[11\] " "Latch registers\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[11\] " "Latch registers\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[11\] " "Latch registers\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[11\] " "Latch registers\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[11\] " "Latch registers\[14\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[11\] " "Latch registers\[13\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[11\] " "Latch registers\[12\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[11\] " "Latch registers\[15\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[11\] " "Latch registers\[21\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[11\] " "Latch registers\[25\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[11\] " "Latch registers\[17\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767074 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[11\] " "Latch registers\[29\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767075 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[11\] " "Latch registers\[26\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767075 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[11\] " "Latch registers\[22\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767075 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[11\] " "Latch registers\[18\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767075 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[11\] " "Latch registers\[30\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767075 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[11\] " "Latch registers\[24\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767075 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[11\] " "Latch registers\[20\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767075 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[11\] " "Latch registers\[16\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767075 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[11\] " "Latch registers\[28\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767075 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[11\] " "Latch registers\[23\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767075 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[11\] " "Latch registers\[27\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[11\] " "Latch registers\[19\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[11\] " "Latch registers\[31\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[12\] " "Latch registers\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[12\] " "Latch registers\[9\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[12\] " "Latch registers\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[12\] " "Latch registers\[11\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[12\] " "Latch registers\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[12\] " "Latch registers\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[12\] " "Latch registers\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[12\] " "Latch registers\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767076 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[12\] " "Latch registers\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767077 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[12\] " "Latch registers\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767077 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[12\] " "Latch registers\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767077 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[12\] " "Latch registers\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767077 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[12\] " "Latch registers\[13\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767077 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[12\] " "Latch registers\[14\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767077 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[12\] " "Latch registers\[12\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767077 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[12\] " "Latch registers\[15\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767077 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[12\] " "Latch registers\[22\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767077 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[12\] " "Latch registers\[26\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767077 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[12\] " "Latch registers\[18\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[12\] " "Latch registers\[30\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[12\] " "Latch registers\[25\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[12\] " "Latch registers\[21\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[12\] " "Latch registers\[17\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[12\] " "Latch registers\[29\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[12\] " "Latch registers\[20\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[12\] " "Latch registers\[24\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[12\] " "Latch registers\[16\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[12\] " "Latch registers\[28\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[12\] " "Latch registers\[27\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767078 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[12\] " "Latch registers\[23\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767079 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[12\] " "Latch registers\[19\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767079 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[12\] " "Latch registers\[31\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767079 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[13\] " "Latch registers\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767079 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[13\] " "Latch registers\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767079 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[13\] " "Latch registers\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767079 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[13\] " "Latch registers\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767079 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[13\] " "Latch registers\[9\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767079 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[13\] " "Latch registers\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767079 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[13\] " "Latch registers\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767080 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[13\] " "Latch registers\[11\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767080 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[13\] " "Latch registers\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767080 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[13\] " "Latch registers\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767080 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[13\] " "Latch registers\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767080 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[13\] " "Latch registers\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767080 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[13\] " "Latch registers\[14\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767081 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[13\] " "Latch registers\[13\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767081 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[13\] " "Latch registers\[12\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767081 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[13\] " "Latch registers\[15\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767081 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[13\] " "Latch registers\[21\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767081 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[13\] " "Latch registers\[25\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767081 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[13\] " "Latch registers\[17\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767082 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[13\] " "Latch registers\[29\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767082 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[13\] " "Latch registers\[26\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767082 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[13\] " "Latch registers\[22\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767082 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[13\] " "Latch registers\[18\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767082 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[13\] " "Latch registers\[30\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767082 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[13\] " "Latch registers\[24\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[13\] " "Latch registers\[20\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[13\] " "Latch registers\[16\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[13\] " "Latch registers\[28\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[13\] " "Latch registers\[23\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[13\] " "Latch registers\[27\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[13\] " "Latch registers\[19\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[13\] " "Latch registers\[31\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[14\] " "Latch registers\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[14\] " "Latch registers\[9\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[14\] " "Latch registers\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767083 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[14\] " "Latch registers\[11\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767084 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[14\] " "Latch registers\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767084 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[14\] " "Latch registers\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767084 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[14\] " "Latch registers\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767084 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[14\] " "Latch registers\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767084 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[14\] " "Latch registers\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767084 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[14\] " "Latch registers\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767084 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[14\] " "Latch registers\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767084 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[14\] " "Latch registers\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767084 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[14\] " "Latch registers\[13\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767084 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[14\] " "Latch registers\[14\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767085 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[14\] " "Latch registers\[12\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767085 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[14\] " "Latch registers\[15\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767085 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[14\] " "Latch registers\[22\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767085 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[14\] " "Latch registers\[26\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767085 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[14\] " "Latch registers\[18\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767085 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[14\] " "Latch registers\[30\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767085 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[14\] " "Latch registers\[25\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767085 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[14\] " "Latch registers\[21\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767085 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[14\] " "Latch registers\[17\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767085 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[14\] " "Latch registers\[29\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[14\] " "Latch registers\[20\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[14\] " "Latch registers\[24\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[14\] " "Latch registers\[16\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[14\] " "Latch registers\[28\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[14\] " "Latch registers\[27\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[14\] " "Latch registers\[23\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[14\] " "Latch registers\[19\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[14\] " "Latch registers\[31\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[15\] " "Latch registers\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[15\] " "Latch registers\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767086 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[15\] " "Latch registers\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[15\] " "Latch registers\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[15\] " "Latch registers\[9\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[15\] " "Latch registers\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[15\] " "Latch registers\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[15\] " "Latch registers\[11\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[15\] " "Latch registers\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[15\] " "Latch registers\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[15\] " "Latch registers\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[15\] " "Latch registers\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[15\] " "Latch registers\[14\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767087 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[15\] " "Latch registers\[13\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[15\] " "Latch registers\[12\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[15\] " "Latch registers\[15\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[15\] " "Latch registers\[21\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[15\] " "Latch registers\[25\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[15\] " "Latch registers\[17\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[15\] " "Latch registers\[29\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[15\] " "Latch registers\[26\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[15\] " "Latch registers\[22\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[15\] " "Latch registers\[18\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[15\] " "Latch registers\[30\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767088 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[15\] " "Latch registers\[24\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767089 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[15\] " "Latch registers\[20\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767089 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[15\] " "Latch registers\[16\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767089 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[15\] " "Latch registers\[28\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767089 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[15\] " "Latch registers\[23\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767089 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[15\] " "Latch registers\[27\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767089 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[15\] " "Latch registers\[19\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767089 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[15\] " "Latch registers\[31\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767089 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[16\] " "Latch registers\[10\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767089 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[16\] " "Latch registers\[9\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767089 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[16\] " "Latch registers\[8\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[16\] " "Latch registers\[11\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[16\] " "Latch registers\[5\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[16\] " "Latch registers\[6\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[16\] " "Latch registers\[4\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[16\] " "Latch registers\[7\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[16\] " "Latch registers\[2\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[16\] " "Latch registers\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[16\] " "Latch registers\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[16\] " "Latch registers\[3\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[16\] " "Latch registers\[13\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[16\] " "Latch registers\[14\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767090 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[16\] " "Latch registers\[12\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[16\] " "Latch registers\[15\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[16\] " "Latch registers\[22\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[16\] " "Latch registers\[26\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[16\] " "Latch registers\[18\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[16\] " "Latch registers\[30\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[16\] " "Latch registers\[25\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[16\] " "Latch registers\[21\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[16\] " "Latch registers\[17\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[16\] " "Latch registers\[29\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[16\] " "Latch registers\[20\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767091 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[16\] " "Latch registers\[24\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767092 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[16\] " "Latch registers\[16\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767092 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[16\] " "Latch registers\[28\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767092 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[16\] " "Latch registers\[27\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767092 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[16\] " "Latch registers\[23\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767092 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[16\] " "Latch registers\[19\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767092 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[16\] " "Latch registers\[31\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767092 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[17\] " "Latch registers\[6\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767092 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[17\] " "Latch registers\[5\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767092 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[17\] " "Latch registers\[4\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767092 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[17\] " "Latch registers\[7\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[17\] " "Latch registers\[9\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[17\] " "Latch registers\[10\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[17\] " "Latch registers\[8\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[17\] " "Latch registers\[11\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[17\] " "Latch registers\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[17\] " "Latch registers\[2\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[17\] " "Latch registers\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[17\] " "Latch registers\[3\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[17\] " "Latch registers\[14\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[17\] " "Latch registers\[13\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767093 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[17\] " "Latch registers\[12\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767094 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[17\] " "Latch registers\[15\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767094 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[17\] " "Latch registers\[21\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767094 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[17\] " "Latch registers\[25\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767094 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[17\] " "Latch registers\[17\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767094 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[17\] " "Latch registers\[29\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767094 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[17\] " "Latch registers\[26\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767094 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[17\] " "Latch registers\[22\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767094 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[17\] " "Latch registers\[18\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767094 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[17\] " "Latch registers\[30\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767094 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[17\] " "Latch registers\[24\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767095 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[17\] " "Latch registers\[20\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767095 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[17\] " "Latch registers\[16\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767095 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[17\] " "Latch registers\[28\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767095 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[17\] " "Latch registers\[23\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767095 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[17\] " "Latch registers\[27\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767095 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[17\] " "Latch registers\[19\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767095 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[17\] " "Latch registers\[31\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767095 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[18\] " "Latch registers\[10\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767095 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[18\] " "Latch registers\[9\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767095 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[18\] " "Latch registers\[8\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[18\] " "Latch registers\[11\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[18\] " "Latch registers\[5\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[18\] " "Latch registers\[6\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[18\] " "Latch registers\[4\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[18\] " "Latch registers\[7\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[18\] " "Latch registers\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[18\] " "Latch registers\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[18\] " "Latch registers\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[18\] " "Latch registers\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[18\] " "Latch registers\[13\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767096 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[18\] " "Latch registers\[14\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[18\] " "Latch registers\[12\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[18\] " "Latch registers\[15\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[18\] " "Latch registers\[22\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[18\] " "Latch registers\[26\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[18\] " "Latch registers\[18\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[18\] " "Latch registers\[30\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[18\] " "Latch registers\[25\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[18\] " "Latch registers\[21\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[18\] " "Latch registers\[17\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[18\] " "Latch registers\[29\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[18\] " "Latch registers\[20\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767097 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[18\] " "Latch registers\[24\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767098 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[18\] " "Latch registers\[16\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767098 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[18\] " "Latch registers\[28\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767098 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[18\] " "Latch registers\[27\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767098 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[18\] " "Latch registers\[23\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767098 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[18\] " "Latch registers\[19\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767098 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[18\] " "Latch registers\[31\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767098 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[19\] " "Latch registers\[6\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767098 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[19\] " "Latch registers\[5\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767098 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[19\] " "Latch registers\[4\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[19\] " "Latch registers\[7\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[19\] " "Latch registers\[9\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[19\] " "Latch registers\[10\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[19\] " "Latch registers\[8\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[19\] " "Latch registers\[11\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[19\] " "Latch registers\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[19\] " "Latch registers\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[19\] " "Latch registers\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[19\] " "Latch registers\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[19\] " "Latch registers\[14\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767099 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[19\] " "Latch registers\[13\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[19\] " "Latch registers\[12\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[19\] " "Latch registers\[15\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[19\] " "Latch registers\[21\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[19\] " "Latch registers\[25\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[19\] " "Latch registers\[17\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[19\] " "Latch registers\[29\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[19\] " "Latch registers\[26\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[19\] " "Latch registers\[22\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[19\] " "Latch registers\[18\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[19\] " "Latch registers\[30\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767100 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[19\] " "Latch registers\[24\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[19\] " "Latch registers\[20\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[19\] " "Latch registers\[16\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[19\] " "Latch registers\[28\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[19\] " "Latch registers\[23\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[19\] " "Latch registers\[27\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[19\] " "Latch registers\[19\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[19\] " "Latch registers\[31\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[20\] " "Latch registers\[10\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[20\] " "Latch registers\[9\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[20\] " "Latch registers\[8\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767101 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[20\] " "Latch registers\[11\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[20\] " "Latch registers\[5\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[20\] " "Latch registers\[6\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[20\] " "Latch registers\[4\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[20\] " "Latch registers\[7\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[20\] " "Latch registers\[2\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[20\] " "Latch registers\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[20\] " "Latch registers\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[20\] " "Latch registers\[3\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[20\] " "Latch registers\[13\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767102 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[20\] " "Latch registers\[14\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767103 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[20\] " "Latch registers\[12\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767103 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[20\] " "Latch registers\[15\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767103 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[20\] " "Latch registers\[22\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767103 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[20\] " "Latch registers\[26\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767103 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[20\] " "Latch registers\[18\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767103 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[20\] " "Latch registers\[30\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767103 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[20\] " "Latch registers\[25\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767103 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[20\] " "Latch registers\[21\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767103 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[20\] " "Latch registers\[17\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767103 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[20\] " "Latch registers\[29\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767104 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[20\] " "Latch registers\[20\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767104 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[20\] " "Latch registers\[24\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767104 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[20\] " "Latch registers\[16\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767104 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[20\] " "Latch registers\[28\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767104 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[20\] " "Latch registers\[27\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767104 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[20\] " "Latch registers\[23\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767104 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[20\] " "Latch registers\[19\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767104 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[20\] " "Latch registers\[31\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767104 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[21\] " "Latch registers\[6\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767105 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[21\] " "Latch registers\[5\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767105 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[21\] " "Latch registers\[4\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767105 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[21\] " "Latch registers\[7\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767105 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[21\] " "Latch registers\[9\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767105 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[21\] " "Latch registers\[10\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767105 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[21\] " "Latch registers\[8\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767106 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[21\] " "Latch registers\[11\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767106 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[21\] " "Latch registers\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767106 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[21\] " "Latch registers\[2\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767106 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[21\] " "Latch registers\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767106 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[21\] " "Latch registers\[3\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767106 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[21\] " "Latch registers\[14\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767107 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[21\] " "Latch registers\[13\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767107 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[21\] " "Latch registers\[12\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767107 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[21\] " "Latch registers\[15\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767107 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[21\] " "Latch registers\[21\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767107 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[21\] " "Latch registers\[25\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767108 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[21\] " "Latch registers\[17\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767108 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[21\] " "Latch registers\[29\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767108 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[21\] " "Latch registers\[26\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767108 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[21\] " "Latch registers\[22\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767108 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[21\] " "Latch registers\[18\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767108 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[21\] " "Latch registers\[30\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767109 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[21\] " "Latch registers\[24\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767109 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[21\] " "Latch registers\[20\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767109 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[21\] " "Latch registers\[16\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767109 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[21\] " "Latch registers\[28\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767109 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[21\] " "Latch registers\[23\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767110 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[21\] " "Latch registers\[27\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767110 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[21\] " "Latch registers\[19\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767110 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[21\] " "Latch registers\[31\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767110 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[22\] " "Latch registers\[10\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767110 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[22\] " "Latch registers\[9\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767110 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[22\] " "Latch registers\[8\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767111 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[22\] " "Latch registers\[11\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767111 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[22\] " "Latch registers\[5\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767111 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[22\] " "Latch registers\[6\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767111 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[22\] " "Latch registers\[4\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767111 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[22\] " "Latch registers\[7\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767111 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[22\] " "Latch registers\[2\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767112 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[22\] " "Latch registers\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767112 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[22\] " "Latch registers\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767112 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[22\] " "Latch registers\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767112 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[22\] " "Latch registers\[13\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767112 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[22\] " "Latch registers\[14\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767113 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[22\] " "Latch registers\[12\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767113 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[22\] " "Latch registers\[15\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767113 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[22\] " "Latch registers\[22\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767113 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[22\] " "Latch registers\[26\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767113 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[22\] " "Latch registers\[18\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767113 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[22\] " "Latch registers\[30\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767114 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[22\] " "Latch registers\[25\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767114 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[22\] " "Latch registers\[21\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767114 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[22\] " "Latch registers\[17\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767114 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[22\] " "Latch registers\[29\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767114 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[22\] " "Latch registers\[20\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767114 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[22\] " "Latch registers\[24\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767115 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[22\] " "Latch registers\[16\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767115 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[22\] " "Latch registers\[28\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767115 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[22\] " "Latch registers\[27\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767115 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[22\] " "Latch registers\[23\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767115 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[22\] " "Latch registers\[19\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767115 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[22\] " "Latch registers\[31\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767116 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[23\] " "Latch registers\[6\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767116 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[23\] " "Latch registers\[5\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767116 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[23\] " "Latch registers\[4\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767116 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[23\] " "Latch registers\[7\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767116 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[23\] " "Latch registers\[9\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767117 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[23\] " "Latch registers\[10\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767117 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[23\] " "Latch registers\[8\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767117 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[23\] " "Latch registers\[11\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767117 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[23\] " "Latch registers\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767117 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[23\] " "Latch registers\[2\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767117 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[23\] " "Latch registers\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767118 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[23\] " "Latch registers\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767118 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[23\] " "Latch registers\[14\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767118 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[23\] " "Latch registers\[13\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767118 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[23\] " "Latch registers\[12\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767118 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[23\] " "Latch registers\[15\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767118 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767118 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[23\] " "Latch registers\[21\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767119 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[23\] " "Latch registers\[25\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767119 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[23\] " "Latch registers\[17\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767119 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[23\] " "Latch registers\[29\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767119 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[23\] " "Latch registers\[26\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767119 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[23\] " "Latch registers\[22\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767119 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767119 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[23\] " "Latch registers\[18\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767120 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[23\] " "Latch registers\[30\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767120 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[23\] " "Latch registers\[24\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767120 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[23\] " "Latch registers\[20\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767120 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[23\] " "Latch registers\[16\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767120 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[23\] " "Latch registers\[28\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767120 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[23\] " "Latch registers\[23\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767121 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[23\] " "Latch registers\[27\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767121 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[23\] " "Latch registers\[19\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767121 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[23\] " "Latch registers\[31\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767121 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[24\] " "Latch registers\[10\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767121 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[24\] " "Latch registers\[9\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767121 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[24\] " "Latch registers\[8\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767122 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[24\] " "Latch registers\[11\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767122 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[24\] " "Latch registers\[5\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767122 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[24\] " "Latch registers\[6\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767122 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[24\] " "Latch registers\[4\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767122 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[24\] " "Latch registers\[7\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767123 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[24\] " "Latch registers\[2\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767123 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[24\] " "Latch registers\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767123 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[24\] " "Latch registers\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767123 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[24\] " "Latch registers\[3\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767123 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[24\] " "Latch registers\[13\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767123 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[24\] " "Latch registers\[14\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767124 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[24\] " "Latch registers\[12\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767124 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[24\] " "Latch registers\[15\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767124 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[24\] " "Latch registers\[22\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767124 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[24\] " "Latch registers\[26\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767124 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[24\] " "Latch registers\[18\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767124 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[24\] " "Latch registers\[30\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767125 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[24\] " "Latch registers\[25\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767125 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[24\] " "Latch registers\[21\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767125 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[24\] " "Latch registers\[17\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767125 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[24\] " "Latch registers\[29\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767125 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[24\] " "Latch registers\[20\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767126 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[24\] " "Latch registers\[24\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767126 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[24\] " "Latch registers\[16\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767126 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[24\] " "Latch registers\[28\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767126 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[24\] " "Latch registers\[27\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767126 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[24\] " "Latch registers\[23\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767126 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[24\] " "Latch registers\[19\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767127 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[24\] " "Latch registers\[31\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767127 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[25\] " "Latch registers\[6\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767127 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[25\] " "Latch registers\[5\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767127 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[25\] " "Latch registers\[4\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767127 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[25\] " "Latch registers\[7\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767127 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[25\] " "Latch registers\[9\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767128 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[25\] " "Latch registers\[10\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767128 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[25\] " "Latch registers\[8\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767128 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[25\] " "Latch registers\[11\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767128 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[25\] " "Latch registers\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767128 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[25\] " "Latch registers\[2\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767128 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[25\] " "Latch registers\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767129 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[25\] " "Latch registers\[3\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767129 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[25\] " "Latch registers\[14\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767129 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[25\] " "Latch registers\[13\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767129 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[25\] " "Latch registers\[12\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767129 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[25\] " "Latch registers\[15\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767129 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767129 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[25\] " "Latch registers\[21\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767130 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[25\] " "Latch registers\[25\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767130 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[25\] " "Latch registers\[17\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767130 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[25\] " "Latch registers\[29\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767130 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[25\] " "Latch registers\[26\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767130 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[25\] " "Latch registers\[22\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767131 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[25\] " "Latch registers\[18\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767131 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[25\] " "Latch registers\[30\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767131 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[25\] " "Latch registers\[24\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767131 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[25\] " "Latch registers\[20\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767131 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[25\] " "Latch registers\[16\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767131 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[25\] " "Latch registers\[28\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767132 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[25\] " "Latch registers\[23\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767132 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[25\] " "Latch registers\[27\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767132 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[25\] " "Latch registers\[19\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767132 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[25\] " "Latch registers\[31\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767132 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[26\] " "Latch registers\[10\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767132 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[26\] " "Latch registers\[9\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767133 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[26\] " "Latch registers\[8\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767133 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[26\] " "Latch registers\[11\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767133 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[26\] " "Latch registers\[5\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767133 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[26\] " "Latch registers\[6\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767133 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[26\] " "Latch registers\[4\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767133 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[26\] " "Latch registers\[7\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767134 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[26\] " "Latch registers\[2\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767134 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[26\] " "Latch registers\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767134 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[26\] " "Latch registers\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767134 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[26\] " "Latch registers\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767134 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[26\] " "Latch registers\[13\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767134 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[26\] " "Latch registers\[14\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767135 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[26\] " "Latch registers\[12\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767135 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[26\] " "Latch registers\[15\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767135 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[26\] " "Latch registers\[22\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767135 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[26\] " "Latch registers\[26\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767135 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[26\] " "Latch registers\[18\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767135 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[26\] " "Latch registers\[30\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767136 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[26\] " "Latch registers\[25\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767136 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[26\] " "Latch registers\[21\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767136 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[26\] " "Latch registers\[17\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767136 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[26\] " "Latch registers\[29\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767136 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[26\] " "Latch registers\[20\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767136 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[26\] " "Latch registers\[24\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767137 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[26\] " "Latch registers\[16\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767137 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[26\] " "Latch registers\[28\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767137 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[26\] " "Latch registers\[27\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767137 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[26\] " "Latch registers\[23\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767137 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[26\] " "Latch registers\[19\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767137 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[26\] " "Latch registers\[31\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767138 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[27\] " "Latch registers\[6\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767138 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[27\] " "Latch registers\[5\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767138 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[27\] " "Latch registers\[4\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767138 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[27\] " "Latch registers\[7\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767138 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[27\] " "Latch registers\[9\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767139 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[27\] " "Latch registers\[10\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767139 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[27\] " "Latch registers\[8\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767139 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[27\] " "Latch registers\[11\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767139 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[27\] " "Latch registers\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767139 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[27\] " "Latch registers\[2\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767139 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[27\] " "Latch registers\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767140 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[27\] " "Latch registers\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767140 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[27\] " "Latch registers\[14\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767140 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[27\] " "Latch registers\[13\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767140 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[27\] " "Latch registers\[12\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767140 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[27\] " "Latch registers\[15\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767140 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[27\] " "Latch registers\[21\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767141 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[27\] " "Latch registers\[25\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767141 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[27\] " "Latch registers\[17\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767141 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[27\] " "Latch registers\[29\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767141 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[27\] " "Latch registers\[26\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767141 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[27\] " "Latch registers\[22\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767141 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[27\] " "Latch registers\[18\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767142 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[27\] " "Latch registers\[30\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767142 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[27\] " "Latch registers\[24\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767142 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[27\] " "Latch registers\[20\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767142 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[27\] " "Latch registers\[16\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767142 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[27\] " "Latch registers\[28\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767142 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[27\] " "Latch registers\[23\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767143 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[27\] " "Latch registers\[27\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767143 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[27\] " "Latch registers\[19\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767143 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[27\] " "Latch registers\[31\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767143 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[28\] " "Latch registers\[10\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767143 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[28\] " "Latch registers\[9\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767143 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[28\] " "Latch registers\[8\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767144 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[28\] " "Latch registers\[11\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767144 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[28\] " "Latch registers\[5\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767144 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[28\] " "Latch registers\[6\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767144 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[28\] " "Latch registers\[4\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767144 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[28\] " "Latch registers\[7\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767145 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[28\] " "Latch registers\[2\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767145 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[28\] " "Latch registers\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767145 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[28\] " "Latch registers\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767145 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[28\] " "Latch registers\[3\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767145 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[28\] " "Latch registers\[13\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767146 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[28\] " "Latch registers\[14\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767146 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[28\] " "Latch registers\[12\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767146 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[28\] " "Latch registers\[15\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767146 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[28\] " "Latch registers\[22\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767146 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[28\] " "Latch registers\[26\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767147 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[28\] " "Latch registers\[18\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767147 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[28\] " "Latch registers\[30\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767147 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[28\] " "Latch registers\[25\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767147 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[28\] " "Latch registers\[21\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767147 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[28\] " "Latch registers\[17\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767147 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[28\] " "Latch registers\[29\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767148 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[28\] " "Latch registers\[20\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767148 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[28\] " "Latch registers\[24\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767148 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[28\] " "Latch registers\[16\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767148 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[28\] " "Latch registers\[28\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767148 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[28\] " "Latch registers\[27\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767149 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[28\] " "Latch registers\[23\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767149 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[28\] " "Latch registers\[19\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767149 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[28\] " "Latch registers\[31\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767149 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[29\] " "Latch registers\[6\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767149 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[29\] " "Latch registers\[5\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767149 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[29\] " "Latch registers\[4\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767150 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[29\] " "Latch registers\[7\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767150 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[29\] " "Latch registers\[9\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767150 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[29\] " "Latch registers\[10\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767150 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[29\] " "Latch registers\[8\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767150 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[29\] " "Latch registers\[11\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767151 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[29\] " "Latch registers\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767151 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[29\] " "Latch registers\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767151 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[29\] " "Latch registers\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767151 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[29\] " "Latch registers\[3\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767151 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[29\] " "Latch registers\[14\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767152 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[29\] " "Latch registers\[13\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767152 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[29\] " "Latch registers\[12\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767152 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[29\] " "Latch registers\[15\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767152 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[29\] " "Latch registers\[21\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767152 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[29\] " "Latch registers\[25\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767152 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[29\] " "Latch registers\[17\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767153 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[29\] " "Latch registers\[29\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767153 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[29\] " "Latch registers\[26\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767153 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[29\] " "Latch registers\[22\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767153 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[29\] " "Latch registers\[18\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767153 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[29\] " "Latch registers\[30\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767154 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[29\] " "Latch registers\[24\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767154 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[29\] " "Latch registers\[20\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767154 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[29\] " "Latch registers\[16\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767154 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[29\] " "Latch registers\[28\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767154 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[29\] " "Latch registers\[23\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767155 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[29\] " "Latch registers\[27\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767155 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[29\] " "Latch registers\[19\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767155 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[29\] " "Latch registers\[31\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767155 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[30\] " "Latch registers\[10\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767155 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[30\] " "Latch registers\[9\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767155 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[30\] " "Latch registers\[8\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767156 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[30\] " "Latch registers\[11\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767156 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[30\] " "Latch registers\[5\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767156 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[30\] " "Latch registers\[6\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767156 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[30\] " "Latch registers\[4\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767156 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[30\] " "Latch registers\[7\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767157 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[30\] " "Latch registers\[2\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767157 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[30\] " "Latch registers\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767157 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[30\] " "Latch registers\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767157 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[30\] " "Latch registers\[3\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767157 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[30\] " "Latch registers\[13\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767157 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[30\] " "Latch registers\[14\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767158 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[30\] " "Latch registers\[12\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767158 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[30\] " "Latch registers\[15\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767158 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[30\] " "Latch registers\[22\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767158 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[30\] " "Latch registers\[26\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767158 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[30\] " "Latch registers\[18\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767159 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[30\] " "Latch registers\[30\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767159 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[30\] " "Latch registers\[25\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767159 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[30\] " "Latch registers\[21\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767159 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[30\] " "Latch registers\[17\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767159 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[30\] " "Latch registers\[29\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767160 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[30\] " "Latch registers\[20\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767160 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[30\] " "Latch registers\[24\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767160 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[30\] " "Latch registers\[16\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767160 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[30\] " "Latch registers\[28\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767160 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[30\] " "Latch registers\[27\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767160 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[30\] " "Latch registers\[23\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767161 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[30\] " "Latch registers\[19\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767161 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[30\] " "Latch registers\[31\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767161 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[10\]\[31\] " "Latch registers\[10\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767161 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[9\]\[31\] " "Latch registers\[9\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767161 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[8\]\[31\] " "Latch registers\[8\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767162 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[11\]\[31\] " "Latch registers\[11\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767162 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[5\]\[31\] " "Latch registers\[5\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767162 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[6\]\[31\] " "Latch registers\[6\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767162 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[4\]\[31\] " "Latch registers\[4\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767162 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[7\]\[31\] " "Latch registers\[7\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767162 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[2\]\[31\] " "Latch registers\[2\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767163 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[1\]\[31\] " "Latch registers\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767163 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[0\]\[31\] " "Latch registers\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767163 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[3\]\[31\] " "Latch registers\[3\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767163 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[13\]\[31\] " "Latch registers\[13\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767163 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[14\]\[31\] " "Latch registers\[14\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767164 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[12\]\[31\] " "Latch registers\[12\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767164 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[15\]\[31\] " "Latch registers\[15\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767164 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[22\]\[31\] " "Latch registers\[22\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767164 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[26\]\[31\] " "Latch registers\[26\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767164 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[18\]\[31\] " "Latch registers\[18\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767164 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[30\]\[31\] " "Latch registers\[30\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767165 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[25\]\[31\] " "Latch registers\[25\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767165 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[21\]\[31\] " "Latch registers\[21\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767165 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[17\]\[31\] " "Latch registers\[17\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767165 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[29\]\[31\] " "Latch registers\[29\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767165 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[20\]\[31\] " "Latch registers\[20\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767166 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[24\]\[31\] " "Latch registers\[24\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767166 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[16\]\[31\] " "Latch registers\[16\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767166 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[28\]\[31\] " "Latch registers\[28\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767166 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[27\]\[31\] " "Latch registers\[27\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767166 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[23\]\[31\] " "Latch registers\[23\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767166 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[19\]\[31\] " "Latch registers\[19\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767166 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers\[31\]\[31\] " "Latch registers\[31\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767166 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[23\] " "Latch datwr\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767166 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[22\] " "Latch datwr\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767166 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[21\] " "Latch datwr\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[20\] " "Latch datwr\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[24\] " "Latch datwr\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[14\] " "Latch datwr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[12\] " "Latch datwr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[13\] " "Latch datwr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[16\] " "Latch datwr\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[15\] " "Latch datwr\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[18\] " "Latch datwr\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[17\] " "Latch datwr\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[19\] " "Latch datwr\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[11\] " "Latch datwr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767167 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[8\] " "Latch datwr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[9\] " "Latch datwr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[10\] " "Latch datwr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[14\] " "Latch pc\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[15\] " "Latch pc\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[16\] " "Latch pc\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[17\] " "Latch pc\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[18\] " "Latch pc\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[19\] " "Latch pc\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[20\] " "Latch pc\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[21\] " "Latch pc\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[22\] " "Latch pc\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767168 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[23\] " "Latch pc\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767169 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[24\] " "Latch pc\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767169 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[25\] " "Latch pc\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767169 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[26\] " "Latch pc\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767169 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[27\] " "Latch pc\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767169 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[28\] " "Latch pc\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767169 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[29\] " "Latch pc\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767169 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[30\] " "Latch pc\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767169 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc\[31\] " "Latch pc\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767169 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[27\] " "Latch datwr\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767169 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[28\] " "Latch datwr\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767170 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[29\] " "Latch datwr\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767170 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[31\] " "Latch datwr\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767170 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[25\] " "Latch datwr\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767170 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[26\] " "Latch datwr\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767170 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datwr\[30\] " "Latch datwr\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1562785767170 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1562785767170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562785770921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562785778395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562785778395 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1562785778834 "|riscv_cpu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1562785778834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4162 " "Implemented 4162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562785778834 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562785778834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4124 " "Implemented 4124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562785778834 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1562785778834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562785778834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2225 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2225 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562785778965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 23:09:38 2019 " "Processing ended: Wed Jul 10 23:09:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562785778965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562785778965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562785778965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562785778965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1562785780523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562785780523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 23:09:39 2019 " "Processing started: Wed Jul 10 23:09:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562785780523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562785780523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562785780523 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1562785780587 ""}
{ "Info" "0" "" "Project  = riscv_cpu" {  } {  } 0 0 "Project  = riscv_cpu" 0 0 "Fitter" 0 0 1562785780588 ""}
{ "Info" "0" "" "Revision = riscv_cpu" {  } {  } 0 0 "Revision = riscv_cpu" 0 0 "Fitter" 0 0 1562785780588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1562785780721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562785780721 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riscv_cpu EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"riscv_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562785780743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562785780827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562785780827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562785781007 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562785781016 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562785781127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562785781127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562785781127 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562785781127 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 5323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562785781141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 5325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562785781141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 5327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562785781141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 5329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562785781141 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/home/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 5331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562785781141 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562785781141 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562785781143 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1562785781238 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 6 " "No exact pin location assignment(s) for 6 pins of 6 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1562785781949 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1104 " "The Timing Analyzer is analyzing 1104 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1562785782779 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscv_cpu.sdc " "Synopsys Design Constraints File file not found: 'riscv_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562785782788 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562785782789 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "wr_enable~1\|combout " "Node \"wr_enable~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562785782835 ""} { "Warning" "WSTA_SCC_NODE" "wr_enable~1\|datac " "Node \"wr_enable~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562785782835 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1562785782835 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: wr_enable~1  from: datad  to: combout " "Cell: wr_enable~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1562785782849 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1562785782849 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1562785782867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1562785782868 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562785782877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a0 " "Destination node ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a1 " "Destination node ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 62 2 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a2 " "Destination node ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 87 2 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a3 " "Destination node ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 112 2 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a4 " "Destination node ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 137 2 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a5 " "Destination node ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 162 2 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a6 " "Destination node ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 187 2 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a7 " "Destination node ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 212 2 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a8 " "Destination node ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 237 2 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a9 " "Destination node ramm:ram\|altsyncram:altsyncram_component\|altsyncram_q6j1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_q6j1.tdf" "" { Text "/home/home/fpgaworkspace/riscv_cpu/db/altsyncram_q6j1.tdf" 262 2 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1562785783444 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562785783444 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 5318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562785783444 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datwr\[31\]~1  " "Automatically promoted node datwr\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562785783445 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562785783445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pc\[12\]~6  " "Automatically promoted node pc\[12\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562785783445 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 4735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562785783445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "storeloadaddr\[31\]~1  " "Automatically promoted node storeloadaddr\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562785783445 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562785783445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memmapioclk  " "Automatically promoted node memmapioclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "address\[0\]~1 " "Destination node address\[0\]~1" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "address\[1\]~3 " "Destination node address\[1\]~3" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "address\[2\]~5 " "Destination node address\[2\]~5" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "address\[3\]~7 " "Destination node address\[3\]~7" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "address\[4\]~9 " "Destination node address\[4\]~9" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "address\[5\]~11 " "Destination node address\[5\]~11" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "address\[6\]~13 " "Destination node address\[6\]~13" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "address\[7\]~15 " "Destination node address\[7\]~15" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "address\[8\]~17 " "Destination node address\[8\]~17" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "address\[9\]~19 " "Destination node address\[9\]~19" {  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562785783445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1562785783445 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562785783445 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562785783445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562785784420 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562785784421 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562785784422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562785784426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562785784427 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1562785784428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1562785784428 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562785784428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562785784428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1562785784431 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562785784431 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 1 4 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1562785784437 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1562785784437 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1562785784437 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562785784438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562785784438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562785784438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562785784438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562785784438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562785784438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562785784438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1562785784438 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1562785784438 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1562785784438 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562785784648 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1562785784659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562785786168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562785790128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562785790174 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562785815517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562785815517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562785816906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 4.8% " "1e+03 ns of routing delay (approximately 4.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1562785848469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/home/fpgaworkspace/riscv_cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1562785853158 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562785853158 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1562785889312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1562785925264 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562785925264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:48 " "Fitter routing operations ending: elapsed time is 00:01:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562785925267 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 48.01 " "Total time spent on timing analysis during the Fitter is 48.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1562785925577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562785925616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562785926695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562785926698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562785927948 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562785929185 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/home/fpgaworkspace/riscv_cpu/output_files/riscv_cpu.fit.smsg " "Generated suppressed messages file /home/home/fpgaworkspace/riscv_cpu/output_files/riscv_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562785929914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1274 " "Peak virtual memory: 1274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562785930760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 23:12:10 2019 " "Processing ended: Wed Jul 10 23:12:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562785930760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562785930760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:23 " "Total CPU time (on all processors): 00:03:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562785930760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562785930760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562785931796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562785931797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 23:12:11 2019 " "Processing started: Wed Jul 10 23:12:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562785931797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562785931797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562785931797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1562785932103 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562785932603 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562785932625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "806 " "Peak virtual memory: 806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562785932749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 23:12:12 2019 " "Processing ended: Wed Jul 10 23:12:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562785932749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562785932749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562785932749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562785932749 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562785933000 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562785933777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562785933778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 23:12:13 2019 " "Processing started: Wed Jul 10 23:12:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562785933778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1562785933778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta riscv_cpu -c riscv_cpu " "Command: quartus_sta riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1562785933778 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1562785933838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1562785933987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1562785933987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785934070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785934070 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1104 " "The Timing Analyzer is analyzing 1104 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1562785934411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscv_cpu.sdc " "Synopsys Design Constraints File file not found: 'riscv_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1562785934494 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785934494 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1562785934529 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name memmapioclk memmapioclk " "create_clock -period 1.000 -name memmapioclk memmapioclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1562785934529 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562785934529 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "wr_enable~1\|combout " "Node \"wr_enable~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562785934535 ""} { "Warning" "WSTA_SCC_NODE" "wr_enable~1\|dataa " "Node \"wr_enable~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1562785934535 ""}  } { { "riscv_cpu.v" "" { Text "/home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1562785934535 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: wr_enable~1  from: datab  to: combout " "Cell: wr_enable~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1562785934546 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1562785934546 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1562785934552 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562785934553 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1562785934560 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1562785934566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1562785938150 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562785938150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.615 " "Worst-case setup slack is -20.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.615          -19165.337 memmapioclk  " "  -20.615          -19165.337 memmapioclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.179            -351.861 clk  " "   -7.179            -351.861 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785938151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.159 " "Worst-case hold slack is -2.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.159            -180.825 memmapioclk  " "   -2.159            -180.825 memmapioclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623             -16.870 clk  " "   -1.623             -16.870 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785938549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562785938551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562785938551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -271.137 clk  " "   -3.201            -271.137 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.216 memmapioclk  " "   -0.044              -0.216 memmapioclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785938554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785938554 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562785939906 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562785939906 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1562785939910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1562785939946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1562785941445 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: wr_enable~1  from: datab  to: combout " "Cell: wr_enable~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1562785941794 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1562785941794 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562785941795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1562785943029 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562785943029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.718 " "Worst-case setup slack is -19.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.718          -18229.775 memmapioclk  " "  -19.718          -18229.775 memmapioclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.686            -321.187 clk  " "   -6.686            -321.187 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785943031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.056 " "Worst-case hold slack is -2.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056            -194.713 memmapioclk  " "   -2.056            -194.713 memmapioclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.374             -14.178 clk  " "   -1.374             -14.178 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785943534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562785943536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562785943538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -274.237 clk  " "   -3.201            -274.237 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585            -542.952 memmapioclk  " "   -0.585            -542.952 memmapioclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785943543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785943543 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562785945014 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562785945014 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1562785945020 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: wr_enable~1  from: datab  to: combout " "Cell: wr_enable~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1562785945245 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1562785945245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562785945245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1562785945671 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562785945671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.746 " "Worst-case setup slack is -8.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785945675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785945675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.746           -8104.595 memmapioclk  " "   -8.746           -8104.595 memmapioclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785945675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.719            -104.232 clk  " "   -2.719            -104.232 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785945675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785945675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.110 " "Worst-case hold slack is -1.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785946374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785946374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.110            -117.675 memmapioclk  " "   -1.110            -117.675 memmapioclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785946374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934             -11.163 clk  " "   -0.934             -11.163 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785946374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785946374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562785946377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562785946381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785946388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785946388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -93.372 clk  " "   -3.000             -93.372 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785946388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 memmapioclk  " "    0.008               0.000 memmapioclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562785946388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562785946388 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1562785947851 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562785947851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1562785948251 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1562785948251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "844 " "Peak virtual memory: 844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562785948320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 23:12:28 2019 " "Processing ended: Wed Jul 10 23:12:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562785948320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562785948320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562785948320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1562785948320 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1562785949430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562785949431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 23:12:29 2019 " "Processing started: Wed Jul 10 23:12:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562785949431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562785949431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off riscv_cpu -c riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562785949432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1562785949796 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "riscv_cpu.vo /home/home/fpgaworkspace/riscv_cpu/simulation/modelsim/ simulation " "Generated file riscv_cpu.vo in folder \"/home/home/fpgaworkspace/riscv_cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562785950659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1033 " "Peak virtual memory: 1033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562785950704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 23:12:30 2019 " "Processing ended: Wed Jul 10 23:12:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562785950704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562785950704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562785950704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1562785950704 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2245 s " "Quartus Prime Full Compilation was successful. 0 errors, 2245 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1562785950890 ""}
