$date
	Sat Aug 26 13:42:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fa_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 ' a1 $end
$var wire 1 ( a2 $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 ) x1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#20
1!
1)
1$
b1 &
#40
1#
0$
b10 &
#60
0!
1"
0)
1'
1$
b11 &
#80
0"
1!
0'
1%
0#
0$
b100 &
#100
1"
1(
0!
1)
1$
b101 &
#120
1#
0$
b110 &
#140
0(
1!
0)
1'
1$
b111 &
#160
b1000 &
