# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/SrcPC.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/SrcBMUX.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/SignExtend.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/RegRD.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/regfile.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/RegData.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/RegALUOUT.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/PCUnit.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/Instr.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "../../../lab06.srcs/sources_1/new/Top.v"
verilog xil_defaultlib  "../../../lab06.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
