$date
	Sun Dec 17 23:26:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module top $end
$var wire 1 ! EXCLK $end
$var wire 1 # Rx $end
$var wire 1 " btnC $end
$var wire 1 $ clk $end
$var wire 32 % cpu_dbgreg_dout [31:0] $end
$var wire 8 & hci_io_din [7:0] $end
$var wire 1 ' hci_io_wr $end
$var wire 8 ( hci_ram_din [7:0] $end
$var wire 1 ) led $end
$var wire 1 * ram_en $end
$var wire 8 + ram_dout [7:0] $end
$var wire 17 , ram_a [16:0] $end
$var wire 1 - program_finish $end
$var wire 1 . hci_ram_wr $end
$var wire 8 / hci_ram_dout [7:0] $end
$var wire 17 0 hci_ram_a [16:0] $end
$var wire 3 1 hci_io_sel [2:0] $end
$var wire 1 2 hci_io_full $end
$var wire 1 3 hci_io_en $end
$var wire 8 4 hci_io_dout [7:0] $end
$var wire 1 5 hci_active_out $end
$var wire 1 6 hci_active $end
$var wire 1 7 cpumc_wr $end
$var wire 8 8 cpumc_din [7:0] $end
$var wire 32 9 cpumc_a [31:0] $end
$var wire 1 : cpu_rdy $end
$var wire 1 ; cpu_ram_wr $end
$var wire 8 < cpu_ram_dout [7:0] $end
$var wire 8 = cpu_ram_din [7:0] $end
$var wire 32 > cpu_ram_a [31:0] $end
$var wire 1 ? Tx $end
$var parameter 32 @ RAM_ADDR_WIDTH $end
$var parameter 32 A SIM $end
$var parameter 32 B SYS_CLK_FREQ $end
$var parameter 32 C UART_BAUD_RATE $end
$var reg 1 D q_hci_io_en $end
$var reg 1 E rst $end
$var reg 1 F rst_delay $end
$scope module cpu0 $end
$var wire 1 $ clk_in $end
$var wire 32 G dbgreg_dout [31:0] $end
$var wire 8 H mem_din [7:0] $end
$var wire 1 : rdy_in $end
$var wire 1 I rst_in $end
$var wire 32 J result [31:0] $end
$var wire 1 K ready $end
$var wire 1 ; mem_wr $end
$var wire 8 L mem_dout [7:0] $end
$var wire 32 M mem_a [31:0] $end
$var wire 1 2 io_buffer_full $end
$var reg 32 N addr [31:0] $end
$var reg 1 O beg $end
$var reg 3 P counter [2:0] $end
$var reg 3 Q len [2:0] $end
$var reg 32 R value [31:0] $end
$var reg 1 S wating $end
$var reg 1 T wr $end
$scope module mc $end
$var wire 32 U addr [31:0] $end
$var wire 1 $ clk_in $end
$var wire 1 V first_cycle $end
$var wire 3 W len [2:0] $end
$var wire 8 X mem_din [7:0] $end
$var wire 1 Y need_work $end
$var wire 1 : rdy_in $end
$var wire 1 K ready $end
$var wire 1 I rst_in $end
$var wire 32 Z value [31:0] $end
$var wire 1 S wating $end
$var wire 1 T wr $end
$var wire 32 [ result [31:0] $end
$var wire 1 ; mem_wr $end
$var wire 8 \ mem_dout [7:0] $end
$var wire 32 ] mem_a [31:0] $end
$var reg 1 ^ busy $end
$var reg 32 _ current_addr [31:0] $end
$var reg 8 ` current_value [7:0] $end
$var reg 1 a current_wr $end
$var reg 32 b res [31:0] $end
$var reg 3 c state [2:0] $end
$var reg 32 d work_addr [31:0] $end
$var reg 3 e work_len [2:0] $end
$var reg 32 f work_value [31:0] $end
$var reg 1 g work_wr $end
$scope function sign_extend $end
$var reg 3 h len [2:0] $end
$var reg 8 i mem_din [7:0] $end
$var reg 32 j value [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module hci0 $end
$var wire 1 $ clk $end
$var wire 32 k cpu_dbgreg_din [31:0] $end
$var wire 8 l io_din [7:0] $end
$var wire 1 3 io_en $end
$var wire 1 2 io_full $end
$var wire 3 m io_sel [2:0] $end
$var wire 1 ' io_wr $end
$var wire 17 n ram_a [16:0] $end
$var wire 8 o ram_din [7:0] $end
$var wire 8 p ram_dout [7:0] $end
$var wire 1 E rst $end
$var wire 1 # rx $end
$var wire 1 q tx_full $end
$var wire 1 ? tx $end
$var wire 1 r rx_empty $end
$var wire 8 s rd_data [7:0] $end
$var wire 1 t parity_err $end
$var wire 8 u io_in_rd_data [7:0] $end
$var wire 1 v io_in_full $end
$var wire 1 w io_in_empty $end
$var wire 8 x io_dout [7:0] $end
$var wire 32 y d_cpu_cycle_cnt [31:0] $end
$var wire 1 5 active $end
$var parameter 32 z BAUD_RATE $end
$var parameter 32 { DBG_UART_PARITY_ERR $end
$var parameter 32 | DBG_UNKNOWN_OPCODE $end
$var parameter 32 } IO_IN_BUF_WIDTH $end
$var parameter 8 ~ OP_CPU_REG_RD $end
$var parameter 8 !" OP_CPU_REG_WR $end
$var parameter 8 "" OP_DBG_BRK $end
$var parameter 8 #" OP_DBG_RUN $end
$var parameter 8 $" OP_DISABLE $end
$var parameter 8 %" OP_ECHO $end
$var parameter 8 &" OP_IO_IN $end
$var parameter 8 '" OP_MEM_RD $end
$var parameter 8 (" OP_MEM_WR $end
$var parameter 8 )" OP_QUERY_DBG_BRK $end
$var parameter 8 *" OP_QUERY_ERR_CODE $end
$var parameter 32 +" RAM_ADDR_WIDTH $end
$var parameter 32 ," SYS_CLK_FREQ $end
$var parameter 5 -" S_CPU_REG_RD_STG0 $end
$var parameter 5 ." S_CPU_REG_RD_STG1 $end
$var parameter 5 /" S_DECODE $end
$var parameter 5 0" S_DISABLE $end
$var parameter 5 1" S_DISABLED $end
$var parameter 5 2" S_ECHO_STG_0 $end
$var parameter 5 3" S_ECHO_STG_1 $end
$var parameter 5 4" S_IO_IN_STG_0 $end
$var parameter 5 5" S_IO_IN_STG_1 $end
$var parameter 5 6" S_MEM_RD_STG_0 $end
$var parameter 5 7" S_MEM_RD_STG_1 $end
$var parameter 5 8" S_MEM_WR_STG_0 $end
$var parameter 5 9" S_MEM_WR_STG_1 $end
$var parameter 5 :" S_QUERY_ERR_CODE $end
$var reg 17 ;" d_addr [16:0] $end
$var reg 3 <" d_decode_cnt [2:0] $end
$var reg 2 =" d_err_code [1:0] $end
$var reg 17 >" d_execute_cnt [16:0] $end
$var reg 8 ?" d_io_dout [7:0] $end
$var reg 8 @" d_io_in_wr_data [7:0] $end
$var reg 1 A" d_io_in_wr_en $end
$var reg 1 B" d_program_finish $end
$var reg 5 C" d_state [4:0] $end
$var reg 8 D" d_tx_data [7:0] $end
$var reg 1 E" d_wr_en $end
$var reg 1 F" io_in_rd_en $end
$var reg 1 - program_finish $end
$var reg 17 G" q_addr [16:0] $end
$var reg 32 H" q_cpu_cycle_cnt [31:0] $end
$var reg 3 I" q_decode_cnt [2:0] $end
$var reg 2 J" q_err_code [1:0] $end
$var reg 17 K" q_execute_cnt [16:0] $end
$var reg 8 L" q_io_dout [7:0] $end
$var reg 1 M" q_io_en $end
$var reg 8 N" q_io_in_wr_data [7:0] $end
$var reg 1 O" q_io_in_wr_en $end
$var reg 5 P" q_state [4:0] $end
$var reg 8 Q" q_tx_data [7:0] $end
$var reg 1 R" q_wr_en $end
$var reg 1 . ram_wr $end
$var reg 1 S" rd_en $end
$scope module io_in_fifo $end
$var wire 10 T" addr_bits_wide_1 [9:0] $end
$var wire 1 $ clk $end
$var wire 1 U" d_empty $end
$var wire 1 V" d_full $end
$var wire 1 w empty $end
$var wire 1 v full $end
$var wire 8 W" rd_data [7:0] $end
$var wire 1 F" rd_en $end
$var wire 1 X" rd_en_prot $end
$var wire 1 E reset $end
$var wire 8 Y" wr_data [7:0] $end
$var wire 1 O" wr_en $end
$var wire 1 Z" wr_en_prot $end
$var wire 10 [" d_wr_ptr [9:0] $end
$var wire 10 \" d_rd_ptr [9:0] $end
$var wire 8 ]" d_data [7:0] $end
$var parameter 32 ^" ADDR_BITS $end
$var parameter 32 _" DATA_BITS $end
$var reg 1 `" q_empty $end
$var reg 1 a" q_full $end
$var reg 10 b" q_rd_ptr [9:0] $end
$var reg 10 c" q_wr_ptr [9:0] $end
$upscope $end
$scope module uart_blk $end
$var wire 1 $ clk $end
$var wire 1 d" d_rx_parity_err $end
$var wire 1 t parity_err $end
$var wire 1 S" rd_en $end
$var wire 1 E reset $end
$var wire 1 # rx $end
$var wire 8 e" tx_data [7:0] $end
$var wire 1 R" wr_en $end
$var wire 1 q tx_full $end
$var wire 8 f" tx_fifo_rd_data [7:0] $end
$var wire 1 g" tx_fifo_empty $end
$var wire 1 h" tx_done_tick $end
$var wire 1 ? tx $end
$var wire 1 i" rx_parity_err $end
$var wire 8 j" rx_fifo_wr_data [7:0] $end
$var wire 1 r rx_empty $end
$var wire 1 k" rx_done_tick $end
$var wire 8 l" rx_data [7:0] $end
$var wire 1 m" baud_clk_tick $end
$var parameter 32 n" BAUD_CLK_OVERSAMPLE_RATE $end
$var parameter 32 o" BAUD_RATE $end
$var parameter 32 p" DATA_BITS $end
$var parameter 32 q" PARITY_MODE $end
$var parameter 32 r" STOP_BITS $end
$var parameter 32 s" SYS_CLK_FREQ $end
$var reg 1 t" q_rx_parity_err $end
$scope module uart_baud_clk_blk $end
$var wire 1 $ clk $end
$var wire 1 E reset $end
$var wire 16 u" d_cnt [15:0] $end
$var wire 1 m" baud_clk_tick $end
$var parameter 32 v" BAUD $end
$var parameter 32 w" BAUD_CLK_OVERSAMPLE_RATE $end
$var parameter 16 x" CLKS_PER_OVERSAMPLE_TICK $end
$var parameter 32 y" SYS_CLK_FREQ $end
$var reg 16 z" q_cnt [15:0] $end
$upscope $end
$scope module uart_rx_blk $end
$var wire 1 m" baud_clk_tick $end
$var wire 1 $ clk $end
$var wire 1 E reset $end
$var wire 1 # rx $end
$var wire 8 {" rx_data [7:0] $end
$var wire 1 k" rx_done_tick $end
$var wire 1 i" parity_err $end
$var parameter 32 |" BAUD_CLK_OVERSAMPLE_RATE $end
$var parameter 32 }" DATA_BITS $end
$var parameter 32 ~" PARITY_MODE $end
$var parameter 32 !# STOP_BITS $end
$var parameter 6 "# STOP_OVERSAMPLE_TICKS $end
$var parameter 5 ## S_DATA $end
$var parameter 5 $# S_IDLE $end
$var parameter 5 %# S_PARITY $end
$var parameter 5 &# S_START $end
$var parameter 5 '# S_STOP $end
$var reg 8 (# d_data [7:0] $end
$var reg 3 )# d_data_bit_idx [2:0] $end
$var reg 1 *# d_done_tick $end
$var reg 4 +# d_oversample_tick_cnt [3:0] $end
$var reg 1 ,# d_parity_err $end
$var reg 5 -# d_state [4:0] $end
$var reg 8 .# q_data [7:0] $end
$var reg 3 /# q_data_bit_idx [2:0] $end
$var reg 1 k" q_done_tick $end
$var reg 4 0# q_oversample_tick_cnt [3:0] $end
$var reg 1 i" q_parity_err $end
$var reg 1 1# q_rx $end
$var reg 5 2# q_state [4:0] $end
$upscope $end
$scope module uart_rx_fifo $end
$var wire 3 3# addr_bits_wide_1 [2:0] $end
$var wire 1 $ clk $end
$var wire 1 4# d_empty $end
$var wire 1 5# d_full $end
$var wire 1 r empty $end
$var wire 1 6# full $end
$var wire 8 7# rd_data [7:0] $end
$var wire 1 S" rd_en $end
$var wire 1 8# rd_en_prot $end
$var wire 1 E reset $end
$var wire 8 9# wr_data [7:0] $end
$var wire 1 k" wr_en $end
$var wire 1 :# wr_en_prot $end
$var wire 3 ;# d_wr_ptr [2:0] $end
$var wire 3 <# d_rd_ptr [2:0] $end
$var wire 8 =# d_data [7:0] $end
$var parameter 32 ># ADDR_BITS $end
$var parameter 32 ?# DATA_BITS $end
$var reg 1 @# q_empty $end
$var reg 1 A# q_full $end
$var reg 3 B# q_rd_ptr [2:0] $end
$var reg 3 C# q_wr_ptr [2:0] $end
$upscope $end
$scope module uart_tx_blk $end
$var wire 1 m" baud_clk_tick $end
$var wire 1 $ clk $end
$var wire 1 E reset $end
$var wire 1 ? tx $end
$var wire 1 h" tx_done_tick $end
$var wire 1 D# tx_start $end
$var wire 8 E# tx_data [7:0] $end
$var parameter 32 F# BAUD_CLK_OVERSAMPLE_RATE $end
$var parameter 32 G# DATA_BITS $end
$var parameter 32 H# PARITY_MODE $end
$var parameter 32 I# STOP_BITS $end
$var parameter 6 J# STOP_OVERSAMPLE_TICKS $end
$var parameter 5 K# S_DATA $end
$var parameter 5 L# S_IDLE $end
$var parameter 5 M# S_PARITY $end
$var parameter 5 N# S_START $end
$var parameter 5 O# S_STOP $end
$var reg 4 P# d_baud_clk_tick_cnt [3:0] $end
$var reg 8 Q# d_data [7:0] $end
$var reg 3 R# d_data_bit_idx [2:0] $end
$var reg 1 S# d_parity_bit $end
$var reg 5 T# d_state [4:0] $end
$var reg 1 U# d_tx $end
$var reg 1 V# d_tx_done_tick $end
$var reg 4 W# q_baud_clk_tick_cnt [3:0] $end
$var reg 8 X# q_data [7:0] $end
$var reg 3 Y# q_data_bit_idx [2:0] $end
$var reg 1 Z# q_parity_bit $end
$var reg 5 [# q_state [4:0] $end
$var reg 1 \# q_tx $end
$var reg 1 h" q_tx_done_tick $end
$upscope $end
$scope module uart_tx_fifo $end
$var wire 10 ]# addr_bits_wide_1 [9:0] $end
$var wire 1 $ clk $end
$var wire 1 ^# d_empty $end
$var wire 1 _# d_full $end
$var wire 1 g" empty $end
$var wire 1 q full $end
$var wire 8 `# rd_data [7:0] $end
$var wire 1 h" rd_en $end
$var wire 1 a# rd_en_prot $end
$var wire 1 E reset $end
$var wire 8 b# wr_data [7:0] $end
$var wire 1 R" wr_en $end
$var wire 1 c# wr_en_prot $end
$var wire 10 d# d_wr_ptr [9:0] $end
$var wire 10 e# d_rd_ptr [9:0] $end
$var wire 8 f# d_data [7:0] $end
$var parameter 32 g# ADDR_BITS $end
$var parameter 32 h# DATA_BITS $end
$var reg 1 i# q_empty $end
$var reg 1 j# q_full $end
$var reg 10 k# q_rd_ptr [9:0] $end
$var reg 10 l# q_wr_ptr [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module ram0 $end
$var wire 17 m# a_in [16:0] $end
$var wire 1 $ clk_in $end
$var wire 8 n# d_in [7:0] $end
$var wire 1 * en_in $end
$var wire 1 o# r_nw_in $end
$var wire 1 p# ram_bram_we $end
$var wire 8 q# ram_bram_dout [7:0] $end
$var wire 8 r# d_out [7:0] $end
$var parameter 32 s# ADDR_WIDTH $end
$scope module ram_bram $end
$var wire 17 t# addr_a [16:0] $end
$var wire 1 $ clk $end
$var wire 8 u# din_a [7:0] $end
$var wire 8 v# dout_a [7:0] $end
$var wire 1 p# we $end
$var parameter 32 w# ADDR_WIDTH $end
$var parameter 32 x# DATA_WIDTH $end
$var reg 17 y# q_addr_a [16:0] $end
$var integer 32 z# i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 x#
b10001 w#
b10001 s#
b1000 h#
b1010 g#
b10000 O#
b10 N#
b1000 M#
b1 L#
b100 K#
b10000 J#
b1 I#
b1 H#
b1000 G#
b10000 F#
b1000 ?#
b11 >#
b10000 '#
b10 &#
b1000 %#
b1 $#
b100 ##
b10000 "#
b1 !#
b1 ~"
b1000 }"
b10000 |"
b101111101011110000100000000 y"
b110110 x"
b10000 w"
b11100001000000000 v"
b101111101011110000100000000 s"
b1 r"
b1 q"
b1000 p"
b11100001000000000 o"
b10000 n"
b1000 _"
b1010 ^"
b1000 :"
b1100 9"
b1011 8"
b1010 7"
b1001 6"
b101 5"
b100 4"
b11 3"
b10 2"
b0 1"
b10000 0"
b1 /"
b111 ."
b110 -"
b101111101011110000100000000 ,"
b10001 +"
b1000 *"
b111 )"
b1010 ("
b1001 '"
b101 &"
b0 %"
b1011 $"
b100 #"
b11 ""
b10 !"
b1 ~
b1010 }
b1 |
b0 {
b11100001000000000 z
b11100001000000000 C
b101111101011110000100000000 B
b1 A
b10001 @
$end
#0
$dumpvars
b100000000000000000 z#
bx y#
bx v#
bx u#
bx t#
bx r#
bx q#
xp#
xo#
bx n#
bx m#
bx l#
bx k#
xj#
xi#
bx f#
bx e#
bx d#
xc#
bx b#
0a#
bx `#
x_#
x^#
b1 ]#
1\#
b1 [#
0Z#
b0 Y#
b0 X#
b0 W#
0V#
1U#
b1 T#
0S#
b0 R#
b0 Q#
b0 P#
bx E#
xD#
bx C#
bx B#
xA#
x@#
bx =#
bx <#
bx ;#
0:#
b0 9#
08#
bx 7#
x6#
x5#
x4#
b1 3#
b1 2#
11#
b0 0#
b0 /#
b0 .#
b1 -#
0,#
b0 +#
0*#
b0 )#
b0 (#
b0 {"
b0 z"
b1 u"
0t"
0m"
bx l"
0k"
b0 j"
0i"
0h"
xg"
bx f"
bx e"
0d"
bx c"
bx b"
xa"
x`"
bx ]"
bx \"
bx ["
xZ"
bx Y"
0X"
bx W"
xV"
xU"
b1 T"
0S"
xR"
bx Q"
bx P"
xO"
bx N"
xM"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
0F"
0E"
b0 D"
bx C"
0B"
0A"
b0 @"
b0 ?"
bx >"
bx ="
bx <"
bx ;"
bx y
bx x
xw
xv
bx u
0t
bx s
xr
xq
bx p
bx o
bx n
bx m
bx l
bz k
bx j
bx i
bx h
xg
bx f
bx e
bx d
bx c
bx b
xa
bx `
bx _
x^
bx ]
bx \
b0 [
bx Z
xY
bx X
bx W
xV
bx U
xT
xS
bx R
bx Q
bx P
xO
bx N
bx M
bx L
xK
b0 J
1I
bx H
bz G
1F
1E
xD
1?
bx >
bx =
bx <
x;
1:
bx 9
bx 8
x7
06
x5
bx 4
x3
x2
bx 1
bx 0
bx /
0.
x-
bx ,
bx +
x*
0)
bx (
x'
bx &
bz %
0$
z#
1"
0!
$end
#1000
0p#
03
1*
1V
b0 1
b0 m
b0 ,
b0 m#
b0 t#
1o#
b0 &
b0 l
b0 8
b0 n#
b0 u#
1Y
b0 9
0'
07
1U"
0V"
05#
14#
1^#
0_#
b0 <
b0 L
b0 \
0K
b0 >
b0 M
b0 ]
bx000000000000000000000000 J
bx000000000000000000000000 [
b0 j
b10 h
0;
b0 ["
b0 \"
b0 ;#
b0 <#
0D#
b0 d#
b0 e#
0Z"
0c#
b0 ="
b0 ;"
b0 >"
b0 <"
b1 C"
b0 y
b0 `
b0 _
0a
b0 b
b0 c
1^
b0 f
b0 d
b0 e
0g
b0 R
b0 Z
b0 N
b0 U
b10 Q
b10 W
0T
1S
1O
b0 P
0v
0a"
1w
1`"
b0 c"
b0 b"
06#
0A#
1r
1@#
b0 C#
b0 B#
02
0q
0j#
1g"
1i#
b0 l#
b0 k#
b0 4
b0 x
b0 L"
b0 H"
0M"
b0 N"
b0 Y"
0O"
0R"
b0 Q"
b0 e"
b0 b#
b0 J"
b0 0
b0 n
b0 G"
b0 K"
b0 I"
15
b1 P"
1$
1!
#2000
0$
0!
#3000
b110111000000000000000000000000 J
b110111000000000000000000000000 [
b110111 i
b110111 =
b110111 H
b110111 X
b110111 (
b110111 o
b110111 +
b110111 r#
0D
b110111 q#
b110111 v#
b0 y#
1$
1!
#4000
0$
0!
#5000
1$
1!
#6000
0$
0!
#7000
1$
1!
#8000
0$
0!
#9000
1$
1!
#10000
0$
0!
#11000
1$
1!
#12000
0$
0!
#13000
1$
1!
#14000
0$
0!
#15000
1$
1!
#16000
0$
0!
#17000
1$
1!
#18000
0$
0!
#19000
1$
1!
#20000
0$
0!
#21000
1$
1!
#22000
0$
0!
#23000
1$
1!
#24000
0$
0!
#25000
1$
1!
#26000
0$
0!
#27000
1$
1!
#28000
0$
0!
#29000
1$
1!
#30000
0$
0!
#31000
1$
1!
#32000
0$
0!
#33000
1$
1!
#34000
0$
0!
#35000
1$
1!
#36000
0$
0!
#37000
1$
1!
#38000
0$
0!
#39000
1$
1!
#40000
0$
0!
#41000
1$
1!
#42000
0$
0!
#43000
1$
1!
#44000
0$
0!
#45000
1$
1!
#46000
0$
0!
#47000
1$
1!
#48000
0$
0!
#49000
1$
1!
#50000
0"
0$
0!
#51000
0F
1$
1!
#52000
0$
0!
#53000
xI
0E
1$
1!
#54000
0$
0!
#55000
b1 1
b1 m
b1 ,
b1 m#
b1 t#
b1 9
b1 >
b1 M
b1 ]
0I
0V
b10 u"
0-
0O
b1 _
b1 c
b10 e
b1 z"
z1#
1$
1!
#56000
0$
0!
#57000
b1 i
b10 1
b10 m
b10 ,
b10 m#
b10 t#
b1 =
b1 H
b1 X
b10 9
b1 (
b1 o
b1 +
b1 r#
b10 >
b10 M
b10 ]
b1000000000000000000110111 J
b1000000000000000000110111 [
b110111 j
b11 u"
b1 q#
b1 v#
b1 y#
b10 _
b110111 b
b10 c
b10 z"
1$
1!
#58000
0$
0!
#59000
b11 1
b11 m
b11 ,
b11 m#
b11 t#
b10 i
b11 9
b10 =
b10 H
b10 X
b11 >
b11 M
b11 ]
b10000000000000000100110111 J
b10000000000000000100110111 [
b100110111 j
b10 (
b10 o
b10 +
b10 r#
b100 u"
b11 _
b100110111 b
b11 c
b10 q#
b10 v#
b10 y#
b11 z"
1$
1!
#60000
0$
0!
#61000
0Y
1K
b11 1
b11 m
b11 ,
b11 m#
b11 t#
b0 i
b11 9
b0 =
b0 H
b0 X
b11 >
b11 M
b11 ]
b0 (
b0 o
b0 +
b0 r#
b100000000100110111 J
b100000000100110111 [
b100000000100110111 j
0V
b101 u"
b0 q#
b0 v#
b11 y#
b100000000100110111 b
0^
b0 c
b100 z"
1$
1!
#62000
0$
0!
#63000
1V
1Y
b100 1
b100 m
b100 ,
b100 m#
b100 t#
0K
b100 9
b100 >
b100 M
b100 ]
b110 u"
b100 N
b100 U
b0 _
b101 z"
1$
1!
#64000
0$
0!
#65000
b101 1
b101 m
b101 ,
b101 m#
b101 t#
b11101111000000100000000100110111 J
b11101111000000100000000100110111 [
b11101111 i
b101 9
1Y
b11101111 =
b11101111 H
b11101111 X
b101 >
b101 M
b101 ]
0K
b11101111 (
b11101111 o
b11101111 +
b11101111 r#
0V
b111 u"
b11101111 q#
b11101111 v#
b100 y#
b101 _
b1 c
b100 d
1^
b110 z"
1$
1!
#66000
0$
0!
#67000
b110 1
b110 m
b110 ,
b110 m#
b110 t#
b10000 i
b110 9
b10000 =
b10000 H
b10000 X
b110 >
b110 M
b110 ]
b10000000000100000000111101111 J
b10000000000100000000111101111 [
b100000000111101111 j
b10000 (
b10000 o
b10000 +
b10000 r#
b1000 u"
b110 _
b100000000111101111 b
b10 c
b10000 q#
b10000 v#
b101 y#
b111 z"
1$
1!
#68000
0$
0!
#69000
b10000000 i
b111 1
b111 m
b111 ,
b111 m#
b111 t#
b10000000 =
b10000000 H
b10000000 X
b111 9
b10000000 (
b10000000 o
b10000000 +
b10000000 r#
b111 >
b111 M
b111 ]
b10000000000000100001000011101111 J
b10000000000000100001000011101111 [
b100001000011101111 j
b1001 u"
b10000000 q#
b10000000 v#
b110 y#
b111 _
b100001000011101111 b
b11 c
b1000 z"
1$
1!
#70000
0$
0!
#71000
0Y
1K
b111 1
b111 m
b111 ,
b111 m#
b111 t#
b111 9
b11011 i
b111 >
b111 M
b111 ]
b11011 =
b11011 H
b11011 X
b11011100000000001000011101111 J
b11011100000000001000011101111 [
b100000000001000011101111 j
0V
b11011 (
b11011 o
b11011 +
b11011 r#
b1010 u"
b100000000001000011101111 b
0^
b0 c
b11011 q#
b11011 v#
b111 y#
b1001 z"
1$
1!
#72000
0$
0!
#73000
1V
b0 1
b0 m
b1000 ,
b1000 m#
b1000 t#
1Y
b1000 9
0K
b1000 >
b1000 M
b1000 ]
b1011 u"
b100 _
b1000 N
b1000 U
b1010 z"
1$
1!
#74000
0$
0!
#75000
b1 1
b1 m
b1001 ,
b1001 m#
b1001 t#
b1001 9
1Y
b10011100000000001000011101111 J
b10011100000000001000011101111 [
b10011 i
b1001 >
b1001 M
b1001 ]
0K
b10011 =
b10011 H
b10011 X
0V
b10011 (
b10011 o
b10011 +
b10011 r#
b1100 u"
b1001 _
b1 c
b1000 d
1^
b10011 q#
b10011 v#
b1000 y#
b1011 z"
1$
1!
#76000
0$
0!
#77000
b101 i
b10 1
b10 m
b1010 ,
b1010 m#
b1010 t#
b101 =
b101 H
b101 X
b1010 9
b101 (
b101 o
b101 +
b101 r#
b1010 >
b1010 M
b1010 ]
b101100000000001000000010011 J
b101100000000001000000010011 [
b100000000001000000010011 j
b1101 u"
b101 q#
b101 v#
b1001 y#
b1010 _
b100000000001000000010011 b
b10 c
b1100 z"
1$
1!
#78000
0$
0!
#79000
b11 1
b11 m
b1011 ,
b1011 m#
b1011 t#
b11110000 i
b1011 9
b11110000 =
b11110000 H
b11110000 X
b1011 >
b1011 M
b1011 ]
b11110000100000000000010100010011 J
b11110000100000000000010100010011 [
b100000000000010100010011 j
b11110000 (
b11110000 o
b11110000 +
b11110000 r#
b1110 u"
b1011 _
b100000000000010100010011 b
b11 c
b11110000 q#
b11110000 v#
b1010 y#
b1101 z"
1$
1!
#80000
0$
0!
#81000
0Y
1K
b11 1
b11 m
b1011 ,
b1011 m#
b1011 t#
b1111 i
b1011 9
b1111 =
b1111 H
b1111 X
b1011 >
b1011 M
b1011 ]
b1111 (
b1111 o
b1111 +
b1111 r#
b1111111100000000010100010011 J
b1111111100000000010100010011 [
b111100000000010100010011 j
0V
b1111 u"
b1111 q#
b1111 v#
b1011 y#
b111100000000010100010011 b
0^
b0 c
b1110 z"
1$
1!
#82000
0$
0!
#83000
1V
1Y
b100 1
b100 m
b1100 ,
b1100 m#
b1100 t#
0K
b1100 9
b1100 >
b1100 M
b1100 ]
b10000 u"
b1100 N
b1100 U
b1000 _
b1111 z"
1$
1!
#84000
0$
0!
#85000
b101 1
b101 m
b1101 ,
b1101 m#
b1101 t#
b10110111111100000000010100010011 J
b10110111111100000000010100010011 [
b10110111 i
b1101 9
1Y
b10110111 =
b10110111 H
b10110111 X
b1101 >
b1101 M
b1101 ]
0K
b10110111 (
b10110111 o
b10110111 +
b10110111 r#
0V
b10001 u"
b10110111 q#
b10110111 v#
b1100 y#
b1101 _
b1 c
b1100 d
1^
b10000 z"
1$
1!
#86000
0$
0!
#87000
b110 1
b110 m
b1110 ,
b1110 m#
b1110 t#
b110 i
b1110 9
b110 =
b110 H
b110 X
b1110 >
b1110 M
b1110 ]
b110111100000000010110110111 J
b110111100000000010110110111 [
b111100000000010110110111 j
b110 (
b110 o
b110 +
b110 r#
b10010 u"
b1110 _
b111100000000010110110111 b
b10 c
b110 q#
b110 v#
b1101 y#
b10001 z"
1$
1!
#88000
0$
0!
#89000
b11 i
b111 1
b111 m
b1111 ,
b1111 m#
b1111 t#
b11 =
b11 H
b11 X
b1111 9
b11 (
b11 o
b11 +
b11 r#
b1111 >
b1111 M
b1111 ]
b11111100000000011010110111 J
b11111100000000011010110111 [
b111100000000011010110111 j
b10011 u"
b11 q#
b11 v#
b1110 y#
b1111 _
b111100000000011010110111 b
b11 c
b10010 z"
1$
1!
#90000
0$
0!
#91000
0Y
1K
b111 1
b111 m
b1111 ,
b1111 m#
b1111 t#
b1111 9
b0 i
b1111 >
b1111 M
b1111 ]
b0 =
b0 H
b0 X
b110000011010110111 J
b110000011010110111 [
b110000011010110111 j
0V
b0 (
b0 o
b0 +
b0 r#
b10100 u"
b110000011010110111 b
0^
b0 c
b0 q#
b0 v#
b1111 y#
b10011 z"
1$
1!
#92000
0$
0!
#93000
1V
b0 1
b0 m
b10000 ,
b10000 m#
b10000 t#
1Y
b10000 9
0K
b10000 >
b10000 M
b10000 ]
b10101 u"
b1100 _
b10000 N
b10000 U
b10100 z"
1$
1!
#94000
0$
0!
#95000
b1 1
b1 m
b10001 ,
b10001 m#
b10001 t#
b10001 9
1Y
b100011000000110000011010110111 J
b100011000000110000011010110111 [
b100011 i
b10001 >
b10001 M
b10001 ]
0K
b100011 =
b100011 H
b100011 X
0V
b100011 (
b100011 o
b100011 +
b100011 r#
b10110 u"
b10001 _
b1 c
b10000 d
1^
b100011 q#
b100011 v#
b10000 y#
b10101 z"
1$
1!
#96000
0$
0!
#97000
b10000010 i
b10 1
b10 m
b10010 ,
b10010 m#
b10010 t#
b10000010 =
b10000010 H
b10000010 X
b10010 9
b10000010 (
b10000010 o
b10000010 +
b10000010 r#
b10010 >
b10010 M
b10010 ]
b10000010000000110000011000100011 J
b10000010000000110000011000100011 [
b110000011000100011 j
b10111 u"
b10000010 q#
b10000010 v#
b10001 y#
b10010 _
b110000011000100011 b
b10 c
b10110 z"
1$
1!
#98000
0$
0!
#99000
b11 1
b11 m
b10011 ,
b10011 m#
b10011 t#
b10100110 i
b10011 9
b10100110 =
b10100110 H
b10100110 X
b10011 >
b10011 M
b10011 ]
b10100110000000111000001000100011 J
b10100110000000111000001000100011 [
b111000001000100011 j
b10100110 (
b10100110 o
b10100110 +
b10100110 r#
b11000 u"
b10011 _
b111000001000100011 b
b11 c
b10100110 q#
b10100110 v#
b10010 y#
b10111 z"
1$
1!
#100000
0$
0!
#101000
0Y
1K
b11 1
b11 m
b10011 ,
b10011 m#
b10011 t#
b0 i
b10011 9
b0 =
b0 H
b0 X
b10011 >
b10011 M
b10011 ]
b0 (
b0 o
b0 +
b0 r#
b101001101000001000100011 J
b101001101000001000100011 [
b101001101000001000100011 j
0V
b11001 u"
b0 q#
b0 v#
b10011 y#
b101001101000001000100011 b
0^
b0 c
b11000 z"
1$
1!
#102000
0$
0!
#103000
1V
1Y
b100 1
b100 m
b10100 ,
b10100 m#
b10100 t#
0K
b10100 9
b10100 >
b10100 M
b10100 ]
b11010 u"
b10100 N
b10100 U
b10000 _
b11001 z"
1$
1!
#104000
0$
0!
#105000
b101 1
b101 m
b10101 ,
b10101 m#
b10101 t#
b1101111101001101000001000100011 J
b1101111101001101000001000100011 [
b1101111 i
b10101 9
1Y
b1101111 =
b1101111 H
b1101111 X
b10101 >
b10101 M
b10101 ]
0K
b1101111 (
b1101111 o
b1101111 +
b1101111 r#
0V
b11011 u"
b1101111 q#
b1101111 v#
b10100 y#
b10101 _
b1 c
b10100 d
1^
b11010 z"
1$
1!
#106000
0$
0!
#107000
b110 1
b110 m
b10110 ,
b10110 m#
b10110 t#
b11110000 i
b10110 9
b11110000 =
b11110000 H
b11110000 X
b10110 >
b10110 M
b10110 ]
b11110000101001101000001001101111 J
b11110000101001101000001001101111 [
b101001101000001001101111 j
b11110000 (
b11110000 o
b11110000 +
b11110000 r#
b11100 u"
b10110 _
b101001101000001001101111 b
b10 c
b11110000 q#
b11110000 v#
b10101 y#
b11011 z"
1$
1!
#108000
0$
0!
#109000
b10011111 i
b111 1
b111 m
b10111 ,
b10111 m#
b10111 t#
b10011111 =
b10011111 H
b10011111 X
b10111 9
b10011111 (
b10011111 o
b10011111 +
b10011111 r#
b10111 >
b10111 M
b10111 ]
b10011111101001101111000001101111 J
b10011111101001101111000001101111 [
b101001101111000001101111 j
b11101 u"
b10011111 q#
b10011111 v#
b10110 y#
b10111 _
b101001101111000001101111 b
b11 c
b11100 z"
1$
1!
#110000
0$
0!
#111000
0Y
1K
b111 1
b111 m
b10111 ,
b10111 m#
b10111 t#
b10111 9
b11111111 i
b10111 >
b10111 M
b10111 ]
b11111111 =
b11111111 H
b11111111 X
b11111111100111111111000001101111 J
b11111111100111111111000001101111 [
b100111111111000001101111 j
0V
b11111111 (
b11111111 o
b11111111 +
b11111111 r#
b11110 u"
b100111111111000001101111 b
0^
b0 c
b11111111 q#
b11111111 v#
b10111 y#
b11101 z"
1$
1!
#112000
0$
0!
#113000
1V
b0 1
b0 m
b11000 ,
b11000 m#
b11000 t#
1Y
b11000 9
0K
b11000 >
b11000 M
b11000 ]
b11111 u"
b10100 _
b11000 N
b11000 U
b11110 z"
1$
1!
#114000
0$
0!
#115000
b1 1
b1 m
b11001 ,
b11001 m#
b11001 t#
b11001 9
1Y
b100111111111000001101111 J
b100111111111000001101111 [
b0 i
b11001 >
b11001 M
b11001 ]
0K
b0 =
b0 H
b0 X
0V
b0 (
b0 o
b0 +
b0 r#
b100000 u"
b11001 _
b1 c
b11000 d
1^
b0 q#
b0 v#
b11000 y#
b11111 z"
1$
1!
#116000
0$
0!
#117000
b10 1
b10 m
b11010 ,
b11010 m#
b11010 t#
b11010 9
b11010 >
b11010 M
b11010 ]
b100111111111000000000000 J
b100111111111000000000000 [
b100111111111000000000000 j
b100001 u"
b11001 y#
b11010 _
b100111111111000000000000 b
b10 c
b100000 z"
1$
1!
#118000
0$
0!
#119000
b11 1
b11 m
b11011 ,
b11011 m#
b11011 t#
b11011 9
b11011 >
b11011 M
b11011 ]
b100111110000000000000000 J
b100111110000000000000000 [
b100111110000000000000000 j
b100010 u"
b11011 _
b100111110000000000000000 b
b11 c
b11010 y#
b100001 z"
1$
1!
#120000
0$
0!
#121000
0Y
1K
b11 1
b11 m
b11011 ,
b11011 m#
b11011 t#
b11011 9
b11011 >
b11011 M
b11011 ]
b0 J
b0 [
b0 j
0V
b100011 u"
b11011 y#
b0 b
0^
b0 c
b100010 z"
1$
1!
#122000
0$
0!
#123000
1V
1Y
b100 1
b100 m
b11100 ,
b11100 m#
b11100 t#
0K
b11100 9
b11100 >
b11100 M
b11100 ]
b100100 u"
b11100 N
b11100 U
b11000 _
b100011 z"
1$
1!
#124000
0$
0!
#125000
b101 1
b101 m
b11101 ,
b11101 m#
b11101 t#
b11101 9
1Y
b11101 >
b11101 M
b11101 ]
0K
0V
b100101 u"
b11100 y#
b11101 _
b1 c
b11100 d
1^
b100100 z"
1$
1!
#126000
0$
0!
#127000
b110 1
b110 m
b11110 ,
b11110 m#
b11110 t#
b11110 9
b11110 >
b11110 M
b11110 ]
b100110 u"
b11110 _
b10 c
b11101 y#
b100101 z"
1$
1!
#128000
0$
0!
#129000
b111 1
b111 m
b11111 ,
b11111 m#
b11111 t#
b11111 9
b11111 >
b11111 M
b11111 ]
b100111 u"
b11110 y#
b11111 _
b11 c
b100110 z"
1$
1!
#130000
0$
0!
#131000
0Y
1K
b111 1
b111 m
b11111 ,
b11111 m#
b11111 t#
b11111 9
b11111 >
b11111 M
b11111 ]
0V
b101000 u"
0^
b0 c
b11111 y#
b100111 z"
1$
1!
#132000
0$
0!
#133000
1V
b0 1
b0 m
b100000 ,
b100000 m#
b100000 t#
1Y
b100000 9
0K
b100000 >
b100000 M
b100000 ]
b101001 u"
b11100 _
b100000 N
b100000 U
b101000 z"
1$
1!
#134000
0$
0!
#135000
b1 1
b1 m
b100001 ,
b100001 m#
b100001 t#
b100001 9
1Y
b100001 >
b100001 M
b100001 ]
0K
0V
b101010 u"
b100001 _
b1 c
b100000 d
1^
b100000 y#
b101001 z"
1$
1!
#136000
0$
0!
#137000
b10 1
b10 m
b100010 ,
b100010 m#
b100010 t#
b100010 9
b100010 >
b100010 M
b100010 ]
b101011 u"
b100001 y#
b100010 _
b10 c
b101010 z"
1$
1!
#138000
0$
0!
#139000
b11 1
b11 m
b100011 ,
b100011 m#
b100011 t#
b100011 9
b100011 >
b100011 M
b100011 ]
b101100 u"
b100011 _
b11 c
b100010 y#
b101011 z"
1$
1!
#140000
0$
0!
#141000
0Y
1K
b11 1
b11 m
b100011 ,
b100011 m#
b100011 t#
b100011 9
b100011 >
b100011 M
b100011 ]
0V
b101101 u"
b100011 y#
0^
b0 c
b101100 z"
1$
1!
#142000
0$
0!
#143000
1V
1Y
b100 1
b100 m
b100100 ,
b100100 m#
b100100 t#
0K
b100100 9
b100100 >
b100100 M
b100100 ]
b101110 u"
b100100 N
b100100 U
b100000 _
b101101 z"
1$
1!
#144000
0$
0!
#145000
b101 1
b101 m
b100101 ,
b100101 m#
b100101 t#
b100101 9
1Y
b100101 >
b100101 M
b100101 ]
0K
0V
b101111 u"
b100100 y#
b100101 _
b1 c
b100100 d
1^
b101110 z"
1$
1!
#146000
0$
0!
#147000
b110 1
b110 m
b100110 ,
b100110 m#
b100110 t#
b100110 9
b100110 >
b100110 M
b100110 ]
b110000 u"
b100110 _
b10 c
b100101 y#
b101111 z"
1$
1!
#148000
0$
0!
#149000
b111 1
b111 m
b100111 ,
b100111 m#
b100111 t#
b100111 9
b100111 >
b100111 M
b100111 ]
b110001 u"
b100110 y#
b100111 _
b11 c
b110000 z"
1$
1!
#150000
0$
0!
#151000
0Y
1K
b111 1
b111 m
b100111 ,
b100111 m#
b100111 t#
b100111 9
b100111 >
b100111 M
b100111 ]
0V
b110010 u"
0^
b0 c
b100111 y#
b110001 z"
1$
1!
#152000
0$
0!
#153000
1V
b0 1
b0 m
b101000 ,
b101000 m#
b101000 t#
1Y
b101000 9
0K
b101000 >
b101000 M
b101000 ]
b110011 u"
b100100 _
b101000 N
b101000 U
b110010 z"
1$
1!
#154000
0$
0!
#155000
b1 1
b1 m
b101001 ,
b101001 m#
b101001 t#
b101001 9
1Y
b101001 >
b101001 M
b101001 ]
0K
0V
b110100 u"
b101001 _
b1 c
b101000 d
1^
b101000 y#
b110011 z"
1$
1!
#156000
0$
0!
#157000
b10 1
b10 m
b101010 ,
b101010 m#
b101010 t#
b101010 9
b101010 >
b101010 M
b101010 ]
b110101 u"
b101001 y#
b101010 _
b10 c
b110100 z"
1$
1!
#158000
0$
0!
#159000
b11 1
b11 m
b101011 ,
b101011 m#
b101011 t#
b101011 9
b1 +#
b1 P#
b101011 >
b101011 M
b101011 ]
b0 u"
1m"
b101011 _
b11 c
b101010 y#
b110101 z"
1$
1!
#160000
0$
0!
#161000
0Y
1K
b11 1
b11 m
b101011 ,
b101011 m#
b101011 t#
b101011 9
b101011 >
b101011 M
b101011 ]
0V
b1 u"
0m"
b101011 y#
0^
b0 c
b1 W#
b1 0#
b0 z"
1$
1!
#162000
0$
0!
#163000
1V
1Y
b100 1
b100 m
b101100 ,
b101100 m#
b101100 t#
0K
b101100 9
b101100 >
b101100 M
b101100 ]
b10 u"
b101100 N
b101100 U
b101000 _
b1 z"
1$
1!
#164000
0$
0!
#165000
b101 1
b101 m
b101101 ,
b101101 m#
b101101 t#
b101101 9
1Y
b101101 >
b101101 M
b101101 ]
0K
0V
b11 u"
b101100 y#
b101101 _
b1 c
b101100 d
1^
b10 z"
1$
1!
#166000
0$
0!
#167000
b110 1
b110 m
b101110 ,
b101110 m#
b101110 t#
b101110 9
b101110 >
b101110 M
b101110 ]
b100 u"
b101110 _
b10 c
b101101 y#
b11 z"
1$
1!
#168000
0$
0!
#169000
b111 1
b111 m
b101111 ,
b101111 m#
b101111 t#
b101111 9
b101111 >
b101111 M
b101111 ]
b101 u"
b101110 y#
b101111 _
b11 c
b100 z"
1$
1!
#170000
0$
0!
#171000
0Y
1K
b111 1
b111 m
b101111 ,
b101111 m#
b101111 t#
b101111 9
b101111 >
b101111 M
b101111 ]
0V
b110 u"
0^
b0 c
b101111 y#
b101 z"
1$
1!
#172000
0$
0!
#173000
1V
b0 1
b0 m
b110000 ,
b110000 m#
b110000 t#
1Y
b110000 9
0K
b110000 >
b110000 M
b110000 ]
b111 u"
b101100 _
b110000 N
b110000 U
b110 z"
1$
1!
#174000
0$
0!
#175000
b1 1
b1 m
b110001 ,
b110001 m#
b110001 t#
b110001 9
1Y
b110001 >
b110001 M
b110001 ]
0K
0V
b1000 u"
b110001 _
b1 c
b110000 d
1^
b110000 y#
b111 z"
1$
1!
#176000
0$
0!
#177000
b10 1
b10 m
b110010 ,
b110010 m#
b110010 t#
b110010 9
b110010 >
b110010 M
b110010 ]
b1001 u"
b110001 y#
b110010 _
b10 c
b1000 z"
1$
1!
#178000
0$
0!
#179000
b11 1
b11 m
b110011 ,
b110011 m#
b110011 t#
b110011 9
b110011 >
b110011 M
b110011 ]
b1010 u"
b110011 _
b11 c
b110010 y#
b1001 z"
1$
1!
#180000
0$
0!
#181000
0Y
1K
b11 1
b11 m
b110011 ,
b110011 m#
b110011 t#
b110011 9
b110011 >
b110011 M
b110011 ]
0V
b1011 u"
b110011 y#
0^
b0 c
b1010 z"
1$
1!
#182000
0$
0!
#183000
1V
1Y
b100 1
b100 m
b110100 ,
b110100 m#
b110100 t#
0K
b110100 9
b110100 >
b110100 M
b110100 ]
b1100 u"
b110100 N
b110100 U
b110000 _
b1011 z"
1$
1!
#184000
0$
0!
#185000
b101 1
b101 m
b110101 ,
b110101 m#
b110101 t#
b110101 9
1Y
b110101 >
b110101 M
b110101 ]
0K
0V
b1101 u"
b110100 y#
b110101 _
b1 c
b110100 d
1^
b1100 z"
1$
1!
#186000
0$
0!
#187000
b110 1
b110 m
b110110 ,
b110110 m#
b110110 t#
b110110 9
b110110 >
b110110 M
b110110 ]
b1110 u"
b110110 _
b10 c
b110101 y#
b1101 z"
1$
1!
#188000
0$
0!
#189000
b111 1
b111 m
b110111 ,
b110111 m#
b110111 t#
b110111 9
b110111 >
b110111 M
b110111 ]
b1111 u"
b110110 y#
b110111 _
b11 c
b1110 z"
1$
1!
#190000
0$
0!
#191000
0Y
1K
b111 1
b111 m
b110111 ,
b110111 m#
b110111 t#
b110111 9
b110111 >
b110111 M
b110111 ]
0V
b10000 u"
0^
b0 c
b110111 y#
b1111 z"
1$
1!
#192000
0$
0!
#193000
1V
b0 1
b0 m
b111000 ,
b111000 m#
b111000 t#
1Y
b111000 9
0K
b111000 >
b111000 M
b111000 ]
b10001 u"
b110100 _
b111000 N
b111000 U
b10000 z"
1$
1!
#194000
0$
0!
#195000
b1 1
b1 m
b111001 ,
b111001 m#
b111001 t#
b111001 9
1Y
b111001 >
b111001 M
b111001 ]
0K
0V
b10010 u"
b111001 _
b1 c
b111000 d
1^
b111000 y#
b10001 z"
1$
1!
#196000
0$
0!
#197000
b10 1
b10 m
b111010 ,
b111010 m#
b111010 t#
b111010 9
b111010 >
b111010 M
b111010 ]
b10011 u"
b111001 y#
b111010 _
b10 c
b10010 z"
1$
1!
#198000
0$
0!
#199000
b11 1
b11 m
b111011 ,
b111011 m#
b111011 t#
b111011 9
b111011 >
b111011 M
b111011 ]
b10100 u"
b111011 _
b11 c
b111010 y#
b10011 z"
1$
1!
#200000
0$
0!
#201000
0Y
1K
b11 1
b11 m
b111011 ,
b111011 m#
b111011 t#
b111011 9
b111011 >
b111011 M
b111011 ]
0V
b10101 u"
b111011 y#
0^
b0 c
b10100 z"
1$
1!
#202000
0$
0!
#203000
1V
1Y
b100 1
b100 m
b111100 ,
b111100 m#
b111100 t#
0K
b111100 9
b111100 >
b111100 M
b111100 ]
b10110 u"
b111100 N
b111100 U
b111000 _
b10101 z"
1$
1!
#204000
0$
0!
#205000
b101 1
b101 m
b111101 ,
b111101 m#
b111101 t#
b111101 9
1Y
b111101 >
b111101 M
b111101 ]
0K
0V
b10111 u"
b111100 y#
b111101 _
b1 c
b111100 d
1^
b10110 z"
1$
1!
#206000
0$
0!
#207000
b110 1
b110 m
b111110 ,
b111110 m#
b111110 t#
b111110 9
b111110 >
b111110 M
b111110 ]
b11000 u"
b111110 _
b10 c
b111101 y#
b10111 z"
1$
1!
#208000
0$
0!
#209000
b111 1
b111 m
b111111 ,
b111111 m#
b111111 t#
b111111 9
b111111 >
b111111 M
b111111 ]
b11001 u"
b111110 y#
b111111 _
b11 c
b11000 z"
1$
1!
#210000
0$
0!
#211000
0Y
1K
b111 1
b111 m
b111111 ,
b111111 m#
b111111 t#
b111111 9
b111111 >
b111111 M
b111111 ]
0V
b11010 u"
0^
b0 c
b111111 y#
b11001 z"
1$
1!
#212000
0$
0!
#213000
1V
b0 1
b0 m
b1000000 ,
b1000000 m#
b1000000 t#
1Y
b1000000 9
0K
b1000000 >
b1000000 M
b1000000 ]
b11011 u"
b111100 _
b1000000 N
b1000000 U
b11010 z"
1$
1!
#214000
0$
0!
#215000
b1 1
b1 m
b1000001 ,
b1000001 m#
b1000001 t#
b1000001 9
1Y
b1000001 >
b1000001 M
b1000001 ]
0K
0V
b11100 u"
b1000001 _
b1 c
b1000000 d
1^
b1000000 y#
b11011 z"
1$
1!
#216000
0$
0!
#217000
b10 1
b10 m
b1000010 ,
b1000010 m#
b1000010 t#
b1000010 9
b1000010 >
b1000010 M
b1000010 ]
b11101 u"
b1000001 y#
b1000010 _
b10 c
b11100 z"
1$
1!
#218000
0$
0!
#219000
b11 1
b11 m
b1000011 ,
b1000011 m#
b1000011 t#
b1000011 9
b1000011 >
b1000011 M
b1000011 ]
b11110 u"
b1000011 _
b11 c
b1000010 y#
b11101 z"
1$
1!
#220000
0$
0!
#221000
0Y
1K
b11 1
b11 m
b1000011 ,
b1000011 m#
b1000011 t#
b1000011 9
b1000011 >
b1000011 M
b1000011 ]
0V
b11111 u"
b1000011 y#
0^
b0 c
b11110 z"
1$
1!
#222000
0$
0!
#223000
1V
1Y
b100 1
b100 m
b1000100 ,
b1000100 m#
b1000100 t#
0K
b1000100 9
b1000100 >
b1000100 M
b1000100 ]
b100000 u"
b1000100 N
b1000100 U
b1000000 _
b11111 z"
1$
1!
#224000
0$
0!
#225000
b101 1
b101 m
b1000101 ,
b1000101 m#
b1000101 t#
b1000101 9
1Y
b1000101 >
b1000101 M
b1000101 ]
0K
0V
b100001 u"
b1000100 y#
b1000101 _
b1 c
b1000100 d
1^
b100000 z"
1$
1!
#226000
0$
0!
#227000
b110 1
b110 m
b1000110 ,
b1000110 m#
b1000110 t#
b1000110 9
b1000110 >
b1000110 M
b1000110 ]
b100010 u"
b1000110 _
b10 c
b1000101 y#
b100001 z"
1$
1!
#228000
0$
0!
#229000
b111 1
b111 m
b1000111 ,
b1000111 m#
b1000111 t#
b1000111 9
b1000111 >
b1000111 M
b1000111 ]
b100011 u"
b1000110 y#
b1000111 _
b11 c
b100010 z"
1$
1!
#230000
0$
0!
#231000
0Y
1K
b111 1
b111 m
b1000111 ,
b1000111 m#
b1000111 t#
b1000111 9
b1000111 >
b1000111 M
b1000111 ]
0V
b100100 u"
0^
b0 c
b1000111 y#
b100011 z"
1$
1!
#232000
0$
0!
#233000
1V
b0 1
b0 m
b1001000 ,
b1001000 m#
b1001000 t#
1Y
b1001000 9
0K
b1001000 >
b1001000 M
b1001000 ]
b100101 u"
b1000100 _
b1001000 N
b1001000 U
b100100 z"
1$
1!
#234000
0$
0!
#235000
b1 1
b1 m
b1001001 ,
b1001001 m#
b1001001 t#
b1001001 9
1Y
b1001001 >
b1001001 M
b1001001 ]
0K
0V
b100110 u"
b1001001 _
b1 c
b1001000 d
1^
b1001000 y#
b100101 z"
1$
1!
#236000
0$
0!
#237000
b10 1
b10 m
b1001010 ,
b1001010 m#
b1001010 t#
b1001010 9
b1001010 >
b1001010 M
b1001010 ]
b100111 u"
b1001001 y#
b1001010 _
b10 c
b100110 z"
1$
1!
#238000
0$
0!
#239000
b11 1
b11 m
b1001011 ,
b1001011 m#
b1001011 t#
b1001011 9
b1001011 >
b1001011 M
b1001011 ]
b101000 u"
b1001011 _
b11 c
b1001010 y#
b100111 z"
1$
1!
#240000
0$
0!
#241000
0Y
1K
b11 1
b11 m
b1001011 ,
b1001011 m#
b1001011 t#
b1001011 9
b1001011 >
b1001011 M
b1001011 ]
0V
b101001 u"
b1001011 y#
0^
b0 c
b101000 z"
1$
1!
#242000
0$
0!
#243000
1V
1Y
b100 1
b100 m
b1001100 ,
b1001100 m#
b1001100 t#
0K
b1001100 9
b1001100 >
b1001100 M
b1001100 ]
b101010 u"
b1001100 N
b1001100 U
b1001000 _
b101001 z"
1$
1!
#244000
0$
0!
#245000
b101 1
b101 m
b1001101 ,
b1001101 m#
b1001101 t#
b1001101 9
1Y
b1001101 >
b1001101 M
b1001101 ]
0K
0V
b101011 u"
b1001100 y#
b1001101 _
b1 c
b1001100 d
1^
b101010 z"
1$
1!
#246000
0$
0!
#247000
b110 1
b110 m
b1001110 ,
b1001110 m#
b1001110 t#
b1001110 9
b1001110 >
b1001110 M
b1001110 ]
b101100 u"
b1001110 _
b10 c
b1001101 y#
b101011 z"
1$
1!
#248000
0$
0!
#249000
b111 1
b111 m
b1001111 ,
b1001111 m#
b1001111 t#
b1001111 9
b1001111 >
b1001111 M
b1001111 ]
b101101 u"
b1001110 y#
b1001111 _
b11 c
b101100 z"
1$
1!
#250000
0$
0!
#251000
0Y
1K
b111 1
b111 m
b1001111 ,
b1001111 m#
b1001111 t#
b1001111 9
b1001111 >
b1001111 M
b1001111 ]
0V
b101110 u"
0^
b0 c
b1001111 y#
b101101 z"
1$
1!
#252000
0$
0!
#253000
1V
b0 1
b0 m
b1010000 ,
b1010000 m#
b1010000 t#
1Y
b1010000 9
0K
b1010000 >
b1010000 M
b1010000 ]
b101111 u"
b1001100 _
b1010000 N
b1010000 U
b101110 z"
1$
1!
#254000
0$
0!
#255000
b1 1
b1 m
b1010001 ,
b1010001 m#
b1010001 t#
b1010001 9
1Y
b1010001 >
b1010001 M
b1010001 ]
0K
0V
b110000 u"
b1010001 _
b1 c
b1010000 d
1^
b1010000 y#
b101111 z"
1$
1!
#256000
0$
0!
#257000
b10 1
b10 m
b1010010 ,
b1010010 m#
b1010010 t#
b1010010 9
b1010010 >
b1010010 M
b1010010 ]
b110001 u"
b1010001 y#
b1010010 _
b10 c
b110000 z"
1$
1!
#258000
0$
0!
#259000
b11 1
b11 m
b1010011 ,
b1010011 m#
b1010011 t#
b1010011 9
b1010011 >
b1010011 M
b1010011 ]
b110010 u"
b1010011 _
b11 c
b1010010 y#
b110001 z"
1$
1!
#260000
0$
0!
#261000
0Y
1K
b11 1
b11 m
b1010011 ,
b1010011 m#
b1010011 t#
b1010011 9
b1010011 >
b1010011 M
b1010011 ]
0V
b110011 u"
b1010011 y#
0^
b0 c
b110010 z"
1$
1!
#262000
0$
0!
#263000
1V
1Y
b100 1
b100 m
b1010100 ,
b1010100 m#
b1010100 t#
0K
b1010100 9
b1010100 >
b1010100 M
b1010100 ]
b110100 u"
b1010100 N
b1010100 U
b1010000 _
b110011 z"
1$
1!
#264000
0$
0!
#265000
b101 1
b101 m
b1010101 ,
b1010101 m#
b1010101 t#
b1010101 9
1Y
b1010101 >
b1010101 M
b1010101 ]
0K
0V
b110101 u"
b1010100 y#
b1010101 _
b1 c
b1010100 d
1^
b110100 z"
1$
1!
#266000
0$
0!
#267000
b110 1
b110 m
b1010110 ,
b1010110 m#
b1010110 t#
b1010110 9
b10 +#
b10 P#
b1010110 >
b1010110 M
b1010110 ]
b0 u"
1m"
b1010110 _
b10 c
b1010101 y#
b110101 z"
1$
1!
#268000
0$
0!
#269000
b111 1
b111 m
b1010111 ,
b1010111 m#
b1010111 t#
b1010111 9
b1010111 >
b1010111 M
b1010111 ]
b1 u"
0m"
b1010110 y#
b1010111 _
b11 c
b10 W#
b10 0#
b0 z"
1$
1!
#270000
0$
0!
#271000
0Y
1K
b111 1
b111 m
b1010111 ,
b1010111 m#
b1010111 t#
b1010111 9
b1010111 >
b1010111 M
b1010111 ]
0V
b10 u"
0^
b0 c
b1010111 y#
b1 z"
1$
1!
#272000
0$
0!
#273000
1V
b0 1
b0 m
b1011000 ,
b1011000 m#
b1011000 t#
1Y
b1011000 9
0K
b1011000 >
b1011000 M
b1011000 ]
b11 u"
b1010100 _
b1011000 N
b1011000 U
b10 z"
1$
1!
#274000
0$
0!
#275000
b1 1
b1 m
b1011001 ,
b1011001 m#
b1011001 t#
b1011001 9
1Y
b1011001 >
b1011001 M
b1011001 ]
0K
0V
b100 u"
b1011001 _
b1 c
b1011000 d
1^
b1011000 y#
b11 z"
1$
1!
#276000
0$
0!
#277000
b10 1
b10 m
b1011010 ,
b1011010 m#
b1011010 t#
b1011010 9
b1011010 >
b1011010 M
b1011010 ]
b101 u"
b1011001 y#
b1011010 _
b10 c
b100 z"
1$
1!
#278000
0$
0!
#279000
b11 1
b11 m
b1011011 ,
b1011011 m#
b1011011 t#
b1011011 9
b1011011 >
b1011011 M
b1011011 ]
b110 u"
b1011011 _
b11 c
b1011010 y#
b101 z"
1$
1!
#280000
0$
0!
#281000
0Y
1K
b11 1
b11 m
b1011011 ,
b1011011 m#
b1011011 t#
b1011011 9
b1011011 >
b1011011 M
b1011011 ]
0V
b111 u"
b1011011 y#
0^
b0 c
b110 z"
1$
1!
#282000
0$
0!
#283000
1V
1Y
b100 1
b100 m
b1011100 ,
b1011100 m#
b1011100 t#
0K
b1011100 9
b1011100 >
b1011100 M
b1011100 ]
b1000 u"
b1011100 N
b1011100 U
b1011000 _
b111 z"
1$
1!
#284000
0$
0!
#285000
b101 1
b101 m
b1011101 ,
b1011101 m#
b1011101 t#
b1011101 9
1Y
b1011101 >
b1011101 M
b1011101 ]
0K
0V
b1001 u"
b1011100 y#
b1011101 _
b1 c
b1011100 d
1^
b1000 z"
1$
1!
#286000
0$
0!
#287000
b110 1
b110 m
b1011110 ,
b1011110 m#
b1011110 t#
b1011110 9
b1011110 >
b1011110 M
b1011110 ]
b1010 u"
b1011110 _
b10 c
b1011101 y#
b1001 z"
1$
1!
#288000
0$
0!
#289000
b111 1
b111 m
b1011111 ,
b1011111 m#
b1011111 t#
b1011111 9
b1011111 >
b1011111 M
b1011111 ]
b1011 u"
b1011110 y#
b1011111 _
b11 c
b1010 z"
1$
1!
#290000
0$
0!
#291000
0Y
1K
b111 1
b111 m
b1011111 ,
b1011111 m#
b1011111 t#
b1011111 9
b1011111 >
b1011111 M
b1011111 ]
0V
b1100 u"
0^
b0 c
b1011111 y#
b1011 z"
1$
1!
#292000
0$
0!
#293000
1V
b0 1
b0 m
b1100000 ,
b1100000 m#
b1100000 t#
1Y
b1100000 9
0K
b1100000 >
b1100000 M
b1100000 ]
b1101 u"
b1011100 _
b1100000 N
b1100000 U
b1100 z"
1$
1!
#294000
0$
0!
#295000
b1 1
b1 m
b1100001 ,
b1100001 m#
b1100001 t#
b1100001 9
1Y
b1100001 >
b1100001 M
b1100001 ]
0K
0V
b1110 u"
b1100001 _
b1 c
b1100000 d
1^
b1100000 y#
b1101 z"
1$
1!
#296000
0$
0!
#297000
b10 1
b10 m
b1100010 ,
b1100010 m#
b1100010 t#
b1100010 9
b1100010 >
b1100010 M
b1100010 ]
b1111 u"
b1100001 y#
b1100010 _
b10 c
b1110 z"
1$
1!
#298000
0$
0!
#299000
b11 1
b11 m
b1100011 ,
b1100011 m#
b1100011 t#
b1100011 9
b1100011 >
b1100011 M
b1100011 ]
b10000 u"
b1100011 _
b11 c
b1100010 y#
b1111 z"
1$
1!
#300000
0$
0!
