# SVDB: Port Table (ports)
# SVDB: Layout Primary ioring3
clk_core 14 clk_core 548865 301010 m2trm
GNDD 1 GNDD 107380 75140 mltrm
CLK 15 CLK 527230 75160 mltrm
PSUB 3 PSUB 387305 74995 mltrm
GNDOR 4 GNDOR 177405 75550 mltrm
reset_core 17 reset_core 618875 301020 m2trm
VDDOR 5 VDDOR 247475 75310 mltrm
RESET 18 RESET 597435 75270 mltrm
VDDD 6 VDDD 317580 75210 mltrm
out0_core 20 out0_core 637765 301030 m2trm
VDDA 7 VDDA 1157385 75255 mltrm
GNDA 8 GNDA 1017540 75250 mltrm
OUT0 21 OUT0 667500 75355 mltrm
VDDORA 9 VDDORA 1087285 75445 mltrm
out1_core 22 out1_core 707695 301025 m2trm
OUTL 36 OUTL 1297515 75180 mltrm
GNDORA 10 GNDORA 947500 75365 mltrm
OUT1 23 OUT1 737440 74790 mltrm
enable_core 11 enable_core 478870 301010 m2trm
INL 37 INL 1227445 75285 mltrm
out2_core 24 out2_core 777765 301025 m2trm
OUT2 25 OUT2 807555 75465 mltrm
ENABLE 12 ENABLE 457610 75110 mltrm
inl_core 38 inl_core 1253985 302565 m2trm
