/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("sram_vlg_vec_tst|a")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 32;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|a[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|a[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|a";
}

SIGNAL("sram_vlg_vec_tst|clk")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|re")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|wd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = BUS;
	WIDTH = 32;
	LSB_INDEX = 0;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|wd[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|wd[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "sram_vlg_vec_tst|wd";
}

SIGNAL("sram_vlg_vec_tst|we")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|rd[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|we~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|clk~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a32~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a0~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|re~combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[3]~32_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[0]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a33~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a1~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[1]~1_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[1]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a34~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a2~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[2]~2_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[2]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a35~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a3~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[3]~3_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[3]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a36~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a4~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[4]~4_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[4]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a37~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a5~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[5]~5_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[5]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a38~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a6~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[6]~6_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[6]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a39~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a7~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[7]~7_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[7]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a40~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a8~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[8]~8_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[8]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a41~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a9~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[9]~9_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[9]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a42~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a10~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[10]~10_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[10]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a43~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a11~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[11]~11_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[11]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a44~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a12~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[12]~12_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[12]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a45~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a13~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[13]~13_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[13]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a46~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a14~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[14]~14_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[14]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a47~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a15~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[15]~15_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[15]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a48~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a16~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[16]~16_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[16]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a49~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a17~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[17]~17_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[17]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a50~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a18~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[18]~18_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[18]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a51~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a19~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[19]~19_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[19]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a52~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a20~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[20]~20_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[20]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a53~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a21~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[21]~21_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[21]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a54~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a22~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[22]~22_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[22]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a55~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a23~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[23]~23_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[23]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a56~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a24~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[24]~24_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[24]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a57~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a25~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[25]~25_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[25]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a58~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a26~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[26]~26_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[26]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a59~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a27~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[27]~27_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[27]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a60~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a28~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[28]~28_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[28]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a61~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a29~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[29]~29_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[29]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a62~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a30~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[30]~30_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[30]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a63~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a31~portbdataout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[31]~31_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|rd[31]~en_regout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|wd~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[31]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[30]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[29]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[28]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[27]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[26]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[25]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[24]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[23]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[22]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[21]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[20]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[19]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[18]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[17]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[16]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[15]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[14]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[13]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[12]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[11]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[10]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[9]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[8]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[7]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[6]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[5]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[4]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[3]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[2]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[1]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|a~combout[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|address_reg_b[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus[0]")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("sram_vlg_vec_tst|a[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|a[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|clk")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|re")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 830.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|wd[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|we")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 930.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 97.999;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 97.999;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 97.999;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 97.999;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 98.0;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|rd[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 147.0;
		LEVEL 0 FOR 0.001;
		LEVEL 1 FOR 97.999;
		LEVEL Z FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 10.0;
		LEVEL 0 FOR 39.0;
		LEVEL 1 FOR 21.0;
		LEVEL 0 FOR 28.0;
		LEVEL 1 FOR 22.0;
		LEVEL 0 FOR 27.0;
		LEVEL 1 FOR 23.0;
		LEVEL 0 FOR 26.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 20.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 930.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|we~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 60.0;
		LEVEL 0 FOR 930.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|clk~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 49.0;
		LEVEL 1 FOR 49.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a32~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a0~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|re~combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 830.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[3]~32_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 120.0;
		LEVEL 1 FOR 50.0;
		LEVEL 0 FOR 830.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[0]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a33~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a1~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[1]~1_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[1]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a34~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a2~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[2]~2_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[2]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a35~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a3~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[3]~3_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[3]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a36~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a4~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[4]~4_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[4]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a37~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a5~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[5]~5_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[5]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a38~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a6~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[6]~6_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[6]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a39~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a7~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[7]~7_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[7]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a40~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a8~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[8]~8_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[8]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a41~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a9~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[9]~9_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[9]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a42~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a10~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[10]~10_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[10]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a43~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a11~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[11]~11_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[11]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a44~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a12~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[12]~12_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[12]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a45~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a13~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[13]~13_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[13]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a46~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a14~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[14]~14_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[14]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a47~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a15~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[15]~15_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[15]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a48~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a16~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[16]~16_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[16]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a49~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a17~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[17]~17_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[17]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a50~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a18~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[18]~18_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[18]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a51~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a19~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[19]~19_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[19]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a52~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a20~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[20]~20_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[20]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a53~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a21~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[21]~21_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[21]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a54~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a22~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[22]~22_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[22]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a55~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a23~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[23]~23_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[23]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a56~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a24~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[24]~24_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[24]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a57~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a25~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[25]~25_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[25]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a58~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a26~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[26]~26_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[26]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a59~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a27~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[27]~27_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[27]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a60~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a28~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[28]~28_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[28]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a61~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a29~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[29]~29_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[29]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a62~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a30~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[30]~30_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[30]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a63~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a31~portbdataout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[31]~31_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|rd[31]~en_regout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.0;
		LEVEL 1 FOR 98.0;
		LEVEL 0 FOR 755.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|wd~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[31]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[30]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[29]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[28]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[27]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[26]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[25]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[24]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[23]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[22]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[21]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[20]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[19]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[18]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[17]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[16]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[15]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[14]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[13]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL Z FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[12]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[11]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[10]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[9]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[8]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[7]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[6]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[5]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[4]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[3]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[2]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[1]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|a~combout[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|address_reg_b[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 147.001;
		LEVEL 1 FOR 852.999;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus[0]")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
	CHILDREN = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 17;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 18;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 19;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 20;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 21;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 22;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 23;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 24;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 25;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 26;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 27;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 28;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 29;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 30;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 31;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|a[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 32;
	TREE_LEVEL = 1;
	PARENT = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|clk";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 33;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|re";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 34;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 35;
	TREE_LEVEL = 0;
	CHILDREN = 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 36;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 37;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 38;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 39;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 40;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 41;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 42;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 43;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 44;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 45;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 46;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 47;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 48;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 49;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 50;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 51;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 52;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 53;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 54;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 55;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 56;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 57;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 58;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 59;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 60;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 61;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 62;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 63;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 64;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 65;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 66;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|wd[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 67;
	TREE_LEVEL = 1;
	PARENT = 35;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|we";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 68;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 69;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 70;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 71;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 72;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 73;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 74;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 75;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 76;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 77;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 78;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 79;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 80;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 81;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 82;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 83;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 84;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 85;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 86;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 87;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 88;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 89;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 90;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 91;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 92;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 93;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 94;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 95;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 96;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 97;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 98;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 99;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|rd[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 100;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 101;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 102;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 103;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 104;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 105;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 106;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 107;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|decode2|eq_node[1]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 108;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|decode2|eq_node[0]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 109;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|we~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 110;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|clk~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 111;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a32~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 112;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a0~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 113;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[0]~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 114;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|re~combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 115;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[3]~32_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 116;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[0]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 117;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a33~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 118;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a1~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 119;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[1]~1_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 120;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[1]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 121;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a34~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 122;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a2~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 123;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[2]~2_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 124;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[2]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 125;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a35~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 126;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a3~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 127;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[3]~3_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 128;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[3]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 129;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a36~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 130;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a4~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 131;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[4]~4_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 132;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[4]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 133;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a37~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 134;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a5~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 135;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[5]~5_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 136;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[5]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 137;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a38~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 138;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a6~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 139;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[6]~6_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 140;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[6]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 141;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a39~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 142;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a7~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 143;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[7]~7_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 144;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[7]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 145;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a40~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 146;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a8~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 147;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[8]~8_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 148;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[8]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 149;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a41~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 150;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a9~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 151;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[9]~9_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 152;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[9]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 153;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a42~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 154;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a10~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 155;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[10]~10_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 156;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[10]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 157;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a43~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 158;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a11~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 159;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[11]~11_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 160;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[11]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 161;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a44~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 162;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a12~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 163;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[12]~12_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 164;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[12]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 165;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a45~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 166;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a13~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 167;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[13]~13_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 168;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[13]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 169;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a46~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 170;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a14~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 171;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[14]~14_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 172;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[14]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 173;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a47~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 174;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a15~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 175;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[15]~15_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 176;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[15]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 177;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a48~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 178;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a16~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 179;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[16]~16_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 180;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[16]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 181;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a49~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 182;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a17~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 183;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[17]~17_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 184;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[17]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 185;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a50~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 186;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a18~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 187;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[18]~18_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 188;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[18]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 189;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a51~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 190;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a19~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 191;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[19]~19_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 192;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[19]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 193;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a52~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 194;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a20~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 195;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[20]~20_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 196;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[20]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 197;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a53~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 198;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a21~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 199;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[21]~21_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 200;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[21]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 201;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a54~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 202;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a22~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 203;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[22]~22_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 204;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[22]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 205;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a55~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 206;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a23~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 207;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[23]~23_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 208;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[23]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 209;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a56~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 210;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a24~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 211;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[24]~24_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 212;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[24]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 213;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a57~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 214;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a25~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 215;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[25]~25_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 216;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[25]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 217;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a58~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 218;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a26~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 219;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[26]~26_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 220;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[26]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 221;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a59~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 222;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a27~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 223;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[27]~27_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 224;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[27]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 225;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a60~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 226;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a28~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 227;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[28]~28_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 228;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[28]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 229;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a61~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 230;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a29~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 231;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[29]~29_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 232;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[29]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 233;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a62~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 234;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a30~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 235;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[30]~30_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 236;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[30]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 237;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a63~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 238;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a31~portbdataout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 239;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|mux3|result_node[31]~31_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 240;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|rd[31]~en_regout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 241;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 242;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 243;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 244;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 245;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 246;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 247;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 248;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 249;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 250;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 251;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 252;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 253;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 254;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 255;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 256;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 257;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 258;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 259;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 260;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 261;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 262;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 263;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 264;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 265;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 266;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 267;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 268;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 269;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 270;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 271;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 272;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|wd~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 273;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[31]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 274;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[30]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 275;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[29]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 276;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[28]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 277;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[27]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 278;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[26]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 279;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[25]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 280;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[24]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 281;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[23]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 282;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[22]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 283;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[21]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 284;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[20]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 285;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[19]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 286;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[18]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 287;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[17]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 288;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[16]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 289;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[15]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 290;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[14]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 291;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[13]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 292;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[12]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 293;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[11]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 294;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[10]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 295;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[9]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 296;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[8]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 297;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[7]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 298;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[6]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 299;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[5]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 300;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[4]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 301;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[3]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 302;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[2]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 303;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[1]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 304;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|a~combout[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 305;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|address_reg_b[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 306;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 307;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 308;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 309;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 310;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 311;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 312;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 313;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 314;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 315;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 316;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 317;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 318;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 319;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 320;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 321;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 322;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 323;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 324;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 325;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 326;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 327;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 328;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 329;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 330;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 331;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 332;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 333;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 334;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 335;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 336;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 337;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 338;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 339;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 340;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 341;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 342;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 343;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 344;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 345;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 346;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 347;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 348;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 349;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 350;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 351;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 352;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 353;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 354;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 355;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 356;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 357;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 358;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 359;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 360;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 361;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 362;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 363;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 364;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 365;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 366;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 367;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 368;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 369;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "sram_vlg_vec_tst|i1|sram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus[0]";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 370;
	TREE_LEVEL = 0;
}
;
