#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x99d650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x99d7e0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x995c80 .functor NOT 1, L_0x9cdde0, C4<0>, C4<0>, C4<0>;
L_0x9cdb40 .functor XOR 1, L_0x9cd9e0, L_0x9cdaa0, C4<0>, C4<0>;
L_0x9cdcd0 .functor XOR 1, L_0x9cdb40, L_0x9cdc00, C4<0>, C4<0>;
v0x9caea0_0 .net *"_ivl_10", 0 0, L_0x9cdc00;  1 drivers
v0x9cafa0_0 .net *"_ivl_12", 0 0, L_0x9cdcd0;  1 drivers
v0x9cb080_0 .net *"_ivl_2", 0 0, L_0x9cd940;  1 drivers
v0x9cb140_0 .net *"_ivl_4", 0 0, L_0x9cd9e0;  1 drivers
v0x9cb220_0 .net *"_ivl_6", 0 0, L_0x9cdaa0;  1 drivers
v0x9cb350_0 .net *"_ivl_8", 0 0, L_0x9cdb40;  1 drivers
v0x9cb430_0 .var "clk", 0 0;
v0x9cb4d0_0 .net "f_dut", 0 0, L_0x9cd630;  1 drivers
v0x9cb570_0 .net "f_ref", 0 0, L_0x9cc650;  1 drivers
v0x9cb610_0 .var/2u "stats1", 159 0;
v0x9cb6b0_0 .var/2u "strobe", 0 0;
v0x9cb750_0 .net "tb_match", 0 0, L_0x9cdde0;  1 drivers
v0x9cb810_0 .net "tb_mismatch", 0 0, L_0x995c80;  1 drivers
v0x9cb8d0_0 .net "wavedrom_enable", 0 0, v0x9c9460_0;  1 drivers
v0x9cb970_0 .net "wavedrom_title", 511 0, v0x9c9520_0;  1 drivers
v0x9cba40_0 .net "x1", 0 0, v0x9c95e0_0;  1 drivers
v0x9cbae0_0 .net "x2", 0 0, v0x9c9680_0;  1 drivers
v0x9cbc90_0 .net "x3", 0 0, v0x9c9770_0;  1 drivers
L_0x9cd940 .concat [ 1 0 0 0], L_0x9cc650;
L_0x9cd9e0 .concat [ 1 0 0 0], L_0x9cc650;
L_0x9cdaa0 .concat [ 1 0 0 0], L_0x9cd630;
L_0x9cdc00 .concat [ 1 0 0 0], L_0x9cc650;
L_0x9cdde0 .cmp/eeq 1, L_0x9cd940, L_0x9cdcd0;
S_0x99d970 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x99d7e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x989e70 .functor NOT 1, v0x9c9770_0, C4<0>, C4<0>, C4<0>;
L_0x99e090 .functor AND 1, L_0x989e70, v0x9c9680_0, C4<1>, C4<1>;
L_0x995cf0 .functor NOT 1, v0x9c95e0_0, C4<0>, C4<0>, C4<0>;
L_0x9cbf30 .functor AND 1, L_0x99e090, L_0x995cf0, C4<1>, C4<1>;
L_0x9cc000 .functor NOT 1, v0x9c9770_0, C4<0>, C4<0>, C4<0>;
L_0x9cc070 .functor AND 1, L_0x9cc000, v0x9c9680_0, C4<1>, C4<1>;
L_0x9cc120 .functor AND 1, L_0x9cc070, v0x9c95e0_0, C4<1>, C4<1>;
L_0x9cc1e0 .functor OR 1, L_0x9cbf30, L_0x9cc120, C4<0>, C4<0>;
L_0x9cc340 .functor NOT 1, v0x9c9680_0, C4<0>, C4<0>, C4<0>;
L_0x9cc3b0 .functor AND 1, v0x9c9770_0, L_0x9cc340, C4<1>, C4<1>;
L_0x9cc4d0 .functor AND 1, L_0x9cc3b0, v0x9c95e0_0, C4<1>, C4<1>;
L_0x9cc540 .functor OR 1, L_0x9cc1e0, L_0x9cc4d0, C4<0>, C4<0>;
L_0x9cc6c0 .functor AND 1, v0x9c9770_0, v0x9c9680_0, C4<1>, C4<1>;
L_0x9cc730 .functor AND 1, L_0x9cc6c0, v0x9c95e0_0, C4<1>, C4<1>;
L_0x9cc650 .functor OR 1, L_0x9cc540, L_0x9cc730, C4<0>, C4<0>;
v0x995ef0_0 .net *"_ivl_0", 0 0, L_0x989e70;  1 drivers
v0x995f90_0 .net *"_ivl_10", 0 0, L_0x9cc070;  1 drivers
v0x989ee0_0 .net *"_ivl_12", 0 0, L_0x9cc120;  1 drivers
v0x9c7dc0_0 .net *"_ivl_14", 0 0, L_0x9cc1e0;  1 drivers
v0x9c7ea0_0 .net *"_ivl_16", 0 0, L_0x9cc340;  1 drivers
v0x9c7fd0_0 .net *"_ivl_18", 0 0, L_0x9cc3b0;  1 drivers
v0x9c80b0_0 .net *"_ivl_2", 0 0, L_0x99e090;  1 drivers
v0x9c8190_0 .net *"_ivl_20", 0 0, L_0x9cc4d0;  1 drivers
v0x9c8270_0 .net *"_ivl_22", 0 0, L_0x9cc540;  1 drivers
v0x9c83e0_0 .net *"_ivl_24", 0 0, L_0x9cc6c0;  1 drivers
v0x9c84c0_0 .net *"_ivl_26", 0 0, L_0x9cc730;  1 drivers
v0x9c85a0_0 .net *"_ivl_4", 0 0, L_0x995cf0;  1 drivers
v0x9c8680_0 .net *"_ivl_6", 0 0, L_0x9cbf30;  1 drivers
v0x9c8760_0 .net *"_ivl_8", 0 0, L_0x9cc000;  1 drivers
v0x9c8840_0 .net "f", 0 0, L_0x9cc650;  alias, 1 drivers
v0x9c8900_0 .net "x1", 0 0, v0x9c95e0_0;  alias, 1 drivers
v0x9c89c0_0 .net "x2", 0 0, v0x9c9680_0;  alias, 1 drivers
v0x9c8a80_0 .net "x3", 0 0, v0x9c9770_0;  alias, 1 drivers
S_0x9c8bc0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x99d7e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x9c93a0_0 .net "clk", 0 0, v0x9cb430_0;  1 drivers
v0x9c9460_0 .var "wavedrom_enable", 0 0;
v0x9c9520_0 .var "wavedrom_title", 511 0;
v0x9c95e0_0 .var "x1", 0 0;
v0x9c9680_0 .var "x2", 0 0;
v0x9c9770_0 .var "x3", 0 0;
E_0x9984a0/0 .event negedge, v0x9c93a0_0;
E_0x9984a0/1 .event posedge, v0x9c93a0_0;
E_0x9984a0 .event/or E_0x9984a0/0, E_0x9984a0/1;
E_0x998230 .event negedge, v0x9c93a0_0;
E_0x9839f0 .event posedge, v0x9c93a0_0;
S_0x9c8ea0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x9c8bc0;
 .timescale -12 -12;
v0x9c90a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9c91a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x9c8bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9c9870 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x99d7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x9cc960 .functor NOT 1, v0x9c9770_0, C4<0>, C4<0>, C4<0>;
L_0x9ccae0 .functor AND 1, L_0x9cc960, v0x9c9680_0, C4<1>, C4<1>;
L_0x9cccd0 .functor NOT 1, v0x9c95e0_0, C4<0>, C4<0>, C4<0>;
L_0x9cce50 .functor AND 1, L_0x9ccae0, L_0x9cccd0, C4<1>, C4<1>;
L_0x9ccf90 .functor NOT 1, v0x9c9770_0, C4<0>, C4<0>, C4<0>;
L_0x9cd000 .functor AND 1, L_0x9ccf90, v0x9c9680_0, C4<1>, C4<1>;
L_0x9cd100 .functor AND 1, L_0x9cd000, v0x9c95e0_0, C4<1>, C4<1>;
L_0x9cd1c0 .functor OR 1, L_0x9cce50, L_0x9cd100, C4<0>, C4<0>;
L_0x9cd320 .functor NOT 1, v0x9c9680_0, C4<0>, C4<0>, C4<0>;
L_0x9cd390 .functor AND 1, v0x9c9770_0, L_0x9cd320, C4<1>, C4<1>;
L_0x9cd4b0 .functor AND 1, L_0x9cd390, v0x9c95e0_0, C4<1>, C4<1>;
L_0x9cd520 .functor OR 1, L_0x9cd1c0, L_0x9cd4b0, C4<0>, C4<0>;
L_0x9cd6a0 .functor AND 1, v0x9c9770_0, v0x9c9680_0, C4<1>, C4<1>;
L_0x9cd710 .functor AND 1, L_0x9cd6a0, v0x9c95e0_0, C4<1>, C4<1>;
L_0x9cd630 .functor OR 1, L_0x9cd520, L_0x9cd710, C4<0>, C4<0>;
v0x9c9a80_0 .net *"_ivl_0", 0 0, L_0x9cc960;  1 drivers
v0x9c9b60_0 .net *"_ivl_10", 0 0, L_0x9cd000;  1 drivers
v0x9c9c40_0 .net *"_ivl_12", 0 0, L_0x9cd100;  1 drivers
v0x9c9d30_0 .net *"_ivl_14", 0 0, L_0x9cd1c0;  1 drivers
v0x9c9e10_0 .net *"_ivl_16", 0 0, L_0x9cd320;  1 drivers
v0x9c9f40_0 .net *"_ivl_18", 0 0, L_0x9cd390;  1 drivers
v0x9ca020_0 .net *"_ivl_2", 0 0, L_0x9ccae0;  1 drivers
v0x9ca100_0 .net *"_ivl_20", 0 0, L_0x9cd4b0;  1 drivers
v0x9ca1e0_0 .net *"_ivl_22", 0 0, L_0x9cd520;  1 drivers
v0x9ca350_0 .net *"_ivl_24", 0 0, L_0x9cd6a0;  1 drivers
v0x9ca430_0 .net *"_ivl_26", 0 0, L_0x9cd710;  1 drivers
v0x9ca510_0 .net *"_ivl_4", 0 0, L_0x9cccd0;  1 drivers
v0x9ca5f0_0 .net *"_ivl_6", 0 0, L_0x9cce50;  1 drivers
v0x9ca6d0_0 .net *"_ivl_8", 0 0, L_0x9ccf90;  1 drivers
v0x9ca7b0_0 .net "f", 0 0, L_0x9cd630;  alias, 1 drivers
v0x9ca870_0 .net "x1", 0 0, v0x9c95e0_0;  alias, 1 drivers
v0x9ca910_0 .net "x2", 0 0, v0x9c9680_0;  alias, 1 drivers
v0x9cab10_0 .net "x3", 0 0, v0x9c9770_0;  alias, 1 drivers
S_0x9cac80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x99d7e0;
 .timescale -12 -12;
E_0x9986f0 .event anyedge, v0x9cb6b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9cb6b0_0;
    %nor/r;
    %assign/vec4 v0x9cb6b0_0, 0;
    %wait E_0x9986f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9c8bc0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x9c95e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9c9680_0, 0;
    %assign/vec4 v0x9c9770_0, 0;
    %wait E_0x998230;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9839f0;
    %load/vec4 v0x9c9770_0;
    %load/vec4 v0x9c9680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9c95e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x9c95e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9c9680_0, 0;
    %assign/vec4 v0x9c9770_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x998230;
    %fork TD_tb.stim1.wavedrom_stop, S_0x9c91a0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9984a0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x9c95e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9c9680_0, 0;
    %assign/vec4 v0x9c9770_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x99d7e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9cb430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9cb6b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x99d7e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x9cb430_0;
    %inv;
    %store/vec4 v0x9cb430_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x99d7e0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9c93a0_0, v0x9cb810_0, v0x9cbc90_0, v0x9cbae0_0, v0x9cba40_0, v0x9cb570_0, v0x9cb4d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x99d7e0;
T_7 ;
    %load/vec4 v0x9cb610_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x9cb610_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9cb610_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x9cb610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9cb610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9cb610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9cb610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x99d7e0;
T_8 ;
    %wait E_0x9984a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9cb610_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9cb610_0, 4, 32;
    %load/vec4 v0x9cb750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x9cb610_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9cb610_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9cb610_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9cb610_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x9cb570_0;
    %load/vec4 v0x9cb570_0;
    %load/vec4 v0x9cb4d0_0;
    %xor;
    %load/vec4 v0x9cb570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x9cb610_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9cb610_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x9cb610_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9cb610_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/machine/truthtable1/iter0/response0/top_module.sv";
