-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity NN_conv3_Pipeline_F1_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    filter_local_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    filter_local_8_ce0 : OUT STD_LOGIC;
    filter_local_8_we0 : OUT STD_LOGIC;
    filter_local_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    filter_local_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    filter_local_7_ce0 : OUT STD_LOGIC;
    filter_local_7_we0 : OUT STD_LOGIC;
    filter_local_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    filter_local_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    filter_local_6_ce0 : OUT STD_LOGIC;
    filter_local_6_we0 : OUT STD_LOGIC;
    filter_local_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    filter_local_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    filter_local_5_ce0 : OUT STD_LOGIC;
    filter_local_5_we0 : OUT STD_LOGIC;
    filter_local_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    filter_local_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    filter_local_4_ce0 : OUT STD_LOGIC;
    filter_local_4_we0 : OUT STD_LOGIC;
    filter_local_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    filter_local_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    filter_local_3_ce0 : OUT STD_LOGIC;
    filter_local_3_we0 : OUT STD_LOGIC;
    filter_local_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    filter_local_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    filter_local_2_ce0 : OUT STD_LOGIC;
    filter_local_2_we0 : OUT STD_LOGIC;
    filter_local_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    filter_local_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    filter_local_1_ce0 : OUT STD_LOGIC;
    filter_local_1_we0 : OUT STD_LOGIC;
    filter_local_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    filter_local_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    filter_local_ce0 : OUT STD_LOGIC;
    filter_local_we0 : OUT STD_LOGIC;
    filter_local_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mul_ln85 : IN STD_LOGIC_VECTOR (19 downto 0);
    filter_conv3_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    filter_conv3_ce0 : OUT STD_LOGIC;
    filter_conv3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of NN_conv3_Pipeline_F1_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv12_900 : STD_LOGIC_VECTOR (11 downto 0) := "100100000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv25_1C72 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001110001110010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln85_fu_251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal trunc_ln85_fu_267_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln85_reg_386 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln87_fu_277_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln85_1_fu_331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_urem6_fu_82 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal select_ln85_fu_294_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_phi_urem6_load : STD_LOGIC_VECTOR (11 downto 0);
    signal phi_mul4_fu_86 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal add_ln85_1_fu_315_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal h_fu_90 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln85_fu_257_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_h_4 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_conv3_ce0_local : STD_LOGIC;
    signal filter_local_7_we0_local : STD_LOGIC;
    signal bitcast_ln87_fu_344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_local_7_ce0_local : STD_LOGIC;
    signal filter_local_6_we0_local : STD_LOGIC;
    signal filter_local_6_ce0_local : STD_LOGIC;
    signal filter_local_5_we0_local : STD_LOGIC;
    signal filter_local_5_ce0_local : STD_LOGIC;
    signal filter_local_4_we0_local : STD_LOGIC;
    signal filter_local_4_ce0_local : STD_LOGIC;
    signal filter_local_3_we0_local : STD_LOGIC;
    signal filter_local_3_ce0_local : STD_LOGIC;
    signal filter_local_2_we0_local : STD_LOGIC;
    signal filter_local_2_ce0_local : STD_LOGIC;
    signal filter_local_1_we0_local : STD_LOGIC;
    signal filter_local_1_ce0_local : STD_LOGIC;
    signal filter_local_we0_local : STD_LOGIC;
    signal filter_local_ce0_local : STD_LOGIC;
    signal filter_local_8_we0_local : STD_LOGIC;
    signal filter_local_8_ce0_local : STD_LOGIC;
    signal zext_ln85_fu_263_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln87_fu_271_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln85_1_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln85_2_fu_282_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_321_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component NN_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component NN_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    h_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln85_fu_251_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    h_fu_90 <= add_ln85_fu_257_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    h_fu_90 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    phi_mul4_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    phi_mul4_fu_86 <= ap_const_lv25_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    phi_mul4_fu_86 <= add_ln85_1_fu_315_p2;
                end if;
            end if; 
        end if;
    end process;

    phi_urem6_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln85_fu_251_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    phi_urem6_fu_82 <= select_ln85_fu_294_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    phi_urem6_fu_82 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln85_reg_386 <= trunc_ln85_fu_267_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln85_1_fu_315_p2 <= std_logic_vector(unsigned(phi_mul4_fu_86) + unsigned(ap_const_lv25_1C72));
    add_ln85_2_fu_282_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_phi_urem6_load) + unsigned(ap_const_lv12_1));
    add_ln85_fu_257_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_h_4) + unsigned(ap_const_lv12_1));
    add_ln87_fu_271_p2 <= std_logic_vector(unsigned(zext_ln85_fu_263_p1) + unsigned(mul_ln85));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln85_fu_251_p2)
    begin
        if (((icmp_ln85_fu_251_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_h_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, h_fu_90)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_h_4 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_h_4 <= h_fu_90;
        end if; 
    end process;


    ap_sig_allocacmp_phi_urem6_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, phi_urem6_fu_82, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_phi_urem6_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_phi_urem6_load <= phi_urem6_fu_82;
        end if; 
    end process;

    bitcast_ln87_fu_344_p1 <= filter_conv3_q0;
    filter_conv3_address0 <= zext_ln87_fu_277_p1(20 - 1 downto 0);
    filter_conv3_ce0 <= filter_conv3_ce0_local;

    filter_conv3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_conv3_ce0_local <= ap_const_logic_1;
        else 
            filter_conv3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_1_address0 <= zext_ln85_1_fu_331_p1(8 - 1 downto 0);
    filter_local_1_ce0 <= filter_local_1_ce0_local;

    filter_local_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_local_1_ce0_local <= ap_const_logic_1;
        else 
            filter_local_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_1_d0 <= bitcast_ln87_fu_344_p1;
    filter_local_1_we0 <= filter_local_1_we0_local;

    filter_local_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln85_reg_386, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln85_reg_386 = ap_const_lv4_1))) then 
            filter_local_1_we0_local <= ap_const_logic_1;
        else 
            filter_local_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_2_address0 <= zext_ln85_1_fu_331_p1(8 - 1 downto 0);
    filter_local_2_ce0 <= filter_local_2_ce0_local;

    filter_local_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_local_2_ce0_local <= ap_const_logic_1;
        else 
            filter_local_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_2_d0 <= bitcast_ln87_fu_344_p1;
    filter_local_2_we0 <= filter_local_2_we0_local;

    filter_local_2_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln85_reg_386, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln85_reg_386 = ap_const_lv4_2))) then 
            filter_local_2_we0_local <= ap_const_logic_1;
        else 
            filter_local_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_3_address0 <= zext_ln85_1_fu_331_p1(8 - 1 downto 0);
    filter_local_3_ce0 <= filter_local_3_ce0_local;

    filter_local_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_local_3_ce0_local <= ap_const_logic_1;
        else 
            filter_local_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_3_d0 <= bitcast_ln87_fu_344_p1;
    filter_local_3_we0 <= filter_local_3_we0_local;

    filter_local_3_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln85_reg_386, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln85_reg_386 = ap_const_lv4_3))) then 
            filter_local_3_we0_local <= ap_const_logic_1;
        else 
            filter_local_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_4_address0 <= zext_ln85_1_fu_331_p1(8 - 1 downto 0);
    filter_local_4_ce0 <= filter_local_4_ce0_local;

    filter_local_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_local_4_ce0_local <= ap_const_logic_1;
        else 
            filter_local_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_4_d0 <= bitcast_ln87_fu_344_p1;
    filter_local_4_we0 <= filter_local_4_we0_local;

    filter_local_4_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln85_reg_386, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln85_reg_386 = ap_const_lv4_4))) then 
            filter_local_4_we0_local <= ap_const_logic_1;
        else 
            filter_local_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_5_address0 <= zext_ln85_1_fu_331_p1(8 - 1 downto 0);
    filter_local_5_ce0 <= filter_local_5_ce0_local;

    filter_local_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_local_5_ce0_local <= ap_const_logic_1;
        else 
            filter_local_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_5_d0 <= bitcast_ln87_fu_344_p1;
    filter_local_5_we0 <= filter_local_5_we0_local;

    filter_local_5_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln85_reg_386, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln85_reg_386 = ap_const_lv4_5))) then 
            filter_local_5_we0_local <= ap_const_logic_1;
        else 
            filter_local_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_6_address0 <= zext_ln85_1_fu_331_p1(8 - 1 downto 0);
    filter_local_6_ce0 <= filter_local_6_ce0_local;

    filter_local_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_local_6_ce0_local <= ap_const_logic_1;
        else 
            filter_local_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_6_d0 <= bitcast_ln87_fu_344_p1;
    filter_local_6_we0 <= filter_local_6_we0_local;

    filter_local_6_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln85_reg_386, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln85_reg_386 = ap_const_lv4_6))) then 
            filter_local_6_we0_local <= ap_const_logic_1;
        else 
            filter_local_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_7_address0 <= zext_ln85_1_fu_331_p1(8 - 1 downto 0);
    filter_local_7_ce0 <= filter_local_7_ce0_local;

    filter_local_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_local_7_ce0_local <= ap_const_logic_1;
        else 
            filter_local_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_7_d0 <= bitcast_ln87_fu_344_p1;
    filter_local_7_we0 <= filter_local_7_we0_local;

    filter_local_7_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln85_reg_386, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln85_reg_386 = ap_const_lv4_7))) then 
            filter_local_7_we0_local <= ap_const_logic_1;
        else 
            filter_local_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_8_address0 <= zext_ln85_1_fu_331_p1(8 - 1 downto 0);
    filter_local_8_ce0 <= filter_local_8_ce0_local;

    filter_local_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_local_8_ce0_local <= ap_const_logic_1;
        else 
            filter_local_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_8_d0 <= bitcast_ln87_fu_344_p1;
    filter_local_8_we0 <= filter_local_8_we0_local;

    filter_local_8_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln85_reg_386, ap_block_pp0_stage0_11001)
    begin
        if ((not((trunc_ln85_reg_386 = ap_const_lv4_0)) and not((trunc_ln85_reg_386 = ap_const_lv4_1)) and not((trunc_ln85_reg_386 = ap_const_lv4_2)) and not((trunc_ln85_reg_386 = ap_const_lv4_3)) and not((trunc_ln85_reg_386 = ap_const_lv4_4)) and not((trunc_ln85_reg_386 = ap_const_lv4_5)) and not((trunc_ln85_reg_386 = ap_const_lv4_6)) and not((trunc_ln85_reg_386 = ap_const_lv4_7)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_local_8_we0_local <= ap_const_logic_1;
        else 
            filter_local_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_address0 <= zext_ln85_1_fu_331_p1(8 - 1 downto 0);
    filter_local_ce0 <= filter_local_ce0_local;

    filter_local_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            filter_local_ce0_local <= ap_const_logic_1;
        else 
            filter_local_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    filter_local_d0 <= bitcast_ln87_fu_344_p1;
    filter_local_we0 <= filter_local_we0_local;

    filter_local_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln85_reg_386, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln85_reg_386 = ap_const_lv4_0))) then 
            filter_local_we0_local <= ap_const_logic_1;
        else 
            filter_local_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln85_1_fu_288_p2 <= "1" when (ap_sig_allocacmp_phi_urem6_load = ap_const_lv12_8) else "0";
    icmp_ln85_fu_251_p2 <= "1" when (ap_sig_allocacmp_h_4 = ap_const_lv12_900) else "0";
    select_ln85_fu_294_p3 <= 
        ap_const_lv12_0 when (icmp_ln85_1_fu_288_p2(0) = '1') else 
        add_ln85_2_fu_282_p2;
    tmp_fu_321_p4 <= phi_mul4_fu_86(24 downto 16);
    trunc_ln85_fu_267_p1 <= ap_sig_allocacmp_phi_urem6_load(4 - 1 downto 0);
    zext_ln85_1_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_321_p4),64));
    zext_ln85_fu_263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_h_4),20));
    zext_ln87_fu_277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_fu_271_p2),64));
end behav;
