\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm4.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_af90c80b7c2b48e248780b3781e0df80f}{I\+S\+ER} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}24\mbox{]}\hypertarget{struct_n_v_i_c___type_a2de17698945ea49abd58a2d45bdc9c80}{}\label{struct_n_v_i_c___type_a2de17698945ea49abd58a2d45bdc9c80}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a1965a2e68b61d2e2009621f6949211a5}{I\+C\+ER} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+S\+E\+R\+V\+E\+D1} \mbox{[}24\mbox{]}\hypertarget{struct_n_v_i_c___type_a6d1daf7ab6f2ba83f57ff67ae6f571fe}{}\label{struct_n_v_i_c___type_a6d1daf7ab6f2ba83f57ff67ae6f571fe}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_acf8e38fc2e97316242ddeb7ea959ab90}{I\+S\+PR} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}24\mbox{]}\hypertarget{struct_n_v_i_c___type_a0953af43af8ec7fd5869a1d826ce5b72}{}\label{struct_n_v_i_c___type_a0953af43af8ec7fd5869a1d826ce5b72}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a46241be64208436d35c9a4f8552575c5}{I\+C\+PR} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}24\mbox{]}\hypertarget{struct_n_v_i_c___type_a9dd330835dbf21471e7b5be8692d77ab}{}\label{struct_n_v_i_c___type_a9dd330835dbf21471e7b5be8692d77ab}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a33e917b381e08dabe4aa5eb2881a7c11}{I\+A\+BR} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}56\mbox{]}\hypertarget{struct_n_v_i_c___type_a5c0e5d507ac3c1bd5cdaaf9bbd177790}{}\label{struct_n_v_i_c___type_a5c0e5d507ac3c1bd5cdaaf9bbd177790}

\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_n_v_i_c___type_a6524789fedb94623822c3e0a47f3d06c}{IP} \mbox{[}240\mbox{]}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}644\mbox{]}\hypertarget{struct_n_v_i_c___type_a4f753b4f824270175af045ac99bc12e8}{}\label{struct_n_v_i_c___type_a4f753b4f824270175af045ac99bc12e8}

\item 
\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}{S\+T\+IR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

\subsection{Member Data Documentation}
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+A\+BR@{I\+A\+BR}}
\index{I\+A\+BR@{I\+A\+BR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+A\+BR}{IABR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+A\+BR\mbox{[}8\mbox{]}}\hypertarget{struct_n_v_i_c___type_a33e917b381e08dabe4aa5eb2881a7c11}{}\label{struct_n_v_i_c___type_a33e917b381e08dabe4aa5eb2881a7c11}
Offset\+: 0x200 (R/W) Interrupt Active bit Register \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+ER}{ICER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+ER\mbox{[}8\mbox{]}}\hypertarget{struct_n_v_i_c___type_a1965a2e68b61d2e2009621f6949211a5}{}\label{struct_n_v_i_c___type_a1965a2e68b61d2e2009621f6949211a5}
Offset\+: 0x080 (R/W) Interrupt Clear Enable Register \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+PR}{ICPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+PR\mbox{[}8\mbox{]}}\hypertarget{struct_n_v_i_c___type_a46241be64208436d35c9a4f8552575c5}{}\label{struct_n_v_i_c___type_a46241be64208436d35c9a4f8552575c5}
Offset\+: 0x180 (R/W) Interrupt Clear Pending Register \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{IP}{IP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP\mbox{[}240\mbox{]}}\hypertarget{struct_n_v_i_c___type_a6524789fedb94623822c3e0a47f3d06c}{}\label{struct_n_v_i_c___type_a6524789fedb94623822c3e0a47f3d06c}
Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+ER}{ISER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+ER\mbox{[}8\mbox{]}}\hypertarget{struct_n_v_i_c___type_af90c80b7c2b48e248780b3781e0df80f}{}\label{struct_n_v_i_c___type_af90c80b7c2b48e248780b3781e0df80f}
Offset\+: 0x000 (R/W) Interrupt Set Enable Register \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+PR}{ISPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+PR\mbox{[}8\mbox{]}}\hypertarget{struct_n_v_i_c___type_acf8e38fc2e97316242ddeb7ea959ab90}{}\label{struct_n_v_i_c___type_acf8e38fc2e97316242ddeb7ea959ab90}
Offset\+: 0x100 (R/W) Interrupt Set Pending Register \index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+T\+IR}{STIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+S\+T\+IR}\hypertarget{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}{}\label{struct_n_v_i_c___type_a0b0d7f3131da89c659a2580249432749}
Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\end{DoxyCompactItemize}
