digraph G {	
ranksep=.25;
	0 [label="MODULE"];
	1 [label="IDENTIFIERS:simple_comp"];
	0 -> 1;
	2 [label="VAR_DECLARE_LIST"];
	0 -> 2;
	3 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 3;
	4 [label="VAR_DECLARE  INPUT"];
	3 -> 4;
	5 [label="IDENTIFIERS:a_in"];
	4 -> 5;
	6 [label="NUMBERS DEC:15"];
	4 -> 6;
	7 [label="NUMBERS DEC:0"];
	4 -> 7;
	16 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 16;
	17 [label="VAR_DECLARE  INPUT"];
	16 -> 17;
	18 [label="IDENTIFIERS:b_in"];
	17 -> 18;
	19 [label="NUMBERS DEC:15"];
	17 -> 19;
	20 [label="NUMBERS DEC:0"];
	17 -> 20;
	29 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 29;
	30 [label="VAR_DECLARE  INPUT"];
	29 -> 30;
	31 [label="IDENTIFIERS:c_in"];
	30 -> 31;
	32 [label="NUMBERS DEC:15"];
	30 -> 32;
	33 [label="NUMBERS DEC:0"];
	30 -> 33;
	42 [label="VAR_DECLARE  OUTPUT PORT"];
	2 -> 42;
	43 [label="VAR_DECLARE  OUTPUT"];
	42 -> 43;
	44 [label="IDENTIFIERS:d_out"];
	43 -> 44;
	45 [label="NUMBERS DEC:15"];
	43 -> 45;
	46 [label="NUMBERS DEC:0"];
	43 -> 46;
	55 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 55;
	56 [label="VAR_DECLARE  INPUT"];
	55 -> 56;
	57 [label="IDENTIFIERS:clock"];
	56 -> 57;
	68 [label="VAR_DECLARE  INPUT PORT"];
	2 -> 68;
	69 [label="VAR_DECLARE  INPUT"];
	68 -> 69;
	70 [label="IDENTIFIERS:rst"];
	69 -> 70;
	81 [label="MODULE_ITEMS"];
	0 -> 81;
	82 [label="VAR_DECLARE_LIST"];
	81 -> 82;
	83 [label="VAR_DECLARE  INPUT"];
	82 -> 83;
	84 [label="IDENTIFIERS:a_in"];
	83 -> 84;
	85 [label="NUMBERS DEC:15"];
	83 -> 85;
	86 [label="NUMBERS DEC:0"];
	83 -> 86;
	90 [label="VAR_DECLARE_LIST"];
	81 -> 90;
	91 [label="VAR_DECLARE  INPUT"];
	90 -> 91;
	92 [label="IDENTIFIERS:b_in"];
	91 -> 92;
	93 [label="NUMBERS DEC:15"];
	91 -> 93;
	94 [label="NUMBERS DEC:0"];
	91 -> 94;
	98 [label="VAR_DECLARE_LIST"];
	81 -> 98;
	99 [label="VAR_DECLARE  INPUT"];
	98 -> 99;
	100 [label="IDENTIFIERS:c_in"];
	99 -> 100;
	101 [label="NUMBERS DEC:15"];
	99 -> 101;
	102 [label="NUMBERS DEC:0"];
	99 -> 102;
	106 [label="VAR_DECLARE_LIST"];
	81 -> 106;
	107 [label="VAR_DECLARE  INPUT"];
	106 -> 107;
	108 [label="IDENTIFIERS:clock"];
	107 -> 108;
	114 [label="VAR_DECLARE_LIST"];
	81 -> 114;
	115 [label="VAR_DECLARE  INPUT"];
	114 -> 115;
	116 [label="IDENTIFIERS:rst"];
	115 -> 116;
	122 [label="VAR_DECLARE_LIST"];
	81 -> 122;
	123 [label="VAR_DECLARE  OUTPUT"];
	122 -> 123;
	124 [label="IDENTIFIERS:d_out"];
	123 -> 124;
	125 [label="NUMBERS DEC:15"];
	123 -> 125;
	126 [label="NUMBERS DEC:0"];
	123 -> 126;
	130 [label="VAR_DECLARE_LIST"];
	81 -> 130;
	131 [label="VAR_DECLARE  REG"];
	130 -> 131;
	132 [label="IDENTIFIERS:sum_c"];
	131 -> 132;
	133 [label="NUMBERS DEC:15"];
	131 -> 133;
	134 [label="NUMBERS DEC:0"];
	131 -> 134;
	138 [label="VAR_DECLARE_LIST"];
	81 -> 138;
	139 [label="VAR_DECLARE  REG"];
	138 -> 139;
	140 [label="IDENTIFIERS:sum_d"];
	139 -> 140;
	141 [label="NUMBERS DEC:15"];
	139 -> 141;
	142 [label="NUMBERS DEC:0"];
	139 -> 142;
	146 [label="ALWAYS"];
	81 -> 146;
	147 [label="DELAY_CONTROL"];
	146 -> 147;
	148 [label="POSEDGE"];
	147 -> 148;
	149 [label="IDENTIFIERS:clock"];
	148 -> 149;
	150 [label="IF"];
	146 -> 150;
	151 [label="IDENTIFIERS:rst"];
	150 -> 151;
	152 [label="NON_BLOCKING_STATEMENT"];
	150 -> 152;
	153 [label="IDENTIFIERS:sum_c"];
	152 -> 153;
	154 [label="NUMBERS BIN:0"];
	152 -> 154;
	155 [label="NON_BLOCKING_STATEMENT"];
	150 -> 155;
	156 [label="IDENTIFIERS:sum_c"];
	155 -> 156;
	157 [label="BINARY_OPERATION ADD"];
	155 -> 157;
	158 [label="IDENTIFIERS:a_in"];
	157 -> 158;
	159 [label="IDENTIFIERS:b_in"];
	157 -> 159;
	160 [label="ALWAYS"];
	81 -> 160;
	161 [label="DELAY_CONTROL"];
	160 -> 161;
	162 [label="POSEDGE"];
	161 -> 162;
	163 [label="IDENTIFIERS:clock"];
	162 -> 163;
	164 [label="IF"];
	160 -> 164;
	165 [label="IDENTIFIERS:rst"];
	164 -> 165;
	166 [label="NON_BLOCKING_STATEMENT"];
	164 -> 166;
	167 [label="IDENTIFIERS:sum_d"];
	166 -> 167;
	168 [label="NUMBERS BIN:0"];
	166 -> 168;
	169 [label="NON_BLOCKING_STATEMENT"];
	164 -> 169;
	170 [label="IDENTIFIERS:sum_d"];
	169 -> 170;
	171 [label="BINARY_OPERATION ADD"];
	169 -> 171;
	172 [label="IDENTIFIERS:sum_c"];
	171 -> 172;
	173 [label="IDENTIFIERS:c_in"];
	171 -> 173;
	174 [label="ASSIGN"];
	81 -> 174;
	175 [label="BLOCKING_STATEMENT"];
	174 -> 175;
	176 [label="IDENTIFIERS:d_out"];
	175 -> 176;
	177 [label="IDENTIFIERS:sum_d"];
	175 -> 177;
}
