# DigitalDesignUsingVerilog

Content for class taught for Digital Design using Verilog

Digital circuits have been designed using [Logisim](http://www.cburch.com/logisim/).

HDL Simulations have been carried out using [Xilinx ISE Webpack](https://www.xilinx.com/products/design-tools/ise-design-suite/ise-webpack.html).

The references for this work are :

1. [Digital Principles and Design by Donald D. Givone](https://books.google.co.in/books?id=zm2TR30y0-8C&source=gbs_navlinks_s)
2. [HDL with Digital Design: VHDL and Verilog by Nazeih Botros](https://www.merclearning.com/titles/HDL-with-Digital-Design-VHDL-and-Verilog.html)
