|teste
clock => clock.IN6
enter => enter.IN1
reset => reset.IN1
entrada[0] => entrada[0].IN2
entrada[1] => entrada[1].IN2
entrada[2] => entrada[2].IN2
entrada[3] => entrada[3].IN2
entrada[4] => entrada[4].IN2
entrada[5] => entrada[5].IN2
entrada[6] => entrada[6].IN2
entrada[7] => entrada[7].IN2
entrada[8] => entrada[8].IN2
entrada[9] => entrada[9].IN2
entrada[10] => entrada[10].IN2
entrada[11] => entrada[11].IN2
entrada[12] => entrada[12].IN2
entrada[13] => entrada[13].IN2
entrada[14] => entrada[14].IN2
entrada[15] => entrada[15].IN2
entrada[16] => entrada[16].IN2
entrada[17] => entrada[17].IN2
ps2_clk => ps2_clk.IN1
ps2_data => ps2_data.IN1
seg0[0] <= display7seg:Display.port3
seg0[1] <= display7seg:Display.port3
seg0[2] <= display7seg:Display.port3
seg0[3] <= display7seg:Display.port3
seg0[4] <= display7seg:Display.port3
seg0[5] <= display7seg:Display.port3
seg0[6] <= display7seg:Display.port3
seg1[0] <= display7seg:Display.port4
seg1[1] <= display7seg:Display.port4
seg1[2] <= display7seg:Display.port4
seg1[3] <= display7seg:Display.port4
seg1[4] <= display7seg:Display.port4
seg1[5] <= display7seg:Display.port4
seg1[6] <= display7seg:Display.port4
seg2[0] <= display7seg:Display.port5
seg2[1] <= display7seg:Display.port5
seg2[2] <= display7seg:Display.port5
seg2[3] <= display7seg:Display.port5
seg2[4] <= display7seg:Display.port5
seg2[5] <= display7seg:Display.port5
seg2[6] <= display7seg:Display.port5
seg3[0] <= display7seg:Display.port6
seg3[1] <= display7seg:Display.port6
seg3[2] <= display7seg:Display.port6
seg3[3] <= display7seg:Display.port6
seg3[4] <= display7seg:Display.port6
seg3[5] <= display7seg:Display.port6
seg3[6] <= display7seg:Display.port6
seg4[0] <= display7seg:Display.port7
seg4[1] <= display7seg:Display.port7
seg4[2] <= display7seg:Display.port7
seg4[3] <= display7seg:Display.port7
seg4[4] <= display7seg:Display.port7
seg4[5] <= display7seg:Display.port7
seg4[6] <= display7seg:Display.port7
seg5[0] <= display7seg:Display.port8
seg5[1] <= display7seg:Display.port8
seg5[2] <= display7seg:Display.port8
seg5[3] <= display7seg:Display.port8
seg5[4] <= display7seg:Display.port8
seg5[5] <= display7seg:Display.port8
seg5[6] <= display7seg:Display.port8
seg6[0] <= display7seg:Display.port9
seg6[1] <= display7seg:Display.port9
seg6[2] <= display7seg:Display.port9
seg6[3] <= display7seg:Display.port9
seg6[4] <= display7seg:Display.port9
seg6[5] <= display7seg:Display.port9
seg6[6] <= display7seg:Display.port9
seg7[0] <= display7seg:Display.port10
seg7[1] <= display7seg:Display.port10
seg7[2] <= display7seg:Display.port10
seg7[3] <= display7seg:Display.port10
seg7[4] <= display7seg:Display.port10
seg7[5] <= display7seg:Display.port10
seg7[6] <= display7seg:Display.port10
ledr[0] <= contato1:C1.port1
ledr[1] <= contato1:C1.port1
ledr[2] <= contato1:C1.port1
ledr[3] <= contato1:C1.port1
hsync <= vga_test:inst_vga_test.VGA_HS
vsync <= vga_test:inst_vga_test.VGA_VS
red[0] <= vga_test:inst_vga_test.VGA_Red
red[1] <= vga_test:inst_vga_test.VGA_Red
red[2] <= vga_test:inst_vga_test.VGA_Red
red[3] <= vga_test:inst_vga_test.VGA_Red
red[4] <= vga_test:inst_vga_test.VGA_Red
red[5] <= vga_test:inst_vga_test.VGA_Red
red[6] <= vga_test:inst_vga_test.VGA_Red
red[7] <= vga_test:inst_vga_test.VGA_Red
green[0] <= vga_test:inst_vga_test.VGA_Green
green[1] <= vga_test:inst_vga_test.VGA_Green
green[2] <= vga_test:inst_vga_test.VGA_Green
green[3] <= vga_test:inst_vga_test.VGA_Green
green[4] <= vga_test:inst_vga_test.VGA_Green
green[5] <= vga_test:inst_vga_test.VGA_Green
green[6] <= vga_test:inst_vga_test.VGA_Green
green[7] <= vga_test:inst_vga_test.VGA_Green
blue[0] <= vga_test:inst_vga_test.VGA_Blue
blue[1] <= vga_test:inst_vga_test.VGA_Blue
blue[2] <= vga_test:inst_vga_test.VGA_Blue
blue[3] <= vga_test:inst_vga_test.VGA_Blue
blue[4] <= vga_test:inst_vga_test.VGA_Blue
blue[5] <= vga_test:inst_vga_test.VGA_Blue
blue[6] <= vga_test:inst_vga_test.VGA_Blue
blue[7] <= vga_test:inst_vga_test.VGA_Blue
vga_blank <= vga_test:inst_vga_test.VGA_Blank_N
vga_clock <= vga_test:inst_vga_test.VGA_Clk
vga_sync <= vga_test:inst_vga_test.VGA_Sync_N


|teste|synchronizer:sync_inst
clk => acoes_sync[0]~reg0.CLK
clk => acoes_sync[1]~reg0.CLK
clk => acoes_sync[2]~reg0.CLK
clk => acoes_sync[3]~reg0.CLK
clk => acoes_sync[4]~reg0.CLK
clk => acoes_sync[5]~reg0.CLK
clk => reset_sync~reg0.CLK
clk => enter_sync~reg0.CLK
clk => acoes_sync_0[0].CLK
clk => acoes_sync_0[1].CLK
clk => acoes_sync_0[2].CLK
clk => acoes_sync_0[3].CLK
clk => acoes_sync_0[4].CLK
clk => acoes_sync_0[5].CLK
clk => reset_sync_0.CLK
clk => enter_sync_0.CLK
enter => enter_sync_0.DATAIN
reset => reset_sync_0.DATAIN
acoes[0] => acoes_sync_0[0].DATAIN
acoes[1] => acoes_sync_0[1].DATAIN
acoes[2] => acoes_sync_0[2].DATAIN
acoes[3] => acoes_sync_0[3].DATAIN
acoes[4] => acoes_sync_0[4].DATAIN
acoes[5] => acoes_sync_0[5].DATAIN
enter_sync <= enter_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_sync <= reset_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes_sync[0] <= acoes_sync[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes_sync[1] <= acoes_sync[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes_sync[2] <= acoes_sync[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes_sync[3] <= acoes_sync[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes_sync[4] <= acoes_sync[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes_sync[5] <= acoes_sync[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|contato1:C1
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
CLOCK_50 => count[3].CLK
CLOCK_50 => count[4].CLK
CLOCK_50 => count[5].CLK
CLOCK_50 => count[6].CLK
CLOCK_50 => count[7].CLK
CLOCK_50 => count[8].CLK
CLOCK_50 => count[9].CLK
CLOCK_50 => count[10].CLK
CLOCK_50 => count[11].CLK
CLOCK_50 => count[12].CLK
CLOCK_50 => count[13].CLK
CLOCK_50 => count[14].CLK
CLOCK_50 => count[15].CLK
CLOCK_50 => count[16].CLK
CLOCK_50 => count[17].CLK
CLOCK_50 => count[18].CLK
CLOCK_50 => count[19].CLK
CLOCK_50 => count[20].CLK
CLOCK_50 => count[21].CLK
CLOCK_50 => count[22].CLK
CLOCK_50 => count[23].CLK
CLOCK_50 => count[24].CLK
CLOCK_50 => count[25].CLK
CLOCK_50 => count[26].CLK
CLOCK_50 => count[27].CLK
LEDR[0] <= count[24].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= count[25].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= count[26].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= count[27].DB_MAX_OUTPUT_PORT_TYPE
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
divclock <= count[5].DB_MAX_OUTPUT_PORT_TYPE
depclock <= count[15].DB_MAX_OUTPUT_PORT_TYPE


|teste|PC:PC
changeProgram => always0.IN1
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
defquantum => quantum.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => programa.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
lpc => endereco.OUTPUTSELECT
enderecoPc[0] => Add2.IN64
enderecoPc[1] => Add2.IN63
enderecoPc[2] => Add2.IN62
enderecoPc[3] => Add2.IN61
enderecoPc[4] => Add2.IN60
enderecoPc[5] => Add2.IN59
enderecoPc[6] => Add2.IN58
enderecoPc[7] => Add2.IN57
enderecoPc[8] => Add2.IN56
enderecoPc[9] => Add2.IN55
enderecoPc[10] => Add2.IN54
enderecoPc[11] => Add2.IN53
enderecoPc[12] => Add2.IN52
enderecoPc[13] => Add2.IN51
enderecoPc[14] => Add2.IN50
enderecoPc[15] => Add2.IN49
enderecoPc[16] => Add2.IN48
enderecoPc[17] => Add2.IN47
enderecoPc[18] => Add2.IN46
enderecoPc[19] => Add2.IN45
enderecoPc[20] => Add2.IN44
enderecoPc[21] => Add2.IN43
enderecoPc[22] => Add2.IN42
enderecoPc[23] => Add2.IN41
enderecoPc[24] => Add2.IN40
enderecoPc[25] => Add2.IN39
enderecoPc[26] => Add2.IN38
enderecoPc[27] => Add2.IN37
enderecoPc[28] => Add2.IN36
enderecoPc[29] => Add2.IN35
enderecoPc[30] => Add2.IN34
enderecoPc[31] => Add2.IN33
endProgram => always0.IN1
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
endProgram => enderecoSpc.OUTPUTSELECT
novoEnd[0] => Add3.IN64
novoEnd[1] => Add3.IN63
novoEnd[2] => Add3.IN62
novoEnd[3] => Add3.IN61
novoEnd[4] => Add3.IN60
novoEnd[5] => Add3.IN59
novoEnd[6] => Add3.IN58
novoEnd[7] => Add3.IN57
novoEnd[8] => Add3.IN56
novoEnd[9] => Add3.IN55
novoEnd[10] => Add3.IN54
novoEnd[11] => Add3.IN53
novoEnd[12] => Add3.IN52
novoEnd[13] => Add3.IN51
novoEnd[14] => Add3.IN50
novoEnd[15] => Add3.IN49
novoEnd[16] => Add3.IN48
novoEnd[17] => Add3.IN47
novoEnd[18] => Add3.IN46
novoEnd[19] => Add3.IN45
novoEnd[20] => Add3.IN44
novoEnd[21] => Add3.IN43
novoEnd[22] => Add3.IN42
novoEnd[23] => Add3.IN41
novoEnd[24] => Add3.IN40
novoEnd[25] => Add3.IN39
novoEnd[26] => Add3.IN38
novoEnd[27] => Add3.IN37
novoEnd[28] => Add3.IN36
novoEnd[29] => Add3.IN35
novoEnd[30] => Add3.IN34
novoEnd[31] => Add3.IN33
novoEndR[0] => quantum.DATAB
novoEndR[0] => Add0.IN64
novoEndR[0] => Mux31.IN9
novoEndR[1] => quantum.DATAB
novoEndR[1] => Add0.IN63
novoEndR[1] => Mux30.IN9
novoEndR[2] => quantum.DATAB
novoEndR[2] => Add0.IN62
novoEndR[2] => Mux29.IN9
novoEndR[3] => quantum.DATAB
novoEndR[3] => Add0.IN61
novoEndR[3] => Mux28.IN9
novoEndR[4] => quantum.DATAB
novoEndR[4] => Add0.IN60
novoEndR[4] => Mux27.IN9
novoEndR[5] => quantum.DATAB
novoEndR[5] => Add0.IN59
novoEndR[5] => Mux26.IN9
novoEndR[6] => quantum.DATAB
novoEndR[6] => Add0.IN58
novoEndR[6] => Mux25.IN9
novoEndR[7] => quantum.DATAB
novoEndR[7] => Add0.IN57
novoEndR[7] => Mux24.IN9
novoEndR[8] => quantum.DATAB
novoEndR[8] => Add0.IN56
novoEndR[8] => Mux23.IN9
novoEndR[9] => quantum.DATAB
novoEndR[9] => Add0.IN55
novoEndR[9] => Mux22.IN9
novoEndR[10] => quantum.DATAB
novoEndR[10] => Add0.IN54
novoEndR[10] => Mux21.IN9
novoEndR[11] => quantum.DATAB
novoEndR[11] => Add0.IN53
novoEndR[11] => Mux20.IN9
novoEndR[12] => quantum.DATAB
novoEndR[12] => Add0.IN52
novoEndR[12] => Mux19.IN9
novoEndR[13] => quantum.DATAB
novoEndR[13] => Add0.IN51
novoEndR[13] => Mux18.IN9
novoEndR[14] => quantum.DATAB
novoEndR[14] => Add0.IN50
novoEndR[14] => Mux17.IN9
novoEndR[15] => quantum.DATAB
novoEndR[15] => Add0.IN49
novoEndR[15] => Mux16.IN9
novoEndR[16] => quantum.DATAB
novoEndR[16] => Add0.IN48
novoEndR[16] => Mux15.IN9
novoEndR[17] => quantum.DATAB
novoEndR[17] => Add0.IN47
novoEndR[17] => Mux14.IN9
novoEndR[18] => quantum.DATAB
novoEndR[18] => Add0.IN46
novoEndR[18] => Mux13.IN9
novoEndR[19] => quantum.DATAB
novoEndR[19] => Add0.IN45
novoEndR[19] => Mux12.IN9
novoEndR[20] => quantum.DATAB
novoEndR[20] => Add0.IN44
novoEndR[20] => Mux11.IN9
novoEndR[21] => quantum.DATAB
novoEndR[21] => Add0.IN43
novoEndR[21] => Mux10.IN9
novoEndR[22] => quantum.DATAB
novoEndR[22] => Add0.IN42
novoEndR[22] => Mux9.IN9
novoEndR[23] => quantum.DATAB
novoEndR[23] => Add0.IN41
novoEndR[23] => Mux8.IN9
novoEndR[24] => quantum.DATAB
novoEndR[24] => Add0.IN40
novoEndR[24] => Mux7.IN9
novoEndR[25] => quantum.DATAB
novoEndR[25] => Add0.IN39
novoEndR[25] => Mux6.IN9
novoEndR[26] => quantum.DATAB
novoEndR[26] => Add0.IN38
novoEndR[26] => Mux5.IN9
novoEndR[27] => quantum.DATAB
novoEndR[27] => Add0.IN37
novoEndR[27] => Mux4.IN9
novoEndR[28] => quantum.DATAB
novoEndR[28] => Add0.IN36
novoEndR[28] => Mux3.IN9
novoEndR[29] => quantum.DATAB
novoEndR[29] => Add0.IN35
novoEndR[29] => Mux2.IN9
novoEndR[30] => quantum.DATAB
novoEndR[30] => Add0.IN34
novoEndR[30] => Mux1.IN9
novoEndR[31] => quantum.DATAB
novoEndR[31] => Add0.IN33
novoEndR[31] => Mux0.IN9
desvio[0] => WideNor0.IN0
desvio[0] => Mux0.IN8
desvio[0] => Mux1.IN8
desvio[0] => Mux2.IN8
desvio[0] => Mux3.IN8
desvio[0] => Mux4.IN8
desvio[0] => Mux5.IN8
desvio[0] => Mux6.IN8
desvio[0] => Mux7.IN8
desvio[0] => Mux8.IN8
desvio[0] => Mux9.IN8
desvio[0] => Mux10.IN8
desvio[0] => Mux11.IN8
desvio[0] => Mux12.IN8
desvio[0] => Mux13.IN8
desvio[0] => Mux14.IN8
desvio[0] => Mux15.IN8
desvio[0] => Mux16.IN8
desvio[0] => Mux17.IN8
desvio[0] => Mux18.IN8
desvio[0] => Mux19.IN8
desvio[0] => Mux20.IN8
desvio[0] => Mux21.IN8
desvio[0] => Mux22.IN8
desvio[0] => Mux23.IN8
desvio[0] => Mux24.IN8
desvio[0] => Mux25.IN8
desvio[0] => Mux26.IN8
desvio[0] => Mux27.IN8
desvio[0] => Mux28.IN8
desvio[0] => Mux29.IN8
desvio[0] => Mux30.IN8
desvio[0] => Mux31.IN8
desvio[1] => WideNor0.IN1
desvio[1] => Mux0.IN7
desvio[1] => Mux1.IN7
desvio[1] => Mux2.IN7
desvio[1] => Mux3.IN7
desvio[1] => Mux4.IN7
desvio[1] => Mux5.IN7
desvio[1] => Mux6.IN7
desvio[1] => Mux7.IN7
desvio[1] => Mux8.IN7
desvio[1] => Mux9.IN7
desvio[1] => Mux10.IN7
desvio[1] => Mux11.IN7
desvio[1] => Mux12.IN7
desvio[1] => Mux13.IN7
desvio[1] => Mux14.IN7
desvio[1] => Mux15.IN7
desvio[1] => Mux16.IN7
desvio[1] => Mux17.IN7
desvio[1] => Mux18.IN7
desvio[1] => Mux19.IN7
desvio[1] => Mux20.IN7
desvio[1] => Mux21.IN7
desvio[1] => Mux22.IN7
desvio[1] => Mux23.IN7
desvio[1] => Mux24.IN7
desvio[1] => Mux25.IN7
desvio[1] => Mux26.IN7
desvio[1] => Mux27.IN7
desvio[1] => Mux28.IN7
desvio[1] => Mux29.IN7
desvio[1] => Mux30.IN7
desvio[1] => Mux31.IN7
desvio[2] => WideNor0.IN2
desvio[2] => Mux0.IN6
desvio[2] => Mux1.IN6
desvio[2] => Mux2.IN6
desvio[2] => Mux3.IN6
desvio[2] => Mux4.IN6
desvio[2] => Mux5.IN6
desvio[2] => Mux6.IN6
desvio[2] => Mux7.IN6
desvio[2] => Mux8.IN6
desvio[2] => Mux9.IN6
desvio[2] => Mux10.IN6
desvio[2] => Mux11.IN6
desvio[2] => Mux12.IN6
desvio[2] => Mux13.IN6
desvio[2] => Mux14.IN6
desvio[2] => Mux15.IN6
desvio[2] => Mux16.IN6
desvio[2] => Mux17.IN6
desvio[2] => Mux18.IN6
desvio[2] => Mux19.IN6
desvio[2] => Mux20.IN6
desvio[2] => Mux21.IN6
desvio[2] => Mux22.IN6
desvio[2] => Mux23.IN6
desvio[2] => Mux24.IN6
desvio[2] => Mux25.IN6
desvio[2] => Mux26.IN6
desvio[2] => Mux27.IN6
desvio[2] => Mux28.IN6
desvio[2] => Mux29.IN6
desvio[2] => Mux30.IN6
desvio[2] => Mux31.IN6
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.OUTPUTSELECT
zero => endereco.IN0
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.OUTPUTSELECT
negativo => endereco.IN1
clock => instNum[0].CLK
clock => instNum[1].CLK
clock => instNum[2].CLK
clock => instNum[3].CLK
clock => instNum[4].CLK
clock => instNum[5].CLK
clock => instNum[6].CLK
clock => instNum[7].CLK
clock => instNum[8].CLK
clock => instNum[9].CLK
clock => instNum[10].CLK
clock => instNum[11].CLK
clock => instNum[12].CLK
clock => instNum[13].CLK
clock => instNum[14].CLK
clock => instNum[15].CLK
clock => instNum[16].CLK
clock => instNum[17].CLK
clock => instNum[18].CLK
clock => instNum[19].CLK
clock => instNum[20].CLK
clock => instNum[21].CLK
clock => instNum[22].CLK
clock => instNum[23].CLK
clock => instNum[24].CLK
clock => instNum[25].CLK
clock => instNum[26].CLK
clock => instNum[27].CLK
clock => instNum[28].CLK
clock => instNum[29].CLK
clock => instNum[30].CLK
clock => instNum[31].CLK
clock => endereco[0]~reg0.CLK
clock => endereco[1]~reg0.CLK
clock => endereco[2]~reg0.CLK
clock => endereco[3]~reg0.CLK
clock => endereco[4]~reg0.CLK
clock => endereco[5]~reg0.CLK
clock => endereco[6]~reg0.CLK
clock => endereco[7]~reg0.CLK
clock => endereco[8]~reg0.CLK
clock => endereco[9]~reg0.CLK
clock => endereco[10]~reg0.CLK
clock => endereco[11]~reg0.CLK
clock => endereco[12]~reg0.CLK
clock => endereco[13]~reg0.CLK
clock => endereco[14]~reg0.CLK
clock => endereco[15]~reg0.CLK
clock => endereco[16]~reg0.CLK
clock => endereco[17]~reg0.CLK
clock => endereco[18]~reg0.CLK
clock => endereco[19]~reg0.CLK
clock => endereco[20]~reg0.CLK
clock => endereco[21]~reg0.CLK
clock => endereco[22]~reg0.CLK
clock => endereco[23]~reg0.CLK
clock => endereco[24]~reg0.CLK
clock => endereco[25]~reg0.CLK
clock => endereco[26]~reg0.CLK
clock => endereco[27]~reg0.CLK
clock => endereco[28]~reg0.CLK
clock => endereco[29]~reg0.CLK
clock => endereco[30]~reg0.CLK
clock => endereco[31]~reg0.CLK
clock => execProgram[0].CLK
clock => execProgram[1].CLK
clock => execProgram[2].CLK
clock => execProgram[3].CLK
clock => execProgram[4].CLK
clock => execProgram[5].CLK
clock => execProgram[6].CLK
clock => execProgram[7].CLK
clock => execProgram[8].CLK
clock => execProgram[9].CLK
clock => execProgram[10].CLK
clock => execProgram[11].CLK
clock => execProgram[12].CLK
clock => execProgram[13].CLK
clock => execProgram[14].CLK
clock => execProgram[15].CLK
clock => execProgram[16].CLK
clock => execProgram[17].CLK
clock => execProgram[18].CLK
clock => execProgram[19].CLK
clock => execProgram[20].CLK
clock => execProgram[21].CLK
clock => execProgram[22].CLK
clock => execProgram[23].CLK
clock => execProgram[24].CLK
clock => execProgram[25].CLK
clock => execProgram[26].CLK
clock => execProgram[27].CLK
clock => execProgram[28].CLK
clock => execProgram[29].CLK
clock => execProgram[30].CLK
clock => execProgram[31].CLK
clock => enderecoSpc[0]~reg0.CLK
clock => enderecoSpc[1]~reg0.CLK
clock => enderecoSpc[2]~reg0.CLK
clock => enderecoSpc[3]~reg0.CLK
clock => enderecoSpc[4]~reg0.CLK
clock => enderecoSpc[5]~reg0.CLK
clock => enderecoSpc[6]~reg0.CLK
clock => enderecoSpc[7]~reg0.CLK
clock => enderecoSpc[8]~reg0.CLK
clock => enderecoSpc[9]~reg0.CLK
clock => enderecoSpc[10]~reg0.CLK
clock => enderecoSpc[11]~reg0.CLK
clock => enderecoSpc[12]~reg0.CLK
clock => enderecoSpc[13]~reg0.CLK
clock => enderecoSpc[14]~reg0.CLK
clock => enderecoSpc[15]~reg0.CLK
clock => enderecoSpc[16]~reg0.CLK
clock => enderecoSpc[17]~reg0.CLK
clock => enderecoSpc[18]~reg0.CLK
clock => enderecoSpc[19]~reg0.CLK
clock => enderecoSpc[20]~reg0.CLK
clock => enderecoSpc[21]~reg0.CLK
clock => enderecoSpc[22]~reg0.CLK
clock => enderecoSpc[23]~reg0.CLK
clock => enderecoSpc[24]~reg0.CLK
clock => enderecoSpc[25]~reg0.CLK
clock => enderecoSpc[26]~reg0.CLK
clock => enderecoSpc[27]~reg0.CLK
clock => enderecoSpc[28]~reg0.CLK
clock => enderecoSpc[29]~reg0.CLK
clock => enderecoSpc[30]~reg0.CLK
clock => enderecoSpc[31]~reg0.CLK
clock => programa[0].CLK
clock => programa[1].CLK
clock => programa[2].CLK
clock => programa[3].CLK
clock => programa[4].CLK
clock => programa[5].CLK
clock => programa[6].CLK
clock => programa[7].CLK
clock => programa[8].CLK
clock => programa[9].CLK
clock => programa[10].CLK
clock => programa[11].CLK
clock => programa[12].CLK
clock => programa[13].CLK
clock => programa[14].CLK
clock => programa[15].CLK
clock => programa[16].CLK
clock => programa[17].CLK
clock => programa[18].CLK
clock => programa[19].CLK
clock => programa[20].CLK
clock => programa[21].CLK
clock => programa[22].CLK
clock => programa[23].CLK
clock => programa[24].CLK
clock => programa[25].CLK
clock => programa[26].CLK
clock => programa[27].CLK
clock => programa[28].CLK
clock => programa[29].CLK
clock => programa[30].CLK
clock => programa[31].CLK
clock => quantum[0].CLK
clock => quantum[1].CLK
clock => quantum[2].CLK
clock => quantum[3].CLK
clock => quantum[4].CLK
clock => quantum[5].CLK
clock => quantum[6].CLK
clock => quantum[7].CLK
clock => quantum[8].CLK
clock => quantum[9].CLK
clock => quantum[10].CLK
clock => quantum[11].CLK
clock => quantum[12].CLK
clock => quantum[13].CLK
clock => quantum[14].CLK
clock => quantum[15].CLK
clock => quantum[16].CLK
clock => quantum[17].CLK
clock => quantum[18].CLK
clock => quantum[19].CLK
clock => quantum[20].CLK
clock => quantum[21].CLK
clock => quantum[22].CLK
clock => quantum[23].CLK
clock => quantum[24].CLK
clock => quantum[25].CLK
clock => quantum[26].CLK
clock => quantum[27].CLK
clock => quantum[28].CLK
clock => quantum[29].CLK
clock => quantum[30].CLK
clock => quantum[31].CLK
endereco[0] <= endereco[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[1] <= endereco[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[2] <= endereco[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[3] <= endereco[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[4] <= endereco[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[5] <= endereco[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[6] <= endereco[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[7] <= endereco[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[8] <= endereco[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[9] <= endereco[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[10] <= endereco[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[11] <= endereco[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[12] <= endereco[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[13] <= endereco[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[14] <= endereco[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[15] <= endereco[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[16] <= endereco[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[17] <= endereco[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[18] <= endereco[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[19] <= endereco[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[20] <= endereco[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[21] <= endereco[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[22] <= endereco[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[23] <= endereco[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[24] <= endereco[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[25] <= endereco[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[26] <= endereco[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[27] <= endereco[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[28] <= endereco[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[29] <= endereco[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[30] <= endereco[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
endereco[31] <= endereco[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => endereco.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => programa.OUTPUTSELECT
stop => instNum[28].ENA
stop => instNum[19].ENA
stop => instNum[18].ENA
stop => instNum[17].ENA
stop => instNum[16].ENA
stop => instNum[15].ENA
stop => instNum[14].ENA
stop => instNum[13].ENA
stop => instNum[12].ENA
stop => instNum[11].ENA
stop => instNum[10].ENA
stop => instNum[9].ENA
stop => instNum[8].ENA
stop => instNum[7].ENA
stop => instNum[6].ENA
stop => instNum[5].ENA
stop => instNum[4].ENA
stop => instNum[3].ENA
stop => instNum[2].ENA
stop => instNum[1].ENA
stop => instNum[0].ENA
stop => instNum[27].ENA
stop => instNum[26].ENA
stop => instNum[25].ENA
stop => instNum[24].ENA
stop => instNum[23].ENA
stop => instNum[22].ENA
stop => instNum[21].ENA
stop => instNum[20].ENA
stop => instNum[29].ENA
stop => instNum[30].ENA
stop => instNum[31].ENA
stop => execProgram[0].ENA
stop => execProgram[1].ENA
stop => execProgram[2].ENA
stop => execProgram[3].ENA
stop => execProgram[4].ENA
stop => execProgram[5].ENA
stop => execProgram[6].ENA
stop => execProgram[7].ENA
stop => execProgram[8].ENA
stop => execProgram[9].ENA
stop => execProgram[10].ENA
stop => execProgram[11].ENA
stop => execProgram[12].ENA
stop => execProgram[13].ENA
stop => execProgram[14].ENA
stop => execProgram[15].ENA
stop => execProgram[16].ENA
stop => execProgram[17].ENA
stop => execProgram[18].ENA
stop => execProgram[19].ENA
stop => execProgram[20].ENA
stop => execProgram[21].ENA
stop => execProgram[22].ENA
stop => execProgram[23].ENA
stop => execProgram[24].ENA
stop => execProgram[25].ENA
stop => execProgram[26].ENA
stop => execProgram[27].ENA
stop => execProgram[28].ENA
stop => execProgram[29].ENA
stop => execProgram[30].ENA
stop => execProgram[31].ENA
stop => enderecoSpc[0]~reg0.ENA
stop => enderecoSpc[1]~reg0.ENA
stop => enderecoSpc[2]~reg0.ENA
stop => enderecoSpc[3]~reg0.ENA
stop => enderecoSpc[4]~reg0.ENA
stop => enderecoSpc[5]~reg0.ENA
stop => enderecoSpc[6]~reg0.ENA
stop => enderecoSpc[7]~reg0.ENA
stop => enderecoSpc[8]~reg0.ENA
stop => enderecoSpc[9]~reg0.ENA
stop => enderecoSpc[10]~reg0.ENA
stop => enderecoSpc[11]~reg0.ENA
stop => enderecoSpc[12]~reg0.ENA
stop => enderecoSpc[13]~reg0.ENA
stop => enderecoSpc[14]~reg0.ENA
stop => enderecoSpc[15]~reg0.ENA
stop => enderecoSpc[16]~reg0.ENA
stop => enderecoSpc[17]~reg0.ENA
stop => enderecoSpc[18]~reg0.ENA
stop => enderecoSpc[19]~reg0.ENA
stop => enderecoSpc[20]~reg0.ENA
stop => enderecoSpc[21]~reg0.ENA
stop => enderecoSpc[22]~reg0.ENA
stop => enderecoSpc[23]~reg0.ENA
stop => enderecoSpc[24]~reg0.ENA
stop => enderecoSpc[25]~reg0.ENA
stop => enderecoSpc[26]~reg0.ENA
stop => enderecoSpc[27]~reg0.ENA
stop => enderecoSpc[28]~reg0.ENA
stop => enderecoSpc[29]~reg0.ENA
stop => enderecoSpc[30]~reg0.ENA
stop => enderecoSpc[31]~reg0.ENA
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
reset => endereco.OUTPUTSELECT
enderecoSpc[0] <= enderecoSpc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[1] <= enderecoSpc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[2] <= enderecoSpc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[3] <= enderecoSpc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[4] <= enderecoSpc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[5] <= enderecoSpc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[6] <= enderecoSpc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[7] <= enderecoSpc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[8] <= enderecoSpc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[9] <= enderecoSpc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[10] <= enderecoSpc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[11] <= enderecoSpc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[12] <= enderecoSpc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[13] <= enderecoSpc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[14] <= enderecoSpc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[15] <= enderecoSpc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[16] <= enderecoSpc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[17] <= enderecoSpc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[18] <= enderecoSpc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[19] <= enderecoSpc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[20] <= enderecoSpc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[21] <= enderecoSpc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[22] <= enderecoSpc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[23] <= enderecoSpc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[24] <= enderecoSpc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[25] <= enderecoSpc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[26] <= enderecoSpc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[27] <= enderecoSpc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[28] <= enderecoSpc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[29] <= enderecoSpc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[30] <= enderecoSpc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enderecoSpc[31] <= enderecoSpc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|entradaDados:comb_5
clock => controle[0].CLK
clock => controle[1].CLK
clock => controle[2].CLK
clock => controle[3].CLK
clock => controle[4].CLK
clock => controle[5].CLK
clock => controle[6].CLK
clock => controle[7].CLK
clock => controle[8].CLK
clock => controle[9].CLK
clock => controle[10].CLK
clock => controle[11].CLK
clock => controle[12].CLK
clock => controle[13].CLK
clock => controle[14].CLK
clock => controle[15].CLK
clock => controle[16].CLK
clock => controle[17].CLK
clock => controle[18].CLK
clock => controle[19].CLK
clock => controle[20].CLK
clock => controle[21].CLK
clock => controle[22].CLK
clock => controle[23].CLK
clock => controle[24].CLK
clock => controle[25].CLK
clock => controle[26].CLK
clock => controle[27].CLK
clock => controle[28].CLK
clock => controle[29].CLK
clock => controle[30].CLK
clock => controle[31].CLK
clock => valor[0]~reg0.CLK
clock => valor[1]~reg0.CLK
clock => valor[2]~reg0.CLK
clock => valor[3]~reg0.CLK
clock => valor[4]~reg0.CLK
clock => valor[5]~reg0.CLK
clock => valor[6]~reg0.CLK
clock => valor[7]~reg0.CLK
clock => valor[8]~reg0.CLK
clock => valor[9]~reg0.CLK
clock => valor[10]~reg0.CLK
clock => valor[11]~reg0.CLK
clock => valor[12]~reg0.CLK
clock => valor[13]~reg0.CLK
clock => valor[14]~reg0.CLK
clock => valor[15]~reg0.CLK
clock => valor[16]~reg0.CLK
clock => valor[17]~reg0.CLK
clock => sinal~reg0.CLK
entrada[0] => valor[0]~reg0.DATAIN
entrada[1] => valor[1]~reg0.DATAIN
entrada[2] => valor[2]~reg0.DATAIN
entrada[3] => valor[3]~reg0.DATAIN
entrada[4] => valor[4]~reg0.DATAIN
entrada[5] => valor[5]~reg0.DATAIN
entrada[6] => valor[6]~reg0.DATAIN
entrada[7] => valor[7]~reg0.DATAIN
entrada[8] => valor[8]~reg0.DATAIN
entrada[9] => valor[9]~reg0.DATAIN
entrada[10] => valor[10]~reg0.DATAIN
entrada[11] => valor[11]~reg0.DATAIN
entrada[12] => valor[12]~reg0.DATAIN
entrada[13] => valor[13]~reg0.DATAIN
entrada[14] => valor[14]~reg0.DATAIN
entrada[15] => valor[15]~reg0.DATAIN
entrada[16] => valor[16]~reg0.DATAIN
entrada[17] => valor[17]~reg0.DATAIN
in => always0.IN1
out => always0.IN1
enter => always0.IN1
enter => sinal.DATAB
enter => always0.IN1
enter => sinal.DATAB
enter => sinal.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
enter => controle.OUTPUTSELECT
sinal <= sinal~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[0] <= valor[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[1] <= valor[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[2] <= valor[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[3] <= valor[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[4] <= valor[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[5] <= valor[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[6] <= valor[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[7] <= valor[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[8] <= valor[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[9] <= valor[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[10] <= valor[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[11] <= valor[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[12] <= valor[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[13] <= valor[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[14] <= valor[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[15] <= valor[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[16] <= valor[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valor[17] <= valor[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|instrucoes_RAM:INST
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
addr[5] => rom.RADDR5
addr[6] => rom.RADDR6
addr[7] => rom.RADDR7
addr[8] => rom.RADDR8
addr[9] => rom.RADDR9
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|UC:UC
instrucao[0] => ~NO_FANOUT~
instrucao[1] => ~NO_FANOUT~
instrucao[2] => ~NO_FANOUT~
instrucao[3] => ~NO_FANOUT~
instrucao[4] => ~NO_FANOUT~
instrucao[5] => ~NO_FANOUT~
instrucao[6] => ~NO_FANOUT~
instrucao[7] => ~NO_FANOUT~
instrucao[8] => ~NO_FANOUT~
instrucao[9] => ~NO_FANOUT~
instrucao[10] => ~NO_FANOUT~
instrucao[11] => ~NO_FANOUT~
instrucao[12] => ~NO_FANOUT~
instrucao[13] => ~NO_FANOUT~
instrucao[14] => ~NO_FANOUT~
instrucao[15] => ~NO_FANOUT~
instrucao[16] => ~NO_FANOUT~
instrucao[17] => ~NO_FANOUT~
instrucao[18] => ~NO_FANOUT~
instrucao[19] => ~NO_FANOUT~
instrucao[20] => ~NO_FANOUT~
instrucao[21] => ~NO_FANOUT~
instrucao[22] => ~NO_FANOUT~
instrucao[23] => ~NO_FANOUT~
instrucao[24] => ~NO_FANOUT~
instrucao[25] => ~NO_FANOUT~
instrucao[26] => Decoder1.IN5
instrucao[27] => Decoder1.IN4
instrucao[28] => Decoder1.IN3
instrucao[29] => Decoder1.IN2
instrucao[30] => Decoder1.IN1
instrucao[31] => Decoder1.IN0
clock => ~NO_FANOUT~
sinal => Decoder0.IN0
sinal => Selector2.IN1
sinal => out.DATAB
desvio[0] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
desvio[1] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
desvio[2] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
memReg <= memReg.DB_MAX_OUTPUT_PORT_TYPE
opULA[0] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
opULA[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
escreveMem <= escreveMem.DB_MAX_OUTPUT_PORT_TYPE
origULA[0] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
origULA[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
escreveReg <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ext[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
ext[1] <= ext.DB_MAX_OUTPUT_PORT_TYPE
out <= out.DB_MAX_OUTPUT_PORT_TYPE
in <= in.DB_MAX_OUTPUT_PORT_TYPE
stop <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
jal <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
offset_register <= offset_register.DB_MAX_OUTPUT_PORT_TYPE
lpc <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
spc <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
nextProgram <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
endProgram <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
defquantum <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
changeProgram <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE


|teste|BancoRegistradores:BR
instrucao[0] => ~NO_FANOUT~
instrucao[1] => ~NO_FANOUT~
instrucao[2] => ~NO_FANOUT~
instrucao[3] => ~NO_FANOUT~
instrucao[4] => ~NO_FANOUT~
instrucao[5] => ~NO_FANOUT~
instrucao[6] => ~NO_FANOUT~
instrucao[7] => ~NO_FANOUT~
instrucao[8] => ~NO_FANOUT~
instrucao[9] => ~NO_FANOUT~
instrucao[10] => ~NO_FANOUT~
instrucao[11] => Mux64.IN4
instrucao[11] => Mux65.IN4
instrucao[11] => Mux66.IN4
instrucao[11] => Mux67.IN4
instrucao[11] => Mux68.IN4
instrucao[11] => Mux69.IN4
instrucao[11] => Mux70.IN4
instrucao[11] => Mux71.IN4
instrucao[11] => Mux72.IN4
instrucao[11] => Mux73.IN4
instrucao[11] => Mux74.IN4
instrucao[11] => Mux75.IN4
instrucao[11] => Mux76.IN4
instrucao[11] => Mux77.IN4
instrucao[11] => Mux78.IN4
instrucao[11] => Mux79.IN4
instrucao[11] => Mux80.IN4
instrucao[11] => Mux81.IN4
instrucao[11] => Mux82.IN4
instrucao[11] => Mux83.IN4
instrucao[11] => Mux84.IN4
instrucao[11] => Mux85.IN4
instrucao[11] => Mux86.IN4
instrucao[11] => Mux87.IN4
instrucao[11] => Mux88.IN4
instrucao[11] => Mux89.IN4
instrucao[11] => Mux90.IN4
instrucao[11] => Mux91.IN4
instrucao[11] => Mux92.IN4
instrucao[11] => Mux93.IN4
instrucao[11] => Mux94.IN4
instrucao[11] => Mux95.IN4
instrucao[12] => Mux64.IN3
instrucao[12] => Mux65.IN3
instrucao[12] => Mux66.IN3
instrucao[12] => Mux67.IN3
instrucao[12] => Mux68.IN3
instrucao[12] => Mux69.IN3
instrucao[12] => Mux70.IN3
instrucao[12] => Mux71.IN3
instrucao[12] => Mux72.IN3
instrucao[12] => Mux73.IN3
instrucao[12] => Mux74.IN3
instrucao[12] => Mux75.IN3
instrucao[12] => Mux76.IN3
instrucao[12] => Mux77.IN3
instrucao[12] => Mux78.IN3
instrucao[12] => Mux79.IN3
instrucao[12] => Mux80.IN3
instrucao[12] => Mux81.IN3
instrucao[12] => Mux82.IN3
instrucao[12] => Mux83.IN3
instrucao[12] => Mux84.IN3
instrucao[12] => Mux85.IN3
instrucao[12] => Mux86.IN3
instrucao[12] => Mux87.IN3
instrucao[12] => Mux88.IN3
instrucao[12] => Mux89.IN3
instrucao[12] => Mux90.IN3
instrucao[12] => Mux91.IN3
instrucao[12] => Mux92.IN3
instrucao[12] => Mux93.IN3
instrucao[12] => Mux94.IN3
instrucao[12] => Mux95.IN3
instrucao[13] => Mux64.IN2
instrucao[13] => Mux65.IN2
instrucao[13] => Mux66.IN2
instrucao[13] => Mux67.IN2
instrucao[13] => Mux68.IN2
instrucao[13] => Mux69.IN2
instrucao[13] => Mux70.IN2
instrucao[13] => Mux71.IN2
instrucao[13] => Mux72.IN2
instrucao[13] => Mux73.IN2
instrucao[13] => Mux74.IN2
instrucao[13] => Mux75.IN2
instrucao[13] => Mux76.IN2
instrucao[13] => Mux77.IN2
instrucao[13] => Mux78.IN2
instrucao[13] => Mux79.IN2
instrucao[13] => Mux80.IN2
instrucao[13] => Mux81.IN2
instrucao[13] => Mux82.IN2
instrucao[13] => Mux83.IN2
instrucao[13] => Mux84.IN2
instrucao[13] => Mux85.IN2
instrucao[13] => Mux86.IN2
instrucao[13] => Mux87.IN2
instrucao[13] => Mux88.IN2
instrucao[13] => Mux89.IN2
instrucao[13] => Mux90.IN2
instrucao[13] => Mux91.IN2
instrucao[13] => Mux92.IN2
instrucao[13] => Mux93.IN2
instrucao[13] => Mux94.IN2
instrucao[13] => Mux95.IN2
instrucao[14] => Mux64.IN1
instrucao[14] => Mux65.IN1
instrucao[14] => Mux66.IN1
instrucao[14] => Mux67.IN1
instrucao[14] => Mux68.IN1
instrucao[14] => Mux69.IN1
instrucao[14] => Mux70.IN1
instrucao[14] => Mux71.IN1
instrucao[14] => Mux72.IN1
instrucao[14] => Mux73.IN1
instrucao[14] => Mux74.IN1
instrucao[14] => Mux75.IN1
instrucao[14] => Mux76.IN1
instrucao[14] => Mux77.IN1
instrucao[14] => Mux78.IN1
instrucao[14] => Mux79.IN1
instrucao[14] => Mux80.IN1
instrucao[14] => Mux81.IN1
instrucao[14] => Mux82.IN1
instrucao[14] => Mux83.IN1
instrucao[14] => Mux84.IN1
instrucao[14] => Mux85.IN1
instrucao[14] => Mux86.IN1
instrucao[14] => Mux87.IN1
instrucao[14] => Mux88.IN1
instrucao[14] => Mux89.IN1
instrucao[14] => Mux90.IN1
instrucao[14] => Mux91.IN1
instrucao[14] => Mux92.IN1
instrucao[14] => Mux93.IN1
instrucao[14] => Mux94.IN1
instrucao[14] => Mux95.IN1
instrucao[15] => Mux64.IN0
instrucao[15] => Mux65.IN0
instrucao[15] => Mux66.IN0
instrucao[15] => Mux67.IN0
instrucao[15] => Mux68.IN0
instrucao[15] => Mux69.IN0
instrucao[15] => Mux70.IN0
instrucao[15] => Mux71.IN0
instrucao[15] => Mux72.IN0
instrucao[15] => Mux73.IN0
instrucao[15] => Mux74.IN0
instrucao[15] => Mux75.IN0
instrucao[15] => Mux76.IN0
instrucao[15] => Mux77.IN0
instrucao[15] => Mux78.IN0
instrucao[15] => Mux79.IN0
instrucao[15] => Mux80.IN0
instrucao[15] => Mux81.IN0
instrucao[15] => Mux82.IN0
instrucao[15] => Mux83.IN0
instrucao[15] => Mux84.IN0
instrucao[15] => Mux85.IN0
instrucao[15] => Mux86.IN0
instrucao[15] => Mux87.IN0
instrucao[15] => Mux88.IN0
instrucao[15] => Mux89.IN0
instrucao[15] => Mux90.IN0
instrucao[15] => Mux91.IN0
instrucao[15] => Mux92.IN0
instrucao[15] => Mux93.IN0
instrucao[15] => Mux94.IN0
instrucao[15] => Mux95.IN0
instrucao[16] => Mux32.IN4
instrucao[16] => Mux33.IN4
instrucao[16] => Mux34.IN4
instrucao[16] => Mux35.IN4
instrucao[16] => Mux36.IN4
instrucao[16] => Mux37.IN4
instrucao[16] => Mux38.IN4
instrucao[16] => Mux39.IN4
instrucao[16] => Mux40.IN4
instrucao[16] => Mux41.IN4
instrucao[16] => Mux42.IN4
instrucao[16] => Mux43.IN4
instrucao[16] => Mux44.IN4
instrucao[16] => Mux45.IN4
instrucao[16] => Mux46.IN4
instrucao[16] => Mux47.IN4
instrucao[16] => Mux48.IN4
instrucao[16] => Mux49.IN4
instrucao[16] => Mux50.IN4
instrucao[16] => Mux51.IN4
instrucao[16] => Mux52.IN4
instrucao[16] => Mux53.IN4
instrucao[16] => Mux54.IN4
instrucao[16] => Mux55.IN4
instrucao[16] => Mux56.IN4
instrucao[16] => Mux57.IN4
instrucao[16] => Mux58.IN4
instrucao[16] => Mux59.IN4
instrucao[16] => Mux60.IN4
instrucao[16] => Mux61.IN4
instrucao[16] => Mux62.IN4
instrucao[16] => Mux63.IN4
instrucao[17] => Mux32.IN3
instrucao[17] => Mux33.IN3
instrucao[17] => Mux34.IN3
instrucao[17] => Mux35.IN3
instrucao[17] => Mux36.IN3
instrucao[17] => Mux37.IN3
instrucao[17] => Mux38.IN3
instrucao[17] => Mux39.IN3
instrucao[17] => Mux40.IN3
instrucao[17] => Mux41.IN3
instrucao[17] => Mux42.IN3
instrucao[17] => Mux43.IN3
instrucao[17] => Mux44.IN3
instrucao[17] => Mux45.IN3
instrucao[17] => Mux46.IN3
instrucao[17] => Mux47.IN3
instrucao[17] => Mux48.IN3
instrucao[17] => Mux49.IN3
instrucao[17] => Mux50.IN3
instrucao[17] => Mux51.IN3
instrucao[17] => Mux52.IN3
instrucao[17] => Mux53.IN3
instrucao[17] => Mux54.IN3
instrucao[17] => Mux55.IN3
instrucao[17] => Mux56.IN3
instrucao[17] => Mux57.IN3
instrucao[17] => Mux58.IN3
instrucao[17] => Mux59.IN3
instrucao[17] => Mux60.IN3
instrucao[17] => Mux61.IN3
instrucao[17] => Mux62.IN3
instrucao[17] => Mux63.IN3
instrucao[18] => Mux32.IN2
instrucao[18] => Mux33.IN2
instrucao[18] => Mux34.IN2
instrucao[18] => Mux35.IN2
instrucao[18] => Mux36.IN2
instrucao[18] => Mux37.IN2
instrucao[18] => Mux38.IN2
instrucao[18] => Mux39.IN2
instrucao[18] => Mux40.IN2
instrucao[18] => Mux41.IN2
instrucao[18] => Mux42.IN2
instrucao[18] => Mux43.IN2
instrucao[18] => Mux44.IN2
instrucao[18] => Mux45.IN2
instrucao[18] => Mux46.IN2
instrucao[18] => Mux47.IN2
instrucao[18] => Mux48.IN2
instrucao[18] => Mux49.IN2
instrucao[18] => Mux50.IN2
instrucao[18] => Mux51.IN2
instrucao[18] => Mux52.IN2
instrucao[18] => Mux53.IN2
instrucao[18] => Mux54.IN2
instrucao[18] => Mux55.IN2
instrucao[18] => Mux56.IN2
instrucao[18] => Mux57.IN2
instrucao[18] => Mux58.IN2
instrucao[18] => Mux59.IN2
instrucao[18] => Mux60.IN2
instrucao[18] => Mux61.IN2
instrucao[18] => Mux62.IN2
instrucao[18] => Mux63.IN2
instrucao[19] => Mux32.IN1
instrucao[19] => Mux33.IN1
instrucao[19] => Mux34.IN1
instrucao[19] => Mux35.IN1
instrucao[19] => Mux36.IN1
instrucao[19] => Mux37.IN1
instrucao[19] => Mux38.IN1
instrucao[19] => Mux39.IN1
instrucao[19] => Mux40.IN1
instrucao[19] => Mux41.IN1
instrucao[19] => Mux42.IN1
instrucao[19] => Mux43.IN1
instrucao[19] => Mux44.IN1
instrucao[19] => Mux45.IN1
instrucao[19] => Mux46.IN1
instrucao[19] => Mux47.IN1
instrucao[19] => Mux48.IN1
instrucao[19] => Mux49.IN1
instrucao[19] => Mux50.IN1
instrucao[19] => Mux51.IN1
instrucao[19] => Mux52.IN1
instrucao[19] => Mux53.IN1
instrucao[19] => Mux54.IN1
instrucao[19] => Mux55.IN1
instrucao[19] => Mux56.IN1
instrucao[19] => Mux57.IN1
instrucao[19] => Mux58.IN1
instrucao[19] => Mux59.IN1
instrucao[19] => Mux60.IN1
instrucao[19] => Mux61.IN1
instrucao[19] => Mux62.IN1
instrucao[19] => Mux63.IN1
instrucao[20] => Mux32.IN0
instrucao[20] => Mux33.IN0
instrucao[20] => Mux34.IN0
instrucao[20] => Mux35.IN0
instrucao[20] => Mux36.IN0
instrucao[20] => Mux37.IN0
instrucao[20] => Mux38.IN0
instrucao[20] => Mux39.IN0
instrucao[20] => Mux40.IN0
instrucao[20] => Mux41.IN0
instrucao[20] => Mux42.IN0
instrucao[20] => Mux43.IN0
instrucao[20] => Mux44.IN0
instrucao[20] => Mux45.IN0
instrucao[20] => Mux46.IN0
instrucao[20] => Mux47.IN0
instrucao[20] => Mux48.IN0
instrucao[20] => Mux49.IN0
instrucao[20] => Mux50.IN0
instrucao[20] => Mux51.IN0
instrucao[20] => Mux52.IN0
instrucao[20] => Mux53.IN0
instrucao[20] => Mux54.IN0
instrucao[20] => Mux55.IN0
instrucao[20] => Mux56.IN0
instrucao[20] => Mux57.IN0
instrucao[20] => Mux58.IN0
instrucao[20] => Mux59.IN0
instrucao[20] => Mux60.IN0
instrucao[20] => Mux61.IN0
instrucao[20] => Mux62.IN0
instrucao[20] => Mux63.IN0
instrucao[21] => Decoder0.IN4
instrucao[21] => Mux0.IN4
instrucao[21] => Mux1.IN4
instrucao[21] => Mux2.IN4
instrucao[21] => Mux3.IN4
instrucao[21] => Mux4.IN4
instrucao[21] => Mux5.IN4
instrucao[21] => Mux6.IN4
instrucao[21] => Mux7.IN4
instrucao[21] => Mux8.IN4
instrucao[21] => Mux9.IN4
instrucao[21] => Mux10.IN4
instrucao[21] => Mux11.IN4
instrucao[21] => Mux12.IN4
instrucao[21] => Mux13.IN4
instrucao[21] => Mux14.IN4
instrucao[21] => Mux15.IN4
instrucao[21] => Mux16.IN4
instrucao[21] => Mux17.IN4
instrucao[21] => Mux18.IN4
instrucao[21] => Mux19.IN4
instrucao[21] => Mux20.IN4
instrucao[21] => Mux21.IN4
instrucao[21] => Mux22.IN4
instrucao[21] => Mux23.IN4
instrucao[21] => Mux24.IN4
instrucao[21] => Mux25.IN4
instrucao[21] => Mux26.IN4
instrucao[21] => Mux27.IN4
instrucao[21] => Mux28.IN4
instrucao[21] => Mux29.IN4
instrucao[21] => Mux30.IN4
instrucao[21] => Mux31.IN4
instrucao[22] => Decoder0.IN3
instrucao[22] => Mux0.IN3
instrucao[22] => Mux1.IN3
instrucao[22] => Mux2.IN3
instrucao[22] => Mux3.IN3
instrucao[22] => Mux4.IN3
instrucao[22] => Mux5.IN3
instrucao[22] => Mux6.IN3
instrucao[22] => Mux7.IN3
instrucao[22] => Mux8.IN3
instrucao[22] => Mux9.IN3
instrucao[22] => Mux10.IN3
instrucao[22] => Mux11.IN3
instrucao[22] => Mux12.IN3
instrucao[22] => Mux13.IN3
instrucao[22] => Mux14.IN3
instrucao[22] => Mux15.IN3
instrucao[22] => Mux16.IN3
instrucao[22] => Mux17.IN3
instrucao[22] => Mux18.IN3
instrucao[22] => Mux19.IN3
instrucao[22] => Mux20.IN3
instrucao[22] => Mux21.IN3
instrucao[22] => Mux22.IN3
instrucao[22] => Mux23.IN3
instrucao[22] => Mux24.IN3
instrucao[22] => Mux25.IN3
instrucao[22] => Mux26.IN3
instrucao[22] => Mux27.IN3
instrucao[22] => Mux28.IN3
instrucao[22] => Mux29.IN3
instrucao[22] => Mux30.IN3
instrucao[22] => Mux31.IN3
instrucao[23] => Decoder0.IN2
instrucao[23] => Mux0.IN2
instrucao[23] => Mux1.IN2
instrucao[23] => Mux2.IN2
instrucao[23] => Mux3.IN2
instrucao[23] => Mux4.IN2
instrucao[23] => Mux5.IN2
instrucao[23] => Mux6.IN2
instrucao[23] => Mux7.IN2
instrucao[23] => Mux8.IN2
instrucao[23] => Mux9.IN2
instrucao[23] => Mux10.IN2
instrucao[23] => Mux11.IN2
instrucao[23] => Mux12.IN2
instrucao[23] => Mux13.IN2
instrucao[23] => Mux14.IN2
instrucao[23] => Mux15.IN2
instrucao[23] => Mux16.IN2
instrucao[23] => Mux17.IN2
instrucao[23] => Mux18.IN2
instrucao[23] => Mux19.IN2
instrucao[23] => Mux20.IN2
instrucao[23] => Mux21.IN2
instrucao[23] => Mux22.IN2
instrucao[23] => Mux23.IN2
instrucao[23] => Mux24.IN2
instrucao[23] => Mux25.IN2
instrucao[23] => Mux26.IN2
instrucao[23] => Mux27.IN2
instrucao[23] => Mux28.IN2
instrucao[23] => Mux29.IN2
instrucao[23] => Mux30.IN2
instrucao[23] => Mux31.IN2
instrucao[24] => Decoder0.IN1
instrucao[24] => Mux0.IN1
instrucao[24] => Mux1.IN1
instrucao[24] => Mux2.IN1
instrucao[24] => Mux3.IN1
instrucao[24] => Mux4.IN1
instrucao[24] => Mux5.IN1
instrucao[24] => Mux6.IN1
instrucao[24] => Mux7.IN1
instrucao[24] => Mux8.IN1
instrucao[24] => Mux9.IN1
instrucao[24] => Mux10.IN1
instrucao[24] => Mux11.IN1
instrucao[24] => Mux12.IN1
instrucao[24] => Mux13.IN1
instrucao[24] => Mux14.IN1
instrucao[24] => Mux15.IN1
instrucao[24] => Mux16.IN1
instrucao[24] => Mux17.IN1
instrucao[24] => Mux18.IN1
instrucao[24] => Mux19.IN1
instrucao[24] => Mux20.IN1
instrucao[24] => Mux21.IN1
instrucao[24] => Mux22.IN1
instrucao[24] => Mux23.IN1
instrucao[24] => Mux24.IN1
instrucao[24] => Mux25.IN1
instrucao[24] => Mux26.IN1
instrucao[24] => Mux27.IN1
instrucao[24] => Mux28.IN1
instrucao[24] => Mux29.IN1
instrucao[24] => Mux30.IN1
instrucao[24] => Mux31.IN1
instrucao[25] => Decoder0.IN0
instrucao[25] => Mux0.IN0
instrucao[25] => Mux1.IN0
instrucao[25] => Mux2.IN0
instrucao[25] => Mux3.IN0
instrucao[25] => Mux4.IN0
instrucao[25] => Mux5.IN0
instrucao[25] => Mux6.IN0
instrucao[25] => Mux7.IN0
instrucao[25] => Mux8.IN0
instrucao[25] => Mux9.IN0
instrucao[25] => Mux10.IN0
instrucao[25] => Mux11.IN0
instrucao[25] => Mux12.IN0
instrucao[25] => Mux13.IN0
instrucao[25] => Mux14.IN0
instrucao[25] => Mux15.IN0
instrucao[25] => Mux16.IN0
instrucao[25] => Mux17.IN0
instrucao[25] => Mux18.IN0
instrucao[25] => Mux19.IN0
instrucao[25] => Mux20.IN0
instrucao[25] => Mux21.IN0
instrucao[25] => Mux22.IN0
instrucao[25] => Mux23.IN0
instrucao[25] => Mux24.IN0
instrucao[25] => Mux25.IN0
instrucao[25] => Mux26.IN0
instrucao[25] => Mux27.IN0
instrucao[25] => Mux28.IN0
instrucao[25] => Mux29.IN0
instrucao[25] => Mux30.IN0
instrucao[25] => Mux31.IN0
instrucao[26] => ~NO_FANOUT~
instrucao[27] => ~NO_FANOUT~
instrucao[28] => ~NO_FANOUT~
instrucao[29] => ~NO_FANOUT~
instrucao[30] => ~NO_FANOUT~
instrucao[31] => ~NO_FANOUT~
clock => regs[0][0].CLK
clock => regs[0][1].CLK
clock => regs[0][2].CLK
clock => regs[0][3].CLK
clock => regs[0][4].CLK
clock => regs[0][5].CLK
clock => regs[0][6].CLK
clock => regs[0][7].CLK
clock => regs[0][8].CLK
clock => regs[0][9].CLK
clock => regs[0][10].CLK
clock => regs[0][11].CLK
clock => regs[0][12].CLK
clock => regs[0][13].CLK
clock => regs[0][14].CLK
clock => regs[0][15].CLK
clock => regs[0][16].CLK
clock => regs[0][17].CLK
clock => regs[0][18].CLK
clock => regs[0][19].CLK
clock => regs[0][20].CLK
clock => regs[0][21].CLK
clock => regs[0][22].CLK
clock => regs[0][23].CLK
clock => regs[0][24].CLK
clock => regs[0][25].CLK
clock => regs[0][26].CLK
clock => regs[0][27].CLK
clock => regs[0][28].CLK
clock => regs[0][29].CLK
clock => regs[0][30].CLK
clock => regs[0][31].CLK
clock => regs[1][0].CLK
clock => regs[1][1].CLK
clock => regs[1][2].CLK
clock => regs[1][3].CLK
clock => regs[1][4].CLK
clock => regs[1][5].CLK
clock => regs[1][6].CLK
clock => regs[1][7].CLK
clock => regs[1][8].CLK
clock => regs[1][9].CLK
clock => regs[1][10].CLK
clock => regs[1][11].CLK
clock => regs[1][12].CLK
clock => regs[1][13].CLK
clock => regs[1][14].CLK
clock => regs[1][15].CLK
clock => regs[1][16].CLK
clock => regs[1][17].CLK
clock => regs[1][18].CLK
clock => regs[1][19].CLK
clock => regs[1][20].CLK
clock => regs[1][21].CLK
clock => regs[1][22].CLK
clock => regs[1][23].CLK
clock => regs[1][24].CLK
clock => regs[1][25].CLK
clock => regs[1][26].CLK
clock => regs[1][27].CLK
clock => regs[1][28].CLK
clock => regs[1][29].CLK
clock => regs[1][30].CLK
clock => regs[1][31].CLK
clock => regs[2][0].CLK
clock => regs[2][1].CLK
clock => regs[2][2].CLK
clock => regs[2][3].CLK
clock => regs[2][4].CLK
clock => regs[2][5].CLK
clock => regs[2][6].CLK
clock => regs[2][7].CLK
clock => regs[2][8].CLK
clock => regs[2][9].CLK
clock => regs[2][10].CLK
clock => regs[2][11].CLK
clock => regs[2][12].CLK
clock => regs[2][13].CLK
clock => regs[2][14].CLK
clock => regs[2][15].CLK
clock => regs[2][16].CLK
clock => regs[2][17].CLK
clock => regs[2][18].CLK
clock => regs[2][19].CLK
clock => regs[2][20].CLK
clock => regs[2][21].CLK
clock => regs[2][22].CLK
clock => regs[2][23].CLK
clock => regs[2][24].CLK
clock => regs[2][25].CLK
clock => regs[2][26].CLK
clock => regs[2][27].CLK
clock => regs[2][28].CLK
clock => regs[2][29].CLK
clock => regs[2][30].CLK
clock => regs[2][31].CLK
clock => regs[3][0].CLK
clock => regs[3][1].CLK
clock => regs[3][2].CLK
clock => regs[3][3].CLK
clock => regs[3][4].CLK
clock => regs[3][5].CLK
clock => regs[3][6].CLK
clock => regs[3][7].CLK
clock => regs[3][8].CLK
clock => regs[3][9].CLK
clock => regs[3][10].CLK
clock => regs[3][11].CLK
clock => regs[3][12].CLK
clock => regs[3][13].CLK
clock => regs[3][14].CLK
clock => regs[3][15].CLK
clock => regs[3][16].CLK
clock => regs[3][17].CLK
clock => regs[3][18].CLK
clock => regs[3][19].CLK
clock => regs[3][20].CLK
clock => regs[3][21].CLK
clock => regs[3][22].CLK
clock => regs[3][23].CLK
clock => regs[3][24].CLK
clock => regs[3][25].CLK
clock => regs[3][26].CLK
clock => regs[3][27].CLK
clock => regs[3][28].CLK
clock => regs[3][29].CLK
clock => regs[3][30].CLK
clock => regs[3][31].CLK
clock => regs[4][0].CLK
clock => regs[4][1].CLK
clock => regs[4][2].CLK
clock => regs[4][3].CLK
clock => regs[4][4].CLK
clock => regs[4][5].CLK
clock => regs[4][6].CLK
clock => regs[4][7].CLK
clock => regs[4][8].CLK
clock => regs[4][9].CLK
clock => regs[4][10].CLK
clock => regs[4][11].CLK
clock => regs[4][12].CLK
clock => regs[4][13].CLK
clock => regs[4][14].CLK
clock => regs[4][15].CLK
clock => regs[4][16].CLK
clock => regs[4][17].CLK
clock => regs[4][18].CLK
clock => regs[4][19].CLK
clock => regs[4][20].CLK
clock => regs[4][21].CLK
clock => regs[4][22].CLK
clock => regs[4][23].CLK
clock => regs[4][24].CLK
clock => regs[4][25].CLK
clock => regs[4][26].CLK
clock => regs[4][27].CLK
clock => regs[4][28].CLK
clock => regs[4][29].CLK
clock => regs[4][30].CLK
clock => regs[4][31].CLK
clock => regs[5][0].CLK
clock => regs[5][1].CLK
clock => regs[5][2].CLK
clock => regs[5][3].CLK
clock => regs[5][4].CLK
clock => regs[5][5].CLK
clock => regs[5][6].CLK
clock => regs[5][7].CLK
clock => regs[5][8].CLK
clock => regs[5][9].CLK
clock => regs[5][10].CLK
clock => regs[5][11].CLK
clock => regs[5][12].CLK
clock => regs[5][13].CLK
clock => regs[5][14].CLK
clock => regs[5][15].CLK
clock => regs[5][16].CLK
clock => regs[5][17].CLK
clock => regs[5][18].CLK
clock => regs[5][19].CLK
clock => regs[5][20].CLK
clock => regs[5][21].CLK
clock => regs[5][22].CLK
clock => regs[5][23].CLK
clock => regs[5][24].CLK
clock => regs[5][25].CLK
clock => regs[5][26].CLK
clock => regs[5][27].CLK
clock => regs[5][28].CLK
clock => regs[5][29].CLK
clock => regs[5][30].CLK
clock => regs[5][31].CLK
clock => regs[6][0].CLK
clock => regs[6][1].CLK
clock => regs[6][2].CLK
clock => regs[6][3].CLK
clock => regs[6][4].CLK
clock => regs[6][5].CLK
clock => regs[6][6].CLK
clock => regs[6][7].CLK
clock => regs[6][8].CLK
clock => regs[6][9].CLK
clock => regs[6][10].CLK
clock => regs[6][11].CLK
clock => regs[6][12].CLK
clock => regs[6][13].CLK
clock => regs[6][14].CLK
clock => regs[6][15].CLK
clock => regs[6][16].CLK
clock => regs[6][17].CLK
clock => regs[6][18].CLK
clock => regs[6][19].CLK
clock => regs[6][20].CLK
clock => regs[6][21].CLK
clock => regs[6][22].CLK
clock => regs[6][23].CLK
clock => regs[6][24].CLK
clock => regs[6][25].CLK
clock => regs[6][26].CLK
clock => regs[6][27].CLK
clock => regs[6][28].CLK
clock => regs[6][29].CLK
clock => regs[6][30].CLK
clock => regs[6][31].CLK
clock => regs[7][0].CLK
clock => regs[7][1].CLK
clock => regs[7][2].CLK
clock => regs[7][3].CLK
clock => regs[7][4].CLK
clock => regs[7][5].CLK
clock => regs[7][6].CLK
clock => regs[7][7].CLK
clock => regs[7][8].CLK
clock => regs[7][9].CLK
clock => regs[7][10].CLK
clock => regs[7][11].CLK
clock => regs[7][12].CLK
clock => regs[7][13].CLK
clock => regs[7][14].CLK
clock => regs[7][15].CLK
clock => regs[7][16].CLK
clock => regs[7][17].CLK
clock => regs[7][18].CLK
clock => regs[7][19].CLK
clock => regs[7][20].CLK
clock => regs[7][21].CLK
clock => regs[7][22].CLK
clock => regs[7][23].CLK
clock => regs[7][24].CLK
clock => regs[7][25].CLK
clock => regs[7][26].CLK
clock => regs[7][27].CLK
clock => regs[7][28].CLK
clock => regs[7][29].CLK
clock => regs[7][30].CLK
clock => regs[7][31].CLK
clock => regs[8][0].CLK
clock => regs[8][1].CLK
clock => regs[8][2].CLK
clock => regs[8][3].CLK
clock => regs[8][4].CLK
clock => regs[8][5].CLK
clock => regs[8][6].CLK
clock => regs[8][7].CLK
clock => regs[8][8].CLK
clock => regs[8][9].CLK
clock => regs[8][10].CLK
clock => regs[8][11].CLK
clock => regs[8][12].CLK
clock => regs[8][13].CLK
clock => regs[8][14].CLK
clock => regs[8][15].CLK
clock => regs[8][16].CLK
clock => regs[8][17].CLK
clock => regs[8][18].CLK
clock => regs[8][19].CLK
clock => regs[8][20].CLK
clock => regs[8][21].CLK
clock => regs[8][22].CLK
clock => regs[8][23].CLK
clock => regs[8][24].CLK
clock => regs[8][25].CLK
clock => regs[8][26].CLK
clock => regs[8][27].CLK
clock => regs[8][28].CLK
clock => regs[8][29].CLK
clock => regs[8][30].CLK
clock => regs[8][31].CLK
clock => regs[9][0].CLK
clock => regs[9][1].CLK
clock => regs[9][2].CLK
clock => regs[9][3].CLK
clock => regs[9][4].CLK
clock => regs[9][5].CLK
clock => regs[9][6].CLK
clock => regs[9][7].CLK
clock => regs[9][8].CLK
clock => regs[9][9].CLK
clock => regs[9][10].CLK
clock => regs[9][11].CLK
clock => regs[9][12].CLK
clock => regs[9][13].CLK
clock => regs[9][14].CLK
clock => regs[9][15].CLK
clock => regs[9][16].CLK
clock => regs[9][17].CLK
clock => regs[9][18].CLK
clock => regs[9][19].CLK
clock => regs[9][20].CLK
clock => regs[9][21].CLK
clock => regs[9][22].CLK
clock => regs[9][23].CLK
clock => regs[9][24].CLK
clock => regs[9][25].CLK
clock => regs[9][26].CLK
clock => regs[9][27].CLK
clock => regs[9][28].CLK
clock => regs[9][29].CLK
clock => regs[9][30].CLK
clock => regs[9][31].CLK
clock => regs[10][0].CLK
clock => regs[10][1].CLK
clock => regs[10][2].CLK
clock => regs[10][3].CLK
clock => regs[10][4].CLK
clock => regs[10][5].CLK
clock => regs[10][6].CLK
clock => regs[10][7].CLK
clock => regs[10][8].CLK
clock => regs[10][9].CLK
clock => regs[10][10].CLK
clock => regs[10][11].CLK
clock => regs[10][12].CLK
clock => regs[10][13].CLK
clock => regs[10][14].CLK
clock => regs[10][15].CLK
clock => regs[10][16].CLK
clock => regs[10][17].CLK
clock => regs[10][18].CLK
clock => regs[10][19].CLK
clock => regs[10][20].CLK
clock => regs[10][21].CLK
clock => regs[10][22].CLK
clock => regs[10][23].CLK
clock => regs[10][24].CLK
clock => regs[10][25].CLK
clock => regs[10][26].CLK
clock => regs[10][27].CLK
clock => regs[10][28].CLK
clock => regs[10][29].CLK
clock => regs[10][30].CLK
clock => regs[10][31].CLK
clock => regs[11][0].CLK
clock => regs[11][1].CLK
clock => regs[11][2].CLK
clock => regs[11][3].CLK
clock => regs[11][4].CLK
clock => regs[11][5].CLK
clock => regs[11][6].CLK
clock => regs[11][7].CLK
clock => regs[11][8].CLK
clock => regs[11][9].CLK
clock => regs[11][10].CLK
clock => regs[11][11].CLK
clock => regs[11][12].CLK
clock => regs[11][13].CLK
clock => regs[11][14].CLK
clock => regs[11][15].CLK
clock => regs[11][16].CLK
clock => regs[11][17].CLK
clock => regs[11][18].CLK
clock => regs[11][19].CLK
clock => regs[11][20].CLK
clock => regs[11][21].CLK
clock => regs[11][22].CLK
clock => regs[11][23].CLK
clock => regs[11][24].CLK
clock => regs[11][25].CLK
clock => regs[11][26].CLK
clock => regs[11][27].CLK
clock => regs[11][28].CLK
clock => regs[11][29].CLK
clock => regs[11][30].CLK
clock => regs[11][31].CLK
clock => regs[12][0].CLK
clock => regs[12][1].CLK
clock => regs[12][2].CLK
clock => regs[12][3].CLK
clock => regs[12][4].CLK
clock => regs[12][5].CLK
clock => regs[12][6].CLK
clock => regs[12][7].CLK
clock => regs[12][8].CLK
clock => regs[12][9].CLK
clock => regs[12][10].CLK
clock => regs[12][11].CLK
clock => regs[12][12].CLK
clock => regs[12][13].CLK
clock => regs[12][14].CLK
clock => regs[12][15].CLK
clock => regs[12][16].CLK
clock => regs[12][17].CLK
clock => regs[12][18].CLK
clock => regs[12][19].CLK
clock => regs[12][20].CLK
clock => regs[12][21].CLK
clock => regs[12][22].CLK
clock => regs[12][23].CLK
clock => regs[12][24].CLK
clock => regs[12][25].CLK
clock => regs[12][26].CLK
clock => regs[12][27].CLK
clock => regs[12][28].CLK
clock => regs[12][29].CLK
clock => regs[12][30].CLK
clock => regs[12][31].CLK
clock => regs[13][0].CLK
clock => regs[13][1].CLK
clock => regs[13][2].CLK
clock => regs[13][3].CLK
clock => regs[13][4].CLK
clock => regs[13][5].CLK
clock => regs[13][6].CLK
clock => regs[13][7].CLK
clock => regs[13][8].CLK
clock => regs[13][9].CLK
clock => regs[13][10].CLK
clock => regs[13][11].CLK
clock => regs[13][12].CLK
clock => regs[13][13].CLK
clock => regs[13][14].CLK
clock => regs[13][15].CLK
clock => regs[13][16].CLK
clock => regs[13][17].CLK
clock => regs[13][18].CLK
clock => regs[13][19].CLK
clock => regs[13][20].CLK
clock => regs[13][21].CLK
clock => regs[13][22].CLK
clock => regs[13][23].CLK
clock => regs[13][24].CLK
clock => regs[13][25].CLK
clock => regs[13][26].CLK
clock => regs[13][27].CLK
clock => regs[13][28].CLK
clock => regs[13][29].CLK
clock => regs[13][30].CLK
clock => regs[13][31].CLK
clock => regs[14][0].CLK
clock => regs[14][1].CLK
clock => regs[14][2].CLK
clock => regs[14][3].CLK
clock => regs[14][4].CLK
clock => regs[14][5].CLK
clock => regs[14][6].CLK
clock => regs[14][7].CLK
clock => regs[14][8].CLK
clock => regs[14][9].CLK
clock => regs[14][10].CLK
clock => regs[14][11].CLK
clock => regs[14][12].CLK
clock => regs[14][13].CLK
clock => regs[14][14].CLK
clock => regs[14][15].CLK
clock => regs[14][16].CLK
clock => regs[14][17].CLK
clock => regs[14][18].CLK
clock => regs[14][19].CLK
clock => regs[14][20].CLK
clock => regs[14][21].CLK
clock => regs[14][22].CLK
clock => regs[14][23].CLK
clock => regs[14][24].CLK
clock => regs[14][25].CLK
clock => regs[14][26].CLK
clock => regs[14][27].CLK
clock => regs[14][28].CLK
clock => regs[14][29].CLK
clock => regs[14][30].CLK
clock => regs[14][31].CLK
clock => regs[15][0].CLK
clock => regs[15][1].CLK
clock => regs[15][2].CLK
clock => regs[15][3].CLK
clock => regs[15][4].CLK
clock => regs[15][5].CLK
clock => regs[15][6].CLK
clock => regs[15][7].CLK
clock => regs[15][8].CLK
clock => regs[15][9].CLK
clock => regs[15][10].CLK
clock => regs[15][11].CLK
clock => regs[15][12].CLK
clock => regs[15][13].CLK
clock => regs[15][14].CLK
clock => regs[15][15].CLK
clock => regs[15][16].CLK
clock => regs[15][17].CLK
clock => regs[15][18].CLK
clock => regs[15][19].CLK
clock => regs[15][20].CLK
clock => regs[15][21].CLK
clock => regs[15][22].CLK
clock => regs[15][23].CLK
clock => regs[15][24].CLK
clock => regs[15][25].CLK
clock => regs[15][26].CLK
clock => regs[15][27].CLK
clock => regs[15][28].CLK
clock => regs[15][29].CLK
clock => regs[15][30].CLK
clock => regs[15][31].CLK
clock => regs[16][0].CLK
clock => regs[16][1].CLK
clock => regs[16][2].CLK
clock => regs[16][3].CLK
clock => regs[16][4].CLK
clock => regs[16][5].CLK
clock => regs[16][6].CLK
clock => regs[16][7].CLK
clock => regs[16][8].CLK
clock => regs[16][9].CLK
clock => regs[16][10].CLK
clock => regs[16][11].CLK
clock => regs[16][12].CLK
clock => regs[16][13].CLK
clock => regs[16][14].CLK
clock => regs[16][15].CLK
clock => regs[16][16].CLK
clock => regs[16][17].CLK
clock => regs[16][18].CLK
clock => regs[16][19].CLK
clock => regs[16][20].CLK
clock => regs[16][21].CLK
clock => regs[16][22].CLK
clock => regs[16][23].CLK
clock => regs[16][24].CLK
clock => regs[16][25].CLK
clock => regs[16][26].CLK
clock => regs[16][27].CLK
clock => regs[16][28].CLK
clock => regs[16][29].CLK
clock => regs[16][30].CLK
clock => regs[16][31].CLK
clock => regs[17][0].CLK
clock => regs[17][1].CLK
clock => regs[17][2].CLK
clock => regs[17][3].CLK
clock => regs[17][4].CLK
clock => regs[17][5].CLK
clock => regs[17][6].CLK
clock => regs[17][7].CLK
clock => regs[17][8].CLK
clock => regs[17][9].CLK
clock => regs[17][10].CLK
clock => regs[17][11].CLK
clock => regs[17][12].CLK
clock => regs[17][13].CLK
clock => regs[17][14].CLK
clock => regs[17][15].CLK
clock => regs[17][16].CLK
clock => regs[17][17].CLK
clock => regs[17][18].CLK
clock => regs[17][19].CLK
clock => regs[17][20].CLK
clock => regs[17][21].CLK
clock => regs[17][22].CLK
clock => regs[17][23].CLK
clock => regs[17][24].CLK
clock => regs[17][25].CLK
clock => regs[17][26].CLK
clock => regs[17][27].CLK
clock => regs[17][28].CLK
clock => regs[17][29].CLK
clock => regs[17][30].CLK
clock => regs[17][31].CLK
clock => regs[18][0].CLK
clock => regs[18][1].CLK
clock => regs[18][2].CLK
clock => regs[18][3].CLK
clock => regs[18][4].CLK
clock => regs[18][5].CLK
clock => regs[18][6].CLK
clock => regs[18][7].CLK
clock => regs[18][8].CLK
clock => regs[18][9].CLK
clock => regs[18][10].CLK
clock => regs[18][11].CLK
clock => regs[18][12].CLK
clock => regs[18][13].CLK
clock => regs[18][14].CLK
clock => regs[18][15].CLK
clock => regs[18][16].CLK
clock => regs[18][17].CLK
clock => regs[18][18].CLK
clock => regs[18][19].CLK
clock => regs[18][20].CLK
clock => regs[18][21].CLK
clock => regs[18][22].CLK
clock => regs[18][23].CLK
clock => regs[18][24].CLK
clock => regs[18][25].CLK
clock => regs[18][26].CLK
clock => regs[18][27].CLK
clock => regs[18][28].CLK
clock => regs[18][29].CLK
clock => regs[18][30].CLK
clock => regs[18][31].CLK
clock => regs[19][0].CLK
clock => regs[19][1].CLK
clock => regs[19][2].CLK
clock => regs[19][3].CLK
clock => regs[19][4].CLK
clock => regs[19][5].CLK
clock => regs[19][6].CLK
clock => regs[19][7].CLK
clock => regs[19][8].CLK
clock => regs[19][9].CLK
clock => regs[19][10].CLK
clock => regs[19][11].CLK
clock => regs[19][12].CLK
clock => regs[19][13].CLK
clock => regs[19][14].CLK
clock => regs[19][15].CLK
clock => regs[19][16].CLK
clock => regs[19][17].CLK
clock => regs[19][18].CLK
clock => regs[19][19].CLK
clock => regs[19][20].CLK
clock => regs[19][21].CLK
clock => regs[19][22].CLK
clock => regs[19][23].CLK
clock => regs[19][24].CLK
clock => regs[19][25].CLK
clock => regs[19][26].CLK
clock => regs[19][27].CLK
clock => regs[19][28].CLK
clock => regs[19][29].CLK
clock => regs[19][30].CLK
clock => regs[19][31].CLK
clock => regs[20][0].CLK
clock => regs[20][1].CLK
clock => regs[20][2].CLK
clock => regs[20][3].CLK
clock => regs[20][4].CLK
clock => regs[20][5].CLK
clock => regs[20][6].CLK
clock => regs[20][7].CLK
clock => regs[20][8].CLK
clock => regs[20][9].CLK
clock => regs[20][10].CLK
clock => regs[20][11].CLK
clock => regs[20][12].CLK
clock => regs[20][13].CLK
clock => regs[20][14].CLK
clock => regs[20][15].CLK
clock => regs[20][16].CLK
clock => regs[20][17].CLK
clock => regs[20][18].CLK
clock => regs[20][19].CLK
clock => regs[20][20].CLK
clock => regs[20][21].CLK
clock => regs[20][22].CLK
clock => regs[20][23].CLK
clock => regs[20][24].CLK
clock => regs[20][25].CLK
clock => regs[20][26].CLK
clock => regs[20][27].CLK
clock => regs[20][28].CLK
clock => regs[20][29].CLK
clock => regs[20][30].CLK
clock => regs[20][31].CLK
clock => regs[21][0].CLK
clock => regs[21][1].CLK
clock => regs[21][2].CLK
clock => regs[21][3].CLK
clock => regs[21][4].CLK
clock => regs[21][5].CLK
clock => regs[21][6].CLK
clock => regs[21][7].CLK
clock => regs[21][8].CLK
clock => regs[21][9].CLK
clock => regs[21][10].CLK
clock => regs[21][11].CLK
clock => regs[21][12].CLK
clock => regs[21][13].CLK
clock => regs[21][14].CLK
clock => regs[21][15].CLK
clock => regs[21][16].CLK
clock => regs[21][17].CLK
clock => regs[21][18].CLK
clock => regs[21][19].CLK
clock => regs[21][20].CLK
clock => regs[21][21].CLK
clock => regs[21][22].CLK
clock => regs[21][23].CLK
clock => regs[21][24].CLK
clock => regs[21][25].CLK
clock => regs[21][26].CLK
clock => regs[21][27].CLK
clock => regs[21][28].CLK
clock => regs[21][29].CLK
clock => regs[21][30].CLK
clock => regs[21][31].CLK
clock => regs[22][0].CLK
clock => regs[22][1].CLK
clock => regs[22][2].CLK
clock => regs[22][3].CLK
clock => regs[22][4].CLK
clock => regs[22][5].CLK
clock => regs[22][6].CLK
clock => regs[22][7].CLK
clock => regs[22][8].CLK
clock => regs[22][9].CLK
clock => regs[22][10].CLK
clock => regs[22][11].CLK
clock => regs[22][12].CLK
clock => regs[22][13].CLK
clock => regs[22][14].CLK
clock => regs[22][15].CLK
clock => regs[22][16].CLK
clock => regs[22][17].CLK
clock => regs[22][18].CLK
clock => regs[22][19].CLK
clock => regs[22][20].CLK
clock => regs[22][21].CLK
clock => regs[22][22].CLK
clock => regs[22][23].CLK
clock => regs[22][24].CLK
clock => regs[22][25].CLK
clock => regs[22][26].CLK
clock => regs[22][27].CLK
clock => regs[22][28].CLK
clock => regs[22][29].CLK
clock => regs[22][30].CLK
clock => regs[22][31].CLK
clock => regs[23][0].CLK
clock => regs[23][1].CLK
clock => regs[23][2].CLK
clock => regs[23][3].CLK
clock => regs[23][4].CLK
clock => regs[23][5].CLK
clock => regs[23][6].CLK
clock => regs[23][7].CLK
clock => regs[23][8].CLK
clock => regs[23][9].CLK
clock => regs[23][10].CLK
clock => regs[23][11].CLK
clock => regs[23][12].CLK
clock => regs[23][13].CLK
clock => regs[23][14].CLK
clock => regs[23][15].CLK
clock => regs[23][16].CLK
clock => regs[23][17].CLK
clock => regs[23][18].CLK
clock => regs[23][19].CLK
clock => regs[23][20].CLK
clock => regs[23][21].CLK
clock => regs[23][22].CLK
clock => regs[23][23].CLK
clock => regs[23][24].CLK
clock => regs[23][25].CLK
clock => regs[23][26].CLK
clock => regs[23][27].CLK
clock => regs[23][28].CLK
clock => regs[23][29].CLK
clock => regs[23][30].CLK
clock => regs[23][31].CLK
clock => regs[24][0].CLK
clock => regs[24][1].CLK
clock => regs[24][2].CLK
clock => regs[24][3].CLK
clock => regs[24][4].CLK
clock => regs[24][5].CLK
clock => regs[24][6].CLK
clock => regs[24][7].CLK
clock => regs[24][8].CLK
clock => regs[24][9].CLK
clock => regs[24][10].CLK
clock => regs[24][11].CLK
clock => regs[24][12].CLK
clock => regs[24][13].CLK
clock => regs[24][14].CLK
clock => regs[24][15].CLK
clock => regs[24][16].CLK
clock => regs[24][17].CLK
clock => regs[24][18].CLK
clock => regs[24][19].CLK
clock => regs[24][20].CLK
clock => regs[24][21].CLK
clock => regs[24][22].CLK
clock => regs[24][23].CLK
clock => regs[24][24].CLK
clock => regs[24][25].CLK
clock => regs[24][26].CLK
clock => regs[24][27].CLK
clock => regs[24][28].CLK
clock => regs[24][29].CLK
clock => regs[24][30].CLK
clock => regs[24][31].CLK
clock => regs[25][0].CLK
clock => regs[25][1].CLK
clock => regs[25][2].CLK
clock => regs[25][3].CLK
clock => regs[25][4].CLK
clock => regs[25][5].CLK
clock => regs[25][6].CLK
clock => regs[25][7].CLK
clock => regs[25][8].CLK
clock => regs[25][9].CLK
clock => regs[25][10].CLK
clock => regs[25][11].CLK
clock => regs[25][12].CLK
clock => regs[25][13].CLK
clock => regs[25][14].CLK
clock => regs[25][15].CLK
clock => regs[25][16].CLK
clock => regs[25][17].CLK
clock => regs[25][18].CLK
clock => regs[25][19].CLK
clock => regs[25][20].CLK
clock => regs[25][21].CLK
clock => regs[25][22].CLK
clock => regs[25][23].CLK
clock => regs[25][24].CLK
clock => regs[25][25].CLK
clock => regs[25][26].CLK
clock => regs[25][27].CLK
clock => regs[25][28].CLK
clock => regs[25][29].CLK
clock => regs[25][30].CLK
clock => regs[25][31].CLK
clock => regs[26][0].CLK
clock => regs[26][1].CLK
clock => regs[26][2].CLK
clock => regs[26][3].CLK
clock => regs[26][4].CLK
clock => regs[26][5].CLK
clock => regs[26][6].CLK
clock => regs[26][7].CLK
clock => regs[26][8].CLK
clock => regs[26][9].CLK
clock => regs[26][10].CLK
clock => regs[26][11].CLK
clock => regs[26][12].CLK
clock => regs[26][13].CLK
clock => regs[26][14].CLK
clock => regs[26][15].CLK
clock => regs[26][16].CLK
clock => regs[26][17].CLK
clock => regs[26][18].CLK
clock => regs[26][19].CLK
clock => regs[26][20].CLK
clock => regs[26][21].CLK
clock => regs[26][22].CLK
clock => regs[26][23].CLK
clock => regs[26][24].CLK
clock => regs[26][25].CLK
clock => regs[26][26].CLK
clock => regs[26][27].CLK
clock => regs[26][28].CLK
clock => regs[26][29].CLK
clock => regs[26][30].CLK
clock => regs[26][31].CLK
clock => regs[27][0].CLK
clock => regs[27][1].CLK
clock => regs[27][2].CLK
clock => regs[27][3].CLK
clock => regs[27][4].CLK
clock => regs[27][5].CLK
clock => regs[27][6].CLK
clock => regs[27][7].CLK
clock => regs[27][8].CLK
clock => regs[27][9].CLK
clock => regs[27][10].CLK
clock => regs[27][11].CLK
clock => regs[27][12].CLK
clock => regs[27][13].CLK
clock => regs[27][14].CLK
clock => regs[27][15].CLK
clock => regs[27][16].CLK
clock => regs[27][17].CLK
clock => regs[27][18].CLK
clock => regs[27][19].CLK
clock => regs[27][20].CLK
clock => regs[27][21].CLK
clock => regs[27][22].CLK
clock => regs[27][23].CLK
clock => regs[27][24].CLK
clock => regs[27][25].CLK
clock => regs[27][26].CLK
clock => regs[27][27].CLK
clock => regs[27][28].CLK
clock => regs[27][29].CLK
clock => regs[27][30].CLK
clock => regs[27][31].CLK
clock => regs[28][0].CLK
clock => regs[28][1].CLK
clock => regs[28][2].CLK
clock => regs[28][3].CLK
clock => regs[28][4].CLK
clock => regs[28][5].CLK
clock => regs[28][6].CLK
clock => regs[28][7].CLK
clock => regs[28][8].CLK
clock => regs[28][9].CLK
clock => regs[28][10].CLK
clock => regs[28][11].CLK
clock => regs[28][12].CLK
clock => regs[28][13].CLK
clock => regs[28][14].CLK
clock => regs[28][15].CLK
clock => regs[28][16].CLK
clock => regs[28][17].CLK
clock => regs[28][18].CLK
clock => regs[28][19].CLK
clock => regs[28][20].CLK
clock => regs[28][21].CLK
clock => regs[28][22].CLK
clock => regs[28][23].CLK
clock => regs[28][24].CLK
clock => regs[28][25].CLK
clock => regs[28][26].CLK
clock => regs[28][27].CLK
clock => regs[28][28].CLK
clock => regs[28][29].CLK
clock => regs[28][30].CLK
clock => regs[28][31].CLK
clock => regs[29][0].CLK
clock => regs[29][1].CLK
clock => regs[29][2].CLK
clock => regs[29][3].CLK
clock => regs[29][4].CLK
clock => regs[29][5].CLK
clock => regs[29][6].CLK
clock => regs[29][7].CLK
clock => regs[29][8].CLK
clock => regs[29][9].CLK
clock => regs[29][10].CLK
clock => regs[29][11].CLK
clock => regs[29][12].CLK
clock => regs[29][13].CLK
clock => regs[29][14].CLK
clock => regs[29][15].CLK
clock => regs[29][16].CLK
clock => regs[29][17].CLK
clock => regs[29][18].CLK
clock => regs[29][19].CLK
clock => regs[29][20].CLK
clock => regs[29][21].CLK
clock => regs[29][22].CLK
clock => regs[29][23].CLK
clock => regs[29][24].CLK
clock => regs[29][25].CLK
clock => regs[29][26].CLK
clock => regs[29][27].CLK
clock => regs[29][28].CLK
clock => regs[29][29].CLK
clock => regs[29][30].CLK
clock => regs[29][31].CLK
clock => regs[30][0].CLK
clock => regs[30][1].CLK
clock => regs[30][2].CLK
clock => regs[30][3].CLK
clock => regs[30][4].CLK
clock => regs[30][5].CLK
clock => regs[30][6].CLK
clock => regs[30][7].CLK
clock => regs[30][8].CLK
clock => regs[30][9].CLK
clock => regs[30][10].CLK
clock => regs[30][11].CLK
clock => regs[30][12].CLK
clock => regs[30][13].CLK
clock => regs[30][14].CLK
clock => regs[30][15].CLK
clock => regs[30][16].CLK
clock => regs[30][17].CLK
clock => regs[30][18].CLK
clock => regs[30][19].CLK
clock => regs[30][20].CLK
clock => regs[30][21].CLK
clock => regs[30][22].CLK
clock => regs[30][23].CLK
clock => regs[30][24].CLK
clock => regs[30][25].CLK
clock => regs[30][26].CLK
clock => regs[30][27].CLK
clock => regs[30][28].CLK
clock => regs[30][29].CLK
clock => regs[30][30].CLK
clock => regs[30][31].CLK
clock => regs[31][0].CLK
clock => regs[31][1].CLK
clock => regs[31][2].CLK
clock => regs[31][3].CLK
clock => regs[31][4].CLK
clock => regs[31][5].CLK
clock => regs[31][6].CLK
clock => regs[31][7].CLK
clock => regs[31][8].CLK
clock => regs[31][9].CLK
clock => regs[31][10].CLK
clock => regs[31][11].CLK
clock => regs[31][12].CLK
clock => regs[31][13].CLK
clock => regs[31][14].CLK
clock => regs[31][15].CLK
clock => regs[31][16].CLK
clock => regs[31][17].CLK
clock => regs[31][18].CLK
clock => regs[31][19].CLK
clock => regs[31][20].CLK
clock => regs[31][21].CLK
clock => regs[31][22].CLK
clock => regs[31][23].CLK
clock => regs[31][24].CLK
clock => regs[31][25].CLK
clock => regs[31][26].CLK
clock => regs[31][27].CLK
clock => regs[31][28].CLK
clock => regs[31][29].CLK
clock => regs[31][30].CLK
clock => regs[31][31].CLK
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs.OUTPUTSELECT
escreveReg => regs[0][0].ENA
escreveReg => regs[0][1].ENA
escreveReg => regs[0][2].ENA
escreveReg => regs[0][3].ENA
escreveReg => regs[0][4].ENA
escreveReg => regs[0][5].ENA
escreveReg => regs[0][6].ENA
escreveReg => regs[0][7].ENA
escreveReg => regs[0][8].ENA
escreveReg => regs[0][9].ENA
escreveReg => regs[0][10].ENA
escreveReg => regs[0][11].ENA
escreveReg => regs[0][12].ENA
escreveReg => regs[0][13].ENA
escreveReg => regs[0][14].ENA
escreveReg => regs[0][15].ENA
escreveReg => regs[0][16].ENA
escreveReg => regs[0][17].ENA
escreveReg => regs[0][18].ENA
escreveReg => regs[0][19].ENA
escreveReg => regs[0][20].ENA
escreveReg => regs[0][21].ENA
escreveReg => regs[0][22].ENA
escreveReg => regs[0][23].ENA
escreveReg => regs[0][24].ENA
escreveReg => regs[0][25].ENA
escreveReg => regs[0][26].ENA
escreveReg => regs[0][27].ENA
escreveReg => regs[0][28].ENA
escreveReg => regs[0][29].ENA
escreveReg => regs[0][30].ENA
escreveReg => regs[0][31].ENA
escreveReg => regs[1][0].ENA
escreveReg => regs[1][1].ENA
escreveReg => regs[1][2].ENA
escreveReg => regs[1][3].ENA
escreveReg => regs[1][4].ENA
escreveReg => regs[1][5].ENA
escreveReg => regs[1][6].ENA
escreveReg => regs[1][7].ENA
escreveReg => regs[1][8].ENA
escreveReg => regs[1][9].ENA
escreveReg => regs[1][10].ENA
escreveReg => regs[1][11].ENA
escreveReg => regs[1][12].ENA
escreveReg => regs[1][13].ENA
escreveReg => regs[1][14].ENA
escreveReg => regs[1][15].ENA
escreveReg => regs[1][16].ENA
escreveReg => regs[1][17].ENA
escreveReg => regs[1][18].ENA
escreveReg => regs[1][19].ENA
escreveReg => regs[1][20].ENA
escreveReg => regs[1][21].ENA
escreveReg => regs[1][22].ENA
escreveReg => regs[1][23].ENA
escreveReg => regs[1][24].ENA
escreveReg => regs[1][25].ENA
escreveReg => regs[1][26].ENA
escreveReg => regs[1][27].ENA
escreveReg => regs[1][28].ENA
escreveReg => regs[1][29].ENA
escreveReg => regs[1][30].ENA
escreveReg => regs[1][31].ENA
escreveReg => regs[2][0].ENA
escreveReg => regs[2][1].ENA
escreveReg => regs[2][2].ENA
escreveReg => regs[2][3].ENA
escreveReg => regs[2][4].ENA
escreveReg => regs[2][5].ENA
escreveReg => regs[2][6].ENA
escreveReg => regs[2][7].ENA
escreveReg => regs[2][8].ENA
escreveReg => regs[2][9].ENA
escreveReg => regs[2][10].ENA
escreveReg => regs[2][11].ENA
escreveReg => regs[2][12].ENA
escreveReg => regs[2][13].ENA
escreveReg => regs[2][14].ENA
escreveReg => regs[2][15].ENA
escreveReg => regs[2][16].ENA
escreveReg => regs[2][17].ENA
escreveReg => regs[2][18].ENA
escreveReg => regs[2][19].ENA
escreveReg => regs[2][20].ENA
escreveReg => regs[2][21].ENA
escreveReg => regs[2][22].ENA
escreveReg => regs[2][23].ENA
escreveReg => regs[2][24].ENA
escreveReg => regs[2][25].ENA
escreveReg => regs[2][26].ENA
escreveReg => regs[2][27].ENA
escreveReg => regs[2][28].ENA
escreveReg => regs[2][29].ENA
escreveReg => regs[2][30].ENA
escreveReg => regs[2][31].ENA
escreveReg => regs[3][0].ENA
escreveReg => regs[3][1].ENA
escreveReg => regs[3][2].ENA
escreveReg => regs[3][3].ENA
escreveReg => regs[3][4].ENA
escreveReg => regs[3][5].ENA
escreveReg => regs[3][6].ENA
escreveReg => regs[3][7].ENA
escreveReg => regs[3][8].ENA
escreveReg => regs[3][9].ENA
escreveReg => regs[3][10].ENA
escreveReg => regs[3][11].ENA
escreveReg => regs[3][12].ENA
escreveReg => regs[3][13].ENA
escreveReg => regs[3][14].ENA
escreveReg => regs[3][15].ENA
escreveReg => regs[3][16].ENA
escreveReg => regs[3][17].ENA
escreveReg => regs[3][18].ENA
escreveReg => regs[3][19].ENA
escreveReg => regs[3][20].ENA
escreveReg => regs[3][21].ENA
escreveReg => regs[3][22].ENA
escreveReg => regs[3][23].ENA
escreveReg => regs[3][24].ENA
escreveReg => regs[3][25].ENA
escreveReg => regs[3][26].ENA
escreveReg => regs[3][27].ENA
escreveReg => regs[3][28].ENA
escreveReg => regs[3][29].ENA
escreveReg => regs[3][30].ENA
escreveReg => regs[3][31].ENA
escreveReg => regs[4][0].ENA
escreveReg => regs[4][1].ENA
escreveReg => regs[4][2].ENA
escreveReg => regs[4][3].ENA
escreveReg => regs[4][4].ENA
escreveReg => regs[4][5].ENA
escreveReg => regs[4][6].ENA
escreveReg => regs[4][7].ENA
escreveReg => regs[4][8].ENA
escreveReg => regs[4][9].ENA
escreveReg => regs[4][10].ENA
escreveReg => regs[4][11].ENA
escreveReg => regs[4][12].ENA
escreveReg => regs[4][13].ENA
escreveReg => regs[4][14].ENA
escreveReg => regs[4][15].ENA
escreveReg => regs[4][16].ENA
escreveReg => regs[4][17].ENA
escreveReg => regs[4][18].ENA
escreveReg => regs[4][19].ENA
escreveReg => regs[4][20].ENA
escreveReg => regs[4][21].ENA
escreveReg => regs[4][22].ENA
escreveReg => regs[4][23].ENA
escreveReg => regs[4][24].ENA
escreveReg => regs[4][25].ENA
escreveReg => regs[4][26].ENA
escreveReg => regs[4][27].ENA
escreveReg => regs[4][28].ENA
escreveReg => regs[4][29].ENA
escreveReg => regs[4][30].ENA
escreveReg => regs[4][31].ENA
escreveReg => regs[5][0].ENA
escreveReg => regs[5][1].ENA
escreveReg => regs[5][2].ENA
escreveReg => regs[5][3].ENA
escreveReg => regs[5][4].ENA
escreveReg => regs[5][5].ENA
escreveReg => regs[5][6].ENA
escreveReg => regs[5][7].ENA
escreveReg => regs[5][8].ENA
escreveReg => regs[5][9].ENA
escreveReg => regs[5][10].ENA
escreveReg => regs[5][11].ENA
escreveReg => regs[5][12].ENA
escreveReg => regs[5][13].ENA
escreveReg => regs[5][14].ENA
escreveReg => regs[5][15].ENA
escreveReg => regs[5][16].ENA
escreveReg => regs[5][17].ENA
escreveReg => regs[5][18].ENA
escreveReg => regs[5][19].ENA
escreveReg => regs[5][20].ENA
escreveReg => regs[5][21].ENA
escreveReg => regs[5][22].ENA
escreveReg => regs[5][23].ENA
escreveReg => regs[5][24].ENA
escreveReg => regs[5][25].ENA
escreveReg => regs[5][26].ENA
escreveReg => regs[5][27].ENA
escreveReg => regs[5][28].ENA
escreveReg => regs[5][29].ENA
escreveReg => regs[5][30].ENA
escreveReg => regs[5][31].ENA
escreveReg => regs[6][0].ENA
escreveReg => regs[6][1].ENA
escreveReg => regs[6][2].ENA
escreveReg => regs[6][3].ENA
escreveReg => regs[6][4].ENA
escreveReg => regs[6][5].ENA
escreveReg => regs[6][6].ENA
escreveReg => regs[6][7].ENA
escreveReg => regs[6][8].ENA
escreveReg => regs[6][9].ENA
escreveReg => regs[6][10].ENA
escreveReg => regs[6][11].ENA
escreveReg => regs[6][12].ENA
escreveReg => regs[6][13].ENA
escreveReg => regs[6][14].ENA
escreveReg => regs[6][15].ENA
escreveReg => regs[6][16].ENA
escreveReg => regs[6][17].ENA
escreveReg => regs[6][18].ENA
escreveReg => regs[6][19].ENA
escreveReg => regs[6][20].ENA
escreveReg => regs[6][21].ENA
escreveReg => regs[6][22].ENA
escreveReg => regs[6][23].ENA
escreveReg => regs[6][24].ENA
escreveReg => regs[6][25].ENA
escreveReg => regs[6][26].ENA
escreveReg => regs[6][27].ENA
escreveReg => regs[6][28].ENA
escreveReg => regs[6][29].ENA
escreveReg => regs[6][30].ENA
escreveReg => regs[6][31].ENA
escreveReg => regs[7][0].ENA
escreveReg => regs[7][1].ENA
escreveReg => regs[7][2].ENA
escreveReg => regs[7][3].ENA
escreveReg => regs[7][4].ENA
escreveReg => regs[7][5].ENA
escreveReg => regs[7][6].ENA
escreveReg => regs[7][7].ENA
escreveReg => regs[7][8].ENA
escreveReg => regs[7][9].ENA
escreveReg => regs[7][10].ENA
escreveReg => regs[7][11].ENA
escreveReg => regs[7][12].ENA
escreveReg => regs[7][13].ENA
escreveReg => regs[7][14].ENA
escreveReg => regs[7][15].ENA
escreveReg => regs[7][16].ENA
escreveReg => regs[7][17].ENA
escreveReg => regs[7][18].ENA
escreveReg => regs[7][19].ENA
escreveReg => regs[7][20].ENA
escreveReg => regs[7][21].ENA
escreveReg => regs[7][22].ENA
escreveReg => regs[7][23].ENA
escreveReg => regs[7][24].ENA
escreveReg => regs[7][25].ENA
escreveReg => regs[7][26].ENA
escreveReg => regs[7][27].ENA
escreveReg => regs[7][28].ENA
escreveReg => regs[7][29].ENA
escreveReg => regs[7][30].ENA
escreveReg => regs[7][31].ENA
escreveReg => regs[8][0].ENA
escreveReg => regs[8][1].ENA
escreveReg => regs[8][2].ENA
escreveReg => regs[8][3].ENA
escreveReg => regs[8][4].ENA
escreveReg => regs[8][5].ENA
escreveReg => regs[8][6].ENA
escreveReg => regs[8][7].ENA
escreveReg => regs[8][8].ENA
escreveReg => regs[8][9].ENA
escreveReg => regs[8][10].ENA
escreveReg => regs[8][11].ENA
escreveReg => regs[8][12].ENA
escreveReg => regs[8][13].ENA
escreveReg => regs[8][14].ENA
escreveReg => regs[8][15].ENA
escreveReg => regs[8][16].ENA
escreveReg => regs[8][17].ENA
escreveReg => regs[8][18].ENA
escreveReg => regs[8][19].ENA
escreveReg => regs[8][20].ENA
escreveReg => regs[8][21].ENA
escreveReg => regs[8][22].ENA
escreveReg => regs[8][23].ENA
escreveReg => regs[8][24].ENA
escreveReg => regs[8][25].ENA
escreveReg => regs[8][26].ENA
escreveReg => regs[8][27].ENA
escreveReg => regs[8][28].ENA
escreveReg => regs[8][29].ENA
escreveReg => regs[8][30].ENA
escreveReg => regs[8][31].ENA
escreveReg => regs[9][0].ENA
escreveReg => regs[9][1].ENA
escreveReg => regs[9][2].ENA
escreveReg => regs[9][3].ENA
escreveReg => regs[9][4].ENA
escreveReg => regs[9][5].ENA
escreveReg => regs[9][6].ENA
escreveReg => regs[9][7].ENA
escreveReg => regs[9][8].ENA
escreveReg => regs[9][9].ENA
escreveReg => regs[9][10].ENA
escreveReg => regs[9][11].ENA
escreveReg => regs[9][12].ENA
escreveReg => regs[9][13].ENA
escreveReg => regs[9][14].ENA
escreveReg => regs[9][15].ENA
escreveReg => regs[9][16].ENA
escreveReg => regs[9][17].ENA
escreveReg => regs[9][18].ENA
escreveReg => regs[9][19].ENA
escreveReg => regs[9][20].ENA
escreveReg => regs[9][21].ENA
escreveReg => regs[9][22].ENA
escreveReg => regs[9][23].ENA
escreveReg => regs[9][24].ENA
escreveReg => regs[9][25].ENA
escreveReg => regs[9][26].ENA
escreveReg => regs[9][27].ENA
escreveReg => regs[9][28].ENA
escreveReg => regs[9][29].ENA
escreveReg => regs[9][30].ENA
escreveReg => regs[9][31].ENA
escreveReg => regs[10][0].ENA
escreveReg => regs[10][1].ENA
escreveReg => regs[10][2].ENA
escreveReg => regs[10][3].ENA
escreveReg => regs[10][4].ENA
escreveReg => regs[10][5].ENA
escreveReg => regs[10][6].ENA
escreveReg => regs[10][7].ENA
escreveReg => regs[10][8].ENA
escreveReg => regs[10][9].ENA
escreveReg => regs[10][10].ENA
escreveReg => regs[10][11].ENA
escreveReg => regs[10][12].ENA
escreveReg => regs[10][13].ENA
escreveReg => regs[10][14].ENA
escreveReg => regs[10][15].ENA
escreveReg => regs[10][16].ENA
escreveReg => regs[10][17].ENA
escreveReg => regs[10][18].ENA
escreveReg => regs[10][19].ENA
escreveReg => regs[10][20].ENA
escreveReg => regs[10][21].ENA
escreveReg => regs[10][22].ENA
escreveReg => regs[10][23].ENA
escreveReg => regs[10][24].ENA
escreveReg => regs[10][25].ENA
escreveReg => regs[10][26].ENA
escreveReg => regs[10][27].ENA
escreveReg => regs[10][28].ENA
escreveReg => regs[10][29].ENA
escreveReg => regs[10][30].ENA
escreveReg => regs[10][31].ENA
escreveReg => regs[11][0].ENA
escreveReg => regs[11][1].ENA
escreveReg => regs[11][2].ENA
escreveReg => regs[11][3].ENA
escreveReg => regs[11][4].ENA
escreveReg => regs[11][5].ENA
escreveReg => regs[11][6].ENA
escreveReg => regs[11][7].ENA
escreveReg => regs[11][8].ENA
escreveReg => regs[11][9].ENA
escreveReg => regs[11][10].ENA
escreveReg => regs[11][11].ENA
escreveReg => regs[11][12].ENA
escreveReg => regs[11][13].ENA
escreveReg => regs[11][14].ENA
escreveReg => regs[11][15].ENA
escreveReg => regs[11][16].ENA
escreveReg => regs[11][17].ENA
escreveReg => regs[11][18].ENA
escreveReg => regs[11][19].ENA
escreveReg => regs[11][20].ENA
escreveReg => regs[11][21].ENA
escreveReg => regs[11][22].ENA
escreveReg => regs[11][23].ENA
escreveReg => regs[11][24].ENA
escreveReg => regs[11][25].ENA
escreveReg => regs[11][26].ENA
escreveReg => regs[11][27].ENA
escreveReg => regs[11][28].ENA
escreveReg => regs[11][29].ENA
escreveReg => regs[11][30].ENA
escreveReg => regs[11][31].ENA
escreveReg => regs[12][0].ENA
escreveReg => regs[12][1].ENA
escreveReg => regs[12][2].ENA
escreveReg => regs[12][3].ENA
escreveReg => regs[12][4].ENA
escreveReg => regs[12][5].ENA
escreveReg => regs[12][6].ENA
escreveReg => regs[12][7].ENA
escreveReg => regs[12][8].ENA
escreveReg => regs[12][9].ENA
escreveReg => regs[12][10].ENA
escreveReg => regs[12][11].ENA
escreveReg => regs[12][12].ENA
escreveReg => regs[12][13].ENA
escreveReg => regs[12][14].ENA
escreveReg => regs[12][15].ENA
escreveReg => regs[12][16].ENA
escreveReg => regs[12][17].ENA
escreveReg => regs[12][18].ENA
escreveReg => regs[12][19].ENA
escreveReg => regs[12][20].ENA
escreveReg => regs[12][21].ENA
escreveReg => regs[12][22].ENA
escreveReg => regs[12][23].ENA
escreveReg => regs[12][24].ENA
escreveReg => regs[12][25].ENA
escreveReg => regs[12][26].ENA
escreveReg => regs[12][27].ENA
escreveReg => regs[12][28].ENA
escreveReg => regs[12][29].ENA
escreveReg => regs[12][30].ENA
escreveReg => regs[12][31].ENA
escreveReg => regs[13][0].ENA
escreveReg => regs[13][1].ENA
escreveReg => regs[13][2].ENA
escreveReg => regs[13][3].ENA
escreveReg => regs[13][4].ENA
escreveReg => regs[13][5].ENA
escreveReg => regs[13][6].ENA
escreveReg => regs[13][7].ENA
escreveReg => regs[13][8].ENA
escreveReg => regs[13][9].ENA
escreveReg => regs[13][10].ENA
escreveReg => regs[13][11].ENA
escreveReg => regs[13][12].ENA
escreveReg => regs[13][13].ENA
escreveReg => regs[13][14].ENA
escreveReg => regs[13][15].ENA
escreveReg => regs[13][16].ENA
escreveReg => regs[13][17].ENA
escreveReg => regs[13][18].ENA
escreveReg => regs[13][19].ENA
escreveReg => regs[13][20].ENA
escreveReg => regs[13][21].ENA
escreveReg => regs[13][22].ENA
escreveReg => regs[13][23].ENA
escreveReg => regs[13][24].ENA
escreveReg => regs[13][25].ENA
escreveReg => regs[13][26].ENA
escreveReg => regs[13][27].ENA
escreveReg => regs[13][28].ENA
escreveReg => regs[13][29].ENA
escreveReg => regs[13][30].ENA
escreveReg => regs[13][31].ENA
escreveReg => regs[14][0].ENA
escreveReg => regs[14][1].ENA
escreveReg => regs[14][2].ENA
escreveReg => regs[14][3].ENA
escreveReg => regs[14][4].ENA
escreveReg => regs[14][5].ENA
escreveReg => regs[14][6].ENA
escreveReg => regs[14][7].ENA
escreveReg => regs[14][8].ENA
escreveReg => regs[14][9].ENA
escreveReg => regs[14][10].ENA
escreveReg => regs[14][11].ENA
escreveReg => regs[14][12].ENA
escreveReg => regs[14][13].ENA
escreveReg => regs[14][14].ENA
escreveReg => regs[14][15].ENA
escreveReg => regs[14][16].ENA
escreveReg => regs[14][17].ENA
escreveReg => regs[14][18].ENA
escreveReg => regs[14][19].ENA
escreveReg => regs[14][20].ENA
escreveReg => regs[14][21].ENA
escreveReg => regs[14][22].ENA
escreveReg => regs[14][23].ENA
escreveReg => regs[14][24].ENA
escreveReg => regs[14][25].ENA
escreveReg => regs[14][26].ENA
escreveReg => regs[14][27].ENA
escreveReg => regs[14][28].ENA
escreveReg => regs[14][29].ENA
escreveReg => regs[14][30].ENA
escreveReg => regs[14][31].ENA
escreveReg => regs[15][0].ENA
escreveReg => regs[15][1].ENA
escreveReg => regs[15][2].ENA
escreveReg => regs[15][3].ENA
escreveReg => regs[15][4].ENA
escreveReg => regs[15][5].ENA
escreveReg => regs[15][6].ENA
escreveReg => regs[15][7].ENA
escreveReg => regs[15][8].ENA
escreveReg => regs[15][9].ENA
escreveReg => regs[15][10].ENA
escreveReg => regs[15][11].ENA
escreveReg => regs[15][12].ENA
escreveReg => regs[15][13].ENA
escreveReg => regs[15][14].ENA
escreveReg => regs[15][15].ENA
escreveReg => regs[15][16].ENA
escreveReg => regs[15][17].ENA
escreveReg => regs[15][18].ENA
escreveReg => regs[15][19].ENA
escreveReg => regs[15][20].ENA
escreveReg => regs[15][21].ENA
escreveReg => regs[15][22].ENA
escreveReg => regs[15][23].ENA
escreveReg => regs[15][24].ENA
escreveReg => regs[15][25].ENA
escreveReg => regs[15][26].ENA
escreveReg => regs[15][27].ENA
escreveReg => regs[15][28].ENA
escreveReg => regs[15][29].ENA
escreveReg => regs[15][30].ENA
escreveReg => regs[15][31].ENA
escreveReg => regs[16][0].ENA
escreveReg => regs[16][1].ENA
escreveReg => regs[16][2].ENA
escreveReg => regs[16][3].ENA
escreveReg => regs[16][4].ENA
escreveReg => regs[16][5].ENA
escreveReg => regs[16][6].ENA
escreveReg => regs[16][7].ENA
escreveReg => regs[16][8].ENA
escreveReg => regs[16][9].ENA
escreveReg => regs[16][10].ENA
escreveReg => regs[16][11].ENA
escreveReg => regs[16][12].ENA
escreveReg => regs[16][13].ENA
escreveReg => regs[16][14].ENA
escreveReg => regs[16][15].ENA
escreveReg => regs[16][16].ENA
escreveReg => regs[16][17].ENA
escreveReg => regs[16][18].ENA
escreveReg => regs[16][19].ENA
escreveReg => regs[16][20].ENA
escreveReg => regs[16][21].ENA
escreveReg => regs[16][22].ENA
escreveReg => regs[16][23].ENA
escreveReg => regs[16][24].ENA
escreveReg => regs[16][25].ENA
escreveReg => regs[16][26].ENA
escreveReg => regs[16][27].ENA
escreveReg => regs[16][28].ENA
escreveReg => regs[16][29].ENA
escreveReg => regs[16][30].ENA
escreveReg => regs[16][31].ENA
escreveReg => regs[17][0].ENA
escreveReg => regs[17][1].ENA
escreveReg => regs[17][2].ENA
escreveReg => regs[17][3].ENA
escreveReg => regs[17][4].ENA
escreveReg => regs[17][5].ENA
escreveReg => regs[17][6].ENA
escreveReg => regs[17][7].ENA
escreveReg => regs[17][8].ENA
escreveReg => regs[17][9].ENA
escreveReg => regs[17][10].ENA
escreveReg => regs[17][11].ENA
escreveReg => regs[17][12].ENA
escreveReg => regs[17][13].ENA
escreveReg => regs[17][14].ENA
escreveReg => regs[17][15].ENA
escreveReg => regs[17][16].ENA
escreveReg => regs[17][17].ENA
escreveReg => regs[17][18].ENA
escreveReg => regs[17][19].ENA
escreveReg => regs[17][20].ENA
escreveReg => regs[17][21].ENA
escreveReg => regs[17][22].ENA
escreveReg => regs[17][23].ENA
escreveReg => regs[17][24].ENA
escreveReg => regs[17][25].ENA
escreveReg => regs[17][26].ENA
escreveReg => regs[17][27].ENA
escreveReg => regs[17][28].ENA
escreveReg => regs[17][29].ENA
escreveReg => regs[17][30].ENA
escreveReg => regs[17][31].ENA
escreveReg => regs[18][0].ENA
escreveReg => regs[18][1].ENA
escreveReg => regs[18][2].ENA
escreveReg => regs[18][3].ENA
escreveReg => regs[18][4].ENA
escreveReg => regs[18][5].ENA
escreveReg => regs[18][6].ENA
escreveReg => regs[18][7].ENA
escreveReg => regs[18][8].ENA
escreveReg => regs[18][9].ENA
escreveReg => regs[18][10].ENA
escreveReg => regs[18][11].ENA
escreveReg => regs[18][12].ENA
escreveReg => regs[18][13].ENA
escreveReg => regs[18][14].ENA
escreveReg => regs[18][15].ENA
escreveReg => regs[18][16].ENA
escreveReg => regs[18][17].ENA
escreveReg => regs[18][18].ENA
escreveReg => regs[18][19].ENA
escreveReg => regs[18][20].ENA
escreveReg => regs[18][21].ENA
escreveReg => regs[18][22].ENA
escreveReg => regs[18][23].ENA
escreveReg => regs[18][24].ENA
escreveReg => regs[18][25].ENA
escreveReg => regs[18][26].ENA
escreveReg => regs[18][27].ENA
escreveReg => regs[18][28].ENA
escreveReg => regs[18][29].ENA
escreveReg => regs[18][30].ENA
escreveReg => regs[18][31].ENA
escreveReg => regs[19][0].ENA
escreveReg => regs[19][1].ENA
escreveReg => regs[19][2].ENA
escreveReg => regs[19][3].ENA
escreveReg => regs[19][4].ENA
escreveReg => regs[19][5].ENA
escreveReg => regs[19][6].ENA
escreveReg => regs[19][7].ENA
escreveReg => regs[19][8].ENA
escreveReg => regs[19][9].ENA
escreveReg => regs[19][10].ENA
escreveReg => regs[19][11].ENA
escreveReg => regs[19][12].ENA
escreveReg => regs[19][13].ENA
escreveReg => regs[19][14].ENA
escreveReg => regs[19][15].ENA
escreveReg => regs[19][16].ENA
escreveReg => regs[19][17].ENA
escreveReg => regs[19][18].ENA
escreveReg => regs[19][19].ENA
escreveReg => regs[19][20].ENA
escreveReg => regs[19][21].ENA
escreveReg => regs[19][22].ENA
escreveReg => regs[19][23].ENA
escreveReg => regs[19][24].ENA
escreveReg => regs[19][25].ENA
escreveReg => regs[19][26].ENA
escreveReg => regs[19][27].ENA
escreveReg => regs[19][28].ENA
escreveReg => regs[19][29].ENA
escreveReg => regs[19][30].ENA
escreveReg => regs[19][31].ENA
escreveReg => regs[20][0].ENA
escreveReg => regs[20][1].ENA
escreveReg => regs[20][2].ENA
escreveReg => regs[20][3].ENA
escreveReg => regs[20][4].ENA
escreveReg => regs[20][5].ENA
escreveReg => regs[20][6].ENA
escreveReg => regs[20][7].ENA
escreveReg => regs[20][8].ENA
escreveReg => regs[20][9].ENA
escreveReg => regs[20][10].ENA
escreveReg => regs[20][11].ENA
escreveReg => regs[20][12].ENA
escreveReg => regs[20][13].ENA
escreveReg => regs[20][14].ENA
escreveReg => regs[20][15].ENA
escreveReg => regs[20][16].ENA
escreveReg => regs[20][17].ENA
escreveReg => regs[20][18].ENA
escreveReg => regs[20][19].ENA
escreveReg => regs[20][20].ENA
escreveReg => regs[20][21].ENA
escreveReg => regs[20][22].ENA
escreveReg => regs[20][23].ENA
escreveReg => regs[20][24].ENA
escreveReg => regs[20][25].ENA
escreveReg => regs[20][26].ENA
escreveReg => regs[20][27].ENA
escreveReg => regs[20][28].ENA
escreveReg => regs[20][29].ENA
escreveReg => regs[20][30].ENA
escreveReg => regs[20][31].ENA
escreveReg => regs[21][0].ENA
escreveReg => regs[21][1].ENA
escreveReg => regs[21][2].ENA
escreveReg => regs[21][3].ENA
escreveReg => regs[21][4].ENA
escreveReg => regs[21][5].ENA
escreveReg => regs[21][6].ENA
escreveReg => regs[21][7].ENA
escreveReg => regs[21][8].ENA
escreveReg => regs[21][9].ENA
escreveReg => regs[21][10].ENA
escreveReg => regs[21][11].ENA
escreveReg => regs[21][12].ENA
escreveReg => regs[21][13].ENA
escreveReg => regs[21][14].ENA
escreveReg => regs[21][15].ENA
escreveReg => regs[21][16].ENA
escreveReg => regs[21][17].ENA
escreveReg => regs[21][18].ENA
escreveReg => regs[21][19].ENA
escreveReg => regs[21][20].ENA
escreveReg => regs[21][21].ENA
escreveReg => regs[21][22].ENA
escreveReg => regs[21][23].ENA
escreveReg => regs[21][24].ENA
escreveReg => regs[21][25].ENA
escreveReg => regs[21][26].ENA
escreveReg => regs[21][27].ENA
escreveReg => regs[21][28].ENA
escreveReg => regs[21][29].ENA
escreveReg => regs[21][30].ENA
escreveReg => regs[21][31].ENA
escreveReg => regs[22][0].ENA
escreveReg => regs[22][1].ENA
escreveReg => regs[22][2].ENA
escreveReg => regs[22][3].ENA
escreveReg => regs[22][4].ENA
escreveReg => regs[22][5].ENA
escreveReg => regs[22][6].ENA
escreveReg => regs[22][7].ENA
escreveReg => regs[22][8].ENA
escreveReg => regs[22][9].ENA
escreveReg => regs[22][10].ENA
escreveReg => regs[22][11].ENA
escreveReg => regs[22][12].ENA
escreveReg => regs[22][13].ENA
escreveReg => regs[22][14].ENA
escreveReg => regs[22][15].ENA
escreveReg => regs[22][16].ENA
escreveReg => regs[22][17].ENA
escreveReg => regs[22][18].ENA
escreveReg => regs[22][19].ENA
escreveReg => regs[22][20].ENA
escreveReg => regs[22][21].ENA
escreveReg => regs[22][22].ENA
escreveReg => regs[22][23].ENA
escreveReg => regs[22][24].ENA
escreveReg => regs[22][25].ENA
escreveReg => regs[22][26].ENA
escreveReg => regs[22][27].ENA
escreveReg => regs[22][28].ENA
escreveReg => regs[22][29].ENA
escreveReg => regs[22][30].ENA
escreveReg => regs[22][31].ENA
escreveReg => regs[23][0].ENA
escreveReg => regs[23][1].ENA
escreveReg => regs[23][2].ENA
escreveReg => regs[23][3].ENA
escreveReg => regs[23][4].ENA
escreveReg => regs[23][5].ENA
escreveReg => regs[23][6].ENA
escreveReg => regs[23][7].ENA
escreveReg => regs[23][8].ENA
escreveReg => regs[23][9].ENA
escreveReg => regs[23][10].ENA
escreveReg => regs[23][11].ENA
escreveReg => regs[23][12].ENA
escreveReg => regs[23][13].ENA
escreveReg => regs[23][14].ENA
escreveReg => regs[23][15].ENA
escreveReg => regs[23][16].ENA
escreveReg => regs[23][17].ENA
escreveReg => regs[23][18].ENA
escreveReg => regs[23][19].ENA
escreveReg => regs[23][20].ENA
escreveReg => regs[23][21].ENA
escreveReg => regs[23][22].ENA
escreveReg => regs[23][23].ENA
escreveReg => regs[23][24].ENA
escreveReg => regs[23][25].ENA
escreveReg => regs[23][26].ENA
escreveReg => regs[23][27].ENA
escreveReg => regs[23][28].ENA
escreveReg => regs[23][29].ENA
escreveReg => regs[23][30].ENA
escreveReg => regs[23][31].ENA
escreveReg => regs[24][0].ENA
escreveReg => regs[24][1].ENA
escreveReg => regs[24][2].ENA
escreveReg => regs[24][3].ENA
escreveReg => regs[24][4].ENA
escreveReg => regs[24][5].ENA
escreveReg => regs[24][6].ENA
escreveReg => regs[24][7].ENA
escreveReg => regs[24][8].ENA
escreveReg => regs[24][9].ENA
escreveReg => regs[24][10].ENA
escreveReg => regs[24][11].ENA
escreveReg => regs[24][12].ENA
escreveReg => regs[24][13].ENA
escreveReg => regs[24][14].ENA
escreveReg => regs[24][15].ENA
escreveReg => regs[24][16].ENA
escreveReg => regs[24][17].ENA
escreveReg => regs[24][18].ENA
escreveReg => regs[24][19].ENA
escreveReg => regs[24][20].ENA
escreveReg => regs[24][21].ENA
escreveReg => regs[24][22].ENA
escreveReg => regs[24][23].ENA
escreveReg => regs[24][24].ENA
escreveReg => regs[24][25].ENA
escreveReg => regs[24][26].ENA
escreveReg => regs[24][27].ENA
escreveReg => regs[24][28].ENA
escreveReg => regs[24][29].ENA
escreveReg => regs[24][30].ENA
escreveReg => regs[24][31].ENA
escreveReg => regs[25][0].ENA
escreveReg => regs[25][1].ENA
escreveReg => regs[25][2].ENA
escreveReg => regs[25][3].ENA
escreveReg => regs[25][4].ENA
escreveReg => regs[25][5].ENA
escreveReg => regs[25][6].ENA
escreveReg => regs[25][7].ENA
escreveReg => regs[25][8].ENA
escreveReg => regs[25][9].ENA
escreveReg => regs[25][10].ENA
escreveReg => regs[25][11].ENA
escreveReg => regs[25][12].ENA
escreveReg => regs[25][13].ENA
escreveReg => regs[25][14].ENA
escreveReg => regs[25][15].ENA
escreveReg => regs[25][16].ENA
escreveReg => regs[25][17].ENA
escreveReg => regs[25][18].ENA
escreveReg => regs[25][19].ENA
escreveReg => regs[25][20].ENA
escreveReg => regs[25][21].ENA
escreveReg => regs[25][22].ENA
escreveReg => regs[25][23].ENA
escreveReg => regs[25][24].ENA
escreveReg => regs[25][25].ENA
escreveReg => regs[25][26].ENA
escreveReg => regs[25][27].ENA
escreveReg => regs[25][28].ENA
escreveReg => regs[25][29].ENA
escreveReg => regs[25][30].ENA
escreveReg => regs[25][31].ENA
escreveReg => regs[26][0].ENA
escreveReg => regs[26][1].ENA
escreveReg => regs[26][2].ENA
escreveReg => regs[26][3].ENA
escreveReg => regs[26][4].ENA
escreveReg => regs[26][5].ENA
escreveReg => regs[26][6].ENA
escreveReg => regs[26][7].ENA
escreveReg => regs[26][8].ENA
escreveReg => regs[26][9].ENA
escreveReg => regs[26][10].ENA
escreveReg => regs[26][11].ENA
escreveReg => regs[26][12].ENA
escreveReg => regs[26][13].ENA
escreveReg => regs[26][14].ENA
escreveReg => regs[26][15].ENA
escreveReg => regs[26][16].ENA
escreveReg => regs[26][17].ENA
escreveReg => regs[26][18].ENA
escreveReg => regs[26][19].ENA
escreveReg => regs[26][20].ENA
escreveReg => regs[26][21].ENA
escreveReg => regs[26][22].ENA
escreveReg => regs[26][23].ENA
escreveReg => regs[26][24].ENA
escreveReg => regs[26][25].ENA
escreveReg => regs[26][26].ENA
escreveReg => regs[26][27].ENA
escreveReg => regs[26][28].ENA
escreveReg => regs[26][29].ENA
escreveReg => regs[26][30].ENA
escreveReg => regs[26][31].ENA
escreveReg => regs[27][0].ENA
escreveReg => regs[27][1].ENA
escreveReg => regs[27][2].ENA
escreveReg => regs[27][3].ENA
escreveReg => regs[27][4].ENA
escreveReg => regs[27][5].ENA
escreveReg => regs[27][6].ENA
escreveReg => regs[27][7].ENA
escreveReg => regs[27][8].ENA
escreveReg => regs[27][9].ENA
escreveReg => regs[27][10].ENA
escreveReg => regs[27][11].ENA
escreveReg => regs[27][12].ENA
escreveReg => regs[27][13].ENA
escreveReg => regs[27][14].ENA
escreveReg => regs[27][15].ENA
escreveReg => regs[27][16].ENA
escreveReg => regs[27][17].ENA
escreveReg => regs[27][18].ENA
escreveReg => regs[27][19].ENA
escreveReg => regs[27][20].ENA
escreveReg => regs[27][21].ENA
escreveReg => regs[27][22].ENA
escreveReg => regs[27][23].ENA
escreveReg => regs[27][24].ENA
escreveReg => regs[27][25].ENA
escreveReg => regs[27][26].ENA
escreveReg => regs[27][27].ENA
escreveReg => regs[27][28].ENA
escreveReg => regs[27][29].ENA
escreveReg => regs[27][30].ENA
escreveReg => regs[27][31].ENA
escreveReg => regs[28][0].ENA
escreveReg => regs[28][1].ENA
escreveReg => regs[28][2].ENA
escreveReg => regs[28][3].ENA
escreveReg => regs[28][4].ENA
escreveReg => regs[28][5].ENA
escreveReg => regs[28][6].ENA
escreveReg => regs[28][7].ENA
escreveReg => regs[28][8].ENA
escreveReg => regs[28][9].ENA
escreveReg => regs[28][10].ENA
escreveReg => regs[28][11].ENA
escreveReg => regs[28][12].ENA
escreveReg => regs[28][13].ENA
escreveReg => regs[28][14].ENA
escreveReg => regs[28][15].ENA
escreveReg => regs[28][16].ENA
escreveReg => regs[28][17].ENA
escreveReg => regs[28][18].ENA
escreveReg => regs[28][19].ENA
escreveReg => regs[28][20].ENA
escreveReg => regs[28][21].ENA
escreveReg => regs[28][22].ENA
escreveReg => regs[28][23].ENA
escreveReg => regs[28][24].ENA
escreveReg => regs[28][25].ENA
escreveReg => regs[28][26].ENA
escreveReg => regs[28][27].ENA
escreveReg => regs[28][28].ENA
escreveReg => regs[28][29].ENA
escreveReg => regs[28][30].ENA
escreveReg => regs[28][31].ENA
escreveReg => regs[29][0].ENA
escreveReg => regs[29][1].ENA
escreveReg => regs[29][2].ENA
escreveReg => regs[29][3].ENA
escreveReg => regs[29][4].ENA
escreveReg => regs[29][5].ENA
escreveReg => regs[29][6].ENA
escreveReg => regs[29][7].ENA
escreveReg => regs[29][8].ENA
escreveReg => regs[29][9].ENA
escreveReg => regs[29][10].ENA
escreveReg => regs[29][11].ENA
escreveReg => regs[29][12].ENA
escreveReg => regs[29][13].ENA
escreveReg => regs[29][14].ENA
escreveReg => regs[29][15].ENA
escreveReg => regs[29][16].ENA
escreveReg => regs[29][17].ENA
escreveReg => regs[29][18].ENA
escreveReg => regs[29][19].ENA
escreveReg => regs[29][20].ENA
escreveReg => regs[29][21].ENA
escreveReg => regs[29][22].ENA
escreveReg => regs[29][23].ENA
escreveReg => regs[29][24].ENA
escreveReg => regs[29][25].ENA
escreveReg => regs[29][26].ENA
escreveReg => regs[29][27].ENA
escreveReg => regs[29][28].ENA
escreveReg => regs[29][29].ENA
escreveReg => regs[29][30].ENA
escreveReg => regs[29][31].ENA
escreveReg => regs[30][0].ENA
escreveReg => regs[30][1].ENA
escreveReg => regs[30][2].ENA
escreveReg => regs[30][3].ENA
escreveReg => regs[30][4].ENA
escreveReg => regs[30][5].ENA
escreveReg => regs[30][6].ENA
escreveReg => regs[30][7].ENA
escreveReg => regs[30][8].ENA
escreveReg => regs[30][9].ENA
escreveReg => regs[30][10].ENA
escreveReg => regs[30][11].ENA
escreveReg => regs[30][12].ENA
escreveReg => regs[30][13].ENA
escreveReg => regs[30][14].ENA
escreveReg => regs[30][15].ENA
escreveReg => regs[30][16].ENA
escreveReg => regs[30][17].ENA
escreveReg => regs[30][18].ENA
escreveReg => regs[30][19].ENA
escreveReg => regs[30][20].ENA
escreveReg => regs[30][21].ENA
escreveReg => regs[30][22].ENA
escreveReg => regs[30][23].ENA
escreveReg => regs[30][24].ENA
escreveReg => regs[30][25].ENA
escreveReg => regs[30][26].ENA
escreveReg => regs[30][27].ENA
escreveReg => regs[30][28].ENA
escreveReg => regs[30][29].ENA
escreveReg => regs[30][30].ENA
escreveReg => regs[30][31].ENA
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[0] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[1] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[2] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[3] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[4] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[5] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[6] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[7] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[8] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[9] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[10] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[11] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[12] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[13] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[14] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[15] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[16] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[17] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[18] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[19] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[20] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[21] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[22] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[23] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[24] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[25] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[26] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[27] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[28] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[29] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[30] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
dados_escrita[31] => regs.DATAB
endereco[0] => Add0.IN64
endereco[1] => Add0.IN63
endereco[2] => Add0.IN62
endereco[3] => Add0.IN61
endereco[4] => Add0.IN60
endereco[5] => Add0.IN59
endereco[6] => Add0.IN58
endereco[7] => Add0.IN57
endereco[8] => Add0.IN56
endereco[9] => Add0.IN55
endereco[10] => Add0.IN54
endereco[11] => Add0.IN53
endereco[12] => Add0.IN52
endereco[13] => Add0.IN51
endereco[14] => Add0.IN50
endereco[15] => Add0.IN49
endereco[16] => Add0.IN48
endereco[17] => Add0.IN47
endereco[18] => Add0.IN46
endereco[19] => Add0.IN45
endereco[20] => Add0.IN44
endereco[21] => Add0.IN43
endereco[22] => Add0.IN42
endereco[23] => Add0.IN41
endereco[24] => Add0.IN40
endereco[25] => Add0.IN39
endereco[26] => Add0.IN38
endereco[27] => Add0.IN37
endereco[28] => Add0.IN36
endereco[29] => Add0.IN35
endereco[30] => Add0.IN34
endereco[31] => Add0.IN33
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
jal => regs.OUTPUTSELECT
leRS[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
leRS[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
leRS[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
leRS[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
leRS[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
leRS[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
leRS[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
leRS[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
leRS[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
leRS[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
leRS[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
leRS[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
leRS[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
leRS[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
leRS[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
leRS[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
leRS[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
leRS[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
leRS[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
leRS[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
leRS[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
leRS[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
leRS[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
leRS[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
leRS[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
leRS[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
leRS[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
leRS[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
leRS[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
leRS[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
leRS[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
leRS[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
leRT[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
leRT[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
leRT[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
leRT[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
leRT[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
leRT[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
leRT[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
leRT[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
leRT[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
leRT[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
leRT[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
leRT[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
leRT[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
leRT[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
leRT[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
leRT[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
leRT[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
leRT[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
leRT[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
leRT[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
leRT[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
leRT[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
leRT[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
leRT[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
leRT[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
leRT[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
leRT[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
leRT[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
leRT[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
leRT[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
leRT[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
leRT[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
leRD[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
leRD[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
leRD[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
leRD[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
leRD[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
leRD[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
leRD[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
leRD[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
leRD[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
leRD[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
leRD[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
leRD[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
leRD[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
leRD[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
leRD[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
leRD[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
leRD[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
leRD[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
leRD[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
leRD[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
leRD[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
leRD[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
leRD[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
leRD[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
leRD[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
leRD[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
leRD[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
leRD[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
leRD[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
leRD[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
leRD[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
leRD[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|teste|extensor_Bit:BIT
instrucao[0] => Mux31.IN1
instrucao[0] => Mux31.IN2
instrucao[1] => Mux30.IN1
instrucao[1] => Mux30.IN2
instrucao[2] => Mux29.IN1
instrucao[2] => Mux29.IN2
instrucao[3] => Mux28.IN1
instrucao[3] => Mux28.IN2
instrucao[4] => Mux27.IN1
instrucao[4] => Mux27.IN2
instrucao[5] => Mux26.IN1
instrucao[5] => Mux26.IN2
instrucao[6] => Mux25.IN1
instrucao[6] => Mux25.IN2
instrucao[7] => Mux24.IN1
instrucao[7] => Mux24.IN2
instrucao[8] => Mux23.IN1
instrucao[8] => Mux23.IN2
instrucao[9] => Mux22.IN1
instrucao[9] => Mux22.IN2
instrucao[10] => Mux21.IN1
instrucao[10] => Mux21.IN2
instrucao[11] => Mux20.IN1
instrucao[11] => Mux20.IN2
instrucao[12] => Mux19.IN1
instrucao[12] => Mux19.IN2
instrucao[13] => Mux18.IN1
instrucao[13] => Mux18.IN2
instrucao[14] => Mux17.IN1
instrucao[14] => Mux17.IN2
instrucao[15] => Mux0.IN2
instrucao[15] => Mux1.IN2
instrucao[15] => Mux2.IN2
instrucao[15] => Mux3.IN2
instrucao[15] => Mux4.IN2
instrucao[15] => Mux5.IN2
instrucao[15] => Mux6.IN2
instrucao[15] => Mux7.IN2
instrucao[15] => Mux8.IN2
instrucao[15] => Mux9.IN2
instrucao[15] => Mux10.IN2
instrucao[15] => Mux11.IN2
instrucao[15] => Mux12.IN2
instrucao[15] => Mux13.IN2
instrucao[15] => Mux14.IN2
instrucao[15] => Mux15.IN2
instrucao[15] => Mux16.IN1
instrucao[15] => Mux16.IN2
instrucao[16] => Mux15.IN1
instrucao[17] => Mux14.IN1
instrucao[18] => Mux13.IN1
instrucao[19] => Mux12.IN1
instrucao[20] => Mux11.IN1
instrucao[21] => Mux10.IN1
instrucao[22] => Mux9.IN1
instrucao[23] => Mux8.IN1
instrucao[24] => Mux7.IN1
instrucao[25] => Mux0.IN1
instrucao[25] => Mux1.IN1
instrucao[25] => Mux2.IN1
instrucao[25] => Mux3.IN1
instrucao[25] => Mux4.IN1
instrucao[25] => Mux5.IN1
instrucao[25] => Mux6.IN1
instrucao[26] => ~NO_FANOUT~
instrucao[27] => ~NO_FANOUT~
instrucao[28] => ~NO_FANOUT~
instrucao[29] => ~NO_FANOUT~
instrucao[30] => ~NO_FANOUT~
instrucao[31] => ~NO_FANOUT~
valor[0] => Mux31.IN3
valor[1] => Mux30.IN3
valor[2] => Mux29.IN3
valor[3] => Mux28.IN3
valor[4] => Mux27.IN3
valor[5] => Mux26.IN3
valor[6] => Mux25.IN3
valor[7] => Mux24.IN3
valor[8] => Mux23.IN3
valor[9] => Mux22.IN3
valor[10] => Mux21.IN3
valor[11] => Mux20.IN3
valor[12] => Mux19.IN3
valor[13] => Mux18.IN3
valor[14] => Mux17.IN3
valor[15] => Mux16.IN3
valor[16] => Mux15.IN3
valor[17] => Mux0.IN3
valor[17] => Mux1.IN3
valor[17] => Mux2.IN3
valor[17] => Mux3.IN3
valor[17] => Mux4.IN3
valor[17] => Mux5.IN3
valor[17] => Mux6.IN3
valor[17] => Mux7.IN3
valor[17] => Mux8.IN3
valor[17] => Mux9.IN3
valor[17] => Mux10.IN3
valor[17] => Mux11.IN3
valor[17] => Mux12.IN3
valor[17] => Mux13.IN3
valor[17] => Mux14.IN3
ext[0] => Mux0.IN5
ext[0] => Mux1.IN5
ext[0] => Mux2.IN5
ext[0] => Mux3.IN5
ext[0] => Mux4.IN5
ext[0] => Mux5.IN5
ext[0] => Mux6.IN5
ext[0] => Mux7.IN5
ext[0] => Mux8.IN5
ext[0] => Mux9.IN5
ext[0] => Mux10.IN5
ext[0] => Mux11.IN5
ext[0] => Mux12.IN5
ext[0] => Mux13.IN5
ext[0] => Mux14.IN5
ext[0] => Mux15.IN5
ext[0] => Mux16.IN5
ext[0] => Mux17.IN5
ext[0] => Mux18.IN5
ext[0] => Mux19.IN5
ext[0] => Mux20.IN5
ext[0] => Mux21.IN5
ext[0] => Mux22.IN5
ext[0] => Mux23.IN5
ext[0] => Mux24.IN5
ext[0] => Mux25.IN5
ext[0] => Mux26.IN5
ext[0] => Mux27.IN5
ext[0] => Mux28.IN5
ext[0] => Mux29.IN5
ext[0] => Mux30.IN5
ext[0] => Mux31.IN5
ext[1] => Mux0.IN4
ext[1] => Mux1.IN4
ext[1] => Mux2.IN4
ext[1] => Mux3.IN4
ext[1] => Mux4.IN4
ext[1] => Mux5.IN4
ext[1] => Mux6.IN4
ext[1] => Mux7.IN4
ext[1] => Mux8.IN4
ext[1] => Mux9.IN4
ext[1] => Mux10.IN4
ext[1] => Mux11.IN4
ext[1] => Mux12.IN4
ext[1] => Mux13.IN4
ext[1] => Mux14.IN4
ext[1] => Mux15.IN4
ext[1] => Mux16.IN4
ext[1] => Mux17.IN4
ext[1] => Mux18.IN4
ext[1] => Mux19.IN4
ext[1] => Mux20.IN4
ext[1] => Mux21.IN4
ext[1] => Mux22.IN4
ext[1] => Mux23.IN4
ext[1] => Mux24.IN4
ext[1] => Mux25.IN4
ext[1] => Mux26.IN4
ext[1] => Mux27.IN4
ext[1] => Mux28.IN4
ext[1] => Mux29.IN4
ext[1] => Mux30.IN4
ext[1] => Mux31.IN4
imediato[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
imediato[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
imediato[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
imediato[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
imediato[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
imediato[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
imediato[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
imediato[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
imediato[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
imediato[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
imediato[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
imediato[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
imediato[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
imediato[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
imediato[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
imediato[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
imediato[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
imediato[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
imediato[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
imediato[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
imediato[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
imediato[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
imediato[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
imediato[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
imediato[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
imediato[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
imediato[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
imediato[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
imediato[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
imediato[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
imediato[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
imediato[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|teste|controle_ULA:cULA
instrucao[0] => Decoder0.IN5
instrucao[1] => Decoder0.IN4
instrucao[2] => Decoder0.IN3
instrucao[3] => Decoder0.IN2
instrucao[4] => Decoder0.IN1
instrucao[5] => Decoder0.IN0
instrucao[6] => ~NO_FANOUT~
instrucao[7] => ~NO_FANOUT~
instrucao[8] => ~NO_FANOUT~
instrucao[9] => ~NO_FANOUT~
instrucao[10] => ~NO_FANOUT~
instrucao[11] => ~NO_FANOUT~
instrucao[12] => ~NO_FANOUT~
instrucao[13] => ~NO_FANOUT~
instrucao[14] => ~NO_FANOUT~
instrucao[15] => ~NO_FANOUT~
instrucao[16] => ~NO_FANOUT~
instrucao[17] => ~NO_FANOUT~
instrucao[18] => ~NO_FANOUT~
instrucao[19] => ~NO_FANOUT~
instrucao[20] => ~NO_FANOUT~
instrucao[21] => ~NO_FANOUT~
instrucao[22] => ~NO_FANOUT~
instrucao[23] => ~NO_FANOUT~
instrucao[24] => ~NO_FANOUT~
instrucao[25] => ~NO_FANOUT~
instrucao[26] => ~NO_FANOUT~
instrucao[27] => ~NO_FANOUT~
instrucao[28] => ~NO_FANOUT~
instrucao[29] => ~NO_FANOUT~
instrucao[30] => ~NO_FANOUT~
instrucao[31] => ~NO_FANOUT~
opULA[0] => Decoder1.IN1
opULA[0] => Mux0.IN5
opULA[0] => Mux1.IN5
opULA[1] => Decoder1.IN0
opULA[1] => Mux0.IN4
opULA[1] => Mux1.IN4
selec[0] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
selec[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
selec[2] <= selec.DB_MAX_OUTPUT_PORT_TYPE


|teste|ULA:ULA
selec[0] => Mux0.IN9
selec[0] => Mux1.IN9
selec[0] => Mux2.IN9
selec[0] => Mux3.IN9
selec[0] => Mux4.IN9
selec[0] => Mux5.IN9
selec[0] => Mux6.IN9
selec[0] => Mux7.IN9
selec[0] => Mux8.IN9
selec[0] => Mux9.IN9
selec[0] => Mux10.IN9
selec[0] => Mux11.IN9
selec[0] => Mux12.IN9
selec[0] => Mux13.IN9
selec[0] => Mux14.IN9
selec[0] => Mux15.IN9
selec[0] => Mux16.IN9
selec[0] => Mux17.IN9
selec[0] => Mux18.IN9
selec[0] => Mux19.IN9
selec[0] => Mux20.IN9
selec[0] => Mux21.IN9
selec[0] => Mux22.IN9
selec[0] => Mux23.IN9
selec[0] => Mux24.IN9
selec[0] => Mux25.IN9
selec[0] => Mux26.IN9
selec[0] => Mux27.IN9
selec[0] => Mux28.IN9
selec[0] => Mux29.IN9
selec[0] => Mux30.IN9
selec[0] => Mux31.IN9
selec[0] => Equal1.IN5
selec[0] => Equal2.IN5
selec[1] => Mux0.IN8
selec[1] => Mux1.IN8
selec[1] => Mux2.IN8
selec[1] => Mux3.IN8
selec[1] => Mux4.IN8
selec[1] => Mux5.IN8
selec[1] => Mux6.IN8
selec[1] => Mux7.IN8
selec[1] => Mux8.IN8
selec[1] => Mux9.IN8
selec[1] => Mux10.IN8
selec[1] => Mux11.IN8
selec[1] => Mux12.IN8
selec[1] => Mux13.IN8
selec[1] => Mux14.IN8
selec[1] => Mux15.IN8
selec[1] => Mux16.IN8
selec[1] => Mux17.IN8
selec[1] => Mux18.IN8
selec[1] => Mux19.IN8
selec[1] => Mux20.IN8
selec[1] => Mux21.IN8
selec[1] => Mux22.IN8
selec[1] => Mux23.IN8
selec[1] => Mux24.IN8
selec[1] => Mux25.IN8
selec[1] => Mux26.IN8
selec[1] => Mux27.IN8
selec[1] => Mux28.IN8
selec[1] => Mux29.IN8
selec[1] => Mux30.IN8
selec[1] => Mux31.IN8
selec[1] => Equal1.IN4
selec[1] => Equal2.IN4
selec[2] => Mux0.IN7
selec[2] => Mux1.IN7
selec[2] => Mux2.IN7
selec[2] => Mux3.IN7
selec[2] => Mux4.IN7
selec[2] => Mux5.IN7
selec[2] => Mux6.IN7
selec[2] => Mux7.IN7
selec[2] => Mux8.IN7
selec[2] => Mux9.IN7
selec[2] => Mux10.IN7
selec[2] => Mux11.IN7
selec[2] => Mux12.IN7
selec[2] => Mux13.IN7
selec[2] => Mux14.IN7
selec[2] => Mux15.IN7
selec[2] => Mux16.IN7
selec[2] => Mux17.IN7
selec[2] => Mux18.IN7
selec[2] => Mux19.IN7
selec[2] => Mux20.IN7
selec[2] => Mux21.IN7
selec[2] => Mux22.IN7
selec[2] => Mux23.IN7
selec[2] => Mux24.IN7
selec[2] => Mux25.IN7
selec[2] => Mux26.IN7
selec[2] => Mux27.IN7
selec[2] => Mux28.IN7
selec[2] => Mux29.IN7
selec[2] => Mux30.IN7
selec[2] => Mux31.IN7
selec[2] => Equal1.IN3
selec[2] => Equal2.IN3
RS[0] => Mux31.IN10
RS[0] => Add5.IN64
RS[0] => Add6.IN32
RS[1] => Mux30.IN10
RS[1] => Add5.IN63
RS[1] => Add6.IN31
RS[2] => Mux29.IN10
RS[2] => Add5.IN62
RS[2] => Add6.IN30
RS[3] => Mux28.IN10
RS[3] => Add5.IN61
RS[3] => Add6.IN29
RS[4] => Mux27.IN10
RS[4] => Add5.IN60
RS[4] => Add6.IN28
RS[5] => Mux26.IN10
RS[5] => Add5.IN59
RS[5] => Add6.IN27
RS[6] => Mux25.IN10
RS[6] => Add5.IN58
RS[6] => Add6.IN26
RS[7] => Mux24.IN10
RS[7] => Add5.IN57
RS[7] => Add6.IN25
RS[8] => Mux23.IN10
RS[8] => Add5.IN56
RS[8] => Add6.IN24
RS[9] => Mux22.IN10
RS[9] => Add5.IN55
RS[9] => Add6.IN23
RS[10] => Mux21.IN10
RS[10] => Add5.IN54
RS[10] => Add6.IN22
RS[11] => Mux20.IN10
RS[11] => Add5.IN53
RS[11] => Add6.IN21
RS[12] => Mux19.IN10
RS[12] => Add5.IN52
RS[12] => Add6.IN20
RS[13] => Mux18.IN10
RS[13] => Add5.IN51
RS[13] => Add6.IN19
RS[14] => Mux17.IN10
RS[14] => Add5.IN50
RS[14] => Add6.IN18
RS[15] => Mux16.IN10
RS[15] => Add5.IN49
RS[15] => Add6.IN17
RS[16] => Mux15.IN10
RS[16] => Add5.IN48
RS[16] => Add6.IN16
RS[17] => Mux14.IN10
RS[17] => Add5.IN47
RS[17] => Add6.IN15
RS[18] => Mux13.IN10
RS[18] => Add5.IN46
RS[18] => Add6.IN14
RS[19] => Mux12.IN10
RS[19] => Add5.IN45
RS[19] => Add6.IN13
RS[20] => Mux11.IN10
RS[20] => Add5.IN44
RS[20] => Add6.IN12
RS[21] => Mux10.IN10
RS[21] => Add5.IN43
RS[21] => Add6.IN11
RS[22] => Mux9.IN10
RS[22] => Add5.IN42
RS[22] => Add6.IN10
RS[23] => Mux8.IN10
RS[23] => Add5.IN41
RS[23] => Add6.IN9
RS[24] => Mux7.IN10
RS[24] => Add5.IN40
RS[24] => Add6.IN8
RS[25] => Mux6.IN10
RS[25] => Add5.IN39
RS[25] => Add6.IN7
RS[26] => Mux5.IN10
RS[26] => Add5.IN38
RS[26] => Add6.IN6
RS[27] => Mux4.IN10
RS[27] => Add5.IN37
RS[27] => Add6.IN5
RS[28] => Mux3.IN10
RS[28] => Add5.IN36
RS[28] => Add6.IN4
RS[29] => Mux2.IN10
RS[29] => Add5.IN35
RS[29] => Add6.IN3
RS[30] => Mux1.IN10
RS[30] => Add5.IN34
RS[30] => Add6.IN2
RS[31] => Mux0.IN10
RS[31] => Add5.IN33
RS[31] => Add6.IN1
RT[0] => Add0.IN32
RT[0] => Add1.IN64
RT[0] => Mult0.IN31
RT[0] => Div0.IN31
RT[0] => result.IN0
RT[0] => result.IN0
RT[0] => Add3.IN32
RT[0] => Add4.IN64
RT[0] => Add6.IN64
RT[0] => Add5.IN32
RT[0] => Add2.IN33
RT[1] => Add0.IN31
RT[1] => Add1.IN63
RT[1] => Mult0.IN30
RT[1] => Div0.IN30
RT[1] => result.IN0
RT[1] => result.IN0
RT[1] => Add3.IN31
RT[1] => Add4.IN63
RT[1] => Add6.IN63
RT[1] => Add5.IN31
RT[1] => Add2.IN32
RT[2] => Add0.IN30
RT[2] => Add1.IN62
RT[2] => Mult0.IN29
RT[2] => Div0.IN29
RT[2] => result.IN0
RT[2] => result.IN0
RT[2] => Add3.IN30
RT[2] => Add4.IN62
RT[2] => Add6.IN62
RT[2] => Add5.IN30
RT[2] => Add2.IN31
RT[3] => Add0.IN29
RT[3] => Add1.IN61
RT[3] => Mult0.IN28
RT[3] => Div0.IN28
RT[3] => result.IN0
RT[3] => result.IN0
RT[3] => Add3.IN29
RT[3] => Add4.IN61
RT[3] => Add6.IN61
RT[3] => Add5.IN29
RT[3] => Add2.IN30
RT[4] => Add0.IN28
RT[4] => Add1.IN60
RT[4] => Mult0.IN27
RT[4] => Div0.IN27
RT[4] => result.IN0
RT[4] => result.IN0
RT[4] => Add3.IN28
RT[4] => Add4.IN60
RT[4] => Add6.IN60
RT[4] => Add5.IN28
RT[4] => Add2.IN29
RT[5] => Add0.IN27
RT[5] => Add1.IN59
RT[5] => Mult0.IN26
RT[5] => Div0.IN26
RT[5] => result.IN0
RT[5] => result.IN0
RT[5] => Add3.IN27
RT[5] => Add4.IN59
RT[5] => Add6.IN59
RT[5] => Add5.IN27
RT[5] => Add2.IN28
RT[6] => Add0.IN26
RT[6] => Add1.IN58
RT[6] => Mult0.IN25
RT[6] => Div0.IN25
RT[6] => result.IN0
RT[6] => result.IN0
RT[6] => Add3.IN26
RT[6] => Add4.IN58
RT[6] => Add6.IN58
RT[6] => Add5.IN26
RT[6] => Add2.IN27
RT[7] => Add0.IN25
RT[7] => Add1.IN57
RT[7] => Mult0.IN24
RT[7] => Div0.IN24
RT[7] => result.IN0
RT[7] => result.IN0
RT[7] => Add3.IN25
RT[7] => Add4.IN57
RT[7] => Add6.IN57
RT[7] => Add5.IN25
RT[7] => Add2.IN26
RT[8] => Add0.IN24
RT[8] => Add1.IN56
RT[8] => Mult0.IN23
RT[8] => Div0.IN23
RT[8] => result.IN0
RT[8] => result.IN0
RT[8] => Add3.IN24
RT[8] => Add4.IN56
RT[8] => Add6.IN56
RT[8] => Add5.IN24
RT[8] => Add2.IN25
RT[9] => Add0.IN23
RT[9] => Add1.IN55
RT[9] => Mult0.IN22
RT[9] => Div0.IN22
RT[9] => result.IN0
RT[9] => result.IN0
RT[9] => Add3.IN23
RT[9] => Add4.IN55
RT[9] => Add6.IN55
RT[9] => Add5.IN23
RT[9] => Add2.IN24
RT[10] => Add0.IN22
RT[10] => Add1.IN54
RT[10] => Mult0.IN21
RT[10] => Div0.IN21
RT[10] => result.IN0
RT[10] => result.IN0
RT[10] => Add3.IN22
RT[10] => Add4.IN54
RT[10] => Add6.IN54
RT[10] => Add5.IN22
RT[10] => Add2.IN23
RT[11] => Add0.IN21
RT[11] => Add1.IN53
RT[11] => Mult0.IN20
RT[11] => Div0.IN20
RT[11] => result.IN0
RT[11] => result.IN0
RT[11] => Add3.IN21
RT[11] => Add4.IN53
RT[11] => Add6.IN53
RT[11] => Add5.IN21
RT[11] => Add2.IN22
RT[12] => Add0.IN20
RT[12] => Add1.IN52
RT[12] => Mult0.IN19
RT[12] => Div0.IN19
RT[12] => result.IN0
RT[12] => result.IN0
RT[12] => Add3.IN20
RT[12] => Add4.IN52
RT[12] => Add6.IN52
RT[12] => Add5.IN20
RT[12] => Add2.IN21
RT[13] => Add0.IN19
RT[13] => Add1.IN51
RT[13] => Mult0.IN18
RT[13] => Div0.IN18
RT[13] => result.IN0
RT[13] => result.IN0
RT[13] => Add3.IN19
RT[13] => Add4.IN51
RT[13] => Add6.IN51
RT[13] => Add5.IN19
RT[13] => Add2.IN20
RT[14] => Add0.IN18
RT[14] => Add1.IN50
RT[14] => Mult0.IN17
RT[14] => Div0.IN17
RT[14] => result.IN0
RT[14] => result.IN0
RT[14] => Add3.IN18
RT[14] => Add4.IN50
RT[14] => Add6.IN50
RT[14] => Add5.IN18
RT[14] => Add2.IN19
RT[15] => Add0.IN17
RT[15] => Add1.IN49
RT[15] => Mult0.IN16
RT[15] => Div0.IN16
RT[15] => result.IN0
RT[15] => result.IN0
RT[15] => Add3.IN17
RT[15] => Add4.IN49
RT[15] => Add6.IN49
RT[15] => Add5.IN17
RT[15] => Add2.IN18
RT[16] => Add0.IN16
RT[16] => Add1.IN48
RT[16] => Mult0.IN15
RT[16] => Div0.IN15
RT[16] => result.IN0
RT[16] => result.IN0
RT[16] => Add3.IN16
RT[16] => Add4.IN48
RT[16] => Add6.IN48
RT[16] => Add5.IN16
RT[16] => Add2.IN17
RT[17] => Add0.IN15
RT[17] => Add1.IN47
RT[17] => Mult0.IN14
RT[17] => Div0.IN14
RT[17] => result.IN0
RT[17] => result.IN0
RT[17] => Add3.IN15
RT[17] => Add4.IN47
RT[17] => Add6.IN47
RT[17] => Add5.IN15
RT[17] => Add2.IN16
RT[18] => Add0.IN14
RT[18] => Add1.IN46
RT[18] => Mult0.IN13
RT[18] => Div0.IN13
RT[18] => result.IN0
RT[18] => result.IN0
RT[18] => Add3.IN14
RT[18] => Add4.IN46
RT[18] => Add6.IN46
RT[18] => Add5.IN14
RT[18] => Add2.IN15
RT[19] => Add0.IN13
RT[19] => Add1.IN45
RT[19] => Mult0.IN12
RT[19] => Div0.IN12
RT[19] => result.IN0
RT[19] => result.IN0
RT[19] => Add3.IN13
RT[19] => Add4.IN45
RT[19] => Add6.IN45
RT[19] => Add5.IN13
RT[19] => Add2.IN14
RT[20] => Add0.IN12
RT[20] => Add1.IN44
RT[20] => Mult0.IN11
RT[20] => Div0.IN11
RT[20] => result.IN0
RT[20] => result.IN0
RT[20] => Add3.IN12
RT[20] => Add4.IN44
RT[20] => Add6.IN44
RT[20] => Add5.IN12
RT[20] => Add2.IN13
RT[21] => Add0.IN11
RT[21] => Add1.IN43
RT[21] => Mult0.IN10
RT[21] => Div0.IN10
RT[21] => result.IN0
RT[21] => result.IN0
RT[21] => Add3.IN11
RT[21] => Add4.IN43
RT[21] => Add6.IN43
RT[21] => Add5.IN11
RT[21] => Add2.IN12
RT[22] => Add0.IN10
RT[22] => Add1.IN42
RT[22] => Mult0.IN9
RT[22] => Div0.IN9
RT[22] => result.IN0
RT[22] => result.IN0
RT[22] => Add3.IN10
RT[22] => Add4.IN42
RT[22] => Add6.IN42
RT[22] => Add5.IN10
RT[22] => Add2.IN11
RT[23] => Add0.IN9
RT[23] => Add1.IN41
RT[23] => Mult0.IN8
RT[23] => Div0.IN8
RT[23] => result.IN0
RT[23] => result.IN0
RT[23] => Add3.IN9
RT[23] => Add4.IN41
RT[23] => Add6.IN41
RT[23] => Add5.IN9
RT[23] => Add2.IN10
RT[24] => Add0.IN8
RT[24] => Add1.IN40
RT[24] => Mult0.IN7
RT[24] => Div0.IN7
RT[24] => result.IN0
RT[24] => result.IN0
RT[24] => Add3.IN8
RT[24] => Add4.IN40
RT[24] => Add6.IN40
RT[24] => Add5.IN8
RT[24] => Add2.IN9
RT[25] => Add0.IN7
RT[25] => Add1.IN39
RT[25] => Mult0.IN6
RT[25] => Div0.IN6
RT[25] => result.IN0
RT[25] => result.IN0
RT[25] => Add3.IN7
RT[25] => Add4.IN39
RT[25] => Add6.IN39
RT[25] => Add5.IN7
RT[25] => Add2.IN8
RT[26] => Add0.IN6
RT[26] => Add1.IN38
RT[26] => Mult0.IN5
RT[26] => Div0.IN5
RT[26] => result.IN0
RT[26] => result.IN0
RT[26] => Add3.IN6
RT[26] => Add4.IN38
RT[26] => Add6.IN38
RT[26] => Add5.IN6
RT[26] => Add2.IN7
RT[27] => Add0.IN5
RT[27] => Add1.IN37
RT[27] => Mult0.IN4
RT[27] => Div0.IN4
RT[27] => result.IN0
RT[27] => result.IN0
RT[27] => Add3.IN5
RT[27] => Add4.IN37
RT[27] => Add6.IN37
RT[27] => Add5.IN5
RT[27] => Add2.IN6
RT[28] => Add0.IN4
RT[28] => Add1.IN36
RT[28] => Mult0.IN3
RT[28] => Div0.IN3
RT[28] => result.IN0
RT[28] => result.IN0
RT[28] => Add3.IN4
RT[28] => Add4.IN36
RT[28] => Add6.IN36
RT[28] => Add5.IN4
RT[28] => Add2.IN5
RT[29] => Add0.IN3
RT[29] => Add1.IN35
RT[29] => Mult0.IN2
RT[29] => Div0.IN2
RT[29] => result.IN0
RT[29] => result.IN0
RT[29] => Add3.IN3
RT[29] => Add4.IN35
RT[29] => Add6.IN35
RT[29] => Add5.IN3
RT[29] => Add2.IN4
RT[30] => Add0.IN2
RT[30] => Add1.IN34
RT[30] => Mult0.IN1
RT[30] => Div0.IN1
RT[30] => result.IN0
RT[30] => result.IN0
RT[30] => Add3.IN2
RT[30] => Add4.IN34
RT[30] => Add6.IN34
RT[30] => Add5.IN2
RT[30] => Add2.IN3
RT[31] => Add0.IN1
RT[31] => Add1.IN33
RT[31] => Mult0.IN0
RT[31] => Div0.IN0
RT[31] => result.IN0
RT[31] => result.IN0
RT[31] => Add3.IN1
RT[31] => Add4.IN33
RT[31] => Add6.IN33
RT[31] => Add5.IN1
RT[31] => Add2.IN2
RD[0] => Add0.IN64
RD[0] => Mult0.IN63
RD[0] => Div0.IN63
RD[0] => result.IN1
RD[0] => result.IN1
RD[0] => Add1.IN32
RD[0] => Equal0.IN31
RD[1] => Add0.IN63
RD[1] => Mult0.IN62
RD[1] => Div0.IN62
RD[1] => result.IN1
RD[1] => result.IN1
RD[1] => Add1.IN31
RD[1] => Equal0.IN30
RD[2] => Add0.IN62
RD[2] => Mult0.IN61
RD[2] => Div0.IN61
RD[2] => result.IN1
RD[2] => result.IN1
RD[2] => Add1.IN30
RD[2] => Equal0.IN29
RD[3] => Add0.IN61
RD[3] => Mult0.IN60
RD[3] => Div0.IN60
RD[3] => result.IN1
RD[3] => result.IN1
RD[3] => Add1.IN29
RD[3] => Equal0.IN28
RD[4] => Add0.IN60
RD[4] => Mult0.IN59
RD[4] => Div0.IN59
RD[4] => result.IN1
RD[4] => result.IN1
RD[4] => Add1.IN28
RD[4] => Equal0.IN27
RD[5] => Add0.IN59
RD[5] => Mult0.IN58
RD[5] => Div0.IN58
RD[5] => result.IN1
RD[5] => result.IN1
RD[5] => Add1.IN27
RD[5] => Equal0.IN26
RD[6] => Add0.IN58
RD[6] => Mult0.IN57
RD[6] => Div0.IN57
RD[6] => result.IN1
RD[6] => result.IN1
RD[6] => Add1.IN26
RD[6] => Equal0.IN25
RD[7] => Add0.IN57
RD[7] => Mult0.IN56
RD[7] => Div0.IN56
RD[7] => result.IN1
RD[7] => result.IN1
RD[7] => Add1.IN25
RD[7] => Equal0.IN24
RD[8] => Add0.IN56
RD[8] => Mult0.IN55
RD[8] => Div0.IN55
RD[8] => result.IN1
RD[8] => result.IN1
RD[8] => Add1.IN24
RD[8] => Equal0.IN23
RD[9] => Add0.IN55
RD[9] => Mult0.IN54
RD[9] => Div0.IN54
RD[9] => result.IN1
RD[9] => result.IN1
RD[9] => Add1.IN23
RD[9] => Equal0.IN22
RD[10] => Add0.IN54
RD[10] => Mult0.IN53
RD[10] => Div0.IN53
RD[10] => result.IN1
RD[10] => result.IN1
RD[10] => Add1.IN22
RD[10] => Equal0.IN21
RD[11] => Add0.IN53
RD[11] => Mult0.IN52
RD[11] => Div0.IN52
RD[11] => result.IN1
RD[11] => result.IN1
RD[11] => Add1.IN21
RD[11] => Equal0.IN20
RD[12] => Add0.IN52
RD[12] => Mult0.IN51
RD[12] => Div0.IN51
RD[12] => result.IN1
RD[12] => result.IN1
RD[12] => Add1.IN20
RD[12] => Equal0.IN19
RD[13] => Add0.IN51
RD[13] => Mult0.IN50
RD[13] => Div0.IN50
RD[13] => result.IN1
RD[13] => result.IN1
RD[13] => Add1.IN19
RD[13] => Equal0.IN18
RD[14] => Add0.IN50
RD[14] => Mult0.IN49
RD[14] => Div0.IN49
RD[14] => result.IN1
RD[14] => result.IN1
RD[14] => Add1.IN18
RD[14] => Equal0.IN17
RD[15] => Add0.IN49
RD[15] => Mult0.IN48
RD[15] => Div0.IN48
RD[15] => result.IN1
RD[15] => result.IN1
RD[15] => Add1.IN17
RD[15] => Equal0.IN16
RD[16] => Add0.IN48
RD[16] => Mult0.IN47
RD[16] => Div0.IN47
RD[16] => result.IN1
RD[16] => result.IN1
RD[16] => Add1.IN16
RD[16] => Equal0.IN15
RD[17] => Add0.IN47
RD[17] => Mult0.IN46
RD[17] => Div0.IN46
RD[17] => result.IN1
RD[17] => result.IN1
RD[17] => Add1.IN15
RD[17] => Equal0.IN14
RD[18] => Add0.IN46
RD[18] => Mult0.IN45
RD[18] => Div0.IN45
RD[18] => result.IN1
RD[18] => result.IN1
RD[18] => Add1.IN14
RD[18] => Equal0.IN13
RD[19] => Add0.IN45
RD[19] => Mult0.IN44
RD[19] => Div0.IN44
RD[19] => result.IN1
RD[19] => result.IN1
RD[19] => Add1.IN13
RD[19] => Equal0.IN12
RD[20] => Add0.IN44
RD[20] => Mult0.IN43
RD[20] => Div0.IN43
RD[20] => result.IN1
RD[20] => result.IN1
RD[20] => Add1.IN12
RD[20] => Equal0.IN11
RD[21] => Add0.IN43
RD[21] => Mult0.IN42
RD[21] => Div0.IN42
RD[21] => result.IN1
RD[21] => result.IN1
RD[21] => Add1.IN11
RD[21] => Equal0.IN10
RD[22] => Add0.IN42
RD[22] => Mult0.IN41
RD[22] => Div0.IN41
RD[22] => result.IN1
RD[22] => result.IN1
RD[22] => Add1.IN10
RD[22] => Equal0.IN9
RD[23] => Add0.IN41
RD[23] => Mult0.IN40
RD[23] => Div0.IN40
RD[23] => result.IN1
RD[23] => result.IN1
RD[23] => Add1.IN9
RD[23] => Equal0.IN8
RD[24] => Add0.IN40
RD[24] => Mult0.IN39
RD[24] => Div0.IN39
RD[24] => result.IN1
RD[24] => result.IN1
RD[24] => Add1.IN8
RD[24] => Equal0.IN7
RD[25] => Add0.IN39
RD[25] => Mult0.IN38
RD[25] => Div0.IN38
RD[25] => result.IN1
RD[25] => result.IN1
RD[25] => Add1.IN7
RD[25] => Equal0.IN6
RD[26] => Add0.IN38
RD[26] => Mult0.IN37
RD[26] => Div0.IN37
RD[26] => result.IN1
RD[26] => result.IN1
RD[26] => Add1.IN6
RD[26] => Equal0.IN5
RD[27] => Add0.IN37
RD[27] => Mult0.IN36
RD[27] => Div0.IN36
RD[27] => result.IN1
RD[27] => result.IN1
RD[27] => Add1.IN5
RD[27] => Equal0.IN4
RD[28] => Add0.IN36
RD[28] => Mult0.IN35
RD[28] => Div0.IN35
RD[28] => result.IN1
RD[28] => result.IN1
RD[28] => Add1.IN4
RD[28] => Equal0.IN3
RD[29] => Add0.IN35
RD[29] => Mult0.IN34
RD[29] => Div0.IN34
RD[29] => result.IN1
RD[29] => result.IN1
RD[29] => Add1.IN3
RD[29] => Equal0.IN2
RD[30] => Add0.IN34
RD[30] => Mult0.IN33
RD[30] => Div0.IN33
RD[30] => result.IN1
RD[30] => result.IN1
RD[30] => Add1.IN2
RD[30] => Equal0.IN1
RD[31] => Add0.IN33
RD[31] => Mult0.IN32
RD[31] => Div0.IN32
RD[31] => result.IN1
RD[31] => result.IN1
RD[31] => Add1.IN1
RD[31] => Equal0.IN0
IMED[0] => Add3.IN64
IMED[0] => Add4.IN32
IMED[1] => Add3.IN63
IMED[1] => Add4.IN31
IMED[2] => Add3.IN62
IMED[2] => Add4.IN30
IMED[3] => Add3.IN61
IMED[3] => Add4.IN29
IMED[4] => Add3.IN60
IMED[4] => Add4.IN28
IMED[5] => Add3.IN59
IMED[5] => Add4.IN27
IMED[6] => Add3.IN58
IMED[6] => Add4.IN26
IMED[7] => Add3.IN57
IMED[7] => Add4.IN25
IMED[8] => Add3.IN56
IMED[8] => Add4.IN24
IMED[9] => Add3.IN55
IMED[9] => Add4.IN23
IMED[10] => Add3.IN54
IMED[10] => Add4.IN22
IMED[11] => Add3.IN53
IMED[11] => Add4.IN21
IMED[12] => Add3.IN52
IMED[12] => Add4.IN20
IMED[13] => Add3.IN51
IMED[13] => Add4.IN19
IMED[14] => Add3.IN50
IMED[14] => Add4.IN18
IMED[15] => Add3.IN49
IMED[15] => Add4.IN17
IMED[16] => Add3.IN48
IMED[16] => Add4.IN16
IMED[17] => Add3.IN47
IMED[17] => Add4.IN15
IMED[18] => Add3.IN46
IMED[18] => Add4.IN14
IMED[19] => Add3.IN45
IMED[19] => Add4.IN13
IMED[20] => Add3.IN44
IMED[20] => Add4.IN12
IMED[21] => Add3.IN43
IMED[21] => Add4.IN11
IMED[22] => Add3.IN42
IMED[22] => Add4.IN10
IMED[23] => Add3.IN41
IMED[23] => Add4.IN9
IMED[24] => Add3.IN40
IMED[24] => Add4.IN8
IMED[25] => Add3.IN39
IMED[25] => Add4.IN7
IMED[26] => Add3.IN38
IMED[26] => Add4.IN6
IMED[27] => Add3.IN37
IMED[27] => Add4.IN5
IMED[28] => Add3.IN36
IMED[28] => Add4.IN4
IMED[29] => Add3.IN35
IMED[29] => Add4.IN3
IMED[30] => Add3.IN34
IMED[30] => Add4.IN2
IMED[31] => Add3.IN33
IMED[31] => Add4.IN1
origULA[0] => Mux32.IN5
origULA[0] => Mux33.IN5
origULA[0] => Mux34.IN5
origULA[0] => Mux35.IN5
origULA[0] => Mux36.IN5
origULA[0] => Mux37.IN5
origULA[0] => Mux38.IN5
origULA[0] => Mux39.IN5
origULA[0] => Mux40.IN5
origULA[0] => Mux41.IN5
origULA[0] => Mux42.IN5
origULA[0] => Mux43.IN5
origULA[0] => Mux44.IN5
origULA[0] => Mux45.IN5
origULA[0] => Mux46.IN5
origULA[0] => Mux47.IN5
origULA[0] => Mux48.IN5
origULA[0] => Mux49.IN5
origULA[0] => Mux50.IN5
origULA[0] => Mux51.IN5
origULA[0] => Mux52.IN5
origULA[0] => Mux53.IN5
origULA[0] => Mux54.IN5
origULA[0] => Mux55.IN5
origULA[0] => Mux56.IN5
origULA[0] => Mux57.IN5
origULA[0] => Mux58.IN5
origULA[0] => Mux59.IN5
origULA[0] => Mux60.IN5
origULA[0] => Mux61.IN5
origULA[0] => Mux62.IN5
origULA[0] => Mux63.IN5
origULA[1] => Mux32.IN4
origULA[1] => Mux33.IN4
origULA[1] => Mux34.IN4
origULA[1] => Mux35.IN4
origULA[1] => Mux36.IN4
origULA[1] => Mux37.IN4
origULA[1] => Mux38.IN4
origULA[1] => Mux39.IN4
origULA[1] => Mux40.IN4
origULA[1] => Mux41.IN4
origULA[1] => Mux42.IN4
origULA[1] => Mux43.IN4
origULA[1] => Mux44.IN4
origULA[1] => Mux45.IN4
origULA[1] => Mux46.IN4
origULA[1] => Mux47.IN4
origULA[1] => Mux48.IN4
origULA[1] => Mux49.IN4
origULA[1] => Mux50.IN4
origULA[1] => Mux51.IN4
origULA[1] => Mux52.IN4
origULA[1] => Mux53.IN4
origULA[1] => Mux54.IN4
origULA[1] => Mux55.IN4
origULA[1] => Mux56.IN4
origULA[1] => Mux57.IN4
origULA[1] => Mux58.IN4
origULA[1] => Mux59.IN4
origULA[1] => Mux60.IN4
origULA[1] => Mux61.IN4
origULA[1] => Mux62.IN4
origULA[1] => Mux63.IN4
result[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
negativo <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|teste|dados_RAM:DADO
data[0] => ram.DATAB
data[1] => ram.DATAB
data[2] => ram.DATAB
data[3] => ram.DATAB
data[4] => ram.DATAB
data[5] => ram.DATAB
data[6] => ram.DATAB
data[7] => ram.DATAB
data[8] => ram.DATAB
data[9] => ram.DATAB
data[10] => ram.DATAB
data[11] => ram.DATAB
data[12] => ram.DATAB
data[13] => ram.DATAB
data[14] => ram.DATAB
data[15] => ram.DATAB
data[16] => ram.DATAB
data[17] => ram.DATAB
data[18] => ram.DATAB
data[19] => ram.DATAB
data[20] => ram.DATAB
data[21] => ram.DATAB
data[22] => ram.DATAB
data[23] => ram.DATAB
data[24] => ram.DATAB
data[25] => ram.DATAB
data[26] => ram.DATAB
data[27] => ram.DATAB
data[28] => ram.DATAB
data[29] => ram.DATAB
data[30] => ram.DATAB
data[31] => ram.DATAB
endereco_leitura[0] => Add0.IN64
endereco_leitura[0] => Add7.IN32
endereco_leitura[1] => Add0.IN63
endereco_leitura[1] => Add7.IN31
endereco_leitura[2] => Add0.IN62
endereco_leitura[2] => Add7.IN30
endereco_leitura[3] => Add0.IN61
endereco_leitura[3] => Add7.IN29
endereco_leitura[4] => Add0.IN60
endereco_leitura[4] => Add7.IN28
endereco_leitura[5] => Add0.IN59
endereco_leitura[5] => Add7.IN27
endereco_leitura[6] => Add0.IN58
endereco_leitura[6] => Add7.IN26
endereco_leitura[7] => Add0.IN57
endereco_leitura[7] => Add7.IN25
endereco_leitura[8] => Add0.IN56
endereco_leitura[8] => Add7.IN24
endereco_leitura[9] => Add0.IN55
endereco_leitura[9] => Add7.IN23
endereco_leitura[10] => Add0.IN54
endereco_leitura[10] => Add7.IN22
endereco_leitura[11] => Add0.IN53
endereco_leitura[11] => Add7.IN21
endereco_leitura[12] => Add0.IN52
endereco_leitura[12] => Add7.IN20
endereco_leitura[13] => Add0.IN51
endereco_leitura[13] => Add7.IN19
endereco_leitura[14] => Add0.IN50
endereco_leitura[14] => Add7.IN18
endereco_leitura[15] => Add0.IN49
endereco_leitura[15] => Add7.IN17
endereco_leitura[16] => Add0.IN48
endereco_leitura[16] => Add7.IN16
endereco_leitura[17] => Add0.IN47
endereco_leitura[17] => Add7.IN15
endereco_leitura[18] => Add0.IN46
endereco_leitura[18] => Add7.IN14
endereco_leitura[19] => Add0.IN45
endereco_leitura[19] => Add7.IN13
endereco_leitura[20] => Add0.IN44
endereco_leitura[20] => Add7.IN12
endereco_leitura[21] => Add0.IN43
endereco_leitura[21] => Add7.IN11
endereco_leitura[22] => Add0.IN42
endereco_leitura[22] => Add7.IN10
endereco_leitura[23] => Add0.IN41
endereco_leitura[23] => Add7.IN9
endereco_leitura[24] => Add0.IN40
endereco_leitura[24] => Add7.IN8
endereco_leitura[25] => Add0.IN39
endereco_leitura[25] => Add7.IN7
endereco_leitura[26] => Add0.IN38
endereco_leitura[26] => Add7.IN6
endereco_leitura[27] => Add0.IN37
endereco_leitura[27] => Add7.IN5
endereco_leitura[28] => Add0.IN36
endereco_leitura[28] => Add7.IN4
endereco_leitura[29] => Add0.IN35
endereco_leitura[29] => Add7.IN3
endereco_leitura[30] => Add0.IN34
endereco_leitura[30] => Add7.IN2
endereco_leitura[31] => Add0.IN33
endereco_leitura[31] => Add7.IN1
endereco_escrita[0] => Add4.IN32
endereco_escrita[1] => Add4.IN31
endereco_escrita[2] => Add4.IN30
endereco_escrita[3] => Add4.IN29
endereco_escrita[4] => Add4.IN28
endereco_escrita[5] => Add4.IN27
endereco_escrita[6] => Add4.IN26
endereco_escrita[7] => Add4.IN25
endereco_escrita[8] => Add4.IN24
endereco_escrita[9] => Add4.IN23
endereco_escrita[10] => Add4.IN22
endereco_escrita[11] => Add4.IN21
endereco_escrita[12] => Add4.IN20
endereco_escrita[13] => Add4.IN19
endereco_escrita[14] => Add4.IN18
endereco_escrita[15] => Add4.IN17
endereco_escrita[16] => Add4.IN16
endereco_escrita[17] => Add4.IN15
endereco_escrita[18] => Add4.IN14
endereco_escrita[19] => Add4.IN13
endereco_escrita[20] => Add4.IN12
endereco_escrita[21] => Add4.IN11
endereco_escrita[22] => Add4.IN10
endereco_escrita[23] => Add4.IN9
endereco_escrita[24] => Add4.IN8
endereco_escrita[25] => Add4.IN7
endereco_escrita[26] => Add4.IN6
endereco_escrita[27] => Add4.IN5
endereco_escrita[28] => Add4.IN4
endereco_escrita[29] => Add4.IN3
endereco_escrita[30] => Add4.IN2
endereco_escrita[31] => Add4.IN1
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => ram.OUTPUTSELECT
we => encerrou.OUTPUTSELECT
we => resetou.OUTPUTSELECT
read_clock => temp_value[0].CLK
read_clock => temp_value[1].CLK
read_clock => temp_value[2].CLK
read_clock => temp_value[3].CLK
read_clock => temp_value[4].CLK
read_clock => temp_value[5].CLK
read_clock => temp_value[6].CLK
read_clock => temp_value[7].CLK
read_clock => temp_value[8].CLK
read_clock => temp_value[9].CLK
read_clock => temp_value[10].CLK
read_clock => temp_value[11].CLK
read_clock => temp_value[12].CLK
read_clock => temp_value[13].CLK
read_clock => temp_value[14].CLK
read_clock => temp_value[15].CLK
read_clock => temp_value[16].CLK
read_clock => temp_value[17].CLK
read_clock => temp_value[18].CLK
read_clock => temp_value[19].CLK
read_clock => temp_value[20].CLK
read_clock => temp_value[21].CLK
read_clock => temp_value[22].CLK
read_clock => temp_value[23].CLK
read_clock => temp_value[24].CLK
read_clock => temp_value[25].CLK
read_clock => temp_value[26].CLK
read_clock => temp_value[27].CLK
read_clock => temp_value[28].CLK
read_clock => temp_value[29].CLK
read_clock => temp_value[30].CLK
read_clock => temp_value[31].CLK
read_clock => q[0]~reg0.CLK
read_clock => q[1]~reg0.CLK
read_clock => q[2]~reg0.CLK
read_clock => q[3]~reg0.CLK
read_clock => q[4]~reg0.CLK
read_clock => q[5]~reg0.CLK
read_clock => q[6]~reg0.CLK
read_clock => q[7]~reg0.CLK
read_clock => q[8]~reg0.CLK
read_clock => q[9]~reg0.CLK
read_clock => q[10]~reg0.CLK
read_clock => q[11]~reg0.CLK
read_clock => q[12]~reg0.CLK
read_clock => q[13]~reg0.CLK
read_clock => q[14]~reg0.CLK
read_clock => q[15]~reg0.CLK
read_clock => q[16]~reg0.CLK
read_clock => q[17]~reg0.CLK
read_clock => q[18]~reg0.CLK
read_clock => q[19]~reg0.CLK
read_clock => q[20]~reg0.CLK
read_clock => q[21]~reg0.CLK
read_clock => q[22]~reg0.CLK
read_clock => q[23]~reg0.CLK
read_clock => q[24]~reg0.CLK
read_clock => q[25]~reg0.CLK
read_clock => q[26]~reg0.CLK
read_clock => q[27]~reg0.CLK
read_clock => q[28]~reg0.CLK
read_clock => q[29]~reg0.CLK
read_clock => q[30]~reg0.CLK
read_clock => q[31]~reg0.CLK
write_clock => ram.we_a.CLK
write_clock => ram.waddr_a[9].CLK
write_clock => ram.waddr_a[8].CLK
write_clock => ram.waddr_a[7].CLK
write_clock => ram.waddr_a[6].CLK
write_clock => ram.waddr_a[5].CLK
write_clock => ram.waddr_a[4].CLK
write_clock => ram.waddr_a[3].CLK
write_clock => ram.waddr_a[2].CLK
write_clock => ram.waddr_a[1].CLK
write_clock => ram.waddr_a[0].CLK
write_clock => ram.data_a[31].CLK
write_clock => ram.data_a[30].CLK
write_clock => ram.data_a[29].CLK
write_clock => ram.data_a[28].CLK
write_clock => ram.data_a[27].CLK
write_clock => ram.data_a[26].CLK
write_clock => ram.data_a[25].CLK
write_clock => ram.data_a[24].CLK
write_clock => ram.data_a[23].CLK
write_clock => ram.data_a[22].CLK
write_clock => ram.data_a[21].CLK
write_clock => ram.data_a[20].CLK
write_clock => ram.data_a[19].CLK
write_clock => ram.data_a[18].CLK
write_clock => ram.data_a[17].CLK
write_clock => ram.data_a[16].CLK
write_clock => ram.data_a[15].CLK
write_clock => ram.data_a[14].CLK
write_clock => ram.data_a[13].CLK
write_clock => ram.data_a[12].CLK
write_clock => ram.data_a[11].CLK
write_clock => ram.data_a[10].CLK
write_clock => ram.data_a[9].CLK
write_clock => ram.data_a[8].CLK
write_clock => ram.data_a[7].CLK
write_clock => ram.data_a[6].CLK
write_clock => ram.data_a[5].CLK
write_clock => ram.data_a[4].CLK
write_clock => ram.data_a[3].CLK
write_clock => ram.data_a[2].CLK
write_clock => ram.data_a[1].CLK
write_clock => ram.data_a[0].CLK
write_clock => encerrou.CLK
write_clock => resetou.CLK
write_clock => i[0].CLK
write_clock => i[1].CLK
write_clock => i[2].CLK
write_clock => i[3].CLK
write_clock => i[4].CLK
write_clock => i[5].CLK
write_clock => i[6].CLK
write_clock => i[7].CLK
write_clock => i[8].CLK
write_clock => i[9].CLK
write_clock => i[10].CLK
write_clock => i[11].CLK
write_clock => i[12].CLK
write_clock => i[13].CLK
write_clock => i[14].CLK
write_clock => i[15].CLK
write_clock => i[16].CLK
write_clock => i[17].CLK
write_clock => i[18].CLK
write_clock => i[19].CLK
write_clock => i[20].CLK
write_clock => i[21].CLK
write_clock => i[22].CLK
write_clock => i[23].CLK
write_clock => i[24].CLK
write_clock => i[25].CLK
write_clock => i[26].CLK
write_clock => i[27].CLK
write_clock => i[28].CLK
write_clock => i[29].CLK
write_clock => i[30].CLK
write_clock => i[31].CLK
write_clock => programa[0].CLK
write_clock => programa[1].CLK
write_clock => programa[2].CLK
write_clock => programa[3].CLK
write_clock => programa[4].CLK
write_clock => programa[5].CLK
write_clock => programa[6].CLK
write_clock => programa[7].CLK
write_clock => programa[8].CLK
write_clock => programa[9].CLK
write_clock => programa[10].CLK
write_clock => programa[11].CLK
write_clock => programa[12].CLK
write_clock => programa[13].CLK
write_clock => programa[14].CLK
write_clock => programa[15].CLK
write_clock => programa[16].CLK
write_clock => programa[17].CLK
write_clock => programa[18].CLK
write_clock => programa[19].CLK
write_clock => programa[20].CLK
write_clock => programa[21].CLK
write_clock => programa[22].CLK
write_clock => programa[23].CLK
write_clock => programa[24].CLK
write_clock => programa[25].CLK
write_clock => programa[26].CLK
write_clock => programa[27].CLK
write_clock => programa[28].CLK
write_clock => programa[29].CLK
write_clock => programa[30].CLK
write_clock => programa[31].CLK
write_clock => execProgram[0].CLK
write_clock => execProgram[1].CLK
write_clock => execProgram[2].CLK
write_clock => execProgram[3].CLK
write_clock => execProgram[4].CLK
write_clock => execProgram[5].CLK
write_clock => execProgram[6].CLK
write_clock => execProgram[7].CLK
write_clock => execProgram[8].CLK
write_clock => execProgram[9].CLK
write_clock => execProgram[10].CLK
write_clock => execProgram[11].CLK
write_clock => execProgram[12].CLK
write_clock => execProgram[13].CLK
write_clock => execProgram[14].CLK
write_clock => execProgram[15].CLK
write_clock => execProgram[16].CLK
write_clock => execProgram[17].CLK
write_clock => execProgram[18].CLK
write_clock => execProgram[19].CLK
write_clock => execProgram[20].CLK
write_clock => execProgram[21].CLK
write_clock => execProgram[22].CLK
write_clock => execProgram[23].CLK
write_clock => execProgram[24].CLK
write_clock => execProgram[25].CLK
write_clock => execProgram[26].CLK
write_clock => execProgram[27].CLK
write_clock => execProgram[28].CLK
write_clock => execProgram[29].CLK
write_clock => execProgram[30].CLK
write_clock => execProgram[31].CLK
write_clock => ram.CLK0
offset_register => always1.IN0
spc => always1.IN1
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => ram.OUTPUTSELECT
spc => encerrou.ENA
spc => resetou.ENA
lpc => always1.IN1
lpc => ram.raddr_a[9].OUTPUTSELECT
lpc => ram.raddr_a[8].OUTPUTSELECT
lpc => ram.raddr_a[7].OUTPUTSELECT
lpc => ram.raddr_a[6].OUTPUTSELECT
lpc => ram.raddr_a[5].OUTPUTSELECT
lpc => ram.raddr_a[4].OUTPUTSELECT
lpc => ram.raddr_a[3].OUTPUTSELECT
lpc => ram.raddr_a[2].OUTPUTSELECT
lpc => ram.raddr_a[1].OUTPUTSELECT
lpc => ram.raddr_a[0].OUTPUTSELECT
nextProgram => i[0].ENA
nextProgram => i[1].ENA
nextProgram => i[2].ENA
nextProgram => i[3].ENA
nextProgram => i[4].ENA
nextProgram => i[5].ENA
nextProgram => i[6].ENA
nextProgram => i[7].ENA
nextProgram => i[8].ENA
nextProgram => i[9].ENA
nextProgram => i[10].ENA
nextProgram => i[11].ENA
nextProgram => i[12].ENA
nextProgram => i[13].ENA
nextProgram => i[14].ENA
nextProgram => i[15].ENA
nextProgram => i[16].ENA
nextProgram => i[17].ENA
nextProgram => i[18].ENA
nextProgram => i[19].ENA
nextProgram => i[20].ENA
nextProgram => i[21].ENA
nextProgram => i[22].ENA
nextProgram => i[23].ENA
nextProgram => i[24].ENA
nextProgram => i[25].ENA
nextProgram => i[26].ENA
nextProgram => i[27].ENA
nextProgram => i[28].ENA
nextProgram => i[29].ENA
nextProgram => i[30].ENA
nextProgram => i[31].ENA
nextProgram => programa[0].ENA
nextProgram => programa[1].ENA
nextProgram => programa[2].ENA
nextProgram => programa[3].ENA
nextProgram => programa[4].ENA
nextProgram => programa[5].ENA
nextProgram => programa[6].ENA
nextProgram => programa[7].ENA
nextProgram => programa[8].ENA
nextProgram => programa[9].ENA
nextProgram => programa[10].ENA
nextProgram => programa[11].ENA
nextProgram => programa[12].ENA
nextProgram => programa[13].ENA
nextProgram => programa[14].ENA
nextProgram => programa[15].ENA
nextProgram => programa[16].ENA
nextProgram => programa[17].ENA
nextProgram => programa[18].ENA
nextProgram => programa[19].ENA
nextProgram => programa[20].ENA
nextProgram => programa[21].ENA
nextProgram => programa[22].ENA
nextProgram => programa[23].ENA
nextProgram => programa[24].ENA
nextProgram => programa[25].ENA
nextProgram => programa[26].ENA
nextProgram => programa[27].ENA
nextProgram => programa[28].ENA
nextProgram => programa[29].ENA
nextProgram => programa[30].ENA
nextProgram => programa[31].ENA
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
changeProgram => execProgram.OUTPUTSELECT
enderecoSpc[0] => Add3.IN64
enderecoSpc[1] => Add3.IN63
enderecoSpc[2] => Add3.IN62
enderecoSpc[3] => Add3.IN61
enderecoSpc[4] => Add3.IN60
enderecoSpc[5] => Add3.IN59
enderecoSpc[6] => Add3.IN58
enderecoSpc[7] => Add3.IN57
enderecoSpc[8] => Add3.IN56
enderecoSpc[9] => Add3.IN55
enderecoSpc[10] => Add3.IN54
enderecoSpc[11] => Add3.IN53
enderecoSpc[12] => Add3.IN52
enderecoSpc[13] => Add3.IN51
enderecoSpc[14] => Add3.IN50
enderecoSpc[15] => Add3.IN49
enderecoSpc[16] => Add3.IN48
enderecoSpc[17] => Add3.IN47
enderecoSpc[18] => Add3.IN46
enderecoSpc[19] => Add3.IN45
enderecoSpc[20] => Add3.IN44
enderecoSpc[21] => Add3.IN43
enderecoSpc[22] => Add3.IN42
enderecoSpc[23] => Add3.IN41
enderecoSpc[24] => Add3.IN40
enderecoSpc[25] => Add3.IN39
enderecoSpc[26] => Add3.IN38
enderecoSpc[27] => Add3.IN37
enderecoSpc[28] => Add3.IN36
enderecoSpc[29] => Add3.IN35
enderecoSpc[30] => Add3.IN34
enderecoSpc[31] => Add3.IN33
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => ram.OUTPUTSELECT
endProgram => resetou.OUTPUTSELECT
endProgram => encerrou.DATAA
endProgram => temp_value[15].ENA
endProgram => temp_value[14].ENA
endProgram => temp_value[13].ENA
endProgram => temp_value[12].ENA
endProgram => temp_value[11].ENA
endProgram => temp_value[10].ENA
endProgram => temp_value[9].ENA
endProgram => temp_value[8].ENA
endProgram => temp_value[7].ENA
endProgram => temp_value[6].ENA
endProgram => temp_value[5].ENA
endProgram => temp_value[4].ENA
endProgram => temp_value[3].ENA
endProgram => temp_value[2].ENA
endProgram => temp_value[1].ENA
endProgram => temp_value[0].ENA
endProgram => temp_value[16].ENA
endProgram => temp_value[17].ENA
endProgram => temp_value[18].ENA
endProgram => temp_value[19].ENA
endProgram => temp_value[20].ENA
endProgram => temp_value[21].ENA
endProgram => temp_value[22].ENA
endProgram => temp_value[23].ENA
endProgram => temp_value[24].ENA
endProgram => temp_value[25].ENA
endProgram => temp_value[26].ENA
endProgram => temp_value[27].ENA
endProgram => temp_value[28].ENA
endProgram => temp_value[29].ENA
endProgram => temp_value[30].ENA
endProgram => temp_value[31].ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|mux_Mem:MUX
dadosLidos[0] => saida.DATAB
dadosLidos[1] => saida.DATAB
dadosLidos[2] => saida.DATAB
dadosLidos[3] => saida.DATAB
dadosLidos[4] => saida.DATAB
dadosLidos[5] => saida.DATAB
dadosLidos[6] => saida.DATAB
dadosLidos[7] => saida.DATAB
dadosLidos[8] => saida.DATAB
dadosLidos[9] => saida.DATAB
dadosLidos[10] => saida.DATAB
dadosLidos[11] => saida.DATAB
dadosLidos[12] => saida.DATAB
dadosLidos[13] => saida.DATAB
dadosLidos[14] => saida.DATAB
dadosLidos[15] => saida.DATAB
dadosLidos[16] => saida.DATAB
dadosLidos[17] => saida.DATAB
dadosLidos[18] => saida.DATAB
dadosLidos[19] => saida.DATAB
dadosLidos[20] => saida.DATAB
dadosLidos[21] => saida.DATAB
dadosLidos[22] => saida.DATAB
dadosLidos[23] => saida.DATAB
dadosLidos[24] => saida.DATAB
dadosLidos[25] => saida.DATAB
dadosLidos[26] => saida.DATAB
dadosLidos[27] => saida.DATAB
dadosLidos[28] => saida.DATAB
dadosLidos[29] => saida.DATAB
dadosLidos[30] => saida.DATAB
dadosLidos[31] => saida.DATAB
result[0] => saida.DATAA
result[1] => saida.DATAA
result[2] => saida.DATAA
result[3] => saida.DATAA
result[4] => saida.DATAA
result[5] => saida.DATAA
result[6] => saida.DATAA
result[7] => saida.DATAA
result[8] => saida.DATAA
result[9] => saida.DATAA
result[10] => saida.DATAA
result[11] => saida.DATAA
result[12] => saida.DATAA
result[13] => saida.DATAA
result[14] => saida.DATAA
result[15] => saida.DATAA
result[16] => saida.DATAA
result[17] => saida.DATAA
result[18] => saida.DATAA
result[19] => saida.DATAA
result[20] => saida.DATAA
result[21] => saida.DATAA
result[22] => saida.DATAA
result[23] => saida.DATAA
result[24] => saida.DATAA
result[25] => saida.DATAA
result[26] => saida.DATAA
result[27] => saida.DATAA
result[28] => saida.DATAA
result[29] => saida.DATAA
result[30] => saida.DATAA
result[31] => saida.DATAA
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
memReg => saida.OUTPUTSELECT
saida[0] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida.DB_MAX_OUTPUT_PORT_TYPE


|teste|saidaDados:SaidaDados
clock => segmentosPrograma[0]~reg0.CLK
clock => segmentosPrograma[1]~reg0.CLK
clock => segmentosPrograma[2]~reg0.CLK
clock => segmentosPrograma[3]~reg0.CLK
clock => segmentosPrograma[4]~reg0.CLK
clock => segmentosPrograma[5]~reg0.CLK
clock => segmentosPrograma[6]~reg0.CLK
clock => segmentosPrograma[7]~reg0.CLK
clock => segmentosPrograma[8]~reg0.CLK
clock => segmentosPrograma[9]~reg0.CLK
clock => segmentosPrograma[10]~reg0.CLK
clock => segmentosPrograma[11]~reg0.CLK
clock => segmentosPrograma[12]~reg0.CLK
clock => segmentosPrograma[13]~reg0.CLK
clock => segmentosPrograma[14]~reg0.CLK
clock => segmentosPrograma[15]~reg0.CLK
clock => segmentosPrograma[16]~reg0.CLK
clock => segmentosPrograma[17]~reg0.CLK
clock => segmentosPrograma[18]~reg0.CLK
clock => segmentosPrograma[19]~reg0.CLK
clock => segmentosPrograma[20]~reg0.CLK
clock => segmentosPrograma[21]~reg0.CLK
clock => segmentosPrograma[22]~reg0.CLK
clock => segmentosPrograma[23]~reg0.CLK
clock => segmentosPrograma[24]~reg0.CLK
clock => segmentosPrograma[25]~reg0.CLK
clock => segmentosPrograma[26]~reg0.CLK
clock => segmentosPrograma[27]~reg0.CLK
clock => segmentosPrograma[28]~reg0.CLK
clock => segmentosPrograma[29]~reg0.CLK
clock => segmentosPrograma[30]~reg0.CLK
clock => segmentosPrograma[31]~reg0.CLK
clock => neg~reg0.CLK
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
clock => segmentos[0]~reg0.CLK
clock => segmentos[1]~reg0.CLK
clock => segmentos[2]~reg0.CLK
clock => segmentos[3]~reg0.CLK
clock => segmentos[4]~reg0.CLK
clock => segmentos[5]~reg0.CLK
clock => segmentos[6]~reg0.CLK
clock => segmentos[7]~reg0.CLK
clock => segmentos[8]~reg0.CLK
clock => segmentos[9]~reg0.CLK
clock => segmentos[10]~reg0.CLK
clock => segmentos[11]~reg0.CLK
clock => segmentos[12]~reg0.CLK
clock => segmentos[13]~reg0.CLK
clock => segmentos[14]~reg0.CLK
clock => segmentos[15]~reg0.CLK
clock => segmentos[16]~reg0.CLK
clock => segmentos[17]~reg0.CLK
clock => segmentos[18]~reg0.CLK
clock => segmentos[19]~reg0.CLK
clock => segmentos[20]~reg0.CLK
clock => segmentos[21]~reg0.CLK
clock => segmentos[22]~reg0.CLK
clock => segmentos[23]~reg0.CLK
clock => segmentos[24]~reg0.CLK
clock => segmentos[25]~reg0.CLK
clock => segmentos[26]~reg0.CLK
clock => segmentos[27]~reg0.CLK
clock => segmentos[28]~reg0.CLK
clock => segmentos[29]~reg0.CLK
clock => segmentos[30]~reg0.CLK
clock => segmentos[31]~reg0.CLK
dados[0] => dadosPos.DATAA
dados[0] => Add0.IN64
dados[1] => dadosPos.DATAA
dados[1] => Add0.IN63
dados[2] => dadosPos.DATAA
dados[2] => Add0.IN62
dados[3] => dadosPos.DATAA
dados[3] => Add0.IN61
dados[4] => dadosPos.DATAA
dados[4] => Add0.IN60
dados[5] => dadosPos.DATAA
dados[5] => Add0.IN59
dados[6] => dadosPos.DATAA
dados[6] => Add0.IN58
dados[7] => dadosPos.DATAA
dados[7] => Add0.IN57
dados[8] => dadosPos.DATAA
dados[8] => Add0.IN56
dados[9] => dadosPos.DATAA
dados[9] => Add0.IN55
dados[10] => dadosPos.DATAA
dados[10] => Add0.IN54
dados[11] => dadosPos.DATAA
dados[11] => Add0.IN53
dados[12] => dadosPos.DATAA
dados[12] => Add0.IN52
dados[13] => dadosPos.DATAA
dados[13] => Add0.IN51
dados[14] => dadosPos.DATAA
dados[14] => Add0.IN50
dados[15] => dadosPos.DATAA
dados[15] => Add0.IN49
dados[16] => dadosPos.DATAA
dados[16] => Add0.IN48
dados[17] => dadosPos.DATAA
dados[17] => Add0.IN47
dados[18] => dadosPos.DATAA
dados[18] => Add0.IN46
dados[19] => dadosPos.DATAA
dados[19] => Add0.IN45
dados[20] => dadosPos.DATAA
dados[20] => Add0.IN44
dados[21] => dadosPos.DATAA
dados[21] => Add0.IN43
dados[22] => dadosPos.DATAA
dados[22] => Add0.IN42
dados[23] => dadosPos.DATAA
dados[23] => Add0.IN41
dados[24] => dadosPos.DATAA
dados[24] => Add0.IN40
dados[25] => dadosPos.DATAA
dados[25] => Add0.IN39
dados[26] => dadosPos.DATAA
dados[26] => Add0.IN38
dados[27] => dadosPos.DATAA
dados[27] => Add0.IN37
dados[28] => dadosPos.DATAA
dados[28] => Add0.IN36
dados[29] => dadosPos.DATAA
dados[29] => Add0.IN35
dados[30] => dadosPos.DATAA
dados[30] => Add0.IN34
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => neg.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => dadosPos.OUTPUTSELECT
dados[31] => neg.OUTPUTSELECT
dados[31] => Add0.IN33
dados[31] => neg.DATAB
endereco[0] => dadosPos.DATAA
endereco[0] => segmentosPrograma[0]~reg0.DATAIN
endereco[0] => saida[0]~reg0.DATAIN
endereco[1] => dadosPos.DATAA
endereco[1] => LessThan552.IN8
endereco[1] => Add553.IN8
endereco[1] => segmentosPrograma.DATAA
endereco[1] => saida[1]~reg0.DATAIN
endereco[2] => dadosPos.DATAA
endereco[2] => LessThan544.IN8
endereco[2] => Add545.IN8
endereco[2] => segmentosPrograma.DATAA
endereco[2] => saida[2]~reg0.DATAIN
endereco[3] => dadosPos.DATAA
endereco[3] => LessThan536.IN8
endereco[3] => Add537.IN8
endereco[3] => segmentosPrograma.DATAA
endereco[3] => saida[3]~reg0.DATAIN
endereco[4] => dadosPos.DATAA
endereco[4] => LessThan528.IN8
endereco[4] => Add529.IN8
endereco[4] => segmentosPrograma.DATAA
endereco[4] => saida[4]~reg0.DATAIN
endereco[5] => dadosPos.DATAA
endereco[5] => LessThan520.IN8
endereco[5] => Add521.IN8
endereco[5] => segmentosPrograma.DATAA
endereco[5] => saida[5]~reg0.DATAIN
endereco[6] => dadosPos.DATAA
endereco[6] => LessThan512.IN8
endereco[6] => Add513.IN8
endereco[6] => segmentosPrograma.DATAA
endereco[6] => saida[6]~reg0.DATAIN
endereco[7] => dadosPos.DATAA
endereco[7] => LessThan504.IN8
endereco[7] => Add505.IN8
endereco[7] => segmentosPrograma.DATAA
endereco[7] => saida[7]~reg0.DATAIN
endereco[8] => dadosPos.DATAA
endereco[8] => LessThan497.IN8
endereco[8] => Add498.IN8
endereco[8] => segmentosPrograma.DATAA
endereco[8] => saida[8]~reg0.DATAIN
endereco[9] => dadosPos.DATAA
endereco[9] => LessThan490.IN8
endereco[9] => Add491.IN8
endereco[9] => segmentosPrograma.DATAA
endereco[9] => saida[9]~reg0.DATAIN
endereco[10] => dadosPos.DATAA
endereco[10] => LessThan483.IN8
endereco[10] => Add484.IN8
endereco[10] => segmentosPrograma.DATAA
endereco[10] => saida[10]~reg0.DATAIN
endereco[11] => dadosPos.DATAA
endereco[11] => LessThan477.IN8
endereco[11] => Add478.IN8
endereco[11] => segmentosPrograma.DATAA
endereco[11] => saida[11]~reg0.DATAIN
endereco[12] => dadosPos.DATAA
endereco[12] => LessThan471.IN8
endereco[12] => Add472.IN8
endereco[12] => segmentosPrograma.DATAA
endereco[12] => saida[12]~reg0.DATAIN
endereco[13] => dadosPos.DATAA
endereco[13] => LessThan465.IN8
endereco[13] => Add466.IN8
endereco[13] => segmentosPrograma.DATAA
endereco[13] => saida[13]~reg0.DATAIN
endereco[14] => dadosPos.DATAA
endereco[14] => LessThan460.IN8
endereco[14] => Add461.IN8
endereco[14] => segmentosPrograma.DATAA
endereco[14] => saida[14]~reg0.DATAIN
endereco[15] => dadosPos.DATAA
endereco[15] => LessThan455.IN8
endereco[15] => Add456.IN8
endereco[15] => segmentosPrograma.DATAA
endereco[15] => saida[15]~reg0.DATAIN
endereco[16] => dadosPos.DATAA
endereco[16] => LessThan450.IN8
endereco[16] => Add451.IN8
endereco[16] => segmentosPrograma.DATAA
endereco[16] => saida[16]~reg0.DATAIN
endereco[17] => dadosPos.DATAA
endereco[17] => LessThan446.IN8
endereco[17] => Add447.IN8
endereco[17] => segmentosPrograma.DATAA
endereco[17] => saida[17]~reg0.DATAIN
endereco[18] => dadosPos.DATAA
endereco[18] => LessThan442.IN8
endereco[18] => Add443.IN8
endereco[18] => segmentosPrograma.DATAA
endereco[18] => saida[18]~reg0.DATAIN
endereco[19] => dadosPos.DATAA
endereco[19] => LessThan438.IN8
endereco[19] => Add439.IN8
endereco[19] => segmentosPrograma.DATAA
endereco[19] => saida[19]~reg0.DATAIN
endereco[20] => dadosPos.DATAA
endereco[20] => LessThan435.IN8
endereco[20] => Add436.IN8
endereco[20] => segmentosPrograma.DATAA
endereco[20] => saida[20]~reg0.DATAIN
endereco[21] => dadosPos.DATAA
endereco[21] => LessThan432.IN8
endereco[21] => Add433.IN8
endereco[21] => segmentosPrograma.DATAA
endereco[21] => saida[21]~reg0.DATAIN
endereco[22] => dadosPos.DATAA
endereco[22] => LessThan429.IN8
endereco[22] => Add430.IN8
endereco[22] => segmentosPrograma.DATAA
endereco[22] => saida[22]~reg0.DATAIN
endereco[23] => dadosPos.DATAA
endereco[23] => LessThan427.IN8
endereco[23] => Add428.IN8
endereco[23] => segmentosPrograma.DATAA
endereco[23] => saida[23]~reg0.DATAIN
endereco[24] => dadosPos.DATAA
endereco[24] => LessThan425.IN8
endereco[24] => Add426.IN8
endereco[24] => segmentosPrograma.DATAA
endereco[24] => saida[24]~reg0.DATAIN
endereco[25] => dadosPos.DATAA
endereco[25] => LessThan423.IN8
endereco[25] => Add424.IN8
endereco[25] => segmentosPrograma.DATAA
endereco[25] => saida[25]~reg0.DATAIN
endereco[26] => dadosPos.DATAA
endereco[26] => LessThan422.IN8
endereco[26] => Add423.IN8
endereco[26] => segmentosPrograma.DATAA
endereco[26] => saida[26]~reg0.DATAIN
endereco[27] => dadosPos.DATAA
endereco[27] => LessThan421.IN8
endereco[27] => Add422.IN8
endereco[27] => segmentosPrograma.DATAA
endereco[27] => saida[27]~reg0.DATAIN
endereco[28] => dadosPos.DATAA
endereco[28] => LessThan420.IN6
endereco[28] => Add421.IN6
endereco[28] => segmentosPrograma.DATAA
endereco[28] => saida[28]~reg0.DATAIN
endereco[29] => dadosPos.DATAA
endereco[29] => LessThan420.IN5
endereco[29] => Add421.IN5
endereco[29] => segmentosPrograma.DATAA
endereco[29] => saida[29]~reg0.DATAIN
endereco[30] => dadosPos.DATAA
endereco[30] => LessThan420.IN4
endereco[30] => Add421.IN4
endereco[30] => segmentosPrograma.DATAA
endereco[30] => saida[30]~reg0.DATAIN
endereco[31] => saida[31]~reg0.DATAIN
entrada[0] => segmentos.DATAB
entrada[1] => LessThan412.IN8
entrada[1] => Add413.IN8
entrada[1] => segmentos.DATAA
entrada[2] => LessThan404.IN8
entrada[2] => Add405.IN8
entrada[2] => segmentos.DATAA
entrada[3] => LessThan396.IN8
entrada[3] => Add397.IN8
entrada[3] => segmentos.DATAA
entrada[4] => LessThan388.IN8
entrada[4] => Add389.IN8
entrada[4] => segmentos.DATAA
entrada[5] => LessThan380.IN8
entrada[5] => Add381.IN8
entrada[5] => segmentos.DATAA
entrada[6] => LessThan372.IN8
entrada[6] => Add373.IN8
entrada[6] => segmentos.DATAA
entrada[7] => LessThan364.IN8
entrada[7] => Add365.IN8
entrada[7] => segmentos.DATAA
entrada[8] => LessThan357.IN8
entrada[8] => Add358.IN8
entrada[8] => segmentos.DATAA
entrada[9] => LessThan350.IN8
entrada[9] => Add351.IN8
entrada[9] => segmentos.DATAA
entrada[10] => LessThan343.IN8
entrada[10] => Add344.IN8
entrada[10] => segmentos.DATAA
entrada[11] => LessThan337.IN8
entrada[11] => Add338.IN8
entrada[11] => segmentos.DATAA
entrada[12] => LessThan331.IN8
entrada[12] => Add332.IN8
entrada[12] => segmentos.DATAA
entrada[13] => LessThan325.IN8
entrada[13] => Add326.IN8
entrada[13] => segmentos.DATAA
entrada[14] => LessThan320.IN8
entrada[14] => Add321.IN8
entrada[14] => segmentos.DATAA
entrada[15] => LessThan315.IN8
entrada[15] => Add316.IN8
entrada[15] => segmentos.DATAA
entrada[16] => LessThan310.IN8
entrada[16] => Add311.IN8
entrada[16] => segmentos.DATAA
entrada[17] => LessThan306.IN8
entrada[17] => Add307.IN8
entrada[17] => segmentos.DATAA
entrada[18] => LessThan302.IN8
entrada[18] => Add303.IN8
entrada[18] => segmentos.DATAA
entrada[19] => LessThan298.IN8
entrada[19] => Add299.IN8
entrada[19] => segmentos.DATAA
entrada[20] => LessThan295.IN8
entrada[20] => Add296.IN8
entrada[20] => segmentos.DATAA
entrada[21] => LessThan292.IN8
entrada[21] => Add293.IN8
entrada[21] => segmentos.DATAA
entrada[22] => LessThan289.IN8
entrada[22] => Add290.IN8
entrada[22] => segmentos.DATAA
entrada[23] => LessThan287.IN8
entrada[23] => Add288.IN8
entrada[23] => segmentos.DATAA
entrada[24] => LessThan285.IN8
entrada[24] => Add286.IN8
entrada[24] => segmentos.DATAA
entrada[25] => LessThan283.IN8
entrada[25] => Add284.IN8
entrada[25] => segmentos.DATAA
entrada[26] => LessThan282.IN8
entrada[26] => Add283.IN8
entrada[26] => segmentos.DATAA
entrada[27] => LessThan281.IN8
entrada[27] => Add282.IN8
entrada[27] => segmentos.DATAA
entrada[28] => LessThan280.IN6
entrada[28] => Add281.IN6
entrada[28] => segmentos.DATAA
entrada[29] => LessThan280.IN5
entrada[29] => Add281.IN5
entrada[29] => segmentos.DATAA
entrada[30] => LessThan280.IN4
entrada[30] => Add281.IN4
entrada[30] => segmentos.DATAA
entrada[31] => ~NO_FANOUT~
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => segmentos.OUTPUTSELECT
out => neg.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
in => segmentos.OUTPUTSELECT
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[0] <= segmentos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[1] <= segmentos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[2] <= segmentos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[3] <= segmentos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[4] <= segmentos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[5] <= segmentos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[6] <= segmentos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[7] <= segmentos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[8] <= segmentos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[9] <= segmentos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[10] <= segmentos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[11] <= segmentos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[12] <= segmentos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[13] <= segmentos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[14] <= segmentos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[15] <= segmentos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[16] <= segmentos[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[17] <= segmentos[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[18] <= segmentos[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[19] <= segmentos[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[20] <= segmentos[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[21] <= segmentos[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[22] <= segmentos[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[23] <= segmentos[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[24] <= segmentos[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[25] <= segmentos[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[26] <= segmentos[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[27] <= segmentos[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[28] <= segmentos[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[29] <= segmentos[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[30] <= segmentos[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentos[31] <= segmentos[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[0] <= segmentosPrograma[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[1] <= segmentosPrograma[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[2] <= segmentosPrograma[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[3] <= segmentosPrograma[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[4] <= segmentosPrograma[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[5] <= segmentosPrograma[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[6] <= segmentosPrograma[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[7] <= segmentosPrograma[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[8] <= segmentosPrograma[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[9] <= segmentosPrograma[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[10] <= segmentosPrograma[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[11] <= segmentosPrograma[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[12] <= segmentosPrograma[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[13] <= segmentosPrograma[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[14] <= segmentosPrograma[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[15] <= segmentosPrograma[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[16] <= segmentosPrograma[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[17] <= segmentosPrograma[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[18] <= segmentosPrograma[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[19] <= segmentosPrograma[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[20] <= segmentosPrograma[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[21] <= segmentosPrograma[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[22] <= segmentosPrograma[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[23] <= segmentosPrograma[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[24] <= segmentosPrograma[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[25] <= segmentosPrograma[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[26] <= segmentosPrograma[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[27] <= segmentosPrograma[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[28] <= segmentosPrograma[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[29] <= segmentosPrograma[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[30] <= segmentosPrograma[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
segmentosPrograma[31] <= segmentosPrograma[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
neg <= neg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|display7seg:Display
segmentos[0] => Decoder0.IN3
segmentos[1] => Decoder0.IN2
segmentos[2] => Decoder0.IN1
segmentos[3] => Decoder0.IN0
segmentos[4] => Decoder1.IN3
segmentos[5] => Decoder1.IN2
segmentos[6] => Decoder1.IN1
segmentos[7] => Decoder1.IN0
segmentos[8] => Decoder2.IN3
segmentos[9] => Decoder2.IN2
segmentos[10] => Decoder2.IN1
segmentos[11] => Decoder2.IN0
segmentos[12] => Decoder3.IN3
segmentos[13] => Decoder3.IN2
segmentos[14] => Decoder3.IN1
segmentos[15] => Decoder3.IN0
segmentos[16] => Decoder4.IN3
segmentos[17] => Decoder4.IN2
segmentos[18] => Decoder4.IN1
segmentos[19] => Decoder4.IN0
segmentos[20] => Decoder5.IN3
segmentos[21] => Decoder5.IN2
segmentos[22] => Decoder5.IN1
segmentos[23] => Decoder5.IN0
segmentos[24] => ~NO_FANOUT~
segmentos[25] => ~NO_FANOUT~
segmentos[26] => ~NO_FANOUT~
segmentos[27] => ~NO_FANOUT~
segmentos[28] => ~NO_FANOUT~
segmentos[29] => ~NO_FANOUT~
segmentos[30] => ~NO_FANOUT~
segmentos[31] => ~NO_FANOUT~
segmentosPrograma[0] => ~NO_FANOUT~
segmentosPrograma[1] => ~NO_FANOUT~
segmentosPrograma[2] => ~NO_FANOUT~
segmentosPrograma[3] => ~NO_FANOUT~
segmentosPrograma[4] => ~NO_FANOUT~
segmentosPrograma[5] => ~NO_FANOUT~
segmentosPrograma[6] => ~NO_FANOUT~
segmentosPrograma[7] => ~NO_FANOUT~
segmentosPrograma[8] => Decoder6.IN7
segmentosPrograma[9] => Decoder6.IN6
segmentosPrograma[10] => Decoder6.IN5
segmentosPrograma[11] => Decoder6.IN4
segmentosPrograma[12] => Decoder6.IN3
segmentosPrograma[13] => Decoder6.IN2
segmentosPrograma[14] => Decoder6.IN1
segmentosPrograma[15] => Decoder6.IN0
segmentosPrograma[16] => ~NO_FANOUT~
segmentosPrograma[17] => ~NO_FANOUT~
segmentosPrograma[18] => ~NO_FANOUT~
segmentosPrograma[19] => ~NO_FANOUT~
segmentosPrograma[20] => ~NO_FANOUT~
segmentosPrograma[21] => ~NO_FANOUT~
segmentosPrograma[22] => ~NO_FANOUT~
segmentosPrograma[23] => ~NO_FANOUT~
segmentosPrograma[24] => ~NO_FANOUT~
segmentosPrograma[25] => ~NO_FANOUT~
segmentosPrograma[26] => ~NO_FANOUT~
segmentosPrograma[27] => ~NO_FANOUT~
segmentosPrograma[28] => ~NO_FANOUT~
segmentosPrograma[29] => ~NO_FANOUT~
segmentosPrograma[30] => ~NO_FANOUT~
segmentosPrograma[31] => ~NO_FANOUT~
neg => seg7[6].DATAIN
seg0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
seg1[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
seg2[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
seg2[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
seg2[2] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
seg2[3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
seg2[4] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
seg2[5] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
seg2[6] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
seg3[0] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
seg3[1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
seg3[2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
seg3[3] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
seg3[4] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
seg3[5] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
seg3[6] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
seg4[0] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
seg4[1] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
seg4[2] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
seg4[3] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
seg4[4] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
seg4[5] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
seg4[6] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
seg5[0] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
seg5[1] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
seg5[2] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
seg5[3] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
seg5[4] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
seg5[5] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
seg5[6] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
seg6[0] <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
seg6[1] <= WideOr47.DB_MAX_OUTPUT_PORT_TYPE
seg6[2] <= WideOr46.DB_MAX_OUTPUT_PORT_TYPE
seg6[3] <= WideOr45.DB_MAX_OUTPUT_PORT_TYPE
seg6[4] <= WideOr44.DB_MAX_OUTPUT_PORT_TYPE
seg6[5] <= WideOr43.DB_MAX_OUTPUT_PORT_TYPE
seg6[6] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
seg7[0] <= <VCC>
seg7[1] <= <VCC>
seg7[2] <= <VCC>
seg7[3] <= <VCC>
seg7[4] <= <VCC>
seg7[5] <= <VCC>
seg7[6] <= neg.DB_MAX_OUTPUT_PORT_TYPE


|teste|red_screen:rs
clk => clk.IN2
reset => reset.IN1
acoes[0] => acoes[0].IN1
acoes[1] => acoes[1].IN1
acoes[2] => acoes[2].IN1
acoes[3] => acoes[3].IN1
acoes[4] => acoes[4].IN1
acoes[5] => acoes[5].IN1
Draw_X[0] <= Draw_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[1] <= Draw_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[2] <= Draw_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[3] <= Draw_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[4] <= Draw_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[5] <= Draw_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[6] <= Draw_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[7] <= Draw_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[8] <= Draw_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[9] <= Draw_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[10] <= Draw_X[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[11] <= Draw_X[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[12] <= Draw_X[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[13] <= Draw_X[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[14] <= Draw_X[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[15] <= Draw_X[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[16] <= Draw_X[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[17] <= Draw_X[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[18] <= Draw_X[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[19] <= Draw_X[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[20] <= Draw_X[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[21] <= Draw_X[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[22] <= Draw_X[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[23] <= Draw_X[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[24] <= Draw_X[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[25] <= Draw_X[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[26] <= Draw_X[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[27] <= Draw_X[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[28] <= Draw_X[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[29] <= Draw_X[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[30] <= Draw_X[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_X[31] <= Draw_X[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[0] <= Draw_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[1] <= Draw_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[2] <= Draw_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[3] <= Draw_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[4] <= Draw_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[5] <= Draw_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[6] <= Draw_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[7] <= Draw_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[8] <= Draw_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[9] <= Draw_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[10] <= Draw_Y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[11] <= Draw_Y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[12] <= Draw_Y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[13] <= Draw_Y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[14] <= Draw_Y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[15] <= Draw_Y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[16] <= Draw_Y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[17] <= Draw_Y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[18] <= Draw_Y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[19] <= Draw_Y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[20] <= Draw_Y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[21] <= Draw_Y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[22] <= Draw_Y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[23] <= Draw_Y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[24] <= Draw_Y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[25] <= Draw_Y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[26] <= Draw_Y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[27] <= Draw_Y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[28] <= Draw_Y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[29] <= Draw_Y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[30] <= Draw_Y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Y[31] <= Draw_Y[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[0] <= Draw_Color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[1] <= Draw_Color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[2] <= Draw_Color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[3] <= Draw_Color[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[4] <= Draw_Color[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[5] <= Draw_Color[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[6] <= Draw_Color[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[7] <= Draw_Color[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[8] <= Draw_Color[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[9] <= Draw_Color[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[10] <= Draw_Color[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[11] <= Draw_Color[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[12] <= Draw_Color[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[13] <= Draw_Color[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[14] <= Draw_Color[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[15] <= Draw_Color[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[16] <= Draw_Color[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[17] <= Draw_Color[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[18] <= Draw_Color[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[19] <= Draw_Color[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[20] <= Draw_Color[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[21] <= Draw_Color[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[22] <= Draw_Color[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[23] <= Draw_Color[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[24] <= Draw_Color[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[25] <= Draw_Color[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[26] <= Draw_Color[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[27] <= Draw_Color[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[28] <= Draw_Color[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[29] <= Draw_Color[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[30] <= Draw_Color[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Draw_Color[31] <= Draw_Color[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Enable_Draw <= Enable_Draw~reg0.DB_MAX_OUTPUT_PORT_TYPE


|teste|red_screen:rs|game_process:game_process
clk => acoes_prev[1].CLK
clk => acoes_prev[3].CLK
clk => acoes_prev[4].CLK
clk => trigger.CLK
clk => enemy_x[0].CLK
clk => enemy_x[1].CLK
clk => enemy_x[2].CLK
clk => max[0].CLK
clk => max[1].CLK
clk => max[2].CLK
clk => max[3].CLK
clk => max[4].CLK
clk => max[5].CLK
clk => max[6].CLK
clk => max[7].CLK
clk => gun_x[0].CLK
clk => gun_x[1].CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
clk => timer[20].CLK
clk => timer[21].CLK
clk => timer[22].CLK
clk => timer[23].CLK
clk => timer[24].CLK
clk => timer[25].CLK
clk => enemy_y[0].CLK
clk => enemy_y[1].CLK
clk => enemy_y[2].CLK
clk => scenario_timer[0].CLK
clk => scenario_timer[1].CLK
clk => scenario_timer[2].CLK
clk => scenario_timer[3].CLK
clk => scenario_timer[4].CLK
clk => scenario_timer[5].CLK
clk => scenario_timer[6].CLK
clk => scenario_timer[7].CLK
clk => scenario_timer[8].CLK
clk => scenario_timer[9].CLK
clk => scenario_timer[10].CLK
clk => scenario_timer[11].CLK
clk => scenario_timer[12].CLK
clk => scenario_timer[13].CLK
clk => scenario_timer[14].CLK
clk => scenario_timer[15].CLK
clk => scenario_timer[16].CLK
clk => scenario_timer[17].CLK
clk => scenario_timer[18].CLK
clk => scenario_timer[19].CLK
clk => scenario_timer[20].CLK
clk => scenario_timer[21].CLK
clk => scenario_timer[22].CLK
clk => scenario_timer[23].CLK
clk => scenario_timer[24].CLK
clk => scenario_timer[25].CLK
clk => enemy_timer[0].CLK
clk => enemy_timer[1].CLK
clk => enemy_timer[2].CLK
clk => enemy_timer[3].CLK
clk => enemy_timer[4].CLK
clk => enemy_timer[5].CLK
clk => enemy_timer[6].CLK
clk => enemy_timer[7].CLK
clk => enemy_timer[8].CLK
clk => enemy_timer[9].CLK
clk => enemy_timer[10].CLK
clk => enemy_timer[11].CLK
clk => enemy_timer[12].CLK
clk => enemy_timer[13].CLK
clk => enemy_timer[14].CLK
clk => enemy_timer[15].CLK
clk => enemy_timer[16].CLK
clk => enemy_timer[17].CLK
clk => enemy_timer[18].CLK
clk => enemy_timer[19].CLK
clk => enemy_timer[20].CLK
clk => enemy_timer[21].CLK
clk => enemy_timer[22].CLK
clk => enemy_timer[23].CLK
clk => enemy_timer[24].CLK
clk => enemy_timer[25].CLK
clk => gun_timer[0].CLK
clk => gun_timer[1].CLK
clk => gun_timer[2].CLK
clk => gun_timer[3].CLK
clk => gun_timer[4].CLK
clk => gun_timer[5].CLK
clk => gun_timer[6].CLK
clk => gun_timer[7].CLK
clk => gun_timer[8].CLK
clk => gun_timer[9].CLK
clk => gun_timer[10].CLK
clk => gun_timer[11].CLK
clk => gun_timer[12].CLK
clk => gun_timer[13].CLK
clk => gun_timer[14].CLK
clk => gun_timer[15].CLK
clk => gun_timer[16].CLK
clk => gun_timer[17].CLK
clk => gun_timer[18].CLK
clk => gun_timer[19].CLK
clk => gun_timer[20].CLK
clk => gun_timer[21].CLK
clk => gun_timer[22].CLK
clk => gun_timer[23].CLK
clk => gun_timer[24].CLK
clk => gun_timer[25].CLK
clk => scenario_flag.CLK
clk => tm[0].CLK
clk => tm[1].CLK
clk => tm[2].CLK
clk => tm[3].CLK
clk => tm[4].CLK
clk => tm[5].CLK
clk => tm[6].CLK
clk => tm[7].CLK
clk => pts[0].CLK
clk => pts[1].CLK
clk => pts[2].CLK
clk => pts[3].CLK
clk => pts[4].CLK
clk => pts[5].CLK
clk => pts[6].CLK
clk => pts[7].CLK
clk => hp[0].CLK
clk => hp[1].CLK
clk => hp[2].CLK
clk => hp[3].CLK
clk => hp[4].CLK
clk => hp[5].CLK
clk => hp[6].CLK
clk => hp[7].CLK
clk => enemy_flag.CLK
clk => ammo[0].CLK
clk => ammo[1].CLK
clk => ammo[2].CLK
clk => ammo[3].CLK
clk => ammo[4].CLK
clk => ammo[5].CLK
clk => ammo[6].CLK
clk => ammo[7].CLK
clk => gun_flag.CLK
clk => menu.CLK
reset => random_enemy:re.reset
layer[0] => Equal2.IN65
layer[0] => Equal3.IN65
layer[0] => Equal4.IN65
layer[0] => Equal5.IN65
layer[0] => Equal6.IN65
layer[0] => Equal7.IN65
layer[0] => Equal8.IN65
layer[0] => Equal9.IN65
layer[0] => Equal10.IN65
layer[0] => Equal11.IN65
layer[0] => Equal12.IN65
layer[0] => Equal13.IN65
layer[0] => Equal14.IN65
layer[0] => Equal15.IN65
layer[1] => Equal2.IN64
layer[1] => Equal3.IN64
layer[1] => Equal4.IN64
layer[1] => Equal5.IN64
layer[1] => Equal6.IN64
layer[1] => Equal7.IN64
layer[1] => Equal8.IN64
layer[1] => Equal9.IN64
layer[1] => Equal10.IN64
layer[1] => Equal11.IN64
layer[1] => Equal12.IN64
layer[1] => Equal13.IN64
layer[1] => Equal14.IN64
layer[1] => Equal15.IN64
layer[2] => Equal2.IN63
layer[2] => Equal3.IN63
layer[2] => Equal4.IN63
layer[2] => Equal5.IN63
layer[2] => Equal6.IN63
layer[2] => Equal7.IN63
layer[2] => Equal8.IN63
layer[2] => Equal9.IN63
layer[2] => Equal10.IN63
layer[2] => Equal11.IN63
layer[2] => Equal12.IN63
layer[2] => Equal13.IN63
layer[2] => Equal14.IN63
layer[2] => Equal15.IN63
layer[3] => Equal2.IN62
layer[3] => Equal3.IN62
layer[3] => Equal4.IN62
layer[3] => Equal5.IN62
layer[3] => Equal6.IN62
layer[3] => Equal7.IN62
layer[3] => Equal8.IN62
layer[3] => Equal9.IN62
layer[3] => Equal10.IN62
layer[3] => Equal11.IN62
layer[3] => Equal12.IN62
layer[3] => Equal13.IN62
layer[3] => Equal14.IN62
layer[3] => Equal15.IN62
layer[4] => Equal2.IN61
layer[4] => Equal3.IN61
layer[4] => Equal4.IN61
layer[4] => Equal5.IN61
layer[4] => Equal6.IN61
layer[4] => Equal7.IN61
layer[4] => Equal8.IN61
layer[4] => Equal9.IN61
layer[4] => Equal10.IN61
layer[4] => Equal11.IN61
layer[4] => Equal12.IN61
layer[4] => Equal13.IN61
layer[4] => Equal14.IN61
layer[4] => Equal15.IN61
layer[5] => Equal2.IN60
layer[5] => Equal3.IN60
layer[5] => Equal4.IN60
layer[5] => Equal5.IN60
layer[5] => Equal6.IN60
layer[5] => Equal7.IN60
layer[5] => Equal8.IN60
layer[5] => Equal9.IN60
layer[5] => Equal10.IN60
layer[5] => Equal11.IN60
layer[5] => Equal12.IN60
layer[5] => Equal13.IN60
layer[5] => Equal14.IN60
layer[5] => Equal15.IN60
layer[6] => Equal2.IN59
layer[6] => Equal3.IN59
layer[6] => Equal4.IN59
layer[6] => Equal5.IN59
layer[6] => Equal6.IN59
layer[6] => Equal7.IN59
layer[6] => Equal8.IN59
layer[6] => Equal9.IN59
layer[6] => Equal10.IN59
layer[6] => Equal11.IN59
layer[6] => Equal12.IN59
layer[6] => Equal13.IN59
layer[6] => Equal14.IN59
layer[6] => Equal15.IN59
layer[7] => Equal2.IN58
layer[7] => Equal3.IN58
layer[7] => Equal4.IN58
layer[7] => Equal5.IN58
layer[7] => Equal6.IN58
layer[7] => Equal7.IN58
layer[7] => Equal8.IN58
layer[7] => Equal9.IN58
layer[7] => Equal10.IN58
layer[7] => Equal11.IN58
layer[7] => Equal12.IN58
layer[7] => Equal13.IN58
layer[7] => Equal14.IN58
layer[7] => Equal15.IN58
layer[8] => Equal2.IN57
layer[8] => Equal3.IN57
layer[8] => Equal4.IN57
layer[8] => Equal5.IN57
layer[8] => Equal6.IN57
layer[8] => Equal7.IN57
layer[8] => Equal8.IN57
layer[8] => Equal9.IN57
layer[8] => Equal10.IN57
layer[8] => Equal11.IN57
layer[8] => Equal12.IN57
layer[8] => Equal13.IN57
layer[8] => Equal14.IN57
layer[8] => Equal15.IN57
layer[9] => Equal2.IN56
layer[9] => Equal3.IN56
layer[9] => Equal4.IN56
layer[9] => Equal5.IN56
layer[9] => Equal6.IN56
layer[9] => Equal7.IN56
layer[9] => Equal8.IN56
layer[9] => Equal9.IN56
layer[9] => Equal10.IN56
layer[9] => Equal11.IN56
layer[9] => Equal12.IN56
layer[9] => Equal13.IN56
layer[9] => Equal14.IN56
layer[9] => Equal15.IN56
layer[10] => Equal2.IN55
layer[10] => Equal3.IN55
layer[10] => Equal4.IN55
layer[10] => Equal5.IN55
layer[10] => Equal6.IN55
layer[10] => Equal7.IN55
layer[10] => Equal8.IN55
layer[10] => Equal9.IN55
layer[10] => Equal10.IN55
layer[10] => Equal11.IN55
layer[10] => Equal12.IN55
layer[10] => Equal13.IN55
layer[10] => Equal14.IN55
layer[10] => Equal15.IN55
layer[11] => Equal2.IN54
layer[11] => Equal3.IN54
layer[11] => Equal4.IN54
layer[11] => Equal5.IN54
layer[11] => Equal6.IN54
layer[11] => Equal7.IN54
layer[11] => Equal8.IN54
layer[11] => Equal9.IN54
layer[11] => Equal10.IN54
layer[11] => Equal11.IN54
layer[11] => Equal12.IN54
layer[11] => Equal13.IN54
layer[11] => Equal14.IN54
layer[11] => Equal15.IN54
layer[12] => Equal2.IN53
layer[12] => Equal3.IN53
layer[12] => Equal4.IN53
layer[12] => Equal5.IN53
layer[12] => Equal6.IN53
layer[12] => Equal7.IN53
layer[12] => Equal8.IN53
layer[12] => Equal9.IN53
layer[12] => Equal10.IN53
layer[12] => Equal11.IN53
layer[12] => Equal12.IN53
layer[12] => Equal13.IN53
layer[12] => Equal14.IN53
layer[12] => Equal15.IN53
layer[13] => Equal2.IN52
layer[13] => Equal3.IN52
layer[13] => Equal4.IN52
layer[13] => Equal5.IN52
layer[13] => Equal6.IN52
layer[13] => Equal7.IN52
layer[13] => Equal8.IN52
layer[13] => Equal9.IN52
layer[13] => Equal10.IN52
layer[13] => Equal11.IN52
layer[13] => Equal12.IN52
layer[13] => Equal13.IN52
layer[13] => Equal14.IN52
layer[13] => Equal15.IN52
layer[14] => Equal2.IN51
layer[14] => Equal3.IN51
layer[14] => Equal4.IN51
layer[14] => Equal5.IN51
layer[14] => Equal6.IN51
layer[14] => Equal7.IN51
layer[14] => Equal8.IN51
layer[14] => Equal9.IN51
layer[14] => Equal10.IN51
layer[14] => Equal11.IN51
layer[14] => Equal12.IN51
layer[14] => Equal13.IN51
layer[14] => Equal14.IN51
layer[14] => Equal15.IN51
layer[15] => Equal2.IN50
layer[15] => Equal3.IN50
layer[15] => Equal4.IN50
layer[15] => Equal5.IN50
layer[15] => Equal6.IN50
layer[15] => Equal7.IN50
layer[15] => Equal8.IN50
layer[15] => Equal9.IN50
layer[15] => Equal10.IN50
layer[15] => Equal11.IN50
layer[15] => Equal12.IN50
layer[15] => Equal13.IN50
layer[15] => Equal14.IN50
layer[15] => Equal15.IN50
layer[16] => Equal2.IN49
layer[16] => Equal3.IN49
layer[16] => Equal4.IN49
layer[16] => Equal5.IN49
layer[16] => Equal6.IN49
layer[16] => Equal7.IN49
layer[16] => Equal8.IN49
layer[16] => Equal9.IN49
layer[16] => Equal10.IN49
layer[16] => Equal11.IN49
layer[16] => Equal12.IN49
layer[16] => Equal13.IN49
layer[16] => Equal14.IN49
layer[16] => Equal15.IN49
layer[17] => Equal2.IN48
layer[17] => Equal3.IN48
layer[17] => Equal4.IN48
layer[17] => Equal5.IN48
layer[17] => Equal6.IN48
layer[17] => Equal7.IN48
layer[17] => Equal8.IN48
layer[17] => Equal9.IN48
layer[17] => Equal10.IN48
layer[17] => Equal11.IN48
layer[17] => Equal12.IN48
layer[17] => Equal13.IN48
layer[17] => Equal14.IN48
layer[17] => Equal15.IN48
layer[18] => Equal2.IN47
layer[18] => Equal3.IN47
layer[18] => Equal4.IN47
layer[18] => Equal5.IN47
layer[18] => Equal6.IN47
layer[18] => Equal7.IN47
layer[18] => Equal8.IN47
layer[18] => Equal9.IN47
layer[18] => Equal10.IN47
layer[18] => Equal11.IN47
layer[18] => Equal12.IN47
layer[18] => Equal13.IN47
layer[18] => Equal14.IN47
layer[18] => Equal15.IN47
layer[19] => Equal2.IN46
layer[19] => Equal3.IN46
layer[19] => Equal4.IN46
layer[19] => Equal5.IN46
layer[19] => Equal6.IN46
layer[19] => Equal7.IN46
layer[19] => Equal8.IN46
layer[19] => Equal9.IN46
layer[19] => Equal10.IN46
layer[19] => Equal11.IN46
layer[19] => Equal12.IN46
layer[19] => Equal13.IN46
layer[19] => Equal14.IN46
layer[19] => Equal15.IN46
layer[20] => Equal2.IN45
layer[20] => Equal3.IN45
layer[20] => Equal4.IN45
layer[20] => Equal5.IN45
layer[20] => Equal6.IN45
layer[20] => Equal7.IN45
layer[20] => Equal8.IN45
layer[20] => Equal9.IN45
layer[20] => Equal10.IN45
layer[20] => Equal11.IN45
layer[20] => Equal12.IN45
layer[20] => Equal13.IN45
layer[20] => Equal14.IN45
layer[20] => Equal15.IN45
layer[21] => Equal2.IN44
layer[21] => Equal3.IN44
layer[21] => Equal4.IN44
layer[21] => Equal5.IN44
layer[21] => Equal6.IN44
layer[21] => Equal7.IN44
layer[21] => Equal8.IN44
layer[21] => Equal9.IN44
layer[21] => Equal10.IN44
layer[21] => Equal11.IN44
layer[21] => Equal12.IN44
layer[21] => Equal13.IN44
layer[21] => Equal14.IN44
layer[21] => Equal15.IN44
layer[22] => Equal2.IN43
layer[22] => Equal3.IN43
layer[22] => Equal4.IN43
layer[22] => Equal5.IN43
layer[22] => Equal6.IN43
layer[22] => Equal7.IN43
layer[22] => Equal8.IN43
layer[22] => Equal9.IN43
layer[22] => Equal10.IN43
layer[22] => Equal11.IN43
layer[22] => Equal12.IN43
layer[22] => Equal13.IN43
layer[22] => Equal14.IN43
layer[22] => Equal15.IN43
layer[23] => Equal2.IN42
layer[23] => Equal3.IN42
layer[23] => Equal4.IN42
layer[23] => Equal5.IN42
layer[23] => Equal6.IN42
layer[23] => Equal7.IN42
layer[23] => Equal8.IN42
layer[23] => Equal9.IN42
layer[23] => Equal10.IN42
layer[23] => Equal11.IN42
layer[23] => Equal12.IN42
layer[23] => Equal13.IN42
layer[23] => Equal14.IN42
layer[23] => Equal15.IN42
layer[24] => Equal2.IN41
layer[24] => Equal3.IN41
layer[24] => Equal4.IN41
layer[24] => Equal5.IN41
layer[24] => Equal6.IN41
layer[24] => Equal7.IN41
layer[24] => Equal8.IN41
layer[24] => Equal9.IN41
layer[24] => Equal10.IN41
layer[24] => Equal11.IN41
layer[24] => Equal12.IN41
layer[24] => Equal13.IN41
layer[24] => Equal14.IN41
layer[24] => Equal15.IN41
layer[25] => Equal2.IN40
layer[25] => Equal3.IN40
layer[25] => Equal4.IN40
layer[25] => Equal5.IN40
layer[25] => Equal6.IN40
layer[25] => Equal7.IN40
layer[25] => Equal8.IN40
layer[25] => Equal9.IN40
layer[25] => Equal10.IN40
layer[25] => Equal11.IN40
layer[25] => Equal12.IN40
layer[25] => Equal13.IN40
layer[25] => Equal14.IN40
layer[25] => Equal15.IN40
layer[26] => Equal2.IN39
layer[26] => Equal3.IN39
layer[26] => Equal4.IN39
layer[26] => Equal5.IN39
layer[26] => Equal6.IN39
layer[26] => Equal7.IN39
layer[26] => Equal8.IN39
layer[26] => Equal9.IN39
layer[26] => Equal10.IN39
layer[26] => Equal11.IN39
layer[26] => Equal12.IN39
layer[26] => Equal13.IN39
layer[26] => Equal14.IN39
layer[26] => Equal15.IN39
layer[27] => Equal2.IN38
layer[27] => Equal3.IN38
layer[27] => Equal4.IN38
layer[27] => Equal5.IN38
layer[27] => Equal6.IN38
layer[27] => Equal7.IN38
layer[27] => Equal8.IN38
layer[27] => Equal9.IN38
layer[27] => Equal10.IN38
layer[27] => Equal11.IN38
layer[27] => Equal12.IN38
layer[27] => Equal13.IN38
layer[27] => Equal14.IN38
layer[27] => Equal15.IN38
layer[28] => Equal2.IN37
layer[28] => Equal3.IN37
layer[28] => Equal4.IN37
layer[28] => Equal5.IN37
layer[28] => Equal6.IN37
layer[28] => Equal7.IN37
layer[28] => Equal8.IN37
layer[28] => Equal9.IN37
layer[28] => Equal10.IN37
layer[28] => Equal11.IN37
layer[28] => Equal12.IN37
layer[28] => Equal13.IN37
layer[28] => Equal14.IN37
layer[28] => Equal15.IN37
layer[29] => Equal2.IN36
layer[29] => Equal3.IN36
layer[29] => Equal4.IN36
layer[29] => Equal5.IN36
layer[29] => Equal6.IN36
layer[29] => Equal7.IN36
layer[29] => Equal8.IN36
layer[29] => Equal9.IN36
layer[29] => Equal10.IN36
layer[29] => Equal11.IN36
layer[29] => Equal12.IN36
layer[29] => Equal13.IN36
layer[29] => Equal14.IN36
layer[29] => Equal15.IN36
layer[30] => Equal2.IN35
layer[30] => Equal3.IN35
layer[30] => Equal4.IN35
layer[30] => Equal5.IN35
layer[30] => Equal6.IN35
layer[30] => Equal7.IN35
layer[30] => Equal8.IN35
layer[30] => Equal9.IN35
layer[30] => Equal10.IN35
layer[30] => Equal11.IN35
layer[30] => Equal12.IN35
layer[30] => Equal13.IN35
layer[30] => Equal14.IN35
layer[30] => Equal15.IN35
layer[31] => Equal2.IN34
layer[31] => Equal3.IN34
layer[31] => Equal4.IN34
layer[31] => Equal5.IN34
layer[31] => Equal6.IN34
layer[31] => Equal7.IN34
layer[31] => Equal8.IN34
layer[31] => Equal9.IN34
layer[31] => Equal10.IN34
layer[31] => Equal11.IN34
layer[31] => Equal12.IN34
layer[31] => Equal13.IN34
layer[31] => Equal14.IN34
layer[31] => Equal15.IN34
layer[32] => Equal2.IN33
layer[32] => Equal3.IN33
layer[32] => Equal4.IN33
layer[32] => Equal5.IN33
layer[32] => Equal6.IN33
layer[32] => Equal7.IN33
layer[32] => Equal8.IN33
layer[32] => Equal9.IN33
layer[32] => Equal10.IN33
layer[32] => Equal11.IN33
layer[32] => Equal12.IN33
layer[32] => Equal13.IN33
layer[32] => Equal14.IN33
layer[32] => Equal15.IN33
acoes[0] => always1.IN0
acoes[0] => enemy_y.OUTPUTSELECT
acoes[0] => enemy_y.OUTPUTSELECT
acoes[0] => enemy_y.OUTPUTSELECT
acoes[1] => always0.IN1
acoes[1] => acoes_prev[1].DATAIN
acoes[2] => always1.IN1
acoes[3] => always0.IN1
acoes[3] => acoes_prev[3].DATAIN
acoes[4] => shoot_flag_next.IN1
acoes[4] => acoes_prev[4].DATAIN
acoes[5] => menu.OUTPUTSELECT
acoes[5] => gun_flag.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => ammo.OUTPUTSELECT
acoes[5] => enemy_flag.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => hp.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => pts.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => tm.OUTPUTSELECT
acoes[5] => scenario_flag.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => gun_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => enemy_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => scenario_timer.OUTPUTSELECT
acoes[5] => enemy_y.OUTPUTSELECT
acoes[5] => enemy_y.OUTPUTSELECT
acoes[5] => enemy_y.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
acoes[5] => timer.OUTPUTSELECT
vram_inicio_X[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_X[7] <= <GND>
vram_inicio_X[8] <= <GND>
vram_inicio_X[9] <= <GND>
vram_inicio_Y[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[2] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
vram_inicio_Y[9] <= <GND>
vram_final_X[0] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[1] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[2] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[3] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[4] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[5] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[6] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[7] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
vram_final_X[8] <= <GND>
vram_final_X[9] <= <GND>
vram_final_Y[0] <= Selector32.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[1] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[3] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[4] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[5] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[6] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[7] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[8] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
vram_final_Y[9] <= <GND>
FB_X[0] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
FB_X[1] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
FB_X[2] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
FB_X[3] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
FB_X[4] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
FB_X[5] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
FB_X[6] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
FB_X[7] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
FB_X[8] <= <GND>
FB_X[9] <= <GND>
FB_Y[0] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[1] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[2] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[3] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[4] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[5] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[6] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
FB_Y[7] <= <GND>
FB_Y[8] <= <GND>
FB_Y[9] <= <GND>


|teste|red_screen:rs|game_process:game_process|random_enemy:re
trigger => lfsr[0].CLK
trigger => lfsr[1].CLK
reset => lfsr[0].PRESET
reset => lfsr[1].ACLR
ammo[0] => ~NO_FANOUT~
ammo[1] => Add0.IN16
ammo[2] => Add0.IN15
ammo[3] => Add0.IN14
ammo[4] => Add0.IN13
ammo[5] => Add0.IN12
ammo[6] => Add0.IN11
ammo[7] => Add0.IN10
tm[0] => Div0.IN9
tm[1] => Div0.IN8
tm[2] => Div0.IN7
tm[3] => Div0.IN6
tm[4] => Div0.IN5
tm[5] => Div0.IN4
tm[6] => Div0.IN3
tm[7] => Div0.IN2
rng[0] <= lfsr[0].DB_MAX_OUTPUT_PORT_TYPE
rng[1] <= lfsr[1].DB_MAX_OUTPUT_PORT_TYPE


|teste|red_screen:rs|VRAM:VR
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r9a1:auto_generated.address_a[0]
address_a[1] => altsyncram_r9a1:auto_generated.address_a[1]
address_a[2] => altsyncram_r9a1:auto_generated.address_a[2]
address_a[3] => altsyncram_r9a1:auto_generated.address_a[3]
address_a[4] => altsyncram_r9a1:auto_generated.address_a[4]
address_a[5] => altsyncram_r9a1:auto_generated.address_a[5]
address_a[6] => altsyncram_r9a1:auto_generated.address_a[6]
address_a[7] => altsyncram_r9a1:auto_generated.address_a[7]
address_a[8] => altsyncram_r9a1:auto_generated.address_a[8]
address_a[9] => altsyncram_r9a1:auto_generated.address_a[9]
address_a[10] => altsyncram_r9a1:auto_generated.address_a[10]
address_a[11] => altsyncram_r9a1:auto_generated.address_a[11]
address_a[12] => altsyncram_r9a1:auto_generated.address_a[12]
address_a[13] => altsyncram_r9a1:auto_generated.address_a[13]
address_a[14] => altsyncram_r9a1:auto_generated.address_a[14]
address_a[15] => altsyncram_r9a1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r9a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r9a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r9a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r9a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r9a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r9a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r9a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r9a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r9a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_r9a1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_cnb:mux2.result[0]
q_a[1] <= mux_cnb:mux2.result[1]
q_a[2] <= mux_cnb:mux2.result[2]
q_a[3] <= mux_cnb:mux2.result[3]
q_a[4] <= mux_cnb:mux2.result[4]
q_a[5] <= mux_cnb:mux2.result[5]
q_a[6] <= mux_cnb:mux2.result[6]
q_a[7] <= mux_cnb:mux2.result[7]
q_a[8] <= mux_cnb:mux2.result[8]


|teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode731w[1].IN0
data[0] => w_anode749w[1].IN1
data[0] => w_anode760w[1].IN0
data[0] => w_anode771w[1].IN1
data[0] => w_anode782w[1].IN0
data[0] => w_anode793w[1].IN1
data[0] => w_anode804w[1].IN0
data[0] => w_anode815w[1].IN1
data[1] => w_anode731w[2].IN0
data[1] => w_anode749w[2].IN0
data[1] => w_anode760w[2].IN1
data[1] => w_anode771w[2].IN1
data[1] => w_anode782w[2].IN0
data[1] => w_anode793w[2].IN0
data[1] => w_anode804w[2].IN1
data[1] => w_anode815w[2].IN1
data[2] => w_anode731w[3].IN0
data[2] => w_anode749w[3].IN0
data[2] => w_anode760w[3].IN0
data[2] => w_anode771w[3].IN0
data[2] => w_anode782w[3].IN1
data[2] => w_anode793w[3].IN1
data[2] => w_anode804w[3].IN1
data[2] => w_anode815w[3].IN1
eq[0] <= w_anode731w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode760w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode771w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode782w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode804w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode815w[3].DB_MAX_OUTPUT_PORT_TYPE


|teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|mux_cnb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[8].IN0
sel[2] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|teste|vga_test:inst_vga_test
Fast_Clock => Fast_Clock.IN2
Slow_Clock => ~NO_FANOUT~
Reset => Reset.IN1
VGA_HS <= vga_sync:vga_sync_inst.VGA_HS
VGA_VS <= vga_sync:vga_sync_inst.VGA_VS
VGA_Clk <= VGA_Clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[0] <= VGA_Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[1] <= VGA_Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[2] <= VGA_Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[3] <= VGA_Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[4] <= VGA_Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[5] <= VGA_Red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[6] <= VGA_Red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Red[7] <= VGA_Red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[0] <= VGA_Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[1] <= VGA_Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[2] <= VGA_Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[3] <= VGA_Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[4] <= VGA_Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[5] <= VGA_Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[6] <= VGA_Green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Green[7] <= VGA_Green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[0] <= VGA_Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[1] <= VGA_Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[2] <= VGA_Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[3] <= VGA_Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[4] <= VGA_Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[5] <= VGA_Blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[6] <= VGA_Blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blue[7] <= VGA_Blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blank_N <= vga_sync:vga_sync_inst.VGA_Blank_N
VGA_Sync_N <= vga_sync:vga_sync_inst.VGA_Sync_N
Enable_Draw => comb.IN1
Draw_X[0] => FB_Write_Address[0].IN1
Draw_X[1] => FB_Write_Address[1].IN1
Draw_X[2] => FB_Write_Address[2].IN1
Draw_X[3] => FB_Write_Address[3].IN1
Draw_X[4] => FB_Write_Address[4].IN1
Draw_X[5] => Add1.IN18
Draw_X[5] => LessThan0.IN11
Draw_X[5] => LessThan1.IN11
Draw_X[6] => Add1.IN17
Draw_X[6] => LessThan0.IN10
Draw_X[6] => LessThan1.IN10
Draw_X[7] => Add1.IN16
Draw_X[7] => LessThan0.IN9
Draw_X[7] => LessThan1.IN9
Draw_X[8] => ~NO_FANOUT~
Draw_X[9] => ~NO_FANOUT~
Draw_X[10] => ~NO_FANOUT~
Draw_X[11] => ~NO_FANOUT~
Draw_X[12] => ~NO_FANOUT~
Draw_X[13] => ~NO_FANOUT~
Draw_X[14] => ~NO_FANOUT~
Draw_X[15] => ~NO_FANOUT~
Draw_X[16] => ~NO_FANOUT~
Draw_X[17] => ~NO_FANOUT~
Draw_X[18] => ~NO_FANOUT~
Draw_X[19] => ~NO_FANOUT~
Draw_X[20] => ~NO_FANOUT~
Draw_X[21] => ~NO_FANOUT~
Draw_X[22] => ~NO_FANOUT~
Draw_X[23] => ~NO_FANOUT~
Draw_X[24] => ~NO_FANOUT~
Draw_X[25] => ~NO_FANOUT~
Draw_X[26] => ~NO_FANOUT~
Draw_X[27] => ~NO_FANOUT~
Draw_X[28] => ~NO_FANOUT~
Draw_X[29] => ~NO_FANOUT~
Draw_X[30] => ~NO_FANOUT~
Draw_X[31] => ~NO_FANOUT~
Draw_Y[0] => Add0.IN14
Draw_Y[0] => Add1.IN20
Draw_Y[0] => LessThan2.IN14
Draw_Y[0] => LessThan3.IN14
Draw_Y[1] => Add0.IN13
Draw_Y[1] => Add1.IN19
Draw_Y[1] => LessThan2.IN13
Draw_Y[1] => LessThan3.IN13
Draw_Y[2] => Add0.IN11
Draw_Y[2] => Add0.IN12
Draw_Y[2] => LessThan2.IN12
Draw_Y[2] => LessThan3.IN12
Draw_Y[3] => Add0.IN9
Draw_Y[3] => Add0.IN10
Draw_Y[3] => LessThan2.IN11
Draw_Y[3] => LessThan3.IN11
Draw_Y[4] => Add0.IN7
Draw_Y[4] => Add0.IN8
Draw_Y[4] => LessThan2.IN10
Draw_Y[4] => LessThan3.IN10
Draw_Y[5] => Add0.IN5
Draw_Y[5] => Add0.IN6
Draw_Y[5] => LessThan2.IN9
Draw_Y[5] => LessThan3.IN9
Draw_Y[6] => Add0.IN3
Draw_Y[6] => Add0.IN4
Draw_Y[6] => LessThan2.IN8
Draw_Y[6] => LessThan3.IN8
Draw_Y[7] => ~NO_FANOUT~
Draw_Y[8] => ~NO_FANOUT~
Draw_Y[9] => ~NO_FANOUT~
Draw_Y[10] => ~NO_FANOUT~
Draw_Y[11] => ~NO_FANOUT~
Draw_Y[12] => ~NO_FANOUT~
Draw_Y[13] => ~NO_FANOUT~
Draw_Y[14] => ~NO_FANOUT~
Draw_Y[15] => ~NO_FANOUT~
Draw_Y[16] => ~NO_FANOUT~
Draw_Y[17] => ~NO_FANOUT~
Draw_Y[18] => ~NO_FANOUT~
Draw_Y[19] => ~NO_FANOUT~
Draw_Y[20] => ~NO_FANOUT~
Draw_Y[21] => ~NO_FANOUT~
Draw_Y[22] => ~NO_FANOUT~
Draw_Y[23] => ~NO_FANOUT~
Draw_Y[24] => ~NO_FANOUT~
Draw_Y[25] => ~NO_FANOUT~
Draw_Y[26] => ~NO_FANOUT~
Draw_Y[27] => ~NO_FANOUT~
Draw_Y[28] => ~NO_FANOUT~
Draw_Y[29] => ~NO_FANOUT~
Draw_Y[30] => ~NO_FANOUT~
Draw_Y[31] => ~NO_FANOUT~
Draw_Color[0] => FB_Write_Data[0].IN1
Draw_Color[1] => FB_Write_Data[1].IN1
Draw_Color[2] => FB_Write_Data[2].IN1
Draw_Color[3] => FB_Write_Data[3].IN1
Draw_Color[4] => FB_Write_Data[4].IN1
Draw_Color[5] => FB_Write_Data[5].IN1
Draw_Color[6] => FB_Write_Data[6].IN1
Draw_Color[7] => FB_Write_Data[7].IN1
Draw_Color[8] => FB_Write_Data[8].IN1
Draw_Color[9] => ~NO_FANOUT~
Draw_Color[10] => ~NO_FANOUT~
Draw_Color[11] => ~NO_FANOUT~
Draw_Color[12] => ~NO_FANOUT~
Draw_Color[13] => ~NO_FANOUT~
Draw_Color[14] => ~NO_FANOUT~
Draw_Color[15] => ~NO_FANOUT~
Draw_Color[16] => ~NO_FANOUT~
Draw_Color[17] => ~NO_FANOUT~
Draw_Color[18] => ~NO_FANOUT~
Draw_Color[19] => ~NO_FANOUT~
Draw_Color[20] => ~NO_FANOUT~
Draw_Color[21] => ~NO_FANOUT~
Draw_Color[22] => ~NO_FANOUT~
Draw_Color[23] => ~NO_FANOUT~
Draw_Color[24] => ~NO_FANOUT~
Draw_Color[25] => ~NO_FANOUT~
Draw_Color[26] => ~NO_FANOUT~
Draw_Color[27] => ~NO_FANOUT~
Draw_Color[28] => ~NO_FANOUT~
Draw_Color[29] => ~NO_FANOUT~
Draw_Color[30] => ~NO_FANOUT~
Draw_Color[31] => ~NO_FANOUT~


|teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst
Fast_Clock => Fast_Clock.IN1
Reset => Counter_Y[0]~reg0.ACLR
Reset => Counter_Y[1]~reg0.ACLR
Reset => Counter_Y[2]~reg0.ACLR
Reset => Counter_Y[3]~reg0.ACLR
Reset => Counter_Y[4]~reg0.ACLR
Reset => Counter_Y[5]~reg0.ACLR
Reset => Counter_Y[6]~reg0.ACLR
Reset => Counter_Y[7]~reg0.ACLR
Reset => Counter_Y[8]~reg0.ACLR
Reset => Counter_Y[9]~reg0.ACLR
Reset => Counter_X[0]~reg0.ACLR
Reset => Counter_X[1]~reg0.ACLR
Reset => Counter_X[2]~reg0.ACLR
Reset => Counter_X[3]~reg0.ACLR
Reset => Counter_X[4]~reg0.ACLR
Reset => Counter_X[5]~reg0.ACLR
Reset => Counter_X[6]~reg0.ACLR
Reset => Counter_X[7]~reg0.ACLR
Reset => Counter_X[8]~reg0.ACLR
Reset => Counter_X[9]~reg0.ACLR
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Clk <= vga_pll:vga_pll.c0
Counter_X[0] <= Counter_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[1] <= Counter_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[2] <= Counter_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[3] <= Counter_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[4] <= Counter_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[5] <= Counter_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[6] <= Counter_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[7] <= Counter_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[8] <= Counter_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_X[9] <= Counter_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[0] <= Counter_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[1] <= Counter_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[2] <= Counter_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[3] <= Counter_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[4] <= Counter_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[5] <= Counter_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[6] <= Counter_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[7] <= Counter_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[8] <= Counter_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Counter_Y[9] <= Counter_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Blank_N <= VGA_Blank_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_Sync_N <= <VCC>


|teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component
inclk[0] => vga_pll_altpll:auto_generated.inclk[0]
inclk[1] => vga_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component|vga_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|teste|vga_test:inst_vga_test|FrameBuffer:FB
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component
wren_a => altsyncram_aoj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aoj1:auto_generated.data_a[0]
data_a[1] => altsyncram_aoj1:auto_generated.data_a[1]
data_a[2] => altsyncram_aoj1:auto_generated.data_a[2]
data_a[3] => altsyncram_aoj1:auto_generated.data_a[3]
data_a[4] => altsyncram_aoj1:auto_generated.data_a[4]
data_a[5] => altsyncram_aoj1:auto_generated.data_a[5]
data_a[6] => altsyncram_aoj1:auto_generated.data_a[6]
data_a[7] => altsyncram_aoj1:auto_generated.data_a[7]
data_a[8] => altsyncram_aoj1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_aoj1:auto_generated.address_a[0]
address_a[1] => altsyncram_aoj1:auto_generated.address_a[1]
address_a[2] => altsyncram_aoj1:auto_generated.address_a[2]
address_a[3] => altsyncram_aoj1:auto_generated.address_a[3]
address_a[4] => altsyncram_aoj1:auto_generated.address_a[4]
address_a[5] => altsyncram_aoj1:auto_generated.address_a[5]
address_a[6] => altsyncram_aoj1:auto_generated.address_a[6]
address_a[7] => altsyncram_aoj1:auto_generated.address_a[7]
address_a[8] => altsyncram_aoj1:auto_generated.address_a[8]
address_a[9] => altsyncram_aoj1:auto_generated.address_a[9]
address_a[10] => altsyncram_aoj1:auto_generated.address_a[10]
address_a[11] => altsyncram_aoj1:auto_generated.address_a[11]
address_a[12] => altsyncram_aoj1:auto_generated.address_a[12]
address_a[13] => altsyncram_aoj1:auto_generated.address_a[13]
address_a[14] => altsyncram_aoj1:auto_generated.address_a[14]
address_b[0] => altsyncram_aoj1:auto_generated.address_b[0]
address_b[1] => altsyncram_aoj1:auto_generated.address_b[1]
address_b[2] => altsyncram_aoj1:auto_generated.address_b[2]
address_b[3] => altsyncram_aoj1:auto_generated.address_b[3]
address_b[4] => altsyncram_aoj1:auto_generated.address_b[4]
address_b[5] => altsyncram_aoj1:auto_generated.address_b[5]
address_b[6] => altsyncram_aoj1:auto_generated.address_b[6]
address_b[7] => altsyncram_aoj1:auto_generated.address_b[7]
address_b[8] => altsyncram_aoj1:auto_generated.address_b[8]
address_b[9] => altsyncram_aoj1:auto_generated.address_b[9]
address_b[10] => altsyncram_aoj1:auto_generated.address_b[10]
address_b[11] => altsyncram_aoj1:auto_generated.address_b[11]
address_b[12] => altsyncram_aoj1:auto_generated.address_b[12]
address_b[13] => altsyncram_aoj1:auto_generated.address_b[13]
address_b[14] => altsyncram_aoj1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aoj1:auto_generated.clock0
clock1 => altsyncram_aoj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_aoj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_aoj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_aoj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_aoj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_aoj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_aoj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_aoj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_aoj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_aoj1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[13] => decode_lsa:decode2.data[0]
address_a[13] => decode_lsa:wren_decode_a.data[0]
address_a[14] => decode_lsa:decode2.data[1]
address_a[14] => decode_lsa:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_e8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_e8a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a12.PORTADATAIN
data_a[3] => ram_block1a21.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a13.PORTADATAIN
data_a[4] => ram_block1a22.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a14.PORTADATAIN
data_a[5] => ram_block1a23.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a15.PORTADATAIN
data_a[6] => ram_block1a24.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a16.PORTADATAIN
data_a[7] => ram_block1a25.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a17.PORTADATAIN
data_a[8] => ram_block1a26.PORTADATAIN
q_b[0] <= mux_6nb:mux3.result[0]
q_b[1] <= mux_6nb:mux3.result[1]
q_b[2] <= mux_6nb:mux3.result[2]
q_b[3] <= mux_6nb:mux3.result[3]
q_b[4] <= mux_6nb:mux3.result[4]
q_b[5] <= mux_6nb:mux3.result[5]
q_b[6] <= mux_6nb:mux3.result[6]
q_b[7] <= mux_6nb:mux3.result[7]
q_b[8] <= mux_6nb:mux3.result[8]
wren_a => decode_lsa:decode2.enable
wren_a => decode_lsa:wren_decode_a.enable


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_lsa:decode2
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_e8a:rden_decode_b
data[0] => w_anode293w[1].IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode316w[1].IN0
data[0] => w_anode325w[1].IN1
data[1] => w_anode293w[2].IN0
data[1] => w_anode307w[2].IN0
data[1] => w_anode316w[2].IN1
data[1] => w_anode325w[2].IN1
eq[0] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode307w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode316w[2].DB_MAX_OUTPUT_PORT_TYPE


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_lsa:wren_decode_a
data[0] => w_anode255w[1].IN0
data[0] => w_anode268w[1].IN1
data[0] => w_anode276w[1].IN0
data[0] => w_anode284w[1].IN1
data[1] => w_anode255w[2].IN0
data[1] => w_anode268w[2].IN0
data[1] => w_anode276w[2].IN1
data[1] => w_anode284w[2].IN1
enable => w_anode255w[1].IN0
enable => w_anode268w[1].IN0
enable => w_anode276w[1].IN0
enable => w_anode284w[1].IN0
eq[0] <= w_anode255w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode268w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode276w[2].DB_MAX_OUTPUT_PORT_TYPE


|teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|mux_6nb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data1_wire[0].IN0
data[10] => data1_wire[1].IN0
data[11] => data1_wire[2].IN0
data[12] => data1_wire[3].IN0
data[13] => data1_wire[4].IN0
data[14] => data1_wire[5].IN0
data[15] => data1_wire[6].IN0
data[16] => data1_wire[7].IN0
data[17] => data1_wire[8].IN0
data[18] => data2_wire[0].IN0
data[19] => data2_wire[1].IN0
data[20] => data2_wire[2].IN0
data[21] => data2_wire[3].IN0
data[22] => data2_wire[4].IN0
data[23] => data2_wire[5].IN0
data[24] => data2_wire[6].IN0
data[25] => data2_wire[7].IN0
data[26] => data2_wire[8].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[8].IN0
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|teste|ps2_receiver:PS2
ps2_clk => acoes[0]~reg0.CLK
ps2_clk => acoes[1]~reg0.CLK
ps2_clk => acoes[2]~reg0.CLK
ps2_clk => acoes[3]~reg0.CLK
ps2_clk => acoes[4]~reg0.CLK
ps2_clk => acoes[5]~reg0.CLK
ps2_clk => break_code.CLK
ps2_clk => count[0].CLK
ps2_clk => count[1].CLK
ps2_clk => count[2].CLK
ps2_clk => count[3].CLK
ps2_clk => count[4].CLK
ps2_clk => count[5].CLK
ps2_clk => count[6].CLK
ps2_clk => count[7].CLK
ps2_clk => count[8].CLK
ps2_clk => count[9].CLK
ps2_clk => count[10].CLK
ps2_clk => count[11].CLK
ps2_clk => count[12].CLK
ps2_clk => count[13].CLK
ps2_clk => count[14].CLK
ps2_clk => count[15].CLK
ps2_clk => count[16].CLK
ps2_clk => count[17].CLK
ps2_clk => count[18].CLK
ps2_clk => count[19].CLK
ps2_clk => count[20].CLK
ps2_clk => count[21].CLK
ps2_clk => count[22].CLK
ps2_clk => count[23].CLK
ps2_clk => count[24].CLK
ps2_clk => count[25].CLK
ps2_clk => count[26].CLK
ps2_clk => count[27].CLK
ps2_clk => count[28].CLK
ps2_clk => count[29].CLK
ps2_clk => count[30].CLK
ps2_clk => count[31].CLK
ps2_clk => key_data[1].CLK
ps2_clk => key_data[2].CLK
ps2_clk => key_data[3].CLK
ps2_clk => key_data[4].CLK
ps2_clk => key_data[5].CLK
ps2_clk => key_data[6].CLK
ps2_clk => key_data[7].CLK
ps2_clk => key_data[8].CLK
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
ps2_data => key_data.DATAB
acoes[0] <= acoes[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[1] <= acoes[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[2] <= acoes[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[3] <= acoes[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[4] <= acoes[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
acoes[5] <= acoes[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


