// Seed: 668404640
module module_0 ();
  wand id_1;
  assign id_1 = id_1 !=? id_1;
  assign module_1._id_2 = 0;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd50,
    parameter id_6 = 32'd87
) (
    input wand id_0,
    output supply0 id_1
    , id_4,
    input wire _id_2
);
  logic [7:0][-1 : id_2] id_5;
  initial begin : LABEL_0
    assume #1  (id_2) $unsigned(19);
    ;
  end
  logic _id_6;
  ;
  parameter id_7 = -1 ~^ 1'h0;
  assign id_5[id_6] = -1 + -1'b0 ? 1 : "" == 1;
  module_0 modCall_1 ();
endmodule
