E:\FPGA\my.verilog.learn\uart_all\uart_01\prj\uart_01\uart_rx_top.ngc 1629889279
OK
