INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Select/Select.srcs/sources_1/new/select_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Select/Select.srcs/sim_1/new/select_yueshu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_yueshu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Select/Select.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
