{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../pds-fir-pipeline.gen/sources_1/bd/fir_block",
      "name": "fir_block",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1.1"
    },
    "design_tree": {
      "fir_compiler_0": ""
    },
    "interface_ports": {
      "M_AXIS_DATA_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0"
      },
      "S_AXIS_DATA_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "TDATA_NUM_BYTES": {
            "value": "2"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      }
    },
    "ports": {
      "aclk_0": {
        "type": "clk",
        "direction": "I"
      }
    },
    "components": {
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "fir_block_fir_compiler_0_0",
        "xci_path": "ip\\fir_block_fir_compiler_0_0\\fir_block_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0"
      }
    },
    "interface_nets": {
      "S_AXIS_DATA_0_1": {
        "interface_ports": [
          "S_AXIS_DATA_0",
          "fir_compiler_0/S_AXIS_DATA"
        ]
      },
      "fir_compiler_0_M_AXIS_DATA": {
        "interface_ports": [
          "M_AXIS_DATA_0",
          "fir_compiler_0/M_AXIS_DATA"
        ]
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "aclk_0",
          "fir_compiler_0/aclk"
        ]
      }
    }
  }
}