#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000fc8f60 .scope module, "testbench" "testbench" 2 62;
 .timescale 0 0;
v00000000010b9030_0 .var "A", 31 0;
v00000000010b7730_0 .net "ALU_out", 31 0, v00000000010b7690_0;  1 drivers
v00000000010b8db0_0 .var "B", 31 0;
v00000000010b8450_0 .var "alucon", 2 0;
v00000000010b90d0_0 .var "cin", 0 0;
v00000000010b9210_0 .net "cout", 0 0, L_00000000010c5150;  1 drivers
S_0000000000fc90f0 .scope module, "try_1" "ALU" 2 68, 2 9 0, S_0000000000fc8f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALU_out";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 3 "alucon";
    .port_info 4 /INPUT 1 "cin";
    .port_info 5 /OUTPUT 1 "cout";
P_0000000000fc6ee0 .param/l "AND" 1 2 18, C4<010>;
P_0000000000fc6f18 .param/l "OR" 1 2 19, C4<011>;
P_0000000000fc6f50 .param/l "add" 1 2 16, C4<000>;
P_0000000000fc6f88 .param/l "sub" 1 2 17, C4<001>;
v00000000010b83b0_0 .net "A", 31 0, v00000000010b9030_0;  1 drivers
v00000000010b7690_0 .var "ALU_out", 31 0;
v00000000010b9710_0 .net "B", 31 0, v00000000010b8db0_0;  1 drivers
v00000000010b97b0_0 .net *"_s229", 0 0, v00000000010b8270_0;  1 drivers
v00000000010b77d0_0 .net "alucon", 2 0, v00000000010b8450_0;  1 drivers
v00000000010b8e50_0 .net "carry", 32 0, L_00000000010c3e90;  1 drivers
v00000000010b7ff0_0 .net "cin", 0 0, v00000000010b90d0_0;  1 drivers
v00000000010b81d0_0 .net "cout", 0 0, L_00000000010c5150;  alias, 1 drivers
v00000000010b8a90_0 .net "holder", 31 0, L_00000000010c50b0;  1 drivers
v00000000010b7870_0 .var "temp_B", 31 0;
v00000000010b8270_0 .var "x", 0 0;
E_000000000103dad0 .event edge, v00000000010b77d0_0, v00000000010b8a90_0, v00000000010b83b0_0, v00000000010b9710_0;
E_000000000103d690 .event edge, v00000000010b77d0_0, v00000000010b9710_0;
L_00000000010b9490 .part v00000000010b9030_0, 0, 1;
L_00000000010b9530 .part v00000000010b7870_0, 0, 1;
L_00000000010b9850 .part L_00000000010c3e90, 0, 1;
L_00000000010b9b70 .part v00000000010b9030_0, 1, 1;
L_00000000010b9c10 .part v00000000010b7870_0, 1, 1;
L_00000000010b9cb0 .part L_00000000010c3e90, 1, 1;
L_00000000010b7910 .part v00000000010b9030_0, 2, 1;
L_00000000010b7a50 .part v00000000010b7870_0, 2, 1;
L_00000000010ba6b0 .part L_00000000010c3e90, 2, 1;
L_00000000010baed0 .part v00000000010b9030_0, 3, 1;
L_00000000010ba890 .part v00000000010b7870_0, 3, 1;
L_00000000010bb1f0 .part L_00000000010c3e90, 3, 1;
L_00000000010baa70 .part v00000000010b9030_0, 4, 1;
L_00000000010ba250 .part v00000000010b7870_0, 4, 1;
L_00000000010babb0 .part L_00000000010c3e90, 4, 1;
L_00000000010bab10 .part v00000000010b9030_0, 5, 1;
L_00000000010baf70 .part v00000000010b7870_0, 5, 1;
L_00000000010ba430 .part L_00000000010c3e90, 5, 1;
L_00000000010bb010 .part v00000000010b9030_0, 6, 1;
L_00000000010bac50 .part v00000000010b7870_0, 6, 1;
L_00000000010bb0b0 .part L_00000000010c3e90, 6, 1;
L_00000000010ba7f0 .part v00000000010b9030_0, 7, 1;
L_00000000010bacf0 .part v00000000010b7870_0, 7, 1;
L_00000000010bad90 .part L_00000000010c3e90, 7, 1;
L_00000000010ba4d0 .part v00000000010b9030_0, 8, 1;
L_00000000010bb150 .part v00000000010b7870_0, 8, 1;
L_00000000010ba1b0 .part L_00000000010c3e90, 8, 1;
L_00000000010b9fd0 .part v00000000010b9030_0, 9, 1;
L_00000000010ba390 .part v00000000010b7870_0, 9, 1;
L_00000000010bae30 .part L_00000000010c3e90, 9, 1;
L_00000000010ba570 .part v00000000010b9030_0, 10, 1;
L_00000000010ba930 .part v00000000010b7870_0, 10, 1;
L_00000000010bb290 .part L_00000000010c3e90, 10, 1;
L_00000000010bb330 .part v00000000010b9030_0, 11, 1;
L_00000000010ba610 .part v00000000010b7870_0, 11, 1;
L_00000000010bb3d0 .part L_00000000010c3e90, 11, 1;
L_00000000010ba110 .part v00000000010b9030_0, 12, 1;
L_00000000010ba070 .part v00000000010b7870_0, 12, 1;
L_00000000010ba750 .part L_00000000010c3e90, 12, 1;
L_00000000010ba9d0 .part v00000000010b9030_0, 13, 1;
L_00000000010bb470 .part v00000000010b7870_0, 13, 1;
L_00000000010bb510 .part L_00000000010c3e90, 13, 1;
L_00000000010ba2f0 .part v00000000010b9030_0, 14, 1;
L_00000000010b9e90 .part v00000000010b7870_0, 14, 1;
L_00000000010b9f30 .part L_00000000010c3e90, 14, 1;
L_00000000010c5f10 .part v00000000010b9030_0, 15, 1;
L_00000000010c56f0 .part v00000000010b7870_0, 15, 1;
L_00000000010c6370 .part L_00000000010c3e90, 15, 1;
L_00000000010c5970 .part v00000000010b9030_0, 16, 1;
L_00000000010c6230 .part v00000000010b7870_0, 16, 1;
L_00000000010c5470 .part L_00000000010c3e90, 16, 1;
L_00000000010c4930 .part v00000000010b9030_0, 17, 1;
L_00000000010c49d0 .part v00000000010b7870_0, 17, 1;
L_00000000010c4610 .part L_00000000010c3e90, 17, 1;
L_00000000010c4570 .part v00000000010b9030_0, 18, 1;
L_00000000010c60f0 .part v00000000010b7870_0, 18, 1;
L_00000000010c6550 .part L_00000000010c3e90, 18, 1;
L_00000000010c5510 .part v00000000010b9030_0, 19, 1;
L_00000000010c5dd0 .part v00000000010b7870_0, 19, 1;
L_00000000010c5010 .part L_00000000010c3e90, 19, 1;
L_00000000010c4bb0 .part v00000000010b9030_0, 20, 1;
L_00000000010c58d0 .part v00000000010b7870_0, 20, 1;
L_00000000010c5290 .part L_00000000010c3e90, 20, 1;
L_00000000010c5e70 .part v00000000010b9030_0, 21, 1;
L_00000000010c47f0 .part v00000000010b7870_0, 21, 1;
L_00000000010c4c50 .part L_00000000010c3e90, 21, 1;
L_00000000010c46b0 .part v00000000010b9030_0, 22, 1;
L_00000000010c6190 .part v00000000010b7870_0, 22, 1;
L_00000000010c5330 .part L_00000000010c3e90, 22, 1;
L_00000000010c6410 .part v00000000010b9030_0, 23, 1;
L_00000000010c42f0 .part v00000000010b7870_0, 23, 1;
L_00000000010c5ab0 .part L_00000000010c3e90, 23, 1;
L_00000000010c4b10 .part v00000000010b9030_0, 24, 1;
L_00000000010c4e30 .part v00000000010b7870_0, 24, 1;
L_00000000010c51f0 .part L_00000000010c3e90, 24, 1;
L_00000000010c4a70 .part v00000000010b9030_0, 25, 1;
L_00000000010c4430 .part v00000000010b7870_0, 25, 1;
L_00000000010c4cf0 .part L_00000000010c3e90, 25, 1;
L_00000000010c4d90 .part v00000000010b9030_0, 26, 1;
L_00000000010c5b50 .part v00000000010b7870_0, 26, 1;
L_00000000010c44d0 .part L_00000000010c3e90, 26, 1;
L_00000000010c4070 .part v00000000010b9030_0, 27, 1;
L_00000000010c5a10 .part v00000000010b7870_0, 27, 1;
L_00000000010c4f70 .part L_00000000010c3e90, 27, 1;
L_00000000010c4ed0 .part v00000000010b9030_0, 28, 1;
L_00000000010c5fb0 .part v00000000010b7870_0, 28, 1;
L_00000000010c4890 .part L_00000000010c3e90, 28, 1;
L_00000000010c62d0 .part v00000000010b9030_0, 29, 1;
L_00000000010c4750 .part v00000000010b7870_0, 29, 1;
L_00000000010c64b0 .part L_00000000010c3e90, 29, 1;
L_00000000010c5bf0 .part v00000000010b9030_0, 30, 1;
L_00000000010c3df0 .part v00000000010b7870_0, 30, 1;
L_00000000010c4390 .part L_00000000010c3e90, 30, 1;
LS_00000000010c50b0_0_0 .concat8 [ 1 1 1 1], L_000000000103acf0, L_00000000010bc2d0, L_00000000010bbbd0, L_00000000010bbe00;
LS_00000000010c50b0_0_4 .concat8 [ 1 1 1 1], L_00000000010bc180, L_00000000010bb8c0, L_00000000010c0870, L_00000000010c0aa0;
LS_00000000010c50b0_0_8 .concat8 [ 1 1 1 1], L_00000000010c0e20, L_00000000010c1210, L_00000000010c0b10, L_00000000010c2210;
LS_00000000010c50b0_0_12 .concat8 [ 1 1 1 1], L_00000000010c2ad0, L_00000000010c31d0, L_00000000010c3080, L_00000000010c2b40;
LS_00000000010c50b0_0_16 .concat8 [ 1 1 1 1], L_00000000010c1a30, L_00000000010c2e50, L_00000000010c3470, L_00000000010c19c0;
LS_00000000010c50b0_0_20 .concat8 [ 1 1 1 1], L_00000000010c3550, L_00000000010cb8b0, L_00000000010cac70, L_00000000010cbca0;
LS_00000000010c50b0_0_24 .concat8 [ 1 1 1 1], L_00000000010cbd80, L_00000000010ca9d0, L_00000000010ca960, L_00000000010cb530;
LS_00000000010c50b0_0_28 .concat8 [ 1 1 1 1], L_00000000010caff0, L_00000000010ca7a0, L_00000000010cb7d0, L_00000000010cc4f0;
LS_00000000010c50b0_1_0 .concat8 [ 4 4 4 4], LS_00000000010c50b0_0_0, LS_00000000010c50b0_0_4, LS_00000000010c50b0_0_8, LS_00000000010c50b0_0_12;
LS_00000000010c50b0_1_4 .concat8 [ 4 4 4 4], LS_00000000010c50b0_0_16, LS_00000000010c50b0_0_20, LS_00000000010c50b0_0_24, LS_00000000010c50b0_0_28;
L_00000000010c50b0 .concat8 [ 16 16 0 0], LS_00000000010c50b0_1_0, LS_00000000010c50b0_1_4;
L_00000000010c6050 .part v00000000010b9030_0, 31, 1;
L_00000000010c5c90 .part v00000000010b7870_0, 31, 1;
L_00000000010c4110 .part L_00000000010c3e90, 31, 1;
LS_00000000010c3e90_0_0 .concat8 [ 1 1 1 1], v00000000010b8270_0, L_00000000010bc420, L_00000000010bbe70, L_00000000010bc500;
LS_00000000010c3e90_0_4 .concat8 [ 1 1 1 1], L_00000000010bba80, L_00000000010bb770, L_00000000010c0790, L_00000000010c0d40;
LS_00000000010c3e90_0_8 .concat8 [ 1 1 1 1], L_00000000010c0a30, L_00000000010c1590, L_00000000010c14b0, L_00000000010c2130;
LS_00000000010c3e90_0_12 .concat8 [ 1 1 1 1], L_00000000010c3160, L_00000000010c2fa0, L_00000000010c2bb0, L_00000000010c22f0;
LS_00000000010c3e90_0_16 .concat8 [ 1 1 1 1], L_00000000010c2c20, L_00000000010c1e90, L_00000000010c27c0, L_00000000010c1950;
LS_00000000010c3e90_0_20 .concat8 [ 1 1 1 1], L_00000000010c26e0, L_00000000010c34e0, L_00000000010cb990, L_00000000010cbed0;
LS_00000000010c3e90_0_24 .concat8 [ 1 1 1 1], L_00000000010cb370, L_00000000010cace0, L_00000000010cc250, L_00000000010caea0;
LS_00000000010c3e90_0_28 .concat8 [ 1 1 1 1], L_00000000010cad50, L_00000000010cc330, L_00000000010cb840, L_00000000010cc410;
LS_00000000010c3e90_0_32 .concat8 [ 1 0 0 0], L_00000000010ce720;
LS_00000000010c3e90_1_0 .concat8 [ 4 4 4 4], LS_00000000010c3e90_0_0, LS_00000000010c3e90_0_4, LS_00000000010c3e90_0_8, LS_00000000010c3e90_0_12;
LS_00000000010c3e90_1_4 .concat8 [ 4 4 4 4], LS_00000000010c3e90_0_16, LS_00000000010c3e90_0_20, LS_00000000010c3e90_0_24, LS_00000000010c3e90_0_28;
LS_00000000010c3e90_1_8 .concat8 [ 1 0 0 0], LS_00000000010c3e90_0_32;
L_00000000010c3e90 .concat8 [ 16 16 1 0], LS_00000000010c3e90_1_0, LS_00000000010c3e90_1_4, LS_00000000010c3e90_1_8;
L_00000000010c5150 .part L_00000000010c3e90, 32, 1;
S_0000000000fc5560 .scope generate, "genblk1[0]" "genblk1[0]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103dd50 .param/l "i" 0 2 44, +C4<00>;
S_0000000000fc56f0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_0000000000fc5560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_000000000103ac10 .functor XOR 1, L_00000000010b9490, L_00000000010b9530, C4<0>, C4<0>;
L_000000000103acf0 .functor XOR 1, L_000000000103ac10, L_00000000010b9850, C4<0>, C4<0>;
L_000000000103ad60 .functor AND 1, L_00000000010b9490, L_00000000010b9530, C4<1>, C4<1>;
L_000000000103aeb0 .functor AND 1, L_00000000010b9530, L_00000000010b9850, C4<1>, C4<1>;
L_000000000103af20 .functor OR 1, L_000000000103ad60, L_000000000103aeb0, C4<0>, C4<0>;
L_000000000103b070 .functor AND 1, L_00000000010b9490, L_00000000010b9850, C4<1>, C4<1>;
L_00000000010bc420 .functor OR 1, L_000000000103af20, L_000000000103b070, C4<0>, C4<0>;
v0000000001040470_0 .net "A", 0 0, L_00000000010b9490;  1 drivers
v0000000001040650_0 .net "B", 0 0, L_00000000010b9530;  1 drivers
v000000000103f7f0_0 .net "F", 0 0, L_000000000103acf0;  1 drivers
v000000000103f610_0 .net *"_s0", 0 0, L_000000000103ac10;  1 drivers
v0000000001040a10_0 .net *"_s10", 0 0, L_000000000103b070;  1 drivers
v000000000103fa70_0 .net *"_s4", 0 0, L_000000000103ad60;  1 drivers
v000000000103fcf0_0 .net *"_s6", 0 0, L_000000000103aeb0;  1 drivers
v000000000103fd90_0 .net *"_s8", 0 0, L_000000000103af20;  1 drivers
v00000000010406f0_0 .net "cin", 0 0, L_00000000010b9850;  1 drivers
v0000000001040ab0_0 .net "cout", 0 0, L_00000000010bc420;  1 drivers
S_0000000000f76760 .scope generate, "genblk1[1]" "genblk1[1]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103d850 .param/l "i" 0 2 44, +C4<01>;
S_0000000000f768f0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_0000000000f76760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010bbd90 .functor XOR 1, L_00000000010b9b70, L_00000000010b9c10, C4<0>, C4<0>;
L_00000000010bc2d0 .functor XOR 1, L_00000000010bbd90, L_00000000010b9cb0, C4<0>, C4<0>;
L_00000000010bb850 .functor AND 1, L_00000000010b9b70, L_00000000010b9c10, C4<1>, C4<1>;
L_00000000010bc1f0 .functor AND 1, L_00000000010b9c10, L_00000000010b9cb0, C4<1>, C4<1>;
L_00000000010bc490 .functor OR 1, L_00000000010bb850, L_00000000010bc1f0, C4<0>, C4<0>;
L_00000000010bbd20 .functor AND 1, L_00000000010b9b70, L_00000000010b9cb0, C4<1>, C4<1>;
L_00000000010bbe70 .functor OR 1, L_00000000010bc490, L_00000000010bbd20, C4<0>, C4<0>;
v0000000001040b50_0 .net "A", 0 0, L_00000000010b9b70;  1 drivers
v0000000001040bf0_0 .net "B", 0 0, L_00000000010b9c10;  1 drivers
v0000000001040d30_0 .net "F", 0 0, L_00000000010bc2d0;  1 drivers
v0000000001040dd0_0 .net *"_s0", 0 0, L_00000000010bbd90;  1 drivers
v000000000103fe30_0 .net *"_s10", 0 0, L_00000000010bbd20;  1 drivers
v000000000103f750_0 .net *"_s4", 0 0, L_00000000010bb850;  1 drivers
v0000000001040e70_0 .net *"_s6", 0 0, L_00000000010bc1f0;  1 drivers
v00000000010410f0_0 .net *"_s8", 0 0, L_00000000010bc490;  1 drivers
v000000000103f890_0 .net "cin", 0 0, L_00000000010b9cb0;  1 drivers
v000000000103fb10_0 .net "cout", 0 0, L_00000000010bbe70;  1 drivers
S_000000000107e2e0 .scope generate, "genblk1[2]" "genblk1[2]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103d790 .param/l "i" 0 2 44, +C4<010>;
S_000000000107e470 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_000000000107e2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010bc0a0 .functor XOR 1, L_00000000010b7910, L_00000000010b7a50, C4<0>, C4<0>;
L_00000000010bbbd0 .functor XOR 1, L_00000000010bc0a0, L_00000000010ba6b0, C4<0>, C4<0>;
L_00000000010bbf50 .functor AND 1, L_00000000010b7910, L_00000000010b7a50, C4<1>, C4<1>;
L_00000000010bc340 .functor AND 1, L_00000000010b7a50, L_00000000010ba6b0, C4<1>, C4<1>;
L_00000000010bbfc0 .functor OR 1, L_00000000010bbf50, L_00000000010bc340, C4<0>, C4<0>;
L_00000000010bc030 .functor AND 1, L_00000000010b7910, L_00000000010ba6b0, C4<1>, C4<1>;
L_00000000010bc500 .functor OR 1, L_00000000010bbfc0, L_00000000010bc030, C4<0>, C4<0>;
v0000000001041190_0 .net "A", 0 0, L_00000000010b7910;  1 drivers
v0000000001000300_0 .net "B", 0 0, L_00000000010b7a50;  1 drivers
v0000000001000a80_0 .net "F", 0 0, L_00000000010bbbd0;  1 drivers
v00000000010003a0_0 .net *"_s0", 0 0, L_00000000010bc0a0;  1 drivers
v00000000010004e0_0 .net *"_s10", 0 0, L_00000000010bc030;  1 drivers
v0000000001000580_0 .net *"_s4", 0 0, L_00000000010bbf50;  1 drivers
v00000000010010c0_0 .net *"_s6", 0 0, L_00000000010bc340;  1 drivers
v0000000001000bc0_0 .net *"_s8", 0 0, L_00000000010bbfc0;  1 drivers
v0000000001000c60_0 .net "cin", 0 0, L_00000000010ba6b0;  1 drivers
v0000000000fff900_0 .net "cout", 0 0, L_00000000010bc500;  1 drivers
S_000000000107e600 .scope generate, "genblk1[3]" "genblk1[3]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103d890 .param/l "i" 0 2 44, +C4<011>;
S_000000000107e790 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_000000000107e600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010bc260 .functor XOR 1, L_00000000010baed0, L_00000000010ba890, C4<0>, C4<0>;
L_00000000010bbe00 .functor XOR 1, L_00000000010bc260, L_00000000010bb1f0, C4<0>, C4<0>;
L_00000000010bc3b0 .functor AND 1, L_00000000010baed0, L_00000000010ba890, C4<1>, C4<1>;
L_00000000010bb9a0 .functor AND 1, L_00000000010ba890, L_00000000010bb1f0, C4<1>, C4<1>;
L_00000000010bbc40 .functor OR 1, L_00000000010bc3b0, L_00000000010bb9a0, C4<0>, C4<0>;
L_00000000010bbcb0 .functor AND 1, L_00000000010baed0, L_00000000010bb1f0, C4<1>, C4<1>;
L_00000000010bba80 .functor OR 1, L_00000000010bbc40, L_00000000010bbcb0, C4<0>, C4<0>;
v0000000001016a80_0 .net "A", 0 0, L_00000000010baed0;  1 drivers
v0000000001016620_0 .net "B", 0 0, L_00000000010ba890;  1 drivers
v00000000010164e0_0 .net "F", 0 0, L_00000000010bbe00;  1 drivers
v00000000010155e0_0 .net *"_s0", 0 0, L_00000000010bc260;  1 drivers
v0000000001015720_0 .net *"_s10", 0 0, L_00000000010bbcb0;  1 drivers
v0000000001015cc0_0 .net *"_s4", 0 0, L_00000000010bc3b0;  1 drivers
v0000000001015ae0_0 .net *"_s6", 0 0, L_00000000010bb9a0;  1 drivers
v0000000001016260_0 .net *"_s8", 0 0, L_00000000010bbc40;  1 drivers
v0000000001016e40_0 .net "cin", 0 0, L_00000000010bb1f0;  1 drivers
v0000000000fe4480_0 .net "cout", 0 0, L_00000000010bba80;  1 drivers
S_000000000107e920 .scope generate, "genblk1[4]" "genblk1[4]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103d8d0 .param/l "i" 0 2 44, +C4<0100>;
S_000000000107eab0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_000000000107e920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010bc110 .functor XOR 1, L_00000000010baa70, L_00000000010ba250, C4<0>, C4<0>;
L_00000000010bc180 .functor XOR 1, L_00000000010bc110, L_00000000010babb0, C4<0>, C4<0>;
L_00000000010bc570 .functor AND 1, L_00000000010baa70, L_00000000010ba250, C4<1>, C4<1>;
L_00000000010bb690 .functor AND 1, L_00000000010ba250, L_00000000010babb0, C4<1>, C4<1>;
L_00000000010bb930 .functor OR 1, L_00000000010bc570, L_00000000010bb690, C4<0>, C4<0>;
L_00000000010bb700 .functor AND 1, L_00000000010baa70, L_00000000010babb0, C4<1>, C4<1>;
L_00000000010bb770 .functor OR 1, L_00000000010bb930, L_00000000010bb700, C4<0>, C4<0>;
v0000000000fe4de0_0 .net "A", 0 0, L_00000000010baa70;  1 drivers
v0000000000fe3e40_0 .net "B", 0 0, L_00000000010ba250;  1 drivers
v0000000000fe5380_0 .net "F", 0 0, L_00000000010bc180;  1 drivers
v0000000000fe5600_0 .net *"_s0", 0 0, L_00000000010bc110;  1 drivers
v0000000000fe5ba0_0 .net *"_s10", 0 0, L_00000000010bb700;  1 drivers
v0000000000fe4160_0 .net *"_s4", 0 0, L_00000000010bc570;  1 drivers
v0000000000fe4520_0 .net *"_s6", 0 0, L_00000000010bb690;  1 drivers
v0000000000ff2810_0 .net *"_s8", 0 0, L_00000000010bb930;  1 drivers
v0000000000ff1ff0_0 .net "cin", 0 0, L_00000000010babb0;  1 drivers
v0000000000ff21d0_0 .net "cout", 0 0, L_00000000010bb770;  1 drivers
S_000000000107ec40 .scope generate, "genblk1[5]" "genblk1[5]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103db10 .param/l "i" 0 2 44, +C4<0101>;
S_000000000107edd0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_000000000107ec40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010bbee0 .functor XOR 1, L_00000000010bab10, L_00000000010baf70, C4<0>, C4<0>;
L_00000000010bb8c0 .functor XOR 1, L_00000000010bbee0, L_00000000010ba430, C4<0>, C4<0>;
L_00000000010bb7e0 .functor AND 1, L_00000000010bab10, L_00000000010baf70, C4<1>, C4<1>;
L_00000000010bba10 .functor AND 1, L_00000000010baf70, L_00000000010ba430, C4<1>, C4<1>;
L_00000000010bbaf0 .functor OR 1, L_00000000010bb7e0, L_00000000010bba10, C4<0>, C4<0>;
L_00000000010bbb60 .functor AND 1, L_00000000010bab10, L_00000000010ba430, C4<1>, C4<1>;
L_00000000010c0790 .functor OR 1, L_00000000010bbaf0, L_00000000010bbb60, C4<0>, C4<0>;
v0000000000ff2c70_0 .net "A", 0 0, L_00000000010bab10;  1 drivers
v0000000000ff2310_0 .net "B", 0 0, L_00000000010baf70;  1 drivers
v0000000000ff2a90_0 .net "F", 0 0, L_00000000010bb8c0;  1 drivers
v0000000000ff2e50_0 .net *"_s0", 0 0, L_00000000010bbee0;  1 drivers
v0000000000ff30d0_0 .net *"_s10", 0 0, L_00000000010bbb60;  1 drivers
v0000000001008e20_0 .net *"_s4", 0 0, L_00000000010bb7e0;  1 drivers
v0000000001008060_0 .net *"_s6", 0 0, L_00000000010bba10;  1 drivers
v00000000010082e0_0 .net *"_s8", 0 0, L_00000000010bbaf0;  1 drivers
v00000000010081a0_0 .net "cin", 0 0, L_00000000010ba430;  1 drivers
v00000000010087e0_0 .net "cout", 0 0, L_00000000010c0790;  1 drivers
S_000000000109f100 .scope generate, "genblk1[6]" "genblk1[6]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e490 .param/l "i" 0 2 44, +C4<0110>;
S_000000000109f290 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_000000000109f100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c0bf0 .functor XOR 1, L_00000000010bb010, L_00000000010bac50, C4<0>, C4<0>;
L_00000000010c0870 .functor XOR 1, L_00000000010c0bf0, L_00000000010bb0b0, C4<0>, C4<0>;
L_00000000010c0c60 .functor AND 1, L_00000000010bb010, L_00000000010bac50, C4<1>, C4<1>;
L_00000000010c1050 .functor AND 1, L_00000000010bac50, L_00000000010bb0b0, C4<1>, C4<1>;
L_00000000010c09c0 .functor OR 1, L_00000000010c0c60, L_00000000010c1050, C4<0>, C4<0>;
L_00000000010c0cd0 .functor AND 1, L_00000000010bb010, L_00000000010bb0b0, C4<1>, C4<1>;
L_00000000010c0d40 .functor OR 1, L_00000000010c09c0, L_00000000010c0cd0, C4<0>, C4<0>;
v0000000001009b40_0 .net "A", 0 0, L_00000000010bb010;  1 drivers
v0000000001008ce0_0 .net "B", 0 0, L_00000000010bac50;  1 drivers
v00000000010095a0_0 .net "F", 0 0, L_00000000010c0870;  1 drivers
v00000000010219e0_0 .net *"_s0", 0 0, L_00000000010c0bf0;  1 drivers
v0000000001020c20_0 .net *"_s10", 0 0, L_00000000010c0cd0;  1 drivers
v0000000001021120_0 .net *"_s4", 0 0, L_00000000010c0c60;  1 drivers
v00000000010220c0_0 .net *"_s6", 0 0, L_00000000010c1050;  1 drivers
v0000000001021580_0 .net *"_s8", 0 0, L_00000000010c09c0;  1 drivers
v0000000001021800_0 .net "cin", 0 0, L_00000000010bb0b0;  1 drivers
v00000000010204a0_0 .net "cout", 0 0, L_00000000010c0d40;  1 drivers
S_000000000109f420 .scope generate, "genblk1[7]" "genblk1[7]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e190 .param/l "i" 0 2 44, +C4<0111>;
S_00000000010a0410 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_000000000109f420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c10c0 .functor XOR 1, L_00000000010ba7f0, L_00000000010bacf0, C4<0>, C4<0>;
L_00000000010c0aa0 .functor XOR 1, L_00000000010c10c0, L_00000000010bad90, C4<0>, C4<0>;
L_00000000010c0fe0 .functor AND 1, L_00000000010ba7f0, L_00000000010bacf0, C4<1>, C4<1>;
L_00000000010c0db0 .functor AND 1, L_00000000010bacf0, L_00000000010bad90, C4<1>, C4<1>;
L_00000000010c0e90 .functor OR 1, L_00000000010c0fe0, L_00000000010c0db0, C4<0>, C4<0>;
L_00000000010c0800 .functor AND 1, L_00000000010ba7f0, L_00000000010bad90, C4<1>, C4<1>;
L_00000000010c0a30 .functor OR 1, L_00000000010c0e90, L_00000000010c0800, C4<0>, C4<0>;
v00000000010205e0_0 .net "A", 0 0, L_00000000010ba7f0;  1 drivers
v000000000102fa50_0 .net "B", 0 0, L_00000000010bacf0;  1 drivers
v000000000102eab0_0 .net "F", 0 0, L_00000000010c0aa0;  1 drivers
v000000000102ed30_0 .net *"_s0", 0 0, L_00000000010c10c0;  1 drivers
v000000000102f2d0_0 .net *"_s10", 0 0, L_00000000010c0800;  1 drivers
v000000000102faf0_0 .net *"_s4", 0 0, L_00000000010c0fe0;  1 drivers
v000000000102fd70_0 .net *"_s6", 0 0, L_00000000010c0db0;  1 drivers
v000000000102ff50_0 .net *"_s8", 0 0, L_00000000010c0e90;  1 drivers
v000000000102fff0_0 .net "cin", 0 0, L_00000000010bad90;  1 drivers
v00000000010a2600_0 .net "cout", 0 0, L_00000000010c0a30;  1 drivers
S_00000000010a0280 .scope generate, "genblk1[8]" "genblk1[8]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103d590 .param/l "i" 0 2 44, +C4<01000>;
S_000000000109fdd0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c0f00 .functor XOR 1, L_00000000010ba4d0, L_00000000010bb150, C4<0>, C4<0>;
L_00000000010c0e20 .functor XOR 1, L_00000000010c0f00, L_00000000010ba1b0, C4<0>, C4<0>;
L_00000000010c1130 .functor AND 1, L_00000000010ba4d0, L_00000000010bb150, C4<1>, C4<1>;
L_00000000010c0f70 .functor AND 1, L_00000000010bb150, L_00000000010ba1b0, C4<1>, C4<1>;
L_00000000010c11a0 .functor OR 1, L_00000000010c1130, L_00000000010c0f70, C4<0>, C4<0>;
L_00000000010c0950 .functor AND 1, L_00000000010ba4d0, L_00000000010ba1b0, C4<1>, C4<1>;
L_00000000010c1590 .functor OR 1, L_00000000010c11a0, L_00000000010c0950, C4<0>, C4<0>;
v00000000010a0e40_0 .net "A", 0 0, L_00000000010ba4d0;  1 drivers
v00000000010a0bc0_0 .net "B", 0 0, L_00000000010bb150;  1 drivers
v00000000010a1ac0_0 .net "F", 0 0, L_00000000010c0e20;  1 drivers
v00000000010a2ba0_0 .net *"_s0", 0 0, L_00000000010c0f00;  1 drivers
v00000000010a1de0_0 .net *"_s10", 0 0, L_00000000010c0950;  1 drivers
v00000000010a29c0_0 .net *"_s4", 0 0, L_00000000010c1130;  1 drivers
v00000000010a1700_0 .net *"_s6", 0 0, L_00000000010c0f70;  1 drivers
v00000000010a0620_0 .net *"_s8", 0 0, L_00000000010c11a0;  1 drivers
v00000000010a1840_0 .net "cin", 0 0, L_00000000010ba1b0;  1 drivers
v00000000010a1480_0 .net "cout", 0 0, L_00000000010c1590;  1 drivers
S_000000000109ff60 .scope generate, "genblk1[9]" "genblk1[9]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103db50 .param/l "i" 0 2 44, +C4<01001>;
S_00000000010a00f0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_000000000109ff60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c12f0 .functor XOR 1, L_00000000010b9fd0, L_00000000010ba390, C4<0>, C4<0>;
L_00000000010c1210 .functor XOR 1, L_00000000010c12f0, L_00000000010bae30, C4<0>, C4<0>;
L_00000000010c1280 .functor AND 1, L_00000000010b9fd0, L_00000000010ba390, C4<1>, C4<1>;
L_00000000010c1360 .functor AND 1, L_00000000010ba390, L_00000000010bae30, C4<1>, C4<1>;
L_00000000010c13d0 .functor OR 1, L_00000000010c1280, L_00000000010c1360, C4<0>, C4<0>;
L_00000000010c1440 .functor AND 1, L_00000000010b9fd0, L_00000000010bae30, C4<1>, C4<1>;
L_00000000010c14b0 .functor OR 1, L_00000000010c13d0, L_00000000010c1440, C4<0>, C4<0>;
v00000000010a1fc0_0 .net "A", 0 0, L_00000000010b9fd0;  1 drivers
v00000000010a0ee0_0 .net "B", 0 0, L_00000000010ba390;  1 drivers
v00000000010a1b60_0 .net "F", 0 0, L_00000000010c1210;  1 drivers
v00000000010a15c0_0 .net *"_s0", 0 0, L_00000000010c12f0;  1 drivers
v00000000010a2920_0 .net *"_s10", 0 0, L_00000000010c1440;  1 drivers
v00000000010a1c00_0 .net *"_s4", 0 0, L_00000000010c1280;  1 drivers
v00000000010a1ca0_0 .net *"_s6", 0 0, L_00000000010c1360;  1 drivers
v00000000010a1e80_0 .net *"_s8", 0 0, L_00000000010c13d0;  1 drivers
v00000000010a2b00_0 .net "cin", 0 0, L_00000000010bae30;  1 drivers
v00000000010a1d40_0 .net "cout", 0 0, L_00000000010c14b0;  1 drivers
S_000000000109f600 .scope generate, "genblk1[10]" "genblk1[10]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103dc10 .param/l "i" 0 2 44, +C4<01010>;
S_000000000109f790 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_000000000109f600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c08e0 .functor XOR 1, L_00000000010ba570, L_00000000010ba930, C4<0>, C4<0>;
L_00000000010c0b10 .functor XOR 1, L_00000000010c08e0, L_00000000010bb290, C4<0>, C4<0>;
L_00000000010c0b80 .functor AND 1, L_00000000010ba570, L_00000000010ba930, C4<1>, C4<1>;
L_00000000010c1520 .functor AND 1, L_00000000010ba930, L_00000000010bb290, C4<1>, C4<1>;
L_00000000010c06b0 .functor OR 1, L_00000000010c0b80, L_00000000010c1520, C4<0>, C4<0>;
L_00000000010c0720 .functor AND 1, L_00000000010ba570, L_00000000010bb290, C4<1>, C4<1>;
L_00000000010c2130 .functor OR 1, L_00000000010c06b0, L_00000000010c0720, C4<0>, C4<0>;
v00000000010a1f20_0 .net "A", 0 0, L_00000000010ba570;  1 drivers
v00000000010a2060_0 .net "B", 0 0, L_00000000010ba930;  1 drivers
v00000000010a09e0_0 .net "F", 0 0, L_00000000010c0b10;  1 drivers
v00000000010a0c60_0 .net *"_s0", 0 0, L_00000000010c08e0;  1 drivers
v00000000010a0f80_0 .net *"_s10", 0 0, L_00000000010c0720;  1 drivers
v00000000010a0d00_0 .net *"_s4", 0 0, L_00000000010c0b80;  1 drivers
v00000000010a2420_0 .net *"_s6", 0 0, L_00000000010c1520;  1 drivers
v00000000010a2100_0 .net *"_s8", 0 0, L_00000000010c06b0;  1 drivers
v00000000010a1340_0 .net "cin", 0 0, L_00000000010bb290;  1 drivers
v00000000010a1660_0 .net "cout", 0 0, L_00000000010c2130;  1 drivers
S_000000000109f920 .scope generate, "genblk1[11]" "genblk1[11]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103ded0 .param/l "i" 0 2 44, +C4<01011>;
S_000000000109fab0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_000000000109f920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c2a60 .functor XOR 1, L_00000000010bb330, L_00000000010ba610, C4<0>, C4<0>;
L_00000000010c2210 .functor XOR 1, L_00000000010c2a60, L_00000000010bb3d0, C4<0>, C4<0>;
L_00000000010c1cd0 .functor AND 1, L_00000000010bb330, L_00000000010ba610, C4<1>, C4<1>;
L_00000000010c1e20 .functor AND 1, L_00000000010ba610, L_00000000010bb3d0, C4<1>, C4<1>;
L_00000000010c2600 .functor OR 1, L_00000000010c1cd0, L_00000000010c1e20, C4<0>, C4<0>;
L_00000000010c3240 .functor AND 1, L_00000000010bb330, L_00000000010bb3d0, C4<1>, C4<1>;
L_00000000010c3160 .functor OR 1, L_00000000010c2600, L_00000000010c3240, C4<0>, C4<0>;
v00000000010a1a20_0 .net "A", 0 0, L_00000000010bb330;  1 drivers
v00000000010a0da0_0 .net "B", 0 0, L_00000000010ba610;  1 drivers
v00000000010a17a0_0 .net "F", 0 0, L_00000000010c2210;  1 drivers
v00000000010a21a0_0 .net *"_s0", 0 0, L_00000000010c2a60;  1 drivers
v00000000010a27e0_0 .net *"_s10", 0 0, L_00000000010c3240;  1 drivers
v00000000010a2c40_0 .net *"_s4", 0 0, L_00000000010c1cd0;  1 drivers
v00000000010a2740_0 .net *"_s6", 0 0, L_00000000010c1e20;  1 drivers
v00000000010a0b20_0 .net *"_s8", 0 0, L_00000000010c2600;  1 drivers
v00000000010a2ce0_0 .net "cin", 0 0, L_00000000010bb3d0;  1 drivers
v00000000010a18e0_0 .net "cout", 0 0, L_00000000010c3160;  1 drivers
S_000000000109fc40 .scope generate, "genblk1[12]" "genblk1[12]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103df10 .param/l "i" 0 2 44, +C4<01100>;
S_00000000010a47b0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_000000000109fc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c1d40 .functor XOR 1, L_00000000010ba110, L_00000000010ba070, C4<0>, C4<0>;
L_00000000010c2ad0 .functor XOR 1, L_00000000010c1d40, L_00000000010ba750, C4<0>, C4<0>;
L_00000000010c2f30 .functor AND 1, L_00000000010ba110, L_00000000010ba070, C4<1>, C4<1>;
L_00000000010c3390 .functor AND 1, L_00000000010ba070, L_00000000010ba750, C4<1>, C4<1>;
L_00000000010c1bf0 .functor OR 1, L_00000000010c2f30, L_00000000010c3390, C4<0>, C4<0>;
L_00000000010c1db0 .functor AND 1, L_00000000010ba110, L_00000000010ba750, C4<1>, C4<1>;
L_00000000010c2fa0 .functor OR 1, L_00000000010c1bf0, L_00000000010c1db0, C4<0>, C4<0>;
v00000000010a0a80_0 .net "A", 0 0, L_00000000010ba110;  1 drivers
v00000000010a13e0_0 .net "B", 0 0, L_00000000010ba070;  1 drivers
v00000000010a1020_0 .net "F", 0 0, L_00000000010c2ad0;  1 drivers
v00000000010a10c0_0 .net *"_s0", 0 0, L_00000000010c1d40;  1 drivers
v00000000010a08a0_0 .net *"_s10", 0 0, L_00000000010c1db0;  1 drivers
v00000000010a1980_0 .net *"_s4", 0 0, L_00000000010c2f30;  1 drivers
v00000000010a1520_0 .net *"_s6", 0 0, L_00000000010c3390;  1 drivers
v00000000010a1160_0 .net *"_s8", 0 0, L_00000000010c1bf0;  1 drivers
v00000000010a2240_0 .net "cin", 0 0, L_00000000010ba750;  1 drivers
v00000000010a22e0_0 .net "cout", 0 0, L_00000000010c2fa0;  1 drivers
S_00000000010a4df0 .scope generate, "genblk1[13]" "genblk1[13]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103dfd0 .param/l "i" 0 2 44, +C4<01101>;
S_00000000010a5110 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a4df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c28a0 .functor XOR 1, L_00000000010ba9d0, L_00000000010bb470, C4<0>, C4<0>;
L_00000000010c31d0 .functor XOR 1, L_00000000010c28a0, L_00000000010bb510, C4<0>, C4<0>;
L_00000000010c2520 .functor AND 1, L_00000000010ba9d0, L_00000000010bb470, C4<1>, C4<1>;
L_00000000010c1fe0 .functor AND 1, L_00000000010bb470, L_00000000010bb510, C4<1>, C4<1>;
L_00000000010c2050 .functor OR 1, L_00000000010c2520, L_00000000010c1fe0, C4<0>, C4<0>;
L_00000000010c3010 .functor AND 1, L_00000000010ba9d0, L_00000000010bb510, C4<1>, C4<1>;
L_00000000010c2bb0 .functor OR 1, L_00000000010c2050, L_00000000010c3010, C4<0>, C4<0>;
v00000000010a2380_0 .net "A", 0 0, L_00000000010ba9d0;  1 drivers
v00000000010a2d80_0 .net "B", 0 0, L_00000000010bb470;  1 drivers
v00000000010a1200_0 .net "F", 0 0, L_00000000010c31d0;  1 drivers
v00000000010a12a0_0 .net *"_s0", 0 0, L_00000000010c28a0;  1 drivers
v00000000010a24c0_0 .net *"_s10", 0 0, L_00000000010c3010;  1 drivers
v00000000010a2560_0 .net *"_s4", 0 0, L_00000000010c2520;  1 drivers
v00000000010a26a0_0 .net *"_s6", 0 0, L_00000000010c1fe0;  1 drivers
v00000000010a2a60_0 .net *"_s8", 0 0, L_00000000010c2050;  1 drivers
v00000000010a2880_0 .net "cin", 0 0, L_00000000010bb510;  1 drivers
v00000000010a06c0_0 .net "cout", 0 0, L_00000000010c2bb0;  1 drivers
S_00000000010a5f20 .scope generate, "genblk1[14]" "genblk1[14]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e010 .param/l "i" 0 2 44, +C4<01110>;
S_00000000010a5c00 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a5f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c2910 .functor XOR 1, L_00000000010ba2f0, L_00000000010b9e90, C4<0>, C4<0>;
L_00000000010c3080 .functor XOR 1, L_00000000010c2910, L_00000000010b9f30, C4<0>, C4<0>;
L_00000000010c20c0 .functor AND 1, L_00000000010ba2f0, L_00000000010b9e90, C4<1>, C4<1>;
L_00000000010c32b0 .functor AND 1, L_00000000010b9e90, L_00000000010b9f30, C4<1>, C4<1>;
L_00000000010c30f0 .functor OR 1, L_00000000010c20c0, L_00000000010c32b0, C4<0>, C4<0>;
L_00000000010c2c90 .functor AND 1, L_00000000010ba2f0, L_00000000010b9f30, C4<1>, C4<1>;
L_00000000010c22f0 .functor OR 1, L_00000000010c30f0, L_00000000010c2c90, C4<0>, C4<0>;
v00000000010a0760_0 .net "A", 0 0, L_00000000010ba2f0;  1 drivers
v00000000010a0800_0 .net "B", 0 0, L_00000000010b9e90;  1 drivers
v00000000010a0940_0 .net "F", 0 0, L_00000000010c3080;  1 drivers
v00000000010a4220_0 .net *"_s0", 0 0, L_00000000010c2910;  1 drivers
v00000000010a36e0_0 .net *"_s10", 0 0, L_00000000010c2c90;  1 drivers
v00000000010a2ec0_0 .net *"_s4", 0 0, L_00000000010c20c0;  1 drivers
v00000000010a42c0_0 .net *"_s6", 0 0, L_00000000010c32b0;  1 drivers
v00000000010a3460_0 .net *"_s8", 0 0, L_00000000010c30f0;  1 drivers
v00000000010a3c80_0 .net "cin", 0 0, L_00000000010b9f30;  1 drivers
v00000000010a3d20_0 .net "cout", 0 0, L_00000000010c22f0;  1 drivers
S_00000000010a4f80 .scope generate, "genblk1[15]" "genblk1[15]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e090 .param/l "i" 0 2 44, +C4<01111>;
S_00000000010a5d90 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a4f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c2360 .functor XOR 1, L_00000000010c5f10, L_00000000010c56f0, C4<0>, C4<0>;
L_00000000010c2b40 .functor XOR 1, L_00000000010c2360, L_00000000010c6370, C4<0>, C4<0>;
L_00000000010c3320 .functor AND 1, L_00000000010c5f10, L_00000000010c56f0, C4<1>, C4<1>;
L_00000000010c3400 .functor AND 1, L_00000000010c56f0, L_00000000010c6370, C4<1>, C4<1>;
L_00000000010c2280 .functor OR 1, L_00000000010c3320, L_00000000010c3400, C4<0>, C4<0>;
L_00000000010c29f0 .functor AND 1, L_00000000010c5f10, L_00000000010c6370, C4<1>, C4<1>;
L_00000000010c2c20 .functor OR 1, L_00000000010c2280, L_00000000010c29f0, C4<0>, C4<0>;
v00000000010a3780_0 .net "A", 0 0, L_00000000010c5f10;  1 drivers
v00000000010a3640_0 .net "B", 0 0, L_00000000010c56f0;  1 drivers
v00000000010a30a0_0 .net "F", 0 0, L_00000000010c2b40;  1 drivers
v00000000010a3820_0 .net *"_s0", 0 0, L_00000000010c2360;  1 drivers
v00000000010a44a0_0 .net *"_s10", 0 0, L_00000000010c29f0;  1 drivers
v00000000010a38c0_0 .net *"_s4", 0 0, L_00000000010c3320;  1 drivers
v00000000010a2e20_0 .net *"_s6", 0 0, L_00000000010c3400;  1 drivers
v00000000010a3b40_0 .net *"_s8", 0 0, L_00000000010c2280;  1 drivers
v00000000010a3dc0_0 .net "cin", 0 0, L_00000000010c6370;  1 drivers
v00000000010a3e60_0 .net "cout", 0 0, L_00000000010c2c20;  1 drivers
S_00000000010a6240 .scope generate, "genblk1[16]" "genblk1[16]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e1d0 .param/l "i" 0 2 44, +C4<010000>;
S_00000000010a4ad0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a6240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c2d70 .functor XOR 1, L_00000000010c5970, L_00000000010c6230, C4<0>, C4<0>;
L_00000000010c1a30 .functor XOR 1, L_00000000010c2d70, L_00000000010c5470, C4<0>, C4<0>;
L_00000000010c23d0 .functor AND 1, L_00000000010c5970, L_00000000010c6230, C4<1>, C4<1>;
L_00000000010c2d00 .functor AND 1, L_00000000010c6230, L_00000000010c5470, C4<1>, C4<1>;
L_00000000010c2440 .functor OR 1, L_00000000010c23d0, L_00000000010c2d00, C4<0>, C4<0>;
L_00000000010c2de0 .functor AND 1, L_00000000010c5970, L_00000000010c5470, C4<1>, C4<1>;
L_00000000010c1e90 .functor OR 1, L_00000000010c2440, L_00000000010c2de0, C4<0>, C4<0>;
v00000000010a3a00_0 .net "A", 0 0, L_00000000010c5970;  1 drivers
v00000000010a3960_0 .net "B", 0 0, L_00000000010c6230;  1 drivers
v00000000010a4400_0 .net "F", 0 0, L_00000000010c1a30;  1 drivers
v00000000010a3aa0_0 .net *"_s0", 0 0, L_00000000010c2d70;  1 drivers
v00000000010a2f60_0 .net *"_s10", 0 0, L_00000000010c2de0;  1 drivers
v00000000010a4180_0 .net *"_s4", 0 0, L_00000000010c23d0;  1 drivers
v00000000010a3be0_0 .net *"_s6", 0 0, L_00000000010c2d00;  1 drivers
v00000000010a3320_0 .net *"_s8", 0 0, L_00000000010c2440;  1 drivers
v00000000010a3fa0_0 .net "cin", 0 0, L_00000000010c5470;  1 drivers
v00000000010a3f00_0 .net "cout", 0 0, L_00000000010c1e90;  1 drivers
S_00000000010a60b0 .scope generate, "genblk1[17]" "genblk1[17]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e210 .param/l "i" 0 2 44, +C4<010001>;
S_00000000010a4c60 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a60b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c1aa0 .functor XOR 1, L_00000000010c4930, L_00000000010c49d0, C4<0>, C4<0>;
L_00000000010c2e50 .functor XOR 1, L_00000000010c1aa0, L_00000000010c4610, C4<0>, C4<0>;
L_00000000010c1f00 .functor AND 1, L_00000000010c4930, L_00000000010c49d0, C4<1>, C4<1>;
L_00000000010c1b10 .functor AND 1, L_00000000010c49d0, L_00000000010c4610, C4<1>, C4<1>;
L_00000000010c2ec0 .functor OR 1, L_00000000010c1f00, L_00000000010c1b10, C4<0>, C4<0>;
L_00000000010c1b80 .functor AND 1, L_00000000010c4930, L_00000000010c4610, C4<1>, C4<1>;
L_00000000010c27c0 .functor OR 1, L_00000000010c2ec0, L_00000000010c1b80, C4<0>, C4<0>;
v00000000010a3000_0 .net "A", 0 0, L_00000000010c4930;  1 drivers
v00000000010a4360_0 .net "B", 0 0, L_00000000010c49d0;  1 drivers
v00000000010a4040_0 .net "F", 0 0, L_00000000010c2e50;  1 drivers
v00000000010a3140_0 .net *"_s0", 0 0, L_00000000010c1aa0;  1 drivers
v00000000010a40e0_0 .net *"_s10", 0 0, L_00000000010c1b80;  1 drivers
v00000000010a31e0_0 .net *"_s4", 0 0, L_00000000010c1f00;  1 drivers
v00000000010a3280_0 .net *"_s6", 0 0, L_00000000010c1b10;  1 drivers
v00000000010a33c0_0 .net *"_s8", 0 0, L_00000000010c2ec0;  1 drivers
v00000000010a3500_0 .net "cin", 0 0, L_00000000010c4610;  1 drivers
v00000000010a35a0_0 .net "cout", 0 0, L_00000000010c27c0;  1 drivers
S_00000000010a52a0 .scope generate, "genblk1[18]" "genblk1[18]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103f250 .param/l "i" 0 2 44, +C4<010010>;
S_00000000010a55c0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a52a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c1f70 .functor XOR 1, L_00000000010c4570, L_00000000010c60f0, C4<0>, C4<0>;
L_00000000010c3470 .functor XOR 1, L_00000000010c1f70, L_00000000010c6550, C4<0>, C4<0>;
L_00000000010c18e0 .functor AND 1, L_00000000010c4570, L_00000000010c60f0, C4<1>, C4<1>;
L_00000000010c2750 .functor AND 1, L_00000000010c60f0, L_00000000010c6550, C4<1>, C4<1>;
L_00000000010c21a0 .functor OR 1, L_00000000010c18e0, L_00000000010c2750, C4<0>, C4<0>;
L_00000000010c24b0 .functor AND 1, L_00000000010c4570, L_00000000010c6550, C4<1>, C4<1>;
L_00000000010c1950 .functor OR 1, L_00000000010c21a0, L_00000000010c24b0, C4<0>, C4<0>;
v00000000010b1c80_0 .net "A", 0 0, L_00000000010c4570;  1 drivers
v00000000010afca0_0 .net "B", 0 0, L_00000000010c60f0;  1 drivers
v00000000010b0ba0_0 .net "F", 0 0, L_00000000010c3470;  1 drivers
v00000000010b0100_0 .net *"_s0", 0 0, L_00000000010c1f70;  1 drivers
v00000000010b0f60_0 .net *"_s10", 0 0, L_00000000010c24b0;  1 drivers
v00000000010b13c0_0 .net *"_s4", 0 0, L_00000000010c18e0;  1 drivers
v00000000010b06a0_0 .net *"_s6", 0 0, L_00000000010c2750;  1 drivers
v00000000010af980_0 .net *"_s8", 0 0, L_00000000010c21a0;  1 drivers
v00000000010b1be0_0 .net "cin", 0 0, L_00000000010c6550;  1 drivers
v00000000010b0d80_0 .net "cout", 0 0, L_00000000010c1950;  1 drivers
S_00000000010a5430 .scope generate, "genblk1[19]" "genblk1[19]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e610 .param/l "i" 0 2 44, +C4<010011>;
S_00000000010a5750 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a5430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c2980 .functor XOR 1, L_00000000010c5510, L_00000000010c5dd0, C4<0>, C4<0>;
L_00000000010c19c0 .functor XOR 1, L_00000000010c2980, L_00000000010c5010, C4<0>, C4<0>;
L_00000000010c1c60 .functor AND 1, L_00000000010c5510, L_00000000010c5dd0, C4<1>, C4<1>;
L_00000000010c2590 .functor AND 1, L_00000000010c5dd0, L_00000000010c5010, C4<1>, C4<1>;
L_00000000010c2830 .functor OR 1, L_00000000010c1c60, L_00000000010c2590, C4<0>, C4<0>;
L_00000000010c2670 .functor AND 1, L_00000000010c5510, L_00000000010c5010, C4<1>, C4<1>;
L_00000000010c26e0 .functor OR 1, L_00000000010c2830, L_00000000010c2670, C4<0>, C4<0>;
v00000000010b0c40_0 .net "A", 0 0, L_00000000010c5510;  1 drivers
v00000000010b0380_0 .net "B", 0 0, L_00000000010c5dd0;  1 drivers
v00000000010b0740_0 .net "F", 0 0, L_00000000010c19c0;  1 drivers
v00000000010b1aa0_0 .net *"_s0", 0 0, L_00000000010c2980;  1 drivers
v00000000010b1000_0 .net *"_s10", 0 0, L_00000000010c2670;  1 drivers
v00000000010afde0_0 .net *"_s4", 0 0, L_00000000010c1c60;  1 drivers
v00000000010afc00_0 .net *"_s6", 0 0, L_00000000010c2590;  1 drivers
v00000000010b0420_0 .net *"_s8", 0 0, L_00000000010c2830;  1 drivers
v00000000010af840_0 .net "cin", 0 0, L_00000000010c5010;  1 drivers
v00000000010b1320_0 .net "cout", 0 0, L_00000000010c26e0;  1 drivers
S_00000000010a58e0 .scope generate, "genblk1[20]" "genblk1[20]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e910 .param/l "i" 0 2 44, +C4<010100>;
S_00000000010a4940 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a58e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c3780 .functor XOR 1, L_00000000010c4bb0, L_00000000010c58d0, C4<0>, C4<0>;
L_00000000010c3550 .functor XOR 1, L_00000000010c3780, L_00000000010c5290, C4<0>, C4<0>;
L_00000000010c3710 .functor AND 1, L_00000000010c4bb0, L_00000000010c58d0, C4<1>, C4<1>;
L_00000000010c37f0 .functor AND 1, L_00000000010c58d0, L_00000000010c5290, C4<1>, C4<1>;
L_00000000010c35c0 .functor OR 1, L_00000000010c3710, L_00000000010c37f0, C4<0>, C4<0>;
L_00000000010c36a0 .functor AND 1, L_00000000010c4bb0, L_00000000010c5290, C4<1>, C4<1>;
L_00000000010c34e0 .functor OR 1, L_00000000010c35c0, L_00000000010c36a0, C4<0>, C4<0>;
v00000000010afb60_0 .net "A", 0 0, L_00000000010c4bb0;  1 drivers
v00000000010b07e0_0 .net "B", 0 0, L_00000000010c58d0;  1 drivers
v00000000010afa20_0 .net "F", 0 0, L_00000000010c3550;  1 drivers
v00000000010b1500_0 .net *"_s0", 0 0, L_00000000010c3780;  1 drivers
v00000000010b1d20_0 .net *"_s10", 0 0, L_00000000010c36a0;  1 drivers
v00000000010b01a0_0 .net *"_s4", 0 0, L_00000000010c3710;  1 drivers
v00000000010b0240_0 .net *"_s6", 0 0, L_00000000010c37f0;  1 drivers
v00000000010b09c0_0 .net *"_s8", 0 0, L_00000000010c35c0;  1 drivers
v00000000010affc0_0 .net "cin", 0 0, L_00000000010c5290;  1 drivers
v00000000010b1640_0 .net "cout", 0 0, L_00000000010c34e0;  1 drivers
S_00000000010a5a70 .scope generate, "genblk1[21]" "genblk1[21]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e9d0 .param/l "i" 0 2 44, +C4<010101>;
S_00000000010a63d0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a5a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010c3630 .functor XOR 1, L_00000000010c5e70, L_00000000010c47f0, C4<0>, C4<0>;
L_00000000010cb8b0 .functor XOR 1, L_00000000010c3630, L_00000000010c4c50, C4<0>, C4<0>;
L_00000000010cc170 .functor AND 1, L_00000000010c5e70, L_00000000010c47f0, C4<1>, C4<1>;
L_00000000010cb920 .functor AND 1, L_00000000010c47f0, L_00000000010c4c50, C4<1>, C4<1>;
L_00000000010cbdf0 .functor OR 1, L_00000000010cc170, L_00000000010cb920, C4<0>, C4<0>;
L_00000000010cac00 .functor AND 1, L_00000000010c5e70, L_00000000010c4c50, C4<1>, C4<1>;
L_00000000010cb990 .functor OR 1, L_00000000010cbdf0, L_00000000010cac00, C4<0>, C4<0>;
v00000000010af8e0_0 .net "A", 0 0, L_00000000010c5e70;  1 drivers
v00000000010b1280_0 .net "B", 0 0, L_00000000010c47f0;  1 drivers
v00000000010afd40_0 .net "F", 0 0, L_00000000010cb8b0;  1 drivers
v00000000010b16e0_0 .net *"_s0", 0 0, L_00000000010c3630;  1 drivers
v00000000010afe80_0 .net *"_s10", 0 0, L_00000000010cac00;  1 drivers
v00000000010b04c0_0 .net *"_s4", 0 0, L_00000000010cc170;  1 drivers
v00000000010b0880_0 .net *"_s6", 0 0, L_00000000010cb920;  1 drivers
v00000000010b0ce0_0 .net *"_s8", 0 0, L_00000000010cbdf0;  1 drivers
v00000000010b1140_0 .net "cin", 0 0, L_00000000010c4c50;  1 drivers
v00000000010b0920_0 .net "cout", 0 0, L_00000000010cb990;  1 drivers
S_00000000010a4620 .scope generate, "genblk1[22]" "genblk1[22]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103f410 .param/l "i" 0 2 44, +C4<010110>;
S_00000000010b4c40 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010a4620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010cbe60 .functor XOR 1, L_00000000010c46b0, L_00000000010c6190, C4<0>, C4<0>;
L_00000000010cac70 .functor XOR 1, L_00000000010cbe60, L_00000000010c5330, C4<0>, C4<0>;
L_00000000010ca8f0 .functor AND 1, L_00000000010c46b0, L_00000000010c6190, C4<1>, C4<1>;
L_00000000010cb1b0 .functor AND 1, L_00000000010c6190, L_00000000010c5330, C4<1>, C4<1>;
L_00000000010cab20 .functor OR 1, L_00000000010ca8f0, L_00000000010cb1b0, C4<0>, C4<0>;
L_00000000010cb220 .functor AND 1, L_00000000010c46b0, L_00000000010c5330, C4<1>, C4<1>;
L_00000000010cbed0 .functor OR 1, L_00000000010cab20, L_00000000010cb220, C4<0>, C4<0>;
v00000000010b0060_0 .net "A", 0 0, L_00000000010c46b0;  1 drivers
v00000000010afac0_0 .net "B", 0 0, L_00000000010c6190;  1 drivers
v00000000010aff20_0 .net "F", 0 0, L_00000000010cac70;  1 drivers
v00000000010b10a0_0 .net *"_s0", 0 0, L_00000000010cbe60;  1 drivers
v00000000010b11e0_0 .net *"_s10", 0 0, L_00000000010cb220;  1 drivers
v00000000010b1460_0 .net *"_s4", 0 0, L_00000000010ca8f0;  1 drivers
v00000000010b02e0_0 .net *"_s6", 0 0, L_00000000010cb1b0;  1 drivers
v00000000010b15a0_0 .net *"_s8", 0 0, L_00000000010cab20;  1 drivers
v00000000010b0560_0 .net "cin", 0 0, L_00000000010c5330;  1 drivers
v00000000010b0b00_0 .net "cout", 0 0, L_00000000010cbed0;  1 drivers
S_00000000010b3fc0 .scope generate, "genblk1[23]" "genblk1[23]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103ebd0 .param/l "i" 0 2 44, +C4<010111>;
S_00000000010b4150 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010b3fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010cbae0 .functor XOR 1, L_00000000010c6410, L_00000000010c42f0, C4<0>, C4<0>;
L_00000000010cbca0 .functor XOR 1, L_00000000010cbae0, L_00000000010c5ab0, C4<0>, C4<0>;
L_00000000010cb6f0 .functor AND 1, L_00000000010c6410, L_00000000010c42f0, C4<1>, C4<1>;
L_00000000010cb300 .functor AND 1, L_00000000010c42f0, L_00000000010c5ab0, C4<1>, C4<1>;
L_00000000010cb290 .functor OR 1, L_00000000010cb6f0, L_00000000010cb300, C4<0>, C4<0>;
L_00000000010cba00 .functor AND 1, L_00000000010c6410, L_00000000010c5ab0, C4<1>, C4<1>;
L_00000000010cb370 .functor OR 1, L_00000000010cb290, L_00000000010cba00, C4<0>, C4<0>;
v00000000010b0a60_0 .net "A", 0 0, L_00000000010c6410;  1 drivers
v00000000010b0600_0 .net "B", 0 0, L_00000000010c42f0;  1 drivers
v00000000010b0e20_0 .net "F", 0 0, L_00000000010cbca0;  1 drivers
v00000000010b0ec0_0 .net *"_s0", 0 0, L_00000000010cbae0;  1 drivers
v00000000010b1b40_0 .net *"_s10", 0 0, L_00000000010cba00;  1 drivers
v00000000010b1780_0 .net *"_s4", 0 0, L_00000000010cb6f0;  1 drivers
v00000000010b1820_0 .net *"_s6", 0 0, L_00000000010cb300;  1 drivers
v00000000010af7a0_0 .net *"_s8", 0 0, L_00000000010cb290;  1 drivers
v00000000010b18c0_0 .net "cin", 0 0, L_00000000010c5ab0;  1 drivers
v00000000010b1960_0 .net "cout", 0 0, L_00000000010cb370;  1 drivers
S_00000000010b4790 .scope generate, "genblk1[24]" "genblk1[24]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103ead0 .param/l "i" 0 2 44, +C4<011000>;
S_00000000010b42e0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010b4790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010cc1e0 .functor XOR 1, L_00000000010c4b10, L_00000000010c4e30, C4<0>, C4<0>;
L_00000000010cbd80 .functor XOR 1, L_00000000010cc1e0, L_00000000010c51f0, C4<0>, C4<0>;
L_00000000010cc2c0 .functor AND 1, L_00000000010c4b10, L_00000000010c4e30, C4<1>, C4<1>;
L_00000000010cba70 .functor AND 1, L_00000000010c4e30, L_00000000010c51f0, C4<1>, C4<1>;
L_00000000010cb3e0 .functor OR 1, L_00000000010cc2c0, L_00000000010cba70, C4<0>, C4<0>;
L_00000000010cbb50 .functor AND 1, L_00000000010c4b10, L_00000000010c51f0, C4<1>, C4<1>;
L_00000000010cace0 .functor OR 1, L_00000000010cb3e0, L_00000000010cbb50, C4<0>, C4<0>;
v00000000010b1a00_0 .net "A", 0 0, L_00000000010c4b10;  1 drivers
v00000000010b1dc0_0 .net "B", 0 0, L_00000000010c4e30;  1 drivers
v00000000010af660_0 .net "F", 0 0, L_00000000010cbd80;  1 drivers
v00000000010af700_0 .net *"_s0", 0 0, L_00000000010cc1e0;  1 drivers
v00000000010b2d60_0 .net *"_s10", 0 0, L_00000000010cbb50;  1 drivers
v00000000010b22c0_0 .net *"_s4", 0 0, L_00000000010cc2c0;  1 drivers
v00000000010b27c0_0 .net *"_s6", 0 0, L_00000000010cba70;  1 drivers
v00000000010b2e00_0 .net *"_s8", 0 0, L_00000000010cb3e0;  1 drivers
v00000000010b1f00_0 .net "cin", 0 0, L_00000000010c51f0;  1 drivers
v00000000010b3260_0 .net "cout", 0 0, L_00000000010cace0;  1 drivers
S_00000000010b5410 .scope generate, "genblk1[25]" "genblk1[25]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e750 .param/l "i" 0 2 44, +C4<011001>;
S_00000000010b4dd0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010b5410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010cbbc0 .functor XOR 1, L_00000000010c4a70, L_00000000010c4430, C4<0>, C4<0>;
L_00000000010ca9d0 .functor XOR 1, L_00000000010cbbc0, L_00000000010c4cf0, C4<0>, C4<0>;
L_00000000010cb450 .functor AND 1, L_00000000010c4a70, L_00000000010c4430, C4<1>, C4<1>;
L_00000000010cbc30 .functor AND 1, L_00000000010c4430, L_00000000010c4cf0, C4<1>, C4<1>;
L_00000000010cb4c0 .functor OR 1, L_00000000010cb450, L_00000000010cbc30, C4<0>, C4<0>;
L_00000000010cbd10 .functor AND 1, L_00000000010c4a70, L_00000000010c4cf0, C4<1>, C4<1>;
L_00000000010cc250 .functor OR 1, L_00000000010cb4c0, L_00000000010cbd10, C4<0>, C4<0>;
v00000000010b2cc0_0 .net "A", 0 0, L_00000000010c4a70;  1 drivers
v00000000010b2c20_0 .net "B", 0 0, L_00000000010c4430;  1 drivers
v00000000010b2720_0 .net "F", 0 0, L_00000000010ca9d0;  1 drivers
v00000000010b2860_0 .net *"_s0", 0 0, L_00000000010cbbc0;  1 drivers
v00000000010b2680_0 .net *"_s10", 0 0, L_00000000010cbd10;  1 drivers
v00000000010b2b80_0 .net *"_s4", 0 0, L_00000000010cb450;  1 drivers
v00000000010b25e0_0 .net *"_s6", 0 0, L_00000000010cbc30;  1 drivers
v00000000010b2040_0 .net *"_s8", 0 0, L_00000000010cb4c0;  1 drivers
v00000000010b2900_0 .net "cin", 0 0, L_00000000010c4cf0;  1 drivers
v00000000010b1e60_0 .net "cout", 0 0, L_00000000010cc250;  1 drivers
S_00000000010b4920 .scope generate, "genblk1[26]" "genblk1[26]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103ea10 .param/l "i" 0 2 44, +C4<011010>;
S_00000000010b4600 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010b4920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010cae30 .functor XOR 1, L_00000000010c4d90, L_00000000010c5b50, C4<0>, C4<0>;
L_00000000010ca960 .functor XOR 1, L_00000000010cae30, L_00000000010c44d0, C4<0>, C4<0>;
L_00000000010cbf40 .functor AND 1, L_00000000010c4d90, L_00000000010c5b50, C4<1>, C4<1>;
L_00000000010cc100 .functor AND 1, L_00000000010c5b50, L_00000000010c44d0, C4<1>, C4<1>;
L_00000000010caa40 .functor OR 1, L_00000000010cbf40, L_00000000010cc100, C4<0>, C4<0>;
L_00000000010cab90 .functor AND 1, L_00000000010c4d90, L_00000000010c44d0, C4<1>, C4<1>;
L_00000000010caea0 .functor OR 1, L_00000000010caa40, L_00000000010cab90, C4<0>, C4<0>;
v00000000010b2360_0 .net "A", 0 0, L_00000000010c4d90;  1 drivers
v00000000010b2400_0 .net "B", 0 0, L_00000000010c5b50;  1 drivers
v00000000010b24a0_0 .net "F", 0 0, L_00000000010ca960;  1 drivers
v00000000010b29a0_0 .net *"_s0", 0 0, L_00000000010cae30;  1 drivers
v00000000010b20e0_0 .net *"_s10", 0 0, L_00000000010cab90;  1 drivers
v00000000010b2540_0 .net *"_s4", 0 0, L_00000000010cbf40;  1 drivers
v00000000010b2a40_0 .net *"_s6", 0 0, L_00000000010cc100;  1 drivers
v00000000010b2ea0_0 .net *"_s8", 0 0, L_00000000010caa40;  1 drivers
v00000000010b3300_0 .net "cin", 0 0, L_00000000010c44d0;  1 drivers
v00000000010b3080_0 .net "cout", 0 0, L_00000000010caea0;  1 drivers
S_00000000010b4ab0 .scope generate, "genblk1[27]" "genblk1[27]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e590 .param/l "i" 0 2 44, +C4<011011>;
S_00000000010b3980 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010b4ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010cb760 .functor XOR 1, L_00000000010c4070, L_00000000010c5a10, C4<0>, C4<0>;
L_00000000010cb530 .functor XOR 1, L_00000000010cb760, L_00000000010c4f70, C4<0>, C4<0>;
L_00000000010caab0 .functor AND 1, L_00000000010c4070, L_00000000010c5a10, C4<1>, C4<1>;
L_00000000010caf10 .functor AND 1, L_00000000010c5a10, L_00000000010c4f70, C4<1>, C4<1>;
L_00000000010cbfb0 .functor OR 1, L_00000000010caab0, L_00000000010caf10, C4<0>, C4<0>;
L_00000000010cadc0 .functor AND 1, L_00000000010c4070, L_00000000010c4f70, C4<1>, C4<1>;
L_00000000010cad50 .functor OR 1, L_00000000010cbfb0, L_00000000010cadc0, C4<0>, C4<0>;
v00000000010b1fa0_0 .net "A", 0 0, L_00000000010c4070;  1 drivers
v00000000010b2ae0_0 .net "B", 0 0, L_00000000010c5a10;  1 drivers
v00000000010b2f40_0 .net "F", 0 0, L_00000000010cb530;  1 drivers
v00000000010b2fe0_0 .net *"_s0", 0 0, L_00000000010cb760;  1 drivers
v00000000010b3120_0 .net *"_s10", 0 0, L_00000000010cadc0;  1 drivers
v00000000010b31c0_0 .net *"_s4", 0 0, L_00000000010caab0;  1 drivers
v00000000010b33a0_0 .net *"_s6", 0 0, L_00000000010caf10;  1 drivers
v00000000010b3440_0 .net *"_s8", 0 0, L_00000000010cbfb0;  1 drivers
v00000000010b34e0_0 .net "cin", 0 0, L_00000000010c4f70;  1 drivers
v00000000010b2180_0 .net "cout", 0 0, L_00000000010cad50;  1 drivers
S_00000000010b4f60 .scope generate, "genblk1[28]" "genblk1[28]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e550 .param/l "i" 0 2 44, +C4<011100>;
S_00000000010b4470 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010b4f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010caf80 .functor XOR 1, L_00000000010c4ed0, L_00000000010c5fb0, C4<0>, C4<0>;
L_00000000010caff0 .functor XOR 1, L_00000000010caf80, L_00000000010c4890, C4<0>, C4<0>;
L_00000000010cc020 .functor AND 1, L_00000000010c4ed0, L_00000000010c5fb0, C4<1>, C4<1>;
L_00000000010cb060 .functor AND 1, L_00000000010c5fb0, L_00000000010c4890, C4<1>, C4<1>;
L_00000000010cc090 .functor OR 1, L_00000000010cc020, L_00000000010cb060, C4<0>, C4<0>;
L_00000000010cb0d0 .functor AND 1, L_00000000010c4ed0, L_00000000010c4890, C4<1>, C4<1>;
L_00000000010cc330 .functor OR 1, L_00000000010cc090, L_00000000010cb0d0, C4<0>, C4<0>;
v00000000010b2220_0 .net "A", 0 0, L_00000000010c4ed0;  1 drivers
v00000000010b95d0_0 .net "B", 0 0, L_00000000010c5fb0;  1 drivers
v00000000010b79b0_0 .net "F", 0 0, L_00000000010caff0;  1 drivers
v00000000010b98f0_0 .net *"_s0", 0 0, L_00000000010caf80;  1 drivers
v00000000010b8770_0 .net *"_s10", 0 0, L_00000000010cb0d0;  1 drivers
v00000000010b8ef0_0 .net *"_s4", 0 0, L_00000000010cc020;  1 drivers
v00000000010b8630_0 .net *"_s6", 0 0, L_00000000010cb060;  1 drivers
v00000000010b86d0_0 .net *"_s8", 0 0, L_00000000010cc090;  1 drivers
v00000000010b8590_0 .net "cin", 0 0, L_00000000010c4890;  1 drivers
v00000000010b7b90_0 .net "cout", 0 0, L_00000000010cc330;  1 drivers
S_00000000010b3b10 .scope generate, "genblk1[29]" "genblk1[29]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103e710 .param/l "i" 0 2 44, +C4<011101>;
S_00000000010b50f0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010b3b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010cb140 .functor XOR 1, L_00000000010c62d0, L_00000000010c4750, C4<0>, C4<0>;
L_00000000010ca7a0 .functor XOR 1, L_00000000010cb140, L_00000000010c64b0, C4<0>, C4<0>;
L_00000000010ca810 .functor AND 1, L_00000000010c62d0, L_00000000010c4750, C4<1>, C4<1>;
L_00000000010cb5a0 .functor AND 1, L_00000000010c4750, L_00000000010c64b0, C4<1>, C4<1>;
L_00000000010ca880 .functor OR 1, L_00000000010ca810, L_00000000010cb5a0, C4<0>, C4<0>;
L_00000000010cb610 .functor AND 1, L_00000000010c62d0, L_00000000010c64b0, C4<1>, C4<1>;
L_00000000010cb840 .functor OR 1, L_00000000010ca880, L_00000000010cb610, C4<0>, C4<0>;
v00000000010b7e10_0 .net "A", 0 0, L_00000000010c62d0;  1 drivers
v00000000010b9df0_0 .net "B", 0 0, L_00000000010c4750;  1 drivers
v00000000010b9d50_0 .net "F", 0 0, L_00000000010ca7a0;  1 drivers
v00000000010b8b30_0 .net *"_s0", 0 0, L_00000000010cb140;  1 drivers
v00000000010b84f0_0 .net *"_s10", 0 0, L_00000000010cb610;  1 drivers
v00000000010b9990_0 .net *"_s4", 0 0, L_00000000010ca810;  1 drivers
v00000000010b8bd0_0 .net *"_s6", 0 0, L_00000000010cb5a0;  1 drivers
v00000000010b8950_0 .net *"_s8", 0 0, L_00000000010ca880;  1 drivers
v00000000010b8810_0 .net "cin", 0 0, L_00000000010c64b0;  1 drivers
v00000000010b9ad0_0 .net "cout", 0 0, L_00000000010cb840;  1 drivers
S_00000000010b5280 .scope generate, "genblk1[30]" "genblk1[30]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103f1d0 .param/l "i" 0 2 44, +C4<011110>;
S_00000000010b3660 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010b5280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010cb680 .functor XOR 1, L_00000000010c5bf0, L_00000000010c3df0, C4<0>, C4<0>;
L_00000000010cb7d0 .functor XOR 1, L_00000000010cb680, L_00000000010c4390, C4<0>, C4<0>;
L_00000000010cc640 .functor AND 1, L_00000000010c5bf0, L_00000000010c3df0, C4<1>, C4<1>;
L_00000000010cc6b0 .functor AND 1, L_00000000010c3df0, L_00000000010c4390, C4<1>, C4<1>;
L_00000000010cc3a0 .functor OR 1, L_00000000010cc640, L_00000000010cc6b0, C4<0>, C4<0>;
L_00000000010cc5d0 .functor AND 1, L_00000000010c5bf0, L_00000000010c4390, C4<1>, C4<1>;
L_00000000010cc410 .functor OR 1, L_00000000010cc3a0, L_00000000010cc5d0, C4<0>, C4<0>;
v00000000010b9a30_0 .net "A", 0 0, L_00000000010c5bf0;  1 drivers
v00000000010b9170_0 .net "B", 0 0, L_00000000010c3df0;  1 drivers
v00000000010b8f90_0 .net "F", 0 0, L_00000000010cb7d0;  1 drivers
v00000000010b7c30_0 .net *"_s0", 0 0, L_00000000010cb680;  1 drivers
v00000000010b93f0_0 .net *"_s10", 0 0, L_00000000010cc5d0;  1 drivers
v00000000010b88b0_0 .net *"_s4", 0 0, L_00000000010cc640;  1 drivers
v00000000010b7af0_0 .net *"_s6", 0 0, L_00000000010cc6b0;  1 drivers
v00000000010b7cd0_0 .net *"_s8", 0 0, L_00000000010cc3a0;  1 drivers
v00000000010b7d70_0 .net "cin", 0 0, L_00000000010c4390;  1 drivers
v00000000010b89f0_0 .net "cout", 0 0, L_00000000010cc410;  1 drivers
S_00000000010b37f0 .scope generate, "genblk1[31]" "genblk1[31]" 2 44, 2 44 0, S_0000000000fc90f0;
 .timescale 0 0;
P_000000000103ec10 .param/l "i" 0 2 44, +C4<011111>;
S_00000000010b3ca0 .scope module, "dut0" "bit_adder" 2 45, 2 1 0, S_00000000010b37f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000010cc480 .functor XOR 1, L_00000000010c6050, L_00000000010c5c90, C4<0>, C4<0>;
L_00000000010cc4f0 .functor XOR 1, L_00000000010cc480, L_00000000010c4110, C4<0>, C4<0>;
L_00000000010cc560 .functor AND 1, L_00000000010c6050, L_00000000010c5c90, C4<1>, C4<1>;
L_00000000010ce5d0 .functor AND 1, L_00000000010c5c90, L_00000000010c4110, C4<1>, C4<1>;
L_00000000010ce9c0 .functor OR 1, L_00000000010cc560, L_00000000010ce5d0, C4<0>, C4<0>;
L_00000000010cd8b0 .functor AND 1, L_00000000010c6050, L_00000000010c4110, C4<1>, C4<1>;
L_00000000010ce720 .functor OR 1, L_00000000010ce9c0, L_00000000010cd8b0, C4<0>, C4<0>;
v00000000010b7eb0_0 .net "A", 0 0, L_00000000010c6050;  1 drivers
v00000000010b92b0_0 .net "B", 0 0, L_00000000010c5c90;  1 drivers
v00000000010b8310_0 .net "F", 0 0, L_00000000010cc4f0;  1 drivers
v00000000010b8c70_0 .net *"_s0", 0 0, L_00000000010cc480;  1 drivers
v00000000010b7f50_0 .net *"_s10", 0 0, L_00000000010cd8b0;  1 drivers
v00000000010b8090_0 .net *"_s4", 0 0, L_00000000010cc560;  1 drivers
v00000000010b9350_0 .net *"_s6", 0 0, L_00000000010ce5d0;  1 drivers
v00000000010b9670_0 .net *"_s8", 0 0, L_00000000010ce9c0;  1 drivers
v00000000010b8130_0 .net "cin", 0 0, L_00000000010c4110;  1 drivers
v00000000010b8d10_0 .net "cout", 0 0, L_00000000010ce720;  1 drivers
    .scope S_0000000000fc90f0;
T_0 ;
    %wait E_000000000103d690;
    %load/vec4 v00000000010b77d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000000010b9710_0;
    %store/vec4 v00000000010b7870_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b8270_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010b9710_0;
    %inv;
    %store/vec4 v00000000010b7870_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010b8270_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000fc90f0;
T_1 ;
    %wait E_000000000103dad0;
    %load/vec4 v00000000010b77d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010b7690_0, 0, 32;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v00000000010b8a90_0;
    %store/vec4 v00000000010b7690_0, 0, 32;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v00000000010b8a90_0;
    %store/vec4 v00000000010b7690_0, 0, 32;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v00000000010b83b0_0;
    %load/vec4 v00000000010b9710_0;
    %or;
    %store/vec4 v00000000010b7690_0, 0, 32;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v00000000010b83b0_0;
    %load/vec4 v00000000010b9710_0;
    %and;
    %store/vec4 v00000000010b7690_0, 0, 32;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000fc8f60;
T_2 ;
    %vpi_call 2 73 "$dumpfile", "ALU1234.vcd" {0 0 0};
    %vpi_call 2 74 "$dumpvars" {0 0 0};
    %vpi_call 2 75 "$monitor", $time, " A = %b, B = %b,select_lines = %b, F = %b", v00000000010b9030_0, v00000000010b8db0_0, v00000000010b8450_0, v00000000010b7730_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000010b9030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010b8db0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000010b8450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010b90d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000010b8450_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000010b8450_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000010b8450_0, 0, 3;
    %delay 20, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "MIPSALU.v";
