Analysis & Elaboration report for relogio
Sun Nov  6 12:16:16 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |relogio
  5. Parameter Settings for User Entity Instance: buffer_3_state_8portas:SW_0_7
  6. Parameter Settings for User Entity Instance: buffer_3_state_8portas:SW_8
  7. Parameter Settings for User Entity Instance: buffer_3_state_8portas:SW_9
  8. Parameter Settings for User Entity Instance: buffer_3_state_8portas:KEY_0
  9. Parameter Settings for User Entity Instance: buffer_3_state_8portas:KEY_1
 10. Parameter Settings for User Entity Instance: buffer_3_state_8portas:KEY_2
 11. Parameter Settings for User Entity Instance: buffer_3_state_8portas:KEY_3
 12. Parameter Settings for User Entity Instance: buffer_3_state_8portas:FPGA_RESET
 13. Parameter Settings for User Entity Instance: divisorGenerico:TIM_SEG_NORMAL_INC
 14. Parameter Settings for User Entity Instance: divisorGenerico:TIM_SEG_ACELERADO_INC
 15. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX1
 16. Parameter Settings for User Entity Instance: memoriaROM:ROM1
 17. Parameter Settings for User Entity Instance: processador:processador
 18. Parameter Settings for User Entity Instance: processador:processador|registradorGenerico:PC
 19. Parameter Settings for User Entity Instance: processador:processador|somaConstante:incrementaPC
 20. Parameter Settings for User Entity Instance: processador:processador|stackLogic:StackRET
 21. Parameter Settings for User Entity Instance: processador:processador|stackLogic:StackRET|muxGenerico2x1:MUX
 22. Parameter Settings for User Entity Instance: processador:processador|stackLogic:StackRET|somadorStack:ADDER
 23. Parameter Settings for User Entity Instance: processador:processador|stackLogic:StackRET|registradorGenerico:STACK_POINTER
 24. Parameter Settings for User Entity Instance: processador:processador|stackLogic:StackRET|stack:STACK
 25. Parameter Settings for User Entity Instance: processador:processador|muxGenerico4x1:MUX2
 26. Parameter Settings for User Entity Instance: processador:processador|muxGenerico2x1:MUX1
 27. Parameter Settings for User Entity Instance: processador:processador|ULASomaSub:ULA1
 28. Parameter Settings for User Entity Instance: processador:processador|bancoRegistradoresArqRegMem:BANCO_REGISTRADORES
 29. Parameter Settings for User Entity Instance: logica_LED:logica_LED|registradorGenerico:REG_LEDS
 30. Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG0
 31. Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG1
 32. Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG2
 33. Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG3
 34. Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG4
 35. Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG5
 36. Parameter Settings for User Entity Instance: memoriaRAM:RAM1
 37. Analysis & Elaboration Settings
 38. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H5"
 39. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG5"
 40. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H4"
 41. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG4"
 42. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H3"
 43. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG3"
 44. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H2"
 45. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG2"
 46. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H1"
 47. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG1"
 48. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H0"
 49. Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG0"
 50. Port Connectivity Checks: "logica_LED:logica_LED|registradorGenerico:REG_LEDS"
 51. Port Connectivity Checks: "logica_LED:logica_LED|flipflopGenerico:FlipFlop1"
 52. Port Connectivity Checks: "logica_LED:logica_LED|flipflopGenerico:FlipFlop2"
 53. Port Connectivity Checks: "decoder3x8:decoderBloco"
 54. Port Connectivity Checks: "processador:processador|flipflopGenerico:FLAG_MENOR_QUE"
 55. Port Connectivity Checks: "processador:processador|flipflopGenerico:FLAG_IGUAL"
 56. Port Connectivity Checks: "processador:processador|muxGenerico4x1:MUX2"
 57. Port Connectivity Checks: "processador:processador|stackLogic:StackRET|registradorGenerico:STACK_POINTER"
 58. Port Connectivity Checks: "processador:processador|stackLogic:StackRET|muxGenerico2x1:MUX"
 59. Port Connectivity Checks: "processador:processador|registradorGenerico:PC"
 60. Port Connectivity Checks: "processador:processador"
 61. Port Connectivity Checks: "flipflopGenerico:FF_DEBOUNCER_3"
 62. Port Connectivity Checks: "flipflopGenerico:FF_DEBOUNCER_2"
 63. Port Connectivity Checks: "flipflopGenerico:FF_DEBOUNCER_1"
 64. Port Connectivity Checks: "flipflopGenerico:FF_DEBOUNCER_0"
 65. Port Connectivity Checks: "edgeDetector:\gravar:detectorSub0"
 66. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Nov  6 12:16:16 2022       ;
; Quartus Prime Version         ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                 ; relogio                                     ;
; Top-level Entity Name         ; relogio                                     ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |relogio ;
+------------------+-------+----------------------------------------------+
; Parameter Name   ; Value ; Type                                         ;
+------------------+-------+----------------------------------------------+
; larguraDados     ; 8     ; Signed Integer                               ;
; larguraEnderecos ; 9     ; Signed Integer                               ;
; simulacao        ; false ; Enumerated                                   ;
+------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_3_state_8portas:SW_0_7 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; datawidth      ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_3_state_8portas:SW_8 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; datawidth      ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_3_state_8portas:SW_9 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; datawidth      ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_3_state_8portas:KEY_0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; datawidth      ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_3_state_8portas:KEY_1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; datawidth      ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_3_state_8portas:KEY_2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; datawidth      ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_3_state_8portas:KEY_3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; datawidth      ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buffer_3_state_8portas:FPGA_RESET ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; datawidth      ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisorGenerico:TIM_SEG_NORMAL_INC ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; divisor        ; 25000000 ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisorGenerico:TIM_SEG_ACELERADO_INC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; divisor        ; 12500 ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; larguradados   ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoriaROM:ROM1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; datawidth      ; 15    ; Signed Integer                      ;
; addrwidth      ; 9     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador ;
+------------------+-------+-------------------------------------------+
; Parameter Name   ; Value ; Type                                      ;
+------------------+-------+-------------------------------------------+
; larguradados     ; 8     ; Signed Integer                            ;
; larguraenderecos ; 9     ; Signed Integer                            ;
; simulacao        ; false ; Enumerated                                ;
+------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|registradorGenerico:PC ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; larguradados   ; 9     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|somaConstante:incrementaPC ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 9     ; Signed Integer                                                         ;
; constante      ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|stackLogic:StackRET ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; larguradados   ; 9     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|stackLogic:StackRET|muxGenerico2x1:MUX ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; larguradados   ; 3     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|stackLogic:StackRET|somadorStack:ADDER ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; larguradados   ; 3     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|stackLogic:StackRET|registradorGenerico:STACK_POINTER ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; larguradados   ; 3     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|stackLogic:StackRET|stack:STACK ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; datawidth      ; 9     ; Signed Integer                                                              ;
; addrwidth      ; 3     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|muxGenerico4x1:MUX2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; larguradados   ; 9     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|muxGenerico2x1:MUX1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|ULASomaSub:ULA1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processador|bancoRegistradoresArqRegMem:BANCO_REGISTRADORES ;
+---------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------+
; larguradados        ; 8     ; Signed Integer                                                                         ;
; larguraendbancoregs ; 2     ; Signed Integer                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_LED:logica_LED|registradorGenerico:REG_LEDS ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; larguradados   ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG2 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG3 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG4 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:logica_Seven_Seg|registradorGenerico:REG5 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; larguradados   ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoriaRAM:RAM1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; datawidth      ; 8     ; Signed Integer                      ;
; addrwidth      ; 6     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; relogio            ; relogio            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H5" ;
+----------+-------+----------+------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                        ;
+----------+-------+----------+------------------------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                                   ;
; negativo ; Input ; Info     ; Stuck at GND                                   ;
; overflow ; Input ; Info     ; Stuck at GND                                   ;
+----------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG5" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H4" ;
+----------+-------+----------+------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                        ;
+----------+-------+----------+------------------------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                                   ;
; negativo ; Input ; Info     ; Stuck at GND                                   ;
; overflow ; Input ; Info     ; Stuck at GND                                   ;
+----------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG4" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H3" ;
+----------+-------+----------+------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                        ;
+----------+-------+----------+------------------------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                                   ;
; negativo ; Input ; Info     ; Stuck at GND                                   ;
; overflow ; Input ; Info     ; Stuck at GND                                   ;
+----------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG3" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H2" ;
+----------+-------+----------+------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                        ;
+----------+-------+----------+------------------------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                                   ;
; negativo ; Input ; Info     ; Stuck at GND                                   ;
; overflow ; Input ; Info     ; Stuck at GND                                   ;
+----------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG2" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H1" ;
+----------+-------+----------+------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                        ;
+----------+-------+----------+------------------------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                                   ;
; negativo ; Input ; Info     ; Stuck at GND                                   ;
; overflow ; Input ; Info     ; Stuck at GND                                   ;
+----------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG1" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H0" ;
+----------+-------+----------+------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                        ;
+----------+-------+----------+------------------------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                                   ;
; negativo ; Input ; Info     ; Stuck at GND                                   ;
; overflow ; Input ; Info     ; Stuck at GND                                   ;
+----------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG0" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_LED:logica_LED|registradorGenerico:REG_LEDS" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_LED:logica_LED|flipflopGenerico:FlipFlop1" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "logica_LED:logica_LED|flipflopGenerico:FlipFlop2" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder3x8:decoderBloco"                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; saida[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saida[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador|flipflopGenerico:FLAG_MENOR_QUE" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador|flipflopGenerico:FLAG_IGUAL" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador|muxGenerico4x1:MUX2" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; e3   ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador|stackLogic:StackRET|registradorGenerico:STACK_POINTER" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador|stackLogic:StackRET|muxGenerico2x1:MUX" ;
+--------------------+-------+----------+----------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                            ;
+--------------------+-------+----------+----------------------------------------------------+
; entradaa_mux       ; Input ; Info     ; Stuck at VCC                                       ;
; entradab_mux[2..1] ; Input ; Info     ; Stuck at GND                                       ;
; entradab_mux[0]    ; Input ; Info     ; Stuck at VCC                                       ;
+--------------------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador|registradorGenerico:PC" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                   ;
; rst    ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processador"                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; palavra        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stack_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stack_pointer  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "flipflopGenerico:FF_DEBOUNCER_3" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; din    ; Input ; Info     ; Stuck at VCC                    ;
; enable ; Input ; Info     ; Stuck at VCC                    ;
+--------+-------+----------+---------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "flipflopGenerico:FF_DEBOUNCER_2" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; din    ; Input ; Info     ; Stuck at VCC                    ;
; enable ; Input ; Info     ; Stuck at VCC                    ;
+--------+-------+----------+---------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "flipflopGenerico:FF_DEBOUNCER_1" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; din    ; Input ; Info     ; Stuck at VCC                    ;
; enable ; Input ; Info     ; Stuck at VCC                    ;
+--------+-------+----------+---------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "flipflopGenerico:FF_DEBOUNCER_0" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; din    ; Input ; Info     ; Stuck at VCC                    ;
; enable ; Input ; Info     ; Stuck at VCC                    ;
+--------+-------+----------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "edgeDetector:\gravar:detectorSub0"                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; saida ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sun Nov  6 12:15:57 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file stacklogic.vhd
    Info (12022): Found design unit 1: stackLogic-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stackLogic.vhd Line: 19
    Info (12023): Found entity 1: stackLogic File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stackLogic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file stack.vhd
    Info (12022): Found design unit 1: stack-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stack.vhd Line: 18
    Info (12023): Found entity 1: stack File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stack.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somadorstack.vhd
    Info (12022): Found design unit 1: somadorStack-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/somadorStack.vhd Line: 15
    Info (12023): Found entity 1: somadorStack File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/somadorStack.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd
    Info (12022): Found design unit 1: bancoRegistradoresArqRegMem-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/bancoRegistradoresArqRegMem.vhd Line: 23
    Info (12023): Found entity 1: bancoRegistradoresArqRegMem File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/bancoRegistradoresArqRegMem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ulasomasub.vhd
    Info (12022): Found design unit 1: ULASomaSub-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/ULASomaSub.vhd Line: 16
    Info (12023): Found entity 1: ULASomaSub File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/ULASomaSub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somaconstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/somaConstante.vhd Line: 18
    Info (12023): Found entity 1: somaConstante File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/somaConstante.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorgenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file processador.vhd
    Info (12022): Found design unit 1: processador-arquitetura File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 28
    Info (12023): Found entity 1: processador File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd
    Info (12022): Found design unit 1: muxGenerico4x1-arch_name File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/muxGenerico4x1.vhd Line: 13
    Info (12023): Found entity 1: muxGenerico4x1 File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/muxGenerico4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/muxGenerico2x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1 File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/muxGenerico2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoriarom.vhd
    Info (12022): Found design unit 1: memoriaROM-assincrona File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/memoriaROM.vhd Line: 16
    Info (12023): Found entity 1: memoriaROM File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/memoriaROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaram.vhd
    Info (12022): Found design unit 1: memoriaRAM-rtl File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/memoriaRAM.vhd Line: 22
    Info (12023): Found entity 1: memoriaRAM File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/memoriaRAM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file logica_led.vhd
    Info (12022): Found design unit 1: logica_LED-arch_name File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/logica_LED.vhd Line: 19
    Info (12023): Found entity 1: logica_LED File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/logica_LED.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file logica_desvio.vhd
    Info (12022): Found design unit 1: logica_desvio-arch_name File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/logica_desvio.vhd Line: 17
    Info (12023): Found entity 1: logica_desvio File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/logica_desvio.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file logica_7seg.vhd
    Info (12022): Found design unit 1: logica_7Seg-arch_name File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/logica_7Seg.vhd Line: 23
    Info (12023): Found entity 1: logica_7Seg File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/logica_7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd
    Info (12022): Found design unit 1: flipflopGenerico-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/flipflopGenerico.vhd Line: 13
    Info (12023): Found entity 1: flipflopGenerico File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/flipflopGenerico.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file edgedetector.vhd
    Info (12022): Found design unit 1: edgeDetector-bordaSubida File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/edgeDetector.vhd Line: 10
    Info (12022): Found design unit 2: edgeDetector-bordaDescida File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/edgeDetector.vhd Line: 23
    Info (12023): Found entity 1: edgeDetector File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/edgeDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoderinstru.vhd
    Info (12022): Found design unit 1: decoderInstru-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/decoderInstru.vhd Line: 10
    Info (12023): Found entity 1: decoderInstru File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/decoderInstru.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoder3x8.vhd
    Info (12022): Found design unit 1: decoder3x8-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/decoder3x8.vhd Line: 10
    Info (12023): Found entity 1: decoder3x8 File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/decoder3x8.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd
    Info (12022): Found design unit 1: buffer_3_state_8portas-comportamento File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/buffer_3_state_8portas.vhd Line: 16
    Info (12023): Found entity 1: buffer_3_state_8portas File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/buffer_3_state_8portas.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file relogio.vhd
    Info (12022): Found design unit 1: relogio-arquitetura File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 37
    Info (12023): Found entity 1: relogio File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divisorgenerico.vhd
    Info (12022): Found design unit 1: divisorGenerico-divInteiro File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/divisorGenerico.vhd Line: 16
    Info (12023): Found entity 1: divisorGenerico File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/divisorGenerico.vhd Line: 6
Info (12127): Elaborating entity "relogio" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at relogio.vhd(40): object "KEY_0_tratadoA" assigned a value but never read File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at relogio.vhd(59): object "Palavra_processador" assigned a value but never read File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at relogio.vhd(70): object "stack_pointer" assigned a value but never read File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at relogio.vhd(71): object "stack_overflow" assigned a value but never read File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 71
Info (12129): Elaborating entity "edgeDetector" using architecture "A:bordasubida" for hierarchy "edgeDetector:\gravar:detectorSub0" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 98
Info (12128): Elaborating entity "buffer_3_state_8portas" for hierarchy "buffer_3_state_8portas:SW_0_7" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 128
Info (12128): Elaborating entity "buffer_3_state_8portas" for hierarchy "buffer_3_state_8portas:SW_8" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 135
Info (12128): Elaborating entity "flipflopGenerico" for hierarchy "flipflopGenerico:FF_DEBOUNCER_0" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 210
Info (12128): Elaborating entity "divisorGenerico" for hierarchy "divisorGenerico:TIM_SEG_NORMAL_INC" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 251
Info (12128): Elaborating entity "divisorGenerico" for hierarchy "divisorGenerico:TIM_SEG_ACELERADO_INC" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 259
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MUX1" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 267
Info (12128): Elaborating entity "memoriaROM" for hierarchy "memoriaROM:ROM1" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 280
Info (12128): Elaborating entity "processador" for hierarchy "processador:processador" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 285
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "processador:processador|registradorGenerico:PC" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 85
Info (12128): Elaborating entity "somaConstante" for hierarchy "processador:processador|somaConstante:incrementaPC" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 94
Info (12128): Elaborating entity "stackLogic" for hierarchy "processador:processador|stackLogic:StackRET" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 108
Warning (10541): VHDL Signal Declaration warning at stackLogic.vhd(24): used implicit default value for signal "sp_stack" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stackLogic.vhd Line: 24
Warning (10620): VHDL warning at stackLogic.vhd(31): comparison between unequal length operands always returns FALSE File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stackLogic.vhd Line: 31
Warning (10620): VHDL warning at stackLogic.vhd(30): comparison between unequal length operands always returns FALSE File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stackLogic.vhd Line: 30
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "processador:processador|stackLogic:StackRET|muxGenerico2x1:MUX" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stackLogic.vhd Line: 35
Info (12128): Elaborating entity "somadorStack" for hierarchy "processador:processador|stackLogic:StackRET|somadorStack:ADDER" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stackLogic.vhd Line: 43
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "processador:processador|stackLogic:StackRET|registradorGenerico:STACK_POINTER" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stackLogic.vhd Line: 50
Info (12128): Elaborating entity "stack" for hierarchy "processador:processador|stackLogic:StackRET|stack:STACK" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/stackLogic.vhd Line: 59
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "processador:processador|muxGenerico4x1:MUX2" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 119
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "processador:processador|muxGenerico2x1:MUX1" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 130
Info (12128): Elaborating entity "ULASomaSub" for hierarchy "processador:processador|ULASomaSub:ULA1" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 139
Info (12128): Elaborating entity "bancoRegistradoresArqRegMem" for hierarchy "processador:processador|bancoRegistradoresArqRegMem:BANCO_REGISTRADORES" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 149
Info (12128): Elaborating entity "logica_desvio" for hierarchy "processador:processador|logica_desvio:LOG_DESVIO" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 176
Info (12128): Elaborating entity "decoderInstru" for hierarchy "processador:processador|decoderInstru:decoderInstru1" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/processador.vhd Line: 187
Info (12128): Elaborating entity "decoder3x8" for hierarchy "decoder3x8:decoderBloco" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 302
Info (12128): Elaborating entity "logica_LED" for hierarchy "logica_LED:logica_LED" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 312
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "logica_LED:logica_LED|registradorGenerico:REG_LEDS" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/logica_LED.vhd Line: 42
Info (12128): Elaborating entity "logica_7Seg" for hierarchy "logica_7Seg:logica_Seven_Seg" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 325
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "logica_7Seg:logica_Seven_Seg|registradorGenerico:REG0" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/logica_7Seg.vhd Line: 35
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "logica_7Seg:logica_Seven_Seg|conversorHex7Seg:H0" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/logica_7Seg.vhd Line: 43
Info (12128): Elaborating entity "memoriaRAM" for hierarchy "memoriaRAM:RAM1" File: C:/Users/nicolas/Desktop/DesComp/Projeto-1/relogio.vhd Line: 343
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 9190 megabytes
    Info: Processing ended: Sun Nov  6 12:16:16 2022
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:39


