I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/fifo.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/fifo.sv
Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
-- Compiling module FIFO

Top level modules:
	FIFO

} {} {}} I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/controller.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/controller.sv
Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
-- Compiling module controller

Top level modules:
	controller

} {} {}} I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/tb_parta.sv {1 {vlog -work work -vopt -sv -stats=none I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/tb_parta.sv
Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
-- Compiling module tb_parta

Top level modules:
	tb_parta

} {} {}} I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/Minilab0.v {1 {vlog -work work -vopt -stats=none I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/Minilab0.v
Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
-- Compiling module Minilab0

Top level modules:
	Minilab0

} {} {}} I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/8MAC.sv {2 {vlog -work work -vopt -sv -stats=none I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/8MAC.sv
Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
-- Compiling module MAC8
** Warning: I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/8MAC.sv(12): (vlog-13314) Defaulting port 'a_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	MAC8

} {} {}} I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/memory.v {1 {vlog -work work -vopt -stats=none I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/memory.v
Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
-- Compiling module mem_wrapper

Top level modules:
	mem_wrapper

} {} {}} I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/rom.v {1 {vlog -work work -vopt -stats=none I:/Documents/ece554/ECE554SP26_MiniLab1-main/MiniLab1-Part_B/rom.v
Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
-- Compiling module rom

Top level modules:
	rom

} {} {}}
