// Seed: 199456312
`timescale 1ps / 1ps
module module_0 #(
    parameter id_2 = 32'd73,
    parameter id_5 = 32'd76
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5
);
  input _id_5;
  input id_4;
  output id_3;
  output _id_2;
  output id_1;
  reg   id_6;
  logic id_7;
  always @(id_3 or 1'b0) begin
    id_2 <= 0 * "";
  end
  always @(posedge id_1) begin
    if (1 * SystemTFIdentifier(id_3) + 1'b0) begin
      id_6[id_5[id_2]] <= 1;
    end
  end
endmodule
