

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'
================================================================
* Date:           Sun Apr 14 17:00:23 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.105|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8685444|  8685444|  8685444|  8685444|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Product1    |  5068800|  5068800|       900|          -|          -|  5632|    no    |
        | + Product2   |      896|      896|         7|          -|          -|   128|    no    |
        |- ResetAccum  |      384|      384|         3|          -|          -|   128|    no    |
        |- Accum1      |  3615744|  3615744|       642|          -|          -|  5632|    no    |
        | + Accum2     |      640|      640|         5|          -|          -|   128|    no    |
        |- Result      |      512|      512|         4|          -|          -|   128|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     337|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      41|
|Memory           |     1730|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     249|
|Register         |        -|      -|     598|       -|
+-----------------+---------+-------+--------+--------+
|Total            |     1730|      1|     598|     627|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |      236|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |myproject_mux_832_16_1_1_U594  |myproject_mux_832_16_1_1  |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |Total                          |                          |        0|      0|  0|  41|
    +-------------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    +---------------------------------------+----------------------------------+-----------+
    |                Instance               |              Module              | Expression|
    +---------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_11s_26_3_1_U595  |myproject_mul_mul_16s_11s_26_3_1  |  i0 * i1  |
    +---------------------------------------+----------------------------------+-----------+

    * Memory: 
    +----------+------------------------------------------------------------------------+---------+---+----+--------+-----+------+-------------+
    |  Memory  |                                 Module                                 | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------------------------------------------+---------+---+----+--------+-----+------+-------------+
    |acc_V_U   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_acc_V   |        1|  0|   0|     128|   16|     1|         2048|
    |b6_V_U    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_b6_V    |        1|  0|   0|     128|   10|     1|         1280|
    |mult_V_U  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_mult_V  |     1024|  0|   0|  720896|   16|     1|     11534336|
    |w6_V_U    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V    |      704|  0|   0|  720896|   11|     1|      7929856|
    +----------+------------------------------------------------------------------------+---------+---+----+--------+-----+------+-------------+
    |Total     |                                                                        |     1730|  0|   0| 1442048|   53|     4|     19467520|
    +----------+------------------------------------------------------------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iacc_2_fu_634_p2       |     +    |      0|  0|  15|           8|           1|
    |ii_7_fu_513_p2         |     +    |      0|  0|  20|          13|           1|
    |ii_8_fu_655_p2         |     +    |      0|  0|  20|          13|           1|
    |index_2_fu_685_p2      |     +    |      0|  0|  27|          20|          20|
    |index_fu_586_p2        |     +    |      0|  0|  27|          20|          20|
    |ires_2_fu_710_p2       |     +    |      0|  0|  15|           8|           1|
    |jj_3_fu_580_p2         |     +    |      0|  0|  15|           8|           1|
    |jj_4_fu_679_p2         |     +    |      0|  0|  15|           8|           1|
    |next_mul_fu_501_p2     |     +    |      0|  0|  34|          27|          14|
    |next_urem_fu_591_p2    |     +    |      0|  0|  20|          13|           1|
    |p_Val2_s_62_fu_699_p2  |     +    |      0|  0|  23|          16|          16|
    |tmp_228_fu_649_p2      |   icmp   |      0|  0|  13|          13|          13|
    |tmp_230_fu_574_p2      |   icmp   |      0|  0|  13|           8|           9|
    |tmp_231_fu_704_p2      |   icmp   |      0|  0|  13|           8|           9|
    |tmp_237_fu_673_p2      |   icmp   |      0|  0|  13|           8|           9|
    |tmp_467_fu_597_p2      |   icmp   |      0|  0|  13|          13|          10|
    |tmp_fu_507_p2          |   icmp   |      0|  0|  13|          13|          13|
    |tmp_s_fu_628_p2        |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |idx_urem_fu_603_p3     |  select  |      0|  0|  13|           1|          13|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 337|         227|         163|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |acc_V_address0    |   21|          4|    7|         28|
    |acc_V_d0          |   15|          3|   16|         48|
    |ap_NS_fsm         |  117|         25|    1|         25|
    |ap_done           |    9|          2|    1|          2|
    |iacc_reg_444      |    9|          2|    8|         16|
    |ii2_reg_455       |    9|          2|   13|         26|
    |ii_reg_398        |    9|          2|   13|         26|
    |ires_reg_477      |    9|          2|    8|         16|
    |jj3_reg_466       |    9|          2|    8|         16|
    |jj_reg_433        |    9|          2|    8|         16|
    |mult_V_address0   |   15|          3|   20|         60|
    |phi_mul_reg_410   |    9|          2|   27|         54|
    |phi_urem_reg_421  |    9|          2|   13|         26|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  249|         53|  143|        359|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |OP1_V_cast_reg_855     |  26|   0|   26|          0|
    |acc_V_addr_4_reg_952   |   7|   0|    7|          0|
    |ap_CS_fsm              |  24|   0|   24|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |arrayNo4_cast_reg_985  |   4|   0|    4|          0|
    |b6_V_load_reg_921      |  10|   0|   10|          0|
    |data_0_V_load_reg_810  |  16|   0|   16|          0|
    |data_1_V_load_reg_815  |  16|   0|   16|          0|
    |data_2_V_load_reg_820  |  16|   0|   16|          0|
    |data_3_V_load_reg_825  |  16|   0|   16|          0|
    |data_4_V_load_reg_830  |  16|   0|   16|          0|
    |data_5_V_load_reg_835  |  16|   0|   16|          0|
    |data_6_V_load_reg_840  |  16|   0|   16|          0|
    |data_7_V_load_reg_845  |  16|   0|   16|          0|
    |iacc_2_reg_906         |   8|   0|    8|          0|
    |iacc_reg_444           |   8|   0|    8|          0|
    |ii2_reg_455            |  13|   0|   13|          0|
    |ii_7_reg_760           |  13|   0|   13|          0|
    |ii_8_reg_929           |  13|   0|   13|          0|
    |ii_reg_398             |  13|   0|   13|          0|
    |index_2_reg_947        |  20|   0|   20|          0|
    |index_reg_868          |  20|   0|   20|          0|
    |ires_2_reg_975         |   8|   0|    8|          0|
    |ires_reg_477           |   8|   0|    8|          0|
    |jj3_reg_466            |   8|   0|    8|          0|
    |jj_3_reg_863           |   8|   0|    8|          0|
    |jj_4_reg_942           |   8|   0|    8|          0|
    |jj_reg_433             |   8|   0|    8|          0|
    |next_mul_reg_752       |  27|   0|   27|          0|
    |p_Val2_28_reg_962      |  16|   0|   16|          0|
    |p_Val2_s_62_reg_967    |  16|   0|   16|          0|
    |p_Val2_s_reg_898       |  26|   0|   26|          0|
    |phi_mul_reg_410        |  27|   0|   27|          0|
    |phi_urem_reg_421       |  13|   0|   13|          0|
    |reg_489                |  16|   0|   16|          0|
    |res_0_V_addr_reg_989   |   4|   0|    4|          0|
    |res_1_V_addr_reg_994   |   4|   0|    4|          0|
    |res_2_V_addr_reg_999   |   4|   0|    4|          0|
    |res_3_V_addr_reg_1004  |   4|   0|    4|          0|
    |res_4_V_addr_reg_1009  |   4|   0|    4|          0|
    |res_5_V_addr_reg_1014  |   4|   0|    4|          0|
    |res_6_V_addr_reg_1019  |   4|   0|    4|          0|
    |res_7_V_addr_reg_1024  |   4|   0|    4|          0|
    |tmp_227_reg_850        |  13|   0|   20|          7|
    |tmp_229_reg_911        |   8|   0|   64|         56|
    |tmp_232_reg_934        |  13|   0|   20|          7|
    |tmp_233_reg_878        |  20|   0|   64|         44|
    |tmp_466_reg_765        |   4|   0|    4|          0|
    |w6_V_load_reg_888      |  11|   0|   11|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 598|   0|  712|        114|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_done            | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> | return value |
|data_0_V_address0  | out |   10|  ap_memory |                                  data_0_V                                  |     array    |
|data_0_V_ce0       | out |    1|  ap_memory |                                  data_0_V                                  |     array    |
|data_0_V_q0        |  in |   16|  ap_memory |                                  data_0_V                                  |     array    |
|data_1_V_address0  | out |   10|  ap_memory |                                  data_1_V                                  |     array    |
|data_1_V_ce0       | out |    1|  ap_memory |                                  data_1_V                                  |     array    |
|data_1_V_q0        |  in |   16|  ap_memory |                                  data_1_V                                  |     array    |
|data_2_V_address0  | out |   10|  ap_memory |                                  data_2_V                                  |     array    |
|data_2_V_ce0       | out |    1|  ap_memory |                                  data_2_V                                  |     array    |
|data_2_V_q0        |  in |   16|  ap_memory |                                  data_2_V                                  |     array    |
|data_3_V_address0  | out |   10|  ap_memory |                                  data_3_V                                  |     array    |
|data_3_V_ce0       | out |    1|  ap_memory |                                  data_3_V                                  |     array    |
|data_3_V_q0        |  in |   16|  ap_memory |                                  data_3_V                                  |     array    |
|data_4_V_address0  | out |   10|  ap_memory |                                  data_4_V                                  |     array    |
|data_4_V_ce0       | out |    1|  ap_memory |                                  data_4_V                                  |     array    |
|data_4_V_q0        |  in |   16|  ap_memory |                                  data_4_V                                  |     array    |
|data_5_V_address0  | out |   10|  ap_memory |                                  data_5_V                                  |     array    |
|data_5_V_ce0       | out |    1|  ap_memory |                                  data_5_V                                  |     array    |
|data_5_V_q0        |  in |   16|  ap_memory |                                  data_5_V                                  |     array    |
|data_6_V_address0  | out |   10|  ap_memory |                                  data_6_V                                  |     array    |
|data_6_V_ce0       | out |    1|  ap_memory |                                  data_6_V                                  |     array    |
|data_6_V_q0        |  in |   16|  ap_memory |                                  data_6_V                                  |     array    |
|data_7_V_address0  | out |   10|  ap_memory |                                  data_7_V                                  |     array    |
|data_7_V_ce0       | out |    1|  ap_memory |                                  data_7_V                                  |     array    |
|data_7_V_q0        |  in |   16|  ap_memory |                                  data_7_V                                  |     array    |
|res_0_V_address0   | out |    4|  ap_memory |                                   res_0_V                                  |     array    |
|res_0_V_ce0        | out |    1|  ap_memory |                                   res_0_V                                  |     array    |
|res_0_V_we0        | out |    1|  ap_memory |                                   res_0_V                                  |     array    |
|res_0_V_d0         | out |   16|  ap_memory |                                   res_0_V                                  |     array    |
|res_1_V_address0   | out |    4|  ap_memory |                                   res_1_V                                  |     array    |
|res_1_V_ce0        | out |    1|  ap_memory |                                   res_1_V                                  |     array    |
|res_1_V_we0        | out |    1|  ap_memory |                                   res_1_V                                  |     array    |
|res_1_V_d0         | out |   16|  ap_memory |                                   res_1_V                                  |     array    |
|res_2_V_address0   | out |    4|  ap_memory |                                   res_2_V                                  |     array    |
|res_2_V_ce0        | out |    1|  ap_memory |                                   res_2_V                                  |     array    |
|res_2_V_we0        | out |    1|  ap_memory |                                   res_2_V                                  |     array    |
|res_2_V_d0         | out |   16|  ap_memory |                                   res_2_V                                  |     array    |
|res_3_V_address0   | out |    4|  ap_memory |                                   res_3_V                                  |     array    |
|res_3_V_ce0        | out |    1|  ap_memory |                                   res_3_V                                  |     array    |
|res_3_V_we0        | out |    1|  ap_memory |                                   res_3_V                                  |     array    |
|res_3_V_d0         | out |   16|  ap_memory |                                   res_3_V                                  |     array    |
|res_4_V_address0   | out |    4|  ap_memory |                                   res_4_V                                  |     array    |
|res_4_V_ce0        | out |    1|  ap_memory |                                   res_4_V                                  |     array    |
|res_4_V_we0        | out |    1|  ap_memory |                                   res_4_V                                  |     array    |
|res_4_V_d0         | out |   16|  ap_memory |                                   res_4_V                                  |     array    |
|res_5_V_address0   | out |    4|  ap_memory |                                   res_5_V                                  |     array    |
|res_5_V_ce0        | out |    1|  ap_memory |                                   res_5_V                                  |     array    |
|res_5_V_we0        | out |    1|  ap_memory |                                   res_5_V                                  |     array    |
|res_5_V_d0         | out |   16|  ap_memory |                                   res_5_V                                  |     array    |
|res_6_V_address0   | out |    4|  ap_memory |                                   res_6_V                                  |     array    |
|res_6_V_ce0        | out |    1|  ap_memory |                                   res_6_V                                  |     array    |
|res_6_V_we0        | out |    1|  ap_memory |                                   res_6_V                                  |     array    |
|res_6_V_d0         | out |   16|  ap_memory |                                   res_6_V                                  |     array    |
|res_7_V_address0   | out |    4|  ap_memory |                                   res_7_V                                  |     array    |
|res_7_V_ce0        | out |    1|  ap_memory |                                   res_7_V                                  |     array    |
|res_7_V_we0        | out |    1|  ap_memory |                                   res_7_V                                  |     array    |
|res_7_V_d0         | out |   16|  ap_memory |                                   res_7_V                                  |     array    |
+-------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	12  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp_230)
	2  / (tmp_230)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	5  / true
12 --> 
	13  / (!tmp_s)
	15  / (tmp_s)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / (!tmp_228)
	21  / (tmp_228)
16 --> 
	17  / (!tmp_237)
	15  / (tmp_237)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	16  / true
21 --> 
	22  / (!tmp_231)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	21  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 25 [1/1] (2.77ns)   --->   "%mult_V = alloca [720896 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 25 'alloca' 'mult_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 26 [1/1] (2.77ns)   --->   "%acc_V = alloca [128 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:18]   --->   Operation 26 'alloca' 'acc_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ii = phi i13 [ %ii_7, %3 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 28 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i27 [ %next_mul, %3 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 29 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_urem = phi i13 [ %idx_urem, %3 ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 30 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.07ns)   --->   "%next_mul = add i27 %phi_mul, 11916"   --->   Operation 31 'add' 'next_mul' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.70ns)   --->   "%tmp = icmp eq i13 %ii, -2560" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 32 'icmp' 'tmp' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5632, i64 5632, i64 5632)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.79ns)   --->   "%ii_7 = add i13 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 34 'add' 'ii_7' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader38.preheader, label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_466 = call i4 @_ssdm_op_PartSelect.i4.i27.i32.i32(i27 %phi_mul, i32 23, i32 26)"   --->   Operation 36 'partselect' 'tmp_466' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%newIndex7 = zext i13 %phi_urem to i64"   --->   Operation 37 'zext' 'newIndex7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%data_0_V_addr = getelementptr [704 x i16]* %data_0_V, i64 0, i64 %newIndex7"   --->   Operation 38 'getelementptr' 'data_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.77ns)   --->   "%data_0_V_load = load i16* %data_0_V_addr, align 2"   --->   Operation 39 'load' 'data_0_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_1_V_addr = getelementptr [704 x i16]* %data_1_V, i64 0, i64 %newIndex7"   --->   Operation 40 'getelementptr' 'data_1_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.77ns)   --->   "%data_1_V_load = load i16* %data_1_V_addr, align 2"   --->   Operation 41 'load' 'data_1_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%data_2_V_addr = getelementptr [704 x i16]* %data_2_V, i64 0, i64 %newIndex7"   --->   Operation 42 'getelementptr' 'data_2_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.77ns)   --->   "%data_2_V_load = load i16* %data_2_V_addr, align 2"   --->   Operation 43 'load' 'data_2_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_3_V_addr = getelementptr [704 x i16]* %data_3_V, i64 0, i64 %newIndex7"   --->   Operation 44 'getelementptr' 'data_3_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.77ns)   --->   "%data_3_V_load = load i16* %data_3_V_addr, align 2"   --->   Operation 45 'load' 'data_3_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%data_4_V_addr = getelementptr [704 x i16]* %data_4_V, i64 0, i64 %newIndex7"   --->   Operation 46 'getelementptr' 'data_4_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.77ns)   --->   "%data_4_V_load = load i16* %data_4_V_addr, align 2"   --->   Operation 47 'load' 'data_4_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%data_5_V_addr = getelementptr [704 x i16]* %data_5_V, i64 0, i64 %newIndex7"   --->   Operation 48 'getelementptr' 'data_5_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.77ns)   --->   "%data_5_V_load = load i16* %data_5_V_addr, align 2"   --->   Operation 49 'load' 'data_5_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%data_6_V_addr = getelementptr [704 x i16]* %data_6_V, i64 0, i64 %newIndex7"   --->   Operation 50 'getelementptr' 'data_6_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.77ns)   --->   "%data_6_V_load = load i16* %data_6_V_addr, align 2"   --->   Operation 51 'load' 'data_6_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%data_7_V_addr = getelementptr [704 x i16]* %data_7_V, i64 0, i64 %newIndex7"   --->   Operation 52 'getelementptr' 'data_7_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.77ns)   --->   "%data_7_V_load = load i16* %data_7_V_addr, align 2"   --->   Operation 53 'load' 'data_7_V_load' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 54 [1/1] (1.35ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 54 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 55 [1/2] (2.77ns)   --->   "%data_0_V_load = load i16* %data_0_V_addr, align 2"   --->   Operation 55 'load' 'data_0_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 56 [1/2] (2.77ns)   --->   "%data_1_V_load = load i16* %data_1_V_addr, align 2"   --->   Operation 56 'load' 'data_1_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 57 [1/2] (2.77ns)   --->   "%data_2_V_load = load i16* %data_2_V_addr, align 2"   --->   Operation 57 'load' 'data_2_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 58 [1/2] (2.77ns)   --->   "%data_3_V_load = load i16* %data_3_V_addr, align 2"   --->   Operation 58 'load' 'data_3_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 59 [1/2] (2.77ns)   --->   "%data_4_V_load = load i16* %data_4_V_addr, align 2"   --->   Operation 59 'load' 'data_4_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 60 [1/2] (2.77ns)   --->   "%data_5_V_load = load i16* %data_5_V_addr, align 2"   --->   Operation 60 'load' 'data_5_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 61 [1/2] (2.77ns)   --->   "%data_6_V_load = load i16* %data_6_V_addr, align 2"   --->   Operation 61 'load' 'data_6_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 62 [1/2] (2.77ns)   --->   "%data_7_V_load = load i16* %data_7_V_addr, align 2"   --->   Operation 62 'load' 'data_7_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 63 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_461 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 64 'specregionbegin' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i4 %tmp_466 to i32"   --->   Operation 65 'zext' 'arrayNo_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.83ns)   --->   "%cache_V = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %data_0_V_load, i16 %data_1_V_load, i16 %data_2_V_load, i16 %data_3_V_load, i16 %data_4_V_load, i16 %data_5_V_load, i16 %data_6_V_load, i16 %data_7_V_load, i32 %arrayNo_cast)"   --->   Operation 66 'mux' 'cache_V' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_227 = call i20 @_ssdm_op_BitConcatenate.i20.i13.i7(i13 %ii, i7 0)" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 67 'bitconcatenate' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %cache_V to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.35ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%jj = phi i8 [ 0, %0 ], [ %jj_3, %2 ]"   --->   Operation 70 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%jj_cast = zext i8 %jj to i20" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 71 'zext' 'jj_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.24ns)   --->   "%tmp_230 = icmp eq i8 %jj, -128" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 72 'icmp' 'tmp_230' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 73 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.71ns)   --->   "%jj_3 = add i8 %jj, 1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 74 'add' 'jj_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_230, label %3, label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.92ns)   --->   "%index = add i20 %tmp_227, %jj_cast" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 76 'add' 'index' <Predicate = (!tmp_230)> <Delay = 1.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.79ns)   --->   "%next_urem = add i13 %phi_urem, 1"   --->   Operation 77 'add' 'next_urem' <Predicate = (tmp_230)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.70ns)   --->   "%tmp_467 = icmp ult i13 %next_urem, 704"   --->   Operation 78 'icmp' 'tmp_467' <Predicate = (tmp_230)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.60ns)   --->   "%idx_urem = select i1 %tmp_467, i13 %next_urem, i13 0"   --->   Operation 79 'select' 'idx_urem' <Predicate = (tmp_230)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_461)" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 80 'specregionend' 'empty_58' <Predicate = (tmp_230)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader39" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 81 'br' <Predicate = (tmp_230)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_233 = zext i20 %index to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'zext' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%w6_V_addr = getelementptr [720896 x i11]* @w6_V, i64 0, i64 %tmp_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'getelementptr' 'w6_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (2.77ns)   --->   "%w6_V_load = load i11* %w6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'load' 'w6_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 128> <ROM>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 85 [1/2] (2.77ns)   --->   "%w6_V_load = load i11* %w6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'load' 'w6_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 128> <ROM>

State 8 <SV = 7> <Delay = 3.76>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i11 %w6_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [3/3] (3.76ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.76>
ST_9 : Operation 88 [2/3] (3.76ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.76> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 89 [1/3] (0.00ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_235 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%mult_V_addr = getelementptr [720896 x i16]* %mult_V, i64 0, i64 %tmp_233" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'getelementptr' 'mult_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (2.77ns)   --->   "store i16 %tmp_235, i16* %mult_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 2.77>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%iacc = phi i8 [ %iacc_2, %4 ], [ 0, %.preheader38.preheader ]"   --->   Operation 95 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (1.24ns)   --->   "%tmp_s = icmp eq i8 %iacc, -128" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 96 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 97 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (1.71ns)   --->   "%iacc_2 = add i8 %iacc, 1" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 98 'add' 'iacc_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader37.preheader, label %4" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_229 = zext i8 %iacc to i64" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 100 'zext' 'tmp_229' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%b6_V_addr = getelementptr [128 x i10]* @b6_V, i64 0, i64 %tmp_229" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 101 'getelementptr' 'b6_V_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_12 : Operation 102 [2/2] (2.77ns)   --->   "%b6_V_load = load i10* %b6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 102 'load' 'b6_V_load' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 128> <ROM>
ST_12 : Operation 103 [1/1] (1.35ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 103 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 13 <SV = 3> <Delay = 2.77>
ST_13 : Operation 104 [1/2] (2.77ns)   --->   "%b6_V_load = load i10* %b6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 104 'load' 'b6_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 128> <ROM>

State 14 <SV = 4> <Delay = 2.77>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%b6_V_load_cast = sext i10 %b6_V_load to i16" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 106 'sext' 'b6_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [128 x i16]* %acc_V, i64 0, i64 %tmp_229" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 107 'getelementptr' 'acc_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (2.77ns)   --->   "store i16 %b6_V_load_cast, i16* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 108 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 1.79>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%ii2 = phi i13 [ %ii_8, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 110 'phi' 'ii2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (1.70ns)   --->   "%tmp_228 = icmp eq i13 %ii2, -2560" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 111 'icmp' 'tmp_228' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5632, i64 5632, i64 5632)"   --->   Operation 112 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (1.79ns)   --->   "%ii_8 = add i13 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 113 'add' 'ii_8' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_228, label %.preheader.preheader, label %5" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 115 'specloopname' <Predicate = (!tmp_228)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_462 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 116 'specregionbegin' 'tmp_462' <Predicate = (!tmp_228)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_232 = call i20 @_ssdm_op_BitConcatenate.i20.i13.i7(i13 %ii2, i7 0)" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 117 'bitconcatenate' 'tmp_232' <Predicate = (!tmp_228)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (1.35ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 118 'br' <Predicate = (!tmp_228)> <Delay = 1.35>
ST_15 : Operation 119 [1/1] (1.35ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 119 'br' <Predicate = (tmp_228)> <Delay = 1.35>

State 16 <SV = 4> <Delay = 1.92>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%jj3 = phi i8 [ 0, %5 ], [ %jj_4, %7 ]"   --->   Operation 120 'phi' 'jj3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%jj3_cast = zext i8 %jj3 to i20" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 121 'zext' 'jj3_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (1.24ns)   --->   "%tmp_237 = icmp eq i8 %jj3, -128" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 122 'icmp' 'tmp_237' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 123 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (1.71ns)   --->   "%jj_4 = add i8 %jj3, 1" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 124 'add' 'jj_4' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_237, label %8, label %7" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (1.92ns)   --->   "%index_2 = add i20 %tmp_232, %jj3_cast" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 126 'add' 'index_2' <Predicate = (!tmp_237)> <Delay = 1.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_238 = zext i8 %jj3 to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 127 'zext' 'tmp_238' <Predicate = (!tmp_237)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%acc_V_addr_4 = getelementptr [128 x i16]* %acc_V, i64 0, i64 %tmp_238" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 128 'getelementptr' 'acc_V_addr_4' <Predicate = (!tmp_237)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str16, i32 %tmp_462)" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 129 'specregionend' 'empty_63' <Predicate = (tmp_237)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 130 'br' <Predicate = (tmp_237)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 2.77>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_239 = zext i20 %index_2 to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 131 'zext' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [2/2] (2.77ns)   --->   "%p_Val2_27 = load i16* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 132 'load' 'p_Val2_27' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%mult_V_addr_2 = getelementptr [720896 x i16]* %mult_V, i64 0, i64 %tmp_239" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 133 'getelementptr' 'mult_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [2/2] (2.77ns)   --->   "%p_Val2_28 = load i16* %mult_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 134 'load' 'p_Val2_28' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 18 <SV = 6> <Delay = 2.77>
ST_18 : Operation 135 [1/2] (2.77ns)   --->   "%p_Val2_27 = load i16* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 135 'load' 'p_Val2_27' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_18 : Operation 136 [1/2] (2.77ns)   --->   "%p_Val2_28 = load i16* %mult_V_addr_2, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 136 'load' 'p_Val2_28' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 19 <SV = 7> <Delay = 1.84>
ST_19 : Operation 137 [1/1] (1.84ns)   --->   "%p_Val2_s_62 = add i16 %p_Val2_27, %p_Val2_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 137 'add' 'p_Val2_s_62' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 2.77>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (2.77ns)   --->   "store i16 %p_Val2_s_62, i16* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 4> <Delay = 2.77>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%ires = phi i8 [ %ires_2, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 141 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (1.24ns)   --->   "%tmp_231 = icmp eq i8 %ires, -128" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 142 'icmp' 'tmp_231' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 143 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (1.71ns)   --->   "%ires_2 = add i8 %ires, 1" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 144 'add' 'ires_2' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %tmp_231, label %11, label %9" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_236 = zext i8 %ires to i64" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 146 'zext' 'tmp_236' <Predicate = (!tmp_231)> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%acc_V_addr_3 = getelementptr [128 x i16]* %acc_V, i64 0, i64 %tmp_236" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 147 'getelementptr' 'acc_V_addr_3' <Predicate = (!tmp_231)> <Delay = 0.00>
ST_21 : Operation 148 [2/2] (2.77ns)   --->   "%acc_V_load = load i16* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 148 'load' 'acc_V_load' <Predicate = (!tmp_231)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 149 'ret' <Predicate = (tmp_231)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 2.77>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 150 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/2] (2.77ns)   --->   "%acc_V_load = load i16* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 151 'load' 'acc_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%arrayNo4_cast = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %ires, i32 4, i32 7)" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 152 'partselect' 'arrayNo4_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_468 = trunc i8 %ires to i4" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 153 'trunc' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%newIndex8 = zext i4 %tmp_468 to i64" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 154 'zext' 'newIndex8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%res_0_V_addr = getelementptr [16 x i16]* %res_0_V, i64 0, i64 %newIndex8" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 155 'getelementptr' 'res_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%res_1_V_addr = getelementptr [16 x i16]* %res_1_V, i64 0, i64 %newIndex8" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 156 'getelementptr' 'res_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%res_2_V_addr = getelementptr [16 x i16]* %res_2_V, i64 0, i64 %newIndex8" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 157 'getelementptr' 'res_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%res_3_V_addr = getelementptr [16 x i16]* %res_3_V, i64 0, i64 %newIndex8" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 158 'getelementptr' 'res_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%res_4_V_addr = getelementptr [16 x i16]* %res_4_V, i64 0, i64 %newIndex8" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 159 'getelementptr' 'res_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%res_5_V_addr = getelementptr [16 x i16]* %res_5_V, i64 0, i64 %newIndex8" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 160 'getelementptr' 'res_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%res_6_V_addr = getelementptr [16 x i16]* %res_6_V, i64 0, i64 %newIndex8" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 161 'getelementptr' 'res_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%res_7_V_addr = getelementptr [16 x i16]* %res_7_V, i64 0, i64 %newIndex8" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 162 'getelementptr' 'res_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (1.21ns)   --->   "switch i4 %arrayNo4_cast, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 163 'switch' <Predicate = true> <Delay = 1.21>

State 23 <SV = 6> <Delay = 1.75>
ST_23 : Operation 164 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_6_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 164 'store' <Predicate = (arrayNo4_cast == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 165 'br' <Predicate = (arrayNo4_cast == 6)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_5_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 166 'store' <Predicate = (arrayNo4_cast == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 167 'br' <Predicate = (arrayNo4_cast == 5)> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 168 'store' <Predicate = (arrayNo4_cast == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 169 'br' <Predicate = (arrayNo4_cast == 4)> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_3_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 170 'store' <Predicate = (arrayNo4_cast == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 171 'br' <Predicate = (arrayNo4_cast == 3)> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 172 'store' <Predicate = (arrayNo4_cast == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 173 'br' <Predicate = (arrayNo4_cast == 2)> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_1_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 174 'store' <Predicate = (arrayNo4_cast == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 175 'br' <Predicate = (arrayNo4_cast == 1)> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_0_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 176 'store' <Predicate = (arrayNo4_cast == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 177 'br' <Predicate = (arrayNo4_cast == 0)> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (1.75ns)   --->   "store i16 %acc_V_load, i16* %res_7_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 178 'store' <Predicate = (arrayNo4_cast != 0 & arrayNo4_cast != 1 & arrayNo4_cast != 2 & arrayNo4_cast != 3 & arrayNo4_cast != 4 & arrayNo4_cast != 5 & arrayNo4_cast != 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "br label %10" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 179 'br' <Predicate = (arrayNo4_cast != 0 & arrayNo4_cast != 1 & arrayNo4_cast != 2 & arrayNo4_cast != 3 & arrayNo4_cast != 4 & arrayNo4_cast != 5 & arrayNo4_cast != 6)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w6_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b6_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mult_V         (alloca           ) [ 0011111111111111111110000]
acc_V          (alloca           ) [ 0011111111111111111111111]
StgValue_27    (br               ) [ 0111111111110000000000000]
ii             (phi              ) [ 0011100000000000000000000]
phi_mul        (phi              ) [ 0010000000000000000000000]
phi_urem       (phi              ) [ 0011111111110000000000000]
next_mul       (add              ) [ 0111111111110000000000000]
tmp            (icmp             ) [ 0011111111110000000000000]
empty          (speclooptripcount) [ 0000000000000000000000000]
ii_7           (add              ) [ 0111111111110000000000000]
StgValue_35    (br               ) [ 0000000000000000000000000]
tmp_466        (partselect       ) [ 0001100000000000000000000]
newIndex7      (zext             ) [ 0000000000000000000000000]
data_0_V_addr  (getelementptr    ) [ 0001000000000000000000000]
data_1_V_addr  (getelementptr    ) [ 0001000000000000000000000]
data_2_V_addr  (getelementptr    ) [ 0001000000000000000000000]
data_3_V_addr  (getelementptr    ) [ 0001000000000000000000000]
data_4_V_addr  (getelementptr    ) [ 0001000000000000000000000]
data_5_V_addr  (getelementptr    ) [ 0001000000000000000000000]
data_6_V_addr  (getelementptr    ) [ 0001000000000000000000000]
data_7_V_addr  (getelementptr    ) [ 0001000000000000000000000]
StgValue_54    (br               ) [ 0011111111111110000000000]
data_0_V_load  (load             ) [ 0000100000000000000000000]
data_1_V_load  (load             ) [ 0000100000000000000000000]
data_2_V_load  (load             ) [ 0000100000000000000000000]
data_3_V_load  (load             ) [ 0000100000000000000000000]
data_4_V_load  (load             ) [ 0000100000000000000000000]
data_5_V_load  (load             ) [ 0000100000000000000000000]
data_6_V_load  (load             ) [ 0000100000000000000000000]
data_7_V_load  (load             ) [ 0000100000000000000000000]
StgValue_63    (specloopname     ) [ 0000000000000000000000000]
tmp_461        (specregionbegin  ) [ 0000011111110000000000000]
arrayNo_cast   (zext             ) [ 0000000000000000000000000]
cache_V        (mux              ) [ 0000000000000000000000000]
tmp_227        (bitconcatenate   ) [ 0000011111110000000000000]
OP1_V_cast     (sext             ) [ 0000011111110000000000000]
StgValue_69    (br               ) [ 0011111111110000000000000]
jj             (phi              ) [ 0000010000000000000000000]
jj_cast        (zext             ) [ 0000000000000000000000000]
tmp_230        (icmp             ) [ 0011111111110000000000000]
empty_57       (speclooptripcount) [ 0000000000000000000000000]
jj_3           (add              ) [ 0011111111110000000000000]
StgValue_75    (br               ) [ 0000000000000000000000000]
index          (add              ) [ 0000001000000000000000000]
next_urem      (add              ) [ 0000000000000000000000000]
tmp_467        (icmp             ) [ 0000000000000000000000000]
idx_urem       (select           ) [ 0111111111110000000000000]
empty_58       (specregionend    ) [ 0000000000000000000000000]
StgValue_81    (br               ) [ 0111111111110000000000000]
tmp_233        (zext             ) [ 0000000111110000000000000]
w6_V_addr      (getelementptr    ) [ 0000000100000000000000000]
w6_V_load      (load             ) [ 0000000010000000000000000]
OP2_V_cast     (sext             ) [ 0000000001100000000000000]
p_Val2_s       (mul              ) [ 0000000000010000000000000]
StgValue_90    (specloopname     ) [ 0000000000000000000000000]
tmp_235        (partselect       ) [ 0000000000000000000000000]
mult_V_addr    (getelementptr    ) [ 0000000000000000000000000]
StgValue_93    (store            ) [ 0000000000000000000000000]
StgValue_94    (br               ) [ 0011111111110000000000000]
iacc           (phi              ) [ 0000000000001000000000000]
tmp_s          (icmp             ) [ 0000000000001110000000000]
empty_59       (speclooptripcount) [ 0000000000000000000000000]
iacc_2         (add              ) [ 0010000000001110000000000]
StgValue_99    (br               ) [ 0000000000000000000000000]
tmp_229        (zext             ) [ 0000000000000110000000000]
b6_V_addr      (getelementptr    ) [ 0000000000000100000000000]
StgValue_103   (br               ) [ 0000000000001111111110000]
b6_V_load      (load             ) [ 0000000000000010000000000]
StgValue_105   (specloopname     ) [ 0000000000000000000000000]
b6_V_load_cast (sext             ) [ 0000000000000000000000000]
acc_V_addr     (getelementptr    ) [ 0000000000000000000000000]
StgValue_108   (store            ) [ 0000000000000000000000000]
StgValue_109   (br               ) [ 0010000000001110000000000]
ii2            (phi              ) [ 0000000000000001000000000]
tmp_228        (icmp             ) [ 0000000000000001111110000]
empty_60       (speclooptripcount) [ 0000000000000000000000000]
ii_8           (add              ) [ 0000000000001001111110000]
StgValue_114   (br               ) [ 0000000000000000000000000]
StgValue_115   (specloopname     ) [ 0000000000000000000000000]
tmp_462        (specregionbegin  ) [ 0000000000000000111110000]
tmp_232        (bitconcatenate   ) [ 0000000000000000111110000]
StgValue_118   (br               ) [ 0000000000000001111110000]
StgValue_119   (br               ) [ 0000000000000001111111111]
jj3            (phi              ) [ 0000000000000000100000000]
jj3_cast       (zext             ) [ 0000000000000000000000000]
tmp_237        (icmp             ) [ 0000000000000001111110000]
empty_61       (speclooptripcount) [ 0000000000000000000000000]
jj_4           (add              ) [ 0000000000000001111110000]
StgValue_125   (br               ) [ 0000000000000000000000000]
index_2        (add              ) [ 0000000000000000010000000]
tmp_238        (zext             ) [ 0000000000000000000000000]
acc_V_addr_4   (getelementptr    ) [ 0000000000000000011110000]
empty_63       (specregionend    ) [ 0000000000000000000000000]
StgValue_130   (br               ) [ 0000000000001001111110000]
tmp_239        (zext             ) [ 0000000000000000000000000]
mult_V_addr_2  (getelementptr    ) [ 0000000000000000001000000]
p_Val2_27      (load             ) [ 0000000000000000000100000]
p_Val2_28      (load             ) [ 0000000000000000000100000]
p_Val2_s_62    (add              ) [ 0000000000000000000010000]
StgValue_138   (specloopname     ) [ 0000000000000000000000000]
StgValue_139   (store            ) [ 0000000000000000000000000]
StgValue_140   (br               ) [ 0000000000000001111110000]
ires           (phi              ) [ 0000000000000000000001100]
tmp_231        (icmp             ) [ 0000000000000000000001111]
empty_64       (speclooptripcount) [ 0000000000000000000000000]
ires_2         (add              ) [ 0000000000000001000001111]
StgValue_145   (br               ) [ 0000000000000000000000000]
tmp_236        (zext             ) [ 0000000000000000000000000]
acc_V_addr_3   (getelementptr    ) [ 0000000000000000000000100]
StgValue_149   (ret              ) [ 0000000000000000000000000]
StgValue_150   (specloopname     ) [ 0000000000000000000000000]
acc_V_load     (load             ) [ 0000000000000000000000010]
arrayNo4_cast  (partselect       ) [ 0000000000000000000000010]
tmp_468        (trunc            ) [ 0000000000000000000000000]
newIndex8      (zext             ) [ 0000000000000000000000000]
res_0_V_addr   (getelementptr    ) [ 0000000000000000000000010]
res_1_V_addr   (getelementptr    ) [ 0000000000000000000000010]
res_2_V_addr   (getelementptr    ) [ 0000000000000000000000010]
res_3_V_addr   (getelementptr    ) [ 0000000000000000000000010]
res_4_V_addr   (getelementptr    ) [ 0000000000000000000000010]
res_5_V_addr   (getelementptr    ) [ 0000000000000000000000010]
res_6_V_addr   (getelementptr    ) [ 0000000000000000000000010]
res_7_V_addr   (getelementptr    ) [ 0000000000000000000000010]
StgValue_163   (switch           ) [ 0000000000000000000000000]
StgValue_164   (store            ) [ 0000000000000000000000000]
StgValue_165   (br               ) [ 0000000000000000000000000]
StgValue_166   (store            ) [ 0000000000000000000000000]
StgValue_167   (br               ) [ 0000000000000000000000000]
StgValue_168   (store            ) [ 0000000000000000000000000]
StgValue_169   (br               ) [ 0000000000000000000000000]
StgValue_170   (store            ) [ 0000000000000000000000000]
StgValue_171   (br               ) [ 0000000000000000000000000]
StgValue_172   (store            ) [ 0000000000000000000000000]
StgValue_173   (br               ) [ 0000000000000000000000000]
StgValue_174   (store            ) [ 0000000000000000000000000]
StgValue_175   (br               ) [ 0000000000000000000000000]
StgValue_176   (store            ) [ 0000000000000000000000000]
StgValue_177   (br               ) [ 0000000000000000000000000]
StgValue_178   (store            ) [ 0000000000000000000000000]
StgValue_179   (br               ) [ 0000000000000000000000000]
StgValue_180   (br               ) [ 0000000000000001000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w6_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w6_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="b6_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b6_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i13.i7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="mult_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mult_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="acc_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_0_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="13" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_0_V_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_0_V_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="data_1_V_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="13" slack="0"/>
<pin id="145" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_1_V_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1_V_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_2_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="13" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_2_V_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2_V_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="data_3_V_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="13" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_3_V_addr/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3_V_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_4_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="13" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_4_V_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_4_V_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="data_5_V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="13" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_5_V_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_5_V_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="data_6_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="13" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_6_V_addr/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_6_V_load/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="data_7_V_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="13" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_7_V_addr/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_7_V_load/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="w6_V_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="20" slack="0"/>
<pin id="236" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w6_V_addr/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="20" slack="0"/>
<pin id="241" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w6_V_load/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="mult_V_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="20" slack="5"/>
<pin id="249" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_V_addr/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="20" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_93/11 p_Val2_28/17 "/>
</bind>
</comp>

<comp id="257" class="1004" name="b6_V_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b6_V_addr/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b6_V_load/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="acc_V_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="2"/>
<pin id="274" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr/14 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_108/14 p_Val2_27/17 StgValue_139/20 acc_V_load/21 "/>
</bind>
</comp>

<comp id="282" class="1004" name="acc_V_addr_4_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_4/16 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mult_V_addr_2_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="20" slack="0"/>
<pin id="292" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mult_V_addr_2/17 "/>
</bind>
</comp>

<comp id="295" class="1004" name="acc_V_addr_3_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_3/21 "/>
</bind>
</comp>

<comp id="302" class="1004" name="res_0_V_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_0_V_addr/22 "/>
</bind>
</comp>

<comp id="309" class="1004" name="res_1_V_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_1_V_addr/22 "/>
</bind>
</comp>

<comp id="316" class="1004" name="res_2_V_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_2_V_addr/22 "/>
</bind>
</comp>

<comp id="323" class="1004" name="res_3_V_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_3_V_addr/22 "/>
</bind>
</comp>

<comp id="330" class="1004" name="res_4_V_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_4_V_addr/22 "/>
</bind>
</comp>

<comp id="337" class="1004" name="res_5_V_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_5_V_addr/22 "/>
</bind>
</comp>

<comp id="344" class="1004" name="res_6_V_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_6_V_addr/22 "/>
</bind>
</comp>

<comp id="351" class="1004" name="res_7_V_addr_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_7_V_addr/22 "/>
</bind>
</comp>

<comp id="358" class="1004" name="StgValue_164_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="0" index="1" bw="16" slack="1"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/23 "/>
</bind>
</comp>

<comp id="363" class="1004" name="StgValue_166_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="0" index="1" bw="16" slack="1"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_166/23 "/>
</bind>
</comp>

<comp id="368" class="1004" name="StgValue_168_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="0" index="1" bw="16" slack="1"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_168/23 "/>
</bind>
</comp>

<comp id="373" class="1004" name="StgValue_170_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="0" index="1" bw="16" slack="1"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_170/23 "/>
</bind>
</comp>

<comp id="378" class="1004" name="StgValue_172_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="0" index="1" bw="16" slack="1"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/23 "/>
</bind>
</comp>

<comp id="383" class="1004" name="StgValue_174_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="0" index="1" bw="16" slack="1"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/23 "/>
</bind>
</comp>

<comp id="388" class="1004" name="StgValue_176_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="0" index="1" bw="16" slack="1"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/23 "/>
</bind>
</comp>

<comp id="393" class="1004" name="StgValue_178_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="0" index="1" bw="16" slack="1"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/23 "/>
</bind>
</comp>

<comp id="398" class="1005" name="ii_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="13" slack="1"/>
<pin id="400" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="ii_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="13" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="phi_mul_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="27" slack="1"/>
<pin id="412" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="phi_mul_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="27" slack="0"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="1" slack="1"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="421" class="1005" name="phi_urem_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="1"/>
<pin id="423" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="phi_urem_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="13" slack="1"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="1" slack="1"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="433" class="1005" name="jj_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="jj_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/5 "/>
</bind>
</comp>

<comp id="444" class="1005" name="iacc_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="iacc (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="iacc_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="1" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iacc/12 "/>
</bind>
</comp>

<comp id="455" class="1005" name="ii2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="13" slack="1"/>
<pin id="457" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ii2 (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="ii2_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="13" slack="0"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="1" slack="1"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii2/15 "/>
</bind>
</comp>

<comp id="466" class="1005" name="jj3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="jj3 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="jj3_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="8" slack="0"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj3/16 "/>
</bind>
</comp>

<comp id="477" class="1005" name="ires_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="1"/>
<pin id="479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ires (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="ires_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="1" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ires/21 "/>
</bind>
</comp>

<comp id="489" class="1005" name="reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="1"/>
<pin id="491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_27 acc_V_load "/>
</bind>
</comp>

<comp id="501" class="1004" name="next_mul_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="27" slack="0"/>
<pin id="503" dir="0" index="1" bw="15" slack="0"/>
<pin id="504" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="13" slack="0"/>
<pin id="509" dir="0" index="1" bw="13" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="ii_7_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="13" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_7/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_466_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="27" slack="0"/>
<pin id="522" dir="0" index="2" bw="6" slack="0"/>
<pin id="523" dir="0" index="3" bw="6" slack="0"/>
<pin id="524" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_466/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="newIndex7_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="13" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex7/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="arrayNo_cast_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="2"/>
<pin id="543" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="cache_V_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="1"/>
<pin id="547" dir="0" index="2" bw="16" slack="1"/>
<pin id="548" dir="0" index="3" bw="16" slack="1"/>
<pin id="549" dir="0" index="4" bw="16" slack="1"/>
<pin id="550" dir="0" index="5" bw="16" slack="1"/>
<pin id="551" dir="0" index="6" bw="16" slack="1"/>
<pin id="552" dir="0" index="7" bw="16" slack="1"/>
<pin id="553" dir="0" index="8" bw="16" slack="1"/>
<pin id="554" dir="0" index="9" bw="4" slack="0"/>
<pin id="555" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="cache_V/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_227_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="20" slack="0"/>
<pin id="560" dir="0" index="1" bw="13" slack="2"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_227/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="OP1_V_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="1" index="1" bw="26" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="jj_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="jj_cast/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_230_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_230/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="jj_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_3/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="index_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="20" slack="1"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="next_urem_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="3"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_467_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="13" slack="0"/>
<pin id="599" dir="0" index="1" bw="13" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_467/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="idx_urem_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="13" slack="0"/>
<pin id="606" dir="0" index="2" bw="13" slack="0"/>
<pin id="607" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_233_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="20" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_233/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="OP2_V_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="11" slack="1"/>
<pin id="617" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_235_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="0" index="1" bw="26" slack="1"/>
<pin id="621" dir="0" index="2" bw="5" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_235/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_s_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="634" class="1004" name="iacc_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iacc_2/12 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_229_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_229/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="b6_V_load_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="10" slack="1"/>
<pin id="647" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="b6_V_load_cast/14 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_228_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="13" slack="0"/>
<pin id="651" dir="0" index="1" bw="13" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_228/15 "/>
</bind>
</comp>

<comp id="655" class="1004" name="ii_8_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="13" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_8/15 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_232_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="20" slack="0"/>
<pin id="663" dir="0" index="1" bw="13" slack="0"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_232/15 "/>
</bind>
</comp>

<comp id="669" class="1004" name="jj3_cast_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="jj3_cast/16 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_237_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_237/16 "/>
</bind>
</comp>

<comp id="679" class="1004" name="jj_4_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_4/16 "/>
</bind>
</comp>

<comp id="685" class="1004" name="index_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="20" slack="1"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_2/16 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_238_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_238/16 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_239_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="20" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_239/17 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_Val2_s_62_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="1"/>
<pin id="701" dir="0" index="1" bw="16" slack="1"/>
<pin id="702" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s_62/19 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_231_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="8" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_231/21 "/>
</bind>
</comp>

<comp id="710" class="1004" name="ires_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ires_2/21 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_236_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_236/21 "/>
</bind>
</comp>

<comp id="721" class="1004" name="arrayNo4_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="1"/>
<pin id="724" dir="0" index="2" bw="4" slack="0"/>
<pin id="725" dir="0" index="3" bw="4" slack="0"/>
<pin id="726" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo4_cast/22 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_468_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_468/22 "/>
</bind>
</comp>

<comp id="735" class="1004" name="newIndex8_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex8/22 "/>
</bind>
</comp>

<comp id="747" class="1007" name="grp_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="4"/>
<pin id="749" dir="0" index="1" bw="11" slack="0"/>
<pin id="750" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="752" class="1005" name="next_mul_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="27" slack="0"/>
<pin id="754" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="760" class="1005" name="ii_7_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="13" slack="0"/>
<pin id="762" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="ii_7 "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_466_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="4" slack="2"/>
<pin id="767" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_466 "/>
</bind>
</comp>

<comp id="770" class="1005" name="data_0_V_addr_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="1"/>
<pin id="772" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="data_1_V_addr_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="1"/>
<pin id="777" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_addr "/>
</bind>
</comp>

<comp id="780" class="1005" name="data_2_V_addr_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="10" slack="1"/>
<pin id="782" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_addr "/>
</bind>
</comp>

<comp id="785" class="1005" name="data_3_V_addr_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="1"/>
<pin id="787" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_addr "/>
</bind>
</comp>

<comp id="790" class="1005" name="data_4_V_addr_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="1"/>
<pin id="792" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="data_5_V_addr_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="1"/>
<pin id="797" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_addr "/>
</bind>
</comp>

<comp id="800" class="1005" name="data_6_V_addr_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="1"/>
<pin id="802" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_addr "/>
</bind>
</comp>

<comp id="805" class="1005" name="data_7_V_addr_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="1"/>
<pin id="807" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_addr "/>
</bind>
</comp>

<comp id="810" class="1005" name="data_0_V_load_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="1"/>
<pin id="812" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_load "/>
</bind>
</comp>

<comp id="815" class="1005" name="data_1_V_load_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_load "/>
</bind>
</comp>

<comp id="820" class="1005" name="data_2_V_load_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_load "/>
</bind>
</comp>

<comp id="825" class="1005" name="data_3_V_load_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_load "/>
</bind>
</comp>

<comp id="830" class="1005" name="data_4_V_load_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_load "/>
</bind>
</comp>

<comp id="835" class="1005" name="data_5_V_load_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="1"/>
<pin id="837" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_load "/>
</bind>
</comp>

<comp id="840" class="1005" name="data_6_V_load_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="1"/>
<pin id="842" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_load "/>
</bind>
</comp>

<comp id="845" class="1005" name="data_7_V_load_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="1"/>
<pin id="847" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_load "/>
</bind>
</comp>

<comp id="850" class="1005" name="tmp_227_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="20" slack="1"/>
<pin id="852" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_227 "/>
</bind>
</comp>

<comp id="855" class="1005" name="OP1_V_cast_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="26" slack="4"/>
<pin id="857" dir="1" index="1" bw="26" slack="4"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="863" class="1005" name="jj_3_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="jj_3 "/>
</bind>
</comp>

<comp id="868" class="1005" name="index_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="20" slack="1"/>
<pin id="870" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="873" class="1005" name="idx_urem_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="13" slack="1"/>
<pin id="875" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="878" class="1005" name="tmp_233_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="64" slack="5"/>
<pin id="880" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp_233 "/>
</bind>
</comp>

<comp id="883" class="1005" name="w6_V_addr_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="20" slack="1"/>
<pin id="885" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="w6_V_addr "/>
</bind>
</comp>

<comp id="888" class="1005" name="w6_V_load_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="11" slack="1"/>
<pin id="890" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="w6_V_load "/>
</bind>
</comp>

<comp id="893" class="1005" name="OP2_V_cast_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="26" slack="1"/>
<pin id="895" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="898" class="1005" name="p_Val2_s_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="26" slack="1"/>
<pin id="900" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="906" class="1005" name="iacc_2_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="iacc_2 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_229_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="64" slack="2"/>
<pin id="913" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_229 "/>
</bind>
</comp>

<comp id="916" class="1005" name="b6_V_addr_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="1"/>
<pin id="918" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b6_V_addr "/>
</bind>
</comp>

<comp id="921" class="1005" name="b6_V_load_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="1"/>
<pin id="923" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b6_V_load "/>
</bind>
</comp>

<comp id="929" class="1005" name="ii_8_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="13" slack="0"/>
<pin id="931" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="ii_8 "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_232_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="20" slack="1"/>
<pin id="936" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_232 "/>
</bind>
</comp>

<comp id="942" class="1005" name="jj_4_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="0"/>
<pin id="944" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="jj_4 "/>
</bind>
</comp>

<comp id="947" class="1005" name="index_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="20" slack="1"/>
<pin id="949" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="index_2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="acc_V_addr_4_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="7" slack="1"/>
<pin id="954" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_4 "/>
</bind>
</comp>

<comp id="957" class="1005" name="mult_V_addr_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="20" slack="1"/>
<pin id="959" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mult_V_addr_2 "/>
</bind>
</comp>

<comp id="962" class="1005" name="p_Val2_28_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="1"/>
<pin id="964" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_28 "/>
</bind>
</comp>

<comp id="967" class="1005" name="p_Val2_s_62_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="1"/>
<pin id="969" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_62 "/>
</bind>
</comp>

<comp id="975" class="1005" name="ires_2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="0"/>
<pin id="977" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ires_2 "/>
</bind>
</comp>

<comp id="980" class="1005" name="acc_V_addr_3_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="7" slack="1"/>
<pin id="982" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_3 "/>
</bind>
</comp>

<comp id="985" class="1005" name="arrayNo4_cast_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="4" slack="1"/>
<pin id="987" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayNo4_cast "/>
</bind>
</comp>

<comp id="989" class="1005" name="res_0_V_addr_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="1"/>
<pin id="991" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_0_V_addr "/>
</bind>
</comp>

<comp id="994" class="1005" name="res_1_V_addr_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="4" slack="1"/>
<pin id="996" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_1_V_addr "/>
</bind>
</comp>

<comp id="999" class="1005" name="res_2_V_addr_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="4" slack="1"/>
<pin id="1001" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_2_V_addr "/>
</bind>
</comp>

<comp id="1004" class="1005" name="res_3_V_addr_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="4" slack="1"/>
<pin id="1006" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_3_V_addr "/>
</bind>
</comp>

<comp id="1009" class="1005" name="res_4_V_addr_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="4" slack="1"/>
<pin id="1011" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_4_V_addr "/>
</bind>
</comp>

<comp id="1014" class="1005" name="res_5_V_addr_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="4" slack="1"/>
<pin id="1016" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_5_V_addr "/>
</bind>
</comp>

<comp id="1019" class="1005" name="res_6_V_addr_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="4" slack="1"/>
<pin id="1021" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_6_V_addr "/>
</bind>
</comp>

<comp id="1024" class="1005" name="res_7_V_addr_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="4" slack="1"/>
<pin id="1026" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_7_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="58" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="58" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="58" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="295" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="18" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="58" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="30" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="401"><net_src comp="38" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="432"><net_src comp="425" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="436"><net_src comp="72" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="38" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="488"><net_src comp="481" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="492"><net_src comp="276" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="500"><net_src comp="489" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="505"><net_src comp="414" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="42" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="402" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="44" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="402" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="50" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="52" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="414" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="54" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="56" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="425" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="540"><net_src comp="529" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="556"><net_src comp="66" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="557"><net_src comp="541" pin="1"/><net_sink comp="544" pin=9"/></net>

<net id="563"><net_src comp="68" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="398" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="70" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="544" pin="10"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="437" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="437" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="74" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="437" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="78" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="570" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="421" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="50" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="80" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="591" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="38" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="611" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="624"><net_src comp="86" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="88" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="626"><net_src comp="90" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="627"><net_src comp="618" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="632"><net_src comp="448" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="74" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="448" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="78" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="448" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="648"><net_src comp="645" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="653"><net_src comp="459" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="44" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="459" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="50" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="68" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="459" pin="4"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="70" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="672"><net_src comp="470" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="470" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="74" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="470" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="78" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="669" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="470" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="698"><net_src comp="695" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="703"><net_src comp="489" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="708"><net_src comp="481" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="74" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="481" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="78" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="481" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="727"><net_src comp="100" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="477" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="102" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="104" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="734"><net_src comp="477" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="743"><net_src comp="735" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="744"><net_src comp="735" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="745"><net_src comp="735" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="746"><net_src comp="735" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="751"><net_src comp="615" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="501" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="763"><net_src comp="513" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="768"><net_src comp="519" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="773"><net_src comp="128" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="778"><net_src comp="141" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="783"><net_src comp="154" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="788"><net_src comp="167" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="793"><net_src comp="180" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="798"><net_src comp="193" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="803"><net_src comp="206" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="808"><net_src comp="219" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="813"><net_src comp="135" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="818"><net_src comp="148" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="823"><net_src comp="161" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="544" pin=3"/></net>

<net id="828"><net_src comp="174" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="544" pin=4"/></net>

<net id="833"><net_src comp="187" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="544" pin=5"/></net>

<net id="838"><net_src comp="200" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="544" pin=6"/></net>

<net id="843"><net_src comp="213" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="544" pin=7"/></net>

<net id="848"><net_src comp="226" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="544" pin=8"/></net>

<net id="853"><net_src comp="558" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="858"><net_src comp="566" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="866"><net_src comp="580" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="871"><net_src comp="586" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="876"><net_src comp="603" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="881"><net_src comp="611" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="886"><net_src comp="232" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="891"><net_src comp="239" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="896"><net_src comp="615" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="901"><net_src comp="747" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="909"><net_src comp="634" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="914"><net_src comp="640" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="919"><net_src comp="257" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="924"><net_src comp="264" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="932"><net_src comp="655" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="937"><net_src comp="661" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="945"><net_src comp="679" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="950"><net_src comp="685" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="955"><net_src comp="282" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="960"><net_src comp="288" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="965"><net_src comp="251" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="970"><net_src comp="699" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="978"><net_src comp="710" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="983"><net_src comp="295" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="988"><net_src comp="721" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="302" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="997"><net_src comp="309" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1002"><net_src comp="316" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1007"><net_src comp="323" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1012"><net_src comp="330" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1017"><net_src comp="337" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1022"><net_src comp="344" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1027"><net_src comp="351" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="393" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0_V | {23 }
	Port: res_1_V | {23 }
	Port: res_2_V | {23 }
	Port: res_3_V | {23 }
	Port: res_4_V | {23 }
	Port: res_5_V | {23 }
	Port: res_6_V | {23 }
	Port: res_7_V | {23 }
	Port: w6_V | {}
	Port: b6_V | {}
 - Input state : 
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : data_0_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : data_1_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : data_2_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : data_3_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : data_4_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : data_5_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : data_6_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : data_7_V | {2 3 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : w6_V | {6 7 }
	Port: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6> : b6_V | {12 13 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		tmp : 1
		ii_7 : 1
		StgValue_35 : 2
		tmp_466 : 1
		newIndex7 : 1
		data_0_V_addr : 2
		data_0_V_load : 3
		data_1_V_addr : 2
		data_1_V_load : 3
		data_2_V_addr : 2
		data_2_V_load : 3
		data_3_V_addr : 2
		data_3_V_load : 3
		data_4_V_addr : 2
		data_4_V_load : 3
		data_5_V_addr : 2
		data_5_V_load : 3
		data_6_V_addr : 2
		data_6_V_load : 3
		data_7_V_addr : 2
		data_7_V_load : 3
	State 3
	State 4
		cache_V : 1
		OP1_V_cast : 2
	State 5
		jj_cast : 1
		tmp_230 : 1
		jj_3 : 1
		StgValue_75 : 2
		index : 2
		tmp_467 : 1
		idx_urem : 2
	State 6
		w6_V_addr : 1
		w6_V_load : 2
	State 7
	State 8
		p_Val2_s : 1
	State 9
	State 10
	State 11
		StgValue_93 : 1
	State 12
		tmp_s : 1
		iacc_2 : 1
		StgValue_99 : 2
		tmp_229 : 1
		b6_V_addr : 2
		b6_V_load : 3
	State 13
	State 14
		StgValue_108 : 1
	State 15
		tmp_228 : 1
		ii_8 : 1
		StgValue_114 : 2
		tmp_232 : 1
	State 16
		jj3_cast : 1
		tmp_237 : 1
		jj_4 : 1
		StgValue_125 : 2
		index_2 : 2
		tmp_238 : 1
		acc_V_addr_4 : 2
	State 17
		mult_V_addr_2 : 1
		p_Val2_28 : 2
	State 18
	State 19
	State 20
	State 21
		tmp_231 : 1
		ires_2 : 1
		StgValue_145 : 2
		tmp_236 : 1
		acc_V_addr_3 : 2
		acc_V_load : 3
	State 22
		newIndex8 : 1
		res_0_V_addr : 2
		res_1_V_addr : 2
		res_2_V_addr : 2
		res_3_V_addr : 2
		res_4_V_addr : 2
		res_5_V_addr : 2
		res_6_V_addr : 2
		res_7_V_addr : 2
		StgValue_163 : 1
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    next_mul_fu_501    |    0    |    0    |    34   |
|          |      ii_7_fu_513      |    0    |    0    |    20   |
|          |      jj_3_fu_580      |    0    |    0    |    15   |
|          |      index_fu_586     |    0    |    0    |    27   |
|          |    next_urem_fu_591   |    0    |    0    |    20   |
|    add   |     iacc_2_fu_634     |    0    |    0    |    15   |
|          |      ii_8_fu_655      |    0    |    0    |    20   |
|          |      jj_4_fu_679      |    0    |    0    |    15   |
|          |     index_2_fu_685    |    0    |    0    |    27   |
|          |   p_Val2_s_62_fu_699  |    0    |    0    |    23   |
|          |     ires_2_fu_710     |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_507      |    0    |    0    |    13   |
|          |     tmp_230_fu_574    |    0    |    0    |    11   |
|          |     tmp_467_fu_597    |    0    |    0    |    13   |
|   icmp   |      tmp_s_fu_628     |    0    |    0    |    11   |
|          |     tmp_228_fu_649    |    0    |    0    |    13   |
|          |     tmp_237_fu_673    |    0    |    0    |    11   |
|          |     tmp_231_fu_704    |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|    mux   |     cache_V_fu_544    |    0    |    0    |    41   |
|----------|-----------------------|---------|---------|---------|
|  select  |    idx_urem_fu_603    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_747      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_466_fu_519    |    0    |    0    |    0    |
|partselect|     tmp_235_fu_618    |    0    |    0    |    0    |
|          |  arrayNo4_cast_fu_721 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    newIndex7_fu_529   |    0    |    0    |    0    |
|          |  arrayNo_cast_fu_541  |    0    |    0    |    0    |
|          |     jj_cast_fu_570    |    0    |    0    |    0    |
|          |     tmp_233_fu_611    |    0    |    0    |    0    |
|   zext   |     tmp_229_fu_640    |    0    |    0    |    0    |
|          |    jj3_cast_fu_669    |    0    |    0    |    0    |
|          |     tmp_238_fu_690    |    0    |    0    |    0    |
|          |     tmp_239_fu_695    |    0    |    0    |    0    |
|          |     tmp_236_fu_716    |    0    |    0    |    0    |
|          |    newIndex8_fu_735   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     tmp_227_fu_558    |    0    |    0    |    0    |
|          |     tmp_232_fu_661    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   OP1_V_cast_fu_566   |    0    |    0    |    0    |
|   sext   |   OP2_V_cast_fu_615   |    0    |    0    |    0    |
|          | b6_V_load_cast_fu_645 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     tmp_468_fu_731    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   368   |
|----------|-----------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| acc_V|    1   |    0   |    0   |
|mult_V|  1024  |    0   |    0   |
+------+--------+--------+--------+
| Total|  1025  |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  OP1_V_cast_reg_855 |   26   |
|  OP2_V_cast_reg_893 |   26   |
| acc_V_addr_3_reg_980|    7   |
| acc_V_addr_4_reg_952|    7   |
|arrayNo4_cast_reg_985|    4   |
|  b6_V_addr_reg_916  |    7   |
|  b6_V_load_reg_921  |   10   |
|data_0_V_addr_reg_770|   10   |
|data_0_V_load_reg_810|   16   |
|data_1_V_addr_reg_775|   10   |
|data_1_V_load_reg_815|   16   |
|data_2_V_addr_reg_780|   10   |
|data_2_V_load_reg_820|   16   |
|data_3_V_addr_reg_785|   10   |
|data_3_V_load_reg_825|   16   |
|data_4_V_addr_reg_790|   10   |
|data_4_V_load_reg_830|   16   |
|data_5_V_addr_reg_795|   10   |
|data_5_V_load_reg_835|   16   |
|data_6_V_addr_reg_800|   10   |
|data_6_V_load_reg_840|   16   |
|data_7_V_addr_reg_805|   10   |
|data_7_V_load_reg_845|   16   |
|    iacc_2_reg_906   |    8   |
|     iacc_reg_444    |    8   |
|   idx_urem_reg_873  |   13   |
|     ii2_reg_455     |   13   |
|     ii_7_reg_760    |   13   |
|     ii_8_reg_929    |   13   |
|      ii_reg_398     |   13   |
|   index_2_reg_947   |   20   |
|    index_reg_868    |   20   |
|    ires_2_reg_975   |    8   |
|     ires_reg_477    |    8   |
|     jj3_reg_466     |    8   |
|     jj_3_reg_863    |    8   |
|     jj_4_reg_942    |    8   |
|      jj_reg_433     |    8   |
|mult_V_addr_2_reg_957|   20   |
|   next_mul_reg_752  |   27   |
|  p_Val2_28_reg_962  |   16   |
| p_Val2_s_62_reg_967 |   16   |
|   p_Val2_s_reg_898  |   26   |
|   phi_mul_reg_410   |   27   |
|   phi_urem_reg_421  |   13   |
|       reg_489       |   16   |
| res_0_V_addr_reg_989|    4   |
| res_1_V_addr_reg_994|    4   |
| res_2_V_addr_reg_999|    4   |
|res_3_V_addr_reg_1004|    4   |
|res_4_V_addr_reg_1009|    4   |
|res_5_V_addr_reg_1014|    4   |
|res_6_V_addr_reg_1019|    4   |
|res_7_V_addr_reg_1024|    4   |
|   tmp_227_reg_850   |   20   |
|   tmp_229_reg_911   |   64   |
|   tmp_232_reg_934   |   20   |
|   tmp_233_reg_878   |   64   |
|   tmp_466_reg_765   |    4   |
|  w6_V_addr_reg_883  |   20   |
|  w6_V_load_reg_888  |   11   |
+---------------------+--------+
|        Total        |   860  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_148 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_161 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_174 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_187 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_200 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_213 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_226 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_239 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_251 |  p0  |   3  |  20  |   60   ||    15   |
| grp_access_fu_264 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_276 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_276 |  p1  |   2  |  16  |   32   ||    9    |
|     ii_reg_398    |  p0  |   2  |  13  |   26   ||    9    |
|  phi_urem_reg_421 |  p0  |   2  |  13  |   26   ||    9    |
|    ires_reg_477   |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_747    |  p1  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   424  || 23.2553 ||   171   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   368  |
|   Memory  |  1025  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   171  |
|  Register |    -   |    -   |    -   |   860  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1025  |    1   |   23   |   860  |   539  |
+-----------+--------+--------+--------+--------+--------+
