

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_122_1'
================================================================
* Date:           Thu May 29 09:35:34 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tile = alloca i32 1" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:130]   --->   Operation 7 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sf = alloca i32 1" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:130]   --->   Operation 8 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:130]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%accu = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 10 'alloca' 'accu' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%accu_1 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 11 'alloca' 'accu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%accu_2 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 12 'alloca' 'accu_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%accu_3 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 13 'alloca' 'accu_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%accu_4 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 14 'alloca' 'accu_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%accu_5 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 15 'alloca' 'accu_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%accu_6 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 16 'alloca' 'accu_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%accu_7 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 17 'alloca' 'accu_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%accu_8 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 18 'alloca' 'accu_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%accu_9 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 19 'alloca' 'accu_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%accu_10 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 20 'alloca' 'accu_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%accu_11 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 21 'alloca' 'accu_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%accu_12 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 22 'alloca' 'accu_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%accu_13 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 23 'alloca' 'accu_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%accu_14 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 24 'alloca' 'accu_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%accu_15 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 25 'alloca' 'accu_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%accu_16 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 26 'alloca' 'accu_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%accu_17 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 27 'alloca' 'accu_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%accu_18 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 28 'alloca' 'accu_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%accu_19 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 29 'alloca' 'accu_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accu_20 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 30 'alloca' 'accu_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accu_21 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 31 'alloca' 'accu_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accu_22 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 32 'alloca' 'accu_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accu_23 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 33 'alloca' 'accu_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accu_24 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 34 'alloca' 'accu_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accu_25 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 35 'alloca' 'accu_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accu_26 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 36 'alloca' 'accu_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%accu_27 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 37 'alloca' 'accu_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%accu_28 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 38 'alloca' 'accu_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%accu_29 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 39 'alloca' 'accu_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%accu_30 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 40 'alloca' 'accu_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%accu_31 = alloca i32 1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 41 'alloca' 'accu_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inputBuf = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 42 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputBuf_1 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 43 'alloca' 'inputBuf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputBuf_2 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 44 'alloca' 'inputBuf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inputBuf_3 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 45 'alloca' 'inputBuf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inputBuf_4 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 46 'alloca' 'inputBuf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inputBuf_5 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 47 'alloca' 'inputBuf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inputBuf_6 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 48 'alloca' 'inputBuf_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%inputBuf_7 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 49 'alloca' 'inputBuf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inputBuf_8 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 50 'alloca' 'inputBuf_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inputBuf_9 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 51 'alloca' 'inputBuf_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%inputBuf_10 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 52 'alloca' 'inputBuf_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inputBuf_11 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 53 'alloca' 'inputBuf_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inputBuf_12 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 54 'alloca' 'inputBuf_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%inputBuf_13 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 55 'alloca' 'inputBuf_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inputBuf_14 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 56 'alloca' 'inputBuf_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%inputBuf_15 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 57 'alloca' 'inputBuf_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inputBuf_16 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 58 'alloca' 'inputBuf_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inputBuf_17 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 59 'alloca' 'inputBuf_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%nf_5 = alloca i32 1" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 60 'alloca' 'nf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mvOut_m_buffer_9, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_4, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mul_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_i"   --->   Operation 63 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 0, i32 %nf_5" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 64 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 0, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:130]   --->   Operation 65 'store' 'store_ln122' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:130]   --->   Operation 66 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 0, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:130]   --->   Operation 67 'store' 'store_ln117' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sf_1 = load i32 %sf" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:130]   --->   Operation 69 'load' 'sf_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%i_6 = load i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:130]   --->   Operation 70 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%nf_1 = load i32 %nf_5" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:130]   --->   Operation 71 'load' 'nf_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.55ns)   --->   "%icmp_ln122 = icmp_eq  i32 %i_6, i32 %mul_i_read" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:130]   --->   Operation 72 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.55ns)   --->   "%i_7 = add i32 %i_6, i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:130]   --->   Operation 73 'add' 'i_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.body.split.i, void %Matrix_Vector_Activate_Batch<576u, 64u, 32u, 32u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<32>, BinaryWeights<32u, 32u, 36u>, ThresholdsActivation<2u, 32u, 1u, ap_int<16>, ap_uint<1>, 0, less<ap_int<16> > >, ap_resource_lut>.exit.exitStub" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:130]   --->   Operation 74 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../mvau.hpp:123->../convlayer.h:118->../top.cpp:130]   --->   Operation 75 'specpipeline' 'specpipeline_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:130]   --->   Operation 76 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %sf_1" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:130]   --->   Operation 77 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_eq  i32 %nf_1, i32 0" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:130]   --->   Operation 78 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.else.i, void %if.then.i" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:130]   --->   Operation 79 'br' 'br_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tile_load = load i32 %tile" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:130]   --->   Operation 80 'load' 'tile_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %sf_1, i32 0" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 81 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%idxprom2_i22_i = zext i32 %tile_load" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:130]   --->   Operation 82 'zext' 'idxprom2_i22_i' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZL8weights1_0_addr = getelementptr i32 %p_ZL8weights1_0, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 83 'getelementptr' 'p_ZL8weights1_0_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZL8weights1_1_addr = getelementptr i32 %p_ZL8weights1_1, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 84 'getelementptr' 'p_ZL8weights1_1_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZL8weights1_2_addr = getelementptr i32 %p_ZL8weights1_2, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 85 'getelementptr' 'p_ZL8weights1_2_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZL8weights1_3_addr = getelementptr i32 %p_ZL8weights1_3, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 86 'getelementptr' 'p_ZL8weights1_3_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZL8weights1_4_addr = getelementptr i32 %p_ZL8weights1_4, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 87 'getelementptr' 'p_ZL8weights1_4_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZL8weights1_5_addr = getelementptr i32 %p_ZL8weights1_5, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 88 'getelementptr' 'p_ZL8weights1_5_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZL8weights1_6_addr = getelementptr i32 %p_ZL8weights1_6, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 89 'getelementptr' 'p_ZL8weights1_6_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZL8weights1_7_addr = getelementptr i32 %p_ZL8weights1_7, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 90 'getelementptr' 'p_ZL8weights1_7_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZL8weights1_8_addr = getelementptr i32 %p_ZL8weights1_8, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 91 'getelementptr' 'p_ZL8weights1_8_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZL8weights1_9_addr = getelementptr i32 %p_ZL8weights1_9, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 92 'getelementptr' 'p_ZL8weights1_9_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZL8weights1_10_addr = getelementptr i32 %p_ZL8weights1_10, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 93 'getelementptr' 'p_ZL8weights1_10_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZL8weights1_11_addr = getelementptr i32 %p_ZL8weights1_11, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 94 'getelementptr' 'p_ZL8weights1_11_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZL8weights1_12_addr = getelementptr i32 %p_ZL8weights1_12, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 95 'getelementptr' 'p_ZL8weights1_12_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZL8weights1_13_addr = getelementptr i32 %p_ZL8weights1_13, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 96 'getelementptr' 'p_ZL8weights1_13_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZL8weights1_14_addr = getelementptr i32 %p_ZL8weights1_14, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 97 'getelementptr' 'p_ZL8weights1_14_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZL8weights1_15_addr = getelementptr i32 %p_ZL8weights1_15, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 98 'getelementptr' 'p_ZL8weights1_15_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZL8weights1_16_addr = getelementptr i32 %p_ZL8weights1_16, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 99 'getelementptr' 'p_ZL8weights1_16_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZL8weights1_17_addr = getelementptr i32 %p_ZL8weights1_17, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 100 'getelementptr' 'p_ZL8weights1_17_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZL8weights1_18_addr = getelementptr i32 %p_ZL8weights1_18, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 101 'getelementptr' 'p_ZL8weights1_18_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZL8weights1_19_addr = getelementptr i32 %p_ZL8weights1_19, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 102 'getelementptr' 'p_ZL8weights1_19_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZL8weights1_20_addr = getelementptr i32 %p_ZL8weights1_20, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 103 'getelementptr' 'p_ZL8weights1_20_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZL8weights1_21_addr = getelementptr i32 %p_ZL8weights1_21, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 104 'getelementptr' 'p_ZL8weights1_21_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZL8weights1_22_addr = getelementptr i32 %p_ZL8weights1_22, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 105 'getelementptr' 'p_ZL8weights1_22_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZL8weights1_23_addr = getelementptr i32 %p_ZL8weights1_23, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 106 'getelementptr' 'p_ZL8weights1_23_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZL8weights1_24_addr = getelementptr i32 %p_ZL8weights1_24, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 107 'getelementptr' 'p_ZL8weights1_24_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZL8weights1_25_addr = getelementptr i32 %p_ZL8weights1_25, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 108 'getelementptr' 'p_ZL8weights1_25_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZL8weights1_26_addr = getelementptr i32 %p_ZL8weights1_26, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 109 'getelementptr' 'p_ZL8weights1_26_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZL8weights1_27_addr = getelementptr i32 %p_ZL8weights1_27, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 110 'getelementptr' 'p_ZL8weights1_27_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZL8weights1_28_addr = getelementptr i32 %p_ZL8weights1_28, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 111 'getelementptr' 'p_ZL8weights1_28_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZL8weights1_29_addr = getelementptr i32 %p_ZL8weights1_29, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 112 'getelementptr' 'p_ZL8weights1_29_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZL8weights1_30_addr = getelementptr i32 %p_ZL8weights1_30, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 113 'getelementptr' 'p_ZL8weights1_30_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZL8weights1_31_addr = getelementptr i32 %p_ZL8weights1_31, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 114 'getelementptr' 'p_ZL8weights1_31_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (3.25ns)   --->   "%wgt = load i6 %p_ZL8weights1_0_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 115 'load' 'wgt' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%wgt_1 = load i6 %p_ZL8weights1_1_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 116 'load' 'wgt_1' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 117 [2/2] (3.25ns)   --->   "%wgt_2 = load i6 %p_ZL8weights1_2_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 117 'load' 'wgt_2' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 118 [2/2] (3.25ns)   --->   "%wgt_3 = load i6 %p_ZL8weights1_3_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 118 'load' 'wgt_3' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 119 [2/2] (3.25ns)   --->   "%wgt_4 = load i6 %p_ZL8weights1_4_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 119 'load' 'wgt_4' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%wgt_5 = load i6 %p_ZL8weights1_5_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 120 'load' 'wgt_5' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 121 [2/2] (3.25ns)   --->   "%wgt_6 = load i6 %p_ZL8weights1_6_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 121 'load' 'wgt_6' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%wgt_7 = load i6 %p_ZL8weights1_7_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 122 'load' 'wgt_7' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 123 [2/2] (3.25ns)   --->   "%wgt_8 = load i6 %p_ZL8weights1_8_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 123 'load' 'wgt_8' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%wgt_9 = load i6 %p_ZL8weights1_9_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 124 'load' 'wgt_9' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 125 [2/2] (3.25ns)   --->   "%wgt_10 = load i6 %p_ZL8weights1_10_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 125 'load' 'wgt_10' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%wgt_11 = load i6 %p_ZL8weights1_11_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 126 'load' 'wgt_11' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 127 [2/2] (3.25ns)   --->   "%wgt_12 = load i6 %p_ZL8weights1_12_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 127 'load' 'wgt_12' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%wgt_13 = load i6 %p_ZL8weights1_13_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 128 'load' 'wgt_13' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 129 [2/2] (3.25ns)   --->   "%wgt_14 = load i6 %p_ZL8weights1_14_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 129 'load' 'wgt_14' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%wgt_15 = load i6 %p_ZL8weights1_15_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 130 'load' 'wgt_15' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 131 [2/2] (3.25ns)   --->   "%wgt_16 = load i6 %p_ZL8weights1_16_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 131 'load' 'wgt_16' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 132 [2/2] (3.25ns)   --->   "%wgt_17 = load i6 %p_ZL8weights1_17_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 132 'load' 'wgt_17' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 133 [2/2] (3.25ns)   --->   "%wgt_18 = load i6 %p_ZL8weights1_18_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 133 'load' 'wgt_18' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%wgt_19 = load i6 %p_ZL8weights1_19_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 134 'load' 'wgt_19' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 135 [2/2] (3.25ns)   --->   "%wgt_20 = load i6 %p_ZL8weights1_20_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 135 'load' 'wgt_20' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 136 [2/2] (3.25ns)   --->   "%wgt_21 = load i6 %p_ZL8weights1_21_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 136 'load' 'wgt_21' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 137 [2/2] (3.25ns)   --->   "%wgt_22 = load i6 %p_ZL8weights1_22_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 137 'load' 'wgt_22' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 138 [2/2] (3.25ns)   --->   "%wgt_23 = load i6 %p_ZL8weights1_23_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 138 'load' 'wgt_23' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 139 [2/2] (3.25ns)   --->   "%wgt_24 = load i6 %p_ZL8weights1_24_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 139 'load' 'wgt_24' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 140 [2/2] (3.25ns)   --->   "%wgt_25 = load i6 %p_ZL8weights1_25_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 140 'load' 'wgt_25' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 141 [2/2] (3.25ns)   --->   "%wgt_26 = load i6 %p_ZL8weights1_26_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 141 'load' 'wgt_26' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 142 [2/2] (3.25ns)   --->   "%wgt_27 = load i6 %p_ZL8weights1_27_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 142 'load' 'wgt_27' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 143 [2/2] (3.25ns)   --->   "%wgt_28 = load i6 %p_ZL8weights1_28_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 143 'load' 'wgt_28' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 144 [2/2] (3.25ns)   --->   "%wgt_29 = load i6 %p_ZL8weights1_29_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 144 'load' 'wgt_29' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 145 [2/2] (3.25ns)   --->   "%wgt_30 = load i6 %p_ZL8weights1_30_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 145 'load' 'wgt_30' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 146 [2/2] (3.25ns)   --->   "%wgt_31 = load i6 %p_ZL8weights1_31_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 146 'load' 'wgt_31' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 147 [1/1] (2.55ns)   --->   "%tile_1 = add i32 %tile_load, i32 1" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:130]   --->   Operation 147 'add' 'tile_1' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (2.55ns)   --->   "%sf_2 = add i32 %sf_1, i32 1" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:130]   --->   Operation 148 'add' 'sf_2' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (2.55ns)   --->   "%icmp_ln159 = icmp_eq  i32 %sf_2, i32 18" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:130]   --->   Operation 149 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %if.end.i.for.inc85.i_crit_edge, void %VITIS_LOOP_162_6.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:130]   --->   Operation 150 'br' 'br_ln159' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 %sf_2, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:130]   --->   Operation 151 'store' 'store_ln116' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 152 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_1, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:130]   --->   Operation 152 'store' 'store_ln117' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.70>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc85.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:130]   --->   Operation 153 'br' 'br_ln159' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%idxprom2_i_i = zext i32 %nf_1" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:130]   --->   Operation 154 'zext' 'idxprom2_i_i' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_0_addr = getelementptr i16 %p_ZL8threshs1_0, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 155 'getelementptr' 'p_ZL8threshs1_0_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_1_addr = getelementptr i16 %p_ZL8threshs1_1, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 156 'getelementptr' 'p_ZL8threshs1_1_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_2_addr = getelementptr i16 %p_ZL8threshs1_2, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 157 'getelementptr' 'p_ZL8threshs1_2_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_3_addr = getelementptr i16 %p_ZL8threshs1_3, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 158 'getelementptr' 'p_ZL8threshs1_3_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_4_addr = getelementptr i16 %p_ZL8threshs1_4, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 159 'getelementptr' 'p_ZL8threshs1_4_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_5_addr = getelementptr i16 %p_ZL8threshs1_5, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 160 'getelementptr' 'p_ZL8threshs1_5_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_6_addr = getelementptr i16 %p_ZL8threshs1_6, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 161 'getelementptr' 'p_ZL8threshs1_6_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_7_addr = getelementptr i16 %p_ZL8threshs1_7, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 162 'getelementptr' 'p_ZL8threshs1_7_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_8_addr = getelementptr i16 %p_ZL8threshs1_8, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 163 'getelementptr' 'p_ZL8threshs1_8_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_9_addr = getelementptr i16 %p_ZL8threshs1_9, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 164 'getelementptr' 'p_ZL8threshs1_9_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_10_addr = getelementptr i16 %p_ZL8threshs1_10, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 165 'getelementptr' 'p_ZL8threshs1_10_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_11_addr = getelementptr i16 %p_ZL8threshs1_11, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 166 'getelementptr' 'p_ZL8threshs1_11_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_12_addr = getelementptr i16 %p_ZL8threshs1_12, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 167 'getelementptr' 'p_ZL8threshs1_12_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_13_addr = getelementptr i16 %p_ZL8threshs1_13, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 168 'getelementptr' 'p_ZL8threshs1_13_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_14_addr = getelementptr i16 %p_ZL8threshs1_14, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 169 'getelementptr' 'p_ZL8threshs1_14_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_15_addr = getelementptr i16 %p_ZL8threshs1_15, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 170 'getelementptr' 'p_ZL8threshs1_15_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_16_addr = getelementptr i16 %p_ZL8threshs1_16, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 171 'getelementptr' 'p_ZL8threshs1_16_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_17_addr = getelementptr i16 %p_ZL8threshs1_17, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 172 'getelementptr' 'p_ZL8threshs1_17_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_18_addr = getelementptr i16 %p_ZL8threshs1_18, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 173 'getelementptr' 'p_ZL8threshs1_18_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_19_addr = getelementptr i16 %p_ZL8threshs1_19, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 174 'getelementptr' 'p_ZL8threshs1_19_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_20_addr = getelementptr i16 %p_ZL8threshs1_20, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 175 'getelementptr' 'p_ZL8threshs1_20_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_21_addr = getelementptr i16 %p_ZL8threshs1_21, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 176 'getelementptr' 'p_ZL8threshs1_21_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_22_addr = getelementptr i16 %p_ZL8threshs1_22, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 177 'getelementptr' 'p_ZL8threshs1_22_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_23_addr = getelementptr i16 %p_ZL8threshs1_23, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 178 'getelementptr' 'p_ZL8threshs1_23_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_24_addr = getelementptr i16 %p_ZL8threshs1_24, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 179 'getelementptr' 'p_ZL8threshs1_24_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_25_addr = getelementptr i16 %p_ZL8threshs1_25, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 180 'getelementptr' 'p_ZL8threshs1_25_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_26_addr = getelementptr i16 %p_ZL8threshs1_26, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 181 'getelementptr' 'p_ZL8threshs1_26_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_27_addr = getelementptr i16 %p_ZL8threshs1_27, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 182 'getelementptr' 'p_ZL8threshs1_27_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_28_addr = getelementptr i16 %p_ZL8threshs1_28, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 183 'getelementptr' 'p_ZL8threshs1_28_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_29_addr = getelementptr i16 %p_ZL8threshs1_29, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 184 'getelementptr' 'p_ZL8threshs1_29_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_30_addr = getelementptr i16 %p_ZL8threshs1_30, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 185 'getelementptr' 'p_ZL8threshs1_30_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_31_addr = getelementptr i16 %p_ZL8threshs1_31, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 186 'getelementptr' 'p_ZL8threshs1_31_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 187 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_0_load = load i1 %p_ZL8threshs1_0_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 187 'load' 'p_ZL8threshs1_0_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 188 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_1_load = load i1 %p_ZL8threshs1_1_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 188 'load' 'p_ZL8threshs1_1_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 189 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_2_load = load i1 %p_ZL8threshs1_2_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 189 'load' 'p_ZL8threshs1_2_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 190 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_3_load = load i1 %p_ZL8threshs1_3_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 190 'load' 'p_ZL8threshs1_3_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 191 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_4_load = load i1 %p_ZL8threshs1_4_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 191 'load' 'p_ZL8threshs1_4_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 192 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_5_load = load i1 %p_ZL8threshs1_5_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 192 'load' 'p_ZL8threshs1_5_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 193 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_6_load = load i1 %p_ZL8threshs1_6_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 193 'load' 'p_ZL8threshs1_6_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 194 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_7_load = load i1 %p_ZL8threshs1_7_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 194 'load' 'p_ZL8threshs1_7_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 195 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_8_load = load i1 %p_ZL8threshs1_8_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 195 'load' 'p_ZL8threshs1_8_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 196 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_9_load = load i1 %p_ZL8threshs1_9_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 196 'load' 'p_ZL8threshs1_9_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 197 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_10_load = load i1 %p_ZL8threshs1_10_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 197 'load' 'p_ZL8threshs1_10_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 198 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_11_load = load i1 %p_ZL8threshs1_11_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 198 'load' 'p_ZL8threshs1_11_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 199 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_12_load = load i1 %p_ZL8threshs1_12_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 199 'load' 'p_ZL8threshs1_12_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 200 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_13_load = load i1 %p_ZL8threshs1_13_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 200 'load' 'p_ZL8threshs1_13_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 201 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_14_load = load i1 %p_ZL8threshs1_14_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 201 'load' 'p_ZL8threshs1_14_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 202 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_15_load = load i1 %p_ZL8threshs1_15_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 202 'load' 'p_ZL8threshs1_15_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 203 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_16_load = load i1 %p_ZL8threshs1_16_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 203 'load' 'p_ZL8threshs1_16_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 204 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_17_load = load i1 %p_ZL8threshs1_17_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 204 'load' 'p_ZL8threshs1_17_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 205 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_18_load = load i1 %p_ZL8threshs1_18_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 205 'load' 'p_ZL8threshs1_18_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 206 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_19_load = load i1 %p_ZL8threshs1_19_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 206 'load' 'p_ZL8threshs1_19_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 207 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_20_load = load i1 %p_ZL8threshs1_20_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 207 'load' 'p_ZL8threshs1_20_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 208 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_21_load = load i1 %p_ZL8threshs1_21_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 208 'load' 'p_ZL8threshs1_21_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 209 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_22_load = load i1 %p_ZL8threshs1_22_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 209 'load' 'p_ZL8threshs1_22_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 210 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_23_load = load i1 %p_ZL8threshs1_23_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 210 'load' 'p_ZL8threshs1_23_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 211 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_24_load = load i1 %p_ZL8threshs1_24_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 211 'load' 'p_ZL8threshs1_24_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 212 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_25_load = load i1 %p_ZL8threshs1_25_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 212 'load' 'p_ZL8threshs1_25_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 213 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_26_load = load i1 %p_ZL8threshs1_26_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 213 'load' 'p_ZL8threshs1_26_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 214 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_27_load = load i1 %p_ZL8threshs1_27_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 214 'load' 'p_ZL8threshs1_27_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 215 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_28_load = load i1 %p_ZL8threshs1_28_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 215 'load' 'p_ZL8threshs1_28_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 216 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_29_load = load i1 %p_ZL8threshs1_29_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 216 'load' 'p_ZL8threshs1_29_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 217 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_30_load = load i1 %p_ZL8threshs1_30_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 217 'load' 'p_ZL8threshs1_30_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 218 [2/2] (2.32ns)   --->   "%p_ZL8threshs1_31_load = load i1 %p_ZL8threshs1_31_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 218 'load' 'p_ZL8threshs1_31_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 219 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_1, i32 1" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:130]   --->   Operation 219 'add' 'nf' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (2.55ns)   --->   "%icmp_ln173 = icmp_eq  i32 %nf, i32 2" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:130]   --->   Operation 220 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.69ns)   --->   "%tile_2 = select i1 %icmp_ln173, i32 0, i32 %tile_1" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:130]   --->   Operation 221 'select' 'tile_2' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.69ns)   --->   "%nf_2 = select i1 %icmp_ln173, i32 0, i32 %nf" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:130]   --->   Operation 222 'select' 'nf_2' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 %nf_2, i32 %nf_5" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 223 'store' 'store_ln137' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 224 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:130]   --->   Operation 224 'store' 'store_ln116' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 225 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_2, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:130]   --->   Operation 225 'store' 'store_ln117' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.70>
ST_2 : Operation 226 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %i_7, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:130]   --->   Operation 226 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 8.27>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%inputBuf_load = load i32 %inputBuf" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 227 'load' 'inputBuf_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%inputBuf_1_load = load i32 %inputBuf_1" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 228 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%inputBuf_2_load = load i32 %inputBuf_2" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 229 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%inputBuf_3_load = load i32 %inputBuf_3" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 230 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%inputBuf_4_load = load i32 %inputBuf_4" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 231 'load' 'inputBuf_4_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%inputBuf_5_load = load i32 %inputBuf_5" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 232 'load' 'inputBuf_5_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%inputBuf_6_load = load i32 %inputBuf_6" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 233 'load' 'inputBuf_6_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%inputBuf_7_load = load i32 %inputBuf_7" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 234 'load' 'inputBuf_7_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%inputBuf_8_load = load i32 %inputBuf_8" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 235 'load' 'inputBuf_8_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%inputBuf_9_load = load i32 %inputBuf_9" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 236 'load' 'inputBuf_9_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%inputBuf_10_load = load i32 %inputBuf_10" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 237 'load' 'inputBuf_10_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%inputBuf_11_load = load i32 %inputBuf_11" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 238 'load' 'inputBuf_11_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%inputBuf_12_load = load i32 %inputBuf_12" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 239 'load' 'inputBuf_12_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%inputBuf_13_load = load i32 %inputBuf_13" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 240 'load' 'inputBuf_13_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%inputBuf_14_load = load i32 %inputBuf_14" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 241 'load' 'inputBuf_14_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%inputBuf_15_load = load i32 %inputBuf_15" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 242 'load' 'inputBuf_15_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%inputBuf_16_load = load i32 %inputBuf_16" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 243 'load' 'inputBuf_16_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%inputBuf_17_load = load i32 %inputBuf_17" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 244 'load' 'inputBuf_17_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 17)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (2.84ns)   --->   "%tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.18i32.i32.i5, i5 0, i32 %inputBuf_load, i5 1, i32 %inputBuf_1_load, i5 2, i32 %inputBuf_2_load, i5 3, i32 %inputBuf_3_load, i5 4, i32 %inputBuf_4_load, i5 5, i32 %inputBuf_5_load, i5 6, i32 %inputBuf_6_load, i5 7, i32 %inputBuf_7_load, i5 8, i32 %inputBuf_8_load, i5 9, i32 %inputBuf_9_load, i5 10, i32 %inputBuf_10_load, i5 11, i32 %inputBuf_11_load, i5 12, i32 %inputBuf_12_load, i5 13, i32 %inputBuf_13_load, i5 14, i32 %inputBuf_14_load, i5 15, i32 %inputBuf_15_load, i5 16, i32 %inputBuf_16_load, i5 17, i32 %inputBuf_17_load, i32 0, i5 %trunc_ln117" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:130]   --->   Operation 245 'sparsemux' 'tmp_i' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 2.84> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.84> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 246 'br' 'br_ln0' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 1.58>
ST_3 : Operation 247 [1/1] (3.63ns)   --->   "%inputBuf_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %convInp_4" [../mvau.hpp:127->../convlayer.h:118->../top.cpp:130]   --->   Operation 247 'read' 'inputBuf_18' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 248 [1/1] (1.89ns)   --->   "%switch_ln129 = switch i5 %trunc_ln117, void %arrayidx.case.17.i, i5 0, void %if.then.i.if.end.i_crit_edge2017, i5 1, void %arrayidx.case.1.i, i5 2, void %arrayidx.case.2.i, i5 3, void %arrayidx.case.3.i, i5 4, void %arrayidx.case.4.i, i5 5, void %arrayidx.case.5.i, i5 6, void %arrayidx.case.6.i, i5 7, void %arrayidx.case.7.i, i5 8, void %arrayidx.case.8.i, i5 9, void %arrayidx.case.9.i, i5 10, void %arrayidx.case.10.i, i5 11, void %arrayidx.case.11.i, i5 12, void %arrayidx.case.12.i, i5 13, void %arrayidx.case.13.i, i5 14, void %arrayidx.case.14.i, i5 15, void %arrayidx.case.15.i, i5 16, void %if.then.i.if.end.i_crit_edge" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 248 'switch' 'switch_ln129' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 1.89>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_16" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 249 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 250 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 1.58>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_15" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 251 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 252 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 1.58>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_14" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 253 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 254 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 1.58>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_13" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 255 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 256 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 1.58>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_12" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 257 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 258 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 1.58>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_11" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 259 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 260 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 1.58>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_10" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 261 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 262 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 1.58>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_9" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 263 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 264 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 1.58>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_8" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 265 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 266 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 1.58>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_7" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 267 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 268 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 1.58>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_6" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 269 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 270 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 1.58>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_5" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 271 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 272 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 1.58>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_4" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 273 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 274 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 1.58>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_3" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 275 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 276 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 1.58>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_2" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 277 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 278 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 1.58>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 279 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 280 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 1.58>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 281 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 282 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 1.58>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_18, i32 %inputBuf_17" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 283 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7 & trunc_ln117 != 8 & trunc_ln117 != 9 & trunc_ln117 != 10 & trunc_ln117 != 11 & trunc_ln117 != 12 & trunc_ln117 != 13 & trunc_ln117 != 14 & trunc_ln117 != 15 & trunc_ln117 != 16)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:130]   --->   Operation 284 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7 & trunc_ln117 != 8 & trunc_ln117 != 9 & trunc_ln117 != 10 & trunc_ln117 != 11 & trunc_ln117 != 12 & trunc_ln117 != 13 & trunc_ln117 != 14 & trunc_ln117 != 15 & trunc_ln117 != 16)> <Delay = 1.58>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%inElem = phi i32 %tmp_i, void %if.else.i, i32 %inputBuf_18, void %arrayidx.case.17.i, i32 %inputBuf_18, void %arrayidx.case.15.i, i32 %inputBuf_18, void %arrayidx.case.14.i, i32 %inputBuf_18, void %arrayidx.case.13.i, i32 %inputBuf_18, void %arrayidx.case.12.i, i32 %inputBuf_18, void %arrayidx.case.11.i, i32 %inputBuf_18, void %arrayidx.case.10.i, i32 %inputBuf_18, void %arrayidx.case.9.i, i32 %inputBuf_18, void %arrayidx.case.8.i, i32 %inputBuf_18, void %arrayidx.case.7.i, i32 %inputBuf_18, void %arrayidx.case.6.i, i32 %inputBuf_18, void %arrayidx.case.5.i, i32 %inputBuf_18, void %arrayidx.case.4.i, i32 %inputBuf_18, void %arrayidx.case.3.i, i32 %inputBuf_18, void %arrayidx.case.2.i, i32 %inputBuf_18, void %arrayidx.case.1.i, i32 %inputBuf_18, void %if.then.i.if.end.i_crit_edge, i32 %inputBuf_18, void %if.then.i.if.end.i_crit_edge2017"   --->   Operation 285 'phi' 'inElem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %inElem" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:130]   --->   Operation 286 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/2] (3.25ns)   --->   "%wgt = load i6 %p_ZL8weights1_0_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 287 'load' 'wgt' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 288 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 1" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 289 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%xor_ln67_2 = xor i1 %tmp_1, i1 %tmp" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 290 'xor' 'xor_ln67_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%xor_ln67_3 = xor i1 %xor_ln67_2, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 291 'xor' 'xor_ln67_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%zext_ln169_1 = zext i1 %xor_ln67_3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 292 'zext' 'zext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 293 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 2" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 294 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%xor_ln67_4 = xor i1 %tmp_3, i1 %tmp_2" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 295 'xor' 'xor_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%xor_ln67_5 = xor i1 %xor_ln67_4, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 296 'xor' 'xor_ln67_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%zext_ln169_2 = zext i1 %xor_ln67_5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 297 'zext' 'zext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 298 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 3" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 299 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%xor_ln67_6 = xor i1 %tmp_5, i1 %tmp_4" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 300 'xor' 'xor_ln67_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%xor_ln67_7 = xor i1 %xor_ln67_6, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 301 'xor' 'xor_ln67_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%zext_ln169_3 = zext i1 %xor_ln67_7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 302 'zext' 'zext_ln169_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 303 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 4" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 304 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%xor_ln67_8 = xor i1 %tmp_7, i1 %tmp_6" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 305 'xor' 'xor_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%xor_ln67_9 = xor i1 %xor_ln67_8, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 306 'xor' 'xor_ln67_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%zext_ln169_4 = zext i1 %xor_ln67_9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 307 'zext' 'zext_ln169_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 308 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 5" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 309 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%xor_ln67_10 = xor i1 %tmp_9, i1 %tmp_8" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 310 'xor' 'xor_ln67_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%xor_ln67_11 = xor i1 %xor_ln67_10, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 311 'xor' 'xor_ln67_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%zext_ln169_5 = zext i1 %xor_ln67_11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 312 'zext' 'zext_ln169_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 313 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 6" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 314 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%xor_ln67_12 = xor i1 %tmp_11, i1 %tmp_10" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 315 'xor' 'xor_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%xor_ln67_13 = xor i1 %xor_ln67_12, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 316 'xor' 'xor_ln67_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%zext_ln169_6 = zext i1 %xor_ln67_13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 317 'zext' 'zext_ln169_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 318 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 7" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 319 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%xor_ln67_14 = xor i1 %tmp_13, i1 %tmp_12" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 320 'xor' 'xor_ln67_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%xor_ln67_15 = xor i1 %xor_ln67_14, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 321 'xor' 'xor_ln67_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%zext_ln169_7 = zext i1 %xor_ln67_15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 322 'zext' 'zext_ln169_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 323 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 8" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 324 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%xor_ln67_16 = xor i1 %tmp_15, i1 %tmp_14" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 325 'xor' 'xor_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%xor_ln67_17 = xor i1 %xor_ln67_16, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 326 'xor' 'xor_ln67_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%zext_ln169_8 = zext i1 %xor_ln67_17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 327 'zext' 'zext_ln169_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 328 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 9" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 329 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%xor_ln67_18 = xor i1 %tmp_17, i1 %tmp_16" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 330 'xor' 'xor_ln67_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%xor_ln67_19 = xor i1 %xor_ln67_18, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 331 'xor' 'xor_ln67_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_11)   --->   "%zext_ln169_9 = zext i1 %xor_ln67_19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 332 'zext' 'zext_ln169_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 333 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 10" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 334 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%xor_ln67_20 = xor i1 %tmp_19, i1 %tmp_18" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 335 'xor' 'xor_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%xor_ln67_21 = xor i1 %xor_ln67_20, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 336 'xor' 'xor_ln67_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_16)   --->   "%zext_ln169_10 = zext i1 %xor_ln67_21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 337 'zext' 'zext_ln169_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 338 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 11" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 339 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%xor_ln67_22 = xor i1 %tmp_21, i1 %tmp_20" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 340 'xor' 'xor_ln67_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%xor_ln67_23 = xor i1 %xor_ln67_22, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 341 'xor' 'xor_ln67_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%zext_ln169_11 = zext i1 %xor_ln67_23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 342 'zext' 'zext_ln169_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 343 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 12" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 344 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%xor_ln67_24 = xor i1 %tmp_23, i1 %tmp_22" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 345 'xor' 'xor_ln67_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%xor_ln67_25 = xor i1 %xor_ln67_24, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 346 'xor' 'xor_ln67_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%zext_ln169_12 = zext i1 %xor_ln67_25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 347 'zext' 'zext_ln169_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 348 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 13" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 349 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%xor_ln67_26 = xor i1 %tmp_25, i1 %tmp_24" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 350 'xor' 'xor_ln67_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%xor_ln67_27 = xor i1 %xor_ln67_26, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 351 'xor' 'xor_ln67_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%zext_ln169_13 = zext i1 %xor_ln67_27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 352 'zext' 'zext_ln169_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 353 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 14" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 354 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%xor_ln67_28 = xor i1 %tmp_27, i1 %tmp_26" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 355 'xor' 'xor_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%xor_ln67_29 = xor i1 %xor_ln67_28, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 356 'xor' 'xor_ln67_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%zext_ln169_14 = zext i1 %xor_ln67_29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 357 'zext' 'zext_ln169_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 358 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 15" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 359 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%xor_ln67_30 = xor i1 %tmp_29, i1 %tmp_28" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 360 'xor' 'xor_ln67_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%xor_ln67_31 = xor i1 %xor_ln67_30, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 361 'xor' 'xor_ln67_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_18)   --->   "%zext_ln169_15 = zext i1 %xor_ln67_31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 362 'zext' 'zext_ln169_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 363 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 16" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 364 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%xor_ln67_32 = xor i1 %tmp_31, i1 %tmp_30" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 365 'xor' 'xor_ln67_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%xor_ln67_33 = xor i1 %xor_ln67_32, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 366 'xor' 'xor_ln67_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_25)   --->   "%zext_ln169_16 = zext i1 %xor_ln67_33" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 367 'zext' 'zext_ln169_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_35)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 368 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 17" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 369 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_35)   --->   "%xor_ln67_34 = xor i1 %tmp_33, i1 %tmp_32" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 370 'xor' 'xor_ln67_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_35 = xor i1 %xor_ln67_34, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 371 'xor' 'xor_ln67_35' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln169_17 = zext i1 %xor_ln67_35" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 372 'zext' 'zext_ln169_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 373 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 18" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 374 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%xor_ln67_36 = xor i1 %tmp_35, i1 %tmp_34" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 375 'xor' 'xor_ln67_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%xor_ln67_37 = xor i1 %xor_ln67_36, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 376 'xor' 'xor_ln67_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_7)   --->   "%zext_ln169_18 = zext i1 %xor_ln67_37" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 377 'zext' 'zext_ln169_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 378 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 19" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 379 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%xor_ln67_38 = xor i1 %tmp_37, i1 %tmp_36" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 380 'xor' 'xor_ln67_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%xor_ln67_39 = xor i1 %xor_ln67_38, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 381 'xor' 'xor_ln67_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1)   --->   "%zext_ln169_19 = zext i1 %xor_ln67_39" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 382 'zext' 'zext_ln169_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 383 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 20" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 384 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%xor_ln67_40 = xor i1 %tmp_39, i1 %tmp_38" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 385 'xor' 'xor_ln67_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%xor_ln67_41 = xor i1 %xor_ln67_40, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 386 'xor' 'xor_ln67_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_8)   --->   "%zext_ln169_20 = zext i1 %xor_ln67_41" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 387 'zext' 'zext_ln169_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_43)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 388 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 21" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 389 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_43)   --->   "%xor_ln67_42 = xor i1 %tmp_41, i1 %tmp_40" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 390 'xor' 'xor_ln67_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_43 = xor i1 %xor_ln67_42, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 391 'xor' 'xor_ln67_43' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln169_21 = zext i1 %xor_ln67_43" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 392 'zext' 'zext_ln169_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 393 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 22" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 394 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%xor_ln67_44 = xor i1 %tmp_43, i1 %tmp_42" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 395 'xor' 'xor_ln67_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%xor_ln67_45 = xor i1 %xor_ln67_44, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 396 'xor' 'xor_ln67_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_4)   --->   "%zext_ln169_22 = zext i1 %xor_ln67_45" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 397 'zext' 'zext_ln169_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 398 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 23" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 399 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%xor_ln67_46 = xor i1 %tmp_45, i1 %tmp_44" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 400 'xor' 'xor_ln67_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%xor_ln67_47 = xor i1 %xor_ln67_46, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 401 'xor' 'xor_ln67_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%zext_ln169_23 = zext i1 %xor_ln67_47" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 402 'zext' 'zext_ln169_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 403 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 24" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 404 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%xor_ln67_48 = xor i1 %tmp_47, i1 %tmp_46" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 405 'xor' 'xor_ln67_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%xor_ln67_49 = xor i1 %xor_ln67_48, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 406 'xor' 'xor_ln67_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_19)   --->   "%zext_ln169_24 = zext i1 %xor_ln67_49" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 407 'zext' 'zext_ln169_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 408 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 25" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 409 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%xor_ln67_50 = xor i1 %tmp_49, i1 %tmp_48" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 410 'xor' 'xor_ln67_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%xor_ln67_51 = xor i1 %xor_ln67_50, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 411 'xor' 'xor_ln67_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_3)   --->   "%zext_ln169_25 = zext i1 %xor_ln67_51" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 412 'zext' 'zext_ln169_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 413 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 26" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 414 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%xor_ln67_52 = xor i1 %tmp_51, i1 %tmp_50" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 415 'xor' 'xor_ln67_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%xor_ln67_53 = xor i1 %xor_ln67_52, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 416 'xor' 'xor_ln67_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_10)   --->   "%zext_ln169_26 = zext i1 %xor_ln67_53" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 417 'zext' 'zext_ln169_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_55)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 418 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 27" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 419 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_55)   --->   "%xor_ln67_54 = xor i1 %tmp_53, i1 %tmp_52" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 420 'xor' 'xor_ln67_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_55 = xor i1 %xor_ln67_54, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 421 'xor' 'xor_ln67_55' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln169_27 = zext i1 %xor_ln67_55" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 422 'zext' 'zext_ln169_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 423 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 28" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 424 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%xor_ln67_56 = xor i1 %tmp_55, i1 %tmp_54" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 425 'xor' 'xor_ln67_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%xor_ln67_57 = xor i1 %xor_ln67_56, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 426 'xor' 'xor_ln67_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_22)   --->   "%zext_ln169_28 = zext i1 %xor_ln67_57" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 427 'zext' 'zext_ln169_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 428 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 29" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 429 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%xor_ln67_58 = xor i1 %tmp_57, i1 %tmp_56" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 430 'xor' 'xor_ln67_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%xor_ln67_59 = xor i1 %xor_ln67_58, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 431 'xor' 'xor_ln67_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_23)   --->   "%zext_ln169_29 = zext i1 %xor_ln67_59" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 432 'zext' 'zext_ln169_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 433 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 30" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 434 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%xor_ln67_60 = xor i1 %tmp_59, i1 %tmp_58" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 435 'xor' 'xor_ln67_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%xor_ln67_61 = xor i1 %xor_ln67_60, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 436 'xor' 'xor_ln67_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%zext_ln169_30 = zext i1 %xor_ln67_61" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 437 'zext' 'zext_ln169_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 438 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 31" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 439 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%xor_ln67_62 = xor i1 %tmp_61, i1 %tmp_60" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 440 'xor' 'xor_ln67_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%xor_ln67_63 = xor i1 %xor_ln67_62, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 441 'xor' 'xor_ln67_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_15)   --->   "%zext_ln169_31 = zext i1 %xor_ln67_63" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 442 'zext' 'zext_ln169_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1 = add i2 %zext_ln169_19, i2 %zext_ln169_1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 443 'add' 'add_ln169_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_3 = add i2 %zext_ln169_11, i2 %zext_ln169_25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 444 'add' 'add_ln169_3' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_4 = add i2 %zext_ln169_22, i2 %zext_ln169_4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 445 'add' 'add_ln169_4' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_7 = add i2 %zext_ln169_18, i2 %zext_ln169_5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 446 'add' 'add_ln169_7' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_8 = add i2 %zext_ln169_12, i2 %zext_ln169_20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 447 'add' 'add_ln169_8' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_10 = add i2 %zext_ln169_26, i2 %zext_ln169_3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 448 'add' 'add_ln169_10' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_11 = add i2 %zext_ln169_9, i2 %zext_ln169_2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 449 'add' 'add_ln169_11' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_15 = add i2 %zext_ln169_30, i2 %zext_ln169_31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 450 'add' 'add_ln169_15' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_16 = add i2 %zext_ln169_7, i2 %zext_ln169_10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 451 'add' 'add_ln169_16' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_18 = add i2 %zext_ln169_15, i2 %zext_ln169_13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 452 'add' 'add_ln169_18' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_19 = add i2 %zext_ln169_24, i2 %zext_ln169_6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 453 'add' 'add_ln169_19' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_22 = add i2 %zext_ln169_28, i2 %zext_ln169_23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 454 'add' 'add_ln169_22' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_23 = add i2 %zext_ln169_14, i2 %zext_ln169_29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 455 'add' 'add_ln169_23' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_25 = add i2 %zext_ln169_16, i2 %zext_ln169_8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 456 'add' 'add_ln169_25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_26 = add i2 %zext_ln169_17, i2 %zext_ln169_21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 457 'add' 'add_ln169_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 458 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_27 = add i2 %add_ln169_26, i2 %zext_ln169_27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 458 'add' 'add_ln169_27' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 459 [1/2] (3.25ns)   --->   "%wgt_1 = load i6 %p_ZL8weights1_1_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 459 'load' 'wgt_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 460 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%xor_ln67_66 = xor i1 %tmp_1, i1 %tmp_62" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 461 'xor' 'xor_ln67_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%xor_ln67_67 = xor i1 %xor_ln67_66, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 462 'xor' 'xor_ln67_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%zext_ln169_59 = zext i1 %xor_ln67_67" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 463 'zext' 'zext_ln169_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 464 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%xor_ln67_68 = xor i1 %tmp_3, i1 %tmp_63" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 465 'xor' 'xor_ln67_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%xor_ln67_69 = xor i1 %xor_ln67_68, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 466 'xor' 'xor_ln67_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%zext_ln169_60 = zext i1 %xor_ln67_69" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 467 'zext' 'zext_ln169_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 468 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%xor_ln67_70 = xor i1 %tmp_5, i1 %tmp_64" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 469 'xor' 'xor_ln67_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%xor_ln67_71 = xor i1 %xor_ln67_70, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 470 'xor' 'xor_ln67_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%zext_ln169_61 = zext i1 %xor_ln67_71" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 471 'zext' 'zext_ln169_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 472 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%xor_ln67_72 = xor i1 %tmp_7, i1 %tmp_65" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 473 'xor' 'xor_ln67_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%xor_ln67_73 = xor i1 %xor_ln67_72, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 474 'xor' 'xor_ln67_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%zext_ln169_62 = zext i1 %xor_ln67_73" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 475 'zext' 'zext_ln169_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 476 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%xor_ln67_74 = xor i1 %tmp_9, i1 %tmp_66" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 477 'xor' 'xor_ln67_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%xor_ln67_75 = xor i1 %xor_ln67_74, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 478 'xor' 'xor_ln67_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%zext_ln169_63 = zext i1 %xor_ln67_75" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 479 'zext' 'zext_ln169_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 480 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%xor_ln67_76 = xor i1 %tmp_11, i1 %tmp_67" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 481 'xor' 'xor_ln67_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%xor_ln67_77 = xor i1 %xor_ln67_76, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 482 'xor' 'xor_ln67_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%zext_ln169_65 = zext i1 %xor_ln67_77" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 483 'zext' 'zext_ln169_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 484 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%xor_ln67_78 = xor i1 %tmp_13, i1 %tmp_68" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 485 'xor' 'xor_ln67_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%xor_ln67_79 = xor i1 %xor_ln67_78, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 486 'xor' 'xor_ln67_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%zext_ln169_66 = zext i1 %xor_ln67_79" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 487 'zext' 'zext_ln169_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 488 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%xor_ln67_80 = xor i1 %tmp_15, i1 %tmp_69" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 489 'xor' 'xor_ln67_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%xor_ln67_81 = xor i1 %xor_ln67_80, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 490 'xor' 'xor_ln67_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%zext_ln169_67 = zext i1 %xor_ln67_81" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 491 'zext' 'zext_ln169_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 492 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%xor_ln67_82 = xor i1 %tmp_17, i1 %tmp_70" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 493 'xor' 'xor_ln67_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%xor_ln67_83 = xor i1 %xor_ln67_82, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 494 'xor' 'xor_ln67_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_43)   --->   "%zext_ln169_68 = zext i1 %xor_ln67_83" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 495 'zext' 'zext_ln169_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 496 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%xor_ln67_84 = xor i1 %tmp_19, i1 %tmp_71" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 497 'xor' 'xor_ln67_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%xor_ln67_85 = xor i1 %xor_ln67_84, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 498 'xor' 'xor_ln67_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_48)   --->   "%zext_ln169_69 = zext i1 %xor_ln67_85" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 499 'zext' 'zext_ln169_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 500 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%xor_ln67_86 = xor i1 %tmp_21, i1 %tmp_72" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 501 'xor' 'xor_ln67_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%xor_ln67_87 = xor i1 %xor_ln67_86, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 502 'xor' 'xor_ln67_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%zext_ln169_70 = zext i1 %xor_ln67_87" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 503 'zext' 'zext_ln169_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 504 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%xor_ln67_88 = xor i1 %tmp_23, i1 %tmp_73" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 505 'xor' 'xor_ln67_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%xor_ln67_89 = xor i1 %xor_ln67_88, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 506 'xor' 'xor_ln67_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%zext_ln169_71 = zext i1 %xor_ln67_89" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 507 'zext' 'zext_ln169_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 508 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%xor_ln67_90 = xor i1 %tmp_25, i1 %tmp_74" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 509 'xor' 'xor_ln67_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%xor_ln67_91 = xor i1 %xor_ln67_90, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 510 'xor' 'xor_ln67_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%zext_ln169_72 = zext i1 %xor_ln67_91" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 511 'zext' 'zext_ln169_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 512 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%xor_ln67_92 = xor i1 %tmp_27, i1 %tmp_75" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 513 'xor' 'xor_ln67_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%xor_ln67_93 = xor i1 %xor_ln67_92, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 514 'xor' 'xor_ln67_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%zext_ln169_73 = zext i1 %xor_ln67_93" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 515 'zext' 'zext_ln169_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 516 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%xor_ln67_94 = xor i1 %tmp_29, i1 %tmp_76" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 517 'xor' 'xor_ln67_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%xor_ln67_95 = xor i1 %xor_ln67_94, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 518 'xor' 'xor_ln67_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_50)   --->   "%zext_ln169_74 = zext i1 %xor_ln67_95" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 519 'zext' 'zext_ln169_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 520 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%xor_ln67_96 = xor i1 %tmp_31, i1 %tmp_77" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 521 'xor' 'xor_ln67_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%xor_ln67_97 = xor i1 %xor_ln67_96, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 522 'xor' 'xor_ln67_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_57)   --->   "%zext_ln169_75 = zext i1 %xor_ln67_97" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 523 'zext' 'zext_ln169_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_99)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 524 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_99)   --->   "%xor_ln67_98 = xor i1 %tmp_33, i1 %tmp_78" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 525 'xor' 'xor_ln67_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_99 = xor i1 %xor_ln67_98, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 526 'xor' 'xor_ln67_99' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln169_76 = zext i1 %xor_ln67_99" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 527 'zext' 'zext_ln169_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 528 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%xor_ln67_100 = xor i1 %tmp_35, i1 %tmp_79" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 529 'xor' 'xor_ln67_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%xor_ln67_101 = xor i1 %xor_ln67_100, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 530 'xor' 'xor_ln67_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_39)   --->   "%zext_ln169_77 = zext i1 %xor_ln67_101" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 531 'zext' 'zext_ln169_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 532 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%xor_ln67_102 = xor i1 %tmp_37, i1 %tmp_80" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 533 'xor' 'xor_ln67_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%xor_ln67_103 = xor i1 %xor_ln67_102, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 534 'xor' 'xor_ln67_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_33)   --->   "%zext_ln169_78 = zext i1 %xor_ln67_103" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 535 'zext' 'zext_ln169_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 536 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%xor_ln67_104 = xor i1 %tmp_39, i1 %tmp_81" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 537 'xor' 'xor_ln67_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%xor_ln67_105 = xor i1 %xor_ln67_104, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 538 'xor' 'xor_ln67_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_40)   --->   "%zext_ln169_79 = zext i1 %xor_ln67_105" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 539 'zext' 'zext_ln169_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_107)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 540 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_107)   --->   "%xor_ln67_106 = xor i1 %tmp_41, i1 %tmp_82" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 541 'xor' 'xor_ln67_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_107 = xor i1 %xor_ln67_106, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 542 'xor' 'xor_ln67_107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln169_80 = zext i1 %xor_ln67_107" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 543 'zext' 'zext_ln169_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 544 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%xor_ln67_108 = xor i1 %tmp_43, i1 %tmp_83" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 545 'xor' 'xor_ln67_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%xor_ln67_109 = xor i1 %xor_ln67_108, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 546 'xor' 'xor_ln67_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_36)   --->   "%zext_ln169_81 = zext i1 %xor_ln67_109" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 547 'zext' 'zext_ln169_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 548 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%xor_ln67_110 = xor i1 %tmp_45, i1 %tmp_84" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 549 'xor' 'xor_ln67_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%xor_ln67_111 = xor i1 %xor_ln67_110, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 550 'xor' 'xor_ln67_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%zext_ln169_82 = zext i1 %xor_ln67_111" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 551 'zext' 'zext_ln169_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 552 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%xor_ln67_112 = xor i1 %tmp_47, i1 %tmp_85" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 553 'xor' 'xor_ln67_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%xor_ln67_113 = xor i1 %xor_ln67_112, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 554 'xor' 'xor_ln67_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_51)   --->   "%zext_ln169_83 = zext i1 %xor_ln67_113" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 555 'zext' 'zext_ln169_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 556 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%xor_ln67_114 = xor i1 %tmp_49, i1 %tmp_86" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 557 'xor' 'xor_ln67_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%xor_ln67_115 = xor i1 %xor_ln67_114, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 558 'xor' 'xor_ln67_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_35)   --->   "%zext_ln169_84 = zext i1 %xor_ln67_115" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 559 'zext' 'zext_ln169_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 560 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%xor_ln67_116 = xor i1 %tmp_51, i1 %tmp_87" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 561 'xor' 'xor_ln67_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%xor_ln67_117 = xor i1 %xor_ln67_116, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 562 'xor' 'xor_ln67_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_42)   --->   "%zext_ln169_85 = zext i1 %xor_ln67_117" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 563 'zext' 'zext_ln169_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_119)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 564 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_119)   --->   "%xor_ln67_118 = xor i1 %tmp_53, i1 %tmp_88" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 565 'xor' 'xor_ln67_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_119 = xor i1 %xor_ln67_118, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 566 'xor' 'xor_ln67_119' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln169_86 = zext i1 %xor_ln67_119" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 567 'zext' 'zext_ln169_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 568 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%xor_ln67_120 = xor i1 %tmp_55, i1 %tmp_89" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 569 'xor' 'xor_ln67_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%xor_ln67_121 = xor i1 %xor_ln67_120, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 570 'xor' 'xor_ln67_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_54)   --->   "%zext_ln169_87 = zext i1 %xor_ln67_121" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 571 'zext' 'zext_ln169_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 572 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%xor_ln67_122 = xor i1 %tmp_57, i1 %tmp_90" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 573 'xor' 'xor_ln67_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%xor_ln67_123 = xor i1 %xor_ln67_122, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 574 'xor' 'xor_ln67_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_55)   --->   "%zext_ln169_88 = zext i1 %xor_ln67_123" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 575 'zext' 'zext_ln169_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 576 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%xor_ln67_124 = xor i1 %tmp_59, i1 %tmp_91" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 577 'xor' 'xor_ln67_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%xor_ln67_125 = xor i1 %xor_ln67_124, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 578 'xor' 'xor_ln67_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%zext_ln169_89 = zext i1 %xor_ln67_125" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 579 'zext' 'zext_ln169_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_1, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 580 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%xor_ln67_126 = xor i1 %tmp_61, i1 %tmp_92" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 581 'xor' 'xor_ln67_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%xor_ln67_127 = xor i1 %xor_ln67_126, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 582 'xor' 'xor_ln67_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_47)   --->   "%zext_ln169_90 = zext i1 %xor_ln67_127" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 583 'zext' 'zext_ln169_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 584 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_33 = add i2 %zext_ln169_78, i2 %zext_ln169_59" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 584 'add' 'add_ln169_33' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_35 = add i2 %zext_ln169_70, i2 %zext_ln169_84" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 585 'add' 'add_ln169_35' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_36 = add i2 %zext_ln169_81, i2 %zext_ln169_62" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 586 'add' 'add_ln169_36' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_39 = add i2 %zext_ln169_77, i2 %zext_ln169_63" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 587 'add' 'add_ln169_39' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_40 = add i2 %zext_ln169_71, i2 %zext_ln169_79" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 588 'add' 'add_ln169_40' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_42 = add i2 %zext_ln169_85, i2 %zext_ln169_61" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 589 'add' 'add_ln169_42' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_43 = add i2 %zext_ln169_68, i2 %zext_ln169_60" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 590 'add' 'add_ln169_43' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_47 = add i2 %zext_ln169_89, i2 %zext_ln169_90" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 591 'add' 'add_ln169_47' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 592 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_48 = add i2 %zext_ln169_66, i2 %zext_ln169_69" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 592 'add' 'add_ln169_48' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_50 = add i2 %zext_ln169_74, i2 %zext_ln169_72" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 593 'add' 'add_ln169_50' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_51 = add i2 %zext_ln169_83, i2 %zext_ln169_65" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 594 'add' 'add_ln169_51' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_54 = add i2 %zext_ln169_87, i2 %zext_ln169_82" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 595 'add' 'add_ln169_54' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_55 = add i2 %zext_ln169_73, i2 %zext_ln169_88" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 596 'add' 'add_ln169_55' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_57 = add i2 %zext_ln169_75, i2 %zext_ln169_67" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 597 'add' 'add_ln169_57' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_58 = add i2 %zext_ln169_76, i2 %zext_ln169_80" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 598 'add' 'add_ln169_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 599 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_59 = add i2 %add_ln169_58, i2 %zext_ln169_86" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 599 'add' 'add_ln169_59' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 600 [1/2] (3.25ns)   --->   "%wgt_2 = load i6 %p_ZL8weights1_2_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 600 'load' 'wgt_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 601 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%xor_ln67_130 = xor i1 %tmp_1, i1 %tmp_93" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 602 'xor' 'xor_ln67_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%xor_ln67_131 = xor i1 %xor_ln67_130, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 603 'xor' 'xor_ln67_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%zext_ln169_118 = zext i1 %xor_ln67_131" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 604 'zext' 'zext_ln169_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 605 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%xor_ln67_132 = xor i1 %tmp_3, i1 %tmp_94" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 606 'xor' 'xor_ln67_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%xor_ln67_133 = xor i1 %xor_ln67_132, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 607 'xor' 'xor_ln67_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%zext_ln169_119 = zext i1 %xor_ln67_133" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 608 'zext' 'zext_ln169_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 609 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%xor_ln67_134 = xor i1 %tmp_5, i1 %tmp_95" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 610 'xor' 'xor_ln67_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%xor_ln67_135 = xor i1 %xor_ln67_134, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 611 'xor' 'xor_ln67_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%zext_ln169_120 = zext i1 %xor_ln67_135" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 612 'zext' 'zext_ln169_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 613 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%xor_ln67_136 = xor i1 %tmp_7, i1 %tmp_96" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 614 'xor' 'xor_ln67_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%xor_ln67_137 = xor i1 %xor_ln67_136, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 615 'xor' 'xor_ln67_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%zext_ln169_121 = zext i1 %xor_ln67_137" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 616 'zext' 'zext_ln169_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 617 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%xor_ln67_138 = xor i1 %tmp_9, i1 %tmp_97" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 618 'xor' 'xor_ln67_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%xor_ln67_139 = xor i1 %xor_ln67_138, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 619 'xor' 'xor_ln67_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%zext_ln169_122 = zext i1 %xor_ln67_139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 620 'zext' 'zext_ln169_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 621 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%xor_ln67_140 = xor i1 %tmp_11, i1 %tmp_98" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 622 'xor' 'xor_ln67_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%xor_ln67_141 = xor i1 %xor_ln67_140, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 623 'xor' 'xor_ln67_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%zext_ln169_123 = zext i1 %xor_ln67_141" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 624 'zext' 'zext_ln169_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 625 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%xor_ln67_142 = xor i1 %tmp_13, i1 %tmp_99" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 626 'xor' 'xor_ln67_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%xor_ln67_143 = xor i1 %xor_ln67_142, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 627 'xor' 'xor_ln67_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%zext_ln169_124 = zext i1 %xor_ln67_143" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 628 'zext' 'zext_ln169_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 629 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%xor_ln67_144 = xor i1 %tmp_15, i1 %tmp_100" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 630 'xor' 'xor_ln67_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%xor_ln67_145 = xor i1 %xor_ln67_144, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 631 'xor' 'xor_ln67_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%zext_ln169_125 = zext i1 %xor_ln67_145" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 632 'zext' 'zext_ln169_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 633 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%xor_ln67_146 = xor i1 %tmp_17, i1 %tmp_101" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 634 'xor' 'xor_ln67_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%xor_ln67_147 = xor i1 %xor_ln67_146, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 635 'xor' 'xor_ln67_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_75)   --->   "%zext_ln169_126 = zext i1 %xor_ln67_147" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 636 'zext' 'zext_ln169_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 637 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%xor_ln67_148 = xor i1 %tmp_19, i1 %tmp_102" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 638 'xor' 'xor_ln67_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%xor_ln67_149 = xor i1 %xor_ln67_148, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 639 'xor' 'xor_ln67_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_80)   --->   "%zext_ln169_127 = zext i1 %xor_ln67_149" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 640 'zext' 'zext_ln169_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 641 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%xor_ln67_150 = xor i1 %tmp_21, i1 %tmp_103" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 642 'xor' 'xor_ln67_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%xor_ln67_151 = xor i1 %xor_ln67_150, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 643 'xor' 'xor_ln67_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%zext_ln169_129 = zext i1 %xor_ln67_151" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 644 'zext' 'zext_ln169_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 645 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%xor_ln67_152 = xor i1 %tmp_23, i1 %tmp_104" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 646 'xor' 'xor_ln67_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%xor_ln67_153 = xor i1 %xor_ln67_152, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 647 'xor' 'xor_ln67_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%zext_ln169_130 = zext i1 %xor_ln67_153" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 648 'zext' 'zext_ln169_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 649 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%xor_ln67_154 = xor i1 %tmp_25, i1 %tmp_105" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 650 'xor' 'xor_ln67_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%xor_ln67_155 = xor i1 %xor_ln67_154, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 651 'xor' 'xor_ln67_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%zext_ln169_131 = zext i1 %xor_ln67_155" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 652 'zext' 'zext_ln169_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 653 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%xor_ln67_156 = xor i1 %tmp_27, i1 %tmp_106" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 654 'xor' 'xor_ln67_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%xor_ln67_157 = xor i1 %xor_ln67_156, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 655 'xor' 'xor_ln67_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%zext_ln169_132 = zext i1 %xor_ln67_157" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 656 'zext' 'zext_ln169_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 657 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%xor_ln67_158 = xor i1 %tmp_29, i1 %tmp_107" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 658 'xor' 'xor_ln67_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%xor_ln67_159 = xor i1 %xor_ln67_158, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 659 'xor' 'xor_ln67_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_82)   --->   "%zext_ln169_133 = zext i1 %xor_ln67_159" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 660 'zext' 'zext_ln169_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 661 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%xor_ln67_160 = xor i1 %tmp_31, i1 %tmp_108" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 662 'xor' 'xor_ln67_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%xor_ln67_161 = xor i1 %xor_ln67_160, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 663 'xor' 'xor_ln67_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_89)   --->   "%zext_ln169_134 = zext i1 %xor_ln67_161" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 664 'zext' 'zext_ln169_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_163)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 665 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_163)   --->   "%xor_ln67_162 = xor i1 %tmp_33, i1 %tmp_109" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 666 'xor' 'xor_ln67_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_163 = xor i1 %xor_ln67_162, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 667 'xor' 'xor_ln67_163' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln169_135 = zext i1 %xor_ln67_163" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 668 'zext' 'zext_ln169_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 669 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%xor_ln67_164 = xor i1 %tmp_35, i1 %tmp_110" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 670 'xor' 'xor_ln67_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%xor_ln67_165 = xor i1 %xor_ln67_164, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 671 'xor' 'xor_ln67_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_71)   --->   "%zext_ln169_136 = zext i1 %xor_ln67_165" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 672 'zext' 'zext_ln169_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 673 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%xor_ln67_166 = xor i1 %tmp_37, i1 %tmp_111" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 674 'xor' 'xor_ln67_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%xor_ln67_167 = xor i1 %xor_ln67_166, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 675 'xor' 'xor_ln67_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_65)   --->   "%zext_ln169_137 = zext i1 %xor_ln67_167" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 676 'zext' 'zext_ln169_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 677 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%xor_ln67_168 = xor i1 %tmp_39, i1 %tmp_112" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 678 'xor' 'xor_ln67_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%xor_ln67_169 = xor i1 %xor_ln67_168, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 679 'xor' 'xor_ln67_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_72)   --->   "%zext_ln169_138 = zext i1 %xor_ln67_169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 680 'zext' 'zext_ln169_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_171)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 681 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_171)   --->   "%xor_ln67_170 = xor i1 %tmp_41, i1 %tmp_113" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 682 'xor' 'xor_ln67_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_171 = xor i1 %xor_ln67_170, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 683 'xor' 'xor_ln67_171' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln169_139 = zext i1 %xor_ln67_171" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 684 'zext' 'zext_ln169_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 685 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%xor_ln67_172 = xor i1 %tmp_43, i1 %tmp_114" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 686 'xor' 'xor_ln67_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%xor_ln67_173 = xor i1 %xor_ln67_172, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 687 'xor' 'xor_ln67_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_68)   --->   "%zext_ln169_140 = zext i1 %xor_ln67_173" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 688 'zext' 'zext_ln169_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 689 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%xor_ln67_174 = xor i1 %tmp_45, i1 %tmp_115" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 690 'xor' 'xor_ln67_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%xor_ln67_175 = xor i1 %xor_ln67_174, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 691 'xor' 'xor_ln67_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%zext_ln169_141 = zext i1 %xor_ln67_175" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 692 'zext' 'zext_ln169_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 693 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%xor_ln67_176 = xor i1 %tmp_47, i1 %tmp_116" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 694 'xor' 'xor_ln67_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%xor_ln67_177 = xor i1 %xor_ln67_176, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 695 'xor' 'xor_ln67_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_83)   --->   "%zext_ln169_142 = zext i1 %xor_ln67_177" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 696 'zext' 'zext_ln169_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 697 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%xor_ln67_178 = xor i1 %tmp_49, i1 %tmp_117" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 698 'xor' 'xor_ln67_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%xor_ln67_179 = xor i1 %xor_ln67_178, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 699 'xor' 'xor_ln67_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_67)   --->   "%zext_ln169_143 = zext i1 %xor_ln67_179" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 700 'zext' 'zext_ln169_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 701 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%xor_ln67_180 = xor i1 %tmp_51, i1 %tmp_118" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 702 'xor' 'xor_ln67_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%xor_ln67_181 = xor i1 %xor_ln67_180, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 703 'xor' 'xor_ln67_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_74)   --->   "%zext_ln169_144 = zext i1 %xor_ln67_181" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 704 'zext' 'zext_ln169_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_183)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 705 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_183)   --->   "%xor_ln67_182 = xor i1 %tmp_53, i1 %tmp_119" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 706 'xor' 'xor_ln67_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_183 = xor i1 %xor_ln67_182, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 707 'xor' 'xor_ln67_183' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln169_145 = zext i1 %xor_ln67_183" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 708 'zext' 'zext_ln169_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 709 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%xor_ln67_184 = xor i1 %tmp_55, i1 %tmp_120" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 710 'xor' 'xor_ln67_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%xor_ln67_185 = xor i1 %xor_ln67_184, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 711 'xor' 'xor_ln67_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_86)   --->   "%zext_ln169_146 = zext i1 %xor_ln67_185" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 712 'zext' 'zext_ln169_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 713 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%xor_ln67_186 = xor i1 %tmp_57, i1 %tmp_121" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 714 'xor' 'xor_ln67_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%xor_ln67_187 = xor i1 %xor_ln67_186, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 715 'xor' 'xor_ln67_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_87)   --->   "%zext_ln169_147 = zext i1 %xor_ln67_187" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 716 'zext' 'zext_ln169_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 717 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%xor_ln67_188 = xor i1 %tmp_59, i1 %tmp_122" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 718 'xor' 'xor_ln67_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%xor_ln67_189 = xor i1 %xor_ln67_188, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 719 'xor' 'xor_ln67_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%zext_ln169_148 = zext i1 %xor_ln67_189" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 720 'zext' 'zext_ln169_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_2, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 721 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%xor_ln67_190 = xor i1 %tmp_61, i1 %tmp_123" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 722 'xor' 'xor_ln67_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%xor_ln67_191 = xor i1 %xor_ln67_190, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 723 'xor' 'xor_ln67_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_79)   --->   "%zext_ln169_149 = zext i1 %xor_ln67_191" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 724 'zext' 'zext_ln169_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_65 = add i2 %zext_ln169_137, i2 %zext_ln169_118" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 725 'add' 'add_ln169_65' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 726 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_67 = add i2 %zext_ln169_129, i2 %zext_ln169_143" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 726 'add' 'add_ln169_67' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 727 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_68 = add i2 %zext_ln169_140, i2 %zext_ln169_121" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 727 'add' 'add_ln169_68' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_71 = add i2 %zext_ln169_136, i2 %zext_ln169_122" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 728 'add' 'add_ln169_71' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_72 = add i2 %zext_ln169_130, i2 %zext_ln169_138" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 729 'add' 'add_ln169_72' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 730 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_74 = add i2 %zext_ln169_144, i2 %zext_ln169_120" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 730 'add' 'add_ln169_74' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 731 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_75 = add i2 %zext_ln169_126, i2 %zext_ln169_119" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 731 'add' 'add_ln169_75' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_79 = add i2 %zext_ln169_148, i2 %zext_ln169_149" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 732 'add' 'add_ln169_79' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_80 = add i2 %zext_ln169_124, i2 %zext_ln169_127" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 733 'add' 'add_ln169_80' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_82 = add i2 %zext_ln169_133, i2 %zext_ln169_131" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 734 'add' 'add_ln169_82' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_83 = add i2 %zext_ln169_142, i2 %zext_ln169_123" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 735 'add' 'add_ln169_83' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_86 = add i2 %zext_ln169_146, i2 %zext_ln169_141" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 736 'add' 'add_ln169_86' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_87 = add i2 %zext_ln169_132, i2 %zext_ln169_147" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 737 'add' 'add_ln169_87' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_89 = add i2 %zext_ln169_134, i2 %zext_ln169_125" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 738 'add' 'add_ln169_89' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_90 = add i2 %zext_ln169_135, i2 %zext_ln169_139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 739 'add' 'add_ln169_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 740 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_91 = add i2 %add_ln169_90, i2 %zext_ln169_145" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 740 'add' 'add_ln169_91' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 741 [1/2] (3.25ns)   --->   "%wgt_3 = load i6 %p_ZL8weights1_3_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 741 'load' 'wgt_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 742 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%xor_ln67_194 = xor i1 %tmp_1, i1 %tmp_124" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 743 'xor' 'xor_ln67_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%xor_ln67_195 = xor i1 %xor_ln67_194, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 744 'xor' 'xor_ln67_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%zext_ln169_177 = zext i1 %xor_ln67_195" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 745 'zext' 'zext_ln169_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 746 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%xor_ln67_196 = xor i1 %tmp_3, i1 %tmp_125" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 747 'xor' 'xor_ln67_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%xor_ln67_197 = xor i1 %xor_ln67_196, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 748 'xor' 'xor_ln67_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%zext_ln169_178 = zext i1 %xor_ln67_197" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 749 'zext' 'zext_ln169_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 750 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%xor_ln67_198 = xor i1 %tmp_5, i1 %tmp_126" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 751 'xor' 'xor_ln67_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%xor_ln67_199 = xor i1 %xor_ln67_198, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 752 'xor' 'xor_ln67_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%zext_ln169_179 = zext i1 %xor_ln67_199" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 753 'zext' 'zext_ln169_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 754 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%xor_ln67_200 = xor i1 %tmp_7, i1 %tmp_127" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 755 'xor' 'xor_ln67_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%xor_ln67_201 = xor i1 %xor_ln67_200, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 756 'xor' 'xor_ln67_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%zext_ln169_180 = zext i1 %xor_ln67_201" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 757 'zext' 'zext_ln169_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 758 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%xor_ln67_202 = xor i1 %tmp_9, i1 %tmp_128" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 759 'xor' 'xor_ln67_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%xor_ln67_203 = xor i1 %xor_ln67_202, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 760 'xor' 'xor_ln67_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%zext_ln169_181 = zext i1 %xor_ln67_203" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 761 'zext' 'zext_ln169_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 762 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%xor_ln67_204 = xor i1 %tmp_11, i1 %tmp_129" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 763 'xor' 'xor_ln67_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%xor_ln67_205 = xor i1 %xor_ln67_204, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 764 'xor' 'xor_ln67_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%zext_ln169_182 = zext i1 %xor_ln67_205" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 765 'zext' 'zext_ln169_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 766 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%xor_ln67_206 = xor i1 %tmp_13, i1 %tmp_130" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 767 'xor' 'xor_ln67_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%xor_ln67_207 = xor i1 %xor_ln67_206, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 768 'xor' 'xor_ln67_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%zext_ln169_183 = zext i1 %xor_ln67_207" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 769 'zext' 'zext_ln169_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 770 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%xor_ln67_208 = xor i1 %tmp_15, i1 %tmp_131" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 771 'xor' 'xor_ln67_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%xor_ln67_209 = xor i1 %xor_ln67_208, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 772 'xor' 'xor_ln67_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%zext_ln169_184 = zext i1 %xor_ln67_209" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 773 'zext' 'zext_ln169_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 774 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%xor_ln67_210 = xor i1 %tmp_17, i1 %tmp_132" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 775 'xor' 'xor_ln67_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%xor_ln67_211 = xor i1 %xor_ln67_210, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 776 'xor' 'xor_ln67_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_107)   --->   "%zext_ln169_185 = zext i1 %xor_ln67_211" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 777 'zext' 'zext_ln169_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 778 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%xor_ln67_212 = xor i1 %tmp_19, i1 %tmp_133" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 779 'xor' 'xor_ln67_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%xor_ln67_213 = xor i1 %xor_ln67_212, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 780 'xor' 'xor_ln67_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_112)   --->   "%zext_ln169_186 = zext i1 %xor_ln67_213" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 781 'zext' 'zext_ln169_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 782 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%xor_ln67_214 = xor i1 %tmp_21, i1 %tmp_134" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 783 'xor' 'xor_ln67_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%xor_ln67_215 = xor i1 %xor_ln67_214, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 784 'xor' 'xor_ln67_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%zext_ln169_187 = zext i1 %xor_ln67_215" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 785 'zext' 'zext_ln169_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 786 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%xor_ln67_216 = xor i1 %tmp_23, i1 %tmp_135" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 787 'xor' 'xor_ln67_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%xor_ln67_217 = xor i1 %xor_ln67_216, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 788 'xor' 'xor_ln67_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%zext_ln169_188 = zext i1 %xor_ln67_217" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 789 'zext' 'zext_ln169_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 790 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%xor_ln67_218 = xor i1 %tmp_25, i1 %tmp_136" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 791 'xor' 'xor_ln67_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%xor_ln67_219 = xor i1 %xor_ln67_218, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 792 'xor' 'xor_ln67_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%zext_ln169_189 = zext i1 %xor_ln67_219" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 793 'zext' 'zext_ln169_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 794 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%xor_ln67_220 = xor i1 %tmp_27, i1 %tmp_137" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 795 'xor' 'xor_ln67_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%xor_ln67_221 = xor i1 %xor_ln67_220, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 796 'xor' 'xor_ln67_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%zext_ln169_190 = zext i1 %xor_ln67_221" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 797 'zext' 'zext_ln169_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 798 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%xor_ln67_222 = xor i1 %tmp_29, i1 %tmp_138" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 799 'xor' 'xor_ln67_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%xor_ln67_223 = xor i1 %xor_ln67_222, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 800 'xor' 'xor_ln67_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_114)   --->   "%zext_ln169_191 = zext i1 %xor_ln67_223" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 801 'zext' 'zext_ln169_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 802 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%xor_ln67_224 = xor i1 %tmp_31, i1 %tmp_139" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 803 'xor' 'xor_ln67_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%xor_ln67_225 = xor i1 %xor_ln67_224, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 804 'xor' 'xor_ln67_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_121)   --->   "%zext_ln169_193 = zext i1 %xor_ln67_225" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 805 'zext' 'zext_ln169_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_227)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 806 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_227)   --->   "%xor_ln67_226 = xor i1 %tmp_33, i1 %tmp_140" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 807 'xor' 'xor_ln67_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_227 = xor i1 %xor_ln67_226, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 808 'xor' 'xor_ln67_227' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln169_194 = zext i1 %xor_ln67_227" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 809 'zext' 'zext_ln169_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 810 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%xor_ln67_228 = xor i1 %tmp_35, i1 %tmp_141" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 811 'xor' 'xor_ln67_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%xor_ln67_229 = xor i1 %xor_ln67_228, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 812 'xor' 'xor_ln67_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_103)   --->   "%zext_ln169_195 = zext i1 %xor_ln67_229" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 813 'zext' 'zext_ln169_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 814 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%xor_ln67_230 = xor i1 %tmp_37, i1 %tmp_142" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 815 'xor' 'xor_ln67_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%xor_ln67_231 = xor i1 %xor_ln67_230, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 816 'xor' 'xor_ln67_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_97)   --->   "%zext_ln169_196 = zext i1 %xor_ln67_231" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 817 'zext' 'zext_ln169_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 818 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%xor_ln67_232 = xor i1 %tmp_39, i1 %tmp_143" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 819 'xor' 'xor_ln67_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%xor_ln67_233 = xor i1 %xor_ln67_232, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 820 'xor' 'xor_ln67_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_104)   --->   "%zext_ln169_197 = zext i1 %xor_ln67_233" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 821 'zext' 'zext_ln169_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_235)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 822 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_235)   --->   "%xor_ln67_234 = xor i1 %tmp_41, i1 %tmp_144" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 823 'xor' 'xor_ln67_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_235 = xor i1 %xor_ln67_234, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 824 'xor' 'xor_ln67_235' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln169_198 = zext i1 %xor_ln67_235" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 825 'zext' 'zext_ln169_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 826 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%xor_ln67_236 = xor i1 %tmp_43, i1 %tmp_145" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 827 'xor' 'xor_ln67_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%xor_ln67_237 = xor i1 %xor_ln67_236, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 828 'xor' 'xor_ln67_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_100)   --->   "%zext_ln169_199 = zext i1 %xor_ln67_237" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 829 'zext' 'zext_ln169_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 830 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%xor_ln67_238 = xor i1 %tmp_45, i1 %tmp_146" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 831 'xor' 'xor_ln67_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%xor_ln67_239 = xor i1 %xor_ln67_238, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 832 'xor' 'xor_ln67_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%zext_ln169_200 = zext i1 %xor_ln67_239" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 833 'zext' 'zext_ln169_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 834 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%xor_ln67_240 = xor i1 %tmp_47, i1 %tmp_147" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 835 'xor' 'xor_ln67_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%xor_ln67_241 = xor i1 %xor_ln67_240, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 836 'xor' 'xor_ln67_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_115)   --->   "%zext_ln169_201 = zext i1 %xor_ln67_241" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 837 'zext' 'zext_ln169_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 838 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%xor_ln67_242 = xor i1 %tmp_49, i1 %tmp_148" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 839 'xor' 'xor_ln67_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%xor_ln67_243 = xor i1 %xor_ln67_242, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 840 'xor' 'xor_ln67_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_99)   --->   "%zext_ln169_202 = zext i1 %xor_ln67_243" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 841 'zext' 'zext_ln169_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 842 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%xor_ln67_244 = xor i1 %tmp_51, i1 %tmp_149" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 843 'xor' 'xor_ln67_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%xor_ln67_245 = xor i1 %xor_ln67_244, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 844 'xor' 'xor_ln67_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_106)   --->   "%zext_ln169_203 = zext i1 %xor_ln67_245" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 845 'zext' 'zext_ln169_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_247)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 846 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_247)   --->   "%xor_ln67_246 = xor i1 %tmp_53, i1 %tmp_150" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 847 'xor' 'xor_ln67_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 848 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_247 = xor i1 %xor_ln67_246, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 848 'xor' 'xor_ln67_247' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln169_204 = zext i1 %xor_ln67_247" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 849 'zext' 'zext_ln169_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 850 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%xor_ln67_248 = xor i1 %tmp_55, i1 %tmp_151" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 851 'xor' 'xor_ln67_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%xor_ln67_249 = xor i1 %xor_ln67_248, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 852 'xor' 'xor_ln67_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_118)   --->   "%zext_ln169_205 = zext i1 %xor_ln67_249" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 853 'zext' 'zext_ln169_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 854 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%xor_ln67_250 = xor i1 %tmp_57, i1 %tmp_152" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 855 'xor' 'xor_ln67_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%xor_ln67_251 = xor i1 %xor_ln67_250, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 856 'xor' 'xor_ln67_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_119)   --->   "%zext_ln169_206 = zext i1 %xor_ln67_251" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 857 'zext' 'zext_ln169_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 858 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%xor_ln67_252 = xor i1 %tmp_59, i1 %tmp_153" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 859 'xor' 'xor_ln67_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%xor_ln67_253 = xor i1 %xor_ln67_252, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 860 'xor' 'xor_ln67_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%zext_ln169_207 = zext i1 %xor_ln67_253" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 861 'zext' 'zext_ln169_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_3, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 862 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%xor_ln67_254 = xor i1 %tmp_61, i1 %tmp_154" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 863 'xor' 'xor_ln67_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%xor_ln67_255 = xor i1 %xor_ln67_254, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 864 'xor' 'xor_ln67_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_111)   --->   "%zext_ln169_208 = zext i1 %xor_ln67_255" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 865 'zext' 'zext_ln169_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 866 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_97 = add i2 %zext_ln169_196, i2 %zext_ln169_177" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 866 'add' 'add_ln169_97' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 867 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_99 = add i2 %zext_ln169_187, i2 %zext_ln169_202" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 867 'add' 'add_ln169_99' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 868 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_100 = add i2 %zext_ln169_199, i2 %zext_ln169_180" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 868 'add' 'add_ln169_100' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_103 = add i2 %zext_ln169_195, i2 %zext_ln169_181" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 869 'add' 'add_ln169_103' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 870 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_104 = add i2 %zext_ln169_188, i2 %zext_ln169_197" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 870 'add' 'add_ln169_104' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 871 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_106 = add i2 %zext_ln169_203, i2 %zext_ln169_179" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 871 'add' 'add_ln169_106' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 872 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_107 = add i2 %zext_ln169_185, i2 %zext_ln169_178" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 872 'add' 'add_ln169_107' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 873 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_111 = add i2 %zext_ln169_207, i2 %zext_ln169_208" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 873 'add' 'add_ln169_111' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 874 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_112 = add i2 %zext_ln169_183, i2 %zext_ln169_186" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 874 'add' 'add_ln169_112' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 875 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_114 = add i2 %zext_ln169_191, i2 %zext_ln169_189" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 875 'add' 'add_ln169_114' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 876 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_115 = add i2 %zext_ln169_201, i2 %zext_ln169_182" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 876 'add' 'add_ln169_115' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 877 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_118 = add i2 %zext_ln169_205, i2 %zext_ln169_200" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 877 'add' 'add_ln169_118' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 878 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_119 = add i2 %zext_ln169_190, i2 %zext_ln169_206" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 878 'add' 'add_ln169_119' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 879 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_121 = add i2 %zext_ln169_193, i2 %zext_ln169_184" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 879 'add' 'add_ln169_121' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_122 = add i2 %zext_ln169_194, i2 %zext_ln169_198" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 880 'add' 'add_ln169_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 881 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_123 = add i2 %add_ln169_122, i2 %zext_ln169_204" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 881 'add' 'add_ln169_123' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 882 [1/2] (3.25ns)   --->   "%wgt_4 = load i6 %p_ZL8weights1_4_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 882 'load' 'wgt_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 883 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%xor_ln67_258 = xor i1 %tmp_1, i1 %tmp_155" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 884 'xor' 'xor_ln67_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%xor_ln67_259 = xor i1 %xor_ln67_258, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 885 'xor' 'xor_ln67_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%zext_ln169_236 = zext i1 %xor_ln67_259" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 886 'zext' 'zext_ln169_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 887 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%xor_ln67_260 = xor i1 %tmp_3, i1 %tmp_156" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 888 'xor' 'xor_ln67_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%xor_ln67_261 = xor i1 %xor_ln67_260, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 889 'xor' 'xor_ln67_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%zext_ln169_237 = zext i1 %xor_ln67_261" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 890 'zext' 'zext_ln169_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 891 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%xor_ln67_262 = xor i1 %tmp_5, i1 %tmp_157" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 892 'xor' 'xor_ln67_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%xor_ln67_263 = xor i1 %xor_ln67_262, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 893 'xor' 'xor_ln67_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%zext_ln169_238 = zext i1 %xor_ln67_263" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 894 'zext' 'zext_ln169_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 895 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%xor_ln67_264 = xor i1 %tmp_7, i1 %tmp_158" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 896 'xor' 'xor_ln67_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%xor_ln67_265 = xor i1 %xor_ln67_264, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 897 'xor' 'xor_ln67_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%zext_ln169_239 = zext i1 %xor_ln67_265" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 898 'zext' 'zext_ln169_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 899 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%xor_ln67_266 = xor i1 %tmp_9, i1 %tmp_159" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 900 'xor' 'xor_ln67_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%xor_ln67_267 = xor i1 %xor_ln67_266, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 901 'xor' 'xor_ln67_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%zext_ln169_240 = zext i1 %xor_ln67_267" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 902 'zext' 'zext_ln169_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 903 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%xor_ln67_268 = xor i1 %tmp_11, i1 %tmp_160" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 904 'xor' 'xor_ln67_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%xor_ln67_269 = xor i1 %xor_ln67_268, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 905 'xor' 'xor_ln67_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%zext_ln169_241 = zext i1 %xor_ln67_269" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 906 'zext' 'zext_ln169_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 907 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%xor_ln67_270 = xor i1 %tmp_13, i1 %tmp_161" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 908 'xor' 'xor_ln67_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%xor_ln67_271 = xor i1 %xor_ln67_270, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 909 'xor' 'xor_ln67_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%zext_ln169_242 = zext i1 %xor_ln67_271" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 910 'zext' 'zext_ln169_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 911 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%xor_ln67_272 = xor i1 %tmp_15, i1 %tmp_162" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 912 'xor' 'xor_ln67_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%xor_ln67_273 = xor i1 %xor_ln67_272, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 913 'xor' 'xor_ln67_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%zext_ln169_243 = zext i1 %xor_ln67_273" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 914 'zext' 'zext_ln169_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 915 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%xor_ln67_274 = xor i1 %tmp_17, i1 %tmp_163" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 916 'xor' 'xor_ln67_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%xor_ln67_275 = xor i1 %xor_ln67_274, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 917 'xor' 'xor_ln67_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_139)   --->   "%zext_ln169_244 = zext i1 %xor_ln67_275" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 918 'zext' 'zext_ln169_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 919 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%xor_ln67_276 = xor i1 %tmp_19, i1 %tmp_164" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 920 'xor' 'xor_ln67_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%xor_ln67_277 = xor i1 %xor_ln67_276, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 921 'xor' 'xor_ln67_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_144)   --->   "%zext_ln169_245 = zext i1 %xor_ln67_277" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 922 'zext' 'zext_ln169_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 923 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%xor_ln67_278 = xor i1 %tmp_21, i1 %tmp_165" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 924 'xor' 'xor_ln67_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%xor_ln67_279 = xor i1 %xor_ln67_278, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 925 'xor' 'xor_ln67_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%zext_ln169_246 = zext i1 %xor_ln67_279" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 926 'zext' 'zext_ln169_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 927 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%xor_ln67_280 = xor i1 %tmp_23, i1 %tmp_166" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 928 'xor' 'xor_ln67_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%xor_ln67_281 = xor i1 %xor_ln67_280, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 929 'xor' 'xor_ln67_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%zext_ln169_247 = zext i1 %xor_ln67_281" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 930 'zext' 'zext_ln169_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 931 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%xor_ln67_282 = xor i1 %tmp_25, i1 %tmp_167" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 932 'xor' 'xor_ln67_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%xor_ln67_283 = xor i1 %xor_ln67_282, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 933 'xor' 'xor_ln67_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%zext_ln169_248 = zext i1 %xor_ln67_283" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 934 'zext' 'zext_ln169_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 935 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%xor_ln67_284 = xor i1 %tmp_27, i1 %tmp_168" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 936 'xor' 'xor_ln67_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%xor_ln67_285 = xor i1 %xor_ln67_284, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 937 'xor' 'xor_ln67_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%zext_ln169_249 = zext i1 %xor_ln67_285" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 938 'zext' 'zext_ln169_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 939 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%xor_ln67_286 = xor i1 %tmp_29, i1 %tmp_169" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 940 'xor' 'xor_ln67_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%xor_ln67_287 = xor i1 %xor_ln67_286, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 941 'xor' 'xor_ln67_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_146)   --->   "%zext_ln169_250 = zext i1 %xor_ln67_287" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 942 'zext' 'zext_ln169_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 943 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%xor_ln67_288 = xor i1 %tmp_31, i1 %tmp_170" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 944 'xor' 'xor_ln67_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%xor_ln67_289 = xor i1 %xor_ln67_288, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 945 'xor' 'xor_ln67_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_153)   --->   "%zext_ln169_251 = zext i1 %xor_ln67_289" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 946 'zext' 'zext_ln169_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_291)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 947 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_291)   --->   "%xor_ln67_290 = xor i1 %tmp_33, i1 %tmp_171" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 948 'xor' 'xor_ln67_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_291 = xor i1 %xor_ln67_290, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 949 'xor' 'xor_ln67_291' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln169_252 = zext i1 %xor_ln67_291" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 950 'zext' 'zext_ln169_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 951 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%xor_ln67_292 = xor i1 %tmp_35, i1 %tmp_172" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 952 'xor' 'xor_ln67_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%xor_ln67_293 = xor i1 %xor_ln67_292, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 953 'xor' 'xor_ln67_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_135)   --->   "%zext_ln169_253 = zext i1 %xor_ln67_293" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 954 'zext' 'zext_ln169_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 955 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%xor_ln67_294 = xor i1 %tmp_37, i1 %tmp_173" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 956 'xor' 'xor_ln67_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%xor_ln67_295 = xor i1 %xor_ln67_294, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 957 'xor' 'xor_ln67_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_129)   --->   "%zext_ln169_254 = zext i1 %xor_ln67_295" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 958 'zext' 'zext_ln169_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 959 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%xor_ln67_296 = xor i1 %tmp_39, i1 %tmp_174" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 960 'xor' 'xor_ln67_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%xor_ln67_297 = xor i1 %xor_ln67_296, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 961 'xor' 'xor_ln67_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_136)   --->   "%zext_ln169_255 = zext i1 %xor_ln67_297" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 962 'zext' 'zext_ln169_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_299)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 963 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_299)   --->   "%xor_ln67_298 = xor i1 %tmp_41, i1 %tmp_175" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 964 'xor' 'xor_ln67_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_299 = xor i1 %xor_ln67_298, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 965 'xor' 'xor_ln67_299' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln169_257 = zext i1 %xor_ln67_299" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 966 'zext' 'zext_ln169_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 967 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%xor_ln67_300 = xor i1 %tmp_43, i1 %tmp_176" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 968 'xor' 'xor_ln67_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%xor_ln67_301 = xor i1 %xor_ln67_300, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 969 'xor' 'xor_ln67_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_132)   --->   "%zext_ln169_258 = zext i1 %xor_ln67_301" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 970 'zext' 'zext_ln169_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 971 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%xor_ln67_302 = xor i1 %tmp_45, i1 %tmp_177" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 972 'xor' 'xor_ln67_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%xor_ln67_303 = xor i1 %xor_ln67_302, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 973 'xor' 'xor_ln67_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%zext_ln169_259 = zext i1 %xor_ln67_303" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 974 'zext' 'zext_ln169_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 975 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%xor_ln67_304 = xor i1 %tmp_47, i1 %tmp_178" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 976 'xor' 'xor_ln67_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%xor_ln67_305 = xor i1 %xor_ln67_304, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 977 'xor' 'xor_ln67_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_147)   --->   "%zext_ln169_260 = zext i1 %xor_ln67_305" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 978 'zext' 'zext_ln169_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 979 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%xor_ln67_306 = xor i1 %tmp_49, i1 %tmp_179" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 980 'xor' 'xor_ln67_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%xor_ln67_307 = xor i1 %xor_ln67_306, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 981 'xor' 'xor_ln67_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_131)   --->   "%zext_ln169_261 = zext i1 %xor_ln67_307" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 982 'zext' 'zext_ln169_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 983 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%xor_ln67_308 = xor i1 %tmp_51, i1 %tmp_180" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 984 'xor' 'xor_ln67_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%xor_ln67_309 = xor i1 %xor_ln67_308, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 985 'xor' 'xor_ln67_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_138)   --->   "%zext_ln169_262 = zext i1 %xor_ln67_309" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 986 'zext' 'zext_ln169_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_311)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 987 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_311)   --->   "%xor_ln67_310 = xor i1 %tmp_53, i1 %tmp_181" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 988 'xor' 'xor_ln67_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 989 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_311 = xor i1 %xor_ln67_310, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 989 'xor' 'xor_ln67_311' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln169_263 = zext i1 %xor_ln67_311" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 990 'zext' 'zext_ln169_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 991 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%xor_ln67_312 = xor i1 %tmp_55, i1 %tmp_182" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 992 'xor' 'xor_ln67_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%xor_ln67_313 = xor i1 %xor_ln67_312, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 993 'xor' 'xor_ln67_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_150)   --->   "%zext_ln169_264 = zext i1 %xor_ln67_313" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 994 'zext' 'zext_ln169_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 995 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%xor_ln67_314 = xor i1 %tmp_57, i1 %tmp_183" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 996 'xor' 'xor_ln67_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%xor_ln67_315 = xor i1 %xor_ln67_314, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 997 'xor' 'xor_ln67_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_151)   --->   "%zext_ln169_265 = zext i1 %xor_ln67_315" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 998 'zext' 'zext_ln169_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 999 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%xor_ln67_316 = xor i1 %tmp_59, i1 %tmp_184" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1000 'xor' 'xor_ln67_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%xor_ln67_317 = xor i1 %xor_ln67_316, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1001 'xor' 'xor_ln67_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%zext_ln169_266 = zext i1 %xor_ln67_317" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1002 'zext' 'zext_ln169_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_4, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1003 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%xor_ln67_318 = xor i1 %tmp_61, i1 %tmp_185" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1004 'xor' 'xor_ln67_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%xor_ln67_319 = xor i1 %xor_ln67_318, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1005 'xor' 'xor_ln67_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_143)   --->   "%zext_ln169_267 = zext i1 %xor_ln67_319" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1006 'zext' 'zext_ln169_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1007 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_129 = add i2 %zext_ln169_254, i2 %zext_ln169_236" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1007 'add' 'add_ln169_129' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1008 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_131 = add i2 %zext_ln169_246, i2 %zext_ln169_261" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1008 'add' 'add_ln169_131' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1009 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_132 = add i2 %zext_ln169_258, i2 %zext_ln169_239" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1009 'add' 'add_ln169_132' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1010 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_135 = add i2 %zext_ln169_253, i2 %zext_ln169_240" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1010 'add' 'add_ln169_135' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_136 = add i2 %zext_ln169_247, i2 %zext_ln169_255" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1011 'add' 'add_ln169_136' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1012 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_138 = add i2 %zext_ln169_262, i2 %zext_ln169_238" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1012 'add' 'add_ln169_138' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1013 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_139 = add i2 %zext_ln169_244, i2 %zext_ln169_237" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1013 'add' 'add_ln169_139' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1014 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_143 = add i2 %zext_ln169_266, i2 %zext_ln169_267" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1014 'add' 'add_ln169_143' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1015 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_144 = add i2 %zext_ln169_242, i2 %zext_ln169_245" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1015 'add' 'add_ln169_144' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1016 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_146 = add i2 %zext_ln169_250, i2 %zext_ln169_248" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1016 'add' 'add_ln169_146' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1017 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_147 = add i2 %zext_ln169_260, i2 %zext_ln169_241" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1017 'add' 'add_ln169_147' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1018 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_150 = add i2 %zext_ln169_264, i2 %zext_ln169_259" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1018 'add' 'add_ln169_150' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_151 = add i2 %zext_ln169_249, i2 %zext_ln169_265" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1019 'add' 'add_ln169_151' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1020 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_153 = add i2 %zext_ln169_251, i2 %zext_ln169_243" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1020 'add' 'add_ln169_153' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_154 = add i2 %zext_ln169_252, i2 %zext_ln169_257" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1021 'add' 'add_ln169_154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1022 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_155 = add i2 %add_ln169_154, i2 %zext_ln169_263" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1022 'add' 'add_ln169_155' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1023 [1/2] (3.25ns)   --->   "%wgt_5 = load i6 %p_ZL8weights1_5_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 1023 'load' 'wgt_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1024 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%xor_ln67_322 = xor i1 %tmp_1, i1 %tmp_186" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1025 'xor' 'xor_ln67_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%xor_ln67_323 = xor i1 %xor_ln67_322, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1026 'xor' 'xor_ln67_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%zext_ln169_295 = zext i1 %xor_ln67_323" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1027 'zext' 'zext_ln169_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1028 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%xor_ln67_324 = xor i1 %tmp_3, i1 %tmp_187" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1029 'xor' 'xor_ln67_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%xor_ln67_325 = xor i1 %xor_ln67_324, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1030 'xor' 'xor_ln67_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%zext_ln169_296 = zext i1 %xor_ln67_325" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1031 'zext' 'zext_ln169_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1032 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%xor_ln67_326 = xor i1 %tmp_5, i1 %tmp_188" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1033 'xor' 'xor_ln67_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%xor_ln67_327 = xor i1 %xor_ln67_326, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1034 'xor' 'xor_ln67_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%zext_ln169_297 = zext i1 %xor_ln67_327" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1035 'zext' 'zext_ln169_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1036 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%xor_ln67_328 = xor i1 %tmp_7, i1 %tmp_189" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1037 'xor' 'xor_ln67_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%xor_ln67_329 = xor i1 %xor_ln67_328, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1038 'xor' 'xor_ln67_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%zext_ln169_298 = zext i1 %xor_ln67_329" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1039 'zext' 'zext_ln169_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1040 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%xor_ln67_330 = xor i1 %tmp_9, i1 %tmp_190" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1041 'xor' 'xor_ln67_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%xor_ln67_331 = xor i1 %xor_ln67_330, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1042 'xor' 'xor_ln67_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%zext_ln169_299 = zext i1 %xor_ln67_331" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1043 'zext' 'zext_ln169_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1044 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%xor_ln67_332 = xor i1 %tmp_11, i1 %tmp_191" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1045 'xor' 'xor_ln67_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%xor_ln67_333 = xor i1 %xor_ln67_332, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1046 'xor' 'xor_ln67_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%zext_ln169_300 = zext i1 %xor_ln67_333" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1047 'zext' 'zext_ln169_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1048 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%xor_ln67_334 = xor i1 %tmp_13, i1 %tmp_192" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1049 'xor' 'xor_ln67_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%xor_ln67_335 = xor i1 %xor_ln67_334, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1050 'xor' 'xor_ln67_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%zext_ln169_301 = zext i1 %xor_ln67_335" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1051 'zext' 'zext_ln169_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1052 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%xor_ln67_336 = xor i1 %tmp_15, i1 %tmp_193" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1053 'xor' 'xor_ln67_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%xor_ln67_337 = xor i1 %xor_ln67_336, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1054 'xor' 'xor_ln67_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%zext_ln169_302 = zext i1 %xor_ln67_337" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1055 'zext' 'zext_ln169_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1056 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%xor_ln67_338 = xor i1 %tmp_17, i1 %tmp_194" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1057 'xor' 'xor_ln67_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%xor_ln67_339 = xor i1 %xor_ln67_338, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1058 'xor' 'xor_ln67_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_171)   --->   "%zext_ln169_303 = zext i1 %xor_ln67_339" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1059 'zext' 'zext_ln169_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1060 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%xor_ln67_340 = xor i1 %tmp_19, i1 %tmp_195" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1061 'xor' 'xor_ln67_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%xor_ln67_341 = xor i1 %xor_ln67_340, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1062 'xor' 'xor_ln67_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_176)   --->   "%zext_ln169_304 = zext i1 %xor_ln67_341" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1063 'zext' 'zext_ln169_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1064 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%xor_ln67_342 = xor i1 %tmp_21, i1 %tmp_196" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1065 'xor' 'xor_ln67_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%xor_ln67_343 = xor i1 %xor_ln67_342, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1066 'xor' 'xor_ln67_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%zext_ln169_305 = zext i1 %xor_ln67_343" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1067 'zext' 'zext_ln169_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1068 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%xor_ln67_344 = xor i1 %tmp_23, i1 %tmp_197" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1069 'xor' 'xor_ln67_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%xor_ln67_345 = xor i1 %xor_ln67_344, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1070 'xor' 'xor_ln67_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%zext_ln169_306 = zext i1 %xor_ln67_345" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1071 'zext' 'zext_ln169_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1072 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%xor_ln67_346 = xor i1 %tmp_25, i1 %tmp_198" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1073 'xor' 'xor_ln67_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%xor_ln67_347 = xor i1 %xor_ln67_346, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1074 'xor' 'xor_ln67_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%zext_ln169_307 = zext i1 %xor_ln67_347" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1075 'zext' 'zext_ln169_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1076 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%xor_ln67_348 = xor i1 %tmp_27, i1 %tmp_199" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1077 'xor' 'xor_ln67_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%xor_ln67_349 = xor i1 %xor_ln67_348, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1078 'xor' 'xor_ln67_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%zext_ln169_308 = zext i1 %xor_ln67_349" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1079 'zext' 'zext_ln169_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1080 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%xor_ln67_350 = xor i1 %tmp_29, i1 %tmp_200" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1081 'xor' 'xor_ln67_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%xor_ln67_351 = xor i1 %xor_ln67_350, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1082 'xor' 'xor_ln67_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_178)   --->   "%zext_ln169_309 = zext i1 %xor_ln67_351" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1083 'zext' 'zext_ln169_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1084 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%xor_ln67_352 = xor i1 %tmp_31, i1 %tmp_201" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1085 'xor' 'xor_ln67_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%xor_ln67_353 = xor i1 %xor_ln67_352, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1086 'xor' 'xor_ln67_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_185)   --->   "%zext_ln169_310 = zext i1 %xor_ln67_353" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1087 'zext' 'zext_ln169_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_355)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1088 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_355)   --->   "%xor_ln67_354 = xor i1 %tmp_33, i1 %tmp_202" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1089 'xor' 'xor_ln67_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_355 = xor i1 %xor_ln67_354, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1090 'xor' 'xor_ln67_355' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln169_311 = zext i1 %xor_ln67_355" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1091 'zext' 'zext_ln169_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1092 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%xor_ln67_356 = xor i1 %tmp_35, i1 %tmp_203" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1093 'xor' 'xor_ln67_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%xor_ln67_357 = xor i1 %xor_ln67_356, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1094 'xor' 'xor_ln67_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_167)   --->   "%zext_ln169_312 = zext i1 %xor_ln67_357" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1095 'zext' 'zext_ln169_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1096 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%xor_ln67_358 = xor i1 %tmp_37, i1 %tmp_204" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1097 'xor' 'xor_ln67_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%xor_ln67_359 = xor i1 %xor_ln67_358, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1098 'xor' 'xor_ln67_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_161)   --->   "%zext_ln169_313 = zext i1 %xor_ln67_359" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1099 'zext' 'zext_ln169_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1100 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%xor_ln67_360 = xor i1 %tmp_39, i1 %tmp_205" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1101 'xor' 'xor_ln67_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%xor_ln67_361 = xor i1 %xor_ln67_360, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1102 'xor' 'xor_ln67_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_168)   --->   "%zext_ln169_314 = zext i1 %xor_ln67_361" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1103 'zext' 'zext_ln169_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_363)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1104 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_363)   --->   "%xor_ln67_362 = xor i1 %tmp_41, i1 %tmp_206" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1105 'xor' 'xor_ln67_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1106 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_363 = xor i1 %xor_ln67_362, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1106 'xor' 'xor_ln67_363' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln169_315 = zext i1 %xor_ln67_363" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1107 'zext' 'zext_ln169_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1108 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%xor_ln67_364 = xor i1 %tmp_43, i1 %tmp_207" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1109 'xor' 'xor_ln67_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%xor_ln67_365 = xor i1 %xor_ln67_364, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1110 'xor' 'xor_ln67_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_164)   --->   "%zext_ln169_316 = zext i1 %xor_ln67_365" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1111 'zext' 'zext_ln169_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1112 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%xor_ln67_366 = xor i1 %tmp_45, i1 %tmp_208" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1113 'xor' 'xor_ln67_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%xor_ln67_367 = xor i1 %xor_ln67_366, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1114 'xor' 'xor_ln67_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%zext_ln169_317 = zext i1 %xor_ln67_367" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1115 'zext' 'zext_ln169_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1116 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%xor_ln67_368 = xor i1 %tmp_47, i1 %tmp_209" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1117 'xor' 'xor_ln67_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%xor_ln67_369 = xor i1 %xor_ln67_368, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1118 'xor' 'xor_ln67_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_179)   --->   "%zext_ln169_318 = zext i1 %xor_ln67_369" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1119 'zext' 'zext_ln169_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1120 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%xor_ln67_370 = xor i1 %tmp_49, i1 %tmp_210" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1121 'xor' 'xor_ln67_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%xor_ln67_371 = xor i1 %xor_ln67_370, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1122 'xor' 'xor_ln67_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_163)   --->   "%zext_ln169_319 = zext i1 %xor_ln67_371" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1123 'zext' 'zext_ln169_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1124 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%xor_ln67_372 = xor i1 %tmp_51, i1 %tmp_211" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1125 'xor' 'xor_ln67_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%xor_ln67_373 = xor i1 %xor_ln67_372, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1126 'xor' 'xor_ln67_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_170)   --->   "%zext_ln169_321 = zext i1 %xor_ln67_373" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1127 'zext' 'zext_ln169_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_375)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1128 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_375)   --->   "%xor_ln67_374 = xor i1 %tmp_53, i1 %tmp_212" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1129 'xor' 'xor_ln67_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_375 = xor i1 %xor_ln67_374, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1130 'xor' 'xor_ln67_375' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln169_322 = zext i1 %xor_ln67_375" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1131 'zext' 'zext_ln169_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1132 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%xor_ln67_376 = xor i1 %tmp_55, i1 %tmp_213" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1133 'xor' 'xor_ln67_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%xor_ln67_377 = xor i1 %xor_ln67_376, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1134 'xor' 'xor_ln67_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_182)   --->   "%zext_ln169_323 = zext i1 %xor_ln67_377" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1135 'zext' 'zext_ln169_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1136 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%xor_ln67_378 = xor i1 %tmp_57, i1 %tmp_214" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1137 'xor' 'xor_ln67_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%xor_ln67_379 = xor i1 %xor_ln67_378, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1138 'xor' 'xor_ln67_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_183)   --->   "%zext_ln169_324 = zext i1 %xor_ln67_379" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1139 'zext' 'zext_ln169_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1140 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%xor_ln67_380 = xor i1 %tmp_59, i1 %tmp_215" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1141 'xor' 'xor_ln67_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%xor_ln67_381 = xor i1 %xor_ln67_380, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1142 'xor' 'xor_ln67_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%zext_ln169_325 = zext i1 %xor_ln67_381" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1143 'zext' 'zext_ln169_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_5, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1144 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%xor_ln67_382 = xor i1 %tmp_61, i1 %tmp_216" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1145 'xor' 'xor_ln67_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%xor_ln67_383 = xor i1 %xor_ln67_382, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1146 'xor' 'xor_ln67_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_175)   --->   "%zext_ln169_326 = zext i1 %xor_ln67_383" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1147 'zext' 'zext_ln169_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_161 = add i2 %zext_ln169_313, i2 %zext_ln169_295" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1148 'add' 'add_ln169_161' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1149 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_163 = add i2 %zext_ln169_305, i2 %zext_ln169_319" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1149 'add' 'add_ln169_163' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1150 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_164 = add i2 %zext_ln169_316, i2 %zext_ln169_298" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1150 'add' 'add_ln169_164' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1151 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_167 = add i2 %zext_ln169_312, i2 %zext_ln169_299" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1151 'add' 'add_ln169_167' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1152 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_168 = add i2 %zext_ln169_306, i2 %zext_ln169_314" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1152 'add' 'add_ln169_168' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1153 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_170 = add i2 %zext_ln169_321, i2 %zext_ln169_297" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1153 'add' 'add_ln169_170' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1154 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_171 = add i2 %zext_ln169_303, i2 %zext_ln169_296" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1154 'add' 'add_ln169_171' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1155 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_175 = add i2 %zext_ln169_325, i2 %zext_ln169_326" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1155 'add' 'add_ln169_175' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1156 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_176 = add i2 %zext_ln169_301, i2 %zext_ln169_304" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1156 'add' 'add_ln169_176' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1157 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_178 = add i2 %zext_ln169_309, i2 %zext_ln169_307" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1157 'add' 'add_ln169_178' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1158 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_179 = add i2 %zext_ln169_318, i2 %zext_ln169_300" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1158 'add' 'add_ln169_179' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1159 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_182 = add i2 %zext_ln169_323, i2 %zext_ln169_317" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1159 'add' 'add_ln169_182' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_183 = add i2 %zext_ln169_308, i2 %zext_ln169_324" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1160 'add' 'add_ln169_183' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1161 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_185 = add i2 %zext_ln169_310, i2 %zext_ln169_302" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1161 'add' 'add_ln169_185' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_186 = add i2 %zext_ln169_311, i2 %zext_ln169_315" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1162 'add' 'add_ln169_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1163 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_187 = add i2 %add_ln169_186, i2 %zext_ln169_322" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1163 'add' 'add_ln169_187' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1164 [1/2] (3.25ns)   --->   "%wgt_6 = load i6 %p_ZL8weights1_6_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 1164 'load' 'wgt_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1165 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%xor_ln67_386 = xor i1 %tmp_1, i1 %tmp_217" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1166 'xor' 'xor_ln67_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%xor_ln67_387 = xor i1 %xor_ln67_386, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1167 'xor' 'xor_ln67_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%zext_ln169_354 = zext i1 %xor_ln67_387" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1168 'zext' 'zext_ln169_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1169 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%xor_ln67_388 = xor i1 %tmp_3, i1 %tmp_218" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1170 'xor' 'xor_ln67_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%xor_ln67_389 = xor i1 %xor_ln67_388, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1171 'xor' 'xor_ln67_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%zext_ln169_355 = zext i1 %xor_ln67_389" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1172 'zext' 'zext_ln169_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1173 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%xor_ln67_390 = xor i1 %tmp_5, i1 %tmp_219" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1174 'xor' 'xor_ln67_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%xor_ln67_391 = xor i1 %xor_ln67_390, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1175 'xor' 'xor_ln67_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%zext_ln169_356 = zext i1 %xor_ln67_391" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1176 'zext' 'zext_ln169_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1177 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%xor_ln67_392 = xor i1 %tmp_7, i1 %tmp_220" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1178 'xor' 'xor_ln67_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%xor_ln67_393 = xor i1 %xor_ln67_392, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1179 'xor' 'xor_ln67_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%zext_ln169_357 = zext i1 %xor_ln67_393" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1180 'zext' 'zext_ln169_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1181 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%xor_ln67_394 = xor i1 %tmp_9, i1 %tmp_221" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1182 'xor' 'xor_ln67_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%xor_ln67_395 = xor i1 %xor_ln67_394, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1183 'xor' 'xor_ln67_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%zext_ln169_358 = zext i1 %xor_ln67_395" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1184 'zext' 'zext_ln169_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1185 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%xor_ln67_396 = xor i1 %tmp_11, i1 %tmp_222" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1186 'xor' 'xor_ln67_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%xor_ln67_397 = xor i1 %xor_ln67_396, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1187 'xor' 'xor_ln67_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%zext_ln169_359 = zext i1 %xor_ln67_397" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1188 'zext' 'zext_ln169_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1189 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%xor_ln67_398 = xor i1 %tmp_13, i1 %tmp_223" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1190 'xor' 'xor_ln67_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%xor_ln67_399 = xor i1 %xor_ln67_398, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1191 'xor' 'xor_ln67_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%zext_ln169_360 = zext i1 %xor_ln67_399" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1192 'zext' 'zext_ln169_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1193 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%xor_ln67_400 = xor i1 %tmp_15, i1 %tmp_224" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1194 'xor' 'xor_ln67_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%xor_ln67_401 = xor i1 %xor_ln67_400, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1195 'xor' 'xor_ln67_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%zext_ln169_361 = zext i1 %xor_ln67_401" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1196 'zext' 'zext_ln169_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1197 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%xor_ln67_402 = xor i1 %tmp_17, i1 %tmp_225" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1198 'xor' 'xor_ln67_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%xor_ln67_403 = xor i1 %xor_ln67_402, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1199 'xor' 'xor_ln67_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_203)   --->   "%zext_ln169_362 = zext i1 %xor_ln67_403" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1200 'zext' 'zext_ln169_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1201 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%xor_ln67_404 = xor i1 %tmp_19, i1 %tmp_226" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1202 'xor' 'xor_ln67_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%xor_ln67_405 = xor i1 %xor_ln67_404, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1203 'xor' 'xor_ln67_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_208)   --->   "%zext_ln169_363 = zext i1 %xor_ln67_405" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1204 'zext' 'zext_ln169_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1205 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%xor_ln67_406 = xor i1 %tmp_21, i1 %tmp_227" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1206 'xor' 'xor_ln67_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%xor_ln67_407 = xor i1 %xor_ln67_406, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1207 'xor' 'xor_ln67_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%zext_ln169_364 = zext i1 %xor_ln67_407" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1208 'zext' 'zext_ln169_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1209 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%xor_ln67_408 = xor i1 %tmp_23, i1 %tmp_228" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1210 'xor' 'xor_ln67_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%xor_ln67_409 = xor i1 %xor_ln67_408, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1211 'xor' 'xor_ln67_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%zext_ln169_365 = zext i1 %xor_ln67_409" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1212 'zext' 'zext_ln169_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1213 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%xor_ln67_410 = xor i1 %tmp_25, i1 %tmp_229" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1214 'xor' 'xor_ln67_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%xor_ln67_411 = xor i1 %xor_ln67_410, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1215 'xor' 'xor_ln67_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%zext_ln169_366 = zext i1 %xor_ln67_411" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1216 'zext' 'zext_ln169_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1217 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%xor_ln67_412 = xor i1 %tmp_27, i1 %tmp_230" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1218 'xor' 'xor_ln67_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%xor_ln67_413 = xor i1 %xor_ln67_412, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1219 'xor' 'xor_ln67_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%zext_ln169_367 = zext i1 %xor_ln67_413" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1220 'zext' 'zext_ln169_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1221 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%xor_ln67_414 = xor i1 %tmp_29, i1 %tmp_231" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1222 'xor' 'xor_ln67_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%xor_ln67_415 = xor i1 %xor_ln67_414, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1223 'xor' 'xor_ln67_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_210)   --->   "%zext_ln169_368 = zext i1 %xor_ln67_415" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1224 'zext' 'zext_ln169_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1225 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%xor_ln67_416 = xor i1 %tmp_31, i1 %tmp_232" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1226 'xor' 'xor_ln67_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%xor_ln67_417 = xor i1 %xor_ln67_416, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1227 'xor' 'xor_ln67_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_217)   --->   "%zext_ln169_369 = zext i1 %xor_ln67_417" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1228 'zext' 'zext_ln169_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_419)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1229 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_419)   --->   "%xor_ln67_418 = xor i1 %tmp_33, i1 %tmp_233" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1230 'xor' 'xor_ln67_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_419 = xor i1 %xor_ln67_418, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1231 'xor' 'xor_ln67_419' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln169_370 = zext i1 %xor_ln67_419" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1232 'zext' 'zext_ln169_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1233 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%xor_ln67_420 = xor i1 %tmp_35, i1 %tmp_234" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1234 'xor' 'xor_ln67_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%xor_ln67_421 = xor i1 %xor_ln67_420, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1235 'xor' 'xor_ln67_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_199)   --->   "%zext_ln169_371 = zext i1 %xor_ln67_421" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1236 'zext' 'zext_ln169_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1237 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%xor_ln67_422 = xor i1 %tmp_37, i1 %tmp_235" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1238 'xor' 'xor_ln67_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%xor_ln67_423 = xor i1 %xor_ln67_422, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1239 'xor' 'xor_ln67_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_193)   --->   "%zext_ln169_372 = zext i1 %xor_ln67_423" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1240 'zext' 'zext_ln169_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1241 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%xor_ln67_424 = xor i1 %tmp_39, i1 %tmp_236" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1242 'xor' 'xor_ln67_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%xor_ln67_425 = xor i1 %xor_ln67_424, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1243 'xor' 'xor_ln67_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_200)   --->   "%zext_ln169_373 = zext i1 %xor_ln67_425" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1244 'zext' 'zext_ln169_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_427)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1245 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_427)   --->   "%xor_ln67_426 = xor i1 %tmp_41, i1 %tmp_237" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1246 'xor' 'xor_ln67_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_427 = xor i1 %xor_ln67_426, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1247 'xor' 'xor_ln67_427' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln169_374 = zext i1 %xor_ln67_427" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1248 'zext' 'zext_ln169_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1249 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%xor_ln67_428 = xor i1 %tmp_43, i1 %tmp_238" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1250 'xor' 'xor_ln67_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%xor_ln67_429 = xor i1 %xor_ln67_428, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1251 'xor' 'xor_ln67_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_196)   --->   "%zext_ln169_375 = zext i1 %xor_ln67_429" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1252 'zext' 'zext_ln169_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1253 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%xor_ln67_430 = xor i1 %tmp_45, i1 %tmp_239" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1254 'xor' 'xor_ln67_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%xor_ln67_431 = xor i1 %xor_ln67_430, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1255 'xor' 'xor_ln67_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%zext_ln169_376 = zext i1 %xor_ln67_431" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1256 'zext' 'zext_ln169_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1257 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%xor_ln67_432 = xor i1 %tmp_47, i1 %tmp_240" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1258 'xor' 'xor_ln67_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%xor_ln67_433 = xor i1 %xor_ln67_432, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1259 'xor' 'xor_ln67_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_211)   --->   "%zext_ln169_377 = zext i1 %xor_ln67_433" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1260 'zext' 'zext_ln169_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1261 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%xor_ln67_434 = xor i1 %tmp_49, i1 %tmp_241" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1262 'xor' 'xor_ln67_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%xor_ln67_435 = xor i1 %xor_ln67_434, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1263 'xor' 'xor_ln67_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_195)   --->   "%zext_ln169_378 = zext i1 %xor_ln67_435" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1264 'zext' 'zext_ln169_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1265 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%xor_ln67_436 = xor i1 %tmp_51, i1 %tmp_242" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1266 'xor' 'xor_ln67_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%xor_ln67_437 = xor i1 %xor_ln67_436, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1267 'xor' 'xor_ln67_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_202)   --->   "%zext_ln169_379 = zext i1 %xor_ln67_437" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1268 'zext' 'zext_ln169_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_439)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1269 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_439)   --->   "%xor_ln67_438 = xor i1 %tmp_53, i1 %tmp_243" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1270 'xor' 'xor_ln67_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1271 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_439 = xor i1 %xor_ln67_438, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1271 'xor' 'xor_ln67_439' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln169_380 = zext i1 %xor_ln67_439" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1272 'zext' 'zext_ln169_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1273 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%xor_ln67_440 = xor i1 %tmp_55, i1 %tmp_244" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1274 'xor' 'xor_ln67_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%xor_ln67_441 = xor i1 %xor_ln67_440, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1275 'xor' 'xor_ln67_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_214)   --->   "%zext_ln169_381 = zext i1 %xor_ln67_441" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1276 'zext' 'zext_ln169_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1277 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%xor_ln67_442 = xor i1 %tmp_57, i1 %tmp_245" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1278 'xor' 'xor_ln67_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%xor_ln67_443 = xor i1 %xor_ln67_442, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1279 'xor' 'xor_ln67_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_215)   --->   "%zext_ln169_382 = zext i1 %xor_ln67_443" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1280 'zext' 'zext_ln169_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1281 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%xor_ln67_444 = xor i1 %tmp_59, i1 %tmp_246" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1282 'xor' 'xor_ln67_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%xor_ln67_445 = xor i1 %xor_ln67_444, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1283 'xor' 'xor_ln67_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%zext_ln169_383 = zext i1 %xor_ln67_445" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1284 'zext' 'zext_ln169_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_6, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1285 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%xor_ln67_446 = xor i1 %tmp_61, i1 %tmp_247" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1286 'xor' 'xor_ln67_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%xor_ln67_447 = xor i1 %xor_ln67_446, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1287 'xor' 'xor_ln67_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_207)   --->   "%zext_ln169_385 = zext i1 %xor_ln67_447" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1288 'zext' 'zext_ln169_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_193 = add i2 %zext_ln169_372, i2 %zext_ln169_354" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1289 'add' 'add_ln169_193' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1290 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_195 = add i2 %zext_ln169_364, i2 %zext_ln169_378" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1290 'add' 'add_ln169_195' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1291 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_196 = add i2 %zext_ln169_375, i2 %zext_ln169_357" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1291 'add' 'add_ln169_196' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_199 = add i2 %zext_ln169_371, i2 %zext_ln169_358" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1292 'add' 'add_ln169_199' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1293 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_200 = add i2 %zext_ln169_365, i2 %zext_ln169_373" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1293 'add' 'add_ln169_200' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1294 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_202 = add i2 %zext_ln169_379, i2 %zext_ln169_356" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1294 'add' 'add_ln169_202' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1295 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_203 = add i2 %zext_ln169_362, i2 %zext_ln169_355" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1295 'add' 'add_ln169_203' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1296 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_207 = add i2 %zext_ln169_383, i2 %zext_ln169_385" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1296 'add' 'add_ln169_207' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1297 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_208 = add i2 %zext_ln169_360, i2 %zext_ln169_363" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1297 'add' 'add_ln169_208' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1298 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_210 = add i2 %zext_ln169_368, i2 %zext_ln169_366" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1298 'add' 'add_ln169_210' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1299 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_211 = add i2 %zext_ln169_377, i2 %zext_ln169_359" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1299 'add' 'add_ln169_211' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1300 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_214 = add i2 %zext_ln169_381, i2 %zext_ln169_376" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1300 'add' 'add_ln169_214' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1301 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_215 = add i2 %zext_ln169_367, i2 %zext_ln169_382" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1301 'add' 'add_ln169_215' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1302 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_217 = add i2 %zext_ln169_369, i2 %zext_ln169_361" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1302 'add' 'add_ln169_217' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_218 = add i2 %zext_ln169_370, i2 %zext_ln169_374" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1303 'add' 'add_ln169_218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1304 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_219 = add i2 %add_ln169_218, i2 %zext_ln169_380" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1304 'add' 'add_ln169_219' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1305 [1/2] (3.25ns)   --->   "%wgt_7 = load i6 %p_ZL8weights1_7_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 1305 'load' 'wgt_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1306 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%xor_ln67_450 = xor i1 %tmp_1, i1 %tmp_248" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1307 'xor' 'xor_ln67_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%xor_ln67_451 = xor i1 %xor_ln67_450, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1308 'xor' 'xor_ln67_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%zext_ln169_412 = zext i1 %xor_ln67_451" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1309 'zext' 'zext_ln169_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1310 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%xor_ln67_452 = xor i1 %tmp_3, i1 %tmp_249" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1311 'xor' 'xor_ln67_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%xor_ln67_453 = xor i1 %xor_ln67_452, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1312 'xor' 'xor_ln67_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%zext_ln169_413 = zext i1 %xor_ln67_453" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1313 'zext' 'zext_ln169_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1314 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%xor_ln67_454 = xor i1 %tmp_5, i1 %tmp_250" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1315 'xor' 'xor_ln67_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%xor_ln67_455 = xor i1 %xor_ln67_454, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1316 'xor' 'xor_ln67_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%zext_ln169_414 = zext i1 %xor_ln67_455" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1317 'zext' 'zext_ln169_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1318 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%xor_ln67_456 = xor i1 %tmp_7, i1 %tmp_251" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1319 'xor' 'xor_ln67_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%xor_ln67_457 = xor i1 %xor_ln67_456, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1320 'xor' 'xor_ln67_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%zext_ln169_415 = zext i1 %xor_ln67_457" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1321 'zext' 'zext_ln169_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1322 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%xor_ln67_458 = xor i1 %tmp_9, i1 %tmp_252" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1323 'xor' 'xor_ln67_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%xor_ln67_459 = xor i1 %xor_ln67_458, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1324 'xor' 'xor_ln67_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%zext_ln169_417 = zext i1 %xor_ln67_459" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1325 'zext' 'zext_ln169_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1326 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%xor_ln67_460 = xor i1 %tmp_11, i1 %tmp_253" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1327 'xor' 'xor_ln67_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%xor_ln67_461 = xor i1 %xor_ln67_460, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1328 'xor' 'xor_ln67_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%zext_ln169_418 = zext i1 %xor_ln67_461" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1329 'zext' 'zext_ln169_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1330 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%xor_ln67_462 = xor i1 %tmp_13, i1 %tmp_254" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1331 'xor' 'xor_ln67_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%xor_ln67_463 = xor i1 %xor_ln67_462, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1332 'xor' 'xor_ln67_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%zext_ln169_419 = zext i1 %xor_ln67_463" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1333 'zext' 'zext_ln169_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1334 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%xor_ln67_464 = xor i1 %tmp_15, i1 %tmp_255" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1335 'xor' 'xor_ln67_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%xor_ln67_465 = xor i1 %xor_ln67_464, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1336 'xor' 'xor_ln67_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%zext_ln169_420 = zext i1 %xor_ln67_465" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1337 'zext' 'zext_ln169_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1338 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%xor_ln67_466 = xor i1 %tmp_17, i1 %tmp_256" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1339 'xor' 'xor_ln67_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%xor_ln67_467 = xor i1 %xor_ln67_466, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1340 'xor' 'xor_ln67_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_235)   --->   "%zext_ln169_421 = zext i1 %xor_ln67_467" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1341 'zext' 'zext_ln169_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1342 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%xor_ln67_468 = xor i1 %tmp_19, i1 %tmp_257" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1343 'xor' 'xor_ln67_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%xor_ln67_469 = xor i1 %xor_ln67_468, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1344 'xor' 'xor_ln67_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_240)   --->   "%zext_ln169_422 = zext i1 %xor_ln67_469" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1345 'zext' 'zext_ln169_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1346 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%xor_ln67_470 = xor i1 %tmp_21, i1 %tmp_258" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1347 'xor' 'xor_ln67_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%xor_ln67_471 = xor i1 %xor_ln67_470, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1348 'xor' 'xor_ln67_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%zext_ln169_423 = zext i1 %xor_ln67_471" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1349 'zext' 'zext_ln169_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1350 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%xor_ln67_472 = xor i1 %tmp_23, i1 %tmp_259" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1351 'xor' 'xor_ln67_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%xor_ln67_473 = xor i1 %xor_ln67_472, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1352 'xor' 'xor_ln67_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%zext_ln169_424 = zext i1 %xor_ln67_473" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1353 'zext' 'zext_ln169_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1354 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%xor_ln67_474 = xor i1 %tmp_25, i1 %tmp_260" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1355 'xor' 'xor_ln67_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%xor_ln67_475 = xor i1 %xor_ln67_474, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1356 'xor' 'xor_ln67_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%zext_ln169_425 = zext i1 %xor_ln67_475" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1357 'zext' 'zext_ln169_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1358 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%xor_ln67_476 = xor i1 %tmp_27, i1 %tmp_261" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1359 'xor' 'xor_ln67_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%xor_ln67_477 = xor i1 %xor_ln67_476, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1360 'xor' 'xor_ln67_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%zext_ln169_426 = zext i1 %xor_ln67_477" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1361 'zext' 'zext_ln169_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1362 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%xor_ln67_478 = xor i1 %tmp_29, i1 %tmp_262" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1363 'xor' 'xor_ln67_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%xor_ln67_479 = xor i1 %xor_ln67_478, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1364 'xor' 'xor_ln67_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_242)   --->   "%zext_ln169_427 = zext i1 %xor_ln67_479" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1365 'zext' 'zext_ln169_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1366 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%xor_ln67_480 = xor i1 %tmp_31, i1 %tmp_263" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1367 'xor' 'xor_ln67_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%xor_ln67_481 = xor i1 %xor_ln67_480, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1368 'xor' 'xor_ln67_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_249)   --->   "%zext_ln169_428 = zext i1 %xor_ln67_481" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1369 'zext' 'zext_ln169_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_483)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1370 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_483)   --->   "%xor_ln67_482 = xor i1 %tmp_33, i1 %tmp_264" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1371 'xor' 'xor_ln67_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1372 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_483 = xor i1 %xor_ln67_482, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1372 'xor' 'xor_ln67_483' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln169_429 = zext i1 %xor_ln67_483" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1373 'zext' 'zext_ln169_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1374 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%xor_ln67_484 = xor i1 %tmp_35, i1 %tmp_265" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1375 'xor' 'xor_ln67_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%xor_ln67_485 = xor i1 %xor_ln67_484, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1376 'xor' 'xor_ln67_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_231)   --->   "%zext_ln169_430 = zext i1 %xor_ln67_485" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1377 'zext' 'zext_ln169_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1378 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%xor_ln67_486 = xor i1 %tmp_37, i1 %tmp_266" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1379 'xor' 'xor_ln67_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%xor_ln67_487 = xor i1 %xor_ln67_486, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1380 'xor' 'xor_ln67_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_225)   --->   "%zext_ln169_431 = zext i1 %xor_ln67_487" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1381 'zext' 'zext_ln169_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1382 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%xor_ln67_488 = xor i1 %tmp_39, i1 %tmp_267" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1383 'xor' 'xor_ln67_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%xor_ln67_489 = xor i1 %xor_ln67_488, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1384 'xor' 'xor_ln67_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_232)   --->   "%zext_ln169_432 = zext i1 %xor_ln67_489" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1385 'zext' 'zext_ln169_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_491)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1386 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_491)   --->   "%xor_ln67_490 = xor i1 %tmp_41, i1 %tmp_268" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1387 'xor' 'xor_ln67_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_491 = xor i1 %xor_ln67_490, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1388 'xor' 'xor_ln67_491' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln169_433 = zext i1 %xor_ln67_491" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1389 'zext' 'zext_ln169_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1390 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%xor_ln67_492 = xor i1 %tmp_43, i1 %tmp_269" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1391 'xor' 'xor_ln67_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%xor_ln67_493 = xor i1 %xor_ln67_492, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1392 'xor' 'xor_ln67_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_228)   --->   "%zext_ln169_434 = zext i1 %xor_ln67_493" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1393 'zext' 'zext_ln169_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1394 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%xor_ln67_494 = xor i1 %tmp_45, i1 %tmp_270" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1395 'xor' 'xor_ln67_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%xor_ln67_495 = xor i1 %xor_ln67_494, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1396 'xor' 'xor_ln67_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%zext_ln169_435 = zext i1 %xor_ln67_495" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1397 'zext' 'zext_ln169_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1398 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%xor_ln67_496 = xor i1 %tmp_47, i1 %tmp_271" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1399 'xor' 'xor_ln67_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%xor_ln67_497 = xor i1 %xor_ln67_496, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1400 'xor' 'xor_ln67_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_243)   --->   "%zext_ln169_436 = zext i1 %xor_ln67_497" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1401 'zext' 'zext_ln169_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1402 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%xor_ln67_498 = xor i1 %tmp_49, i1 %tmp_272" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1403 'xor' 'xor_ln67_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%xor_ln67_499 = xor i1 %xor_ln67_498, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1404 'xor' 'xor_ln67_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_227)   --->   "%zext_ln169_437 = zext i1 %xor_ln67_499" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1405 'zext' 'zext_ln169_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1406 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%xor_ln67_500 = xor i1 %tmp_51, i1 %tmp_273" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1407 'xor' 'xor_ln67_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%xor_ln67_501 = xor i1 %xor_ln67_500, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1408 'xor' 'xor_ln67_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_234)   --->   "%zext_ln169_438 = zext i1 %xor_ln67_501" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1409 'zext' 'zext_ln169_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_503)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1410 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_503)   --->   "%xor_ln67_502 = xor i1 %tmp_53, i1 %tmp_274" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1411 'xor' 'xor_ln67_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1412 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_503 = xor i1 %xor_ln67_502, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1412 'xor' 'xor_ln67_503' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln169_439 = zext i1 %xor_ln67_503" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1413 'zext' 'zext_ln169_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1414 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%xor_ln67_504 = xor i1 %tmp_55, i1 %tmp_275" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1415 'xor' 'xor_ln67_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%xor_ln67_505 = xor i1 %xor_ln67_504, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1416 'xor' 'xor_ln67_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_246)   --->   "%zext_ln169_440 = zext i1 %xor_ln67_505" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1417 'zext' 'zext_ln169_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1418 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%xor_ln67_506 = xor i1 %tmp_57, i1 %tmp_276" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1419 'xor' 'xor_ln67_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%xor_ln67_507 = xor i1 %xor_ln67_506, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1420 'xor' 'xor_ln67_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_247)   --->   "%zext_ln169_441 = zext i1 %xor_ln67_507" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1421 'zext' 'zext_ln169_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1422 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%xor_ln67_508 = xor i1 %tmp_59, i1 %tmp_277" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1423 'xor' 'xor_ln67_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%xor_ln67_509 = xor i1 %xor_ln67_508, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1424 'xor' 'xor_ln67_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%zext_ln169_442 = zext i1 %xor_ln67_509" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1425 'zext' 'zext_ln169_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_7, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1426 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%xor_ln67_510 = xor i1 %tmp_61, i1 %tmp_278" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1427 'xor' 'xor_ln67_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%xor_ln67_511 = xor i1 %xor_ln67_510, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1428 'xor' 'xor_ln67_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_239)   --->   "%zext_ln169_443 = zext i1 %xor_ln67_511" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1429 'zext' 'zext_ln169_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1430 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_225 = add i2 %zext_ln169_431, i2 %zext_ln169_412" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1430 'add' 'add_ln169_225' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1431 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_227 = add i2 %zext_ln169_423, i2 %zext_ln169_437" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1431 'add' 'add_ln169_227' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1432 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_228 = add i2 %zext_ln169_434, i2 %zext_ln169_415" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1432 'add' 'add_ln169_228' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_231 = add i2 %zext_ln169_430, i2 %zext_ln169_417" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1433 'add' 'add_ln169_231' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_232 = add i2 %zext_ln169_424, i2 %zext_ln169_432" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1434 'add' 'add_ln169_232' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1435 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_234 = add i2 %zext_ln169_438, i2 %zext_ln169_414" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1435 'add' 'add_ln169_234' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1436 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_235 = add i2 %zext_ln169_421, i2 %zext_ln169_413" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1436 'add' 'add_ln169_235' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_239 = add i2 %zext_ln169_442, i2 %zext_ln169_443" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1437 'add' 'add_ln169_239' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1438 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_240 = add i2 %zext_ln169_419, i2 %zext_ln169_422" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1438 'add' 'add_ln169_240' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1439 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_242 = add i2 %zext_ln169_427, i2 %zext_ln169_425" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1439 'add' 'add_ln169_242' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1440 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_243 = add i2 %zext_ln169_436, i2 %zext_ln169_418" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1440 'add' 'add_ln169_243' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1441 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_246 = add i2 %zext_ln169_440, i2 %zext_ln169_435" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1441 'add' 'add_ln169_246' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_247 = add i2 %zext_ln169_426, i2 %zext_ln169_441" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1442 'add' 'add_ln169_247' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1443 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_249 = add i2 %zext_ln169_428, i2 %zext_ln169_420" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1443 'add' 'add_ln169_249' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_250 = add i2 %zext_ln169_429, i2 %zext_ln169_433" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1444 'add' 'add_ln169_250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1445 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_251 = add i2 %add_ln169_250, i2 %zext_ln169_439" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1445 'add' 'add_ln169_251' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1446 [1/2] (3.25ns)   --->   "%wgt_8 = load i6 %p_ZL8weights1_8_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 1446 'load' 'wgt_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1447 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%xor_ln67_514 = xor i1 %tmp_1, i1 %tmp_279" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1448 'xor' 'xor_ln67_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%xor_ln67_515 = xor i1 %xor_ln67_514, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1449 'xor' 'xor_ln67_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%zext_ln169_471 = zext i1 %xor_ln67_515" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1450 'zext' 'zext_ln169_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1451 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%xor_ln67_516 = xor i1 %tmp_3, i1 %tmp_280" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1452 'xor' 'xor_ln67_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%xor_ln67_517 = xor i1 %xor_ln67_516, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1453 'xor' 'xor_ln67_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%zext_ln169_472 = zext i1 %xor_ln67_517" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1454 'zext' 'zext_ln169_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1455 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%xor_ln67_518 = xor i1 %tmp_5, i1 %tmp_281" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1456 'xor' 'xor_ln67_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%xor_ln67_519 = xor i1 %xor_ln67_518, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1457 'xor' 'xor_ln67_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%zext_ln169_473 = zext i1 %xor_ln67_519" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1458 'zext' 'zext_ln169_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1459 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%xor_ln67_520 = xor i1 %tmp_7, i1 %tmp_282" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1460 'xor' 'xor_ln67_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%xor_ln67_521 = xor i1 %xor_ln67_520, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1461 'xor' 'xor_ln67_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%zext_ln169_474 = zext i1 %xor_ln67_521" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1462 'zext' 'zext_ln169_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1463 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%xor_ln67_522 = xor i1 %tmp_9, i1 %tmp_283" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1464 'xor' 'xor_ln67_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%xor_ln67_523 = xor i1 %xor_ln67_522, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1465 'xor' 'xor_ln67_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%zext_ln169_475 = zext i1 %xor_ln67_523" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1466 'zext' 'zext_ln169_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1467 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%xor_ln67_524 = xor i1 %tmp_11, i1 %tmp_284" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1468 'xor' 'xor_ln67_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%xor_ln67_525 = xor i1 %xor_ln67_524, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1469 'xor' 'xor_ln67_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%zext_ln169_476 = zext i1 %xor_ln67_525" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1470 'zext' 'zext_ln169_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1471 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%xor_ln67_526 = xor i1 %tmp_13, i1 %tmp_285" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1472 'xor' 'xor_ln67_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%xor_ln67_527 = xor i1 %xor_ln67_526, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1473 'xor' 'xor_ln67_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%zext_ln169_477 = zext i1 %xor_ln67_527" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1474 'zext' 'zext_ln169_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1475 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%xor_ln67_528 = xor i1 %tmp_15, i1 %tmp_286" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1476 'xor' 'xor_ln67_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%xor_ln67_529 = xor i1 %xor_ln67_528, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1477 'xor' 'xor_ln67_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%zext_ln169_478 = zext i1 %xor_ln67_529" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1478 'zext' 'zext_ln169_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1479 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%xor_ln67_530 = xor i1 %tmp_17, i1 %tmp_287" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1480 'xor' 'xor_ln67_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%xor_ln67_531 = xor i1 %xor_ln67_530, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1481 'xor' 'xor_ln67_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_267)   --->   "%zext_ln169_479 = zext i1 %xor_ln67_531" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1482 'zext' 'zext_ln169_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1483 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%xor_ln67_532 = xor i1 %tmp_19, i1 %tmp_288" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1484 'xor' 'xor_ln67_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%xor_ln67_533 = xor i1 %xor_ln67_532, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1485 'xor' 'xor_ln67_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_272)   --->   "%zext_ln169_481 = zext i1 %xor_ln67_533" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1486 'zext' 'zext_ln169_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1487 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%xor_ln67_534 = xor i1 %tmp_21, i1 %tmp_289" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1488 'xor' 'xor_ln67_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%xor_ln67_535 = xor i1 %xor_ln67_534, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1489 'xor' 'xor_ln67_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%zext_ln169_482 = zext i1 %xor_ln67_535" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1490 'zext' 'zext_ln169_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1491 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%xor_ln67_536 = xor i1 %tmp_23, i1 %tmp_290" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1492 'xor' 'xor_ln67_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%xor_ln67_537 = xor i1 %xor_ln67_536, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1493 'xor' 'xor_ln67_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%zext_ln169_483 = zext i1 %xor_ln67_537" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1494 'zext' 'zext_ln169_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1495 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%xor_ln67_538 = xor i1 %tmp_25, i1 %tmp_291" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1496 'xor' 'xor_ln67_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%xor_ln67_539 = xor i1 %xor_ln67_538, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1497 'xor' 'xor_ln67_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%zext_ln169_484 = zext i1 %xor_ln67_539" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1498 'zext' 'zext_ln169_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1499 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%xor_ln67_540 = xor i1 %tmp_27, i1 %tmp_292" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1500 'xor' 'xor_ln67_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%xor_ln67_541 = xor i1 %xor_ln67_540, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1501 'xor' 'xor_ln67_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%zext_ln169_485 = zext i1 %xor_ln67_541" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1502 'zext' 'zext_ln169_485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1503 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%xor_ln67_542 = xor i1 %tmp_29, i1 %tmp_293" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1504 'xor' 'xor_ln67_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%xor_ln67_543 = xor i1 %xor_ln67_542, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1505 'xor' 'xor_ln67_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_274)   --->   "%zext_ln169_486 = zext i1 %xor_ln67_543" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1506 'zext' 'zext_ln169_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1507 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%xor_ln67_544 = xor i1 %tmp_31, i1 %tmp_294" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1508 'xor' 'xor_ln67_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%xor_ln67_545 = xor i1 %xor_ln67_544, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1509 'xor' 'xor_ln67_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_281)   --->   "%zext_ln169_487 = zext i1 %xor_ln67_545" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1510 'zext' 'zext_ln169_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_547)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1511 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_547)   --->   "%xor_ln67_546 = xor i1 %tmp_33, i1 %tmp_295" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1512 'xor' 'xor_ln67_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1513 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_547 = xor i1 %xor_ln67_546, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1513 'xor' 'xor_ln67_547' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln169_488 = zext i1 %xor_ln67_547" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1514 'zext' 'zext_ln169_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1515 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%xor_ln67_548 = xor i1 %tmp_35, i1 %tmp_296" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1516 'xor' 'xor_ln67_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%xor_ln67_549 = xor i1 %xor_ln67_548, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1517 'xor' 'xor_ln67_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_263)   --->   "%zext_ln169_489 = zext i1 %xor_ln67_549" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1518 'zext' 'zext_ln169_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1519 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%xor_ln67_550 = xor i1 %tmp_37, i1 %tmp_297" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1520 'xor' 'xor_ln67_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%xor_ln67_551 = xor i1 %xor_ln67_550, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1521 'xor' 'xor_ln67_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_257)   --->   "%zext_ln169_490 = zext i1 %xor_ln67_551" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1522 'zext' 'zext_ln169_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1523 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%xor_ln67_552 = xor i1 %tmp_39, i1 %tmp_298" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1524 'xor' 'xor_ln67_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%xor_ln67_553 = xor i1 %xor_ln67_552, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1525 'xor' 'xor_ln67_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_264)   --->   "%zext_ln169_491 = zext i1 %xor_ln67_553" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1526 'zext' 'zext_ln169_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_555)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1527 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_555)   --->   "%xor_ln67_554 = xor i1 %tmp_41, i1 %tmp_299" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1528 'xor' 'xor_ln67_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1529 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_555 = xor i1 %xor_ln67_554, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1529 'xor' 'xor_ln67_555' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln169_492 = zext i1 %xor_ln67_555" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1530 'zext' 'zext_ln169_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1531 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%xor_ln67_556 = xor i1 %tmp_43, i1 %tmp_300" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1532 'xor' 'xor_ln67_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%xor_ln67_557 = xor i1 %xor_ln67_556, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1533 'xor' 'xor_ln67_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_260)   --->   "%zext_ln169_493 = zext i1 %xor_ln67_557" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1534 'zext' 'zext_ln169_493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1535 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%xor_ln67_558 = xor i1 %tmp_45, i1 %tmp_301" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1536 'xor' 'xor_ln67_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%xor_ln67_559 = xor i1 %xor_ln67_558, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1537 'xor' 'xor_ln67_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%zext_ln169_494 = zext i1 %xor_ln67_559" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1538 'zext' 'zext_ln169_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1539 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%xor_ln67_560 = xor i1 %tmp_47, i1 %tmp_302" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1540 'xor' 'xor_ln67_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%xor_ln67_561 = xor i1 %xor_ln67_560, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1541 'xor' 'xor_ln67_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_275)   --->   "%zext_ln169_495 = zext i1 %xor_ln67_561" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1542 'zext' 'zext_ln169_495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1543 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%xor_ln67_562 = xor i1 %tmp_49, i1 %tmp_303" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1544 'xor' 'xor_ln67_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%xor_ln67_563 = xor i1 %xor_ln67_562, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1545 'xor' 'xor_ln67_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_259)   --->   "%zext_ln169_496 = zext i1 %xor_ln67_563" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1546 'zext' 'zext_ln169_496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1547 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%xor_ln67_564 = xor i1 %tmp_51, i1 %tmp_304" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1548 'xor' 'xor_ln67_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%xor_ln67_565 = xor i1 %xor_ln67_564, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1549 'xor' 'xor_ln67_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_266)   --->   "%zext_ln169_497 = zext i1 %xor_ln67_565" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1550 'zext' 'zext_ln169_497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_567)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1551 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_567)   --->   "%xor_ln67_566 = xor i1 %tmp_53, i1 %tmp_305" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1552 'xor' 'xor_ln67_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1553 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_567 = xor i1 %xor_ln67_566, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1553 'xor' 'xor_ln67_567' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln169_498 = zext i1 %xor_ln67_567" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1554 'zext' 'zext_ln169_498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1555 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%xor_ln67_568 = xor i1 %tmp_55, i1 %tmp_306" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1556 'xor' 'xor_ln67_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%xor_ln67_569 = xor i1 %xor_ln67_568, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1557 'xor' 'xor_ln67_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_278)   --->   "%zext_ln169_499 = zext i1 %xor_ln67_569" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1558 'zext' 'zext_ln169_499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1559 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%xor_ln67_570 = xor i1 %tmp_57, i1 %tmp_307" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1560 'xor' 'xor_ln67_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%xor_ln67_571 = xor i1 %xor_ln67_570, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1561 'xor' 'xor_ln67_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_279)   --->   "%zext_ln169_500 = zext i1 %xor_ln67_571" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1562 'zext' 'zext_ln169_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1563 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%xor_ln67_572 = xor i1 %tmp_59, i1 %tmp_308" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1564 'xor' 'xor_ln67_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%xor_ln67_573 = xor i1 %xor_ln67_572, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1565 'xor' 'xor_ln67_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%zext_ln169_501 = zext i1 %xor_ln67_573" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1566 'zext' 'zext_ln169_501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_8, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1567 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%xor_ln67_574 = xor i1 %tmp_61, i1 %tmp_309" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1568 'xor' 'xor_ln67_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%xor_ln67_575 = xor i1 %xor_ln67_574, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1569 'xor' 'xor_ln67_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_271)   --->   "%zext_ln169_502 = zext i1 %xor_ln67_575" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1570 'zext' 'zext_ln169_502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1571 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_257 = add i2 %zext_ln169_490, i2 %zext_ln169_471" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1571 'add' 'add_ln169_257' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1572 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_259 = add i2 %zext_ln169_482, i2 %zext_ln169_496" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1572 'add' 'add_ln169_259' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1573 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_260 = add i2 %zext_ln169_493, i2 %zext_ln169_474" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1573 'add' 'add_ln169_260' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1574 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_263 = add i2 %zext_ln169_489, i2 %zext_ln169_475" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1574 'add' 'add_ln169_263' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_264 = add i2 %zext_ln169_483, i2 %zext_ln169_491" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1575 'add' 'add_ln169_264' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1576 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_266 = add i2 %zext_ln169_497, i2 %zext_ln169_473" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1576 'add' 'add_ln169_266' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1577 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_267 = add i2 %zext_ln169_479, i2 %zext_ln169_472" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1577 'add' 'add_ln169_267' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1578 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_271 = add i2 %zext_ln169_501, i2 %zext_ln169_502" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1578 'add' 'add_ln169_271' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1579 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_272 = add i2 %zext_ln169_477, i2 %zext_ln169_481" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1579 'add' 'add_ln169_272' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1580 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_274 = add i2 %zext_ln169_486, i2 %zext_ln169_484" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1580 'add' 'add_ln169_274' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1581 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_275 = add i2 %zext_ln169_495, i2 %zext_ln169_476" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1581 'add' 'add_ln169_275' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_278 = add i2 %zext_ln169_499, i2 %zext_ln169_494" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1582 'add' 'add_ln169_278' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1583 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_279 = add i2 %zext_ln169_485, i2 %zext_ln169_500" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1583 'add' 'add_ln169_279' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1584 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_281 = add i2 %zext_ln169_487, i2 %zext_ln169_478" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1584 'add' 'add_ln169_281' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_282 = add i2 %zext_ln169_488, i2 %zext_ln169_492" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1585 'add' 'add_ln169_282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1586 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_283 = add i2 %add_ln169_282, i2 %zext_ln169_498" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1586 'add' 'add_ln169_283' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1587 [1/2] (3.25ns)   --->   "%wgt_9 = load i6 %p_ZL8weights1_9_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 1587 'load' 'wgt_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1588 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%xor_ln67_578 = xor i1 %tmp_1, i1 %tmp_310" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1589 'xor' 'xor_ln67_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%xor_ln67_579 = xor i1 %xor_ln67_578, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1590 'xor' 'xor_ln67_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%zext_ln169_530 = zext i1 %xor_ln67_579" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1591 'zext' 'zext_ln169_530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1592 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%xor_ln67_580 = xor i1 %tmp_3, i1 %tmp_311" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1593 'xor' 'xor_ln67_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%xor_ln67_581 = xor i1 %xor_ln67_580, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1594 'xor' 'xor_ln67_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%zext_ln169_531 = zext i1 %xor_ln67_581" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1595 'zext' 'zext_ln169_531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1596 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%xor_ln67_582 = xor i1 %tmp_5, i1 %tmp_312" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1597 'xor' 'xor_ln67_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%xor_ln67_583 = xor i1 %xor_ln67_582, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1598 'xor' 'xor_ln67_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%zext_ln169_532 = zext i1 %xor_ln67_583" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1599 'zext' 'zext_ln169_532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1600 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%xor_ln67_584 = xor i1 %tmp_7, i1 %tmp_313" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1601 'xor' 'xor_ln67_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%xor_ln67_585 = xor i1 %xor_ln67_584, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1602 'xor' 'xor_ln67_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%zext_ln169_533 = zext i1 %xor_ln67_585" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1603 'zext' 'zext_ln169_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1604 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%xor_ln67_586 = xor i1 %tmp_9, i1 %tmp_314" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1605 'xor' 'xor_ln67_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%xor_ln67_587 = xor i1 %xor_ln67_586, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1606 'xor' 'xor_ln67_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%zext_ln169_534 = zext i1 %xor_ln67_587" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1607 'zext' 'zext_ln169_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1608 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%xor_ln67_588 = xor i1 %tmp_11, i1 %tmp_315" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1609 'xor' 'xor_ln67_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%xor_ln67_589 = xor i1 %xor_ln67_588, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1610 'xor' 'xor_ln67_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%zext_ln169_535 = zext i1 %xor_ln67_589" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1611 'zext' 'zext_ln169_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1612 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%xor_ln67_590 = xor i1 %tmp_13, i1 %tmp_316" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1613 'xor' 'xor_ln67_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%xor_ln67_591 = xor i1 %xor_ln67_590, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1614 'xor' 'xor_ln67_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%zext_ln169_536 = zext i1 %xor_ln67_591" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1615 'zext' 'zext_ln169_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1616 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%xor_ln67_592 = xor i1 %tmp_15, i1 %tmp_317" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1617 'xor' 'xor_ln67_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%xor_ln67_593 = xor i1 %xor_ln67_592, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1618 'xor' 'xor_ln67_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%zext_ln169_537 = zext i1 %xor_ln67_593" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1619 'zext' 'zext_ln169_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1620 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%xor_ln67_594 = xor i1 %tmp_17, i1 %tmp_318" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1621 'xor' 'xor_ln67_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%xor_ln67_595 = xor i1 %xor_ln67_594, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1622 'xor' 'xor_ln67_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_299)   --->   "%zext_ln169_538 = zext i1 %xor_ln67_595" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1623 'zext' 'zext_ln169_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1624 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%xor_ln67_596 = xor i1 %tmp_19, i1 %tmp_319" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1625 'xor' 'xor_ln67_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%xor_ln67_597 = xor i1 %xor_ln67_596, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1626 'xor' 'xor_ln67_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_304)   --->   "%zext_ln169_539 = zext i1 %xor_ln67_597" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1627 'zext' 'zext_ln169_539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1628 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%xor_ln67_598 = xor i1 %tmp_21, i1 %tmp_320" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1629 'xor' 'xor_ln67_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%xor_ln67_599 = xor i1 %xor_ln67_598, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1630 'xor' 'xor_ln67_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%zext_ln169_540 = zext i1 %xor_ln67_599" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1631 'zext' 'zext_ln169_540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1632 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%xor_ln67_600 = xor i1 %tmp_23, i1 %tmp_321" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1633 'xor' 'xor_ln67_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%xor_ln67_601 = xor i1 %xor_ln67_600, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1634 'xor' 'xor_ln67_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%zext_ln169_541 = zext i1 %xor_ln67_601" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1635 'zext' 'zext_ln169_541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1636 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%xor_ln67_602 = xor i1 %tmp_25, i1 %tmp_322" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1637 'xor' 'xor_ln67_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%xor_ln67_603 = xor i1 %xor_ln67_602, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1638 'xor' 'xor_ln67_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%zext_ln169_542 = zext i1 %xor_ln67_603" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1639 'zext' 'zext_ln169_542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1640 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%xor_ln67_604 = xor i1 %tmp_27, i1 %tmp_323" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1641 'xor' 'xor_ln67_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%xor_ln67_605 = xor i1 %xor_ln67_604, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1642 'xor' 'xor_ln67_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%zext_ln169_543 = zext i1 %xor_ln67_605" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1643 'zext' 'zext_ln169_543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1644 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%xor_ln67_606 = xor i1 %tmp_29, i1 %tmp_324" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1645 'xor' 'xor_ln67_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%xor_ln67_607 = xor i1 %xor_ln67_606, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1646 'xor' 'xor_ln67_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_306)   --->   "%zext_ln169_545 = zext i1 %xor_ln67_607" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1647 'zext' 'zext_ln169_545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1648 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%xor_ln67_608 = xor i1 %tmp_31, i1 %tmp_325" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1649 'xor' 'xor_ln67_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%xor_ln67_609 = xor i1 %xor_ln67_608, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1650 'xor' 'xor_ln67_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_313)   --->   "%zext_ln169_546 = zext i1 %xor_ln67_609" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1651 'zext' 'zext_ln169_546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_611)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1652 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_611)   --->   "%xor_ln67_610 = xor i1 %tmp_33, i1 %tmp_326" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1653 'xor' 'xor_ln67_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1654 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_611 = xor i1 %xor_ln67_610, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1654 'xor' 'xor_ln67_611' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln169_547 = zext i1 %xor_ln67_611" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1655 'zext' 'zext_ln169_547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1656 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%xor_ln67_612 = xor i1 %tmp_35, i1 %tmp_327" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1657 'xor' 'xor_ln67_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%xor_ln67_613 = xor i1 %xor_ln67_612, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1658 'xor' 'xor_ln67_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_295)   --->   "%zext_ln169_548 = zext i1 %xor_ln67_613" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1659 'zext' 'zext_ln169_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1660 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%xor_ln67_614 = xor i1 %tmp_37, i1 %tmp_328" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1661 'xor' 'xor_ln67_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%xor_ln67_615 = xor i1 %xor_ln67_614, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1662 'xor' 'xor_ln67_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_289)   --->   "%zext_ln169_549 = zext i1 %xor_ln67_615" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1663 'zext' 'zext_ln169_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1664 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%xor_ln67_616 = xor i1 %tmp_39, i1 %tmp_329" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1665 'xor' 'xor_ln67_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%xor_ln67_617 = xor i1 %xor_ln67_616, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1666 'xor' 'xor_ln67_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_296)   --->   "%zext_ln169_550 = zext i1 %xor_ln67_617" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1667 'zext' 'zext_ln169_550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_619)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1668 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_619)   --->   "%xor_ln67_618 = xor i1 %tmp_41, i1 %tmp_330" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1669 'xor' 'xor_ln67_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1670 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_619 = xor i1 %xor_ln67_618, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1670 'xor' 'xor_ln67_619' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln169_551 = zext i1 %xor_ln67_619" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1671 'zext' 'zext_ln169_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1672 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%xor_ln67_620 = xor i1 %tmp_43, i1 %tmp_331" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1673 'xor' 'xor_ln67_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%xor_ln67_621 = xor i1 %xor_ln67_620, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1674 'xor' 'xor_ln67_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_292)   --->   "%zext_ln169_552 = zext i1 %xor_ln67_621" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1675 'zext' 'zext_ln169_552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1676 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%xor_ln67_622 = xor i1 %tmp_45, i1 %tmp_332" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1677 'xor' 'xor_ln67_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%xor_ln67_623 = xor i1 %xor_ln67_622, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1678 'xor' 'xor_ln67_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%zext_ln169_553 = zext i1 %xor_ln67_623" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1679 'zext' 'zext_ln169_553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1680 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%xor_ln67_624 = xor i1 %tmp_47, i1 %tmp_333" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1681 'xor' 'xor_ln67_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%xor_ln67_625 = xor i1 %xor_ln67_624, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1682 'xor' 'xor_ln67_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_307)   --->   "%zext_ln169_554 = zext i1 %xor_ln67_625" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1683 'zext' 'zext_ln169_554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1684 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%xor_ln67_626 = xor i1 %tmp_49, i1 %tmp_334" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1685 'xor' 'xor_ln67_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%xor_ln67_627 = xor i1 %xor_ln67_626, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1686 'xor' 'xor_ln67_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_291)   --->   "%zext_ln169_555 = zext i1 %xor_ln67_627" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1687 'zext' 'zext_ln169_555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1688 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%xor_ln67_628 = xor i1 %tmp_51, i1 %tmp_335" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1689 'xor' 'xor_ln67_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%xor_ln67_629 = xor i1 %xor_ln67_628, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1690 'xor' 'xor_ln67_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_298)   --->   "%zext_ln169_556 = zext i1 %xor_ln67_629" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1691 'zext' 'zext_ln169_556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_631)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1692 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_631)   --->   "%xor_ln67_630 = xor i1 %tmp_53, i1 %tmp_336" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1693 'xor' 'xor_ln67_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1694 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_631 = xor i1 %xor_ln67_630, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1694 'xor' 'xor_ln67_631' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln169_557 = zext i1 %xor_ln67_631" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1695 'zext' 'zext_ln169_557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1696 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%xor_ln67_632 = xor i1 %tmp_55, i1 %tmp_337" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1697 'xor' 'xor_ln67_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%xor_ln67_633 = xor i1 %xor_ln67_632, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1698 'xor' 'xor_ln67_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_310)   --->   "%zext_ln169_558 = zext i1 %xor_ln67_633" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1699 'zext' 'zext_ln169_558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1700 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%xor_ln67_634 = xor i1 %tmp_57, i1 %tmp_338" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1701 'xor' 'xor_ln67_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%xor_ln67_635 = xor i1 %xor_ln67_634, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1702 'xor' 'xor_ln67_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_311)   --->   "%zext_ln169_559 = zext i1 %xor_ln67_635" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1703 'zext' 'zext_ln169_559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1704 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%xor_ln67_636 = xor i1 %tmp_59, i1 %tmp_339" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1705 'xor' 'xor_ln67_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%xor_ln67_637 = xor i1 %xor_ln67_636, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1706 'xor' 'xor_ln67_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%zext_ln169_560 = zext i1 %xor_ln67_637" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1707 'zext' 'zext_ln169_560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_9, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1708 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%xor_ln67_638 = xor i1 %tmp_61, i1 %tmp_340" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1709 'xor' 'xor_ln67_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%xor_ln67_639 = xor i1 %xor_ln67_638, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1710 'xor' 'xor_ln67_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_303)   --->   "%zext_ln169_561 = zext i1 %xor_ln67_639" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1711 'zext' 'zext_ln169_561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1712 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_289 = add i2 %zext_ln169_549, i2 %zext_ln169_530" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1712 'add' 'add_ln169_289' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1713 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_291 = add i2 %zext_ln169_540, i2 %zext_ln169_555" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1713 'add' 'add_ln169_291' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1714 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_292 = add i2 %zext_ln169_552, i2 %zext_ln169_533" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1714 'add' 'add_ln169_292' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_295 = add i2 %zext_ln169_548, i2 %zext_ln169_534" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1715 'add' 'add_ln169_295' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1716 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_296 = add i2 %zext_ln169_541, i2 %zext_ln169_550" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1716 'add' 'add_ln169_296' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1717 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_298 = add i2 %zext_ln169_556, i2 %zext_ln169_532" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1717 'add' 'add_ln169_298' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_299 = add i2 %zext_ln169_538, i2 %zext_ln169_531" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1718 'add' 'add_ln169_299' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1719 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_303 = add i2 %zext_ln169_560, i2 %zext_ln169_561" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1719 'add' 'add_ln169_303' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1720 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_304 = add i2 %zext_ln169_536, i2 %zext_ln169_539" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1720 'add' 'add_ln169_304' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1721 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_306 = add i2 %zext_ln169_545, i2 %zext_ln169_542" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1721 'add' 'add_ln169_306' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1722 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_307 = add i2 %zext_ln169_554, i2 %zext_ln169_535" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1722 'add' 'add_ln169_307' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1723 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_310 = add i2 %zext_ln169_558, i2 %zext_ln169_553" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1723 'add' 'add_ln169_310' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1724 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_311 = add i2 %zext_ln169_543, i2 %zext_ln169_559" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1724 'add' 'add_ln169_311' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1725 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_313 = add i2 %zext_ln169_546, i2 %zext_ln169_537" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1725 'add' 'add_ln169_313' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_314 = add i2 %zext_ln169_547, i2 %zext_ln169_551" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1726 'add' 'add_ln169_314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1727 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_315 = add i2 %add_ln169_314, i2 %zext_ln169_557" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1727 'add' 'add_ln169_315' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1728 [1/2] (3.25ns)   --->   "%wgt_10 = load i6 %p_ZL8weights1_10_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 1728 'load' 'wgt_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1729 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%xor_ln67_642 = xor i1 %tmp_1, i1 %tmp_341" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1730 'xor' 'xor_ln67_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%xor_ln67_643 = xor i1 %xor_ln67_642, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1731 'xor' 'xor_ln67_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%zext_ln169_589 = zext i1 %xor_ln67_643" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1732 'zext' 'zext_ln169_589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1733 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%xor_ln67_644 = xor i1 %tmp_3, i1 %tmp_342" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1734 'xor' 'xor_ln67_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%xor_ln67_645 = xor i1 %xor_ln67_644, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1735 'xor' 'xor_ln67_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%zext_ln169_590 = zext i1 %xor_ln67_645" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1736 'zext' 'zext_ln169_590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1737 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%xor_ln67_646 = xor i1 %tmp_5, i1 %tmp_343" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1738 'xor' 'xor_ln67_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%xor_ln67_647 = xor i1 %xor_ln67_646, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1739 'xor' 'xor_ln67_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%zext_ln169_591 = zext i1 %xor_ln67_647" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1740 'zext' 'zext_ln169_591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1741 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%xor_ln67_648 = xor i1 %tmp_7, i1 %tmp_344" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1742 'xor' 'xor_ln67_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%xor_ln67_649 = xor i1 %xor_ln67_648, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1743 'xor' 'xor_ln67_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%zext_ln169_592 = zext i1 %xor_ln67_649" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1744 'zext' 'zext_ln169_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1745 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%xor_ln67_650 = xor i1 %tmp_9, i1 %tmp_345" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1746 'xor' 'xor_ln67_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%xor_ln67_651 = xor i1 %xor_ln67_650, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1747 'xor' 'xor_ln67_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%zext_ln169_593 = zext i1 %xor_ln67_651" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1748 'zext' 'zext_ln169_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1749 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%xor_ln67_652 = xor i1 %tmp_11, i1 %tmp_346" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1750 'xor' 'xor_ln67_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%xor_ln67_653 = xor i1 %xor_ln67_652, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1751 'xor' 'xor_ln67_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%zext_ln169_594 = zext i1 %xor_ln67_653" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1752 'zext' 'zext_ln169_594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1753 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%xor_ln67_654 = xor i1 %tmp_13, i1 %tmp_347" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1754 'xor' 'xor_ln67_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%xor_ln67_655 = xor i1 %xor_ln67_654, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1755 'xor' 'xor_ln67_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%zext_ln169_595 = zext i1 %xor_ln67_655" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1756 'zext' 'zext_ln169_595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1757 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%xor_ln67_656 = xor i1 %tmp_15, i1 %tmp_348" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1758 'xor' 'xor_ln67_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%xor_ln67_657 = xor i1 %xor_ln67_656, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1759 'xor' 'xor_ln67_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%zext_ln169_596 = zext i1 %xor_ln67_657" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1760 'zext' 'zext_ln169_596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1761 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%xor_ln67_658 = xor i1 %tmp_17, i1 %tmp_349" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1762 'xor' 'xor_ln67_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%xor_ln67_659 = xor i1 %xor_ln67_658, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1763 'xor' 'xor_ln67_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_331)   --->   "%zext_ln169_597 = zext i1 %xor_ln67_659" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1764 'zext' 'zext_ln169_597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1765 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%xor_ln67_660 = xor i1 %tmp_19, i1 %tmp_350" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1766 'xor' 'xor_ln67_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%xor_ln67_661 = xor i1 %xor_ln67_660, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1767 'xor' 'xor_ln67_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_336)   --->   "%zext_ln169_598 = zext i1 %xor_ln67_661" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1768 'zext' 'zext_ln169_598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1769 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%xor_ln67_662 = xor i1 %tmp_21, i1 %tmp_351" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1770 'xor' 'xor_ln67_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%xor_ln67_663 = xor i1 %xor_ln67_662, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1771 'xor' 'xor_ln67_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%zext_ln169_599 = zext i1 %xor_ln67_663" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1772 'zext' 'zext_ln169_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1773 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%xor_ln67_664 = xor i1 %tmp_23, i1 %tmp_352" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1774 'xor' 'xor_ln67_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%xor_ln67_665 = xor i1 %xor_ln67_664, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1775 'xor' 'xor_ln67_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%zext_ln169_600 = zext i1 %xor_ln67_665" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1776 'zext' 'zext_ln169_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1777 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%xor_ln67_666 = xor i1 %tmp_25, i1 %tmp_353" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1778 'xor' 'xor_ln67_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%xor_ln67_667 = xor i1 %xor_ln67_666, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1779 'xor' 'xor_ln67_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%zext_ln169_601 = zext i1 %xor_ln67_667" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1780 'zext' 'zext_ln169_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1781 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%xor_ln67_668 = xor i1 %tmp_27, i1 %tmp_354" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1782 'xor' 'xor_ln67_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%xor_ln67_669 = xor i1 %xor_ln67_668, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1783 'xor' 'xor_ln67_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%zext_ln169_602 = zext i1 %xor_ln67_669" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1784 'zext' 'zext_ln169_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1785 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%xor_ln67_670 = xor i1 %tmp_29, i1 %tmp_355" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1786 'xor' 'xor_ln67_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%xor_ln67_671 = xor i1 %xor_ln67_670, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1787 'xor' 'xor_ln67_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_338)   --->   "%zext_ln169_603 = zext i1 %xor_ln67_671" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1788 'zext' 'zext_ln169_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1789 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%xor_ln67_672 = xor i1 %tmp_31, i1 %tmp_356" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1790 'xor' 'xor_ln67_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%xor_ln67_673 = xor i1 %xor_ln67_672, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1791 'xor' 'xor_ln67_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_345)   --->   "%zext_ln169_604 = zext i1 %xor_ln67_673" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1792 'zext' 'zext_ln169_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_675)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1793 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_675)   --->   "%xor_ln67_674 = xor i1 %tmp_33, i1 %tmp_357" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1794 'xor' 'xor_ln67_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_675 = xor i1 %xor_ln67_674, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1795 'xor' 'xor_ln67_675' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1796 [1/1] (0.00ns)   --->   "%zext_ln169_605 = zext i1 %xor_ln67_675" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1796 'zext' 'zext_ln169_605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1797 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%xor_ln67_676 = xor i1 %tmp_35, i1 %tmp_358" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1798 'xor' 'xor_ln67_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%xor_ln67_677 = xor i1 %xor_ln67_676, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1799 'xor' 'xor_ln67_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_327)   --->   "%zext_ln169_606 = zext i1 %xor_ln67_677" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1800 'zext' 'zext_ln169_606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1801 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%xor_ln67_678 = xor i1 %tmp_37, i1 %tmp_359" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1802 'xor' 'xor_ln67_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%xor_ln67_679 = xor i1 %xor_ln67_678, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1803 'xor' 'xor_ln67_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_321)   --->   "%zext_ln169_607 = zext i1 %xor_ln67_679" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1804 'zext' 'zext_ln169_607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1805 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%xor_ln67_680 = xor i1 %tmp_39, i1 %tmp_360" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1806 'xor' 'xor_ln67_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%xor_ln67_681 = xor i1 %xor_ln67_680, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1807 'xor' 'xor_ln67_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_328)   --->   "%zext_ln169_609 = zext i1 %xor_ln67_681" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1808 'zext' 'zext_ln169_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_683)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1809 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_683)   --->   "%xor_ln67_682 = xor i1 %tmp_41, i1 %tmp_361" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1810 'xor' 'xor_ln67_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1811 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_683 = xor i1 %xor_ln67_682, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1811 'xor' 'xor_ln67_683' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1812 [1/1] (0.00ns)   --->   "%zext_ln169_610 = zext i1 %xor_ln67_683" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1812 'zext' 'zext_ln169_610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1813 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%xor_ln67_684 = xor i1 %tmp_43, i1 %tmp_362" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1814 'xor' 'xor_ln67_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%xor_ln67_685 = xor i1 %xor_ln67_684, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1815 'xor' 'xor_ln67_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_324)   --->   "%zext_ln169_611 = zext i1 %xor_ln67_685" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1816 'zext' 'zext_ln169_611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1817 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%xor_ln67_686 = xor i1 %tmp_45, i1 %tmp_363" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1818 'xor' 'xor_ln67_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%xor_ln67_687 = xor i1 %xor_ln67_686, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1819 'xor' 'xor_ln67_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%zext_ln169_612 = zext i1 %xor_ln67_687" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1820 'zext' 'zext_ln169_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1821 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%xor_ln67_688 = xor i1 %tmp_47, i1 %tmp_364" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1822 'xor' 'xor_ln67_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%xor_ln67_689 = xor i1 %xor_ln67_688, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1823 'xor' 'xor_ln67_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_339)   --->   "%zext_ln169_613 = zext i1 %xor_ln67_689" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1824 'zext' 'zext_ln169_613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1825 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%xor_ln67_690 = xor i1 %tmp_49, i1 %tmp_365" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1826 'xor' 'xor_ln67_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%xor_ln67_691 = xor i1 %xor_ln67_690, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1827 'xor' 'xor_ln67_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_323)   --->   "%zext_ln169_614 = zext i1 %xor_ln67_691" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1828 'zext' 'zext_ln169_614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1829 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%xor_ln67_692 = xor i1 %tmp_51, i1 %tmp_366" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1830 'xor' 'xor_ln67_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%xor_ln67_693 = xor i1 %xor_ln67_692, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1831 'xor' 'xor_ln67_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_330)   --->   "%zext_ln169_615 = zext i1 %xor_ln67_693" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1832 'zext' 'zext_ln169_615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_695)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1833 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_695)   --->   "%xor_ln67_694 = xor i1 %tmp_53, i1 %tmp_367" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1834 'xor' 'xor_ln67_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1835 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_695 = xor i1 %xor_ln67_694, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1835 'xor' 'xor_ln67_695' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln169_616 = zext i1 %xor_ln67_695" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1836 'zext' 'zext_ln169_616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1837 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%xor_ln67_696 = xor i1 %tmp_55, i1 %tmp_368" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1838 'xor' 'xor_ln67_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%xor_ln67_697 = xor i1 %xor_ln67_696, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1839 'xor' 'xor_ln67_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_342)   --->   "%zext_ln169_617 = zext i1 %xor_ln67_697" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1840 'zext' 'zext_ln169_617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1841 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%xor_ln67_698 = xor i1 %tmp_57, i1 %tmp_369" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1842 'xor' 'xor_ln67_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%xor_ln67_699 = xor i1 %xor_ln67_698, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1843 'xor' 'xor_ln67_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_343)   --->   "%zext_ln169_618 = zext i1 %xor_ln67_699" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1844 'zext' 'zext_ln169_618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1845 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%xor_ln67_700 = xor i1 %tmp_59, i1 %tmp_370" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1846 'xor' 'xor_ln67_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%xor_ln67_701 = xor i1 %xor_ln67_700, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1847 'xor' 'xor_ln67_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%zext_ln169_619 = zext i1 %xor_ln67_701" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1848 'zext' 'zext_ln169_619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_10, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1849 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%xor_ln67_702 = xor i1 %tmp_61, i1 %tmp_371" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1850 'xor' 'xor_ln67_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%xor_ln67_703 = xor i1 %xor_ln67_702, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1851 'xor' 'xor_ln67_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_335)   --->   "%zext_ln169_620 = zext i1 %xor_ln67_703" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1852 'zext' 'zext_ln169_620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1853 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_321 = add i2 %zext_ln169_607, i2 %zext_ln169_589" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1853 'add' 'add_ln169_321' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1854 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_323 = add i2 %zext_ln169_599, i2 %zext_ln169_614" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1854 'add' 'add_ln169_323' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1855 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_324 = add i2 %zext_ln169_611, i2 %zext_ln169_592" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1855 'add' 'add_ln169_324' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1856 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_327 = add i2 %zext_ln169_606, i2 %zext_ln169_593" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1856 'add' 'add_ln169_327' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1857 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_328 = add i2 %zext_ln169_600, i2 %zext_ln169_609" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1857 'add' 'add_ln169_328' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1858 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_330 = add i2 %zext_ln169_615, i2 %zext_ln169_591" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1858 'add' 'add_ln169_330' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1859 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_331 = add i2 %zext_ln169_597, i2 %zext_ln169_590" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1859 'add' 'add_ln169_331' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_335 = add i2 %zext_ln169_619, i2 %zext_ln169_620" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1860 'add' 'add_ln169_335' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1861 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_336 = add i2 %zext_ln169_595, i2 %zext_ln169_598" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1861 'add' 'add_ln169_336' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1862 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_338 = add i2 %zext_ln169_603, i2 %zext_ln169_601" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1862 'add' 'add_ln169_338' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1863 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_339 = add i2 %zext_ln169_613, i2 %zext_ln169_594" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1863 'add' 'add_ln169_339' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1864 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_342 = add i2 %zext_ln169_617, i2 %zext_ln169_612" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1864 'add' 'add_ln169_342' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1865 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_343 = add i2 %zext_ln169_602, i2 %zext_ln169_618" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1865 'add' 'add_ln169_343' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1866 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_345 = add i2 %zext_ln169_604, i2 %zext_ln169_596" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1866 'add' 'add_ln169_345' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_346 = add i2 %zext_ln169_605, i2 %zext_ln169_610" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1867 'add' 'add_ln169_346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1868 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_347 = add i2 %add_ln169_346, i2 %zext_ln169_616" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1868 'add' 'add_ln169_347' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1869 [1/2] (3.25ns)   --->   "%wgt_11 = load i6 %p_ZL8weights1_11_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 1869 'load' 'wgt_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1870 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%xor_ln67_706 = xor i1 %tmp_1, i1 %tmp_372" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1871 'xor' 'xor_ln67_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%xor_ln67_707 = xor i1 %xor_ln67_706, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1872 'xor' 'xor_ln67_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%zext_ln169_648 = zext i1 %xor_ln67_707" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1873 'zext' 'zext_ln169_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1874 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%xor_ln67_708 = xor i1 %tmp_3, i1 %tmp_373" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1875 'xor' 'xor_ln67_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%xor_ln67_709 = xor i1 %xor_ln67_708, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1876 'xor' 'xor_ln67_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%zext_ln169_649 = zext i1 %xor_ln67_709" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1877 'zext' 'zext_ln169_649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1878 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%xor_ln67_710 = xor i1 %tmp_5, i1 %tmp_374" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1879 'xor' 'xor_ln67_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%xor_ln67_711 = xor i1 %xor_ln67_710, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1880 'xor' 'xor_ln67_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%zext_ln169_650 = zext i1 %xor_ln67_711" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1881 'zext' 'zext_ln169_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1882 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%xor_ln67_712 = xor i1 %tmp_7, i1 %tmp_375" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1883 'xor' 'xor_ln67_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%xor_ln67_713 = xor i1 %xor_ln67_712, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1884 'xor' 'xor_ln67_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%zext_ln169_651 = zext i1 %xor_ln67_713" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1885 'zext' 'zext_ln169_651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1886 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%xor_ln67_714 = xor i1 %tmp_9, i1 %tmp_376" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1887 'xor' 'xor_ln67_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%xor_ln67_715 = xor i1 %xor_ln67_714, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1888 'xor' 'xor_ln67_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%zext_ln169_652 = zext i1 %xor_ln67_715" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1889 'zext' 'zext_ln169_652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1890 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%xor_ln67_716 = xor i1 %tmp_11, i1 %tmp_377" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1891 'xor' 'xor_ln67_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%xor_ln67_717 = xor i1 %xor_ln67_716, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1892 'xor' 'xor_ln67_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%zext_ln169_653 = zext i1 %xor_ln67_717" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1893 'zext' 'zext_ln169_653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1894 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%xor_ln67_718 = xor i1 %tmp_13, i1 %tmp_378" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1895 'xor' 'xor_ln67_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%xor_ln67_719 = xor i1 %xor_ln67_718, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1896 'xor' 'xor_ln67_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%zext_ln169_654 = zext i1 %xor_ln67_719" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1897 'zext' 'zext_ln169_654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1898 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%xor_ln67_720 = xor i1 %tmp_15, i1 %tmp_379" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1899 'xor' 'xor_ln67_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%xor_ln67_721 = xor i1 %xor_ln67_720, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1900 'xor' 'xor_ln67_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%zext_ln169_655 = zext i1 %xor_ln67_721" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1901 'zext' 'zext_ln169_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1902 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%xor_ln67_722 = xor i1 %tmp_17, i1 %tmp_380" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1903 'xor' 'xor_ln67_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%xor_ln67_723 = xor i1 %xor_ln67_722, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1904 'xor' 'xor_ln67_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_363)   --->   "%zext_ln169_656 = zext i1 %xor_ln67_723" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1905 'zext' 'zext_ln169_656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1906 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%xor_ln67_724 = xor i1 %tmp_19, i1 %tmp_381" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1907 'xor' 'xor_ln67_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%xor_ln67_725 = xor i1 %xor_ln67_724, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1908 'xor' 'xor_ln67_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_368)   --->   "%zext_ln169_657 = zext i1 %xor_ln67_725" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1909 'zext' 'zext_ln169_657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1910 'bitselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%xor_ln67_726 = xor i1 %tmp_21, i1 %tmp_382" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1911 'xor' 'xor_ln67_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%xor_ln67_727 = xor i1 %xor_ln67_726, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1912 'xor' 'xor_ln67_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%zext_ln169_658 = zext i1 %xor_ln67_727" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1913 'zext' 'zext_ln169_658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1914 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%xor_ln67_728 = xor i1 %tmp_23, i1 %tmp_383" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1915 'xor' 'xor_ln67_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%xor_ln67_729 = xor i1 %xor_ln67_728, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1916 'xor' 'xor_ln67_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%zext_ln169_659 = zext i1 %xor_ln67_729" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1917 'zext' 'zext_ln169_659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1918 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%xor_ln67_730 = xor i1 %tmp_25, i1 %tmp_384" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1919 'xor' 'xor_ln67_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%xor_ln67_731 = xor i1 %xor_ln67_730, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1920 'xor' 'xor_ln67_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%zext_ln169_660 = zext i1 %xor_ln67_731" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1921 'zext' 'zext_ln169_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1922 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%xor_ln67_732 = xor i1 %tmp_27, i1 %tmp_385" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1923 'xor' 'xor_ln67_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%xor_ln67_733 = xor i1 %xor_ln67_732, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1924 'xor' 'xor_ln67_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%zext_ln169_661 = zext i1 %xor_ln67_733" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1925 'zext' 'zext_ln169_661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1926 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%xor_ln67_734 = xor i1 %tmp_29, i1 %tmp_386" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1927 'xor' 'xor_ln67_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%xor_ln67_735 = xor i1 %xor_ln67_734, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1928 'xor' 'xor_ln67_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_370)   --->   "%zext_ln169_662 = zext i1 %xor_ln67_735" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1929 'zext' 'zext_ln169_662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1930 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%xor_ln67_736 = xor i1 %tmp_31, i1 %tmp_387" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1931 'xor' 'xor_ln67_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%xor_ln67_737 = xor i1 %xor_ln67_736, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1932 'xor' 'xor_ln67_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_377)   --->   "%zext_ln169_663 = zext i1 %xor_ln67_737" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1933 'zext' 'zext_ln169_663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_739)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1934 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_739)   --->   "%xor_ln67_738 = xor i1 %tmp_33, i1 %tmp_388" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1935 'xor' 'xor_ln67_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1936 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_739 = xor i1 %xor_ln67_738, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1936 'xor' 'xor_ln67_739' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln169_664 = zext i1 %xor_ln67_739" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1937 'zext' 'zext_ln169_664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1938 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%xor_ln67_740 = xor i1 %tmp_35, i1 %tmp_389" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1939 'xor' 'xor_ln67_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%xor_ln67_741 = xor i1 %xor_ln67_740, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1940 'xor' 'xor_ln67_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_359)   --->   "%zext_ln169_665 = zext i1 %xor_ln67_741" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1941 'zext' 'zext_ln169_665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1942 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%xor_ln67_742 = xor i1 %tmp_37, i1 %tmp_390" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1943 'xor' 'xor_ln67_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%xor_ln67_743 = xor i1 %xor_ln67_742, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1944 'xor' 'xor_ln67_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_353)   --->   "%zext_ln169_666 = zext i1 %xor_ln67_743" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1945 'zext' 'zext_ln169_666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1946 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%xor_ln67_744 = xor i1 %tmp_39, i1 %tmp_391" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1947 'xor' 'xor_ln67_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%xor_ln67_745 = xor i1 %xor_ln67_744, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1948 'xor' 'xor_ln67_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_360)   --->   "%zext_ln169_667 = zext i1 %xor_ln67_745" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1949 'zext' 'zext_ln169_667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_747)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1950 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_747)   --->   "%xor_ln67_746 = xor i1 %tmp_41, i1 %tmp_392" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1951 'xor' 'xor_ln67_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1952 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_747 = xor i1 %xor_ln67_746, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1952 'xor' 'xor_ln67_747' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln169_668 = zext i1 %xor_ln67_747" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1953 'zext' 'zext_ln169_668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1954 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%xor_ln67_748 = xor i1 %tmp_43, i1 %tmp_393" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1955 'xor' 'xor_ln67_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%xor_ln67_749 = xor i1 %xor_ln67_748, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1956 'xor' 'xor_ln67_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_356)   --->   "%zext_ln169_669 = zext i1 %xor_ln67_749" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1957 'zext' 'zext_ln169_669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1958 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%xor_ln67_750 = xor i1 %tmp_45, i1 %tmp_394" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1959 'xor' 'xor_ln67_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%xor_ln67_751 = xor i1 %xor_ln67_750, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1960 'xor' 'xor_ln67_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%zext_ln169_670 = zext i1 %xor_ln67_751" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1961 'zext' 'zext_ln169_670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1962 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%xor_ln67_752 = xor i1 %tmp_47, i1 %tmp_395" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1963 'xor' 'xor_ln67_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%xor_ln67_753 = xor i1 %xor_ln67_752, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1964 'xor' 'xor_ln67_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_371)   --->   "%zext_ln169_671 = zext i1 %xor_ln67_753" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1965 'zext' 'zext_ln169_671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1966 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%xor_ln67_754 = xor i1 %tmp_49, i1 %tmp_396" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1967 'xor' 'xor_ln67_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%xor_ln67_755 = xor i1 %xor_ln67_754, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1968 'xor' 'xor_ln67_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_355)   --->   "%zext_ln169_673 = zext i1 %xor_ln67_755" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1969 'zext' 'zext_ln169_673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1970 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%xor_ln67_756 = xor i1 %tmp_51, i1 %tmp_397" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1971 'xor' 'xor_ln67_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%xor_ln67_757 = xor i1 %xor_ln67_756, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1972 'xor' 'xor_ln67_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_362)   --->   "%zext_ln169_674 = zext i1 %xor_ln67_757" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1973 'zext' 'zext_ln169_674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_759)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1974 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_759)   --->   "%xor_ln67_758 = xor i1 %tmp_53, i1 %tmp_398" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1975 'xor' 'xor_ln67_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1976 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_759 = xor i1 %xor_ln67_758, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1976 'xor' 'xor_ln67_759' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln169_675 = zext i1 %xor_ln67_759" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1977 'zext' 'zext_ln169_675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1978 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%xor_ln67_760 = xor i1 %tmp_55, i1 %tmp_399" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1979 'xor' 'xor_ln67_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%xor_ln67_761 = xor i1 %xor_ln67_760, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1980 'xor' 'xor_ln67_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_374)   --->   "%zext_ln169_676 = zext i1 %xor_ln67_761" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1981 'zext' 'zext_ln169_676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1982 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%xor_ln67_762 = xor i1 %tmp_57, i1 %tmp_400" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1983 'xor' 'xor_ln67_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%xor_ln67_763 = xor i1 %xor_ln67_762, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1984 'xor' 'xor_ln67_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_375)   --->   "%zext_ln169_677 = zext i1 %xor_ln67_763" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1985 'zext' 'zext_ln169_677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1986 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%xor_ln67_764 = xor i1 %tmp_59, i1 %tmp_401" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1987 'xor' 'xor_ln67_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%xor_ln67_765 = xor i1 %xor_ln67_764, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1988 'xor' 'xor_ln67_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%zext_ln169_678 = zext i1 %xor_ln67_765" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1989 'zext' 'zext_ln169_678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_11, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1990 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%xor_ln67_766 = xor i1 %tmp_61, i1 %tmp_402" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1991 'xor' 'xor_ln67_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%xor_ln67_767 = xor i1 %xor_ln67_766, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1992 'xor' 'xor_ln67_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_367)   --->   "%zext_ln169_679 = zext i1 %xor_ln67_767" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1993 'zext' 'zext_ln169_679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1994 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_353 = add i2 %zext_ln169_666, i2 %zext_ln169_648" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1994 'add' 'add_ln169_353' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_355 = add i2 %zext_ln169_658, i2 %zext_ln169_673" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1995 'add' 'add_ln169_355' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1996 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_356 = add i2 %zext_ln169_669, i2 %zext_ln169_651" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1996 'add' 'add_ln169_356' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1997 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_359 = add i2 %zext_ln169_665, i2 %zext_ln169_652" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1997 'add' 'add_ln169_359' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1998 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_360 = add i2 %zext_ln169_659, i2 %zext_ln169_667" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1998 'add' 'add_ln169_360' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1999 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_362 = add i2 %zext_ln169_674, i2 %zext_ln169_650" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 1999 'add' 'add_ln169_362' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2000 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_363 = add i2 %zext_ln169_656, i2 %zext_ln169_649" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2000 'add' 'add_ln169_363' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2001 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_367 = add i2 %zext_ln169_678, i2 %zext_ln169_679" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2001 'add' 'add_ln169_367' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_368 = add i2 %zext_ln169_654, i2 %zext_ln169_657" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2002 'add' 'add_ln169_368' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2003 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_370 = add i2 %zext_ln169_662, i2 %zext_ln169_660" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2003 'add' 'add_ln169_370' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2004 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_371 = add i2 %zext_ln169_671, i2 %zext_ln169_653" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2004 'add' 'add_ln169_371' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_374 = add i2 %zext_ln169_676, i2 %zext_ln169_670" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2005 'add' 'add_ln169_374' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_375 = add i2 %zext_ln169_661, i2 %zext_ln169_677" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2006 'add' 'add_ln169_375' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2007 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_377 = add i2 %zext_ln169_663, i2 %zext_ln169_655" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2007 'add' 'add_ln169_377' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_378 = add i2 %zext_ln169_664, i2 %zext_ln169_668" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2008 'add' 'add_ln169_378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2009 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_379 = add i2 %add_ln169_378, i2 %zext_ln169_675" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2009 'add' 'add_ln169_379' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2010 [1/2] (3.25ns)   --->   "%wgt_12 = load i6 %p_ZL8weights1_12_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 2010 'load' 'wgt_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2011 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%xor_ln67_770 = xor i1 %tmp_1, i1 %tmp_403" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2012 'xor' 'xor_ln67_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%xor_ln67_771 = xor i1 %xor_ln67_770, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2013 'xor' 'xor_ln67_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%zext_ln169_707 = zext i1 %xor_ln67_771" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2014 'zext' 'zext_ln169_707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2015 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%xor_ln67_772 = xor i1 %tmp_3, i1 %tmp_404" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2016 'xor' 'xor_ln67_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%xor_ln67_773 = xor i1 %xor_ln67_772, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2017 'xor' 'xor_ln67_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%zext_ln169_708 = zext i1 %xor_ln67_773" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2018 'zext' 'zext_ln169_708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2019 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%xor_ln67_774 = xor i1 %tmp_5, i1 %tmp_405" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2020 'xor' 'xor_ln67_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%xor_ln67_775 = xor i1 %xor_ln67_774, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2021 'xor' 'xor_ln67_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%zext_ln169_709 = zext i1 %xor_ln67_775" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2022 'zext' 'zext_ln169_709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2023 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%xor_ln67_776 = xor i1 %tmp_7, i1 %tmp_406" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2024 'xor' 'xor_ln67_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%xor_ln67_777 = xor i1 %xor_ln67_776, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2025 'xor' 'xor_ln67_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%zext_ln169_710 = zext i1 %xor_ln67_777" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2026 'zext' 'zext_ln169_710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2027 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%xor_ln67_778 = xor i1 %tmp_9, i1 %tmp_407" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2028 'xor' 'xor_ln67_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%xor_ln67_779 = xor i1 %xor_ln67_778, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2029 'xor' 'xor_ln67_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%zext_ln169_711 = zext i1 %xor_ln67_779" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2030 'zext' 'zext_ln169_711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2031 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%xor_ln67_780 = xor i1 %tmp_11, i1 %tmp_408" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2032 'xor' 'xor_ln67_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%xor_ln67_781 = xor i1 %xor_ln67_780, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2033 'xor' 'xor_ln67_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%zext_ln169_712 = zext i1 %xor_ln67_781" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2034 'zext' 'zext_ln169_712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2035 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%xor_ln67_782 = xor i1 %tmp_13, i1 %tmp_409" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2036 'xor' 'xor_ln67_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%xor_ln67_783 = xor i1 %xor_ln67_782, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2037 'xor' 'xor_ln67_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%zext_ln169_713 = zext i1 %xor_ln67_783" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2038 'zext' 'zext_ln169_713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2039 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%xor_ln67_784 = xor i1 %tmp_15, i1 %tmp_410" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2040 'xor' 'xor_ln67_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%xor_ln67_785 = xor i1 %xor_ln67_784, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2041 'xor' 'xor_ln67_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%zext_ln169_714 = zext i1 %xor_ln67_785" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2042 'zext' 'zext_ln169_714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2043 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%xor_ln67_786 = xor i1 %tmp_17, i1 %tmp_411" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2044 'xor' 'xor_ln67_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%xor_ln67_787 = xor i1 %xor_ln67_786, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2045 'xor' 'xor_ln67_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_395)   --->   "%zext_ln169_715 = zext i1 %xor_ln67_787" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2046 'zext' 'zext_ln169_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2047 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%xor_ln67_788 = xor i1 %tmp_19, i1 %tmp_412" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2048 'xor' 'xor_ln67_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%xor_ln67_789 = xor i1 %xor_ln67_788, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2049 'xor' 'xor_ln67_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_400)   --->   "%zext_ln169_716 = zext i1 %xor_ln67_789" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2050 'zext' 'zext_ln169_716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2051 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%xor_ln67_790 = xor i1 %tmp_21, i1 %tmp_413" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2052 'xor' 'xor_ln67_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%xor_ln67_791 = xor i1 %xor_ln67_790, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2053 'xor' 'xor_ln67_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%zext_ln169_717 = zext i1 %xor_ln67_791" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2054 'zext' 'zext_ln169_717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2055 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%xor_ln67_792 = xor i1 %tmp_23, i1 %tmp_414" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2056 'xor' 'xor_ln67_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%xor_ln67_793 = xor i1 %xor_ln67_792, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2057 'xor' 'xor_ln67_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%zext_ln169_718 = zext i1 %xor_ln67_793" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2058 'zext' 'zext_ln169_718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2059 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%xor_ln67_794 = xor i1 %tmp_25, i1 %tmp_415" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2060 'xor' 'xor_ln67_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%xor_ln67_795 = xor i1 %xor_ln67_794, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2061 'xor' 'xor_ln67_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%zext_ln169_719 = zext i1 %xor_ln67_795" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2062 'zext' 'zext_ln169_719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2063 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%xor_ln67_796 = xor i1 %tmp_27, i1 %tmp_416" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2064 'xor' 'xor_ln67_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%xor_ln67_797 = xor i1 %xor_ln67_796, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2065 'xor' 'xor_ln67_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%zext_ln169_720 = zext i1 %xor_ln67_797" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2066 'zext' 'zext_ln169_720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2067 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%xor_ln67_798 = xor i1 %tmp_29, i1 %tmp_417" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2068 'xor' 'xor_ln67_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%xor_ln67_799 = xor i1 %xor_ln67_798, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2069 'xor' 'xor_ln67_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_402)   --->   "%zext_ln169_721 = zext i1 %xor_ln67_799" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2070 'zext' 'zext_ln169_721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2071 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%xor_ln67_800 = xor i1 %tmp_31, i1 %tmp_418" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2072 'xor' 'xor_ln67_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%xor_ln67_801 = xor i1 %xor_ln67_800, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2073 'xor' 'xor_ln67_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_409)   --->   "%zext_ln169_722 = zext i1 %xor_ln67_801" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2074 'zext' 'zext_ln169_722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_803)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2075 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_803)   --->   "%xor_ln67_802 = xor i1 %tmp_33, i1 %tmp_419" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2076 'xor' 'xor_ln67_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2077 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_803 = xor i1 %xor_ln67_802, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2077 'xor' 'xor_ln67_803' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln169_723 = zext i1 %xor_ln67_803" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2078 'zext' 'zext_ln169_723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2079 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%xor_ln67_804 = xor i1 %tmp_35, i1 %tmp_420" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2080 'xor' 'xor_ln67_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%xor_ln67_805 = xor i1 %xor_ln67_804, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2081 'xor' 'xor_ln67_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_391)   --->   "%zext_ln169_724 = zext i1 %xor_ln67_805" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2082 'zext' 'zext_ln169_724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2083 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%xor_ln67_806 = xor i1 %tmp_37, i1 %tmp_421" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2084 'xor' 'xor_ln67_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%xor_ln67_807 = xor i1 %xor_ln67_806, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2085 'xor' 'xor_ln67_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_385)   --->   "%zext_ln169_725 = zext i1 %xor_ln67_807" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2086 'zext' 'zext_ln169_725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2087 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%xor_ln67_808 = xor i1 %tmp_39, i1 %tmp_422" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2088 'xor' 'xor_ln67_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%xor_ln67_809 = xor i1 %xor_ln67_808, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2089 'xor' 'xor_ln67_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_392)   --->   "%zext_ln169_726 = zext i1 %xor_ln67_809" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2090 'zext' 'zext_ln169_726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_811)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2091 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_811)   --->   "%xor_ln67_810 = xor i1 %tmp_41, i1 %tmp_423" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2092 'xor' 'xor_ln67_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2093 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_811 = xor i1 %xor_ln67_810, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2093 'xor' 'xor_ln67_811' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2094 [1/1] (0.00ns)   --->   "%zext_ln169_727 = zext i1 %xor_ln67_811" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2094 'zext' 'zext_ln169_727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2095 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%xor_ln67_812 = xor i1 %tmp_43, i1 %tmp_424" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2096 'xor' 'xor_ln67_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%xor_ln67_813 = xor i1 %xor_ln67_812, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2097 'xor' 'xor_ln67_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_388)   --->   "%zext_ln169_728 = zext i1 %xor_ln67_813" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2098 'zext' 'zext_ln169_728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2099 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%xor_ln67_814 = xor i1 %tmp_45, i1 %tmp_425" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2100 'xor' 'xor_ln67_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%xor_ln67_815 = xor i1 %xor_ln67_814, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2101 'xor' 'xor_ln67_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%zext_ln169_729 = zext i1 %xor_ln67_815" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2102 'zext' 'zext_ln169_729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2103 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%xor_ln67_816 = xor i1 %tmp_47, i1 %tmp_426" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2104 'xor' 'xor_ln67_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%xor_ln67_817 = xor i1 %xor_ln67_816, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2105 'xor' 'xor_ln67_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_403)   --->   "%zext_ln169_730 = zext i1 %xor_ln67_817" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2106 'zext' 'zext_ln169_730' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2107 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%xor_ln67_818 = xor i1 %tmp_49, i1 %tmp_427" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2108 'xor' 'xor_ln67_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%xor_ln67_819 = xor i1 %xor_ln67_818, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2109 'xor' 'xor_ln67_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_387)   --->   "%zext_ln169_731 = zext i1 %xor_ln67_819" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2110 'zext' 'zext_ln169_731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2111 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%xor_ln67_820 = xor i1 %tmp_51, i1 %tmp_428" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2112 'xor' 'xor_ln67_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%xor_ln67_821 = xor i1 %xor_ln67_820, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2113 'xor' 'xor_ln67_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_394)   --->   "%zext_ln169_732 = zext i1 %xor_ln67_821" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2114 'zext' 'zext_ln169_732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_823)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2115 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_823)   --->   "%xor_ln67_822 = xor i1 %tmp_53, i1 %tmp_429" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2116 'xor' 'xor_ln67_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2117 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_823 = xor i1 %xor_ln67_822, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2117 'xor' 'xor_ln67_823' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln169_733 = zext i1 %xor_ln67_823" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2118 'zext' 'zext_ln169_733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2119 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%xor_ln67_824 = xor i1 %tmp_55, i1 %tmp_430" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2120 'xor' 'xor_ln67_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%xor_ln67_825 = xor i1 %xor_ln67_824, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2121 'xor' 'xor_ln67_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_406)   --->   "%zext_ln169_734 = zext i1 %xor_ln67_825" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2122 'zext' 'zext_ln169_734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2123 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%xor_ln67_826 = xor i1 %tmp_57, i1 %tmp_431" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2124 'xor' 'xor_ln67_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%xor_ln67_827 = xor i1 %xor_ln67_826, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2125 'xor' 'xor_ln67_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_407)   --->   "%zext_ln169_735 = zext i1 %xor_ln67_827" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2126 'zext' 'zext_ln169_735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2127 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%xor_ln67_828 = xor i1 %tmp_59, i1 %tmp_432" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2128 'xor' 'xor_ln67_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%xor_ln67_829 = xor i1 %xor_ln67_828, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2129 'xor' 'xor_ln67_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%zext_ln169_737 = zext i1 %xor_ln67_829" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2130 'zext' 'zext_ln169_737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_12, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2131 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%xor_ln67_830 = xor i1 %tmp_61, i1 %tmp_433" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2132 'xor' 'xor_ln67_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%xor_ln67_831 = xor i1 %xor_ln67_830, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2133 'xor' 'xor_ln67_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_399)   --->   "%zext_ln169_738 = zext i1 %xor_ln67_831" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2134 'zext' 'zext_ln169_738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2135 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_385 = add i2 %zext_ln169_725, i2 %zext_ln169_707" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2135 'add' 'add_ln169_385' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2136 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_387 = add i2 %zext_ln169_717, i2 %zext_ln169_731" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2136 'add' 'add_ln169_387' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2137 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_388 = add i2 %zext_ln169_728, i2 %zext_ln169_710" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2137 'add' 'add_ln169_388' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2138 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_391 = add i2 %zext_ln169_724, i2 %zext_ln169_711" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2138 'add' 'add_ln169_391' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_392 = add i2 %zext_ln169_718, i2 %zext_ln169_726" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2139 'add' 'add_ln169_392' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2140 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_394 = add i2 %zext_ln169_732, i2 %zext_ln169_709" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2140 'add' 'add_ln169_394' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2141 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_395 = add i2 %zext_ln169_715, i2 %zext_ln169_708" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2141 'add' 'add_ln169_395' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2142 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_399 = add i2 %zext_ln169_737, i2 %zext_ln169_738" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2142 'add' 'add_ln169_399' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_400 = add i2 %zext_ln169_713, i2 %zext_ln169_716" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2143 'add' 'add_ln169_400' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2144 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_402 = add i2 %zext_ln169_721, i2 %zext_ln169_719" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2144 'add' 'add_ln169_402' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2145 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_403 = add i2 %zext_ln169_730, i2 %zext_ln169_712" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2145 'add' 'add_ln169_403' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2146 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_406 = add i2 %zext_ln169_734, i2 %zext_ln169_729" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2146 'add' 'add_ln169_406' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2147 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_407 = add i2 %zext_ln169_720, i2 %zext_ln169_735" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2147 'add' 'add_ln169_407' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2148 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_409 = add i2 %zext_ln169_722, i2 %zext_ln169_714" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2148 'add' 'add_ln169_409' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_410 = add i2 %zext_ln169_723, i2 %zext_ln169_727" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2149 'add' 'add_ln169_410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2150 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_411 = add i2 %add_ln169_410, i2 %zext_ln169_733" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2150 'add' 'add_ln169_411' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2151 [1/2] (3.25ns)   --->   "%wgt_13 = load i6 %p_ZL8weights1_13_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 2151 'load' 'wgt_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2152 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%xor_ln67_834 = xor i1 %tmp_1, i1 %tmp_434" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2153 'xor' 'xor_ln67_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%xor_ln67_835 = xor i1 %xor_ln67_834, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2154 'xor' 'xor_ln67_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%zext_ln169_765 = zext i1 %xor_ln67_835" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2155 'zext' 'zext_ln169_765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2156 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%xor_ln67_836 = xor i1 %tmp_3, i1 %tmp_435" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2157 'xor' 'xor_ln67_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%xor_ln67_837 = xor i1 %xor_ln67_836, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2158 'xor' 'xor_ln67_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%zext_ln169_766 = zext i1 %xor_ln67_837" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2159 'zext' 'zext_ln169_766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2160 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%xor_ln67_838 = xor i1 %tmp_5, i1 %tmp_436" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2161 'xor' 'xor_ln67_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%xor_ln67_839 = xor i1 %xor_ln67_838, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2162 'xor' 'xor_ln67_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%zext_ln169_767 = zext i1 %xor_ln67_839" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2163 'zext' 'zext_ln169_767' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2164 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%xor_ln67_840 = xor i1 %tmp_7, i1 %tmp_437" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2165 'xor' 'xor_ln67_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%xor_ln67_841 = xor i1 %xor_ln67_840, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2166 'xor' 'xor_ln67_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%zext_ln169_769 = zext i1 %xor_ln67_841" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2167 'zext' 'zext_ln169_769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2168 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%xor_ln67_842 = xor i1 %tmp_9, i1 %tmp_438" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2169 'xor' 'xor_ln67_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%xor_ln67_843 = xor i1 %xor_ln67_842, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2170 'xor' 'xor_ln67_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%zext_ln169_770 = zext i1 %xor_ln67_843" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2171 'zext' 'zext_ln169_770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2172 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%xor_ln67_844 = xor i1 %tmp_11, i1 %tmp_439" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2173 'xor' 'xor_ln67_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%xor_ln67_845 = xor i1 %xor_ln67_844, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2174 'xor' 'xor_ln67_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%zext_ln169_771 = zext i1 %xor_ln67_845" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2175 'zext' 'zext_ln169_771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2176 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%xor_ln67_846 = xor i1 %tmp_13, i1 %tmp_440" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2177 'xor' 'xor_ln67_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%xor_ln67_847 = xor i1 %xor_ln67_846, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2178 'xor' 'xor_ln67_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%zext_ln169_772 = zext i1 %xor_ln67_847" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2179 'zext' 'zext_ln169_772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2180 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%xor_ln67_848 = xor i1 %tmp_15, i1 %tmp_441" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2181 'xor' 'xor_ln67_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%xor_ln67_849 = xor i1 %xor_ln67_848, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2182 'xor' 'xor_ln67_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%zext_ln169_773 = zext i1 %xor_ln67_849" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2183 'zext' 'zext_ln169_773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2184 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%xor_ln67_850 = xor i1 %tmp_17, i1 %tmp_442" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2185 'xor' 'xor_ln67_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%xor_ln67_851 = xor i1 %xor_ln67_850, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2186 'xor' 'xor_ln67_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_427)   --->   "%zext_ln169_774 = zext i1 %xor_ln67_851" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2187 'zext' 'zext_ln169_774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2188 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%xor_ln67_852 = xor i1 %tmp_19, i1 %tmp_443" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2189 'xor' 'xor_ln67_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%xor_ln67_853 = xor i1 %xor_ln67_852, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2190 'xor' 'xor_ln67_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_432)   --->   "%zext_ln169_775 = zext i1 %xor_ln67_853" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2191 'zext' 'zext_ln169_775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2192 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%xor_ln67_854 = xor i1 %tmp_21, i1 %tmp_444" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2193 'xor' 'xor_ln67_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%xor_ln67_855 = xor i1 %xor_ln67_854, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2194 'xor' 'xor_ln67_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%zext_ln169_776 = zext i1 %xor_ln67_855" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2195 'zext' 'zext_ln169_776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2196 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%xor_ln67_856 = xor i1 %tmp_23, i1 %tmp_445" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2197 'xor' 'xor_ln67_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%xor_ln67_857 = xor i1 %xor_ln67_856, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2198 'xor' 'xor_ln67_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%zext_ln169_777 = zext i1 %xor_ln67_857" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2199 'zext' 'zext_ln169_777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2200 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%xor_ln67_858 = xor i1 %tmp_25, i1 %tmp_446" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2201 'xor' 'xor_ln67_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%xor_ln67_859 = xor i1 %xor_ln67_858, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2202 'xor' 'xor_ln67_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%zext_ln169_778 = zext i1 %xor_ln67_859" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2203 'zext' 'zext_ln169_778' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2204 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%xor_ln67_860 = xor i1 %tmp_27, i1 %tmp_447" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2205 'xor' 'xor_ln67_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%xor_ln67_861 = xor i1 %xor_ln67_860, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2206 'xor' 'xor_ln67_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%zext_ln169_779 = zext i1 %xor_ln67_861" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2207 'zext' 'zext_ln169_779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2208 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%xor_ln67_862 = xor i1 %tmp_29, i1 %tmp_448" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2209 'xor' 'xor_ln67_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%xor_ln67_863 = xor i1 %xor_ln67_862, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2210 'xor' 'xor_ln67_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_434)   --->   "%zext_ln169_780 = zext i1 %xor_ln67_863" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2211 'zext' 'zext_ln169_780' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2212 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%xor_ln67_864 = xor i1 %tmp_31, i1 %tmp_449" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2213 'xor' 'xor_ln67_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%xor_ln67_865 = xor i1 %xor_ln67_864, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2214 'xor' 'xor_ln67_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_441)   --->   "%zext_ln169_781 = zext i1 %xor_ln67_865" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2215 'zext' 'zext_ln169_781' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_867)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2216 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_867)   --->   "%xor_ln67_866 = xor i1 %tmp_33, i1 %tmp_450" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2217 'xor' 'xor_ln67_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2218 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_867 = xor i1 %xor_ln67_866, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2218 'xor' 'xor_ln67_867' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln169_782 = zext i1 %xor_ln67_867" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2219 'zext' 'zext_ln169_782' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2220 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%xor_ln67_868 = xor i1 %tmp_35, i1 %tmp_451" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2221 'xor' 'xor_ln67_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%xor_ln67_869 = xor i1 %xor_ln67_868, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2222 'xor' 'xor_ln67_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_423)   --->   "%zext_ln169_783 = zext i1 %xor_ln67_869" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2223 'zext' 'zext_ln169_783' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2224 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%xor_ln67_870 = xor i1 %tmp_37, i1 %tmp_452" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2225 'xor' 'xor_ln67_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%xor_ln67_871 = xor i1 %xor_ln67_870, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2226 'xor' 'xor_ln67_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_417)   --->   "%zext_ln169_784 = zext i1 %xor_ln67_871" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2227 'zext' 'zext_ln169_784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2228 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%xor_ln67_872 = xor i1 %tmp_39, i1 %tmp_453" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2229 'xor' 'xor_ln67_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%xor_ln67_873 = xor i1 %xor_ln67_872, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2230 'xor' 'xor_ln67_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_424)   --->   "%zext_ln169_785 = zext i1 %xor_ln67_873" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2231 'zext' 'zext_ln169_785' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_875)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2232 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_875)   --->   "%xor_ln67_874 = xor i1 %tmp_41, i1 %tmp_454" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2233 'xor' 'xor_ln67_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2234 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_875 = xor i1 %xor_ln67_874, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2234 'xor' 'xor_ln67_875' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2235 [1/1] (0.00ns)   --->   "%zext_ln169_786 = zext i1 %xor_ln67_875" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2235 'zext' 'zext_ln169_786' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2236 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%xor_ln67_876 = xor i1 %tmp_43, i1 %tmp_455" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2237 'xor' 'xor_ln67_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%xor_ln67_877 = xor i1 %xor_ln67_876, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2238 'xor' 'xor_ln67_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_420)   --->   "%zext_ln169_787 = zext i1 %xor_ln67_877" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2239 'zext' 'zext_ln169_787' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2240 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%xor_ln67_878 = xor i1 %tmp_45, i1 %tmp_456" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2241 'xor' 'xor_ln67_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%xor_ln67_879 = xor i1 %xor_ln67_878, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2242 'xor' 'xor_ln67_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%zext_ln169_788 = zext i1 %xor_ln67_879" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2243 'zext' 'zext_ln169_788' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2244 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%xor_ln67_880 = xor i1 %tmp_47, i1 %tmp_457" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2245 'xor' 'xor_ln67_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%xor_ln67_881 = xor i1 %xor_ln67_880, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2246 'xor' 'xor_ln67_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_435)   --->   "%zext_ln169_789 = zext i1 %xor_ln67_881" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2247 'zext' 'zext_ln169_789' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2248 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%xor_ln67_882 = xor i1 %tmp_49, i1 %tmp_458" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2249 'xor' 'xor_ln67_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%xor_ln67_883 = xor i1 %xor_ln67_882, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2250 'xor' 'xor_ln67_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_419)   --->   "%zext_ln169_790 = zext i1 %xor_ln67_883" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2251 'zext' 'zext_ln169_790' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2252 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%xor_ln67_884 = xor i1 %tmp_51, i1 %tmp_459" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2253 'xor' 'xor_ln67_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%xor_ln67_885 = xor i1 %xor_ln67_884, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2254 'xor' 'xor_ln67_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_426)   --->   "%zext_ln169_791 = zext i1 %xor_ln67_885" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2255 'zext' 'zext_ln169_791' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_887)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2256 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_887)   --->   "%xor_ln67_886 = xor i1 %tmp_53, i1 %tmp_460" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2257 'xor' 'xor_ln67_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2258 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_887 = xor i1 %xor_ln67_886, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2258 'xor' 'xor_ln67_887' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2259 [1/1] (0.00ns)   --->   "%zext_ln169_792 = zext i1 %xor_ln67_887" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2259 'zext' 'zext_ln169_792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2260 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%xor_ln67_888 = xor i1 %tmp_55, i1 %tmp_461" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2261 'xor' 'xor_ln67_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%xor_ln67_889 = xor i1 %xor_ln67_888, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2262 'xor' 'xor_ln67_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_438)   --->   "%zext_ln169_793 = zext i1 %xor_ln67_889" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2263 'zext' 'zext_ln169_793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2264 'bitselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%xor_ln67_890 = xor i1 %tmp_57, i1 %tmp_462" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2265 'xor' 'xor_ln67_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%xor_ln67_891 = xor i1 %xor_ln67_890, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2266 'xor' 'xor_ln67_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_439)   --->   "%zext_ln169_794 = zext i1 %xor_ln67_891" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2267 'zext' 'zext_ln169_794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2268 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%xor_ln67_892 = xor i1 %tmp_59, i1 %tmp_463" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2269 'xor' 'xor_ln67_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%xor_ln67_893 = xor i1 %xor_ln67_892, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2270 'xor' 'xor_ln67_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%zext_ln169_795 = zext i1 %xor_ln67_893" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2271 'zext' 'zext_ln169_795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_13, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2272 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%xor_ln67_894 = xor i1 %tmp_61, i1 %tmp_464" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2273 'xor' 'xor_ln67_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%xor_ln67_895 = xor i1 %xor_ln67_894, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2274 'xor' 'xor_ln67_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_431)   --->   "%zext_ln169_796 = zext i1 %xor_ln67_895" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2275 'zext' 'zext_ln169_796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2276 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_417 = add i2 %zext_ln169_784, i2 %zext_ln169_765" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2276 'add' 'add_ln169_417' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2277 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_419 = add i2 %zext_ln169_776, i2 %zext_ln169_790" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2277 'add' 'add_ln169_419' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2278 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_420 = add i2 %zext_ln169_787, i2 %zext_ln169_769" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2278 'add' 'add_ln169_420' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2279 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_423 = add i2 %zext_ln169_783, i2 %zext_ln169_770" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2279 'add' 'add_ln169_423' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2280 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_424 = add i2 %zext_ln169_777, i2 %zext_ln169_785" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2280 'add' 'add_ln169_424' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2281 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_426 = add i2 %zext_ln169_791, i2 %zext_ln169_767" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2281 'add' 'add_ln169_426' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2282 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_427 = add i2 %zext_ln169_774, i2 %zext_ln169_766" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2282 'add' 'add_ln169_427' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2283 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_431 = add i2 %zext_ln169_795, i2 %zext_ln169_796" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2283 'add' 'add_ln169_431' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2284 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_432 = add i2 %zext_ln169_772, i2 %zext_ln169_775" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2284 'add' 'add_ln169_432' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2285 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_434 = add i2 %zext_ln169_780, i2 %zext_ln169_778" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2285 'add' 'add_ln169_434' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2286 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_435 = add i2 %zext_ln169_789, i2 %zext_ln169_771" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2286 'add' 'add_ln169_435' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2287 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_438 = add i2 %zext_ln169_793, i2 %zext_ln169_788" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2287 'add' 'add_ln169_438' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2288 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_439 = add i2 %zext_ln169_779, i2 %zext_ln169_794" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2288 'add' 'add_ln169_439' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2289 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_441 = add i2 %zext_ln169_781, i2 %zext_ln169_773" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2289 'add' 'add_ln169_441' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_442 = add i2 %zext_ln169_782, i2 %zext_ln169_786" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2290 'add' 'add_ln169_442' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2291 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_443 = add i2 %add_ln169_442, i2 %zext_ln169_792" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2291 'add' 'add_ln169_443' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2292 [1/2] (3.25ns)   --->   "%wgt_14 = load i6 %p_ZL8weights1_14_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 2292 'load' 'wgt_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2293 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%xor_ln67_898 = xor i1 %tmp_1, i1 %tmp_465" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2294 'xor' 'xor_ln67_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%xor_ln67_899 = xor i1 %xor_ln67_898, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2295 'xor' 'xor_ln67_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%zext_ln169_824 = zext i1 %xor_ln67_899" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2296 'zext' 'zext_ln169_824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2297 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%xor_ln67_900 = xor i1 %tmp_3, i1 %tmp_466" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2298 'xor' 'xor_ln67_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%xor_ln67_901 = xor i1 %xor_ln67_900, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2299 'xor' 'xor_ln67_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%zext_ln169_825 = zext i1 %xor_ln67_901" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2300 'zext' 'zext_ln169_825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2301 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%xor_ln67_902 = xor i1 %tmp_5, i1 %tmp_467" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2302 'xor' 'xor_ln67_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%xor_ln67_903 = xor i1 %xor_ln67_902, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2303 'xor' 'xor_ln67_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%zext_ln169_826 = zext i1 %xor_ln67_903" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2304 'zext' 'zext_ln169_826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2305 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%xor_ln67_904 = xor i1 %tmp_7, i1 %tmp_468" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2306 'xor' 'xor_ln67_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%xor_ln67_905 = xor i1 %xor_ln67_904, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2307 'xor' 'xor_ln67_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%zext_ln169_827 = zext i1 %xor_ln67_905" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2308 'zext' 'zext_ln169_827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2309 'bitselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%xor_ln67_906 = xor i1 %tmp_9, i1 %tmp_469" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2310 'xor' 'xor_ln67_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%xor_ln67_907 = xor i1 %xor_ln67_906, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2311 'xor' 'xor_ln67_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%zext_ln169_828 = zext i1 %xor_ln67_907" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2312 'zext' 'zext_ln169_828' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2313 'bitselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%xor_ln67_908 = xor i1 %tmp_11, i1 %tmp_470" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2314 'xor' 'xor_ln67_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%xor_ln67_909 = xor i1 %xor_ln67_908, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2315 'xor' 'xor_ln67_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%zext_ln169_829 = zext i1 %xor_ln67_909" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2316 'zext' 'zext_ln169_829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2317 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%xor_ln67_910 = xor i1 %tmp_13, i1 %tmp_471" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2318 'xor' 'xor_ln67_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%xor_ln67_911 = xor i1 %xor_ln67_910, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2319 'xor' 'xor_ln67_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%zext_ln169_830 = zext i1 %xor_ln67_911" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2320 'zext' 'zext_ln169_830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2321 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%xor_ln67_912 = xor i1 %tmp_15, i1 %tmp_472" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2322 'xor' 'xor_ln67_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%xor_ln67_913 = xor i1 %xor_ln67_912, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2323 'xor' 'xor_ln67_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%zext_ln169_831 = zext i1 %xor_ln67_913" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2324 'zext' 'zext_ln169_831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2325 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%xor_ln67_914 = xor i1 %tmp_17, i1 %tmp_473" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2326 'xor' 'xor_ln67_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%xor_ln67_915 = xor i1 %xor_ln67_914, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2327 'xor' 'xor_ln67_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_459)   --->   "%zext_ln169_833 = zext i1 %xor_ln67_915" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2328 'zext' 'zext_ln169_833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2329 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%xor_ln67_916 = xor i1 %tmp_19, i1 %tmp_474" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2330 'xor' 'xor_ln67_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%xor_ln67_917 = xor i1 %xor_ln67_916, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2331 'xor' 'xor_ln67_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_464)   --->   "%zext_ln169_834 = zext i1 %xor_ln67_917" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2332 'zext' 'zext_ln169_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2333 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%xor_ln67_918 = xor i1 %tmp_21, i1 %tmp_475" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2334 'xor' 'xor_ln67_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%xor_ln67_919 = xor i1 %xor_ln67_918, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2335 'xor' 'xor_ln67_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%zext_ln169_835 = zext i1 %xor_ln67_919" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2336 'zext' 'zext_ln169_835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2337 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%xor_ln67_920 = xor i1 %tmp_23, i1 %tmp_476" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2338 'xor' 'xor_ln67_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%xor_ln67_921 = xor i1 %xor_ln67_920, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2339 'xor' 'xor_ln67_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%zext_ln169_836 = zext i1 %xor_ln67_921" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2340 'zext' 'zext_ln169_836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%tmp_477 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2341 'bitselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%xor_ln67_922 = xor i1 %tmp_25, i1 %tmp_477" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2342 'xor' 'xor_ln67_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%xor_ln67_923 = xor i1 %xor_ln67_922, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2343 'xor' 'xor_ln67_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%zext_ln169_837 = zext i1 %xor_ln67_923" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2344 'zext' 'zext_ln169_837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%tmp_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2345 'bitselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%xor_ln67_924 = xor i1 %tmp_27, i1 %tmp_478" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2346 'xor' 'xor_ln67_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%xor_ln67_925 = xor i1 %xor_ln67_924, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2347 'xor' 'xor_ln67_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%zext_ln169_838 = zext i1 %xor_ln67_925" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2348 'zext' 'zext_ln169_838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2349 'bitselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%xor_ln67_926 = xor i1 %tmp_29, i1 %tmp_479" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2350 'xor' 'xor_ln67_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%xor_ln67_927 = xor i1 %xor_ln67_926, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2351 'xor' 'xor_ln67_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_466)   --->   "%zext_ln169_839 = zext i1 %xor_ln67_927" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2352 'zext' 'zext_ln169_839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2353 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%xor_ln67_928 = xor i1 %tmp_31, i1 %tmp_480" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2354 'xor' 'xor_ln67_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%xor_ln67_929 = xor i1 %xor_ln67_928, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2355 'xor' 'xor_ln67_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_473)   --->   "%zext_ln169_840 = zext i1 %xor_ln67_929" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2356 'zext' 'zext_ln169_840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_931)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2357 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_931)   --->   "%xor_ln67_930 = xor i1 %tmp_33, i1 %tmp_481" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2358 'xor' 'xor_ln67_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2359 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_931 = xor i1 %xor_ln67_930, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2359 'xor' 'xor_ln67_931' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln169_841 = zext i1 %xor_ln67_931" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2360 'zext' 'zext_ln169_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2361 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%xor_ln67_932 = xor i1 %tmp_35, i1 %tmp_482" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2362 'xor' 'xor_ln67_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%xor_ln67_933 = xor i1 %xor_ln67_932, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2363 'xor' 'xor_ln67_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_455)   --->   "%zext_ln169_842 = zext i1 %xor_ln67_933" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2364 'zext' 'zext_ln169_842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2365 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%xor_ln67_934 = xor i1 %tmp_37, i1 %tmp_483" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2366 'xor' 'xor_ln67_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%xor_ln67_935 = xor i1 %xor_ln67_934, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2367 'xor' 'xor_ln67_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_449)   --->   "%zext_ln169_843 = zext i1 %xor_ln67_935" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2368 'zext' 'zext_ln169_843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2369 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%xor_ln67_936 = xor i1 %tmp_39, i1 %tmp_484" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2370 'xor' 'xor_ln67_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%xor_ln67_937 = xor i1 %xor_ln67_936, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2371 'xor' 'xor_ln67_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_456)   --->   "%zext_ln169_844 = zext i1 %xor_ln67_937" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2372 'zext' 'zext_ln169_844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_939)   --->   "%tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2373 'bitselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_939)   --->   "%xor_ln67_938 = xor i1 %tmp_41, i1 %tmp_485" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2374 'xor' 'xor_ln67_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2375 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_939 = xor i1 %xor_ln67_938, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2375 'xor' 'xor_ln67_939' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln169_845 = zext i1 %xor_ln67_939" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2376 'zext' 'zext_ln169_845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2377 'bitselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%xor_ln67_940 = xor i1 %tmp_43, i1 %tmp_486" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2378 'xor' 'xor_ln67_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%xor_ln67_941 = xor i1 %xor_ln67_940, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2379 'xor' 'xor_ln67_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_452)   --->   "%zext_ln169_846 = zext i1 %xor_ln67_941" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2380 'zext' 'zext_ln169_846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2381 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%xor_ln67_942 = xor i1 %tmp_45, i1 %tmp_487" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2382 'xor' 'xor_ln67_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%xor_ln67_943 = xor i1 %xor_ln67_942, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2383 'xor' 'xor_ln67_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%zext_ln169_847 = zext i1 %xor_ln67_943" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2384 'zext' 'zext_ln169_847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2385 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%xor_ln67_944 = xor i1 %tmp_47, i1 %tmp_488" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2386 'xor' 'xor_ln67_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%xor_ln67_945 = xor i1 %xor_ln67_944, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2387 'xor' 'xor_ln67_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_467)   --->   "%zext_ln169_848 = zext i1 %xor_ln67_945" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2388 'zext' 'zext_ln169_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2389 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%xor_ln67_946 = xor i1 %tmp_49, i1 %tmp_489" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2390 'xor' 'xor_ln67_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%xor_ln67_947 = xor i1 %xor_ln67_946, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2391 'xor' 'xor_ln67_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_451)   --->   "%zext_ln169_849 = zext i1 %xor_ln67_947" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2392 'zext' 'zext_ln169_849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2393 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%xor_ln67_948 = xor i1 %tmp_51, i1 %tmp_490" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2394 'xor' 'xor_ln67_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%xor_ln67_949 = xor i1 %xor_ln67_948, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2395 'xor' 'xor_ln67_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_458)   --->   "%zext_ln169_850 = zext i1 %xor_ln67_949" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2396 'zext' 'zext_ln169_850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_951)   --->   "%tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2397 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_951)   --->   "%xor_ln67_950 = xor i1 %tmp_53, i1 %tmp_491" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2398 'xor' 'xor_ln67_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2399 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_951 = xor i1 %xor_ln67_950, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2399 'xor' 'xor_ln67_951' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln169_851 = zext i1 %xor_ln67_951" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2400 'zext' 'zext_ln169_851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2401 'bitselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%xor_ln67_952 = xor i1 %tmp_55, i1 %tmp_492" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2402 'xor' 'xor_ln67_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%xor_ln67_953 = xor i1 %xor_ln67_952, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2403 'xor' 'xor_ln67_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_470)   --->   "%zext_ln169_852 = zext i1 %xor_ln67_953" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2404 'zext' 'zext_ln169_852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2405 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%xor_ln67_954 = xor i1 %tmp_57, i1 %tmp_493" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2406 'xor' 'xor_ln67_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%xor_ln67_955 = xor i1 %xor_ln67_954, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2407 'xor' 'xor_ln67_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_471)   --->   "%zext_ln169_853 = zext i1 %xor_ln67_955" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2408 'zext' 'zext_ln169_853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%tmp_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2409 'bitselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%xor_ln67_956 = xor i1 %tmp_59, i1 %tmp_494" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2410 'xor' 'xor_ln67_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%xor_ln67_957 = xor i1 %xor_ln67_956, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2411 'xor' 'xor_ln67_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%zext_ln169_854 = zext i1 %xor_ln67_957" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2412 'zext' 'zext_ln169_854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_14, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2413 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%xor_ln67_958 = xor i1 %tmp_61, i1 %tmp_495" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2414 'xor' 'xor_ln67_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%xor_ln67_959 = xor i1 %xor_ln67_958, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2415 'xor' 'xor_ln67_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_463)   --->   "%zext_ln169_855 = zext i1 %xor_ln67_959" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2416 'zext' 'zext_ln169_855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2417 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_449 = add i2 %zext_ln169_843, i2 %zext_ln169_824" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2417 'add' 'add_ln169_449' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2418 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_451 = add i2 %zext_ln169_835, i2 %zext_ln169_849" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2418 'add' 'add_ln169_451' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2419 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_452 = add i2 %zext_ln169_846, i2 %zext_ln169_827" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2419 'add' 'add_ln169_452' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2420 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_455 = add i2 %zext_ln169_842, i2 %zext_ln169_828" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2420 'add' 'add_ln169_455' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2421 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_456 = add i2 %zext_ln169_836, i2 %zext_ln169_844" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2421 'add' 'add_ln169_456' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2422 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_458 = add i2 %zext_ln169_850, i2 %zext_ln169_826" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2422 'add' 'add_ln169_458' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2423 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_459 = add i2 %zext_ln169_833, i2 %zext_ln169_825" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2423 'add' 'add_ln169_459' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2424 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_463 = add i2 %zext_ln169_854, i2 %zext_ln169_855" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2424 'add' 'add_ln169_463' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2425 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_464 = add i2 %zext_ln169_830, i2 %zext_ln169_834" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2425 'add' 'add_ln169_464' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2426 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_466 = add i2 %zext_ln169_839, i2 %zext_ln169_837" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2426 'add' 'add_ln169_466' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2427 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_467 = add i2 %zext_ln169_848, i2 %zext_ln169_829" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2427 'add' 'add_ln169_467' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2428 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_470 = add i2 %zext_ln169_852, i2 %zext_ln169_847" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2428 'add' 'add_ln169_470' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2429 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_471 = add i2 %zext_ln169_838, i2 %zext_ln169_853" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2429 'add' 'add_ln169_471' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2430 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_473 = add i2 %zext_ln169_840, i2 %zext_ln169_831" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2430 'add' 'add_ln169_473' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_474 = add i2 %zext_ln169_841, i2 %zext_ln169_845" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2431 'add' 'add_ln169_474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2432 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_475 = add i2 %add_ln169_474, i2 %zext_ln169_851" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2432 'add' 'add_ln169_475' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2433 [1/2] (3.25ns)   --->   "%wgt_15 = load i6 %p_ZL8weights1_15_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 2433 'load' 'wgt_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2434 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%xor_ln67_962 = xor i1 %tmp_1, i1 %tmp_496" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2435 'xor' 'xor_ln67_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%xor_ln67_963 = xor i1 %xor_ln67_962, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2436 'xor' 'xor_ln67_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%zext_ln169_883 = zext i1 %xor_ln67_963" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2437 'zext' 'zext_ln169_883' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2438 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%xor_ln67_964 = xor i1 %tmp_3, i1 %tmp_497" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2439 'xor' 'xor_ln67_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%xor_ln67_965 = xor i1 %xor_ln67_964, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2440 'xor' 'xor_ln67_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%zext_ln169_884 = zext i1 %xor_ln67_965" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2441 'zext' 'zext_ln169_884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2442 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%xor_ln67_966 = xor i1 %tmp_5, i1 %tmp_498" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2443 'xor' 'xor_ln67_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%xor_ln67_967 = xor i1 %xor_ln67_966, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2444 'xor' 'xor_ln67_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%zext_ln169_885 = zext i1 %xor_ln67_967" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2445 'zext' 'zext_ln169_885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2446 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%xor_ln67_968 = xor i1 %tmp_7, i1 %tmp_499" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2447 'xor' 'xor_ln67_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%xor_ln67_969 = xor i1 %xor_ln67_968, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2448 'xor' 'xor_ln67_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%zext_ln169_886 = zext i1 %xor_ln67_969" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2449 'zext' 'zext_ln169_886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2450 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%xor_ln67_970 = xor i1 %tmp_9, i1 %tmp_500" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2451 'xor' 'xor_ln67_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%xor_ln67_971 = xor i1 %xor_ln67_970, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2452 'xor' 'xor_ln67_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%zext_ln169_887 = zext i1 %xor_ln67_971" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2453 'zext' 'zext_ln169_887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2454 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%xor_ln67_972 = xor i1 %tmp_11, i1 %tmp_501" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2455 'xor' 'xor_ln67_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%xor_ln67_973 = xor i1 %xor_ln67_972, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2456 'xor' 'xor_ln67_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%zext_ln169_888 = zext i1 %xor_ln67_973" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2457 'zext' 'zext_ln169_888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2458 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%xor_ln67_974 = xor i1 %tmp_13, i1 %tmp_502" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2459 'xor' 'xor_ln67_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%xor_ln67_975 = xor i1 %xor_ln67_974, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2460 'xor' 'xor_ln67_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%zext_ln169_889 = zext i1 %xor_ln67_975" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2461 'zext' 'zext_ln169_889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2462 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%xor_ln67_976 = xor i1 %tmp_15, i1 %tmp_503" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2463 'xor' 'xor_ln67_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%xor_ln67_977 = xor i1 %xor_ln67_976, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2464 'xor' 'xor_ln67_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%zext_ln169_890 = zext i1 %xor_ln67_977" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2465 'zext' 'zext_ln169_890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2466 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%xor_ln67_978 = xor i1 %tmp_17, i1 %tmp_504" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2467 'xor' 'xor_ln67_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%xor_ln67_979 = xor i1 %xor_ln67_978, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2468 'xor' 'xor_ln67_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_491)   --->   "%zext_ln169_891 = zext i1 %xor_ln67_979" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2469 'zext' 'zext_ln169_891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2470 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%xor_ln67_980 = xor i1 %tmp_19, i1 %tmp_505" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2471 'xor' 'xor_ln67_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%xor_ln67_981 = xor i1 %xor_ln67_980, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2472 'xor' 'xor_ln67_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_496)   --->   "%zext_ln169_892 = zext i1 %xor_ln67_981" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2473 'zext' 'zext_ln169_892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2474 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%xor_ln67_982 = xor i1 %tmp_21, i1 %tmp_506" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2475 'xor' 'xor_ln67_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%xor_ln67_983 = xor i1 %xor_ln67_982, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2476 'xor' 'xor_ln67_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%zext_ln169_893 = zext i1 %xor_ln67_983" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2477 'zext' 'zext_ln169_893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2478 'bitselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%xor_ln67_984 = xor i1 %tmp_23, i1 %tmp_507" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2479 'xor' 'xor_ln67_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%xor_ln67_985 = xor i1 %xor_ln67_984, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2480 'xor' 'xor_ln67_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%zext_ln169_894 = zext i1 %xor_ln67_985" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2481 'zext' 'zext_ln169_894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2482 'bitselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%xor_ln67_986 = xor i1 %tmp_25, i1 %tmp_508" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2483 'xor' 'xor_ln67_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%xor_ln67_987 = xor i1 %xor_ln67_986, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2484 'xor' 'xor_ln67_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%zext_ln169_895 = zext i1 %xor_ln67_987" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2485 'zext' 'zext_ln169_895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2486 'bitselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%xor_ln67_988 = xor i1 %tmp_27, i1 %tmp_509" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2487 'xor' 'xor_ln67_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%xor_ln67_989 = xor i1 %xor_ln67_988, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2488 'xor' 'xor_ln67_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%zext_ln169_897 = zext i1 %xor_ln67_989" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2489 'zext' 'zext_ln169_897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%tmp_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2490 'bitselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%xor_ln67_990 = xor i1 %tmp_29, i1 %tmp_510" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2491 'xor' 'xor_ln67_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%xor_ln67_991 = xor i1 %xor_ln67_990, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2492 'xor' 'xor_ln67_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_498)   --->   "%zext_ln169_898 = zext i1 %xor_ln67_991" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2493 'zext' 'zext_ln169_898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2494 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%xor_ln67_992 = xor i1 %tmp_31, i1 %tmp_511" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2495 'xor' 'xor_ln67_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%xor_ln67_993 = xor i1 %xor_ln67_992, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2496 'xor' 'xor_ln67_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_505)   --->   "%zext_ln169_899 = zext i1 %xor_ln67_993" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2497 'zext' 'zext_ln169_899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_995)   --->   "%tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2498 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_995)   --->   "%xor_ln67_994 = xor i1 %tmp_33, i1 %tmp_512" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2499 'xor' 'xor_ln67_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2500 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_995 = xor i1 %xor_ln67_994, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2500 'xor' 'xor_ln67_995' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln169_900 = zext i1 %xor_ln67_995" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2501 'zext' 'zext_ln169_900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2502 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2502 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%xor_ln67_996 = xor i1 %tmp_35, i1 %tmp_513" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2503 'xor' 'xor_ln67_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%xor_ln67_997 = xor i1 %xor_ln67_996, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2504 'xor' 'xor_ln67_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_487)   --->   "%zext_ln169_901 = zext i1 %xor_ln67_997" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2505 'zext' 'zext_ln169_901' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2506 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%xor_ln67_998 = xor i1 %tmp_37, i1 %tmp_514" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2507 'xor' 'xor_ln67_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%xor_ln67_999 = xor i1 %xor_ln67_998, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2508 'xor' 'xor_ln67_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_481)   --->   "%zext_ln169_902 = zext i1 %xor_ln67_999" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2509 'zext' 'zext_ln169_902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2510 'bitselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%xor_ln67_1000 = xor i1 %tmp_39, i1 %tmp_515" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2511 'xor' 'xor_ln67_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%xor_ln67_1001 = xor i1 %xor_ln67_1000, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2512 'xor' 'xor_ln67_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_488)   --->   "%zext_ln169_903 = zext i1 %xor_ln67_1001" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2513 'zext' 'zext_ln169_903' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1003)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2514 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1003)   --->   "%xor_ln67_1002 = xor i1 %tmp_41, i1 %tmp_516" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2515 'xor' 'xor_ln67_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2516 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1003 = xor i1 %xor_ln67_1002, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2516 'xor' 'xor_ln67_1003' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln169_904 = zext i1 %xor_ln67_1003" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2517 'zext' 'zext_ln169_904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2518 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%xor_ln67_1004 = xor i1 %tmp_43, i1 %tmp_517" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2519 'xor' 'xor_ln67_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2520 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%xor_ln67_1005 = xor i1 %xor_ln67_1004, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2520 'xor' 'xor_ln67_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_484)   --->   "%zext_ln169_905 = zext i1 %xor_ln67_1005" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2521 'zext' 'zext_ln169_905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2522 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%xor_ln67_1006 = xor i1 %tmp_45, i1 %tmp_518" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2523 'xor' 'xor_ln67_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%xor_ln67_1007 = xor i1 %xor_ln67_1006, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2524 'xor' 'xor_ln67_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%zext_ln169_906 = zext i1 %xor_ln67_1007" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2525 'zext' 'zext_ln169_906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2526 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%xor_ln67_1008 = xor i1 %tmp_47, i1 %tmp_519" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2527 'xor' 'xor_ln67_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%xor_ln67_1009 = xor i1 %xor_ln67_1008, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2528 'xor' 'xor_ln67_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_499)   --->   "%zext_ln169_907 = zext i1 %xor_ln67_1009" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2529 'zext' 'zext_ln169_907' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2530 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%xor_ln67_1010 = xor i1 %tmp_49, i1 %tmp_520" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2531 'xor' 'xor_ln67_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%xor_ln67_1011 = xor i1 %xor_ln67_1010, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2532 'xor' 'xor_ln67_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_483)   --->   "%zext_ln169_908 = zext i1 %xor_ln67_1011" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2533 'zext' 'zext_ln169_908' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2534 'bitselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%xor_ln67_1012 = xor i1 %tmp_51, i1 %tmp_521" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2535 'xor' 'xor_ln67_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%xor_ln67_1013 = xor i1 %xor_ln67_1012, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2536 'xor' 'xor_ln67_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_490)   --->   "%zext_ln169_909 = zext i1 %xor_ln67_1013" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2537 'zext' 'zext_ln169_909' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1015)   --->   "%tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2538 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1015)   --->   "%xor_ln67_1014 = xor i1 %tmp_53, i1 %tmp_522" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2539 'xor' 'xor_ln67_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2540 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1015 = xor i1 %xor_ln67_1014, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2540 'xor' 'xor_ln67_1015' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln169_910 = zext i1 %xor_ln67_1015" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2541 'zext' 'zext_ln169_910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%tmp_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2542 'bitselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%xor_ln67_1016 = xor i1 %tmp_55, i1 %tmp_523" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2543 'xor' 'xor_ln67_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%xor_ln67_1017 = xor i1 %xor_ln67_1016, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2544 'xor' 'xor_ln67_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_502)   --->   "%zext_ln169_911 = zext i1 %xor_ln67_1017" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2545 'zext' 'zext_ln169_911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2546 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%xor_ln67_1018 = xor i1 %tmp_57, i1 %tmp_524" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2547 'xor' 'xor_ln67_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%xor_ln67_1019 = xor i1 %xor_ln67_1018, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2548 'xor' 'xor_ln67_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_503)   --->   "%zext_ln169_912 = zext i1 %xor_ln67_1019" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2549 'zext' 'zext_ln169_912' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%tmp_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2550 'bitselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%xor_ln67_1020 = xor i1 %tmp_59, i1 %tmp_525" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2551 'xor' 'xor_ln67_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%xor_ln67_1021 = xor i1 %xor_ln67_1020, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2552 'xor' 'xor_ln67_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%zext_ln169_913 = zext i1 %xor_ln67_1021" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2553 'zext' 'zext_ln169_913' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_15, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2554 'bitselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%xor_ln67_1022 = xor i1 %tmp_61, i1 %tmp_526" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2555 'xor' 'xor_ln67_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%xor_ln67_1023 = xor i1 %xor_ln67_1022, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2556 'xor' 'xor_ln67_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_495)   --->   "%zext_ln169_914 = zext i1 %xor_ln67_1023" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2557 'zext' 'zext_ln169_914' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2558 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_481 = add i2 %zext_ln169_902, i2 %zext_ln169_883" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2558 'add' 'add_ln169_481' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2559 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_483 = add i2 %zext_ln169_893, i2 %zext_ln169_908" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2559 'add' 'add_ln169_483' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2560 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_484 = add i2 %zext_ln169_905, i2 %zext_ln169_886" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2560 'add' 'add_ln169_484' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2561 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_487 = add i2 %zext_ln169_901, i2 %zext_ln169_887" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2561 'add' 'add_ln169_487' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2562 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_488 = add i2 %zext_ln169_894, i2 %zext_ln169_903" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2562 'add' 'add_ln169_488' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2563 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_490 = add i2 %zext_ln169_909, i2 %zext_ln169_885" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2563 'add' 'add_ln169_490' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2564 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_491 = add i2 %zext_ln169_891, i2 %zext_ln169_884" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2564 'add' 'add_ln169_491' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2565 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_495 = add i2 %zext_ln169_913, i2 %zext_ln169_914" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2565 'add' 'add_ln169_495' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2566 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_496 = add i2 %zext_ln169_889, i2 %zext_ln169_892" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2566 'add' 'add_ln169_496' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2567 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_498 = add i2 %zext_ln169_898, i2 %zext_ln169_895" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2567 'add' 'add_ln169_498' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2568 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_499 = add i2 %zext_ln169_907, i2 %zext_ln169_888" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2568 'add' 'add_ln169_499' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2569 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_502 = add i2 %zext_ln169_911, i2 %zext_ln169_906" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2569 'add' 'add_ln169_502' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2570 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_503 = add i2 %zext_ln169_897, i2 %zext_ln169_912" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2570 'add' 'add_ln169_503' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2571 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_505 = add i2 %zext_ln169_899, i2 %zext_ln169_890" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2571 'add' 'add_ln169_505' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_506 = add i2 %zext_ln169_900, i2 %zext_ln169_904" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2572 'add' 'add_ln169_506' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2573 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_507 = add i2 %add_ln169_506, i2 %zext_ln169_910" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2573 'add' 'add_ln169_507' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2574 [1/2] (3.25ns)   --->   "%wgt_16 = load i6 %p_ZL8weights1_16_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 2574 'load' 'wgt_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_513)   --->   "%tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2575 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_513)   --->   "%xor_ln67_1026 = xor i1 %tmp_1, i1 %tmp_527" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2576 'xor' 'xor_ln67_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_513)   --->   "%xor_ln67_1027 = xor i1 %xor_ln67_1026, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2577 'xor' 'xor_ln67_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_513)   --->   "%zext_ln169_942 = zext i1 %xor_ln67_1027" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2578 'zext' 'zext_ln169_942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_523)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2579 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_523)   --->   "%xor_ln67_1028 = xor i1 %tmp_3, i1 %tmp_528" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2580 'xor' 'xor_ln67_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_523)   --->   "%xor_ln67_1029 = xor i1 %xor_ln67_1028, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2581 'xor' 'xor_ln67_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_523)   --->   "%zext_ln169_943 = zext i1 %xor_ln67_1029" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2582 'zext' 'zext_ln169_943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%tmp_529 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2583 'bitselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%xor_ln67_1030 = xor i1 %tmp_5, i1 %tmp_529" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2584 'xor' 'xor_ln67_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%xor_ln67_1031 = xor i1 %xor_ln67_1030, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2585 'xor' 'xor_ln67_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%zext_ln169_944 = zext i1 %xor_ln67_1031" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2586 'zext' 'zext_ln169_944' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_516)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2587 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_516)   --->   "%xor_ln67_1032 = xor i1 %tmp_7, i1 %tmp_530" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2588 'xor' 'xor_ln67_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_516)   --->   "%xor_ln67_1033 = xor i1 %xor_ln67_1032, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2589 'xor' 'xor_ln67_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_516)   --->   "%zext_ln169_945 = zext i1 %xor_ln67_1033" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2590 'zext' 'zext_ln169_945' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%tmp_531 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2591 'bitselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%xor_ln67_1034 = xor i1 %tmp_9, i1 %tmp_531" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2592 'xor' 'xor_ln67_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%xor_ln67_1035 = xor i1 %xor_ln67_1034, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2593 'xor' 'xor_ln67_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%zext_ln169_946 = zext i1 %xor_ln67_1035" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2594 'zext' 'zext_ln169_946' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_531)   --->   "%tmp_532 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2595 'bitselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_531)   --->   "%xor_ln67_1036 = xor i1 %tmp_11, i1 %tmp_532" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2596 'xor' 'xor_ln67_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_531)   --->   "%xor_ln67_1037 = xor i1 %xor_ln67_1036, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2597 'xor' 'xor_ln67_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_531)   --->   "%zext_ln169_947 = zext i1 %xor_ln67_1037" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2598 'zext' 'zext_ln169_947' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_528)   --->   "%tmp_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2599 'bitselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_528)   --->   "%xor_ln67_1038 = xor i1 %tmp_13, i1 %tmp_533" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2600 'xor' 'xor_ln67_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_528)   --->   "%xor_ln67_1039 = xor i1 %xor_ln67_1038, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2601 'xor' 'xor_ln67_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_528)   --->   "%zext_ln169_948 = zext i1 %xor_ln67_1039" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2602 'zext' 'zext_ln169_948' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_537)   --->   "%tmp_534 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2603 'bitselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_537)   --->   "%xor_ln67_1040 = xor i1 %tmp_15, i1 %tmp_534" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2604 'xor' 'xor_ln67_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_537)   --->   "%xor_ln67_1041 = xor i1 %xor_ln67_1040, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2605 'xor' 'xor_ln67_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_537)   --->   "%zext_ln169_949 = zext i1 %xor_ln67_1041" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2606 'zext' 'zext_ln169_949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_523)   --->   "%tmp_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2607 'bitselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_523)   --->   "%xor_ln67_1042 = xor i1 %tmp_17, i1 %tmp_535" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2608 'xor' 'xor_ln67_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_523)   --->   "%xor_ln67_1043 = xor i1 %xor_ln67_1042, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2609 'xor' 'xor_ln67_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_523)   --->   "%zext_ln169_950 = zext i1 %xor_ln67_1043" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2610 'zext' 'zext_ln169_950' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_528)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2611 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_528)   --->   "%xor_ln67_1044 = xor i1 %tmp_19, i1 %tmp_536" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2612 'xor' 'xor_ln67_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_528)   --->   "%xor_ln67_1045 = xor i1 %xor_ln67_1044, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2613 'xor' 'xor_ln67_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_528)   --->   "%zext_ln169_951 = zext i1 %xor_ln67_1045" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2614 'zext' 'zext_ln169_951' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%tmp_537 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2615 'bitselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%xor_ln67_1046 = xor i1 %tmp_21, i1 %tmp_537" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2616 'xor' 'xor_ln67_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%xor_ln67_1047 = xor i1 %xor_ln67_1046, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2617 'xor' 'xor_ln67_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%zext_ln169_952 = zext i1 %xor_ln67_1047" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2618 'zext' 'zext_ln169_952' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_520)   --->   "%tmp_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2619 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_520)   --->   "%xor_ln67_1048 = xor i1 %tmp_23, i1 %tmp_538" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2620 'xor' 'xor_ln67_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_520)   --->   "%xor_ln67_1049 = xor i1 %xor_ln67_1048, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2621 'xor' 'xor_ln67_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_520)   --->   "%zext_ln169_953 = zext i1 %xor_ln67_1049" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2622 'zext' 'zext_ln169_953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%tmp_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2623 'bitselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%xor_ln67_1050 = xor i1 %tmp_25, i1 %tmp_539" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2624 'xor' 'xor_ln67_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%xor_ln67_1051 = xor i1 %xor_ln67_1050, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2625 'xor' 'xor_ln67_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%zext_ln169_954 = zext i1 %xor_ln67_1051" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2626 'zext' 'zext_ln169_954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_535)   --->   "%tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2627 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_535)   --->   "%xor_ln67_1052 = xor i1 %tmp_27, i1 %tmp_540" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2628 'xor' 'xor_ln67_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_535)   --->   "%xor_ln67_1053 = xor i1 %xor_ln67_1052, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2629 'xor' 'xor_ln67_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_535)   --->   "%zext_ln169_955 = zext i1 %xor_ln67_1053" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2630 'zext' 'zext_ln169_955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%tmp_541 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2631 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%xor_ln67_1054 = xor i1 %tmp_29, i1 %tmp_541" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2632 'xor' 'xor_ln67_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%xor_ln67_1055 = xor i1 %xor_ln67_1054, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2633 'xor' 'xor_ln67_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_530)   --->   "%zext_ln169_956 = zext i1 %xor_ln67_1055" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2634 'zext' 'zext_ln169_956' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_537)   --->   "%tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2635 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_537)   --->   "%xor_ln67_1056 = xor i1 %tmp_31, i1 %tmp_542" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2636 'xor' 'xor_ln67_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_537)   --->   "%xor_ln67_1057 = xor i1 %xor_ln67_1056, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2637 'xor' 'xor_ln67_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_537)   --->   "%zext_ln169_957 = zext i1 %xor_ln67_1057" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2638 'zext' 'zext_ln169_957' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1059)   --->   "%tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2639 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1059)   --->   "%xor_ln67_1058 = xor i1 %tmp_33, i1 %tmp_543" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2640 'xor' 'xor_ln67_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2641 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1059 = xor i1 %xor_ln67_1058, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2641 'xor' 'xor_ln67_1059' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2642 [1/1] (0.00ns)   --->   "%zext_ln169_958 = zext i1 %xor_ln67_1059" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2642 'zext' 'zext_ln169_958' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2643 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%xor_ln67_1060 = xor i1 %tmp_35, i1 %tmp_544" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2644 'xor' 'xor_ln67_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%xor_ln67_1061 = xor i1 %xor_ln67_1060, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2645 'xor' 'xor_ln67_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_519)   --->   "%zext_ln169_959 = zext i1 %xor_ln67_1061" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2646 'zext' 'zext_ln169_959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_513)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2647 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_513)   --->   "%xor_ln67_1062 = xor i1 %tmp_37, i1 %tmp_545" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2648 'xor' 'xor_ln67_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_513)   --->   "%xor_ln67_1063 = xor i1 %xor_ln67_1062, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2649 'xor' 'xor_ln67_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_513)   --->   "%zext_ln169_961 = zext i1 %xor_ln67_1063" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2650 'zext' 'zext_ln169_961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_520)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2651 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_520)   --->   "%xor_ln67_1064 = xor i1 %tmp_39, i1 %tmp_546" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2652 'xor' 'xor_ln67_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_520)   --->   "%xor_ln67_1065 = xor i1 %xor_ln67_1064, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2653 'xor' 'xor_ln67_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_520)   --->   "%zext_ln169_962 = zext i1 %xor_ln67_1065" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2654 'zext' 'zext_ln169_962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1067)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2655 'bitselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1067)   --->   "%xor_ln67_1066 = xor i1 %tmp_41, i1 %tmp_547" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2656 'xor' 'xor_ln67_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2657 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1067 = xor i1 %xor_ln67_1066, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2657 'xor' 'xor_ln67_1067' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln169_963 = zext i1 %xor_ln67_1067" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2658 'zext' 'zext_ln169_963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_516)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2659 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_516)   --->   "%xor_ln67_1068 = xor i1 %tmp_43, i1 %tmp_548" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2660 'xor' 'xor_ln67_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_516)   --->   "%xor_ln67_1069 = xor i1 %xor_ln67_1068, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2661 'xor' 'xor_ln67_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_516)   --->   "%zext_ln169_964 = zext i1 %xor_ln67_1069" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2662 'zext' 'zext_ln169_964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2663 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%xor_ln67_1070 = xor i1 %tmp_45, i1 %tmp_549" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2664 'xor' 'xor_ln67_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%xor_ln67_1071 = xor i1 %xor_ln67_1070, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2665 'xor' 'xor_ln67_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%zext_ln169_965 = zext i1 %xor_ln67_1071" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2666 'zext' 'zext_ln169_965' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_531)   --->   "%tmp_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2667 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_531)   --->   "%xor_ln67_1072 = xor i1 %tmp_47, i1 %tmp_550" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2668 'xor' 'xor_ln67_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_531)   --->   "%xor_ln67_1073 = xor i1 %xor_ln67_1072, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2669 'xor' 'xor_ln67_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_531)   --->   "%zext_ln169_966 = zext i1 %xor_ln67_1073" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2670 'zext' 'zext_ln169_966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2671 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%xor_ln67_1074 = xor i1 %tmp_49, i1 %tmp_551" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2672 'xor' 'xor_ln67_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%xor_ln67_1075 = xor i1 %xor_ln67_1074, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2673 'xor' 'xor_ln67_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_515)   --->   "%zext_ln169_967 = zext i1 %xor_ln67_1075" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2674 'zext' 'zext_ln169_967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2675 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%xor_ln67_1076 = xor i1 %tmp_51, i1 %tmp_552" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2676 'xor' 'xor_ln67_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%xor_ln67_1077 = xor i1 %xor_ln67_1076, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2677 'xor' 'xor_ln67_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_522)   --->   "%zext_ln169_968 = zext i1 %xor_ln67_1077" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2678 'zext' 'zext_ln169_968' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1079)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2679 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1079)   --->   "%xor_ln67_1078 = xor i1 %tmp_53, i1 %tmp_553" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2680 'xor' 'xor_ln67_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2681 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1079 = xor i1 %xor_ln67_1078, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2681 'xor' 'xor_ln67_1079' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2682 [1/1] (0.00ns)   --->   "%zext_ln169_969 = zext i1 %xor_ln67_1079" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2682 'zext' 'zext_ln169_969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2683 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%xor_ln67_1080 = xor i1 %tmp_55, i1 %tmp_554" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2684 'xor' 'xor_ln67_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%xor_ln67_1081 = xor i1 %xor_ln67_1080, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2685 'xor' 'xor_ln67_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_534)   --->   "%zext_ln169_970 = zext i1 %xor_ln67_1081" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2686 'zext' 'zext_ln169_970' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_535)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2687 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_535)   --->   "%xor_ln67_1082 = xor i1 %tmp_57, i1 %tmp_555" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2688 'xor' 'xor_ln67_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_535)   --->   "%xor_ln67_1083 = xor i1 %xor_ln67_1082, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2689 'xor' 'xor_ln67_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_535)   --->   "%zext_ln169_971 = zext i1 %xor_ln67_1083" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2690 'zext' 'zext_ln169_971' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2691 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%xor_ln67_1084 = xor i1 %tmp_59, i1 %tmp_556" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2692 'xor' 'xor_ln67_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%xor_ln67_1085 = xor i1 %xor_ln67_1084, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2693 'xor' 'xor_ln67_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%zext_ln169_972 = zext i1 %xor_ln67_1085" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2694 'zext' 'zext_ln169_972' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_16, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2695 'bitselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%xor_ln67_1086 = xor i1 %tmp_61, i1 %tmp_557" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2696 'xor' 'xor_ln67_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%xor_ln67_1087 = xor i1 %xor_ln67_1086, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2697 'xor' 'xor_ln67_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_527)   --->   "%zext_ln169_973 = zext i1 %xor_ln67_1087" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2698 'zext' 'zext_ln169_973' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2699 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_513 = add i2 %zext_ln169_961, i2 %zext_ln169_942" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2699 'add' 'add_ln169_513' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2700 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_515 = add i2 %zext_ln169_952, i2 %zext_ln169_967" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2700 'add' 'add_ln169_515' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2701 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_516 = add i2 %zext_ln169_964, i2 %zext_ln169_945" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2701 'add' 'add_ln169_516' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2702 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_519 = add i2 %zext_ln169_959, i2 %zext_ln169_946" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2702 'add' 'add_ln169_519' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2703 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_520 = add i2 %zext_ln169_953, i2 %zext_ln169_962" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2703 'add' 'add_ln169_520' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2704 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_522 = add i2 %zext_ln169_968, i2 %zext_ln169_944" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2704 'add' 'add_ln169_522' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2705 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_523 = add i2 %zext_ln169_950, i2 %zext_ln169_943" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2705 'add' 'add_ln169_523' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2706 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_527 = add i2 %zext_ln169_972, i2 %zext_ln169_973" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2706 'add' 'add_ln169_527' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2707 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_528 = add i2 %zext_ln169_948, i2 %zext_ln169_951" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2707 'add' 'add_ln169_528' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2708 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_530 = add i2 %zext_ln169_956, i2 %zext_ln169_954" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2708 'add' 'add_ln169_530' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2709 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_531 = add i2 %zext_ln169_966, i2 %zext_ln169_947" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2709 'add' 'add_ln169_531' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2710 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_534 = add i2 %zext_ln169_970, i2 %zext_ln169_965" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2710 'add' 'add_ln169_534' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2711 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_535 = add i2 %zext_ln169_955, i2 %zext_ln169_971" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2711 'add' 'add_ln169_535' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2712 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_537 = add i2 %zext_ln169_957, i2 %zext_ln169_949" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2712 'add' 'add_ln169_537' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_538 = add i2 %zext_ln169_958, i2 %zext_ln169_963" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2713 'add' 'add_ln169_538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2714 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_539 = add i2 %add_ln169_538, i2 %zext_ln169_969" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2714 'add' 'add_ln169_539' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2715 [1/2] (3.25ns)   --->   "%wgt_17 = load i6 %p_ZL8weights1_17_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 2715 'load' 'wgt_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_545)   --->   "%tmp_558 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2716 'bitselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_545)   --->   "%xor_ln67_1090 = xor i1 %tmp_1, i1 %tmp_558" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2717 'xor' 'xor_ln67_1090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_545)   --->   "%xor_ln67_1091 = xor i1 %xor_ln67_1090, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2718 'xor' 'xor_ln67_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_545)   --->   "%zext_ln169_1001 = zext i1 %xor_ln67_1091" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2719 'zext' 'zext_ln169_1001' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_555)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2720 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_555)   --->   "%xor_ln67_1092 = xor i1 %tmp_3, i1 %tmp_559" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2721 'xor' 'xor_ln67_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_555)   --->   "%xor_ln67_1093 = xor i1 %xor_ln67_1092, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2722 'xor' 'xor_ln67_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_555)   --->   "%zext_ln169_1002 = zext i1 %xor_ln67_1093" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2723 'zext' 'zext_ln169_1002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2724 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%xor_ln67_1094 = xor i1 %tmp_5, i1 %tmp_560" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2725 'xor' 'xor_ln67_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%xor_ln67_1095 = xor i1 %xor_ln67_1094, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2726 'xor' 'xor_ln67_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%zext_ln169_1003 = zext i1 %xor_ln67_1095" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2727 'zext' 'zext_ln169_1003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_548)   --->   "%tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2728 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_548)   --->   "%xor_ln67_1096 = xor i1 %tmp_7, i1 %tmp_561" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2729 'xor' 'xor_ln67_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_548)   --->   "%xor_ln67_1097 = xor i1 %xor_ln67_1096, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2730 'xor' 'xor_ln67_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_548)   --->   "%zext_ln169_1004 = zext i1 %xor_ln67_1097" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2731 'zext' 'zext_ln169_1004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2732 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%xor_ln67_1098 = xor i1 %tmp_9, i1 %tmp_562" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2733 'xor' 'xor_ln67_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%xor_ln67_1099 = xor i1 %xor_ln67_1098, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2734 'xor' 'xor_ln67_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%zext_ln169_1005 = zext i1 %xor_ln67_1099" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2735 'zext' 'zext_ln169_1005' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_563)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2736 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_563)   --->   "%xor_ln67_1100 = xor i1 %tmp_11, i1 %tmp_563" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2737 'xor' 'xor_ln67_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_563)   --->   "%xor_ln67_1101 = xor i1 %xor_ln67_1100, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2738 'xor' 'xor_ln67_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_563)   --->   "%zext_ln169_1006 = zext i1 %xor_ln67_1101" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2739 'zext' 'zext_ln169_1006' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_560)   --->   "%tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2740 'bitselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_560)   --->   "%xor_ln67_1102 = xor i1 %tmp_13, i1 %tmp_564" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2741 'xor' 'xor_ln67_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_560)   --->   "%xor_ln67_1103 = xor i1 %xor_ln67_1102, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2742 'xor' 'xor_ln67_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_560)   --->   "%zext_ln169_1007 = zext i1 %xor_ln67_1103" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2743 'zext' 'zext_ln169_1007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_569)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2744 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_569)   --->   "%xor_ln67_1104 = xor i1 %tmp_15, i1 %tmp_565" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2745 'xor' 'xor_ln67_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_569)   --->   "%xor_ln67_1105 = xor i1 %xor_ln67_1104, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2746 'xor' 'xor_ln67_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_569)   --->   "%zext_ln169_1008 = zext i1 %xor_ln67_1105" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2747 'zext' 'zext_ln169_1008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_555)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2748 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_555)   --->   "%xor_ln67_1106 = xor i1 %tmp_17, i1 %tmp_566" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2749 'xor' 'xor_ln67_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_555)   --->   "%xor_ln67_1107 = xor i1 %xor_ln67_1106, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2750 'xor' 'xor_ln67_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_555)   --->   "%zext_ln169_1009 = zext i1 %xor_ln67_1107" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2751 'zext' 'zext_ln169_1009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_560)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2752 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_560)   --->   "%xor_ln67_1108 = xor i1 %tmp_19, i1 %tmp_567" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2753 'xor' 'xor_ln67_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_560)   --->   "%xor_ln67_1109 = xor i1 %xor_ln67_1108, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2754 'xor' 'xor_ln67_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_560)   --->   "%zext_ln169_1010 = zext i1 %xor_ln67_1109" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2755 'zext' 'zext_ln169_1010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2756 'bitselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%xor_ln67_1110 = xor i1 %tmp_21, i1 %tmp_568" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2757 'xor' 'xor_ln67_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%xor_ln67_1111 = xor i1 %xor_ln67_1110, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2758 'xor' 'xor_ln67_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%zext_ln169_1011 = zext i1 %xor_ln67_1111" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2759 'zext' 'zext_ln169_1011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_552)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2760 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_552)   --->   "%xor_ln67_1112 = xor i1 %tmp_23, i1 %tmp_569" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2761 'xor' 'xor_ln67_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_552)   --->   "%xor_ln67_1113 = xor i1 %xor_ln67_1112, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2762 'xor' 'xor_ln67_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_552)   --->   "%zext_ln169_1012 = zext i1 %xor_ln67_1113" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2763 'zext' 'zext_ln169_1012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2764 'bitselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%xor_ln67_1114 = xor i1 %tmp_25, i1 %tmp_570" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2765 'xor' 'xor_ln67_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%xor_ln67_1115 = xor i1 %xor_ln67_1114, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2766 'xor' 'xor_ln67_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%zext_ln169_1013 = zext i1 %xor_ln67_1115" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2767 'zext' 'zext_ln169_1013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_567)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2768 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_567)   --->   "%xor_ln67_1116 = xor i1 %tmp_27, i1 %tmp_571" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2769 'xor' 'xor_ln67_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_567)   --->   "%xor_ln67_1117 = xor i1 %xor_ln67_1116, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2770 'xor' 'xor_ln67_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_567)   --->   "%zext_ln169_1014 = zext i1 %xor_ln67_1117" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2771 'zext' 'zext_ln169_1014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2772 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%xor_ln67_1118 = xor i1 %tmp_29, i1 %tmp_572" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2773 'xor' 'xor_ln67_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%xor_ln67_1119 = xor i1 %xor_ln67_1118, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2774 'xor' 'xor_ln67_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_562)   --->   "%zext_ln169_1015 = zext i1 %xor_ln67_1119" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2775 'zext' 'zext_ln169_1015' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_569)   --->   "%tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2776 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_569)   --->   "%xor_ln67_1120 = xor i1 %tmp_31, i1 %tmp_573" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2777 'xor' 'xor_ln67_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_569)   --->   "%xor_ln67_1121 = xor i1 %xor_ln67_1120, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2778 'xor' 'xor_ln67_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_569)   --->   "%zext_ln169_1016 = zext i1 %xor_ln67_1121" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2779 'zext' 'zext_ln169_1016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1123)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2780 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1123)   --->   "%xor_ln67_1122 = xor i1 %tmp_33, i1 %tmp_574" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2781 'xor' 'xor_ln67_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2782 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1123 = xor i1 %xor_ln67_1122, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2782 'xor' 'xor_ln67_1123' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2783 [1/1] (0.00ns)   --->   "%zext_ln169_1017 = zext i1 %xor_ln67_1123" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2783 'zext' 'zext_ln169_1017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2784 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%xor_ln67_1124 = xor i1 %tmp_35, i1 %tmp_575" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2785 'xor' 'xor_ln67_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%xor_ln67_1125 = xor i1 %xor_ln67_1124, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2786 'xor' 'xor_ln67_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_551)   --->   "%zext_ln169_1018 = zext i1 %xor_ln67_1125" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2787 'zext' 'zext_ln169_1018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_545)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2788 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_545)   --->   "%xor_ln67_1126 = xor i1 %tmp_37, i1 %tmp_576" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2789 'xor' 'xor_ln67_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_545)   --->   "%xor_ln67_1127 = xor i1 %xor_ln67_1126, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2790 'xor' 'xor_ln67_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_545)   --->   "%zext_ln169_1019 = zext i1 %xor_ln67_1127" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2791 'zext' 'zext_ln169_1019' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_552)   --->   "%tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2792 'bitselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2793 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_552)   --->   "%xor_ln67_1128 = xor i1 %tmp_39, i1 %tmp_577" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2793 'xor' 'xor_ln67_1128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_552)   --->   "%xor_ln67_1129 = xor i1 %xor_ln67_1128, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2794 'xor' 'xor_ln67_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_552)   --->   "%zext_ln169_1020 = zext i1 %xor_ln67_1129" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2795 'zext' 'zext_ln169_1020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1131)   --->   "%tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2796 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1131)   --->   "%xor_ln67_1130 = xor i1 %tmp_41, i1 %tmp_578" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2797 'xor' 'xor_ln67_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2798 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1131 = xor i1 %xor_ln67_1130, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2798 'xor' 'xor_ln67_1131' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2799 [1/1] (0.00ns)   --->   "%zext_ln169_1021 = zext i1 %xor_ln67_1131" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2799 'zext' 'zext_ln169_1021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_548)   --->   "%tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2800 'bitselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_548)   --->   "%xor_ln67_1132 = xor i1 %tmp_43, i1 %tmp_579" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2801 'xor' 'xor_ln67_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_548)   --->   "%xor_ln67_1133 = xor i1 %xor_ln67_1132, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2802 'xor' 'xor_ln67_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_548)   --->   "%zext_ln169_1022 = zext i1 %xor_ln67_1133" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2803 'zext' 'zext_ln169_1022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2804 'bitselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%xor_ln67_1134 = xor i1 %tmp_45, i1 %tmp_580" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2805 'xor' 'xor_ln67_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%xor_ln67_1135 = xor i1 %xor_ln67_1134, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2806 'xor' 'xor_ln67_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%zext_ln169_1023 = zext i1 %xor_ln67_1135" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2807 'zext' 'zext_ln169_1023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_563)   --->   "%tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2808 'bitselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_563)   --->   "%xor_ln67_1136 = xor i1 %tmp_47, i1 %tmp_581" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2809 'xor' 'xor_ln67_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_563)   --->   "%xor_ln67_1137 = xor i1 %xor_ln67_1136, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2810 'xor' 'xor_ln67_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_563)   --->   "%zext_ln169_1024 = zext i1 %xor_ln67_1137" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2811 'zext' 'zext_ln169_1024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%tmp_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2812 'bitselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%xor_ln67_1138 = xor i1 %tmp_49, i1 %tmp_582" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2813 'xor' 'xor_ln67_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%xor_ln67_1139 = xor i1 %xor_ln67_1138, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2814 'xor' 'xor_ln67_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_547)   --->   "%zext_ln169_1025 = zext i1 %xor_ln67_1139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2815 'zext' 'zext_ln169_1025' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2816 'bitselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%xor_ln67_1140 = xor i1 %tmp_51, i1 %tmp_583" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2817 'xor' 'xor_ln67_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%xor_ln67_1141 = xor i1 %xor_ln67_1140, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2818 'xor' 'xor_ln67_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_554)   --->   "%zext_ln169_1026 = zext i1 %xor_ln67_1141" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2819 'zext' 'zext_ln169_1026' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1143)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2820 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1143)   --->   "%xor_ln67_1142 = xor i1 %tmp_53, i1 %tmp_584" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2821 'xor' 'xor_ln67_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2822 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1143 = xor i1 %xor_ln67_1142, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2822 'xor' 'xor_ln67_1143' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2823 [1/1] (0.00ns)   --->   "%zext_ln169_1027 = zext i1 %xor_ln67_1143" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2823 'zext' 'zext_ln169_1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2824 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%xor_ln67_1144 = xor i1 %tmp_55, i1 %tmp_585" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2825 'xor' 'xor_ln67_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%xor_ln67_1145 = xor i1 %xor_ln67_1144, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2826 'xor' 'xor_ln67_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_566)   --->   "%zext_ln169_1028 = zext i1 %xor_ln67_1145" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2827 'zext' 'zext_ln169_1028' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_567)   --->   "%tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2828 'bitselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_567)   --->   "%xor_ln67_1146 = xor i1 %tmp_57, i1 %tmp_586" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2829 'xor' 'xor_ln67_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_567)   --->   "%xor_ln67_1147 = xor i1 %xor_ln67_1146, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2830 'xor' 'xor_ln67_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_567)   --->   "%zext_ln169_1029 = zext i1 %xor_ln67_1147" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2831 'zext' 'zext_ln169_1029' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2832 'bitselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%xor_ln67_1148 = xor i1 %tmp_59, i1 %tmp_587" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2833 'xor' 'xor_ln67_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%xor_ln67_1149 = xor i1 %xor_ln67_1148, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2834 'xor' 'xor_ln67_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%zext_ln169_1030 = zext i1 %xor_ln67_1149" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2835 'zext' 'zext_ln169_1030' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_17, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2836 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%xor_ln67_1150 = xor i1 %tmp_61, i1 %tmp_588" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2837 'xor' 'xor_ln67_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%xor_ln67_1151 = xor i1 %xor_ln67_1150, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2838 'xor' 'xor_ln67_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_559)   --->   "%zext_ln169_1031 = zext i1 %xor_ln67_1151" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2839 'zext' 'zext_ln169_1031' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2840 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_545 = add i2 %zext_ln169_1019, i2 %zext_ln169_1001" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2840 'add' 'add_ln169_545' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2841 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_547 = add i2 %zext_ln169_1011, i2 %zext_ln169_1025" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2841 'add' 'add_ln169_547' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2842 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_548 = add i2 %zext_ln169_1022, i2 %zext_ln169_1004" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2842 'add' 'add_ln169_548' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2843 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_551 = add i2 %zext_ln169_1018, i2 %zext_ln169_1005" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2843 'add' 'add_ln169_551' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2844 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_552 = add i2 %zext_ln169_1012, i2 %zext_ln169_1020" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2844 'add' 'add_ln169_552' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2845 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_554 = add i2 %zext_ln169_1026, i2 %zext_ln169_1003" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2845 'add' 'add_ln169_554' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2846 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_555 = add i2 %zext_ln169_1009, i2 %zext_ln169_1002" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2846 'add' 'add_ln169_555' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2847 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_559 = add i2 %zext_ln169_1030, i2 %zext_ln169_1031" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2847 'add' 'add_ln169_559' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2848 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_560 = add i2 %zext_ln169_1007, i2 %zext_ln169_1010" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2848 'add' 'add_ln169_560' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2849 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_562 = add i2 %zext_ln169_1015, i2 %zext_ln169_1013" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2849 'add' 'add_ln169_562' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2850 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_563 = add i2 %zext_ln169_1024, i2 %zext_ln169_1006" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2850 'add' 'add_ln169_563' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2851 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_566 = add i2 %zext_ln169_1028, i2 %zext_ln169_1023" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2851 'add' 'add_ln169_566' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2852 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_567 = add i2 %zext_ln169_1014, i2 %zext_ln169_1029" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2852 'add' 'add_ln169_567' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2853 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_569 = add i2 %zext_ln169_1016, i2 %zext_ln169_1008" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2853 'add' 'add_ln169_569' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_570 = add i2 %zext_ln169_1017, i2 %zext_ln169_1021" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2854 'add' 'add_ln169_570' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2855 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_571 = add i2 %add_ln169_570, i2 %zext_ln169_1027" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2855 'add' 'add_ln169_571' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2856 [1/2] (3.25ns)   --->   "%wgt_18 = load i6 %p_ZL8weights1_18_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 2856 'load' 'wgt_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_577)   --->   "%tmp_589 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2857 'bitselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_577)   --->   "%xor_ln67_1154 = xor i1 %tmp_1, i1 %tmp_589" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2858 'xor' 'xor_ln67_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_577)   --->   "%xor_ln67_1155 = xor i1 %xor_ln67_1154, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2859 'xor' 'xor_ln67_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_577)   --->   "%zext_ln169_1058 = zext i1 %xor_ln67_1155" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2860 'zext' 'zext_ln169_1058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_587)   --->   "%tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2861 'bitselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_587)   --->   "%xor_ln67_1156 = xor i1 %tmp_3, i1 %tmp_590" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2862 'xor' 'xor_ln67_1156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_587)   --->   "%xor_ln67_1157 = xor i1 %xor_ln67_1156, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2863 'xor' 'xor_ln67_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_587)   --->   "%zext_ln169_1059 = zext i1 %xor_ln67_1157" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2864 'zext' 'zext_ln169_1059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2865 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%xor_ln67_1158 = xor i1 %tmp_5, i1 %tmp_591" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2866 'xor' 'xor_ln67_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%xor_ln67_1159 = xor i1 %xor_ln67_1158, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2867 'xor' 'xor_ln67_1159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%zext_ln169_1060 = zext i1 %xor_ln67_1159" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2868 'zext' 'zext_ln169_1060' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_580)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2869 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_580)   --->   "%xor_ln67_1160 = xor i1 %tmp_7, i1 %tmp_592" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2870 'xor' 'xor_ln67_1160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_580)   --->   "%xor_ln67_1161 = xor i1 %xor_ln67_1160, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2871 'xor' 'xor_ln67_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_580)   --->   "%zext_ln169_1061 = zext i1 %xor_ln67_1161" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2872 'zext' 'zext_ln169_1061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2873 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%xor_ln67_1162 = xor i1 %tmp_9, i1 %tmp_593" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2874 'xor' 'xor_ln67_1162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%xor_ln67_1163 = xor i1 %xor_ln67_1162, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2875 'xor' 'xor_ln67_1163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%zext_ln169_1062 = zext i1 %xor_ln67_1163" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2876 'zext' 'zext_ln169_1062' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_595)   --->   "%tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2877 'bitselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_595)   --->   "%xor_ln67_1164 = xor i1 %tmp_11, i1 %tmp_594" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2878 'xor' 'xor_ln67_1164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_595)   --->   "%xor_ln67_1165 = xor i1 %xor_ln67_1164, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2879 'xor' 'xor_ln67_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_595)   --->   "%zext_ln169_1063 = zext i1 %xor_ln67_1165" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2880 'zext' 'zext_ln169_1063' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_592)   --->   "%tmp_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2881 'bitselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_592)   --->   "%xor_ln67_1166 = xor i1 %tmp_13, i1 %tmp_595" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2882 'xor' 'xor_ln67_1166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_592)   --->   "%xor_ln67_1167 = xor i1 %xor_ln67_1166, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2883 'xor' 'xor_ln67_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_592)   --->   "%zext_ln169_1064 = zext i1 %xor_ln67_1167" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2884 'zext' 'zext_ln169_1064' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_601)   --->   "%tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2885 'bitselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_601)   --->   "%xor_ln67_1168 = xor i1 %tmp_15, i1 %tmp_596" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2886 'xor' 'xor_ln67_1168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_601)   --->   "%xor_ln67_1169 = xor i1 %xor_ln67_1168, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2887 'xor' 'xor_ln67_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_601)   --->   "%zext_ln169_1065 = zext i1 %xor_ln67_1169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2888 'zext' 'zext_ln169_1065' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_587)   --->   "%tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2889 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_587)   --->   "%xor_ln67_1170 = xor i1 %tmp_17, i1 %tmp_597" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2890 'xor' 'xor_ln67_1170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_587)   --->   "%xor_ln67_1171 = xor i1 %xor_ln67_1170, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2891 'xor' 'xor_ln67_1171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_587)   --->   "%zext_ln169_1066 = zext i1 %xor_ln67_1171" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2892 'zext' 'zext_ln169_1066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_592)   --->   "%tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2893 'bitselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_592)   --->   "%xor_ln67_1172 = xor i1 %tmp_19, i1 %tmp_598" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2894 'xor' 'xor_ln67_1172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_592)   --->   "%xor_ln67_1173 = xor i1 %xor_ln67_1172, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2895 'xor' 'xor_ln67_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_592)   --->   "%zext_ln169_1067 = zext i1 %xor_ln67_1173" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2896 'zext' 'zext_ln169_1067' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2897 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%xor_ln67_1174 = xor i1 %tmp_21, i1 %tmp_599" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2898 'xor' 'xor_ln67_1174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%xor_ln67_1175 = xor i1 %xor_ln67_1174, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2899 'xor' 'xor_ln67_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%zext_ln169_1068 = zext i1 %xor_ln67_1175" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2900 'zext' 'zext_ln169_1068' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_584)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2901 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_584)   --->   "%xor_ln67_1176 = xor i1 %tmp_23, i1 %tmp_600" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2902 'xor' 'xor_ln67_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_584)   --->   "%xor_ln67_1177 = xor i1 %xor_ln67_1176, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2903 'xor' 'xor_ln67_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_584)   --->   "%zext_ln169_1069 = zext i1 %xor_ln67_1177" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2904 'zext' 'zext_ln169_1069' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2905 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%xor_ln67_1178 = xor i1 %tmp_25, i1 %tmp_601" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2906 'xor' 'xor_ln67_1178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%xor_ln67_1179 = xor i1 %xor_ln67_1178, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2907 'xor' 'xor_ln67_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%zext_ln169_1070 = zext i1 %xor_ln67_1179" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2908 'zext' 'zext_ln169_1070' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_599)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2909 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_599)   --->   "%xor_ln67_1180 = xor i1 %tmp_27, i1 %tmp_602" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2910 'xor' 'xor_ln67_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_599)   --->   "%xor_ln67_1181 = xor i1 %xor_ln67_1180, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2911 'xor' 'xor_ln67_1181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_599)   --->   "%zext_ln169_1071 = zext i1 %xor_ln67_1181" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2912 'zext' 'zext_ln169_1071' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2913 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%xor_ln67_1182 = xor i1 %tmp_29, i1 %tmp_603" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2914 'xor' 'xor_ln67_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%xor_ln67_1183 = xor i1 %xor_ln67_1182, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2915 'xor' 'xor_ln67_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_594)   --->   "%zext_ln169_1072 = zext i1 %xor_ln67_1183" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2916 'zext' 'zext_ln169_1072' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_601)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2917 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_601)   --->   "%xor_ln67_1184 = xor i1 %tmp_31, i1 %tmp_604" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2918 'xor' 'xor_ln67_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_601)   --->   "%xor_ln67_1185 = xor i1 %xor_ln67_1184, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2919 'xor' 'xor_ln67_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_601)   --->   "%zext_ln169_1073 = zext i1 %xor_ln67_1185" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2920 'zext' 'zext_ln169_1073' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1187)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2921 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1187)   --->   "%xor_ln67_1186 = xor i1 %tmp_33, i1 %tmp_605" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2922 'xor' 'xor_ln67_1186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2923 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1187 = xor i1 %xor_ln67_1186, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2923 'xor' 'xor_ln67_1187' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2924 [1/1] (0.00ns)   --->   "%zext_ln169_1074 = zext i1 %xor_ln67_1187" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2924 'zext' 'zext_ln169_1074' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2925 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%xor_ln67_1188 = xor i1 %tmp_35, i1 %tmp_606" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2926 'xor' 'xor_ln67_1188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%xor_ln67_1189 = xor i1 %xor_ln67_1188, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2927 'xor' 'xor_ln67_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_583)   --->   "%zext_ln169_1075 = zext i1 %xor_ln67_1189" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2928 'zext' 'zext_ln169_1075' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_577)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2929 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_577)   --->   "%xor_ln67_1190 = xor i1 %tmp_37, i1 %tmp_607" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2930 'xor' 'xor_ln67_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_577)   --->   "%xor_ln67_1191 = xor i1 %xor_ln67_1190, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2931 'xor' 'xor_ln67_1191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_577)   --->   "%zext_ln169_1076 = zext i1 %xor_ln67_1191" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2932 'zext' 'zext_ln169_1076' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_584)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2933 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_584)   --->   "%xor_ln67_1192 = xor i1 %tmp_39, i1 %tmp_608" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2934 'xor' 'xor_ln67_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_584)   --->   "%xor_ln67_1193 = xor i1 %xor_ln67_1192, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2935 'xor' 'xor_ln67_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_584)   --->   "%zext_ln169_1077 = zext i1 %xor_ln67_1193" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2936 'zext' 'zext_ln169_1077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1195)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2937 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1195)   --->   "%xor_ln67_1194 = xor i1 %tmp_41, i1 %tmp_609" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2938 'xor' 'xor_ln67_1194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2939 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1195 = xor i1 %xor_ln67_1194, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2939 'xor' 'xor_ln67_1195' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2940 [1/1] (0.00ns)   --->   "%zext_ln169_1078 = zext i1 %xor_ln67_1195" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2940 'zext' 'zext_ln169_1078' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_580)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2941 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_580)   --->   "%xor_ln67_1196 = xor i1 %tmp_43, i1 %tmp_610" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2942 'xor' 'xor_ln67_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_580)   --->   "%xor_ln67_1197 = xor i1 %xor_ln67_1196, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2943 'xor' 'xor_ln67_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_580)   --->   "%zext_ln169_1079 = zext i1 %xor_ln67_1197" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2944 'zext' 'zext_ln169_1079' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2945 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%xor_ln67_1198 = xor i1 %tmp_45, i1 %tmp_611" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2946 'xor' 'xor_ln67_1198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%xor_ln67_1199 = xor i1 %xor_ln67_1198, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2947 'xor' 'xor_ln67_1199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%zext_ln169_1080 = zext i1 %xor_ln67_1199" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2948 'zext' 'zext_ln169_1080' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_595)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2949 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_595)   --->   "%xor_ln67_1200 = xor i1 %tmp_47, i1 %tmp_612" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2950 'xor' 'xor_ln67_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_595)   --->   "%xor_ln67_1201 = xor i1 %xor_ln67_1200, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2951 'xor' 'xor_ln67_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_595)   --->   "%zext_ln169_1081 = zext i1 %xor_ln67_1201" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2952 'zext' 'zext_ln169_1081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2953 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%xor_ln67_1202 = xor i1 %tmp_49, i1 %tmp_613" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2954 'xor' 'xor_ln67_1202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%xor_ln67_1203 = xor i1 %xor_ln67_1202, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2955 'xor' 'xor_ln67_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_579)   --->   "%zext_ln169_1082 = zext i1 %xor_ln67_1203" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2956 'zext' 'zext_ln169_1082' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2957 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%xor_ln67_1204 = xor i1 %tmp_51, i1 %tmp_614" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2958 'xor' 'xor_ln67_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%xor_ln67_1205 = xor i1 %xor_ln67_1204, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2959 'xor' 'xor_ln67_1205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_586)   --->   "%zext_ln169_1083 = zext i1 %xor_ln67_1205" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2960 'zext' 'zext_ln169_1083' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1207)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2961 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1207)   --->   "%xor_ln67_1206 = xor i1 %tmp_53, i1 %tmp_615" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2962 'xor' 'xor_ln67_1206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2963 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1207 = xor i1 %xor_ln67_1206, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2963 'xor' 'xor_ln67_1207' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln169_1084 = zext i1 %xor_ln67_1207" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2964 'zext' 'zext_ln169_1084' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2965 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%xor_ln67_1208 = xor i1 %tmp_55, i1 %tmp_616" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2966 'xor' 'xor_ln67_1208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%xor_ln67_1209 = xor i1 %xor_ln67_1208, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2967 'xor' 'xor_ln67_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_598)   --->   "%zext_ln169_1085 = zext i1 %xor_ln67_1209" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2968 'zext' 'zext_ln169_1085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_599)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2969 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_599)   --->   "%xor_ln67_1210 = xor i1 %tmp_57, i1 %tmp_617" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2970 'xor' 'xor_ln67_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_599)   --->   "%xor_ln67_1211 = xor i1 %xor_ln67_1210, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2971 'xor' 'xor_ln67_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_599)   --->   "%zext_ln169_1086 = zext i1 %xor_ln67_1211" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2972 'zext' 'zext_ln169_1086' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2973 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%xor_ln67_1212 = xor i1 %tmp_59, i1 %tmp_618" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2974 'xor' 'xor_ln67_1212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%xor_ln67_1213 = xor i1 %xor_ln67_1212, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2975 'xor' 'xor_ln67_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%zext_ln169_1087 = zext i1 %xor_ln67_1213" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2976 'zext' 'zext_ln169_1087' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_18, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2977 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%xor_ln67_1214 = xor i1 %tmp_61, i1 %tmp_619" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2978 'xor' 'xor_ln67_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%xor_ln67_1215 = xor i1 %xor_ln67_1214, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2979 'xor' 'xor_ln67_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_591)   --->   "%zext_ln169_1088 = zext i1 %xor_ln67_1215" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2980 'zext' 'zext_ln169_1088' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2981 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_577 = add i2 %zext_ln169_1076, i2 %zext_ln169_1058" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2981 'add' 'add_ln169_577' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2982 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_579 = add i2 %zext_ln169_1068, i2 %zext_ln169_1082" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2982 'add' 'add_ln169_579' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2983 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_580 = add i2 %zext_ln169_1079, i2 %zext_ln169_1061" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2983 'add' 'add_ln169_580' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2984 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_583 = add i2 %zext_ln169_1075, i2 %zext_ln169_1062" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2984 'add' 'add_ln169_583' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2985 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_584 = add i2 %zext_ln169_1069, i2 %zext_ln169_1077" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2985 'add' 'add_ln169_584' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2986 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_586 = add i2 %zext_ln169_1083, i2 %zext_ln169_1060" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2986 'add' 'add_ln169_586' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2987 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_587 = add i2 %zext_ln169_1066, i2 %zext_ln169_1059" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2987 'add' 'add_ln169_587' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2988 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_591 = add i2 %zext_ln169_1087, i2 %zext_ln169_1088" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2988 'add' 'add_ln169_591' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2989 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_592 = add i2 %zext_ln169_1064, i2 %zext_ln169_1067" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2989 'add' 'add_ln169_592' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2990 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_594 = add i2 %zext_ln169_1072, i2 %zext_ln169_1070" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2990 'add' 'add_ln169_594' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2991 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_595 = add i2 %zext_ln169_1081, i2 %zext_ln169_1063" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2991 'add' 'add_ln169_595' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2992 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_598 = add i2 %zext_ln169_1085, i2 %zext_ln169_1080" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2992 'add' 'add_ln169_598' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2993 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_599 = add i2 %zext_ln169_1071, i2 %zext_ln169_1086" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2993 'add' 'add_ln169_599' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2994 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_601 = add i2 %zext_ln169_1073, i2 %zext_ln169_1065" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2994 'add' 'add_ln169_601' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_602 = add i2 %zext_ln169_1074, i2 %zext_ln169_1078" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2995 'add' 'add_ln169_602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2996 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_603 = add i2 %add_ln169_602, i2 %zext_ln169_1084" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2996 'add' 'add_ln169_603' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2997 [1/2] (3.25ns)   --->   "%wgt_19 = load i6 %p_ZL8weights1_19_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 2997 'load' 'wgt_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_609)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2998 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_609)   --->   "%xor_ln67_1218 = xor i1 %tmp_1, i1 %tmp_620" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 2999 'xor' 'xor_ln67_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_609)   --->   "%xor_ln67_1219 = xor i1 %xor_ln67_1218, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3000 'xor' 'xor_ln67_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_609)   --->   "%zext_ln169_1115 = zext i1 %xor_ln67_1219" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3001 'zext' 'zext_ln169_1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_619)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3002 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_619)   --->   "%xor_ln67_1220 = xor i1 %tmp_3, i1 %tmp_621" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3003 'xor' 'xor_ln67_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_619)   --->   "%xor_ln67_1221 = xor i1 %xor_ln67_1220, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3004 'xor' 'xor_ln67_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_619)   --->   "%zext_ln169_1116 = zext i1 %xor_ln67_1221" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3005 'zext' 'zext_ln169_1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3006 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%xor_ln67_1222 = xor i1 %tmp_5, i1 %tmp_622" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3007 'xor' 'xor_ln67_1222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%xor_ln67_1223 = xor i1 %xor_ln67_1222, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3008 'xor' 'xor_ln67_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%zext_ln169_1117 = zext i1 %xor_ln67_1223" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3009 'zext' 'zext_ln169_1117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_612)   --->   "%tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3010 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_612)   --->   "%xor_ln67_1224 = xor i1 %tmp_7, i1 %tmp_623" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3011 'xor' 'xor_ln67_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_612)   --->   "%xor_ln67_1225 = xor i1 %xor_ln67_1224, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3012 'xor' 'xor_ln67_1225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_612)   --->   "%zext_ln169_1118 = zext i1 %xor_ln67_1225" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3013 'zext' 'zext_ln169_1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3014 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%xor_ln67_1226 = xor i1 %tmp_9, i1 %tmp_624" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3015 'xor' 'xor_ln67_1226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%xor_ln67_1227 = xor i1 %xor_ln67_1226, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3016 'xor' 'xor_ln67_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%zext_ln169_1119 = zext i1 %xor_ln67_1227" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3017 'zext' 'zext_ln169_1119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_627)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3018 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_627)   --->   "%xor_ln67_1228 = xor i1 %tmp_11, i1 %tmp_625" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3019 'xor' 'xor_ln67_1228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_627)   --->   "%xor_ln67_1229 = xor i1 %xor_ln67_1228, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3020 'xor' 'xor_ln67_1229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_627)   --->   "%zext_ln169_1120 = zext i1 %xor_ln67_1229" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3021 'zext' 'zext_ln169_1120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_624)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3022 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_624)   --->   "%xor_ln67_1230 = xor i1 %tmp_13, i1 %tmp_626" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3023 'xor' 'xor_ln67_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_624)   --->   "%xor_ln67_1231 = xor i1 %xor_ln67_1230, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3024 'xor' 'xor_ln67_1231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_624)   --->   "%zext_ln169_1121 = zext i1 %xor_ln67_1231" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3025 'zext' 'zext_ln169_1121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_633)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3026 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_633)   --->   "%xor_ln67_1232 = xor i1 %tmp_15, i1 %tmp_627" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3027 'xor' 'xor_ln67_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_633)   --->   "%xor_ln67_1233 = xor i1 %xor_ln67_1232, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3028 'xor' 'xor_ln67_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_633)   --->   "%zext_ln169_1122 = zext i1 %xor_ln67_1233" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3029 'zext' 'zext_ln169_1122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_619)   --->   "%tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3030 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_619)   --->   "%xor_ln67_1234 = xor i1 %tmp_17, i1 %tmp_628" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3031 'xor' 'xor_ln67_1234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_619)   --->   "%xor_ln67_1235 = xor i1 %xor_ln67_1234, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3032 'xor' 'xor_ln67_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_619)   --->   "%zext_ln169_1123 = zext i1 %xor_ln67_1235" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3033 'zext' 'zext_ln169_1123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_624)   --->   "%tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3034 'bitselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_624)   --->   "%xor_ln67_1236 = xor i1 %tmp_19, i1 %tmp_629" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3035 'xor' 'xor_ln67_1236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_624)   --->   "%xor_ln67_1237 = xor i1 %xor_ln67_1236, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3036 'xor' 'xor_ln67_1237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_624)   --->   "%zext_ln169_1124 = zext i1 %xor_ln67_1237" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3037 'zext' 'zext_ln169_1124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%tmp_630 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3038 'bitselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%xor_ln67_1238 = xor i1 %tmp_21, i1 %tmp_630" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3039 'xor' 'xor_ln67_1238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%xor_ln67_1239 = xor i1 %xor_ln67_1238, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3040 'xor' 'xor_ln67_1239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%zext_ln169_1125 = zext i1 %xor_ln67_1239" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3041 'zext' 'zext_ln169_1125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_616)   --->   "%tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3042 'bitselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_616)   --->   "%xor_ln67_1240 = xor i1 %tmp_23, i1 %tmp_631" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3043 'xor' 'xor_ln67_1240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_616)   --->   "%xor_ln67_1241 = xor i1 %xor_ln67_1240, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3044 'xor' 'xor_ln67_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_616)   --->   "%zext_ln169_1126 = zext i1 %xor_ln67_1241" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3045 'zext' 'zext_ln169_1126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3046 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%xor_ln67_1242 = xor i1 %tmp_25, i1 %tmp_632" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3047 'xor' 'xor_ln67_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%xor_ln67_1243 = xor i1 %xor_ln67_1242, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3048 'xor' 'xor_ln67_1243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%zext_ln169_1127 = zext i1 %xor_ln67_1243" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3049 'zext' 'zext_ln169_1127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_631)   --->   "%tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3050 'bitselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_631)   --->   "%xor_ln67_1244 = xor i1 %tmp_27, i1 %tmp_633" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3051 'xor' 'xor_ln67_1244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_631)   --->   "%xor_ln67_1245 = xor i1 %xor_ln67_1244, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3052 'xor' 'xor_ln67_1245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_631)   --->   "%zext_ln169_1128 = zext i1 %xor_ln67_1245" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3053 'zext' 'zext_ln169_1128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3054 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%xor_ln67_1246 = xor i1 %tmp_29, i1 %tmp_634" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3055 'xor' 'xor_ln67_1246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%xor_ln67_1247 = xor i1 %xor_ln67_1246, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3056 'xor' 'xor_ln67_1247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_626)   --->   "%zext_ln169_1129 = zext i1 %xor_ln67_1247" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3057 'zext' 'zext_ln169_1129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3058 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_633)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3058 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_633)   --->   "%xor_ln67_1248 = xor i1 %tmp_31, i1 %tmp_635" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3059 'xor' 'xor_ln67_1248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_633)   --->   "%xor_ln67_1249 = xor i1 %xor_ln67_1248, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3060 'xor' 'xor_ln67_1249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3061 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_633)   --->   "%zext_ln169_1130 = zext i1 %xor_ln67_1249" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3061 'zext' 'zext_ln169_1130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1251)   --->   "%tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3062 'bitselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1251)   --->   "%xor_ln67_1250 = xor i1 %tmp_33, i1 %tmp_636" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3063 'xor' 'xor_ln67_1250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3064 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1251 = xor i1 %xor_ln67_1250, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3064 'xor' 'xor_ln67_1251' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3065 [1/1] (0.00ns)   --->   "%zext_ln169_1131 = zext i1 %xor_ln67_1251" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3065 'zext' 'zext_ln169_1131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%tmp_637 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3066 'bitselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%xor_ln67_1252 = xor i1 %tmp_35, i1 %tmp_637" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3067 'xor' 'xor_ln67_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%xor_ln67_1253 = xor i1 %xor_ln67_1252, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3068 'xor' 'xor_ln67_1253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_615)   --->   "%zext_ln169_1132 = zext i1 %xor_ln67_1253" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3069 'zext' 'zext_ln169_1132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_609)   --->   "%tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3070 'bitselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_609)   --->   "%xor_ln67_1254 = xor i1 %tmp_37, i1 %tmp_638" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3071 'xor' 'xor_ln67_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_609)   --->   "%xor_ln67_1255 = xor i1 %xor_ln67_1254, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3072 'xor' 'xor_ln67_1255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_609)   --->   "%zext_ln169_1133 = zext i1 %xor_ln67_1255" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3073 'zext' 'zext_ln169_1133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_616)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3074 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_616)   --->   "%xor_ln67_1256 = xor i1 %tmp_39, i1 %tmp_639" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3075 'xor' 'xor_ln67_1256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_616)   --->   "%xor_ln67_1257 = xor i1 %xor_ln67_1256, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3076 'xor' 'xor_ln67_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_616)   --->   "%zext_ln169_1134 = zext i1 %xor_ln67_1257" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3077 'zext' 'zext_ln169_1134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1259)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3078 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1259)   --->   "%xor_ln67_1258 = xor i1 %tmp_41, i1 %tmp_640" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3079 'xor' 'xor_ln67_1258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3080 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1259 = xor i1 %xor_ln67_1258, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3080 'xor' 'xor_ln67_1259' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln169_1135 = zext i1 %xor_ln67_1259" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3081 'zext' 'zext_ln169_1135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_612)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3082 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_612)   --->   "%xor_ln67_1260 = xor i1 %tmp_43, i1 %tmp_641" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3083 'xor' 'xor_ln67_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_612)   --->   "%xor_ln67_1261 = xor i1 %xor_ln67_1260, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3084 'xor' 'xor_ln67_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_612)   --->   "%zext_ln169_1136 = zext i1 %xor_ln67_1261" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3085 'zext' 'zext_ln169_1136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3086 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%xor_ln67_1262 = xor i1 %tmp_45, i1 %tmp_642" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3087 'xor' 'xor_ln67_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%xor_ln67_1263 = xor i1 %xor_ln67_1262, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3088 'xor' 'xor_ln67_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%zext_ln169_1137 = zext i1 %xor_ln67_1263" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3089 'zext' 'zext_ln169_1137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_627)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3090 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_627)   --->   "%xor_ln67_1264 = xor i1 %tmp_47, i1 %tmp_643" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3091 'xor' 'xor_ln67_1264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_627)   --->   "%xor_ln67_1265 = xor i1 %xor_ln67_1264, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3092 'xor' 'xor_ln67_1265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_627)   --->   "%zext_ln169_1138 = zext i1 %xor_ln67_1265" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3093 'zext' 'zext_ln169_1138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3094 'bitselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%xor_ln67_1266 = xor i1 %tmp_49, i1 %tmp_644" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3095 'xor' 'xor_ln67_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%xor_ln67_1267 = xor i1 %xor_ln67_1266, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3096 'xor' 'xor_ln67_1267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_611)   --->   "%zext_ln169_1139 = zext i1 %xor_ln67_1267" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3097 'zext' 'zext_ln169_1139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3098 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%xor_ln67_1268 = xor i1 %tmp_51, i1 %tmp_645" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3099 'xor' 'xor_ln67_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%xor_ln67_1269 = xor i1 %xor_ln67_1268, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3100 'xor' 'xor_ln67_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_618)   --->   "%zext_ln169_1140 = zext i1 %xor_ln67_1269" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3101 'zext' 'zext_ln169_1140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1271)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3102 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1271)   --->   "%xor_ln67_1270 = xor i1 %tmp_53, i1 %tmp_646" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3103 'xor' 'xor_ln67_1270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3104 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1271 = xor i1 %xor_ln67_1270, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3104 'xor' 'xor_ln67_1271' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3105 [1/1] (0.00ns)   --->   "%zext_ln169_1141 = zext i1 %xor_ln67_1271" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3105 'zext' 'zext_ln169_1141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3106 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%xor_ln67_1272 = xor i1 %tmp_55, i1 %tmp_647" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3107 'xor' 'xor_ln67_1272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%xor_ln67_1273 = xor i1 %xor_ln67_1272, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3108 'xor' 'xor_ln67_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_630)   --->   "%zext_ln169_1142 = zext i1 %xor_ln67_1273" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3109 'zext' 'zext_ln169_1142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_631)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3110 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_631)   --->   "%xor_ln67_1274 = xor i1 %tmp_57, i1 %tmp_648" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3111 'xor' 'xor_ln67_1274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_631)   --->   "%xor_ln67_1275 = xor i1 %xor_ln67_1274, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3112 'xor' 'xor_ln67_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_631)   --->   "%zext_ln169_1143 = zext i1 %xor_ln67_1275" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3113 'zext' 'zext_ln169_1143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3114 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%xor_ln67_1276 = xor i1 %tmp_59, i1 %tmp_649" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3115 'xor' 'xor_ln67_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%xor_ln67_1277 = xor i1 %xor_ln67_1276, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3116 'xor' 'xor_ln67_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%zext_ln169_1144 = zext i1 %xor_ln67_1277" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3117 'zext' 'zext_ln169_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_19, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3118 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%xor_ln67_1278 = xor i1 %tmp_61, i1 %tmp_650" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3119 'xor' 'xor_ln67_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%xor_ln67_1279 = xor i1 %xor_ln67_1278, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3120 'xor' 'xor_ln67_1279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_623)   --->   "%zext_ln169_1145 = zext i1 %xor_ln67_1279" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3121 'zext' 'zext_ln169_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3122 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_609 = add i2 %zext_ln169_1133, i2 %zext_ln169_1115" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3122 'add' 'add_ln169_609' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3123 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_611 = add i2 %zext_ln169_1125, i2 %zext_ln169_1139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3123 'add' 'add_ln169_611' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3124 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_612 = add i2 %zext_ln169_1136, i2 %zext_ln169_1118" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3124 'add' 'add_ln169_612' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3125 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_615 = add i2 %zext_ln169_1132, i2 %zext_ln169_1119" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3125 'add' 'add_ln169_615' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3126 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_616 = add i2 %zext_ln169_1126, i2 %zext_ln169_1134" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3126 'add' 'add_ln169_616' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3127 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_618 = add i2 %zext_ln169_1140, i2 %zext_ln169_1117" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3127 'add' 'add_ln169_618' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3128 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_619 = add i2 %zext_ln169_1123, i2 %zext_ln169_1116" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3128 'add' 'add_ln169_619' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3129 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_623 = add i2 %zext_ln169_1144, i2 %zext_ln169_1145" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3129 'add' 'add_ln169_623' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3130 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_624 = add i2 %zext_ln169_1121, i2 %zext_ln169_1124" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3130 'add' 'add_ln169_624' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3131 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_626 = add i2 %zext_ln169_1129, i2 %zext_ln169_1127" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3131 'add' 'add_ln169_626' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3132 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_627 = add i2 %zext_ln169_1138, i2 %zext_ln169_1120" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3132 'add' 'add_ln169_627' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3133 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_630 = add i2 %zext_ln169_1142, i2 %zext_ln169_1137" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3133 'add' 'add_ln169_630' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3134 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_631 = add i2 %zext_ln169_1128, i2 %zext_ln169_1143" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3134 'add' 'add_ln169_631' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3135 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_633 = add i2 %zext_ln169_1130, i2 %zext_ln169_1122" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3135 'add' 'add_ln169_633' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_634 = add i2 %zext_ln169_1131, i2 %zext_ln169_1135" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3136 'add' 'add_ln169_634' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3137 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_635 = add i2 %add_ln169_634, i2 %zext_ln169_1141" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3137 'add' 'add_ln169_635' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3138 [1/2] (3.25ns)   --->   "%wgt_20 = load i6 %p_ZL8weights1_20_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 3138 'load' 'wgt_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3139 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%xor_ln67_1282 = xor i1 %tmp_1, i1 %tmp_651" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3140 'xor' 'xor_ln67_1282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%xor_ln67_1283 = xor i1 %xor_ln67_1282, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3141 'xor' 'xor_ln67_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%zext_ln169_1172 = zext i1 %xor_ln67_1283" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3142 'zext' 'zext_ln169_1172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_651)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3143 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_651)   --->   "%xor_ln67_1284 = xor i1 %tmp_3, i1 %tmp_652" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3144 'xor' 'xor_ln67_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_651)   --->   "%xor_ln67_1285 = xor i1 %xor_ln67_1284, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3145 'xor' 'xor_ln67_1285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3146 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_651)   --->   "%zext_ln169_1173 = zext i1 %xor_ln67_1285" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3146 'zext' 'zext_ln169_1173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_650)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3147 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_650)   --->   "%xor_ln67_1286 = xor i1 %tmp_5, i1 %tmp_653" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3148 'xor' 'xor_ln67_1286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_650)   --->   "%xor_ln67_1287 = xor i1 %xor_ln67_1286, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3149 'xor' 'xor_ln67_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_650)   --->   "%zext_ln169_1174 = zext i1 %xor_ln67_1287" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3150 'zext' 'zext_ln169_1174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_644)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3151 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3152 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_644)   --->   "%xor_ln67_1288 = xor i1 %tmp_7, i1 %tmp_654" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3152 'xor' 'xor_ln67_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_644)   --->   "%xor_ln67_1289 = xor i1 %xor_ln67_1288, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3153 'xor' 'xor_ln67_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_644)   --->   "%zext_ln169_1175 = zext i1 %xor_ln67_1289" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3154 'zext' 'zext_ln169_1175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_647)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3155 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_647)   --->   "%xor_ln67_1290 = xor i1 %tmp_9, i1 %tmp_655" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3156 'xor' 'xor_ln67_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_647)   --->   "%xor_ln67_1291 = xor i1 %xor_ln67_1290, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3157 'xor' 'xor_ln67_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_647)   --->   "%zext_ln169_1176 = zext i1 %xor_ln67_1291" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3158 'zext' 'zext_ln169_1176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_659)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3159 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_659)   --->   "%xor_ln67_1292 = xor i1 %tmp_11, i1 %tmp_656" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3160 'xor' 'xor_ln67_1292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_659)   --->   "%xor_ln67_1293 = xor i1 %xor_ln67_1292, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3161 'xor' 'xor_ln67_1293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_659)   --->   "%zext_ln169_1177 = zext i1 %xor_ln67_1293" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3162 'zext' 'zext_ln169_1177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3163 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%xor_ln67_1294 = xor i1 %tmp_13, i1 %tmp_657" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3164 'xor' 'xor_ln67_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%xor_ln67_1295 = xor i1 %xor_ln67_1294, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3165 'xor' 'xor_ln67_1295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%zext_ln169_1178 = zext i1 %xor_ln67_1295" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3166 'zext' 'zext_ln169_1178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_665)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3167 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_665)   --->   "%xor_ln67_1296 = xor i1 %tmp_15, i1 %tmp_658" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3168 'xor' 'xor_ln67_1296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_665)   --->   "%xor_ln67_1297 = xor i1 %xor_ln67_1296, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3169 'xor' 'xor_ln67_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_665)   --->   "%zext_ln169_1179 = zext i1 %xor_ln67_1297" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3170 'zext' 'zext_ln169_1179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_651)   --->   "%tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3171 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_651)   --->   "%xor_ln67_1298 = xor i1 %tmp_17, i1 %tmp_659" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3172 'xor' 'xor_ln67_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_651)   --->   "%xor_ln67_1299 = xor i1 %xor_ln67_1298, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3173 'xor' 'xor_ln67_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_651)   --->   "%zext_ln169_1180 = zext i1 %xor_ln67_1299" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3174 'zext' 'zext_ln169_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3175 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%xor_ln67_1300 = xor i1 %tmp_19, i1 %tmp_660" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3176 'xor' 'xor_ln67_1300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%xor_ln67_1301 = xor i1 %xor_ln67_1300, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3177 'xor' 'xor_ln67_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%zext_ln169_1181 = zext i1 %xor_ln67_1301" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3178 'zext' 'zext_ln169_1181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_643)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3179 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_643)   --->   "%xor_ln67_1302 = xor i1 %tmp_21, i1 %tmp_661" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3180 'xor' 'xor_ln67_1302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_643)   --->   "%xor_ln67_1303 = xor i1 %xor_ln67_1302, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3181 'xor' 'xor_ln67_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_643)   --->   "%zext_ln169_1182 = zext i1 %xor_ln67_1303" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3182 'zext' 'zext_ln169_1182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3183 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%xor_ln67_1304 = xor i1 %tmp_23, i1 %tmp_662" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3184 'xor' 'xor_ln67_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%xor_ln67_1305 = xor i1 %xor_ln67_1304, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3185 'xor' 'xor_ln67_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%zext_ln169_1183 = zext i1 %xor_ln67_1305" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3186 'zext' 'zext_ln169_1183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_658)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3187 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_658)   --->   "%xor_ln67_1306 = xor i1 %tmp_25, i1 %tmp_663" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3188 'xor' 'xor_ln67_1306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_658)   --->   "%xor_ln67_1307 = xor i1 %xor_ln67_1306, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3189 'xor' 'xor_ln67_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_658)   --->   "%zext_ln169_1184 = zext i1 %xor_ln67_1307" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3190 'zext' 'zext_ln169_1184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3191 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%xor_ln67_1308 = xor i1 %tmp_27, i1 %tmp_664" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3192 'xor' 'xor_ln67_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%xor_ln67_1309 = xor i1 %xor_ln67_1308, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3193 'xor' 'xor_ln67_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%zext_ln169_1185 = zext i1 %xor_ln67_1309" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3194 'zext' 'zext_ln169_1185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_658)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3195 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_658)   --->   "%xor_ln67_1310 = xor i1 %tmp_29, i1 %tmp_665" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3196 'xor' 'xor_ln67_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_658)   --->   "%xor_ln67_1311 = xor i1 %xor_ln67_1310, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3197 'xor' 'xor_ln67_1311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_658)   --->   "%zext_ln169_1186 = zext i1 %xor_ln67_1311" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3198 'zext' 'zext_ln169_1186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_665)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3199 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_665)   --->   "%xor_ln67_1312 = xor i1 %tmp_31, i1 %tmp_666" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3200 'xor' 'xor_ln67_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_665)   --->   "%xor_ln67_1313 = xor i1 %xor_ln67_1312, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3201 'xor' 'xor_ln67_1313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_665)   --->   "%zext_ln169_1187 = zext i1 %xor_ln67_1313" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3202 'zext' 'zext_ln169_1187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1315)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3203 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1315)   --->   "%xor_ln67_1314 = xor i1 %tmp_33, i1 %tmp_667" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3204 'xor' 'xor_ln67_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3205 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1315 = xor i1 %xor_ln67_1314, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3205 'xor' 'xor_ln67_1315' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3206 [1/1] (0.00ns)   --->   "%zext_ln169_1188 = zext i1 %xor_ln67_1315" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3206 'zext' 'zext_ln169_1188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_647)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3207 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_647)   --->   "%xor_ln67_1316 = xor i1 %tmp_35, i1 %tmp_668" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3208 'xor' 'xor_ln67_1316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_647)   --->   "%xor_ln67_1317 = xor i1 %xor_ln67_1316, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3209 'xor' 'xor_ln67_1317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_647)   --->   "%zext_ln169_1189 = zext i1 %xor_ln67_1317" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3210 'zext' 'zext_ln169_1189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%tmp_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3211 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%xor_ln67_1318 = xor i1 %tmp_37, i1 %tmp_669" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3212 'xor' 'xor_ln67_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%xor_ln67_1319 = xor i1 %xor_ln67_1318, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3213 'xor' 'xor_ln67_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%zext_ln169_1190 = zext i1 %xor_ln67_1319" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3214 'zext' 'zext_ln169_1190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3215 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%xor_ln67_1320 = xor i1 %tmp_39, i1 %tmp_670" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3216 'xor' 'xor_ln67_1320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%xor_ln67_1321 = xor i1 %xor_ln67_1320, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3217 'xor' 'xor_ln67_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%zext_ln169_1191 = zext i1 %xor_ln67_1321" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3218 'zext' 'zext_ln169_1191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1323)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3219 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1323)   --->   "%xor_ln67_1322 = xor i1 %tmp_41, i1 %tmp_671" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3220 'xor' 'xor_ln67_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3221 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1323 = xor i1 %xor_ln67_1322, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3221 'xor' 'xor_ln67_1323' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3222 [1/1] (0.00ns)   --->   "%zext_ln169_1192 = zext i1 %xor_ln67_1323" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3222 'zext' 'zext_ln169_1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_644)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3223 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_644)   --->   "%xor_ln67_1324 = xor i1 %tmp_43, i1 %tmp_672" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3224 'xor' 'xor_ln67_1324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_644)   --->   "%xor_ln67_1325 = xor i1 %xor_ln67_1324, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3225 'xor' 'xor_ln67_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_644)   --->   "%zext_ln169_1193 = zext i1 %xor_ln67_1325" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3226 'zext' 'zext_ln169_1193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_662)   --->   "%tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3227 'bitselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_662)   --->   "%xor_ln67_1326 = xor i1 %tmp_45, i1 %tmp_673" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3228 'xor' 'xor_ln67_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_662)   --->   "%xor_ln67_1327 = xor i1 %xor_ln67_1326, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3229 'xor' 'xor_ln67_1327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_662)   --->   "%zext_ln169_1194 = zext i1 %xor_ln67_1327" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3230 'zext' 'zext_ln169_1194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_659)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3231 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_659)   --->   "%xor_ln67_1328 = xor i1 %tmp_47, i1 %tmp_674" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3232 'xor' 'xor_ln67_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_659)   --->   "%xor_ln67_1329 = xor i1 %xor_ln67_1328, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3233 'xor' 'xor_ln67_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_659)   --->   "%zext_ln169_1195 = zext i1 %xor_ln67_1329" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3234 'zext' 'zext_ln169_1195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_643)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3235 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_643)   --->   "%xor_ln67_1330 = xor i1 %tmp_49, i1 %tmp_675" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3236 'xor' 'xor_ln67_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_643)   --->   "%xor_ln67_1331 = xor i1 %xor_ln67_1330, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3237 'xor' 'xor_ln67_1331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_643)   --->   "%zext_ln169_1196 = zext i1 %xor_ln67_1331" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3238 'zext' 'zext_ln169_1196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_650)   --->   "%tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3239 'bitselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_650)   --->   "%xor_ln67_1332 = xor i1 %tmp_51, i1 %tmp_676" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3240 'xor' 'xor_ln67_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_650)   --->   "%xor_ln67_1333 = xor i1 %xor_ln67_1332, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3241 'xor' 'xor_ln67_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_650)   --->   "%zext_ln169_1197 = zext i1 %xor_ln67_1333" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3242 'zext' 'zext_ln169_1197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1335)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3243 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1335)   --->   "%xor_ln67_1334 = xor i1 %tmp_53, i1 %tmp_677" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3244 'xor' 'xor_ln67_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3245 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1335 = xor i1 %xor_ln67_1334, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3245 'xor' 'xor_ln67_1335' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3246 [1/1] (0.00ns)   --->   "%zext_ln169_1198 = zext i1 %xor_ln67_1335" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3246 'zext' 'zext_ln169_1198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_662)   --->   "%tmp_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3247 'bitselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_662)   --->   "%xor_ln67_1336 = xor i1 %tmp_55, i1 %tmp_678" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3248 'xor' 'xor_ln67_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_662)   --->   "%xor_ln67_1337 = xor i1 %xor_ln67_1336, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3249 'xor' 'xor_ln67_1337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_662)   --->   "%zext_ln169_1199 = zext i1 %xor_ln67_1337" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3250 'zext' 'zext_ln169_1199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3251 'bitselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%xor_ln67_1338 = xor i1 %tmp_57, i1 %tmp_679" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3252 'xor' 'xor_ln67_1338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%xor_ln67_1339 = xor i1 %xor_ln67_1338, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3253 'xor' 'xor_ln67_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%zext_ln169_1200 = zext i1 %xor_ln67_1339" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3254 'zext' 'zext_ln169_1200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_655)   --->   "%tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3255 'bitselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_655)   --->   "%xor_ln67_1340 = xor i1 %tmp_59, i1 %tmp_680" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3256 'xor' 'xor_ln67_1340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_655)   --->   "%xor_ln67_1341 = xor i1 %xor_ln67_1340, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3257 'xor' 'xor_ln67_1341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_655)   --->   "%zext_ln169_1201 = zext i1 %xor_ln67_1341" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3258 'zext' 'zext_ln169_1201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_655)   --->   "%tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_20, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3259 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_655)   --->   "%xor_ln67_1342 = xor i1 %tmp_61, i1 %tmp_681" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3260 'xor' 'xor_ln67_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_655)   --->   "%xor_ln67_1343 = xor i1 %xor_ln67_1342, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3261 'xor' 'xor_ln67_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_655)   --->   "%zext_ln169_1202 = zext i1 %xor_ln67_1343" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3262 'zext' 'zext_ln169_1202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3263 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_641 = add i2 %zext_ln169_1190, i2 %zext_ln169_1172" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3263 'add' 'add_ln169_641' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3264 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_643 = add i2 %zext_ln169_1182, i2 %zext_ln169_1196" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3264 'add' 'add_ln169_643' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3265 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_644 = add i2 %zext_ln169_1193, i2 %zext_ln169_1175" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3265 'add' 'add_ln169_644' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3266 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_647 = add i2 %zext_ln169_1189, i2 %zext_ln169_1176" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3266 'add' 'add_ln169_647' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3267 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_648 = add i2 %zext_ln169_1183, i2 %zext_ln169_1191" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3267 'add' 'add_ln169_648' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3268 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_650 = add i2 %zext_ln169_1197, i2 %zext_ln169_1174" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3268 'add' 'add_ln169_650' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3269 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_651 = add i2 %zext_ln169_1180, i2 %zext_ln169_1173" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3269 'add' 'add_ln169_651' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3270 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_655 = add i2 %zext_ln169_1201, i2 %zext_ln169_1202" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3270 'add' 'add_ln169_655' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3271 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_656 = add i2 %zext_ln169_1178, i2 %zext_ln169_1181" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3271 'add' 'add_ln169_656' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3272 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_658 = add i2 %zext_ln169_1186, i2 %zext_ln169_1184" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3272 'add' 'add_ln169_658' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3273 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_659 = add i2 %zext_ln169_1195, i2 %zext_ln169_1177" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3273 'add' 'add_ln169_659' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3274 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_662 = add i2 %zext_ln169_1199, i2 %zext_ln169_1194" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3274 'add' 'add_ln169_662' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3275 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_663 = add i2 %zext_ln169_1185, i2 %zext_ln169_1200" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3275 'add' 'add_ln169_663' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3276 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_665 = add i2 %zext_ln169_1187, i2 %zext_ln169_1179" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3276 'add' 'add_ln169_665' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_666 = add i2 %zext_ln169_1188, i2 %zext_ln169_1192" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3277 'add' 'add_ln169_666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3278 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_667 = add i2 %add_ln169_666, i2 %zext_ln169_1198" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3278 'add' 'add_ln169_667' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3279 [1/2] (3.25ns)   --->   "%wgt_21 = load i6 %p_ZL8weights1_21_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 3279 'load' 'wgt_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_673)   --->   "%tmp_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3280 'bitselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_673)   --->   "%xor_ln67_1346 = xor i1 %tmp_1, i1 %tmp_682" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3281 'xor' 'xor_ln67_1346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_673)   --->   "%xor_ln67_1347 = xor i1 %xor_ln67_1346, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3282 'xor' 'xor_ln67_1347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_673)   --->   "%zext_ln169_1229 = zext i1 %xor_ln67_1347" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3283 'zext' 'zext_ln169_1229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_683)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3284 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_683)   --->   "%xor_ln67_1348 = xor i1 %tmp_3, i1 %tmp_683" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3285 'xor' 'xor_ln67_1348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_683)   --->   "%xor_ln67_1349 = xor i1 %xor_ln67_1348, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3286 'xor' 'xor_ln67_1349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_683)   --->   "%zext_ln169_1230 = zext i1 %xor_ln67_1349" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3287 'zext' 'zext_ln169_1230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3288 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%xor_ln67_1350 = xor i1 %tmp_5, i1 %tmp_684" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3289 'xor' 'xor_ln67_1350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%xor_ln67_1351 = xor i1 %xor_ln67_1350, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3290 'xor' 'xor_ln67_1351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%zext_ln169_1231 = zext i1 %xor_ln67_1351" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3291 'zext' 'zext_ln169_1231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%tmp_685 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3292 'bitselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%xor_ln67_1352 = xor i1 %tmp_7, i1 %tmp_685" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3293 'xor' 'xor_ln67_1352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%xor_ln67_1353 = xor i1 %xor_ln67_1352, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3294 'xor' 'xor_ln67_1353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%zext_ln169_1232 = zext i1 %xor_ln67_1353" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3295 'zext' 'zext_ln169_1232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_679)   --->   "%tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3296 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_679)   --->   "%xor_ln67_1354 = xor i1 %tmp_9, i1 %tmp_686" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3297 'xor' 'xor_ln67_1354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_679)   --->   "%xor_ln67_1355 = xor i1 %xor_ln67_1354, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3298 'xor' 'xor_ln67_1355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_679)   --->   "%zext_ln169_1233 = zext i1 %xor_ln67_1355" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3299 'zext' 'zext_ln169_1233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_691)   --->   "%tmp_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3300 'bitselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_691)   --->   "%xor_ln67_1356 = xor i1 %tmp_11, i1 %tmp_687" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3301 'xor' 'xor_ln67_1356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_691)   --->   "%xor_ln67_1357 = xor i1 %xor_ln67_1356, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3302 'xor' 'xor_ln67_1357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_691)   --->   "%zext_ln169_1234 = zext i1 %xor_ln67_1357" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3303 'zext' 'zext_ln169_1234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3304 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%xor_ln67_1358 = xor i1 %tmp_13, i1 %tmp_688" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3305 'xor' 'xor_ln67_1358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%xor_ln67_1359 = xor i1 %xor_ln67_1358, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3306 'xor' 'xor_ln67_1359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%zext_ln169_1235 = zext i1 %xor_ln67_1359" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3307 'zext' 'zext_ln169_1235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_697)   --->   "%tmp_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3308 'bitselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3309 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_697)   --->   "%xor_ln67_1360 = xor i1 %tmp_15, i1 %tmp_689" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3309 'xor' 'xor_ln67_1360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_697)   --->   "%xor_ln67_1361 = xor i1 %xor_ln67_1360, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3310 'xor' 'xor_ln67_1361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_697)   --->   "%zext_ln169_1236 = zext i1 %xor_ln67_1361" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3311 'zext' 'zext_ln169_1236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_683)   --->   "%tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3312 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_683)   --->   "%xor_ln67_1362 = xor i1 %tmp_17, i1 %tmp_690" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3313 'xor' 'xor_ln67_1362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_683)   --->   "%xor_ln67_1363 = xor i1 %xor_ln67_1362, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3314 'xor' 'xor_ln67_1363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_683)   --->   "%zext_ln169_1237 = zext i1 %xor_ln67_1363" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3315 'zext' 'zext_ln169_1237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3316 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%xor_ln67_1364 = xor i1 %tmp_19, i1 %tmp_691" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3317 'xor' 'xor_ln67_1364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%xor_ln67_1365 = xor i1 %xor_ln67_1364, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3318 'xor' 'xor_ln67_1365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%zext_ln169_1238 = zext i1 %xor_ln67_1365" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3319 'zext' 'zext_ln169_1238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_675)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3320 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_675)   --->   "%xor_ln67_1366 = xor i1 %tmp_21, i1 %tmp_692" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3321 'xor' 'xor_ln67_1366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_675)   --->   "%xor_ln67_1367 = xor i1 %xor_ln67_1366, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3322 'xor' 'xor_ln67_1367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_675)   --->   "%zext_ln169_1239 = zext i1 %xor_ln67_1367" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3323 'zext' 'zext_ln169_1239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%tmp_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3324 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%xor_ln67_1368 = xor i1 %tmp_23, i1 %tmp_693" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3325 'xor' 'xor_ln67_1368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%xor_ln67_1369 = xor i1 %xor_ln67_1368, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3326 'xor' 'xor_ln67_1369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%zext_ln169_1240 = zext i1 %xor_ln67_1369" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3327 'zext' 'zext_ln169_1240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%tmp_694 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3328 'bitselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%xor_ln67_1370 = xor i1 %tmp_25, i1 %tmp_694" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3329 'xor' 'xor_ln67_1370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%xor_ln67_1371 = xor i1 %xor_ln67_1370, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3330 'xor' 'xor_ln67_1371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%zext_ln169_1241 = zext i1 %xor_ln67_1371" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3331 'zext' 'zext_ln169_1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_695)   --->   "%tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3332 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_695)   --->   "%xor_ln67_1372 = xor i1 %tmp_27, i1 %tmp_695" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3333 'xor' 'xor_ln67_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_695)   --->   "%xor_ln67_1373 = xor i1 %xor_ln67_1372, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3334 'xor' 'xor_ln67_1373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_695)   --->   "%zext_ln169_1242 = zext i1 %xor_ln67_1373" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3335 'zext' 'zext_ln169_1242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3336 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%xor_ln67_1374 = xor i1 %tmp_29, i1 %tmp_696" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3337 'xor' 'xor_ln67_1374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%xor_ln67_1375 = xor i1 %xor_ln67_1374, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3338 'xor' 'xor_ln67_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%zext_ln169_1243 = zext i1 %xor_ln67_1375" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3339 'zext' 'zext_ln169_1243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_697)   --->   "%tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3340 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_697)   --->   "%xor_ln67_1376 = xor i1 %tmp_31, i1 %tmp_697" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3341 'xor' 'xor_ln67_1376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_697)   --->   "%xor_ln67_1377 = xor i1 %xor_ln67_1376, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3342 'xor' 'xor_ln67_1377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_697)   --->   "%zext_ln169_1244 = zext i1 %xor_ln67_1377" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3343 'zext' 'zext_ln169_1244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1379)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3344 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1379)   --->   "%xor_ln67_1378 = xor i1 %tmp_33, i1 %tmp_698" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3345 'xor' 'xor_ln67_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3346 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1379 = xor i1 %xor_ln67_1378, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3346 'xor' 'xor_ln67_1379' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3347 [1/1] (0.00ns)   --->   "%zext_ln169_1245 = zext i1 %xor_ln67_1379" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3347 'zext' 'zext_ln169_1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_679)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3348 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_679)   --->   "%xor_ln67_1380 = xor i1 %tmp_35, i1 %tmp_699" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3349 'xor' 'xor_ln67_1380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_679)   --->   "%xor_ln67_1381 = xor i1 %xor_ln67_1380, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3350 'xor' 'xor_ln67_1381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_679)   --->   "%zext_ln169_1246 = zext i1 %xor_ln67_1381" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3351 'zext' 'zext_ln169_1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_673)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3352 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_673)   --->   "%xor_ln67_1382 = xor i1 %tmp_37, i1 %tmp_700" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3353 'xor' 'xor_ln67_1382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_673)   --->   "%xor_ln67_1383 = xor i1 %xor_ln67_1382, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3354 'xor' 'xor_ln67_1383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_673)   --->   "%zext_ln169_1247 = zext i1 %xor_ln67_1383" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3355 'zext' 'zext_ln169_1247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3356 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%xor_ln67_1384 = xor i1 %tmp_39, i1 %tmp_701" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3357 'xor' 'xor_ln67_1384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%xor_ln67_1385 = xor i1 %xor_ln67_1384, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3358 'xor' 'xor_ln67_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%zext_ln169_1248 = zext i1 %xor_ln67_1385" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3359 'zext' 'zext_ln169_1248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1387)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3360 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1387)   --->   "%xor_ln67_1386 = xor i1 %tmp_41, i1 %tmp_702" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3361 'xor' 'xor_ln67_1386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3362 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1387 = xor i1 %xor_ln67_1386, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3362 'xor' 'xor_ln67_1387' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3363 [1/1] (0.00ns)   --->   "%zext_ln169_1249 = zext i1 %xor_ln67_1387" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3363 'zext' 'zext_ln169_1249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3364 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3364 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%xor_ln67_1388 = xor i1 %tmp_43, i1 %tmp_703" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3365 'xor' 'xor_ln67_1388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%xor_ln67_1389 = xor i1 %xor_ln67_1388, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3366 'xor' 'xor_ln67_1389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%zext_ln169_1250 = zext i1 %xor_ln67_1389" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3367 'zext' 'zext_ln169_1250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3368 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%xor_ln67_1390 = xor i1 %tmp_45, i1 %tmp_704" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3369 'xor' 'xor_ln67_1390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%xor_ln67_1391 = xor i1 %xor_ln67_1390, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3370 'xor' 'xor_ln67_1391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%zext_ln169_1251 = zext i1 %xor_ln67_1391" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3371 'zext' 'zext_ln169_1251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_691)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3372 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_691)   --->   "%xor_ln67_1392 = xor i1 %tmp_47, i1 %tmp_705" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3373 'xor' 'xor_ln67_1392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_691)   --->   "%xor_ln67_1393 = xor i1 %xor_ln67_1392, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3374 'xor' 'xor_ln67_1393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_691)   --->   "%zext_ln169_1252 = zext i1 %xor_ln67_1393" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3375 'zext' 'zext_ln169_1252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_675)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3376 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_675)   --->   "%xor_ln67_1394 = xor i1 %tmp_49, i1 %tmp_706" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3377 'xor' 'xor_ln67_1394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_675)   --->   "%xor_ln67_1395 = xor i1 %xor_ln67_1394, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3378 'xor' 'xor_ln67_1395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_675)   --->   "%zext_ln169_1253 = zext i1 %xor_ln67_1395" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3379 'zext' 'zext_ln169_1253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3380 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%xor_ln67_1396 = xor i1 %tmp_51, i1 %tmp_707" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3381 'xor' 'xor_ln67_1396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%xor_ln67_1397 = xor i1 %xor_ln67_1396, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3382 'xor' 'xor_ln67_1397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%zext_ln169_1254 = zext i1 %xor_ln67_1397" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3383 'zext' 'zext_ln169_1254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1399)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3384 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1399)   --->   "%xor_ln67_1398 = xor i1 %tmp_53, i1 %tmp_708" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3385 'xor' 'xor_ln67_1398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3386 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1399 = xor i1 %xor_ln67_1398, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3386 'xor' 'xor_ln67_1399' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3387 [1/1] (0.00ns)   --->   "%zext_ln169_1255 = zext i1 %xor_ln67_1399" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3387 'zext' 'zext_ln169_1255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3388 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%xor_ln67_1400 = xor i1 %tmp_55, i1 %tmp_709" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3389 'xor' 'xor_ln67_1400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%xor_ln67_1401 = xor i1 %xor_ln67_1400, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3390 'xor' 'xor_ln67_1401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%zext_ln169_1256 = zext i1 %xor_ln67_1401" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3391 'zext' 'zext_ln169_1256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_695)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3392 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_695)   --->   "%xor_ln67_1402 = xor i1 %tmp_57, i1 %tmp_710" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3393 'xor' 'xor_ln67_1402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3394 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_695)   --->   "%xor_ln67_1403 = xor i1 %xor_ln67_1402, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3394 'xor' 'xor_ln67_1403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3395 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_695)   --->   "%zext_ln169_1257 = zext i1 %xor_ln67_1403" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3395 'zext' 'zext_ln169_1257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_687)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3396 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_687)   --->   "%xor_ln67_1404 = xor i1 %tmp_59, i1 %tmp_711" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3397 'xor' 'xor_ln67_1404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_687)   --->   "%xor_ln67_1405 = xor i1 %xor_ln67_1404, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3398 'xor' 'xor_ln67_1405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_687)   --->   "%zext_ln169_1258 = zext i1 %xor_ln67_1405" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3399 'zext' 'zext_ln169_1258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_687)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_21, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3400 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_687)   --->   "%xor_ln67_1406 = xor i1 %tmp_61, i1 %tmp_712" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3401 'xor' 'xor_ln67_1406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_687)   --->   "%xor_ln67_1407 = xor i1 %xor_ln67_1406, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3402 'xor' 'xor_ln67_1407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_687)   --->   "%zext_ln169_1259 = zext i1 %xor_ln67_1407" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3403 'zext' 'zext_ln169_1259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3404 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_673 = add i2 %zext_ln169_1247, i2 %zext_ln169_1229" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3404 'add' 'add_ln169_673' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3405 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_675 = add i2 %zext_ln169_1239, i2 %zext_ln169_1253" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3405 'add' 'add_ln169_675' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3406 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_676 = add i2 %zext_ln169_1250, i2 %zext_ln169_1232" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3406 'add' 'add_ln169_676' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3407 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_679 = add i2 %zext_ln169_1246, i2 %zext_ln169_1233" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3407 'add' 'add_ln169_679' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3408 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_680 = add i2 %zext_ln169_1240, i2 %zext_ln169_1248" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3408 'add' 'add_ln169_680' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3409 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_682 = add i2 %zext_ln169_1254, i2 %zext_ln169_1231" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3409 'add' 'add_ln169_682' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3410 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_683 = add i2 %zext_ln169_1237, i2 %zext_ln169_1230" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3410 'add' 'add_ln169_683' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3411 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_687 = add i2 %zext_ln169_1258, i2 %zext_ln169_1259" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3411 'add' 'add_ln169_687' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3412 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_688 = add i2 %zext_ln169_1235, i2 %zext_ln169_1238" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3412 'add' 'add_ln169_688' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3413 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_690 = add i2 %zext_ln169_1243, i2 %zext_ln169_1241" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3413 'add' 'add_ln169_690' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3414 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_691 = add i2 %zext_ln169_1252, i2 %zext_ln169_1234" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3414 'add' 'add_ln169_691' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3415 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_694 = add i2 %zext_ln169_1256, i2 %zext_ln169_1251" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3415 'add' 'add_ln169_694' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3416 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_695 = add i2 %zext_ln169_1242, i2 %zext_ln169_1257" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3416 'add' 'add_ln169_695' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3417 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_697 = add i2 %zext_ln169_1244, i2 %zext_ln169_1236" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3417 'add' 'add_ln169_697' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_698 = add i2 %zext_ln169_1245, i2 %zext_ln169_1249" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3418 'add' 'add_ln169_698' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3419 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_699 = add i2 %add_ln169_698, i2 %zext_ln169_1255" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3419 'add' 'add_ln169_699' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3420 [1/2] (3.25ns)   --->   "%wgt_22 = load i6 %p_ZL8weights1_22_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 3420 'load' 'wgt_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 3421 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_705)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3421 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_705)   --->   "%xor_ln67_1410 = xor i1 %tmp_1, i1 %tmp_713" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3422 'xor' 'xor_ln67_1410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_705)   --->   "%xor_ln67_1411 = xor i1 %xor_ln67_1410, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3423 'xor' 'xor_ln67_1411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_705)   --->   "%zext_ln169_1286 = zext i1 %xor_ln67_1411" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3424 'zext' 'zext_ln169_1286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_715)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3425 'bitselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_715)   --->   "%xor_ln67_1412 = xor i1 %tmp_3, i1 %tmp_714" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3426 'xor' 'xor_ln67_1412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_715)   --->   "%xor_ln67_1413 = xor i1 %xor_ln67_1412, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3427 'xor' 'xor_ln67_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_715)   --->   "%zext_ln169_1287 = zext i1 %xor_ln67_1413" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3428 'zext' 'zext_ln169_1287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3429 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%xor_ln67_1414 = xor i1 %tmp_5, i1 %tmp_715" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3430 'xor' 'xor_ln67_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%xor_ln67_1415 = xor i1 %xor_ln67_1414, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3431 'xor' 'xor_ln67_1415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%zext_ln169_1288 = zext i1 %xor_ln67_1415" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3432 'zext' 'zext_ln169_1288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_708)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3433 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_708)   --->   "%xor_ln67_1416 = xor i1 %tmp_7, i1 %tmp_716" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3434 'xor' 'xor_ln67_1416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_708)   --->   "%xor_ln67_1417 = xor i1 %xor_ln67_1416, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3435 'xor' 'xor_ln67_1417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_708)   --->   "%zext_ln169_1289 = zext i1 %xor_ln67_1417" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3436 'zext' 'zext_ln169_1289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_711)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3437 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_711)   --->   "%xor_ln67_1418 = xor i1 %tmp_9, i1 %tmp_717" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3438 'xor' 'xor_ln67_1418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_711)   --->   "%xor_ln67_1419 = xor i1 %xor_ln67_1418, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3439 'xor' 'xor_ln67_1419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_711)   --->   "%zext_ln169_1290 = zext i1 %xor_ln67_1419" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3440 'zext' 'zext_ln169_1290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3441 'bitselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%xor_ln67_1420 = xor i1 %tmp_11, i1 %tmp_718" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3442 'xor' 'xor_ln67_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%xor_ln67_1421 = xor i1 %xor_ln67_1420, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3443 'xor' 'xor_ln67_1421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%zext_ln169_1291 = zext i1 %xor_ln67_1421" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3444 'zext' 'zext_ln169_1291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3445 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%xor_ln67_1422 = xor i1 %tmp_13, i1 %tmp_719" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3446 'xor' 'xor_ln67_1422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%xor_ln67_1423 = xor i1 %xor_ln67_1422, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3447 'xor' 'xor_ln67_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%zext_ln169_1292 = zext i1 %xor_ln67_1423" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3448 'zext' 'zext_ln169_1292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3449 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%xor_ln67_1424 = xor i1 %tmp_15, i1 %tmp_720" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3450 'xor' 'xor_ln67_1424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%xor_ln67_1425 = xor i1 %xor_ln67_1424, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3451 'xor' 'xor_ln67_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%zext_ln169_1293 = zext i1 %xor_ln67_1425" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3452 'zext' 'zext_ln169_1293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_715)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3453 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_715)   --->   "%xor_ln67_1426 = xor i1 %tmp_17, i1 %tmp_721" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3454 'xor' 'xor_ln67_1426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_715)   --->   "%xor_ln67_1427 = xor i1 %xor_ln67_1426, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3455 'xor' 'xor_ln67_1427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_715)   --->   "%zext_ln169_1294 = zext i1 %xor_ln67_1427" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3456 'zext' 'zext_ln169_1294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3457 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%xor_ln67_1428 = xor i1 %tmp_19, i1 %tmp_722" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3458 'xor' 'xor_ln67_1428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%xor_ln67_1429 = xor i1 %xor_ln67_1428, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3459 'xor' 'xor_ln67_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%zext_ln169_1295 = zext i1 %xor_ln67_1429" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3460 'zext' 'zext_ln169_1295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_707)   --->   "%tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3461 'bitselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_707)   --->   "%xor_ln67_1430 = xor i1 %tmp_21, i1 %tmp_723" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3462 'xor' 'xor_ln67_1430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_707)   --->   "%xor_ln67_1431 = xor i1 %xor_ln67_1430, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3463 'xor' 'xor_ln67_1431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_707)   --->   "%zext_ln169_1296 = zext i1 %xor_ln67_1431" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3464 'zext' 'zext_ln169_1296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_712)   --->   "%tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3465 'bitselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_712)   --->   "%xor_ln67_1432 = xor i1 %tmp_23, i1 %tmp_724" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3466 'xor' 'xor_ln67_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_712)   --->   "%xor_ln67_1433 = xor i1 %xor_ln67_1432, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3467 'xor' 'xor_ln67_1433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_712)   --->   "%zext_ln169_1297 = zext i1 %xor_ln67_1433" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3468 'zext' 'zext_ln169_1297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_722)   --->   "%tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3469 'bitselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_722)   --->   "%xor_ln67_1434 = xor i1 %tmp_25, i1 %tmp_725" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3470 'xor' 'xor_ln67_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_722)   --->   "%xor_ln67_1435 = xor i1 %xor_ln67_1434, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3471 'xor' 'xor_ln67_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_722)   --->   "%zext_ln169_1298 = zext i1 %xor_ln67_1435" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3472 'zext' 'zext_ln169_1298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_727)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3473 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_727)   --->   "%xor_ln67_1436 = xor i1 %tmp_27, i1 %tmp_726" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3474 'xor' 'xor_ln67_1436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_727)   --->   "%xor_ln67_1437 = xor i1 %xor_ln67_1436, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3475 'xor' 'xor_ln67_1437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_727)   --->   "%zext_ln169_1299 = zext i1 %xor_ln67_1437" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3476 'zext' 'zext_ln169_1299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_722)   --->   "%tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3477 'bitselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_722)   --->   "%xor_ln67_1438 = xor i1 %tmp_29, i1 %tmp_727" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3478 'xor' 'xor_ln67_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_722)   --->   "%xor_ln67_1439 = xor i1 %xor_ln67_1438, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3479 'xor' 'xor_ln67_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_722)   --->   "%zext_ln169_1300 = zext i1 %xor_ln67_1439" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3480 'zext' 'zext_ln169_1300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3481 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%xor_ln67_1440 = xor i1 %tmp_31, i1 %tmp_728" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3482 'xor' 'xor_ln67_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%xor_ln67_1441 = xor i1 %xor_ln67_1440, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3483 'xor' 'xor_ln67_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%zext_ln169_1301 = zext i1 %xor_ln67_1441" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3484 'zext' 'zext_ln169_1301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1443)   --->   "%tmp_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3485 'bitselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1443)   --->   "%xor_ln67_1442 = xor i1 1, i1 %tmp_729" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3486 'xor' 'xor_ln67_1442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3487 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1443 = xor i1 %xor_ln67_1442, i1 %tmp_33" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3487 'xor' 'xor_ln67_1443' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3488 [1/1] (0.00ns)   --->   "%zext_ln169_1302 = zext i1 %xor_ln67_1443" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3488 'zext' 'zext_ln169_1302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_711)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3489 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_711)   --->   "%xor_ln67_1444 = xor i1 %tmp_35, i1 %tmp_730" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3490 'xor' 'xor_ln67_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_711)   --->   "%xor_ln67_1445 = xor i1 %xor_ln67_1444, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3491 'xor' 'xor_ln67_1445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_711)   --->   "%zext_ln169_1303 = zext i1 %xor_ln67_1445" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3492 'zext' 'zext_ln169_1303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_705)   --->   "%tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3493 'bitselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_705)   --->   "%xor_ln67_1446 = xor i1 %tmp_37, i1 %tmp_731" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3494 'xor' 'xor_ln67_1446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_705)   --->   "%xor_ln67_1447 = xor i1 %xor_ln67_1446, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3495 'xor' 'xor_ln67_1447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_705)   --->   "%zext_ln169_1304 = zext i1 %xor_ln67_1447" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3496 'zext' 'zext_ln169_1304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_712)   --->   "%tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3497 'bitselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_712)   --->   "%xor_ln67_1448 = xor i1 %tmp_39, i1 %tmp_732" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3498 'xor' 'xor_ln67_1448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_712)   --->   "%xor_ln67_1449 = xor i1 %xor_ln67_1448, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3499 'xor' 'xor_ln67_1449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_712)   --->   "%zext_ln169_1305 = zext i1 %xor_ln67_1449" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3500 'zext' 'zext_ln169_1305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1451)   --->   "%tmp_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3501 'bitselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1451)   --->   "%xor_ln67_1450 = xor i1 %tmp_41, i1 %tmp_733" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3502 'xor' 'xor_ln67_1450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3503 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1451 = xor i1 %xor_ln67_1450, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3503 'xor' 'xor_ln67_1451' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3504 [1/1] (0.00ns)   --->   "%zext_ln169_1306 = zext i1 %xor_ln67_1451" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3504 'zext' 'zext_ln169_1306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_708)   --->   "%tmp_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3505 'bitselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_708)   --->   "%xor_ln67_1452 = xor i1 %tmp_43, i1 %tmp_734" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3506 'xor' 'xor_ln67_1452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3507 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_708)   --->   "%xor_ln67_1453 = xor i1 %xor_ln67_1452, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3507 'xor' 'xor_ln67_1453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_708)   --->   "%zext_ln169_1307 = zext i1 %xor_ln67_1453" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3508 'zext' 'zext_ln169_1307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_726)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3509 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_726)   --->   "%xor_ln67_1454 = xor i1 %tmp_45, i1 %tmp_735" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3510 'xor' 'xor_ln67_1454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_726)   --->   "%xor_ln67_1455 = xor i1 %xor_ln67_1454, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3511 'xor' 'xor_ln67_1455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_726)   --->   "%zext_ln169_1308 = zext i1 %xor_ln67_1455" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3512 'zext' 'zext_ln169_1308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%tmp_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3513 'bitselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%xor_ln67_1456 = xor i1 %tmp_47, i1 %tmp_736" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3514 'xor' 'xor_ln67_1456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%xor_ln67_1457 = xor i1 %xor_ln67_1456, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3515 'xor' 'xor_ln67_1457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%zext_ln169_1309 = zext i1 %xor_ln67_1457" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3516 'zext' 'zext_ln169_1309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_707)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3517 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_707)   --->   "%xor_ln67_1458 = xor i1 %tmp_49, i1 %tmp_737" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3518 'xor' 'xor_ln67_1458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_707)   --->   "%xor_ln67_1459 = xor i1 %xor_ln67_1458, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3519 'xor' 'xor_ln67_1459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_707)   --->   "%zext_ln169_1310 = zext i1 %xor_ln67_1459" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3520 'zext' 'zext_ln169_1310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3521 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%xor_ln67_1460 = xor i1 %tmp_51, i1 %tmp_738" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3522 'xor' 'xor_ln67_1460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%xor_ln67_1461 = xor i1 %xor_ln67_1460, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3523 'xor' 'xor_ln67_1461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%zext_ln169_1311 = zext i1 %xor_ln67_1461" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3524 'zext' 'zext_ln169_1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1463)   --->   "%tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3525 'bitselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1463)   --->   "%xor_ln67_1462 = xor i1 %tmp_53, i1 %tmp_739" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3526 'xor' 'xor_ln67_1462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3527 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1463 = xor i1 %xor_ln67_1462, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3527 'xor' 'xor_ln67_1463' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3528 [1/1] (0.00ns)   --->   "%zext_ln169_1312 = zext i1 %xor_ln67_1463" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3528 'zext' 'zext_ln169_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_726)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3529 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_726)   --->   "%xor_ln67_1464 = xor i1 %tmp_55, i1 %tmp_740" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3530 'xor' 'xor_ln67_1464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_726)   --->   "%xor_ln67_1465 = xor i1 %xor_ln67_1464, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3531 'xor' 'xor_ln67_1465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_726)   --->   "%zext_ln169_1313 = zext i1 %xor_ln67_1465" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3532 'zext' 'zext_ln169_1313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_727)   --->   "%tmp_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3533 'bitselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_727)   --->   "%xor_ln67_1466 = xor i1 %tmp_57, i1 %tmp_741" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3534 'xor' 'xor_ln67_1466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_727)   --->   "%xor_ln67_1467 = xor i1 %xor_ln67_1466, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3535 'xor' 'xor_ln67_1467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_727)   --->   "%zext_ln169_1314 = zext i1 %xor_ln67_1467" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3536 'zext' 'zext_ln169_1314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_719)   --->   "%tmp_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3537 'bitselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_719)   --->   "%xor_ln67_1468 = xor i1 %tmp_59, i1 %tmp_742" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3538 'xor' 'xor_ln67_1468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_719)   --->   "%xor_ln67_1469 = xor i1 %xor_ln67_1468, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3539 'xor' 'xor_ln67_1469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_719)   --->   "%zext_ln169_1315 = zext i1 %xor_ln67_1469" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3540 'zext' 'zext_ln169_1315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3541 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_719)   --->   "%tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_22, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3541 'bitselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3542 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_719)   --->   "%xor_ln67_1470 = xor i1 %tmp_61, i1 %tmp_743" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3542 'xor' 'xor_ln67_1470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_719)   --->   "%xor_ln67_1471 = xor i1 %xor_ln67_1470, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3543 'xor' 'xor_ln67_1471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_719)   --->   "%zext_ln169_1316 = zext i1 %xor_ln67_1471" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3544 'zext' 'zext_ln169_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3545 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_705 = add i2 %zext_ln169_1304, i2 %zext_ln169_1286" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3545 'add' 'add_ln169_705' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3546 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_707 = add i2 %zext_ln169_1296, i2 %zext_ln169_1310" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3546 'add' 'add_ln169_707' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3547 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_708 = add i2 %zext_ln169_1307, i2 %zext_ln169_1289" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3547 'add' 'add_ln169_708' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3548 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_711 = add i2 %zext_ln169_1303, i2 %zext_ln169_1290" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3548 'add' 'add_ln169_711' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3549 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_712 = add i2 %zext_ln169_1297, i2 %zext_ln169_1305" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3549 'add' 'add_ln169_712' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3550 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_714 = add i2 %zext_ln169_1311, i2 %zext_ln169_1288" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3550 'add' 'add_ln169_714' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3551 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_715 = add i2 %zext_ln169_1294, i2 %zext_ln169_1287" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3551 'add' 'add_ln169_715' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3552 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_719 = add i2 %zext_ln169_1315, i2 %zext_ln169_1316" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3552 'add' 'add_ln169_719' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3553 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_720 = add i2 %zext_ln169_1292, i2 %zext_ln169_1295" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3553 'add' 'add_ln169_720' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3554 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_722 = add i2 %zext_ln169_1300, i2 %zext_ln169_1298" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3554 'add' 'add_ln169_722' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3555 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_723 = add i2 %zext_ln169_1309, i2 %zext_ln169_1291" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3555 'add' 'add_ln169_723' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3556 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_726 = add i2 %zext_ln169_1313, i2 %zext_ln169_1308" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3556 'add' 'add_ln169_726' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3557 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_727 = add i2 %zext_ln169_1299, i2 %zext_ln169_1314" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3557 'add' 'add_ln169_727' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3558 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_729 = add i2 %zext_ln169_1301, i2 %zext_ln169_1293" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3558 'add' 'add_ln169_729' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_730 = add i2 %zext_ln169_1312, i2 %zext_ln169_1306" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3559 'add' 'add_ln169_730' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3560 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_731 = add i2 %add_ln169_730, i2 %zext_ln169_1302" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3560 'add' 'add_ln169_731' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3561 [1/2] (3.25ns)   --->   "%wgt_23 = load i6 %p_ZL8weights1_23_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 3561 'load' 'wgt_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_737)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3562 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_737)   --->   "%xor_ln67_1474 = xor i1 %tmp_1, i1 %tmp_744" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3563 'xor' 'xor_ln67_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_737)   --->   "%xor_ln67_1475 = xor i1 %xor_ln67_1474, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3564 'xor' 'xor_ln67_1475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_737)   --->   "%zext_ln169_1343 = zext i1 %xor_ln67_1475" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3565 'zext' 'zext_ln169_1343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_747)   --->   "%tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3566 'bitselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_747)   --->   "%xor_ln67_1476 = xor i1 %tmp_3, i1 %tmp_745" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3567 'xor' 'xor_ln67_1476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_747)   --->   "%xor_ln67_1477 = xor i1 %xor_ln67_1476, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3568 'xor' 'xor_ln67_1477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_747)   --->   "%zext_ln169_1344 = zext i1 %xor_ln67_1477" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3569 'zext' 'zext_ln169_1344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3570 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%xor_ln67_1478 = xor i1 %tmp_5, i1 %tmp_746" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3571 'xor' 'xor_ln67_1478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%xor_ln67_1479 = xor i1 %xor_ln67_1478, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3572 'xor' 'xor_ln67_1479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3573 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%zext_ln169_1345 = zext i1 %xor_ln67_1479" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3573 'zext' 'zext_ln169_1345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_740)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3574 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_740)   --->   "%xor_ln67_1480 = xor i1 %tmp_7, i1 %tmp_747" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3575 'xor' 'xor_ln67_1480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_740)   --->   "%xor_ln67_1481 = xor i1 %xor_ln67_1480, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3576 'xor' 'xor_ln67_1481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_740)   --->   "%zext_ln169_1346 = zext i1 %xor_ln67_1481" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3577 'zext' 'zext_ln169_1346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_743)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3578 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_743)   --->   "%xor_ln67_1482 = xor i1 %tmp_9, i1 %tmp_748" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3579 'xor' 'xor_ln67_1482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_743)   --->   "%xor_ln67_1483 = xor i1 %xor_ln67_1482, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3580 'xor' 'xor_ln67_1483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3581 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_743)   --->   "%zext_ln169_1347 = zext i1 %xor_ln67_1483" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3581 'zext' 'zext_ln169_1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%tmp_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3582 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%xor_ln67_1484 = xor i1 %tmp_11, i1 %tmp_749" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3583 'xor' 'xor_ln67_1484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%xor_ln67_1485 = xor i1 %xor_ln67_1484, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3584 'xor' 'xor_ln67_1485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%zext_ln169_1348 = zext i1 %xor_ln67_1485" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3585 'zext' 'zext_ln169_1348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%tmp_750 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3586 'bitselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%xor_ln67_1486 = xor i1 %tmp_13, i1 %tmp_750" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3587 'xor' 'xor_ln67_1486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%xor_ln67_1487 = xor i1 %xor_ln67_1486, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3588 'xor' 'xor_ln67_1487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%zext_ln169_1349 = zext i1 %xor_ln67_1487" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3589 'zext' 'zext_ln169_1349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3590 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%xor_ln67_1488 = xor i1 %tmp_15, i1 %tmp_751" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3591 'xor' 'xor_ln67_1488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%xor_ln67_1489 = xor i1 %xor_ln67_1488, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3592 'xor' 'xor_ln67_1489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%zext_ln169_1350 = zext i1 %xor_ln67_1489" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3593 'zext' 'zext_ln169_1350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_747)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3594 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_747)   --->   "%xor_ln67_1490 = xor i1 %tmp_17, i1 %tmp_752" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3595 'xor' 'xor_ln67_1490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_747)   --->   "%xor_ln67_1491 = xor i1 %xor_ln67_1490, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3596 'xor' 'xor_ln67_1491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_747)   --->   "%zext_ln169_1351 = zext i1 %xor_ln67_1491" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3597 'zext' 'zext_ln169_1351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3598 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%xor_ln67_1492 = xor i1 %tmp_19, i1 %tmp_753" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3599 'xor' 'xor_ln67_1492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%xor_ln67_1493 = xor i1 %xor_ln67_1492, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3600 'xor' 'xor_ln67_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%zext_ln169_1352 = zext i1 %xor_ln67_1493" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3601 'zext' 'zext_ln169_1352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_739)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3602 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_739)   --->   "%xor_ln67_1494 = xor i1 %tmp_21, i1 %tmp_754" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3603 'xor' 'xor_ln67_1494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_739)   --->   "%xor_ln67_1495 = xor i1 %xor_ln67_1494, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3604 'xor' 'xor_ln67_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_739)   --->   "%zext_ln169_1353 = zext i1 %xor_ln67_1495" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3605 'zext' 'zext_ln169_1353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_744)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3606 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_744)   --->   "%xor_ln67_1496 = xor i1 %tmp_23, i1 %tmp_755" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3607 'xor' 'xor_ln67_1496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_744)   --->   "%xor_ln67_1497 = xor i1 %xor_ln67_1496, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3608 'xor' 'xor_ln67_1497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_744)   --->   "%zext_ln169_1354 = zext i1 %xor_ln67_1497" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3609 'zext' 'zext_ln169_1354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_754)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3610 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_754)   --->   "%xor_ln67_1498 = xor i1 %tmp_25, i1 %tmp_756" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3611 'xor' 'xor_ln67_1498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_754)   --->   "%xor_ln67_1499 = xor i1 %xor_ln67_1498, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3612 'xor' 'xor_ln67_1499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_754)   --->   "%zext_ln169_1355 = zext i1 %xor_ln67_1499" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3613 'zext' 'zext_ln169_1355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_759)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3614 'bitselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_759)   --->   "%xor_ln67_1500 = xor i1 %tmp_27, i1 %tmp_757" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3615 'xor' 'xor_ln67_1500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_759)   --->   "%xor_ln67_1501 = xor i1 %xor_ln67_1500, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3616 'xor' 'xor_ln67_1501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_759)   --->   "%zext_ln169_1356 = zext i1 %xor_ln67_1501" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3617 'zext' 'zext_ln169_1356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_754)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3618 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_754)   --->   "%xor_ln67_1502 = xor i1 %tmp_29, i1 %tmp_758" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3619 'xor' 'xor_ln67_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_754)   --->   "%xor_ln67_1503 = xor i1 %xor_ln67_1502, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3620 'xor' 'xor_ln67_1503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_754)   --->   "%zext_ln169_1357 = zext i1 %xor_ln67_1503" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3621 'zext' 'zext_ln169_1357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3622 'bitselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%xor_ln67_1504 = xor i1 %tmp_31, i1 %tmp_759" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3623 'xor' 'xor_ln67_1504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%xor_ln67_1505 = xor i1 %xor_ln67_1504, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3624 'xor' 'xor_ln67_1505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%zext_ln169_1358 = zext i1 %xor_ln67_1505" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3625 'zext' 'zext_ln169_1358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1507)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3626 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1507)   --->   "%xor_ln67_1506 = xor i1 1, i1 %tmp_760" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3627 'xor' 'xor_ln67_1506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3628 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1507 = xor i1 %xor_ln67_1506, i1 %tmp_33" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3628 'xor' 'xor_ln67_1507' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3629 [1/1] (0.00ns)   --->   "%zext_ln169_1359 = zext i1 %xor_ln67_1507" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3629 'zext' 'zext_ln169_1359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_743)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3630 'bitselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_743)   --->   "%xor_ln67_1508 = xor i1 %tmp_35, i1 %tmp_761" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3631 'xor' 'xor_ln67_1508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_743)   --->   "%xor_ln67_1509 = xor i1 %xor_ln67_1508, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3632 'xor' 'xor_ln67_1509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_743)   --->   "%zext_ln169_1360 = zext i1 %xor_ln67_1509" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3633 'zext' 'zext_ln169_1360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_737)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3634 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_737)   --->   "%xor_ln67_1510 = xor i1 %tmp_37, i1 %tmp_762" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3635 'xor' 'xor_ln67_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_737)   --->   "%xor_ln67_1511 = xor i1 %xor_ln67_1510, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3636 'xor' 'xor_ln67_1511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_737)   --->   "%zext_ln169_1361 = zext i1 %xor_ln67_1511" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3637 'zext' 'zext_ln169_1361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3638 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_744)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3638 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_744)   --->   "%xor_ln67_1512 = xor i1 %tmp_39, i1 %tmp_763" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3639 'xor' 'xor_ln67_1512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_744)   --->   "%xor_ln67_1513 = xor i1 %xor_ln67_1512, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3640 'xor' 'xor_ln67_1513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_744)   --->   "%zext_ln169_1362 = zext i1 %xor_ln67_1513" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3641 'zext' 'zext_ln169_1362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1515)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3642 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1515)   --->   "%xor_ln67_1514 = xor i1 %tmp_41, i1 %tmp_764" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3643 'xor' 'xor_ln67_1514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3644 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1515 = xor i1 %xor_ln67_1514, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3644 'xor' 'xor_ln67_1515' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3645 [1/1] (0.00ns)   --->   "%zext_ln169_1363 = zext i1 %xor_ln67_1515" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3645 'zext' 'zext_ln169_1363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_740)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3646 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_740)   --->   "%xor_ln67_1516 = xor i1 %tmp_43, i1 %tmp_765" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3647 'xor' 'xor_ln67_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_740)   --->   "%xor_ln67_1517 = xor i1 %xor_ln67_1516, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3648 'xor' 'xor_ln67_1517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_740)   --->   "%zext_ln169_1364 = zext i1 %xor_ln67_1517" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3649 'zext' 'zext_ln169_1364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_758)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3650 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_758)   --->   "%xor_ln67_1518 = xor i1 %tmp_45, i1 %tmp_766" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3651 'xor' 'xor_ln67_1518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_758)   --->   "%xor_ln67_1519 = xor i1 %xor_ln67_1518, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3652 'xor' 'xor_ln67_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_758)   --->   "%zext_ln169_1365 = zext i1 %xor_ln67_1519" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3653 'zext' 'zext_ln169_1365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3654 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%xor_ln67_1520 = xor i1 %tmp_47, i1 %tmp_767" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3655 'xor' 'xor_ln67_1520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%xor_ln67_1521 = xor i1 %xor_ln67_1520, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3656 'xor' 'xor_ln67_1521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%zext_ln169_1366 = zext i1 %xor_ln67_1521" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3657 'zext' 'zext_ln169_1366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_739)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3658 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_739)   --->   "%xor_ln67_1522 = xor i1 %tmp_49, i1 %tmp_768" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3659 'xor' 'xor_ln67_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_739)   --->   "%xor_ln67_1523 = xor i1 %xor_ln67_1522, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3660 'xor' 'xor_ln67_1523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_739)   --->   "%zext_ln169_1367 = zext i1 %xor_ln67_1523" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3661 'zext' 'zext_ln169_1367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3662 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3663 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%xor_ln67_1524 = xor i1 %tmp_51, i1 %tmp_769" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3663 'xor' 'xor_ln67_1524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%xor_ln67_1525 = xor i1 %xor_ln67_1524, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3664 'xor' 'xor_ln67_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%zext_ln169_1368 = zext i1 %xor_ln67_1525" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3665 'zext' 'zext_ln169_1368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1527)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3666 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1527)   --->   "%xor_ln67_1526 = xor i1 %tmp_53, i1 %tmp_770" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3667 'xor' 'xor_ln67_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3668 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1527 = xor i1 %xor_ln67_1526, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3668 'xor' 'xor_ln67_1527' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3669 [1/1] (0.00ns)   --->   "%zext_ln169_1369 = zext i1 %xor_ln67_1527" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3669 'zext' 'zext_ln169_1369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_758)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3670 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_758)   --->   "%xor_ln67_1528 = xor i1 %tmp_55, i1 %tmp_771" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3671 'xor' 'xor_ln67_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_758)   --->   "%xor_ln67_1529 = xor i1 %xor_ln67_1528, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3672 'xor' 'xor_ln67_1529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_758)   --->   "%zext_ln169_1370 = zext i1 %xor_ln67_1529" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3673 'zext' 'zext_ln169_1370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_759)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3674 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_759)   --->   "%xor_ln67_1530 = xor i1 %tmp_57, i1 %tmp_772" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3675 'xor' 'xor_ln67_1530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_759)   --->   "%xor_ln67_1531 = xor i1 %xor_ln67_1530, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3676 'xor' 'xor_ln67_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_759)   --->   "%zext_ln169_1371 = zext i1 %xor_ln67_1531" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3677 'zext' 'zext_ln169_1371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_751)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3678 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_751)   --->   "%xor_ln67_1532 = xor i1 %tmp_59, i1 %tmp_773" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3679 'xor' 'xor_ln67_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_751)   --->   "%xor_ln67_1533 = xor i1 %xor_ln67_1532, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3680 'xor' 'xor_ln67_1533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_751)   --->   "%zext_ln169_1372 = zext i1 %xor_ln67_1533" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3681 'zext' 'zext_ln169_1372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3682 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_751)   --->   "%tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_23, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3682 'bitselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_751)   --->   "%xor_ln67_1534 = xor i1 %tmp_61, i1 %tmp_774" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3683 'xor' 'xor_ln67_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_751)   --->   "%xor_ln67_1535 = xor i1 %xor_ln67_1534, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3684 'xor' 'xor_ln67_1535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_751)   --->   "%zext_ln169_1373 = zext i1 %xor_ln67_1535" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3685 'zext' 'zext_ln169_1373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3686 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_737 = add i2 %zext_ln169_1361, i2 %zext_ln169_1343" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3686 'add' 'add_ln169_737' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3687 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_739 = add i2 %zext_ln169_1353, i2 %zext_ln169_1367" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3687 'add' 'add_ln169_739' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3688 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_740 = add i2 %zext_ln169_1364, i2 %zext_ln169_1346" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3688 'add' 'add_ln169_740' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3689 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_743 = add i2 %zext_ln169_1360, i2 %zext_ln169_1347" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3689 'add' 'add_ln169_743' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3690 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_744 = add i2 %zext_ln169_1354, i2 %zext_ln169_1362" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3690 'add' 'add_ln169_744' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3691 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_746 = add i2 %zext_ln169_1368, i2 %zext_ln169_1345" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3691 'add' 'add_ln169_746' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3692 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_747 = add i2 %zext_ln169_1351, i2 %zext_ln169_1344" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3692 'add' 'add_ln169_747' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3693 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_751 = add i2 %zext_ln169_1372, i2 %zext_ln169_1373" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3693 'add' 'add_ln169_751' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3694 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_752 = add i2 %zext_ln169_1349, i2 %zext_ln169_1352" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3694 'add' 'add_ln169_752' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3695 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_754 = add i2 %zext_ln169_1357, i2 %zext_ln169_1355" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3695 'add' 'add_ln169_754' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3696 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_755 = add i2 %zext_ln169_1366, i2 %zext_ln169_1348" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3696 'add' 'add_ln169_755' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3697 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_758 = add i2 %zext_ln169_1370, i2 %zext_ln169_1365" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3697 'add' 'add_ln169_758' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3698 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_759 = add i2 %zext_ln169_1356, i2 %zext_ln169_1371" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3698 'add' 'add_ln169_759' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3699 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_761 = add i2 %zext_ln169_1358, i2 %zext_ln169_1350" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3699 'add' 'add_ln169_761' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_762 = add i2 %zext_ln169_1369, i2 %zext_ln169_1363" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3700 'add' 'add_ln169_762' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3701 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_763 = add i2 %add_ln169_762, i2 %zext_ln169_1359" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3701 'add' 'add_ln169_763' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3702 [1/2] (3.25ns)   --->   "%wgt_24 = load i6 %p_ZL8weights1_24_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 3702 'load' 'wgt_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_769)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3703 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_769)   --->   "%xor_ln67_1538 = xor i1 %tmp_1, i1 %tmp_775" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3704 'xor' 'xor_ln67_1538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_769)   --->   "%xor_ln67_1539 = xor i1 %xor_ln67_1538, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3705 'xor' 'xor_ln67_1539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3706 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_769)   --->   "%zext_ln169_1400 = zext i1 %xor_ln67_1539" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3706 'zext' 'zext_ln169_1400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_779)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3707 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_779)   --->   "%xor_ln67_1540 = xor i1 %tmp_3, i1 %tmp_776" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3708 'xor' 'xor_ln67_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3709 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_779)   --->   "%xor_ln67_1541 = xor i1 %xor_ln67_1540, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3709 'xor' 'xor_ln67_1541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3710 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_779)   --->   "%zext_ln169_1401 = zext i1 %xor_ln67_1541" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3710 'zext' 'zext_ln169_1401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3711 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3712 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%xor_ln67_1542 = xor i1 %tmp_5, i1 %tmp_777" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3712 'xor' 'xor_ln67_1542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%xor_ln67_1543 = xor i1 %xor_ln67_1542, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3713 'xor' 'xor_ln67_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%zext_ln169_1402 = zext i1 %xor_ln67_1543" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3714 'zext' 'zext_ln169_1402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_772)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3715 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_772)   --->   "%xor_ln67_1544 = xor i1 %tmp_7, i1 %tmp_778" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3716 'xor' 'xor_ln67_1544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_772)   --->   "%xor_ln67_1545 = xor i1 %xor_ln67_1544, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3717 'xor' 'xor_ln67_1545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_772)   --->   "%zext_ln169_1403 = zext i1 %xor_ln67_1545" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3718 'zext' 'zext_ln169_1403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_775)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3719 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_775)   --->   "%xor_ln67_1546 = xor i1 %tmp_9, i1 %tmp_779" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3720 'xor' 'xor_ln67_1546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_775)   --->   "%xor_ln67_1547 = xor i1 %xor_ln67_1546, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3721 'xor' 'xor_ln67_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_775)   --->   "%zext_ln169_1404 = zext i1 %xor_ln67_1547" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3722 'zext' 'zext_ln169_1404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3723 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%xor_ln67_1548 = xor i1 %tmp_11, i1 %tmp_780" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3724 'xor' 'xor_ln67_1548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%xor_ln67_1549 = xor i1 %xor_ln67_1548, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3725 'xor' 'xor_ln67_1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%zext_ln169_1405 = zext i1 %xor_ln67_1549" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3726 'zext' 'zext_ln169_1405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3727 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%xor_ln67_1550 = xor i1 %tmp_13, i1 %tmp_781" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3728 'xor' 'xor_ln67_1550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%xor_ln67_1551 = xor i1 %xor_ln67_1550, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3729 'xor' 'xor_ln67_1551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%zext_ln169_1406 = zext i1 %xor_ln67_1551" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3730 'zext' 'zext_ln169_1406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3731 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%xor_ln67_1552 = xor i1 %tmp_15, i1 %tmp_782" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3732 'xor' 'xor_ln67_1552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%xor_ln67_1553 = xor i1 %xor_ln67_1552, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3733 'xor' 'xor_ln67_1553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3734 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%zext_ln169_1407 = zext i1 %xor_ln67_1553" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3734 'zext' 'zext_ln169_1407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_779)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3735 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_779)   --->   "%xor_ln67_1554 = xor i1 %tmp_17, i1 %tmp_783" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3736 'xor' 'xor_ln67_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_779)   --->   "%xor_ln67_1555 = xor i1 %xor_ln67_1554, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3737 'xor' 'xor_ln67_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_779)   --->   "%zext_ln169_1408 = zext i1 %xor_ln67_1555" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3738 'zext' 'zext_ln169_1408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3739 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%xor_ln67_1556 = xor i1 %tmp_19, i1 %tmp_784" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3740 'xor' 'xor_ln67_1556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%xor_ln67_1557 = xor i1 %xor_ln67_1556, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3741 'xor' 'xor_ln67_1557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%zext_ln169_1409 = zext i1 %xor_ln67_1557" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3742 'zext' 'zext_ln169_1409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3743 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_771)   --->   "%tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3743 'bitselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_771)   --->   "%xor_ln67_1558 = xor i1 %tmp_21, i1 %tmp_785" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3744 'xor' 'xor_ln67_1558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_771)   --->   "%xor_ln67_1559 = xor i1 %xor_ln67_1558, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3745 'xor' 'xor_ln67_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_771)   --->   "%zext_ln169_1410 = zext i1 %xor_ln67_1559" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3746 'zext' 'zext_ln169_1410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_776)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3747 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_776)   --->   "%xor_ln67_1560 = xor i1 %tmp_23, i1 %tmp_786" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3748 'xor' 'xor_ln67_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_776)   --->   "%xor_ln67_1561 = xor i1 %xor_ln67_1560, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3749 'xor' 'xor_ln67_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_776)   --->   "%zext_ln169_1411 = zext i1 %xor_ln67_1561" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3750 'zext' 'zext_ln169_1411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_786)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3751 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_786)   --->   "%xor_ln67_1562 = xor i1 %tmp_25, i1 %tmp_787" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3752 'xor' 'xor_ln67_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_786)   --->   "%xor_ln67_1563 = xor i1 %xor_ln67_1562, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3753 'xor' 'xor_ln67_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_786)   --->   "%zext_ln169_1412 = zext i1 %xor_ln67_1563" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3754 'zext' 'zext_ln169_1412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_791)   --->   "%tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3755 'bitselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_791)   --->   "%xor_ln67_1564 = xor i1 %tmp_27, i1 %tmp_788" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3756 'xor' 'xor_ln67_1564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_791)   --->   "%xor_ln67_1565 = xor i1 %xor_ln67_1564, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3757 'xor' 'xor_ln67_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3758 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_791)   --->   "%zext_ln169_1413 = zext i1 %xor_ln67_1565" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3758 'zext' 'zext_ln169_1413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_786)   --->   "%tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3759 'bitselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_786)   --->   "%xor_ln67_1566 = xor i1 %tmp_29, i1 %tmp_789" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3760 'xor' 'xor_ln67_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_786)   --->   "%xor_ln67_1567 = xor i1 %xor_ln67_1566, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3761 'xor' 'xor_ln67_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_786)   --->   "%zext_ln169_1414 = zext i1 %xor_ln67_1567" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3762 'zext' 'zext_ln169_1414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3763 'bitselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3764 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%xor_ln67_1568 = xor i1 %tmp_31, i1 %tmp_790" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3764 'xor' 'xor_ln67_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%xor_ln67_1569 = xor i1 %xor_ln67_1568, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3765 'xor' 'xor_ln67_1569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%zext_ln169_1415 = zext i1 %xor_ln67_1569" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3766 'zext' 'zext_ln169_1415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1571)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3767 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1571)   --->   "%xor_ln67_1570 = xor i1 1, i1 %tmp_791" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3768 'xor' 'xor_ln67_1570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3769 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1571 = xor i1 %xor_ln67_1570, i1 %tmp_33" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3769 'xor' 'xor_ln67_1571' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3770 [1/1] (0.00ns)   --->   "%zext_ln169_1416 = zext i1 %xor_ln67_1571" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3770 'zext' 'zext_ln169_1416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3771 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_775)   --->   "%tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3771 'bitselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_775)   --->   "%xor_ln67_1572 = xor i1 %tmp_35, i1 %tmp_792" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3772 'xor' 'xor_ln67_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_775)   --->   "%xor_ln67_1573 = xor i1 %xor_ln67_1572, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3773 'xor' 'xor_ln67_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_775)   --->   "%zext_ln169_1417 = zext i1 %xor_ln67_1573" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3774 'zext' 'zext_ln169_1417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_769)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3775 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_769)   --->   "%xor_ln67_1574 = xor i1 %tmp_37, i1 %tmp_793" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3776 'xor' 'xor_ln67_1574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3777 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_769)   --->   "%xor_ln67_1575 = xor i1 %xor_ln67_1574, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3777 'xor' 'xor_ln67_1575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3778 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_769)   --->   "%zext_ln169_1418 = zext i1 %xor_ln67_1575" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3778 'zext' 'zext_ln169_1418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_776)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3779 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_776)   --->   "%xor_ln67_1576 = xor i1 %tmp_39, i1 %tmp_794" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3780 'xor' 'xor_ln67_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_776)   --->   "%xor_ln67_1577 = xor i1 %xor_ln67_1576, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3781 'xor' 'xor_ln67_1577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_776)   --->   "%zext_ln169_1419 = zext i1 %xor_ln67_1577" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3782 'zext' 'zext_ln169_1419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3783 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1579)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3783 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1579)   --->   "%xor_ln67_1578 = xor i1 %tmp_41, i1 %tmp_795" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3784 'xor' 'xor_ln67_1578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3785 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1579 = xor i1 %xor_ln67_1578, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3785 'xor' 'xor_ln67_1579' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3786 [1/1] (0.00ns)   --->   "%zext_ln169_1420 = zext i1 %xor_ln67_1579" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3786 'zext' 'zext_ln169_1420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_772)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3787 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_772)   --->   "%xor_ln67_1580 = xor i1 %tmp_43, i1 %tmp_796" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3788 'xor' 'xor_ln67_1580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_772)   --->   "%xor_ln67_1581 = xor i1 %xor_ln67_1580, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3789 'xor' 'xor_ln67_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_772)   --->   "%zext_ln169_1421 = zext i1 %xor_ln67_1581" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3790 'zext' 'zext_ln169_1421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3791 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_790)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3791 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_790)   --->   "%xor_ln67_1582 = xor i1 %tmp_45, i1 %tmp_797" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3792 'xor' 'xor_ln67_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_790)   --->   "%xor_ln67_1583 = xor i1 %xor_ln67_1582, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3793 'xor' 'xor_ln67_1583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_790)   --->   "%zext_ln169_1422 = zext i1 %xor_ln67_1583" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3794 'zext' 'zext_ln169_1422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3795 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%xor_ln67_1584 = xor i1 %tmp_47, i1 %tmp_798" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3796 'xor' 'xor_ln67_1584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3797 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%xor_ln67_1585 = xor i1 %xor_ln67_1584, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3797 'xor' 'xor_ln67_1585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%zext_ln169_1423 = zext i1 %xor_ln67_1585" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3798 'zext' 'zext_ln169_1423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_771)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3799 'bitselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_771)   --->   "%xor_ln67_1586 = xor i1 %tmp_49, i1 %tmp_799" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3800 'xor' 'xor_ln67_1586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_771)   --->   "%xor_ln67_1587 = xor i1 %xor_ln67_1586, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3801 'xor' 'xor_ln67_1587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3802 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_771)   --->   "%zext_ln169_1424 = zext i1 %xor_ln67_1587" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3802 'zext' 'zext_ln169_1424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3803 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%xor_ln67_1588 = xor i1 %tmp_51, i1 %tmp_800" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3804 'xor' 'xor_ln67_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%xor_ln67_1589 = xor i1 %xor_ln67_1588, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3805 'xor' 'xor_ln67_1589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%zext_ln169_1425 = zext i1 %xor_ln67_1589" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3806 'zext' 'zext_ln169_1425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3807 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1591)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3807 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1591)   --->   "%xor_ln67_1590 = xor i1 %tmp_53, i1 %tmp_801" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3808 'xor' 'xor_ln67_1590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3809 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1591 = xor i1 %xor_ln67_1590, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3809 'xor' 'xor_ln67_1591' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3810 [1/1] (0.00ns)   --->   "%zext_ln169_1426 = zext i1 %xor_ln67_1591" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3810 'zext' 'zext_ln169_1426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_790)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3811 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_790)   --->   "%xor_ln67_1592 = xor i1 %tmp_55, i1 %tmp_802" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3812 'xor' 'xor_ln67_1592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_790)   --->   "%xor_ln67_1593 = xor i1 %xor_ln67_1592, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3813 'xor' 'xor_ln67_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_790)   --->   "%zext_ln169_1427 = zext i1 %xor_ln67_1593" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3814 'zext' 'zext_ln169_1427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_791)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3815 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3816 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_791)   --->   "%xor_ln67_1594 = xor i1 %tmp_57, i1 %tmp_803" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3816 'xor' 'xor_ln67_1594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_791)   --->   "%xor_ln67_1595 = xor i1 %xor_ln67_1594, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3817 'xor' 'xor_ln67_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_791)   --->   "%zext_ln169_1428 = zext i1 %xor_ln67_1595" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3818 'zext' 'zext_ln169_1428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_783)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3819 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_783)   --->   "%xor_ln67_1596 = xor i1 %tmp_59, i1 %tmp_804" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3820 'xor' 'xor_ln67_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_783)   --->   "%xor_ln67_1597 = xor i1 %xor_ln67_1596, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3821 'xor' 'xor_ln67_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3822 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_783)   --->   "%zext_ln169_1429 = zext i1 %xor_ln67_1597" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3822 'zext' 'zext_ln169_1429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_783)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_24, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3823 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_783)   --->   "%xor_ln67_1598 = xor i1 %tmp_61, i1 %tmp_805" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3824 'xor' 'xor_ln67_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_783)   --->   "%xor_ln67_1599 = xor i1 %xor_ln67_1598, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3825 'xor' 'xor_ln67_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_783)   --->   "%zext_ln169_1430 = zext i1 %xor_ln67_1599" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3826 'zext' 'zext_ln169_1430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3827 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_769 = add i2 %zext_ln169_1418, i2 %zext_ln169_1400" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3827 'add' 'add_ln169_769' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3828 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_771 = add i2 %zext_ln169_1410, i2 %zext_ln169_1424" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3828 'add' 'add_ln169_771' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3829 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_772 = add i2 %zext_ln169_1421, i2 %zext_ln169_1403" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3829 'add' 'add_ln169_772' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3830 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_775 = add i2 %zext_ln169_1417, i2 %zext_ln169_1404" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3830 'add' 'add_ln169_775' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3831 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_776 = add i2 %zext_ln169_1411, i2 %zext_ln169_1419" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3831 'add' 'add_ln169_776' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3832 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_778 = add i2 %zext_ln169_1425, i2 %zext_ln169_1402" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3832 'add' 'add_ln169_778' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3833 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_779 = add i2 %zext_ln169_1408, i2 %zext_ln169_1401" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3833 'add' 'add_ln169_779' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3834 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_783 = add i2 %zext_ln169_1429, i2 %zext_ln169_1430" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3834 'add' 'add_ln169_783' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3835 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_784 = add i2 %zext_ln169_1406, i2 %zext_ln169_1409" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3835 'add' 'add_ln169_784' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3836 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_786 = add i2 %zext_ln169_1414, i2 %zext_ln169_1412" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3836 'add' 'add_ln169_786' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3837 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_787 = add i2 %zext_ln169_1423, i2 %zext_ln169_1405" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3837 'add' 'add_ln169_787' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3838 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_790 = add i2 %zext_ln169_1427, i2 %zext_ln169_1422" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3838 'add' 'add_ln169_790' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3839 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_791 = add i2 %zext_ln169_1413, i2 %zext_ln169_1428" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3839 'add' 'add_ln169_791' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3840 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_793 = add i2 %zext_ln169_1415, i2 %zext_ln169_1407" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3840 'add' 'add_ln169_793' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_794 = add i2 %zext_ln169_1426, i2 %zext_ln169_1420" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3841 'add' 'add_ln169_794' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3842 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_795 = add i2 %add_ln169_794, i2 %zext_ln169_1416" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3842 'add' 'add_ln169_795' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3843 [1/2] (3.25ns)   --->   "%wgt_25 = load i6 %p_ZL8weights1_25_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 3843 'load' 'wgt_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_801)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3844 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_801)   --->   "%xor_ln67_1602 = xor i1 %tmp_1, i1 %tmp_806" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3845 'xor' 'xor_ln67_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3846 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_801)   --->   "%xor_ln67_1603 = xor i1 %xor_ln67_1602, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3846 'xor' 'xor_ln67_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_801)   --->   "%zext_ln169_1457 = zext i1 %xor_ln67_1603" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3847 'zext' 'zext_ln169_1457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_811)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3848 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3849 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_811)   --->   "%xor_ln67_1604 = xor i1 %tmp_3, i1 %tmp_807" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3849 'xor' 'xor_ln67_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_811)   --->   "%xor_ln67_1605 = xor i1 %xor_ln67_1604, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3850 'xor' 'xor_ln67_1605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_811)   --->   "%zext_ln169_1458 = zext i1 %xor_ln67_1605" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3851 'zext' 'zext_ln169_1458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3852 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%xor_ln67_1606 = xor i1 %tmp_5, i1 %tmp_808" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3853 'xor' 'xor_ln67_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%xor_ln67_1607 = xor i1 %xor_ln67_1606, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3854 'xor' 'xor_ln67_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3855 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%zext_ln169_1459 = zext i1 %xor_ln67_1607" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3855 'zext' 'zext_ln169_1459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_804)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3856 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_804)   --->   "%xor_ln67_1608 = xor i1 %tmp_7, i1 %tmp_809" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3857 'xor' 'xor_ln67_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_804)   --->   "%xor_ln67_1609 = xor i1 %xor_ln67_1608, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3858 'xor' 'xor_ln67_1609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_804)   --->   "%zext_ln169_1460 = zext i1 %xor_ln67_1609" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3859 'zext' 'zext_ln169_1460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_807)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3860 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3861 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_807)   --->   "%xor_ln67_1610 = xor i1 %tmp_9, i1 %tmp_810" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3861 'xor' 'xor_ln67_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_807)   --->   "%xor_ln67_1611 = xor i1 %xor_ln67_1610, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3862 'xor' 'xor_ln67_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3863 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_807)   --->   "%zext_ln169_1461 = zext i1 %xor_ln67_1611" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3863 'zext' 'zext_ln169_1461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3864 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3864 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%xor_ln67_1612 = xor i1 %tmp_11, i1 %tmp_811" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3865 'xor' 'xor_ln67_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3866 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%xor_ln67_1613 = xor i1 %xor_ln67_1612, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3866 'xor' 'xor_ln67_1613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3867 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%zext_ln169_1462 = zext i1 %xor_ln67_1613" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3867 'zext' 'zext_ln169_1462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3868 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3868 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3869 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%xor_ln67_1614 = xor i1 %tmp_13, i1 %tmp_812" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3869 'xor' 'xor_ln67_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%xor_ln67_1615 = xor i1 %xor_ln67_1614, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3870 'xor' 'xor_ln67_1615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%zext_ln169_1463 = zext i1 %xor_ln67_1615" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3871 'zext' 'zext_ln169_1463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3872 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3872 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3873 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%xor_ln67_1616 = xor i1 %tmp_15, i1 %tmp_813" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3873 'xor' 'xor_ln67_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3874 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%xor_ln67_1617 = xor i1 %xor_ln67_1616, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3874 'xor' 'xor_ln67_1617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%zext_ln169_1464 = zext i1 %xor_ln67_1617" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3875 'zext' 'zext_ln169_1464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_811)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3876 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3877 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_811)   --->   "%xor_ln67_1618 = xor i1 %tmp_17, i1 %tmp_814" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3877 'xor' 'xor_ln67_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_811)   --->   "%xor_ln67_1619 = xor i1 %xor_ln67_1618, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3878 'xor' 'xor_ln67_1619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_811)   --->   "%zext_ln169_1465 = zext i1 %xor_ln67_1619" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3879 'zext' 'zext_ln169_1465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3880 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%xor_ln67_1620 = xor i1 %tmp_19, i1 %tmp_815" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3881 'xor' 'xor_ln67_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%xor_ln67_1621 = xor i1 %xor_ln67_1620, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3882 'xor' 'xor_ln67_1621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%zext_ln169_1466 = zext i1 %xor_ln67_1621" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3883 'zext' 'zext_ln169_1466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_803)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3884 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_803)   --->   "%xor_ln67_1622 = xor i1 %tmp_21, i1 %tmp_816" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3885 'xor' 'xor_ln67_1622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_803)   --->   "%xor_ln67_1623 = xor i1 %xor_ln67_1622, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3886 'xor' 'xor_ln67_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3887 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_803)   --->   "%zext_ln169_1467 = zext i1 %xor_ln67_1623" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3887 'zext' 'zext_ln169_1467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3888 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_808)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3888 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_808)   --->   "%xor_ln67_1624 = xor i1 %tmp_23, i1 %tmp_817" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3889 'xor' 'xor_ln67_1624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_808)   --->   "%xor_ln67_1625 = xor i1 %xor_ln67_1624, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3890 'xor' 'xor_ln67_1625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3891 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_808)   --->   "%zext_ln169_1468 = zext i1 %xor_ln67_1625" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3891 'zext' 'zext_ln169_1468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_818)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3892 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3893 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_818)   --->   "%xor_ln67_1626 = xor i1 %tmp_25, i1 %tmp_818" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3893 'xor' 'xor_ln67_1626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3894 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_818)   --->   "%xor_ln67_1627 = xor i1 %xor_ln67_1626, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3894 'xor' 'xor_ln67_1627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3895 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_818)   --->   "%zext_ln169_1469 = zext i1 %xor_ln67_1627" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3895 'zext' 'zext_ln169_1469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3896 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_823)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3896 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_823)   --->   "%xor_ln67_1628 = xor i1 %tmp_27, i1 %tmp_819" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3897 'xor' 'xor_ln67_1628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_823)   --->   "%xor_ln67_1629 = xor i1 %xor_ln67_1628, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3898 'xor' 'xor_ln67_1629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_823)   --->   "%zext_ln169_1470 = zext i1 %xor_ln67_1629" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3899 'zext' 'zext_ln169_1470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_818)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3900 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3901 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_818)   --->   "%xor_ln67_1630 = xor i1 %tmp_29, i1 %tmp_820" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3901 'xor' 'xor_ln67_1630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3902 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_818)   --->   "%xor_ln67_1631 = xor i1 %xor_ln67_1630, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3902 'xor' 'xor_ln67_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3903 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_818)   --->   "%zext_ln169_1471 = zext i1 %xor_ln67_1631" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3903 'zext' 'zext_ln169_1471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3904 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3904 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%xor_ln67_1632 = xor i1 %tmp_31, i1 %tmp_821" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3905 'xor' 'xor_ln67_1632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3906 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%xor_ln67_1633 = xor i1 %xor_ln67_1632, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3906 'xor' 'xor_ln67_1633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%zext_ln169_1472 = zext i1 %xor_ln67_1633" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3907 'zext' 'zext_ln169_1472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1635)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3908 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1635)   --->   "%xor_ln67_1634 = xor i1 1, i1 %tmp_822" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3909 'xor' 'xor_ln67_1634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3910 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1635 = xor i1 %xor_ln67_1634, i1 %tmp_33" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3910 'xor' 'xor_ln67_1635' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3911 [1/1] (0.00ns)   --->   "%zext_ln169_1473 = zext i1 %xor_ln67_1635" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3911 'zext' 'zext_ln169_1473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_807)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3912 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_807)   --->   "%xor_ln67_1636 = xor i1 %tmp_35, i1 %tmp_823" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3913 'xor' 'xor_ln67_1636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_807)   --->   "%xor_ln67_1637 = xor i1 %xor_ln67_1636, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3914 'xor' 'xor_ln67_1637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_807)   --->   "%zext_ln169_1474 = zext i1 %xor_ln67_1637" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3915 'zext' 'zext_ln169_1474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_801)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3916 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_801)   --->   "%xor_ln67_1638 = xor i1 %tmp_37, i1 %tmp_824" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3917 'xor' 'xor_ln67_1638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_801)   --->   "%xor_ln67_1639 = xor i1 %xor_ln67_1638, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3918 'xor' 'xor_ln67_1639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_801)   --->   "%zext_ln169_1475 = zext i1 %xor_ln67_1639" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3919 'zext' 'zext_ln169_1475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_808)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3920 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_808)   --->   "%xor_ln67_1640 = xor i1 %tmp_39, i1 %tmp_825" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3921 'xor' 'xor_ln67_1640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_808)   --->   "%xor_ln67_1641 = xor i1 %xor_ln67_1640, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3922 'xor' 'xor_ln67_1641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_808)   --->   "%zext_ln169_1476 = zext i1 %xor_ln67_1641" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3923 'zext' 'zext_ln169_1476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3924 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1643)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3924 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1643)   --->   "%xor_ln67_1642 = xor i1 %tmp_41, i1 %tmp_826" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3925 'xor' 'xor_ln67_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3926 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1643 = xor i1 %xor_ln67_1642, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3926 'xor' 'xor_ln67_1643' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3927 [1/1] (0.00ns)   --->   "%zext_ln169_1477 = zext i1 %xor_ln67_1643" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3927 'zext' 'zext_ln169_1477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_804)   --->   "%tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3928 'bitselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_804)   --->   "%xor_ln67_1644 = xor i1 %tmp_43, i1 %tmp_827" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3929 'xor' 'xor_ln67_1644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3930 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_804)   --->   "%xor_ln67_1645 = xor i1 %xor_ln67_1644, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3930 'xor' 'xor_ln67_1645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_804)   --->   "%zext_ln169_1478 = zext i1 %xor_ln67_1645" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3931 'zext' 'zext_ln169_1478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_822)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3932 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_822)   --->   "%xor_ln67_1646 = xor i1 %tmp_45, i1 %tmp_828" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3933 'xor' 'xor_ln67_1646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_822)   --->   "%xor_ln67_1647 = xor i1 %xor_ln67_1646, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3934 'xor' 'xor_ln67_1647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_822)   --->   "%zext_ln169_1479 = zext i1 %xor_ln67_1647" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3935 'zext' 'zext_ln169_1479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3936 'bitselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%xor_ln67_1648 = xor i1 %tmp_47, i1 %tmp_829" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3937 'xor' 'xor_ln67_1648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%xor_ln67_1649 = xor i1 %xor_ln67_1648, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3938 'xor' 'xor_ln67_1649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3939 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%zext_ln169_1480 = zext i1 %xor_ln67_1649" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3939 'zext' 'zext_ln169_1480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_803)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3940 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_803)   --->   "%xor_ln67_1650 = xor i1 %tmp_49, i1 %tmp_830" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3941 'xor' 'xor_ln67_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_803)   --->   "%xor_ln67_1651 = xor i1 %xor_ln67_1650, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3942 'xor' 'xor_ln67_1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_803)   --->   "%zext_ln169_1481 = zext i1 %xor_ln67_1651" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3943 'zext' 'zext_ln169_1481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3944 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%xor_ln67_1652 = xor i1 %tmp_51, i1 %tmp_831" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3945 'xor' 'xor_ln67_1652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%xor_ln67_1653 = xor i1 %xor_ln67_1652, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3946 'xor' 'xor_ln67_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%zext_ln169_1482 = zext i1 %xor_ln67_1653" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3947 'zext' 'zext_ln169_1482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1655)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3948 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1655)   --->   "%xor_ln67_1654 = xor i1 %tmp_53, i1 %tmp_832" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3949 'xor' 'xor_ln67_1654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3950 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1655 = xor i1 %xor_ln67_1654, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3950 'xor' 'xor_ln67_1655' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3951 [1/1] (0.00ns)   --->   "%zext_ln169_1483 = zext i1 %xor_ln67_1655" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3951 'zext' 'zext_ln169_1483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_822)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3952 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_822)   --->   "%xor_ln67_1656 = xor i1 %tmp_55, i1 %tmp_833" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3953 'xor' 'xor_ln67_1656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_822)   --->   "%xor_ln67_1657 = xor i1 %xor_ln67_1656, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3954 'xor' 'xor_ln67_1657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_822)   --->   "%zext_ln169_1484 = zext i1 %xor_ln67_1657" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3955 'zext' 'zext_ln169_1484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3956 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_823)   --->   "%tmp_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3956 'bitselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_823)   --->   "%xor_ln67_1658 = xor i1 %tmp_57, i1 %tmp_834" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3957 'xor' 'xor_ln67_1658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_823)   --->   "%xor_ln67_1659 = xor i1 %xor_ln67_1658, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3958 'xor' 'xor_ln67_1659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3959 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_823)   --->   "%zext_ln169_1485 = zext i1 %xor_ln67_1659" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3959 'zext' 'zext_ln169_1485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3960 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_815)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3960 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_815)   --->   "%xor_ln67_1660 = xor i1 %tmp_59, i1 %tmp_835" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3961 'xor' 'xor_ln67_1660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_815)   --->   "%xor_ln67_1661 = xor i1 %xor_ln67_1660, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3962 'xor' 'xor_ln67_1661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3963 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_815)   --->   "%zext_ln169_1486 = zext i1 %xor_ln67_1661" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3963 'zext' 'zext_ln169_1486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3964 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_815)   --->   "%tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_25, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3964 'bitselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3965 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_815)   --->   "%xor_ln67_1662 = xor i1 %tmp_61, i1 %tmp_836" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3965 'xor' 'xor_ln67_1662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3966 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_815)   --->   "%xor_ln67_1663 = xor i1 %xor_ln67_1662, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3966 'xor' 'xor_ln67_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_815)   --->   "%zext_ln169_1487 = zext i1 %xor_ln67_1663" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3967 'zext' 'zext_ln169_1487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3968 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_801 = add i2 %zext_ln169_1475, i2 %zext_ln169_1457" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3968 'add' 'add_ln169_801' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3969 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_803 = add i2 %zext_ln169_1467, i2 %zext_ln169_1481" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3969 'add' 'add_ln169_803' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3970 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_804 = add i2 %zext_ln169_1478, i2 %zext_ln169_1460" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3970 'add' 'add_ln169_804' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3971 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_807 = add i2 %zext_ln169_1474, i2 %zext_ln169_1461" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3971 'add' 'add_ln169_807' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3972 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_808 = add i2 %zext_ln169_1468, i2 %zext_ln169_1476" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3972 'add' 'add_ln169_808' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3973 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_810 = add i2 %zext_ln169_1482, i2 %zext_ln169_1459" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3973 'add' 'add_ln169_810' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3974 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_811 = add i2 %zext_ln169_1465, i2 %zext_ln169_1458" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3974 'add' 'add_ln169_811' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3975 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_815 = add i2 %zext_ln169_1486, i2 %zext_ln169_1487" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3975 'add' 'add_ln169_815' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3976 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_816 = add i2 %zext_ln169_1463, i2 %zext_ln169_1466" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3976 'add' 'add_ln169_816' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3977 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_818 = add i2 %zext_ln169_1471, i2 %zext_ln169_1469" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3977 'add' 'add_ln169_818' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3978 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_819 = add i2 %zext_ln169_1480, i2 %zext_ln169_1462" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3978 'add' 'add_ln169_819' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3979 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_822 = add i2 %zext_ln169_1484, i2 %zext_ln169_1479" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3979 'add' 'add_ln169_822' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3980 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_823 = add i2 %zext_ln169_1470, i2 %zext_ln169_1485" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3980 'add' 'add_ln169_823' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3981 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_825 = add i2 %zext_ln169_1472, i2 %zext_ln169_1464" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3981 'add' 'add_ln169_825' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_826 = add i2 %zext_ln169_1483, i2 %zext_ln169_1477" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3982 'add' 'add_ln169_826' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3983 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_827 = add i2 %add_ln169_826, i2 %zext_ln169_1473" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3983 'add' 'add_ln169_827' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3984 [1/2] (3.25ns)   --->   "%wgt_26 = load i6 %p_ZL8weights1_26_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 3984 'load' 'wgt_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_833)   --->   "%tmp_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3985 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_833)   --->   "%xor_ln67_1666 = xor i1 %tmp_1, i1 %tmp_837" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3986 'xor' 'xor_ln67_1666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_833)   --->   "%xor_ln67_1667 = xor i1 %xor_ln67_1666, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3987 'xor' 'xor_ln67_1667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3988 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_833)   --->   "%zext_ln169_1514 = zext i1 %xor_ln67_1667" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3988 'zext' 'zext_ln169_1514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_843)   --->   "%tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3989 'bitselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_843)   --->   "%xor_ln67_1668 = xor i1 %tmp_3, i1 %tmp_838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3990 'xor' 'xor_ln67_1668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3991 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_843)   --->   "%xor_ln67_1669 = xor i1 %xor_ln67_1668, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3991 'xor' 'xor_ln67_1669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_843)   --->   "%zext_ln169_1515 = zext i1 %xor_ln67_1669" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3992 'zext' 'zext_ln169_1515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3993 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3993 'bitselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3994 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%xor_ln67_1670 = xor i1 %tmp_5, i1 %tmp_839" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3994 'xor' 'xor_ln67_1670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3995 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%xor_ln67_1671 = xor i1 %xor_ln67_1670, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3995 'xor' 'xor_ln67_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%zext_ln169_1516 = zext i1 %xor_ln67_1671" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3996 'zext' 'zext_ln169_1516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3997 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_836)   --->   "%tmp_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3997 'bitselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_836)   --->   "%xor_ln67_1672 = xor i1 %tmp_7, i1 %tmp_840" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3998 'xor' 'xor_ln67_1672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3999 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_836)   --->   "%xor_ln67_1673 = xor i1 %xor_ln67_1672, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 3999 'xor' 'xor_ln67_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4000 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_836)   --->   "%zext_ln169_1517 = zext i1 %xor_ln67_1673" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4000 'zext' 'zext_ln169_1517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_839)   --->   "%tmp_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4001 'bitselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4002 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_839)   --->   "%xor_ln67_1674 = xor i1 %tmp_9, i1 %tmp_841" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4002 'xor' 'xor_ln67_1674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4003 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_839)   --->   "%xor_ln67_1675 = xor i1 %xor_ln67_1674, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4003 'xor' 'xor_ln67_1675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_839)   --->   "%zext_ln169_1518 = zext i1 %xor_ln67_1675" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4004 'zext' 'zext_ln169_1518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4005 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4005 'bitselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%xor_ln67_1676 = xor i1 %tmp_11, i1 %tmp_842" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4006 'xor' 'xor_ln67_1676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%xor_ln67_1677 = xor i1 %xor_ln67_1676, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4007 'xor' 'xor_ln67_1677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%zext_ln169_1519 = zext i1 %xor_ln67_1677" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4008 'zext' 'zext_ln169_1519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4009 'bitselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%xor_ln67_1678 = xor i1 %tmp_13, i1 %tmp_843" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4010 'xor' 'xor_ln67_1678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%xor_ln67_1679 = xor i1 %xor_ln67_1678, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4011 'xor' 'xor_ln67_1679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%zext_ln169_1520 = zext i1 %xor_ln67_1679" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4012 'zext' 'zext_ln169_1520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4013 'bitselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%xor_ln67_1680 = xor i1 %tmp_15, i1 %tmp_844" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4014 'xor' 'xor_ln67_1680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%xor_ln67_1681 = xor i1 %xor_ln67_1680, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4015 'xor' 'xor_ln67_1681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4016 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%zext_ln169_1521 = zext i1 %xor_ln67_1681" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4016 'zext' 'zext_ln169_1521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4017 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_843)   --->   "%tmp_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4017 'bitselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4018 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_843)   --->   "%xor_ln67_1682 = xor i1 %tmp_17, i1 %tmp_845" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4018 'xor' 'xor_ln67_1682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4019 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_843)   --->   "%xor_ln67_1683 = xor i1 %xor_ln67_1682, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4019 'xor' 'xor_ln67_1683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4020 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_843)   --->   "%zext_ln169_1522 = zext i1 %xor_ln67_1683" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4020 'zext' 'zext_ln169_1522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4021 'bitselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%xor_ln67_1684 = xor i1 %tmp_19, i1 %tmp_846" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4022 'xor' 'xor_ln67_1684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%xor_ln67_1685 = xor i1 %xor_ln67_1684, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4023 'xor' 'xor_ln67_1685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%zext_ln169_1523 = zext i1 %xor_ln67_1685" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4024 'zext' 'zext_ln169_1523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_835)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4025 'bitselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_835)   --->   "%xor_ln67_1686 = xor i1 %tmp_21, i1 %tmp_847" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4026 'xor' 'xor_ln67_1686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_835)   --->   "%xor_ln67_1687 = xor i1 %xor_ln67_1686, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4027 'xor' 'xor_ln67_1687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4028 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_835)   --->   "%zext_ln169_1524 = zext i1 %xor_ln67_1687" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4028 'zext' 'zext_ln169_1524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_840)   --->   "%tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4029 'bitselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_840)   --->   "%xor_ln67_1688 = xor i1 %tmp_23, i1 %tmp_848" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4030 'xor' 'xor_ln67_1688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_840)   --->   "%xor_ln67_1689 = xor i1 %xor_ln67_1688, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4031 'xor' 'xor_ln67_1689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_840)   --->   "%zext_ln169_1525 = zext i1 %xor_ln67_1689" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4032 'zext' 'zext_ln169_1525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_850)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4033 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_850)   --->   "%xor_ln67_1690 = xor i1 %tmp_25, i1 %tmp_849" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4034 'xor' 'xor_ln67_1690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4035 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_850)   --->   "%xor_ln67_1691 = xor i1 %xor_ln67_1690, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4035 'xor' 'xor_ln67_1691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_850)   --->   "%zext_ln169_1526 = zext i1 %xor_ln67_1691" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4036 'zext' 'zext_ln169_1526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_855)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4037 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_855)   --->   "%xor_ln67_1692 = xor i1 %tmp_27, i1 %tmp_850" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4038 'xor' 'xor_ln67_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_855)   --->   "%xor_ln67_1693 = xor i1 %xor_ln67_1692, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4039 'xor' 'xor_ln67_1693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_855)   --->   "%zext_ln169_1527 = zext i1 %xor_ln67_1693" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4040 'zext' 'zext_ln169_1527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_850)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4041 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_850)   --->   "%xor_ln67_1694 = xor i1 %tmp_29, i1 %tmp_851" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4042 'xor' 'xor_ln67_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4043 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_850)   --->   "%xor_ln67_1695 = xor i1 %xor_ln67_1694, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4043 'xor' 'xor_ln67_1695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_850)   --->   "%zext_ln169_1528 = zext i1 %xor_ln67_1695" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4044 'zext' 'zext_ln169_1528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4045 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%xor_ln67_1696 = xor i1 %tmp_31, i1 %tmp_852" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4046 'xor' 'xor_ln67_1696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%xor_ln67_1697 = xor i1 %xor_ln67_1696, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4047 'xor' 'xor_ln67_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%zext_ln169_1529 = zext i1 %xor_ln67_1697" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4048 'zext' 'zext_ln169_1529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1699)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4049 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1699)   --->   "%xor_ln67_1698 = xor i1 1, i1 %tmp_853" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4050 'xor' 'xor_ln67_1698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4051 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1699 = xor i1 %xor_ln67_1698, i1 %tmp_33" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4051 'xor' 'xor_ln67_1699' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4052 [1/1] (0.00ns)   --->   "%zext_ln169_1530 = zext i1 %xor_ln67_1699" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4052 'zext' 'zext_ln169_1530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_839)   --->   "%tmp_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4053 'bitselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4054 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_839)   --->   "%xor_ln67_1700 = xor i1 %tmp_35, i1 %tmp_854" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4054 'xor' 'xor_ln67_1700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_839)   --->   "%xor_ln67_1701 = xor i1 %xor_ln67_1700, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4055 'xor' 'xor_ln67_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4056 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_839)   --->   "%zext_ln169_1531 = zext i1 %xor_ln67_1701" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4056 'zext' 'zext_ln169_1531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4057 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_833)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4057 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_833)   --->   "%xor_ln67_1702 = xor i1 %tmp_37, i1 %tmp_855" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4058 'xor' 'xor_ln67_1702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_833)   --->   "%xor_ln67_1703 = xor i1 %xor_ln67_1702, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4059 'xor' 'xor_ln67_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_833)   --->   "%zext_ln169_1532 = zext i1 %xor_ln67_1703" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4060 'zext' 'zext_ln169_1532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_840)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4061 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4062 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_840)   --->   "%xor_ln67_1704 = xor i1 %tmp_39, i1 %tmp_856" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4062 'xor' 'xor_ln67_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_840)   --->   "%xor_ln67_1705 = xor i1 %xor_ln67_1704, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4063 'xor' 'xor_ln67_1705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_840)   --->   "%zext_ln169_1533 = zext i1 %xor_ln67_1705" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4064 'zext' 'zext_ln169_1533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1707)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4065 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1707)   --->   "%xor_ln67_1706 = xor i1 %tmp_41, i1 %tmp_857" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4066 'xor' 'xor_ln67_1706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4067 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1707 = xor i1 %xor_ln67_1706, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4067 'xor' 'xor_ln67_1707' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4068 [1/1] (0.00ns)   --->   "%zext_ln169_1534 = zext i1 %xor_ln67_1707" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4068 'zext' 'zext_ln169_1534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_836)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4069 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_836)   --->   "%xor_ln67_1708 = xor i1 %tmp_43, i1 %tmp_858" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4070 'xor' 'xor_ln67_1708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_836)   --->   "%xor_ln67_1709 = xor i1 %xor_ln67_1708, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4071 'xor' 'xor_ln67_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4072 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_836)   --->   "%zext_ln169_1535 = zext i1 %xor_ln67_1709" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4072 'zext' 'zext_ln169_1535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_854)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4073 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_854)   --->   "%xor_ln67_1710 = xor i1 %tmp_45, i1 %tmp_859" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4074 'xor' 'xor_ln67_1710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_854)   --->   "%xor_ln67_1711 = xor i1 %xor_ln67_1710, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4075 'xor' 'xor_ln67_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_854)   --->   "%zext_ln169_1536 = zext i1 %xor_ln67_1711" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4076 'zext' 'zext_ln169_1536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4077 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%xor_ln67_1712 = xor i1 %tmp_47, i1 %tmp_860" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4078 'xor' 'xor_ln67_1712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%xor_ln67_1713 = xor i1 %xor_ln67_1712, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4079 'xor' 'xor_ln67_1713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%zext_ln169_1537 = zext i1 %xor_ln67_1713" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4080 'zext' 'zext_ln169_1537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4081 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_835)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4081 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_835)   --->   "%xor_ln67_1714 = xor i1 %tmp_49, i1 %tmp_861" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4082 'xor' 'xor_ln67_1714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_835)   --->   "%xor_ln67_1715 = xor i1 %xor_ln67_1714, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4083 'xor' 'xor_ln67_1715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_835)   --->   "%zext_ln169_1538 = zext i1 %xor_ln67_1715" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4084 'zext' 'zext_ln169_1538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4085 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%xor_ln67_1716 = xor i1 %tmp_51, i1 %tmp_862" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4086 'xor' 'xor_ln67_1716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%xor_ln67_1717 = xor i1 %xor_ln67_1716, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4087 'xor' 'xor_ln67_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%zext_ln169_1539 = zext i1 %xor_ln67_1717" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4088 'zext' 'zext_ln169_1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1719)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4089 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1719)   --->   "%xor_ln67_1718 = xor i1 %tmp_53, i1 %tmp_863" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4090 'xor' 'xor_ln67_1718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4091 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1719 = xor i1 %xor_ln67_1718, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4091 'xor' 'xor_ln67_1719' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4092 [1/1] (0.00ns)   --->   "%zext_ln169_1540 = zext i1 %xor_ln67_1719" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4092 'zext' 'zext_ln169_1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_854)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4093 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_854)   --->   "%xor_ln67_1720 = xor i1 %tmp_55, i1 %tmp_864" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4094 'xor' 'xor_ln67_1720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4095 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_854)   --->   "%xor_ln67_1721 = xor i1 %xor_ln67_1720, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4095 'xor' 'xor_ln67_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_854)   --->   "%zext_ln169_1541 = zext i1 %xor_ln67_1721" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4096 'zext' 'zext_ln169_1541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4097 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_855)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4097 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_855)   --->   "%xor_ln67_1722 = xor i1 %tmp_57, i1 %tmp_865" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4098 'xor' 'xor_ln67_1722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_855)   --->   "%xor_ln67_1723 = xor i1 %xor_ln67_1722, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4099 'xor' 'xor_ln67_1723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_855)   --->   "%zext_ln169_1542 = zext i1 %xor_ln67_1723" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4100 'zext' 'zext_ln169_1542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_847)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4101 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_847)   --->   "%xor_ln67_1724 = xor i1 %tmp_59, i1 %tmp_866" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4102 'xor' 'xor_ln67_1724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_847)   --->   "%xor_ln67_1725 = xor i1 %xor_ln67_1724, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4103 'xor' 'xor_ln67_1725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_847)   --->   "%zext_ln169_1543 = zext i1 %xor_ln67_1725" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4104 'zext' 'zext_ln169_1543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_847)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_26, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4105 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_847)   --->   "%xor_ln67_1726 = xor i1 %tmp_61, i1 %tmp_867" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4106 'xor' 'xor_ln67_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_847)   --->   "%xor_ln67_1727 = xor i1 %xor_ln67_1726, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4107 'xor' 'xor_ln67_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_847)   --->   "%zext_ln169_1544 = zext i1 %xor_ln67_1727" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4108 'zext' 'zext_ln169_1544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4109 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_833 = add i2 %zext_ln169_1532, i2 %zext_ln169_1514" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4109 'add' 'add_ln169_833' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4110 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_835 = add i2 %zext_ln169_1524, i2 %zext_ln169_1538" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4110 'add' 'add_ln169_835' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4111 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_836 = add i2 %zext_ln169_1535, i2 %zext_ln169_1517" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4111 'add' 'add_ln169_836' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4112 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_839 = add i2 %zext_ln169_1531, i2 %zext_ln169_1518" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4112 'add' 'add_ln169_839' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4113 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_840 = add i2 %zext_ln169_1525, i2 %zext_ln169_1533" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4113 'add' 'add_ln169_840' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4114 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_842 = add i2 %zext_ln169_1539, i2 %zext_ln169_1516" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4114 'add' 'add_ln169_842' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4115 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_843 = add i2 %zext_ln169_1522, i2 %zext_ln169_1515" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4115 'add' 'add_ln169_843' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4116 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_847 = add i2 %zext_ln169_1543, i2 %zext_ln169_1544" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4116 'add' 'add_ln169_847' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4117 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_848 = add i2 %zext_ln169_1520, i2 %zext_ln169_1523" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4117 'add' 'add_ln169_848' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4118 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_850 = add i2 %zext_ln169_1528, i2 %zext_ln169_1526" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4118 'add' 'add_ln169_850' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4119 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_851 = add i2 %zext_ln169_1537, i2 %zext_ln169_1519" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4119 'add' 'add_ln169_851' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4120 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_854 = add i2 %zext_ln169_1541, i2 %zext_ln169_1536" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4120 'add' 'add_ln169_854' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4121 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_855 = add i2 %zext_ln169_1527, i2 %zext_ln169_1542" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4121 'add' 'add_ln169_855' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4122 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_857 = add i2 %zext_ln169_1529, i2 %zext_ln169_1521" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4122 'add' 'add_ln169_857' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_858 = add i2 %zext_ln169_1540, i2 %zext_ln169_1534" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4123 'add' 'add_ln169_858' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4124 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_859 = add i2 %add_ln169_858, i2 %zext_ln169_1530" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4124 'add' 'add_ln169_859' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4125 [1/2] (3.25ns)   --->   "%wgt_27 = load i6 %p_ZL8weights1_27_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 4125 'load' 'wgt_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_865)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4126 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_865)   --->   "%xor_ln67_1730 = xor i1 %tmp_1, i1 %tmp_868" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4127 'xor' 'xor_ln67_1730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_865)   --->   "%xor_ln67_1731 = xor i1 %xor_ln67_1730, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4128 'xor' 'xor_ln67_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_865)   --->   "%zext_ln169_1571 = zext i1 %xor_ln67_1731" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4129 'zext' 'zext_ln169_1571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_875)   --->   "%tmp_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4130 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4131 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_875)   --->   "%xor_ln67_1732 = xor i1 %tmp_3, i1 %tmp_869" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4131 'xor' 'xor_ln67_1732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4132 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_875)   --->   "%xor_ln67_1733 = xor i1 %xor_ln67_1732, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4132 'xor' 'xor_ln67_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_875)   --->   "%zext_ln169_1572 = zext i1 %xor_ln67_1733" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4133 'zext' 'zext_ln169_1572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4134 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4134 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%xor_ln67_1734 = xor i1 %tmp_5, i1 %tmp_870" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4135 'xor' 'xor_ln67_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%xor_ln67_1735 = xor i1 %xor_ln67_1734, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4136 'xor' 'xor_ln67_1735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%zext_ln169_1573 = zext i1 %xor_ln67_1735" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4137 'zext' 'zext_ln169_1573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_868)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4138 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_868)   --->   "%xor_ln67_1736 = xor i1 %tmp_7, i1 %tmp_871" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4139 'xor' 'xor_ln67_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_868)   --->   "%xor_ln67_1737 = xor i1 %xor_ln67_1736, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4140 'xor' 'xor_ln67_1737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_868)   --->   "%zext_ln169_1574 = zext i1 %xor_ln67_1737" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4141 'zext' 'zext_ln169_1574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_871)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4142 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_871)   --->   "%xor_ln67_1738 = xor i1 %tmp_9, i1 %tmp_872" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4143 'xor' 'xor_ln67_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_871)   --->   "%xor_ln67_1739 = xor i1 %xor_ln67_1738, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4144 'xor' 'xor_ln67_1739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_871)   --->   "%zext_ln169_1575 = zext i1 %xor_ln67_1739" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4145 'zext' 'zext_ln169_1575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4146 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%xor_ln67_1740 = xor i1 %tmp_11, i1 %tmp_873" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4147 'xor' 'xor_ln67_1740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%xor_ln67_1741 = xor i1 %xor_ln67_1740, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4148 'xor' 'xor_ln67_1741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4149 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%zext_ln169_1576 = zext i1 %xor_ln67_1741" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4149 'zext' 'zext_ln169_1576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4150 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%xor_ln67_1742 = xor i1 %tmp_13, i1 %tmp_874" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4151 'xor' 'xor_ln67_1742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%xor_ln67_1743 = xor i1 %xor_ln67_1742, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4152 'xor' 'xor_ln67_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%zext_ln169_1577 = zext i1 %xor_ln67_1743" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4153 'zext' 'zext_ln169_1577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4154 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4155 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%xor_ln67_1744 = xor i1 %tmp_15, i1 %tmp_875" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4155 'xor' 'xor_ln67_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%xor_ln67_1745 = xor i1 %xor_ln67_1744, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4156 'xor' 'xor_ln67_1745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%zext_ln169_1578 = zext i1 %xor_ln67_1745" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4157 'zext' 'zext_ln169_1578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_875)   --->   "%tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4158 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_875)   --->   "%xor_ln67_1746 = xor i1 %tmp_17, i1 %tmp_876" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4159 'xor' 'xor_ln67_1746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_875)   --->   "%xor_ln67_1747 = xor i1 %xor_ln67_1746, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4160 'xor' 'xor_ln67_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_875)   --->   "%zext_ln169_1579 = zext i1 %xor_ln67_1747" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4161 'zext' 'zext_ln169_1579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4162 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4163 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%xor_ln67_1748 = xor i1 %tmp_19, i1 %tmp_877" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4163 'xor' 'xor_ln67_1748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4164 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%xor_ln67_1749 = xor i1 %xor_ln67_1748, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4164 'xor' 'xor_ln67_1749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4165 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%zext_ln169_1580 = zext i1 %xor_ln67_1749" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4165 'zext' 'zext_ln169_1580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_867)   --->   "%tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4166 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_867)   --->   "%xor_ln67_1750 = xor i1 %tmp_21, i1 %tmp_878" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4167 'xor' 'xor_ln67_1750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_867)   --->   "%xor_ln67_1751 = xor i1 %xor_ln67_1750, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4168 'xor' 'xor_ln67_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4169 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_867)   --->   "%zext_ln169_1581 = zext i1 %xor_ln67_1751" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4169 'zext' 'zext_ln169_1581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4170 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_872)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4170 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_872)   --->   "%xor_ln67_1752 = xor i1 %tmp_23, i1 %tmp_879" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4171 'xor' 'xor_ln67_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4172 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_872)   --->   "%xor_ln67_1753 = xor i1 %xor_ln67_1752, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4172 'xor' 'xor_ln67_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4173 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_872)   --->   "%zext_ln169_1582 = zext i1 %xor_ln67_1753" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4173 'zext' 'zext_ln169_1582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4174 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_882)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4174 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4175 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_882)   --->   "%xor_ln67_1754 = xor i1 %tmp_25, i1 %tmp_880" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4175 'xor' 'xor_ln67_1754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_882)   --->   "%xor_ln67_1755 = xor i1 %xor_ln67_1754, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4176 'xor' 'xor_ln67_1755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_882)   --->   "%zext_ln169_1583 = zext i1 %xor_ln67_1755" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4177 'zext' 'zext_ln169_1583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_887)   --->   "%tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4178 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_887)   --->   "%xor_ln67_1756 = xor i1 %tmp_27, i1 %tmp_881" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4179 'xor' 'xor_ln67_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_887)   --->   "%xor_ln67_1757 = xor i1 %xor_ln67_1756, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4180 'xor' 'xor_ln67_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4181 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_887)   --->   "%zext_ln169_1584 = zext i1 %xor_ln67_1757" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4181 'zext' 'zext_ln169_1584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4182 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_882)   --->   "%tmp_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4182 'bitselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_882)   --->   "%xor_ln67_1758 = xor i1 %tmp_29, i1 %tmp_882" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4183 'xor' 'xor_ln67_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_882)   --->   "%xor_ln67_1759 = xor i1 %xor_ln67_1758, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4184 'xor' 'xor_ln67_1759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4185 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_882)   --->   "%zext_ln169_1585 = zext i1 %xor_ln67_1759" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4185 'zext' 'zext_ln169_1585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%tmp_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4186 'bitselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%xor_ln67_1760 = xor i1 %tmp_31, i1 %tmp_883" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4187 'xor' 'xor_ln67_1760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%xor_ln67_1761 = xor i1 %xor_ln67_1760, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4188 'xor' 'xor_ln67_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%zext_ln169_1586 = zext i1 %xor_ln67_1761" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4189 'zext' 'zext_ln169_1586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1763)   --->   "%tmp_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4190 'bitselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1763)   --->   "%xor_ln67_1762 = xor i1 1, i1 %tmp_884" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4191 'xor' 'xor_ln67_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4192 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1763 = xor i1 %xor_ln67_1762, i1 %tmp_33" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4192 'xor' 'xor_ln67_1763' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4193 [1/1] (0.00ns)   --->   "%zext_ln169_1587 = zext i1 %xor_ln67_1763" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4193 'zext' 'zext_ln169_1587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_871)   --->   "%tmp_885 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4194 'bitselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_871)   --->   "%xor_ln67_1764 = xor i1 %tmp_35, i1 %tmp_885" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4195 'xor' 'xor_ln67_1764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_871)   --->   "%xor_ln67_1765 = xor i1 %xor_ln67_1764, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4196 'xor' 'xor_ln67_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_871)   --->   "%zext_ln169_1588 = zext i1 %xor_ln67_1765" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4197 'zext' 'zext_ln169_1588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_865)   --->   "%tmp_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4198 'bitselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_865)   --->   "%xor_ln67_1766 = xor i1 %tmp_37, i1 %tmp_886" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4199 'xor' 'xor_ln67_1766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_865)   --->   "%xor_ln67_1767 = xor i1 %xor_ln67_1766, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4200 'xor' 'xor_ln67_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_865)   --->   "%zext_ln169_1589 = zext i1 %xor_ln67_1767" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4201 'zext' 'zext_ln169_1589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4202 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_872)   --->   "%tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4202 'bitselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_872)   --->   "%xor_ln67_1768 = xor i1 %tmp_39, i1 %tmp_887" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4203 'xor' 'xor_ln67_1768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_872)   --->   "%xor_ln67_1769 = xor i1 %xor_ln67_1768, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4204 'xor' 'xor_ln67_1769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_872)   --->   "%zext_ln169_1590 = zext i1 %xor_ln67_1769" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4205 'zext' 'zext_ln169_1590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1771)   --->   "%tmp_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4206 'bitselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1771)   --->   "%xor_ln67_1770 = xor i1 %tmp_41, i1 %tmp_888" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4207 'xor' 'xor_ln67_1770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4208 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1771 = xor i1 %xor_ln67_1770, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4208 'xor' 'xor_ln67_1771' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4209 [1/1] (0.00ns)   --->   "%zext_ln169_1591 = zext i1 %xor_ln67_1771" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4209 'zext' 'zext_ln169_1591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_868)   --->   "%tmp_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4210 'bitselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_868)   --->   "%xor_ln67_1772 = xor i1 %tmp_43, i1 %tmp_889" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4211 'xor' 'xor_ln67_1772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_868)   --->   "%xor_ln67_1773 = xor i1 %xor_ln67_1772, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4212 'xor' 'xor_ln67_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4213 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_868)   --->   "%zext_ln169_1592 = zext i1 %xor_ln67_1773" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4213 'zext' 'zext_ln169_1592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_886)   --->   "%tmp_890 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4214 'bitselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_886)   --->   "%xor_ln67_1774 = xor i1 %tmp_45, i1 %tmp_890" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4215 'xor' 'xor_ln67_1774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4216 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_886)   --->   "%xor_ln67_1775 = xor i1 %xor_ln67_1774, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4216 'xor' 'xor_ln67_1775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_886)   --->   "%zext_ln169_1593 = zext i1 %xor_ln67_1775" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4217 'zext' 'zext_ln169_1593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%tmp_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4218 'bitselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%xor_ln67_1776 = xor i1 %tmp_47, i1 %tmp_891" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4219 'xor' 'xor_ln67_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%xor_ln67_1777 = xor i1 %xor_ln67_1776, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4220 'xor' 'xor_ln67_1777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%zext_ln169_1594 = zext i1 %xor_ln67_1777" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4221 'zext' 'zext_ln169_1594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_867)   --->   "%tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4222 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_867)   --->   "%xor_ln67_1778 = xor i1 %tmp_49, i1 %tmp_892" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4223 'xor' 'xor_ln67_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_867)   --->   "%xor_ln67_1779 = xor i1 %xor_ln67_1778, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4224 'xor' 'xor_ln67_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_867)   --->   "%zext_ln169_1595 = zext i1 %xor_ln67_1779" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4225 'zext' 'zext_ln169_1595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%tmp_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4226 'bitselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%xor_ln67_1780 = xor i1 %tmp_51, i1 %tmp_893" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4227 'xor' 'xor_ln67_1780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%xor_ln67_1781 = xor i1 %xor_ln67_1780, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4228 'xor' 'xor_ln67_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%zext_ln169_1596 = zext i1 %xor_ln67_1781" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4229 'zext' 'zext_ln169_1596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1783)   --->   "%tmp_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4230 'bitselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1783)   --->   "%xor_ln67_1782 = xor i1 %tmp_53, i1 %tmp_894" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4231 'xor' 'xor_ln67_1782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4232 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1783 = xor i1 %xor_ln67_1782, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4232 'xor' 'xor_ln67_1783' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4233 [1/1] (0.00ns)   --->   "%zext_ln169_1597 = zext i1 %xor_ln67_1783" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4233 'zext' 'zext_ln169_1597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_886)   --->   "%tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4234 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_886)   --->   "%xor_ln67_1784 = xor i1 %tmp_55, i1 %tmp_895" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4235 'xor' 'xor_ln67_1784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_886)   --->   "%xor_ln67_1785 = xor i1 %xor_ln67_1784, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4236 'xor' 'xor_ln67_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_886)   --->   "%zext_ln169_1598 = zext i1 %xor_ln67_1785" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4237 'zext' 'zext_ln169_1598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_887)   --->   "%tmp_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4238 'bitselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4239 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_887)   --->   "%xor_ln67_1786 = xor i1 %tmp_57, i1 %tmp_896" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4239 'xor' 'xor_ln67_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_887)   --->   "%xor_ln67_1787 = xor i1 %xor_ln67_1786, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4240 'xor' 'xor_ln67_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_887)   --->   "%zext_ln169_1599 = zext i1 %xor_ln67_1787" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4241 'zext' 'zext_ln169_1599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_879)   --->   "%tmp_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4242 'bitselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_879)   --->   "%xor_ln67_1788 = xor i1 %tmp_59, i1 %tmp_897" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4243 'xor' 'xor_ln67_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_879)   --->   "%xor_ln67_1789 = xor i1 %xor_ln67_1788, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4244 'xor' 'xor_ln67_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_879)   --->   "%zext_ln169_1600 = zext i1 %xor_ln67_1789" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4245 'zext' 'zext_ln169_1600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_879)   --->   "%tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_27, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4246 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_879)   --->   "%xor_ln67_1790 = xor i1 %tmp_61, i1 %tmp_898" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4247 'xor' 'xor_ln67_1790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_879)   --->   "%xor_ln67_1791 = xor i1 %xor_ln67_1790, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4248 'xor' 'xor_ln67_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_879)   --->   "%zext_ln169_1601 = zext i1 %xor_ln67_1791" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4249 'zext' 'zext_ln169_1601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4250 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_865 = add i2 %zext_ln169_1589, i2 %zext_ln169_1571" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4250 'add' 'add_ln169_865' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4251 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_867 = add i2 %zext_ln169_1581, i2 %zext_ln169_1595" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4251 'add' 'add_ln169_867' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4252 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_868 = add i2 %zext_ln169_1592, i2 %zext_ln169_1574" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4252 'add' 'add_ln169_868' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4253 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_871 = add i2 %zext_ln169_1588, i2 %zext_ln169_1575" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4253 'add' 'add_ln169_871' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4254 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_872 = add i2 %zext_ln169_1582, i2 %zext_ln169_1590" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4254 'add' 'add_ln169_872' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4255 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_874 = add i2 %zext_ln169_1596, i2 %zext_ln169_1573" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4255 'add' 'add_ln169_874' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4256 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_875 = add i2 %zext_ln169_1579, i2 %zext_ln169_1572" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4256 'add' 'add_ln169_875' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4257 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_879 = add i2 %zext_ln169_1600, i2 %zext_ln169_1601" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4257 'add' 'add_ln169_879' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4258 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_880 = add i2 %zext_ln169_1577, i2 %zext_ln169_1580" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4258 'add' 'add_ln169_880' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4259 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_882 = add i2 %zext_ln169_1585, i2 %zext_ln169_1583" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4259 'add' 'add_ln169_882' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4260 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_883 = add i2 %zext_ln169_1594, i2 %zext_ln169_1576" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4260 'add' 'add_ln169_883' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4261 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_886 = add i2 %zext_ln169_1598, i2 %zext_ln169_1593" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4261 'add' 'add_ln169_886' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4262 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_887 = add i2 %zext_ln169_1584, i2 %zext_ln169_1599" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4262 'add' 'add_ln169_887' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4263 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_889 = add i2 %zext_ln169_1586, i2 %zext_ln169_1578" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4263 'add' 'add_ln169_889' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_890 = add i2 %zext_ln169_1597, i2 %zext_ln169_1591" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4264 'add' 'add_ln169_890' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4265 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_891 = add i2 %add_ln169_890, i2 %zext_ln169_1587" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4265 'add' 'add_ln169_891' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4266 [1/2] (3.25ns)   --->   "%wgt_28 = load i6 %p_ZL8weights1_28_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 4266 'load' 'wgt_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_897)   --->   "%tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4267 'bitselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_897)   --->   "%xor_ln67_1794 = xor i1 %tmp_1, i1 %tmp_899" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4268 'xor' 'xor_ln67_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_897)   --->   "%xor_ln67_1795 = xor i1 %xor_ln67_1794, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4269 'xor' 'xor_ln67_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_897)   --->   "%zext_ln169_1628 = zext i1 %xor_ln67_1795" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4270 'zext' 'zext_ln169_1628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_907)   --->   "%tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4271 'bitselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_907)   --->   "%xor_ln67_1796 = xor i1 %tmp_3, i1 %tmp_900" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4272 'xor' 'xor_ln67_1796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_907)   --->   "%xor_ln67_1797 = xor i1 %xor_ln67_1796, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4273 'xor' 'xor_ln67_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_907)   --->   "%zext_ln169_1629 = zext i1 %xor_ln67_1797" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4274 'zext' 'zext_ln169_1629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%tmp_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4275 'bitselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%xor_ln67_1798 = xor i1 %tmp_5, i1 %tmp_901" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4276 'xor' 'xor_ln67_1798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%xor_ln67_1799 = xor i1 %xor_ln67_1798, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4277 'xor' 'xor_ln67_1799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%zext_ln169_1630 = zext i1 %xor_ln67_1799" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4278 'zext' 'zext_ln169_1630' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_900)   --->   "%tmp_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4279 'bitselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_900)   --->   "%xor_ln67_1800 = xor i1 %tmp_7, i1 %tmp_902" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4280 'xor' 'xor_ln67_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_900)   --->   "%xor_ln67_1801 = xor i1 %xor_ln67_1800, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4281 'xor' 'xor_ln67_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_900)   --->   "%zext_ln169_1631 = zext i1 %xor_ln67_1801" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4282 'zext' 'zext_ln169_1631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_903)   --->   "%tmp_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4283 'bitselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4284 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_903)   --->   "%xor_ln67_1802 = xor i1 %tmp_9, i1 %tmp_903" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4284 'xor' 'xor_ln67_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_903)   --->   "%xor_ln67_1803 = xor i1 %xor_ln67_1802, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4285 'xor' 'xor_ln67_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_903)   --->   "%zext_ln169_1632 = zext i1 %xor_ln67_1803" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4286 'zext' 'zext_ln169_1632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4287 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%xor_ln67_1804 = xor i1 %tmp_11, i1 %tmp_904" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4288 'xor' 'xor_ln67_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4289 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%xor_ln67_1805 = xor i1 %xor_ln67_1804, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4289 'xor' 'xor_ln67_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4290 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%zext_ln169_1633 = zext i1 %xor_ln67_1805" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4290 'zext' 'zext_ln169_1633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4291 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%xor_ln67_1806 = xor i1 %tmp_13, i1 %tmp_905" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4292 'xor' 'xor_ln67_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%xor_ln67_1807 = xor i1 %xor_ln67_1806, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4293 'xor' 'xor_ln67_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%zext_ln169_1634 = zext i1 %xor_ln67_1807" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4294 'zext' 'zext_ln169_1634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4295 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4295 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4296 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%xor_ln67_1808 = xor i1 %tmp_15, i1 %tmp_906" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4296 'xor' 'xor_ln67_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%xor_ln67_1809 = xor i1 %xor_ln67_1808, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4297 'xor' 'xor_ln67_1809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%zext_ln169_1635 = zext i1 %xor_ln67_1809" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4298 'zext' 'zext_ln169_1635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_907)   --->   "%tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4299 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_907)   --->   "%xor_ln67_1810 = xor i1 %tmp_17, i1 %tmp_907" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4300 'xor' 'xor_ln67_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_907)   --->   "%xor_ln67_1811 = xor i1 %xor_ln67_1810, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4301 'xor' 'xor_ln67_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_907)   --->   "%zext_ln169_1636 = zext i1 %xor_ln67_1811" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4302 'zext' 'zext_ln169_1636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4303 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%xor_ln67_1812 = xor i1 %tmp_19, i1 %tmp_908" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4304 'xor' 'xor_ln67_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%xor_ln67_1813 = xor i1 %xor_ln67_1812, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4305 'xor' 'xor_ln67_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%zext_ln169_1637 = zext i1 %xor_ln67_1813" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4306 'zext' 'zext_ln169_1637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_899)   --->   "%tmp_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4307 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_899)   --->   "%xor_ln67_1814 = xor i1 %tmp_21, i1 %tmp_909" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4308 'xor' 'xor_ln67_1814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_899)   --->   "%xor_ln67_1815 = xor i1 %xor_ln67_1814, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4309 'xor' 'xor_ln67_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_899)   --->   "%zext_ln169_1638 = zext i1 %xor_ln67_1815" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4310 'zext' 'zext_ln169_1638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_904)   --->   "%tmp_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4311 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_904)   --->   "%xor_ln67_1816 = xor i1 %tmp_23, i1 %tmp_910" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4312 'xor' 'xor_ln67_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_904)   --->   "%xor_ln67_1817 = xor i1 %xor_ln67_1816, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4313 'xor' 'xor_ln67_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_904)   --->   "%zext_ln169_1639 = zext i1 %xor_ln67_1817" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4314 'zext' 'zext_ln169_1639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_914)   --->   "%tmp_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4315 'bitselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_914)   --->   "%xor_ln67_1818 = xor i1 %tmp_25, i1 %tmp_911" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4316 'xor' 'xor_ln67_1818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_914)   --->   "%xor_ln67_1819 = xor i1 %xor_ln67_1818, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4317 'xor' 'xor_ln67_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_914)   --->   "%zext_ln169_1640 = zext i1 %xor_ln67_1819" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4318 'zext' 'zext_ln169_1640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_919)   --->   "%tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4319 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_919)   --->   "%xor_ln67_1820 = xor i1 %tmp_27, i1 %tmp_912" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4320 'xor' 'xor_ln67_1820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_919)   --->   "%xor_ln67_1821 = xor i1 %xor_ln67_1820, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4321 'xor' 'xor_ln67_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_919)   --->   "%zext_ln169_1641 = zext i1 %xor_ln67_1821" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4322 'zext' 'zext_ln169_1641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_914)   --->   "%tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4323 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_914)   --->   "%xor_ln67_1822 = xor i1 %tmp_29, i1 %tmp_913" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4324 'xor' 'xor_ln67_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_914)   --->   "%xor_ln67_1823 = xor i1 %xor_ln67_1822, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4325 'xor' 'xor_ln67_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_914)   --->   "%zext_ln169_1642 = zext i1 %xor_ln67_1823" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4326 'zext' 'zext_ln169_1642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4327 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%xor_ln67_1824 = xor i1 %tmp_31, i1 %tmp_914" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4328 'xor' 'xor_ln67_1824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%xor_ln67_1825 = xor i1 %xor_ln67_1824, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4329 'xor' 'xor_ln67_1825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%zext_ln169_1643 = zext i1 %xor_ln67_1825" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4330 'zext' 'zext_ln169_1643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1827)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4331 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1827)   --->   "%xor_ln67_1826 = xor i1 1, i1 %tmp_915" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4332 'xor' 'xor_ln67_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4333 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1827 = xor i1 %xor_ln67_1826, i1 %tmp_33" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4333 'xor' 'xor_ln67_1827' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4334 [1/1] (0.00ns)   --->   "%zext_ln169_1644 = zext i1 %xor_ln67_1827" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4334 'zext' 'zext_ln169_1644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_903)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4335 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_903)   --->   "%xor_ln67_1828 = xor i1 %tmp_35, i1 %tmp_916" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4336 'xor' 'xor_ln67_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_903)   --->   "%xor_ln67_1829 = xor i1 %xor_ln67_1828, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4337 'xor' 'xor_ln67_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_903)   --->   "%zext_ln169_1645 = zext i1 %xor_ln67_1829" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4338 'zext' 'zext_ln169_1645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_897)   --->   "%tmp_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4339 'bitselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_897)   --->   "%xor_ln67_1830 = xor i1 %tmp_37, i1 %tmp_917" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4340 'xor' 'xor_ln67_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_897)   --->   "%xor_ln67_1831 = xor i1 %xor_ln67_1830, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4341 'xor' 'xor_ln67_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_897)   --->   "%zext_ln169_1646 = zext i1 %xor_ln67_1831" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4342 'zext' 'zext_ln169_1646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_904)   --->   "%tmp_918 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4343 'bitselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_904)   --->   "%xor_ln67_1832 = xor i1 %tmp_39, i1 %tmp_918" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4344 'xor' 'xor_ln67_1832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_904)   --->   "%xor_ln67_1833 = xor i1 %xor_ln67_1832, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4345 'xor' 'xor_ln67_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_904)   --->   "%zext_ln169_1647 = zext i1 %xor_ln67_1833" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4346 'zext' 'zext_ln169_1647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1835)   --->   "%tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4347 'bitselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1835)   --->   "%xor_ln67_1834 = xor i1 %tmp_41, i1 %tmp_919" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4348 'xor' 'xor_ln67_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4349 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1835 = xor i1 %xor_ln67_1834, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4349 'xor' 'xor_ln67_1835' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4350 [1/1] (0.00ns)   --->   "%zext_ln169_1648 = zext i1 %xor_ln67_1835" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4350 'zext' 'zext_ln169_1648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4351 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_900)   --->   "%tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4351 'bitselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_900)   --->   "%xor_ln67_1836 = xor i1 %tmp_43, i1 %tmp_920" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4352 'xor' 'xor_ln67_1836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_900)   --->   "%xor_ln67_1837 = xor i1 %xor_ln67_1836, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4353 'xor' 'xor_ln67_1837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_900)   --->   "%zext_ln169_1649 = zext i1 %xor_ln67_1837" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4354 'zext' 'zext_ln169_1649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_918)   --->   "%tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4355 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_918)   --->   "%xor_ln67_1838 = xor i1 %tmp_45, i1 %tmp_921" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4356 'xor' 'xor_ln67_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4357 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_918)   --->   "%xor_ln67_1839 = xor i1 %xor_ln67_1838, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4357 'xor' 'xor_ln67_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_918)   --->   "%zext_ln169_1650 = zext i1 %xor_ln67_1839" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4358 'zext' 'zext_ln169_1650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4359 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4359 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%xor_ln67_1840 = xor i1 %tmp_47, i1 %tmp_922" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4360 'xor' 'xor_ln67_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%xor_ln67_1841 = xor i1 %xor_ln67_1840, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4361 'xor' 'xor_ln67_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%zext_ln169_1651 = zext i1 %xor_ln67_1841" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4362 'zext' 'zext_ln169_1651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_899)   --->   "%tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4363 'bitselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_899)   --->   "%xor_ln67_1842 = xor i1 %tmp_49, i1 %tmp_923" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4364 'xor' 'xor_ln67_1842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_899)   --->   "%xor_ln67_1843 = xor i1 %xor_ln67_1842, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4365 'xor' 'xor_ln67_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4366 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_899)   --->   "%zext_ln169_1652 = zext i1 %xor_ln67_1843" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4366 'zext' 'zext_ln169_1652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%tmp_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4367 'bitselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4368 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%xor_ln67_1844 = xor i1 %tmp_51, i1 %tmp_924" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4368 'xor' 'xor_ln67_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4369 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%xor_ln67_1845 = xor i1 %xor_ln67_1844, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4369 'xor' 'xor_ln67_1845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4370 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%zext_ln169_1653 = zext i1 %xor_ln67_1845" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4370 'zext' 'zext_ln169_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4371 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1847)   --->   "%tmp_925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4371 'bitselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4372 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1847)   --->   "%xor_ln67_1846 = xor i1 %tmp_53, i1 %tmp_925" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4372 'xor' 'xor_ln67_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4373 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1847 = xor i1 %xor_ln67_1846, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4373 'xor' 'xor_ln67_1847' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4374 [1/1] (0.00ns)   --->   "%zext_ln169_1654 = zext i1 %xor_ln67_1847" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4374 'zext' 'zext_ln169_1654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_918)   --->   "%tmp_926 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4375 'bitselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_918)   --->   "%xor_ln67_1848 = xor i1 %tmp_55, i1 %tmp_926" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4376 'xor' 'xor_ln67_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_918)   --->   "%xor_ln67_1849 = xor i1 %xor_ln67_1848, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4377 'xor' 'xor_ln67_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_918)   --->   "%zext_ln169_1655 = zext i1 %xor_ln67_1849" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4378 'zext' 'zext_ln169_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_919)   --->   "%tmp_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4379 'bitselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_919)   --->   "%xor_ln67_1850 = xor i1 %tmp_57, i1 %tmp_927" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4380 'xor' 'xor_ln67_1850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_919)   --->   "%xor_ln67_1851 = xor i1 %xor_ln67_1850, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4381 'xor' 'xor_ln67_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_919)   --->   "%zext_ln169_1656 = zext i1 %xor_ln67_1851" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4382 'zext' 'zext_ln169_1656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_911)   --->   "%tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4383 'bitselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_911)   --->   "%xor_ln67_1852 = xor i1 %tmp_59, i1 %tmp_928" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4384 'xor' 'xor_ln67_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_911)   --->   "%xor_ln67_1853 = xor i1 %xor_ln67_1852, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4385 'xor' 'xor_ln67_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_911)   --->   "%zext_ln169_1657 = zext i1 %xor_ln67_1853" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4386 'zext' 'zext_ln169_1657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_911)   --->   "%tmp_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_28, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4387 'bitselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_911)   --->   "%xor_ln67_1854 = xor i1 %tmp_61, i1 %tmp_929" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4388 'xor' 'xor_ln67_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_911)   --->   "%xor_ln67_1855 = xor i1 %xor_ln67_1854, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4389 'xor' 'xor_ln67_1855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_911)   --->   "%zext_ln169_1658 = zext i1 %xor_ln67_1855" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4390 'zext' 'zext_ln169_1658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4391 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_897 = add i2 %zext_ln169_1646, i2 %zext_ln169_1628" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4391 'add' 'add_ln169_897' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4392 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_899 = add i2 %zext_ln169_1638, i2 %zext_ln169_1652" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4392 'add' 'add_ln169_899' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4393 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_900 = add i2 %zext_ln169_1649, i2 %zext_ln169_1631" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4393 'add' 'add_ln169_900' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4394 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_903 = add i2 %zext_ln169_1645, i2 %zext_ln169_1632" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4394 'add' 'add_ln169_903' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4395 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_904 = add i2 %zext_ln169_1639, i2 %zext_ln169_1647" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4395 'add' 'add_ln169_904' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4396 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_906 = add i2 %zext_ln169_1653, i2 %zext_ln169_1630" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4396 'add' 'add_ln169_906' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4397 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_907 = add i2 %zext_ln169_1636, i2 %zext_ln169_1629" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4397 'add' 'add_ln169_907' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4398 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_911 = add i2 %zext_ln169_1657, i2 %zext_ln169_1658" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4398 'add' 'add_ln169_911' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4399 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_912 = add i2 %zext_ln169_1634, i2 %zext_ln169_1637" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4399 'add' 'add_ln169_912' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4400 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_914 = add i2 %zext_ln169_1642, i2 %zext_ln169_1640" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4400 'add' 'add_ln169_914' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4401 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_915 = add i2 %zext_ln169_1651, i2 %zext_ln169_1633" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4401 'add' 'add_ln169_915' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4402 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_918 = add i2 %zext_ln169_1655, i2 %zext_ln169_1650" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4402 'add' 'add_ln169_918' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4403 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_919 = add i2 %zext_ln169_1641, i2 %zext_ln169_1656" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4403 'add' 'add_ln169_919' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4404 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_921 = add i2 %zext_ln169_1643, i2 %zext_ln169_1635" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4404 'add' 'add_ln169_921' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_922 = add i2 %zext_ln169_1654, i2 %zext_ln169_1648" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4405 'add' 'add_ln169_922' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4406 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_923 = add i2 %add_ln169_922, i2 %zext_ln169_1644" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4406 'add' 'add_ln169_923' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4407 [1/2] (3.25ns)   --->   "%wgt_29 = load i6 %p_ZL8weights1_29_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 4407 'load' 'wgt_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_929)   --->   "%tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4408 'bitselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_929)   --->   "%xor_ln67_1858 = xor i1 %tmp_1, i1 %tmp_930" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4409 'xor' 'xor_ln67_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_929)   --->   "%xor_ln67_1859 = xor i1 %xor_ln67_1858, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4410 'xor' 'xor_ln67_1859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_929)   --->   "%zext_ln169_1685 = zext i1 %xor_ln67_1859" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4411 'zext' 'zext_ln169_1685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_939)   --->   "%tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4412 'bitselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_939)   --->   "%xor_ln67_1860 = xor i1 %tmp_3, i1 %tmp_931" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4413 'xor' 'xor_ln67_1860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4414 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_939)   --->   "%xor_ln67_1861 = xor i1 %xor_ln67_1860, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4414 'xor' 'xor_ln67_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_939)   --->   "%zext_ln169_1686 = zext i1 %xor_ln67_1861" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4415 'zext' 'zext_ln169_1686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%tmp_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4416 'bitselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%xor_ln67_1862 = xor i1 %tmp_5, i1 %tmp_932" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4417 'xor' 'xor_ln67_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%xor_ln67_1863 = xor i1 %xor_ln67_1862, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4418 'xor' 'xor_ln67_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%zext_ln169_1687 = zext i1 %xor_ln67_1863" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4419 'zext' 'zext_ln169_1687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_932)   --->   "%tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4420 'bitselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_932)   --->   "%xor_ln67_1864 = xor i1 %tmp_7, i1 %tmp_933" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4421 'xor' 'xor_ln67_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_932)   --->   "%xor_ln67_1865 = xor i1 %xor_ln67_1864, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4422 'xor' 'xor_ln67_1865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_932)   --->   "%zext_ln169_1688 = zext i1 %xor_ln67_1865" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4423 'zext' 'zext_ln169_1688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4424 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_935)   --->   "%tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4424 'bitselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4425 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_935)   --->   "%xor_ln67_1866 = xor i1 %tmp_9, i1 %tmp_934" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4425 'xor' 'xor_ln67_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4426 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_935)   --->   "%xor_ln67_1867 = xor i1 %xor_ln67_1866, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4426 'xor' 'xor_ln67_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4427 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_935)   --->   "%zext_ln169_1689 = zext i1 %xor_ln67_1867" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4427 'zext' 'zext_ln169_1689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4428 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4428 'bitselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4429 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%xor_ln67_1868 = xor i1 %tmp_11, i1 %tmp_935" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4429 'xor' 'xor_ln67_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4430 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%xor_ln67_1869 = xor i1 %xor_ln67_1868, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4430 'xor' 'xor_ln67_1869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%zext_ln169_1690 = zext i1 %xor_ln67_1869" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4431 'zext' 'zext_ln169_1690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4432 'bitselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%xor_ln67_1870 = xor i1 %tmp_13, i1 %tmp_936" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4433 'xor' 'xor_ln67_1870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%xor_ln67_1871 = xor i1 %xor_ln67_1870, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4434 'xor' 'xor_ln67_1871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%zext_ln169_1691 = zext i1 %xor_ln67_1871" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4435 'zext' 'zext_ln169_1691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4436 'bitselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4437 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%xor_ln67_1872 = xor i1 %tmp_15, i1 %tmp_937" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4437 'xor' 'xor_ln67_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%xor_ln67_1873 = xor i1 %xor_ln67_1872, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4438 'xor' 'xor_ln67_1873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%zext_ln169_1692 = zext i1 %xor_ln67_1873" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4439 'zext' 'zext_ln169_1692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_939)   --->   "%tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4440 'bitselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_939)   --->   "%xor_ln67_1874 = xor i1 %tmp_17, i1 %tmp_938" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4441 'xor' 'xor_ln67_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_939)   --->   "%xor_ln67_1875 = xor i1 %xor_ln67_1874, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4442 'xor' 'xor_ln67_1875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_939)   --->   "%zext_ln169_1693 = zext i1 %xor_ln67_1875" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4443 'zext' 'zext_ln169_1693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%tmp_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4444 'bitselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%xor_ln67_1876 = xor i1 %tmp_19, i1 %tmp_939" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4445 'xor' 'xor_ln67_1876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4446 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%xor_ln67_1877 = xor i1 %xor_ln67_1876, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4446 'xor' 'xor_ln67_1877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%zext_ln169_1694 = zext i1 %xor_ln67_1877" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4447 'zext' 'zext_ln169_1694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_931)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4448 'bitselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_931)   --->   "%xor_ln67_1878 = xor i1 %tmp_21, i1 %tmp_940" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4449 'xor' 'xor_ln67_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_931)   --->   "%xor_ln67_1879 = xor i1 %xor_ln67_1878, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4450 'xor' 'xor_ln67_1879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_931)   --->   "%zext_ln169_1695 = zext i1 %xor_ln67_1879" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4451 'zext' 'zext_ln169_1695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_936)   --->   "%tmp_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4452 'bitselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_936)   --->   "%xor_ln67_1880 = xor i1 %tmp_23, i1 %tmp_941" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4453 'xor' 'xor_ln67_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4454 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_936)   --->   "%xor_ln67_1881 = xor i1 %xor_ln67_1880, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4454 'xor' 'xor_ln67_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_936)   --->   "%zext_ln169_1696 = zext i1 %xor_ln67_1881" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4455 'zext' 'zext_ln169_1696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_946)   --->   "%tmp_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4456 'bitselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_946)   --->   "%xor_ln67_1882 = xor i1 %tmp_25, i1 %tmp_942" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4457 'xor' 'xor_ln67_1882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_946)   --->   "%xor_ln67_1883 = xor i1 %xor_ln67_1882, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4458 'xor' 'xor_ln67_1883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_946)   --->   "%zext_ln169_1697 = zext i1 %xor_ln67_1883" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4459 'zext' 'zext_ln169_1697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_951)   --->   "%tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4460 'bitselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_951)   --->   "%xor_ln67_1884 = xor i1 %tmp_27, i1 %tmp_943" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4461 'xor' 'xor_ln67_1884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_951)   --->   "%xor_ln67_1885 = xor i1 %xor_ln67_1884, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4462 'xor' 'xor_ln67_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_951)   --->   "%zext_ln169_1698 = zext i1 %xor_ln67_1885" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4463 'zext' 'zext_ln169_1698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_946)   --->   "%tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4464 'bitselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_946)   --->   "%xor_ln67_1886 = xor i1 %tmp_29, i1 %tmp_944" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4465 'xor' 'xor_ln67_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_946)   --->   "%xor_ln67_1887 = xor i1 %xor_ln67_1886, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4466 'xor' 'xor_ln67_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_946)   --->   "%zext_ln169_1699 = zext i1 %xor_ln67_1887" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4467 'zext' 'zext_ln169_1699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%tmp_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4468 'bitselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%xor_ln67_1888 = xor i1 %tmp_31, i1 %tmp_945" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4469 'xor' 'xor_ln67_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%xor_ln67_1889 = xor i1 %xor_ln67_1888, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4470 'xor' 'xor_ln67_1889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%zext_ln169_1700 = zext i1 %xor_ln67_1889" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4471 'zext' 'zext_ln169_1700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1891)   --->   "%tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4472 'bitselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1891)   --->   "%xor_ln67_1890 = xor i1 1, i1 %tmp_946" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4473 'xor' 'xor_ln67_1890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4474 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1891 = xor i1 %xor_ln67_1890, i1 %tmp_33" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4474 'xor' 'xor_ln67_1891' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4475 [1/1] (0.00ns)   --->   "%zext_ln169_1701 = zext i1 %xor_ln67_1891" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4475 'zext' 'zext_ln169_1701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_935)   --->   "%tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4476 'bitselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_935)   --->   "%xor_ln67_1892 = xor i1 %tmp_35, i1 %tmp_947" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4477 'xor' 'xor_ln67_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_935)   --->   "%xor_ln67_1893 = xor i1 %xor_ln67_1892, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4478 'xor' 'xor_ln67_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_935)   --->   "%zext_ln169_1702 = zext i1 %xor_ln67_1893" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4479 'zext' 'zext_ln169_1702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_929)   --->   "%tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4480 'bitselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_929)   --->   "%xor_ln67_1894 = xor i1 %tmp_37, i1 %tmp_948" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4481 'xor' 'xor_ln67_1894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_929)   --->   "%xor_ln67_1895 = xor i1 %xor_ln67_1894, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4482 'xor' 'xor_ln67_1895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_929)   --->   "%zext_ln169_1703 = zext i1 %xor_ln67_1895" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4483 'zext' 'zext_ln169_1703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_936)   --->   "%tmp_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4484 'bitselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_936)   --->   "%xor_ln67_1896 = xor i1 %tmp_39, i1 %tmp_949" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4485 'xor' 'xor_ln67_1896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_936)   --->   "%xor_ln67_1897 = xor i1 %xor_ln67_1896, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4486 'xor' 'xor_ln67_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_936)   --->   "%zext_ln169_1704 = zext i1 %xor_ln67_1897" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4487 'zext' 'zext_ln169_1704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1899)   --->   "%tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4488 'bitselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1899)   --->   "%xor_ln67_1898 = xor i1 %tmp_41, i1 %tmp_950" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4489 'xor' 'xor_ln67_1898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4490 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1899 = xor i1 %xor_ln67_1898, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4490 'xor' 'xor_ln67_1899' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4491 [1/1] (0.00ns)   --->   "%zext_ln169_1705 = zext i1 %xor_ln67_1899" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4491 'zext' 'zext_ln169_1705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_932)   --->   "%tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4492 'bitselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_932)   --->   "%xor_ln67_1900 = xor i1 %tmp_43, i1 %tmp_951" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4493 'xor' 'xor_ln67_1900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_932)   --->   "%xor_ln67_1901 = xor i1 %xor_ln67_1900, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4494 'xor' 'xor_ln67_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_932)   --->   "%zext_ln169_1706 = zext i1 %xor_ln67_1901" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4495 'zext' 'zext_ln169_1706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4496 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_950)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4496 'bitselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_950)   --->   "%xor_ln67_1902 = xor i1 %tmp_45, i1 %tmp_952" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4497 'xor' 'xor_ln67_1902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_950)   --->   "%xor_ln67_1903 = xor i1 %xor_ln67_1902, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4498 'xor' 'xor_ln67_1903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_950)   --->   "%zext_ln169_1707 = zext i1 %xor_ln67_1903" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4499 'zext' 'zext_ln169_1707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%tmp_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4500 'bitselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%xor_ln67_1904 = xor i1 %tmp_47, i1 %tmp_953" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4501 'xor' 'xor_ln67_1904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4502 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%xor_ln67_1905 = xor i1 %xor_ln67_1904, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4502 'xor' 'xor_ln67_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4503 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%zext_ln169_1708 = zext i1 %xor_ln67_1905" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4503 'zext' 'zext_ln169_1708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4504 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_931)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4504 'bitselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4505 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_931)   --->   "%xor_ln67_1906 = xor i1 %tmp_49, i1 %tmp_954" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4505 'xor' 'xor_ln67_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4506 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_931)   --->   "%xor_ln67_1907 = xor i1 %xor_ln67_1906, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4506 'xor' 'xor_ln67_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4507 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_931)   --->   "%zext_ln169_1709 = zext i1 %xor_ln67_1907" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4507 'zext' 'zext_ln169_1709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4508 'bitselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4509 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%xor_ln67_1908 = xor i1 %tmp_51, i1 %tmp_955" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4509 'xor' 'xor_ln67_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%xor_ln67_1909 = xor i1 %xor_ln67_1908, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4510 'xor' 'xor_ln67_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4511 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%zext_ln169_1710 = zext i1 %xor_ln67_1909" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4511 'zext' 'zext_ln169_1710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1911)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4512 'bitselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1911)   --->   "%xor_ln67_1910 = xor i1 %tmp_53, i1 %tmp_956" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4513 'xor' 'xor_ln67_1910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4514 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1911 = xor i1 %xor_ln67_1910, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4514 'xor' 'xor_ln67_1911' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4515 [1/1] (0.00ns)   --->   "%zext_ln169_1711 = zext i1 %xor_ln67_1911" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4515 'zext' 'zext_ln169_1711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_950)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4516 'bitselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_950)   --->   "%xor_ln67_1912 = xor i1 %tmp_55, i1 %tmp_957" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4517 'xor' 'xor_ln67_1912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_950)   --->   "%xor_ln67_1913 = xor i1 %xor_ln67_1912, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4518 'xor' 'xor_ln67_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4519 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_950)   --->   "%zext_ln169_1712 = zext i1 %xor_ln67_1913" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4519 'zext' 'zext_ln169_1712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_951)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4520 'bitselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4521 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_951)   --->   "%xor_ln67_1914 = xor i1 %tmp_57, i1 %tmp_958" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4521 'xor' 'xor_ln67_1914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4522 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_951)   --->   "%xor_ln67_1915 = xor i1 %xor_ln67_1914, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4522 'xor' 'xor_ln67_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4523 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_951)   --->   "%zext_ln169_1713 = zext i1 %xor_ln67_1915" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4523 'zext' 'zext_ln169_1713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_943)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4524 'bitselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_943)   --->   "%xor_ln67_1916 = xor i1 %tmp_59, i1 %tmp_959" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4525 'xor' 'xor_ln67_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_943)   --->   "%xor_ln67_1917 = xor i1 %xor_ln67_1916, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4526 'xor' 'xor_ln67_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_943)   --->   "%zext_ln169_1714 = zext i1 %xor_ln67_1917" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4527 'zext' 'zext_ln169_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_943)   --->   "%tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_29, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4528 'bitselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_943)   --->   "%xor_ln67_1918 = xor i1 %tmp_61, i1 %tmp_960" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4529 'xor' 'xor_ln67_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_943)   --->   "%xor_ln67_1919 = xor i1 %xor_ln67_1918, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4530 'xor' 'xor_ln67_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_943)   --->   "%zext_ln169_1715 = zext i1 %xor_ln67_1919" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4531 'zext' 'zext_ln169_1715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4532 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_929 = add i2 %zext_ln169_1703, i2 %zext_ln169_1685" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4532 'add' 'add_ln169_929' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4533 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_931 = add i2 %zext_ln169_1695, i2 %zext_ln169_1709" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4533 'add' 'add_ln169_931' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4534 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_932 = add i2 %zext_ln169_1706, i2 %zext_ln169_1688" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4534 'add' 'add_ln169_932' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4535 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_935 = add i2 %zext_ln169_1702, i2 %zext_ln169_1689" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4535 'add' 'add_ln169_935' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4536 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_936 = add i2 %zext_ln169_1696, i2 %zext_ln169_1704" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4536 'add' 'add_ln169_936' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4537 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_938 = add i2 %zext_ln169_1710, i2 %zext_ln169_1687" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4537 'add' 'add_ln169_938' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4538 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_939 = add i2 %zext_ln169_1693, i2 %zext_ln169_1686" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4538 'add' 'add_ln169_939' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4539 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_943 = add i2 %zext_ln169_1714, i2 %zext_ln169_1715" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4539 'add' 'add_ln169_943' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4540 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_944 = add i2 %zext_ln169_1691, i2 %zext_ln169_1694" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4540 'add' 'add_ln169_944' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4541 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_946 = add i2 %zext_ln169_1699, i2 %zext_ln169_1697" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4541 'add' 'add_ln169_946' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4542 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_947 = add i2 %zext_ln169_1708, i2 %zext_ln169_1690" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4542 'add' 'add_ln169_947' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4543 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_950 = add i2 %zext_ln169_1712, i2 %zext_ln169_1707" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4543 'add' 'add_ln169_950' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4544 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_951 = add i2 %zext_ln169_1698, i2 %zext_ln169_1713" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4544 'add' 'add_ln169_951' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4545 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_953 = add i2 %zext_ln169_1700, i2 %zext_ln169_1692" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4545 'add' 'add_ln169_953' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_954 = add i2 %zext_ln169_1711, i2 %zext_ln169_1705" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4546 'add' 'add_ln169_954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4547 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_955 = add i2 %add_ln169_954, i2 %zext_ln169_1701" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4547 'add' 'add_ln169_955' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4548 [1/2] (3.25ns)   --->   "%wgt_30 = load i6 %p_ZL8weights1_30_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 4548 'load' 'wgt_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_961)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4549 'bitselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_961)   --->   "%xor_ln67_1922 = xor i1 %tmp_1, i1 %tmp_961" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4550 'xor' 'xor_ln67_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_961)   --->   "%xor_ln67_1923 = xor i1 %xor_ln67_1922, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4551 'xor' 'xor_ln67_1923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4552 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_961)   --->   "%zext_ln169_1742 = zext i1 %xor_ln67_1923" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4552 'zext' 'zext_ln169_1742' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4553 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_971)   --->   "%tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4553 'bitselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_971)   --->   "%xor_ln67_1924 = xor i1 %tmp_3, i1 %tmp_962" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4554 'xor' 'xor_ln67_1924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_971)   --->   "%xor_ln67_1925 = xor i1 %xor_ln67_1924, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4555 'xor' 'xor_ln67_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4556 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_971)   --->   "%zext_ln169_1743 = zext i1 %xor_ln67_1925" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4556 'zext' 'zext_ln169_1743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4557 'bitselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4558 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%xor_ln67_1926 = xor i1 %tmp_5, i1 %tmp_963" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4558 'xor' 'xor_ln67_1926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%xor_ln67_1927 = xor i1 %xor_ln67_1926, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4559 'xor' 'xor_ln67_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%zext_ln169_1744 = zext i1 %xor_ln67_1927" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4560 'zext' 'zext_ln169_1744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_964)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4561 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_964)   --->   "%xor_ln67_1928 = xor i1 %tmp_7, i1 %tmp_964" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4562 'xor' 'xor_ln67_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_964)   --->   "%xor_ln67_1929 = xor i1 %xor_ln67_1928, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4563 'xor' 'xor_ln67_1929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4564 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_964)   --->   "%zext_ln169_1745 = zext i1 %xor_ln67_1929" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4564 'zext' 'zext_ln169_1745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_967)   --->   "%tmp_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4565 'bitselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_967)   --->   "%xor_ln67_1930 = xor i1 %tmp_9, i1 %tmp_965" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4566 'xor' 'xor_ln67_1930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4567 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_967)   --->   "%xor_ln67_1931 = xor i1 %xor_ln67_1930, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4567 'xor' 'xor_ln67_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_967)   --->   "%zext_ln169_1746 = zext i1 %xor_ln67_1931" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4568 'zext' 'zext_ln169_1746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%tmp_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4569 'bitselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%xor_ln67_1932 = xor i1 %tmp_11, i1 %tmp_966" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4570 'xor' 'xor_ln67_1932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%xor_ln67_1933 = xor i1 %xor_ln67_1932, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4571 'xor' 'xor_ln67_1933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%zext_ln169_1747 = zext i1 %xor_ln67_1933" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4572 'zext' 'zext_ln169_1747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%tmp_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4573 'bitselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%xor_ln67_1934 = xor i1 %tmp_13, i1 %tmp_967" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4574 'xor' 'xor_ln67_1934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%xor_ln67_1935 = xor i1 %xor_ln67_1934, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4575 'xor' 'xor_ln67_1935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%zext_ln169_1748 = zext i1 %xor_ln67_1935" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4576 'zext' 'zext_ln169_1748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4577 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4577 'bitselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4578 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%xor_ln67_1936 = xor i1 %tmp_15, i1 %tmp_968" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4578 'xor' 'xor_ln67_1936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%xor_ln67_1937 = xor i1 %xor_ln67_1936, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4579 'xor' 'xor_ln67_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%zext_ln169_1749 = zext i1 %xor_ln67_1937" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4580 'zext' 'zext_ln169_1749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_971)   --->   "%tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4581 'bitselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_971)   --->   "%xor_ln67_1938 = xor i1 %tmp_17, i1 %tmp_969" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4582 'xor' 'xor_ln67_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_971)   --->   "%xor_ln67_1939 = xor i1 %xor_ln67_1938, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4583 'xor' 'xor_ln67_1939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_971)   --->   "%zext_ln169_1750 = zext i1 %xor_ln67_1939" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4584 'zext' 'zext_ln169_1750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4585 'bitselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4586 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%xor_ln67_1940 = xor i1 %tmp_19, i1 %tmp_970" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4586 'xor' 'xor_ln67_1940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4587 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%xor_ln67_1941 = xor i1 %xor_ln67_1940, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4587 'xor' 'xor_ln67_1941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4588 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%zext_ln169_1751 = zext i1 %xor_ln67_1941" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4588 'zext' 'zext_ln169_1751' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_963)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4589 'bitselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4590 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_963)   --->   "%xor_ln67_1942 = xor i1 %tmp_21, i1 %tmp_971" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4590 'xor' 'xor_ln67_1942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_963)   --->   "%xor_ln67_1943 = xor i1 %xor_ln67_1942, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4591 'xor' 'xor_ln67_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4592 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_963)   --->   "%zext_ln169_1752 = zext i1 %xor_ln67_1943" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4592 'zext' 'zext_ln169_1752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_968)   --->   "%tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4593 'bitselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4594 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_968)   --->   "%xor_ln67_1944 = xor i1 %tmp_23, i1 %tmp_972" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4594 'xor' 'xor_ln67_1944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4595 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_968)   --->   "%xor_ln67_1945 = xor i1 %xor_ln67_1944, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4595 'xor' 'xor_ln67_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4596 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_968)   --->   "%zext_ln169_1753 = zext i1 %xor_ln67_1945" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4596 'zext' 'zext_ln169_1753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4597 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_978)   --->   "%tmp_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4597 'bitselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4598 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_978)   --->   "%xor_ln67_1946 = xor i1 %tmp_25, i1 %tmp_973" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4598 'xor' 'xor_ln67_1946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4599 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_978)   --->   "%xor_ln67_1947 = xor i1 %xor_ln67_1946, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4599 'xor' 'xor_ln67_1947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_978)   --->   "%zext_ln169_1754 = zext i1 %xor_ln67_1947" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4600 'zext' 'zext_ln169_1754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_983)   --->   "%tmp_974 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4601 'bitselect' 'tmp_974' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_983)   --->   "%xor_ln67_1948 = xor i1 %tmp_27, i1 %tmp_974" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4602 'xor' 'xor_ln67_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_983)   --->   "%xor_ln67_1949 = xor i1 %xor_ln67_1948, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4603 'xor' 'xor_ln67_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_983)   --->   "%zext_ln169_1755 = zext i1 %xor_ln67_1949" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4604 'zext' 'zext_ln169_1755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_978)   --->   "%tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4605 'bitselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_978)   --->   "%xor_ln67_1950 = xor i1 %tmp_29, i1 %tmp_975" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4606 'xor' 'xor_ln67_1950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_978)   --->   "%xor_ln67_1951 = xor i1 %xor_ln67_1950, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4607 'xor' 'xor_ln67_1951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_978)   --->   "%zext_ln169_1756 = zext i1 %xor_ln67_1951" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4608 'zext' 'zext_ln169_1756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4609 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%xor_ln67_1952 = xor i1 %tmp_31, i1 %tmp_976" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4610 'xor' 'xor_ln67_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%xor_ln67_1953 = xor i1 %xor_ln67_1952, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4611 'xor' 'xor_ln67_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%zext_ln169_1757 = zext i1 %xor_ln67_1953" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4612 'zext' 'zext_ln169_1757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1955)   --->   "%tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4613 'bitselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1955)   --->   "%xor_ln67_1954 = xor i1 1, i1 %tmp_977" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4614 'xor' 'xor_ln67_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4615 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1955 = xor i1 %xor_ln67_1954, i1 %tmp_33" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4615 'xor' 'xor_ln67_1955' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4616 [1/1] (0.00ns)   --->   "%zext_ln169_1758 = zext i1 %xor_ln67_1955" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4616 'zext' 'zext_ln169_1758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_967)   --->   "%tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4617 'bitselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_967)   --->   "%xor_ln67_1956 = xor i1 %tmp_35, i1 %tmp_978" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4618 'xor' 'xor_ln67_1956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_967)   --->   "%xor_ln67_1957 = xor i1 %xor_ln67_1956, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4619 'xor' 'xor_ln67_1957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_967)   --->   "%zext_ln169_1759 = zext i1 %xor_ln67_1957" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4620 'zext' 'zext_ln169_1759' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4621 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_961)   --->   "%tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4621 'bitselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4622 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_961)   --->   "%xor_ln67_1958 = xor i1 %tmp_37, i1 %tmp_979" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4622 'xor' 'xor_ln67_1958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4623 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_961)   --->   "%xor_ln67_1959 = xor i1 %xor_ln67_1958, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4623 'xor' 'xor_ln67_1959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_961)   --->   "%zext_ln169_1760 = zext i1 %xor_ln67_1959" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4624 'zext' 'zext_ln169_1760' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_968)   --->   "%tmp_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4625 'bitselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_968)   --->   "%xor_ln67_1960 = xor i1 %tmp_39, i1 %tmp_980" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4626 'xor' 'xor_ln67_1960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_968)   --->   "%xor_ln67_1961 = xor i1 %xor_ln67_1960, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4627 'xor' 'xor_ln67_1961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4628 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_968)   --->   "%zext_ln169_1761 = zext i1 %xor_ln67_1961" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4628 'zext' 'zext_ln169_1761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1963)   --->   "%tmp_981 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4629 'bitselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1963)   --->   "%xor_ln67_1962 = xor i1 %tmp_41, i1 %tmp_981" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4630 'xor' 'xor_ln67_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4631 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1963 = xor i1 %xor_ln67_1962, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4631 'xor' 'xor_ln67_1963' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4632 [1/1] (0.00ns)   --->   "%zext_ln169_1762 = zext i1 %xor_ln67_1963" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4632 'zext' 'zext_ln169_1762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_964)   --->   "%tmp_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4633 'bitselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_964)   --->   "%xor_ln67_1964 = xor i1 %tmp_43, i1 %tmp_982" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4634 'xor' 'xor_ln67_1964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_964)   --->   "%xor_ln67_1965 = xor i1 %xor_ln67_1964, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4635 'xor' 'xor_ln67_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4636 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_964)   --->   "%zext_ln169_1763 = zext i1 %xor_ln67_1965" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4636 'zext' 'zext_ln169_1763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4637 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_982)   --->   "%tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4637 'bitselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_982)   --->   "%xor_ln67_1966 = xor i1 %tmp_45, i1 %tmp_983" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4638 'xor' 'xor_ln67_1966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_982)   --->   "%xor_ln67_1967 = xor i1 %xor_ln67_1966, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4639 'xor' 'xor_ln67_1967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4640 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_982)   --->   "%zext_ln169_1764 = zext i1 %xor_ln67_1967" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4640 'zext' 'zext_ln169_1764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4641 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4641 'bitselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%xor_ln67_1968 = xor i1 %tmp_47, i1 %tmp_984" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4642 'xor' 'xor_ln67_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%xor_ln67_1969 = xor i1 %xor_ln67_1968, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4643 'xor' 'xor_ln67_1969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%zext_ln169_1765 = zext i1 %xor_ln67_1969" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4644 'zext' 'zext_ln169_1765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_963)   --->   "%tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4645 'bitselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4646 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_963)   --->   "%xor_ln67_1970 = xor i1 %tmp_49, i1 %tmp_985" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4646 'xor' 'xor_ln67_1970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4647 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_963)   --->   "%xor_ln67_1971 = xor i1 %xor_ln67_1970, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4647 'xor' 'xor_ln67_1971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_963)   --->   "%zext_ln169_1766 = zext i1 %xor_ln67_1971" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4648 'zext' 'zext_ln169_1766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%tmp_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4649 'bitselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%xor_ln67_1972 = xor i1 %tmp_51, i1 %tmp_986" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4650 'xor' 'xor_ln67_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%xor_ln67_1973 = xor i1 %xor_ln67_1972, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4651 'xor' 'xor_ln67_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4652 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%zext_ln169_1767 = zext i1 %xor_ln67_1973" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4652 'zext' 'zext_ln169_1767' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4653 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1975)   --->   "%tmp_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4653 'bitselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4654 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1975)   --->   "%xor_ln67_1974 = xor i1 %tmp_53, i1 %tmp_987" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4654 'xor' 'xor_ln67_1974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4655 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1975 = xor i1 %xor_ln67_1974, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4655 'xor' 'xor_ln67_1975' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4656 [1/1] (0.00ns)   --->   "%zext_ln169_1768 = zext i1 %xor_ln67_1975" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4656 'zext' 'zext_ln169_1768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4657 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_982)   --->   "%tmp_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4657 'bitselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4658 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_982)   --->   "%xor_ln67_1976 = xor i1 %tmp_55, i1 %tmp_988" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4658 'xor' 'xor_ln67_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4659 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_982)   --->   "%xor_ln67_1977 = xor i1 %xor_ln67_1976, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4659 'xor' 'xor_ln67_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_982)   --->   "%zext_ln169_1769 = zext i1 %xor_ln67_1977" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4660 'zext' 'zext_ln169_1769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_983)   --->   "%tmp_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4661 'bitselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_983)   --->   "%xor_ln67_1978 = xor i1 %tmp_57, i1 %tmp_989" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4662 'xor' 'xor_ln67_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_983)   --->   "%xor_ln67_1979 = xor i1 %xor_ln67_1978, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4663 'xor' 'xor_ln67_1979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4664 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_983)   --->   "%zext_ln169_1770 = zext i1 %xor_ln67_1979" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4664 'zext' 'zext_ln169_1770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4665 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_975)   --->   "%tmp_990 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4665 'bitselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4666 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_975)   --->   "%xor_ln67_1980 = xor i1 %tmp_59, i1 %tmp_990" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4666 'xor' 'xor_ln67_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_975)   --->   "%xor_ln67_1981 = xor i1 %xor_ln67_1980, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4667 'xor' 'xor_ln67_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_975)   --->   "%zext_ln169_1771 = zext i1 %xor_ln67_1981" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4668 'zext' 'zext_ln169_1771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4669 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_975)   --->   "%tmp_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_30, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4669 'bitselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_975)   --->   "%xor_ln67_1982 = xor i1 %tmp_61, i1 %tmp_991" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4670 'xor' 'xor_ln67_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4671 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_975)   --->   "%xor_ln67_1983 = xor i1 %xor_ln67_1982, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4671 'xor' 'xor_ln67_1983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4672 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_975)   --->   "%zext_ln169_1772 = zext i1 %xor_ln67_1983" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4672 'zext' 'zext_ln169_1772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4673 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_961 = add i2 %zext_ln169_1760, i2 %zext_ln169_1742" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4673 'add' 'add_ln169_961' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4674 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_963 = add i2 %zext_ln169_1752, i2 %zext_ln169_1766" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4674 'add' 'add_ln169_963' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4675 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_964 = add i2 %zext_ln169_1763, i2 %zext_ln169_1745" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4675 'add' 'add_ln169_964' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4676 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_967 = add i2 %zext_ln169_1759, i2 %zext_ln169_1746" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4676 'add' 'add_ln169_967' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4677 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_968 = add i2 %zext_ln169_1753, i2 %zext_ln169_1761" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4677 'add' 'add_ln169_968' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4678 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_970 = add i2 %zext_ln169_1767, i2 %zext_ln169_1744" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4678 'add' 'add_ln169_970' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4679 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_971 = add i2 %zext_ln169_1750, i2 %zext_ln169_1743" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4679 'add' 'add_ln169_971' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4680 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_975 = add i2 %zext_ln169_1771, i2 %zext_ln169_1772" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4680 'add' 'add_ln169_975' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4681 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_976 = add i2 %zext_ln169_1748, i2 %zext_ln169_1751" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4681 'add' 'add_ln169_976' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4682 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_978 = add i2 %zext_ln169_1756, i2 %zext_ln169_1754" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4682 'add' 'add_ln169_978' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4683 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_979 = add i2 %zext_ln169_1765, i2 %zext_ln169_1747" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4683 'add' 'add_ln169_979' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4684 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_982 = add i2 %zext_ln169_1769, i2 %zext_ln169_1764" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4684 'add' 'add_ln169_982' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4685 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_983 = add i2 %zext_ln169_1755, i2 %zext_ln169_1770" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4685 'add' 'add_ln169_983' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4686 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_985 = add i2 %zext_ln169_1757, i2 %zext_ln169_1749" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4686 'add' 'add_ln169_985' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_986 = add i2 %zext_ln169_1768, i2 %zext_ln169_1762" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4687 'add' 'add_ln169_986' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4688 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_987 = add i2 %add_ln169_986, i2 %zext_ln169_1758" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4688 'add' 'add_ln169_987' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4689 [1/2] (3.25ns)   --->   "%wgt_31 = load i6 %p_ZL8weights1_31_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 4689 'load' 'wgt_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_993)   --->   "%tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4690 'bitselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_993)   --->   "%xor_ln67_1986 = xor i1 %tmp_1, i1 %tmp_992" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4691 'xor' 'xor_ln67_1986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4692 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_993)   --->   "%xor_ln67_1987 = xor i1 %xor_ln67_1986, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4692 'xor' 'xor_ln67_1987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4693 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_993)   --->   "%zext_ln169_1799 = zext i1 %xor_ln67_1987" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4693 'zext' 'zext_ln169_1799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4694 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1003)   --->   "%tmp_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4694 'bitselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4695 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1003)   --->   "%xor_ln67_1988 = xor i1 %tmp_3, i1 %tmp_993" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4695 'xor' 'xor_ln67_1988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1003)   --->   "%xor_ln67_1989 = xor i1 %xor_ln67_1988, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4696 'xor' 'xor_ln67_1989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1003)   --->   "%zext_ln169_1800 = zext i1 %xor_ln67_1989" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4697 'zext' 'zext_ln169_1800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%tmp_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4698 'bitselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%xor_ln67_1990 = xor i1 %tmp_5, i1 %tmp_994" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4699 'xor' 'xor_ln67_1990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%xor_ln67_1991 = xor i1 %xor_ln67_1990, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4700 'xor' 'xor_ln67_1991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4701 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%zext_ln169_1801 = zext i1 %xor_ln67_1991" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4701 'zext' 'zext_ln169_1801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4702 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_996)   --->   "%tmp_995 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4702 'bitselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4703 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_996)   --->   "%xor_ln67_1992 = xor i1 %tmp_7, i1 %tmp_995" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4703 'xor' 'xor_ln67_1992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4704 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_996)   --->   "%xor_ln67_1993 = xor i1 %xor_ln67_1992, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4704 'xor' 'xor_ln67_1993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_996)   --->   "%zext_ln169_1802 = zext i1 %xor_ln67_1993" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4705 'zext' 'zext_ln169_1802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4706 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_999)   --->   "%tmp_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4706 'bitselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4707 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_999)   --->   "%xor_ln67_1994 = xor i1 %tmp_9, i1 %tmp_996" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4707 'xor' 'xor_ln67_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_999)   --->   "%xor_ln67_1995 = xor i1 %xor_ln67_1994, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4708 'xor' 'xor_ln67_1995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_999)   --->   "%zext_ln169_1803 = zext i1 %xor_ln67_1995" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4709 'zext' 'zext_ln169_1803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%tmp_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4710 'bitselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%xor_ln67_1996 = xor i1 %tmp_11, i1 %tmp_997" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4711 'xor' 'xor_ln67_1996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%xor_ln67_1997 = xor i1 %xor_ln67_1996, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4712 'xor' 'xor_ln67_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%zext_ln169_1804 = zext i1 %xor_ln67_1997" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4713 'zext' 'zext_ln169_1804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%tmp_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4714 'bitselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%xor_ln67_1998 = xor i1 %tmp_13, i1 %tmp_998" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4715 'xor' 'xor_ln67_1998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4716 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%xor_ln67_1999 = xor i1 %xor_ln67_1998, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4716 'xor' 'xor_ln67_1999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4717 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%zext_ln169_1805 = zext i1 %xor_ln67_1999" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4717 'zext' 'zext_ln169_1805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4718 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4718 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4719 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%xor_ln67_2000 = xor i1 %tmp_15, i1 %tmp_999" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4719 'xor' 'xor_ln67_2000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%xor_ln67_2001 = xor i1 %xor_ln67_2000, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4720 'xor' 'xor_ln67_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%zext_ln169_1806 = zext i1 %xor_ln67_2001" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4721 'zext' 'zext_ln169_1806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1003)   --->   "%tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4722 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1003)   --->   "%xor_ln67_2002 = xor i1 %tmp_17, i1 %tmp_1000" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4723 'xor' 'xor_ln67_2002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1003)   --->   "%xor_ln67_2003 = xor i1 %xor_ln67_2002, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4724 'xor' 'xor_ln67_2003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1003)   --->   "%zext_ln169_1807 = zext i1 %xor_ln67_2003" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4725 'zext' 'zext_ln169_1807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%tmp_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4726 'bitselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%xor_ln67_2004 = xor i1 %tmp_19, i1 %tmp_1001" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4727 'xor' 'xor_ln67_2004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%xor_ln67_2005 = xor i1 %xor_ln67_2004, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4728 'xor' 'xor_ln67_2005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4729 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%zext_ln169_1808 = zext i1 %xor_ln67_2005" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4729 'zext' 'zext_ln169_1808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_995)   --->   "%tmp_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4730 'bitselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_995)   --->   "%xor_ln67_2006 = xor i1 %tmp_21, i1 %tmp_1002" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4731 'xor' 'xor_ln67_2006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_995)   --->   "%xor_ln67_2007 = xor i1 %xor_ln67_2006, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4732 'xor' 'xor_ln67_2007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4733 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_995)   --->   "%zext_ln169_1809 = zext i1 %xor_ln67_2007" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4733 'zext' 'zext_ln169_1809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4734 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1000)   --->   "%tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4734 'bitselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1000)   --->   "%xor_ln67_2008 = xor i1 %tmp_23, i1 %tmp_1003" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4735 'xor' 'xor_ln67_2008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4736 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1000)   --->   "%xor_ln67_2009 = xor i1 %xor_ln67_2008, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4736 'xor' 'xor_ln67_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1000)   --->   "%zext_ln169_1810 = zext i1 %xor_ln67_2009" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4737 'zext' 'zext_ln169_1810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1010)   --->   "%tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4738 'bitselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1010)   --->   "%xor_ln67_2010 = xor i1 %tmp_25, i1 %tmp_1004" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4739 'xor' 'xor_ln67_2010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1010)   --->   "%xor_ln67_2011 = xor i1 %xor_ln67_2010, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4740 'xor' 'xor_ln67_2011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1010)   --->   "%zext_ln169_1811 = zext i1 %xor_ln67_2011" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4741 'zext' 'zext_ln169_1811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1015)   --->   "%tmp_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4742 'bitselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4743 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1015)   --->   "%xor_ln67_2012 = xor i1 %tmp_27, i1 %tmp_1005" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4743 'xor' 'xor_ln67_2012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1015)   --->   "%xor_ln67_2013 = xor i1 %xor_ln67_2012, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4744 'xor' 'xor_ln67_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1015)   --->   "%zext_ln169_1812 = zext i1 %xor_ln67_2013" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4745 'zext' 'zext_ln169_1812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4746 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1010)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4746 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1010)   --->   "%xor_ln67_2014 = xor i1 %tmp_29, i1 %tmp_1006" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4747 'xor' 'xor_ln67_2014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4748 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1010)   --->   "%xor_ln67_2015 = xor i1 %xor_ln67_2014, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4748 'xor' 'xor_ln67_2015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4749 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1010)   --->   "%zext_ln169_1813 = zext i1 %xor_ln67_2015" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4749 'zext' 'zext_ln169_1813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4750 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4750 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4751 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%xor_ln67_2016 = xor i1 %tmp_31, i1 %tmp_1007" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4751 'xor' 'xor_ln67_2016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%xor_ln67_2017 = xor i1 %xor_ln67_2016, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4752 'xor' 'xor_ln67_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%zext_ln169_1814 = zext i1 %xor_ln67_2017" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4753 'zext' 'zext_ln169_1814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4754 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2019)   --->   "%tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4754 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2019)   --->   "%xor_ln67_2018 = xor i1 1, i1 %tmp_1008" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4755 'xor' 'xor_ln67_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4756 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2019 = xor i1 %xor_ln67_2018, i1 %tmp_33" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4756 'xor' 'xor_ln67_2019' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4757 [1/1] (0.00ns)   --->   "%zext_ln169_1815 = zext i1 %xor_ln67_2019" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4757 'zext' 'zext_ln169_1815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_999)   --->   "%tmp_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4758 'bitselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_999)   --->   "%xor_ln67_2020 = xor i1 %tmp_35, i1 %tmp_1009" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4759 'xor' 'xor_ln67_2020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_999)   --->   "%xor_ln67_2021 = xor i1 %xor_ln67_2020, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4760 'xor' 'xor_ln67_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_999)   --->   "%zext_ln169_1816 = zext i1 %xor_ln67_2021" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4761 'zext' 'zext_ln169_1816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4762 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_993)   --->   "%tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4762 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_993)   --->   "%xor_ln67_2022 = xor i1 %tmp_37, i1 %tmp_1010" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4763 'xor' 'xor_ln67_2022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_993)   --->   "%xor_ln67_2023 = xor i1 %xor_ln67_2022, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4764 'xor' 'xor_ln67_2023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_993)   --->   "%zext_ln169_1817 = zext i1 %xor_ln67_2023" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4765 'zext' 'zext_ln169_1817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1000)   --->   "%tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4766 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4767 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1000)   --->   "%xor_ln67_2024 = xor i1 %tmp_39, i1 %tmp_1011" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4767 'xor' 'xor_ln67_2024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1000)   --->   "%xor_ln67_2025 = xor i1 %xor_ln67_2024, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4768 'xor' 'xor_ln67_2025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1000)   --->   "%zext_ln169_1818 = zext i1 %xor_ln67_2025" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4769 'zext' 'zext_ln169_1818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2027)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4770 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2027)   --->   "%xor_ln67_2026 = xor i1 %tmp_41, i1 %tmp_1012" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4771 'xor' 'xor_ln67_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4772 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2027 = xor i1 %xor_ln67_2026, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4772 'xor' 'xor_ln67_2027' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4773 [1/1] (0.00ns)   --->   "%zext_ln169_1819 = zext i1 %xor_ln67_2027" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4773 'zext' 'zext_ln169_1819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4774 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_996)   --->   "%tmp_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4774 'bitselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_996)   --->   "%xor_ln67_2028 = xor i1 %tmp_43, i1 %tmp_1013" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4775 'xor' 'xor_ln67_2028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_996)   --->   "%xor_ln67_2029 = xor i1 %xor_ln67_2028, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4776 'xor' 'xor_ln67_2029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_996)   --->   "%zext_ln169_1820 = zext i1 %xor_ln67_2029" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4777 'zext' 'zext_ln169_1820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4778 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1014)   --->   "%tmp_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4778 'bitselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1014)   --->   "%xor_ln67_2030 = xor i1 %tmp_45, i1 %tmp_1014" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4779 'xor' 'xor_ln67_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1014)   --->   "%xor_ln67_2031 = xor i1 %xor_ln67_2030, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4780 'xor' 'xor_ln67_2031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4781 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1014)   --->   "%zext_ln169_1821 = zext i1 %xor_ln67_2031" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4781 'zext' 'zext_ln169_1821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4782 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4782 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%xor_ln67_2032 = xor i1 %tmp_47, i1 %tmp_1015" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4783 'xor' 'xor_ln67_2032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%xor_ln67_2033 = xor i1 %xor_ln67_2032, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4784 'xor' 'xor_ln67_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4785 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%zext_ln169_1822 = zext i1 %xor_ln67_2033" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4785 'zext' 'zext_ln169_1822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4786 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_995)   --->   "%tmp_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4786 'bitselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_995)   --->   "%xor_ln67_2034 = xor i1 %tmp_49, i1 %tmp_1016" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4787 'xor' 'xor_ln67_2034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_995)   --->   "%xor_ln67_2035 = xor i1 %xor_ln67_2034, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4788 'xor' 'xor_ln67_2035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4789 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_995)   --->   "%zext_ln169_1823 = zext i1 %xor_ln67_2035" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4789 'zext' 'zext_ln169_1823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4790 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4790 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4791 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%xor_ln67_2036 = xor i1 %tmp_51, i1 %tmp_1017" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4791 'xor' 'xor_ln67_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4792 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%xor_ln67_2037 = xor i1 %xor_ln67_2036, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4792 'xor' 'xor_ln67_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4793 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%zext_ln169_1824 = zext i1 %xor_ln67_2037" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4793 'zext' 'zext_ln169_1824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4794 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2039)   --->   "%tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4794 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4795 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2039)   --->   "%xor_ln67_2038 = xor i1 %tmp_53, i1 %tmp_1018" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4795 'xor' 'xor_ln67_2038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4796 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2039 = xor i1 %xor_ln67_2038, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4796 'xor' 'xor_ln67_2039' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4797 [1/1] (0.00ns)   --->   "%zext_ln169_1825 = zext i1 %xor_ln67_2039" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4797 'zext' 'zext_ln169_1825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1014)   --->   "%tmp_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4798 'bitselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1014)   --->   "%xor_ln67_2040 = xor i1 %tmp_55, i1 %tmp_1019" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4799 'xor' 'xor_ln67_2040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1014)   --->   "%xor_ln67_2041 = xor i1 %xor_ln67_2040, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4800 'xor' 'xor_ln67_2041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1014)   --->   "%zext_ln169_1826 = zext i1 %xor_ln67_2041" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4801 'zext' 'zext_ln169_1826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1015)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4802 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1015)   --->   "%xor_ln67_2042 = xor i1 %tmp_57, i1 %tmp_1020" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4803 'xor' 'xor_ln67_2042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1015)   --->   "%xor_ln67_2043 = xor i1 %xor_ln67_2042, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4804 'xor' 'xor_ln67_2043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4805 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1015)   --->   "%zext_ln169_1827 = zext i1 %xor_ln67_2043" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4805 'zext' 'zext_ln169_1827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4806 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1007)   --->   "%tmp_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4806 'bitselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1007)   --->   "%xor_ln67_2044 = xor i1 %tmp_59, i1 %tmp_1021" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4807 'xor' 'xor_ln67_2044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1007)   --->   "%xor_ln67_2045 = xor i1 %xor_ln67_2044, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4808 'xor' 'xor_ln67_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1007)   --->   "%zext_ln169_1828 = zext i1 %xor_ln67_2045" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4809 'zext' 'zext_ln169_1828' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1007)   --->   "%tmp_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_31, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4810 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1007)   --->   "%xor_ln67_2046 = xor i1 %tmp_61, i1 %tmp_1022" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4811 'xor' 'xor_ln67_2046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1007)   --->   "%xor_ln67_2047 = xor i1 %xor_ln67_2046, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4812 'xor' 'xor_ln67_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1007)   --->   "%zext_ln169_1829 = zext i1 %xor_ln67_2047" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4813 'zext' 'zext_ln169_1829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4814 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_993 = add i2 %zext_ln169_1817, i2 %zext_ln169_1799" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4814 'add' 'add_ln169_993' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4815 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_995 = add i2 %zext_ln169_1809, i2 %zext_ln169_1823" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4815 'add' 'add_ln169_995' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4816 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_996 = add i2 %zext_ln169_1820, i2 %zext_ln169_1802" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4816 'add' 'add_ln169_996' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4817 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_999 = add i2 %zext_ln169_1816, i2 %zext_ln169_1803" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4817 'add' 'add_ln169_999' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4818 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1000 = add i2 %zext_ln169_1810, i2 %zext_ln169_1818" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4818 'add' 'add_ln169_1000' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4819 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1002 = add i2 %zext_ln169_1824, i2 %zext_ln169_1801" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4819 'add' 'add_ln169_1002' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4820 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1003 = add i2 %zext_ln169_1807, i2 %zext_ln169_1800" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4820 'add' 'add_ln169_1003' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4821 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1007 = add i2 %zext_ln169_1828, i2 %zext_ln169_1829" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4821 'add' 'add_ln169_1007' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4822 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1008 = add i2 %zext_ln169_1805, i2 %zext_ln169_1808" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4822 'add' 'add_ln169_1008' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4823 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1010 = add i2 %zext_ln169_1813, i2 %zext_ln169_1811" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4823 'add' 'add_ln169_1010' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4824 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1011 = add i2 %zext_ln169_1822, i2 %zext_ln169_1804" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4824 'add' 'add_ln169_1011' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4825 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1014 = add i2 %zext_ln169_1826, i2 %zext_ln169_1821" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4825 'add' 'add_ln169_1014' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4826 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1015 = add i2 %zext_ln169_1812, i2 %zext_ln169_1827" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4826 'add' 'add_ln169_1015' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4827 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1017 = add i2 %zext_ln169_1814, i2 %zext_ln169_1806" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4827 'add' 'add_ln169_1017' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1018 = add i2 %zext_ln169_1825, i2 %zext_ln169_1819" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4828 'add' 'add_ln169_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4829 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_1019 = add i2 %add_ln169_1018, i2 %zext_ln169_1815" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4829 'add' 'add_ln169_1019' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4830 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_0_load = load i1 %p_ZL8threshs1_0_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4830 'load' 'p_ZL8threshs1_0_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4831 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_1_load = load i1 %p_ZL8threshs1_1_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4831 'load' 'p_ZL8threshs1_1_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4832 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_2_load = load i1 %p_ZL8threshs1_2_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4832 'load' 'p_ZL8threshs1_2_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4833 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_3_load = load i1 %p_ZL8threshs1_3_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4833 'load' 'p_ZL8threshs1_3_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4834 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_4_load = load i1 %p_ZL8threshs1_4_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4834 'load' 'p_ZL8threshs1_4_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4835 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_5_load = load i1 %p_ZL8threshs1_5_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4835 'load' 'p_ZL8threshs1_5_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4836 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_6_load = load i1 %p_ZL8threshs1_6_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4836 'load' 'p_ZL8threshs1_6_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4837 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_7_load = load i1 %p_ZL8threshs1_7_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4837 'load' 'p_ZL8threshs1_7_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4838 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_8_load = load i1 %p_ZL8threshs1_8_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4838 'load' 'p_ZL8threshs1_8_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4839 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_9_load = load i1 %p_ZL8threshs1_9_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4839 'load' 'p_ZL8threshs1_9_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4840 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_10_load = load i1 %p_ZL8threshs1_10_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4840 'load' 'p_ZL8threshs1_10_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4841 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_11_load = load i1 %p_ZL8threshs1_11_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4841 'load' 'p_ZL8threshs1_11_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4842 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_12_load = load i1 %p_ZL8threshs1_12_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4842 'load' 'p_ZL8threshs1_12_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4843 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_13_load = load i1 %p_ZL8threshs1_13_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4843 'load' 'p_ZL8threshs1_13_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4844 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_14_load = load i1 %p_ZL8threshs1_14_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4844 'load' 'p_ZL8threshs1_14_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4845 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_15_load = load i1 %p_ZL8threshs1_15_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4845 'load' 'p_ZL8threshs1_15_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4846 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_16_load = load i1 %p_ZL8threshs1_16_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4846 'load' 'p_ZL8threshs1_16_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4847 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_17_load = load i1 %p_ZL8threshs1_17_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4847 'load' 'p_ZL8threshs1_17_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4848 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_18_load = load i1 %p_ZL8threshs1_18_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4848 'load' 'p_ZL8threshs1_18_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4849 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_19_load = load i1 %p_ZL8threshs1_19_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4849 'load' 'p_ZL8threshs1_19_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4850 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_20_load = load i1 %p_ZL8threshs1_20_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4850 'load' 'p_ZL8threshs1_20_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4851 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_21_load = load i1 %p_ZL8threshs1_21_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4851 'load' 'p_ZL8threshs1_21_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4852 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_22_load = load i1 %p_ZL8threshs1_22_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4852 'load' 'p_ZL8threshs1_22_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4853 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_23_load = load i1 %p_ZL8threshs1_23_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4853 'load' 'p_ZL8threshs1_23_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4854 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_24_load = load i1 %p_ZL8threshs1_24_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4854 'load' 'p_ZL8threshs1_24_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4855 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_25_load = load i1 %p_ZL8threshs1_25_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4855 'load' 'p_ZL8threshs1_25_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4856 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_26_load = load i1 %p_ZL8threshs1_26_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4856 'load' 'p_ZL8threshs1_26_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4857 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_27_load = load i1 %p_ZL8threshs1_27_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4857 'load' 'p_ZL8threshs1_27_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4858 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_28_load = load i1 %p_ZL8threshs1_28_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4858 'load' 'p_ZL8threshs1_28_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4859 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_29_load = load i1 %p_ZL8threshs1_29_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4859 'load' 'p_ZL8threshs1_29_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4860 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_30_load = load i1 %p_ZL8threshs1_30_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4860 'load' 'p_ZL8threshs1_30_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 4861 [1/2] (2.32ns)   --->   "%p_ZL8threshs1_31_load = load i1 %p_ZL8threshs1_31_addr" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 4861 'load' 'p_ZL8threshs1_31_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 9.88>
ST_4 : Operation 4862 [1/1] (0.00ns)   --->   "%accu_load = load i16 %accu" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4862 'load' 'accu_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4863 [1/1] (0.00ns)   --->   "%accu_1_load = load i16 %accu_1" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4863 'load' 'accu_1_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4864 [1/1] (0.00ns)   --->   "%accu_2_load = load i16 %accu_2" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4864 'load' 'accu_2_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4865 [1/1] (0.00ns)   --->   "%accu_3_load = load i16 %accu_3" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4865 'load' 'accu_3_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4866 [1/1] (0.00ns)   --->   "%accu_4_load = load i16 %accu_4" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4866 'load' 'accu_4_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4867 [1/1] (0.00ns)   --->   "%accu_5_load = load i16 %accu_5" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4867 'load' 'accu_5_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4868 [1/1] (0.00ns)   --->   "%accu_6_load = load i16 %accu_6" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4868 'load' 'accu_6_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4869 [1/1] (0.00ns)   --->   "%accu_7_load = load i16 %accu_7" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4869 'load' 'accu_7_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4870 [1/1] (0.00ns)   --->   "%accu_8_load = load i16 %accu_8" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4870 'load' 'accu_8_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4871 [1/1] (0.00ns)   --->   "%accu_9_load = load i16 %accu_9" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4871 'load' 'accu_9_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4872 [1/1] (0.00ns)   --->   "%accu_10_load = load i16 %accu_10" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4872 'load' 'accu_10_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4873 [1/1] (0.00ns)   --->   "%accu_11_load = load i16 %accu_11" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4873 'load' 'accu_11_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4874 [1/1] (0.00ns)   --->   "%accu_12_load = load i16 %accu_12" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4874 'load' 'accu_12_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4875 [1/1] (0.00ns)   --->   "%accu_13_load = load i16 %accu_13" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4875 'load' 'accu_13_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4876 [1/1] (0.00ns)   --->   "%accu_14_load = load i16 %accu_14" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4876 'load' 'accu_14_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4877 [1/1] (0.00ns)   --->   "%accu_15_load = load i16 %accu_15" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4877 'load' 'accu_15_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4878 [1/1] (0.00ns)   --->   "%accu_16_load = load i16 %accu_16" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4878 'load' 'accu_16_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4879 [1/1] (0.00ns)   --->   "%accu_17_load = load i16 %accu_17" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4879 'load' 'accu_17_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4880 [1/1] (0.00ns)   --->   "%accu_18_load = load i16 %accu_18" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4880 'load' 'accu_18_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4881 [1/1] (0.00ns)   --->   "%accu_19_load = load i16 %accu_19" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4881 'load' 'accu_19_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4882 [1/1] (0.00ns)   --->   "%accu_20_load = load i16 %accu_20" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4882 'load' 'accu_20_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4883 [1/1] (0.00ns)   --->   "%accu_21_load = load i16 %accu_21" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4883 'load' 'accu_21_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4884 [1/1] (0.00ns)   --->   "%accu_22_load = load i16 %accu_22" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4884 'load' 'accu_22_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4885 [1/1] (0.00ns)   --->   "%accu_23_load = load i16 %accu_23" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4885 'load' 'accu_23_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4886 [1/1] (0.00ns)   --->   "%accu_24_load = load i16 %accu_24" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4886 'load' 'accu_24_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4887 [1/1] (0.00ns)   --->   "%accu_25_load = load i16 %accu_25" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4887 'load' 'accu_25_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4888 [1/1] (0.00ns)   --->   "%accu_26_load = load i16 %accu_26" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4888 'load' 'accu_26_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4889 [1/1] (0.00ns)   --->   "%accu_27_load = load i16 %accu_27" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4889 'load' 'accu_27_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4890 [1/1] (0.00ns)   --->   "%accu_28_load = load i16 %accu_28" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4890 'load' 'accu_28_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4891 [1/1] (0.00ns)   --->   "%accu_29_load = load i16 %accu_29" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4891 'load' 'accu_29_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4892 [1/1] (0.00ns)   --->   "%accu_30_load = load i16 %accu_30" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4892 'load' 'accu_30_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4893 [1/1] (0.00ns)   --->   "%accu_31_load = load i16 %accu_31" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4893 'load' 'accu_31_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%accu_63 = select i1 %icmp_ln137, i16 0, i16 %accu_31_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4894 'select' 'accu_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4895 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%accu_62 = select i1 %icmp_ln137, i16 0, i16 %accu_30_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4895 'select' 'accu_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%accu_61 = select i1 %icmp_ln137, i16 0, i16 %accu_29_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4896 'select' 'accu_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%accu_60 = select i1 %icmp_ln137, i16 0, i16 %accu_28_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4897 'select' 'accu_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%accu_59 = select i1 %icmp_ln137, i16 0, i16 %accu_27_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4898 'select' 'accu_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%accu_58 = select i1 %icmp_ln137, i16 0, i16 %accu_26_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4899 'select' 'accu_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%accu_57 = select i1 %icmp_ln137, i16 0, i16 %accu_25_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4900 'select' 'accu_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%accu_56 = select i1 %icmp_ln137, i16 0, i16 %accu_24_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4901 'select' 'accu_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4902 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%accu_55 = select i1 %icmp_ln137, i16 0, i16 %accu_23_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4902 'select' 'accu_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_704)   --->   "%accu_54 = select i1 %icmp_ln137, i16 0, i16 %accu_22_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4903 'select' 'accu_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4904 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_672)   --->   "%accu_53 = select i1 %icmp_ln137, i16 0, i16 %accu_21_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4904 'select' 'accu_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4905 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_640)   --->   "%accu_52 = select i1 %icmp_ln137, i16 0, i16 %accu_20_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4905 'select' 'accu_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4906 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%accu_51 = select i1 %icmp_ln137, i16 0, i16 %accu_19_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4906 'select' 'accu_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%accu_50 = select i1 %icmp_ln137, i16 0, i16 %accu_18_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4907 'select' 'accu_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%accu_49 = select i1 %icmp_ln137, i16 0, i16 %accu_17_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4908 'select' 'accu_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%accu_48 = select i1 %icmp_ln137, i16 0, i16 %accu_16_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4909 'select' 'accu_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_480)   --->   "%accu_47 = select i1 %icmp_ln137, i16 0, i16 %accu_15_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4910 'select' 'accu_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_448)   --->   "%accu_46 = select i1 %icmp_ln137, i16 0, i16 %accu_14_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4911 'select' 'accu_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4912 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_416)   --->   "%accu_45 = select i1 %icmp_ln137, i16 0, i16 %accu_13_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4912 'select' 'accu_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_384)   --->   "%accu_44 = select i1 %icmp_ln137, i16 0, i16 %accu_12_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4913 'select' 'accu_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_352)   --->   "%accu_43 = select i1 %icmp_ln137, i16 0, i16 %accu_11_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4914 'select' 'accu_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_320)   --->   "%accu_42 = select i1 %icmp_ln137, i16 0, i16 %accu_10_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4915 'select' 'accu_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4916 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_288)   --->   "%accu_41 = select i1 %icmp_ln137, i16 0, i16 %accu_9_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4916 'select' 'accu_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_256)   --->   "%accu_40 = select i1 %icmp_ln137, i16 0, i16 %accu_8_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4917 'select' 'accu_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_224)   --->   "%accu_39 = select i1 %icmp_ln137, i16 0, i16 %accu_7_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4918 'select' 'accu_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4919 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_192)   --->   "%accu_38 = select i1 %icmp_ln137, i16 0, i16 %accu_6_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4919 'select' 'accu_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4920 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_160)   --->   "%accu_37 = select i1 %icmp_ln137, i16 0, i16 %accu_5_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4920 'select' 'accu_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4921 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_128)   --->   "%accu_36 = select i1 %icmp_ln137, i16 0, i16 %accu_4_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4921 'select' 'accu_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4922 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_96)   --->   "%accu_35 = select i1 %icmp_ln137, i16 0, i16 %accu_3_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4922 'select' 'accu_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_64)   --->   "%accu_34 = select i1 %icmp_ln137, i16 0, i16 %accu_2_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4923 'select' 'accu_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4924 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_32)   --->   "%accu_33 = select i1 %icmp_ln137, i16 0, i16 %accu_1_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4924 'select' 'accu_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4925 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%accu_32 = select i1 %icmp_ln137, i16 0, i16 %accu_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:130]   --->   Operation 4925 'select' 'accu_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%empty = trunc i32 %wgt" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 4926 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%xor_ln67 = xor i1 %trunc_ln108, i1 %empty" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4927 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%xor_ln67_1 = xor i1 %xor_ln67, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4928 'xor' 'xor_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%zext_ln169 = zext i1 %xor_ln67_1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4929 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4930 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169 = add i16 %accu_32, i16 %zext_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4930 'add' 'add_ln169' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4931 [1/1] (0.00ns)   --->   "%zext_ln169_33 = zext i2 %add_ln169_1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4931 'zext' 'zext_ln169_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_2 = add i16 %zext_ln169_33, i16 %add_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4932 'add' 'add_ln169_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4933 [1/1] (0.00ns)   --->   "%zext_ln169_34 = zext i2 %add_ln169_3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4933 'zext' 'zext_ln169_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4934 [1/1] (0.00ns)   --->   "%zext_ln169_35 = zext i2 %add_ln169_4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4934 'zext' 'zext_ln169_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4935 [1/1] (1.56ns)   --->   "%add_ln169_5 = add i3 %zext_ln169_35, i3 %zext_ln169_34" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4935 'add' 'add_ln169_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4936 [1/1] (0.00ns)   --->   "%zext_ln169_36 = zext i3 %add_ln169_5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4936 'zext' 'zext_ln169_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4937 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_6 = add i16 %zext_ln169_36, i16 %add_ln169_2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4937 'add' 'add_ln169_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4938 [1/1] (0.00ns)   --->   "%zext_ln169_37 = zext i2 %add_ln169_7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4938 'zext' 'zext_ln169_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4939 [1/1] (0.00ns)   --->   "%zext_ln169_38 = zext i2 %add_ln169_8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4939 'zext' 'zext_ln169_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4940 [1/1] (1.56ns)   --->   "%add_ln169_9 = add i3 %zext_ln169_38, i3 %zext_ln169_37" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4940 'add' 'add_ln169_9' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4941 [1/1] (0.00ns)   --->   "%zext_ln169_39 = zext i3 %add_ln169_9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4941 'zext' 'zext_ln169_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4942 [1/1] (0.00ns)   --->   "%zext_ln169_40 = zext i2 %add_ln169_10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4942 'zext' 'zext_ln169_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4943 [1/1] (0.00ns)   --->   "%zext_ln169_41 = zext i2 %add_ln169_11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4943 'zext' 'zext_ln169_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4944 [1/1] (1.56ns)   --->   "%add_ln169_12 = add i3 %zext_ln169_41, i3 %zext_ln169_40" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4944 'add' 'add_ln169_12' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4945 [1/1] (0.00ns)   --->   "%zext_ln169_42 = zext i3 %add_ln169_12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4945 'zext' 'zext_ln169_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4946 [1/1] (1.65ns)   --->   "%add_ln169_13 = add i4 %zext_ln169_42, i4 %zext_ln169_39" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4946 'add' 'add_ln169_13' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4947 [1/1] (0.00ns)   --->   "%zext_ln169_43 = zext i4 %add_ln169_13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4947 'zext' 'zext_ln169_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_14 = add i16 %zext_ln169_43, i16 %add_ln169_6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4948 'add' 'add_ln169_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4949 [1/1] (0.00ns)   --->   "%zext_ln169_44 = zext i2 %add_ln169_15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4949 'zext' 'zext_ln169_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4950 [1/1] (0.00ns)   --->   "%zext_ln169_45 = zext i2 %add_ln169_16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4950 'zext' 'zext_ln169_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4951 [1/1] (1.56ns)   --->   "%add_ln169_17 = add i3 %zext_ln169_45, i3 %zext_ln169_44" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4951 'add' 'add_ln169_17' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4952 [1/1] (0.00ns)   --->   "%zext_ln169_46 = zext i3 %add_ln169_17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4952 'zext' 'zext_ln169_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4953 [1/1] (0.00ns)   --->   "%zext_ln169_47 = zext i2 %add_ln169_18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4953 'zext' 'zext_ln169_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4954 [1/1] (0.00ns)   --->   "%zext_ln169_48 = zext i2 %add_ln169_19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4954 'zext' 'zext_ln169_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4955 [1/1] (1.56ns)   --->   "%add_ln169_20 = add i3 %zext_ln169_48, i3 %zext_ln169_47" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4955 'add' 'add_ln169_20' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4956 [1/1] (0.00ns)   --->   "%zext_ln169_49 = zext i3 %add_ln169_20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4956 'zext' 'zext_ln169_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4957 [1/1] (1.65ns)   --->   "%add_ln169_21 = add i4 %zext_ln169_49, i4 %zext_ln169_46" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4957 'add' 'add_ln169_21' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4958 [1/1] (0.00ns)   --->   "%zext_ln169_50 = zext i4 %add_ln169_21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4958 'zext' 'zext_ln169_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4959 [1/1] (0.00ns)   --->   "%zext_ln169_51 = zext i2 %add_ln169_22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4959 'zext' 'zext_ln169_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4960 [1/1] (0.00ns)   --->   "%zext_ln169_52 = zext i2 %add_ln169_23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4960 'zext' 'zext_ln169_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4961 [1/1] (1.56ns)   --->   "%add_ln169_24 = add i3 %zext_ln169_52, i3 %zext_ln169_51" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4961 'add' 'add_ln169_24' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4962 [1/1] (0.00ns)   --->   "%zext_ln169_53 = zext i3 %add_ln169_24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4962 'zext' 'zext_ln169_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4963 [1/1] (0.00ns)   --->   "%zext_ln169_54 = zext i2 %add_ln169_25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4963 'zext' 'zext_ln169_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4964 [1/1] (0.00ns)   --->   "%zext_ln169_55 = zext i2 %add_ln169_27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4964 'zext' 'zext_ln169_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4965 [1/1] (1.56ns)   --->   "%add_ln169_28 = add i3 %zext_ln169_55, i3 %zext_ln169_54" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4965 'add' 'add_ln169_28' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4966 [1/1] (0.00ns)   --->   "%zext_ln169_56 = zext i3 %add_ln169_28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4966 'zext' 'zext_ln169_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4967 [1/1] (1.65ns)   --->   "%add_ln169_29 = add i4 %zext_ln169_56, i4 %zext_ln169_53" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4967 'add' 'add_ln169_29' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4968 [1/1] (0.00ns)   --->   "%zext_ln169_57 = zext i4 %add_ln169_29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4968 'zext' 'zext_ln169_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4969 [1/1] (1.73ns)   --->   "%add_ln169_30 = add i5 %zext_ln169_57, i5 %zext_ln169_50" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4969 'add' 'add_ln169_30' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4970 [1/1] (0.00ns)   --->   "%zext_ln169_58 = zext i5 %add_ln169_30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4970 'zext' 'zext_ln169_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4971 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_64 = add i16 %zext_ln169_58, i16 %add_ln169_14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4971 'add' 'accu_64' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_32)   --->   "%empty_1199 = trunc i32 %wgt_1" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 4972 'trunc' 'empty_1199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_32)   --->   "%xor_ln67_64 = xor i1 %trunc_ln108, i1 %empty_1199" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4973 'xor' 'xor_ln67_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_32)   --->   "%xor_ln67_65 = xor i1 %xor_ln67_64, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4974 'xor' 'xor_ln67_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_32)   --->   "%zext_ln169_32 = zext i1 %xor_ln67_65" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4975 'zext' 'zext_ln169_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4976 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_32 = add i16 %accu_33, i16 %zext_ln169_32" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4976 'add' 'add_ln169_32' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4977 [1/1] (0.00ns)   --->   "%zext_ln169_91 = zext i2 %add_ln169_33" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4977 'zext' 'zext_ln169_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_34 = add i16 %zext_ln169_91, i16 %add_ln169_32" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4978 'add' 'add_ln169_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4979 [1/1] (0.00ns)   --->   "%zext_ln169_92 = zext i2 %add_ln169_35" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4979 'zext' 'zext_ln169_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4980 [1/1] (0.00ns)   --->   "%zext_ln169_93 = zext i2 %add_ln169_36" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4980 'zext' 'zext_ln169_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4981 [1/1] (1.56ns)   --->   "%add_ln169_37 = add i3 %zext_ln169_93, i3 %zext_ln169_92" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4981 'add' 'add_ln169_37' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4982 [1/1] (0.00ns)   --->   "%zext_ln169_94 = zext i3 %add_ln169_37" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4982 'zext' 'zext_ln169_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4983 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_38 = add i16 %zext_ln169_94, i16 %add_ln169_34" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4983 'add' 'add_ln169_38' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4984 [1/1] (0.00ns)   --->   "%zext_ln169_95 = zext i2 %add_ln169_39" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4984 'zext' 'zext_ln169_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4985 [1/1] (0.00ns)   --->   "%zext_ln169_97 = zext i2 %add_ln169_40" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4985 'zext' 'zext_ln169_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4986 [1/1] (1.56ns)   --->   "%add_ln169_41 = add i3 %zext_ln169_97, i3 %zext_ln169_95" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4986 'add' 'add_ln169_41' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4987 [1/1] (0.00ns)   --->   "%zext_ln169_98 = zext i3 %add_ln169_41" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4987 'zext' 'zext_ln169_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4988 [1/1] (0.00ns)   --->   "%zext_ln169_99 = zext i2 %add_ln169_42" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4988 'zext' 'zext_ln169_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4989 [1/1] (0.00ns)   --->   "%zext_ln169_100 = zext i2 %add_ln169_43" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4989 'zext' 'zext_ln169_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4990 [1/1] (1.56ns)   --->   "%add_ln169_44 = add i3 %zext_ln169_100, i3 %zext_ln169_99" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4990 'add' 'add_ln169_44' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4991 [1/1] (0.00ns)   --->   "%zext_ln169_101 = zext i3 %add_ln169_44" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4991 'zext' 'zext_ln169_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4992 [1/1] (1.65ns)   --->   "%add_ln169_45 = add i4 %zext_ln169_101, i4 %zext_ln169_98" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4992 'add' 'add_ln169_45' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4993 [1/1] (0.00ns)   --->   "%zext_ln169_102 = zext i4 %add_ln169_45" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4993 'zext' 'zext_ln169_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_46 = add i16 %zext_ln169_102, i16 %add_ln169_38" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4994 'add' 'add_ln169_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4995 [1/1] (0.00ns)   --->   "%zext_ln169_103 = zext i2 %add_ln169_47" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4995 'zext' 'zext_ln169_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4996 [1/1] (0.00ns)   --->   "%zext_ln169_104 = zext i2 %add_ln169_48" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4996 'zext' 'zext_ln169_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4997 [1/1] (1.56ns)   --->   "%add_ln169_49 = add i3 %zext_ln169_104, i3 %zext_ln169_103" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4997 'add' 'add_ln169_49' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4998 [1/1] (0.00ns)   --->   "%zext_ln169_105 = zext i3 %add_ln169_49" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4998 'zext' 'zext_ln169_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4999 [1/1] (0.00ns)   --->   "%zext_ln169_106 = zext i2 %add_ln169_50" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 4999 'zext' 'zext_ln169_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5000 [1/1] (0.00ns)   --->   "%zext_ln169_107 = zext i2 %add_ln169_51" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5000 'zext' 'zext_ln169_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5001 [1/1] (1.56ns)   --->   "%add_ln169_52 = add i3 %zext_ln169_107, i3 %zext_ln169_106" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5001 'add' 'add_ln169_52' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5002 [1/1] (0.00ns)   --->   "%zext_ln169_108 = zext i3 %add_ln169_52" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5002 'zext' 'zext_ln169_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5003 [1/1] (1.65ns)   --->   "%add_ln169_53 = add i4 %zext_ln169_108, i4 %zext_ln169_105" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5003 'add' 'add_ln169_53' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5004 [1/1] (0.00ns)   --->   "%zext_ln169_109 = zext i4 %add_ln169_53" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5004 'zext' 'zext_ln169_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5005 [1/1] (0.00ns)   --->   "%zext_ln169_110 = zext i2 %add_ln169_54" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5005 'zext' 'zext_ln169_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5006 [1/1] (0.00ns)   --->   "%zext_ln169_111 = zext i2 %add_ln169_55" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5006 'zext' 'zext_ln169_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5007 [1/1] (1.56ns)   --->   "%add_ln169_56 = add i3 %zext_ln169_111, i3 %zext_ln169_110" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5007 'add' 'add_ln169_56' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5008 [1/1] (0.00ns)   --->   "%zext_ln169_112 = zext i3 %add_ln169_56" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5008 'zext' 'zext_ln169_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5009 [1/1] (0.00ns)   --->   "%zext_ln169_113 = zext i2 %add_ln169_57" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5009 'zext' 'zext_ln169_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5010 [1/1] (0.00ns)   --->   "%zext_ln169_114 = zext i2 %add_ln169_59" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5010 'zext' 'zext_ln169_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5011 [1/1] (1.56ns)   --->   "%add_ln169_60 = add i3 %zext_ln169_114, i3 %zext_ln169_113" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5011 'add' 'add_ln169_60' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5012 [1/1] (0.00ns)   --->   "%zext_ln169_115 = zext i3 %add_ln169_60" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5012 'zext' 'zext_ln169_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5013 [1/1] (1.65ns)   --->   "%add_ln169_61 = add i4 %zext_ln169_115, i4 %zext_ln169_112" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5013 'add' 'add_ln169_61' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5014 [1/1] (0.00ns)   --->   "%zext_ln169_116 = zext i4 %add_ln169_61" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5014 'zext' 'zext_ln169_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5015 [1/1] (1.73ns)   --->   "%add_ln169_62 = add i5 %zext_ln169_116, i5 %zext_ln169_109" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5015 'add' 'add_ln169_62' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5016 [1/1] (0.00ns)   --->   "%zext_ln169_117 = zext i5 %add_ln169_62" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5016 'zext' 'zext_ln169_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5017 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_65 = add i16 %zext_ln169_117, i16 %add_ln169_46" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5017 'add' 'accu_65' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5018 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_64)   --->   "%empty_1200 = trunc i32 %wgt_2" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5018 'trunc' 'empty_1200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_64)   --->   "%xor_ln67_128 = xor i1 %trunc_ln108, i1 %empty_1200" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5019 'xor' 'xor_ln67_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5020 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_64)   --->   "%xor_ln67_129 = xor i1 %xor_ln67_128, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5020 'xor' 'xor_ln67_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5021 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_64)   --->   "%zext_ln169_64 = zext i1 %xor_ln67_129" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5021 'zext' 'zext_ln169_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5022 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_64 = add i16 %accu_34, i16 %zext_ln169_64" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5022 'add' 'add_ln169_64' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5023 [1/1] (0.00ns)   --->   "%zext_ln169_150 = zext i2 %add_ln169_65" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5023 'zext' 'zext_ln169_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_66 = add i16 %zext_ln169_150, i16 %add_ln169_64" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5024 'add' 'add_ln169_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5025 [1/1] (0.00ns)   --->   "%zext_ln169_151 = zext i2 %add_ln169_67" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5025 'zext' 'zext_ln169_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5026 [1/1] (0.00ns)   --->   "%zext_ln169_152 = zext i2 %add_ln169_68" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5026 'zext' 'zext_ln169_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5027 [1/1] (1.56ns)   --->   "%add_ln169_69 = add i3 %zext_ln169_152, i3 %zext_ln169_151" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5027 'add' 'add_ln169_69' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5028 [1/1] (0.00ns)   --->   "%zext_ln169_153 = zext i3 %add_ln169_69" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5028 'zext' 'zext_ln169_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5029 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_70 = add i16 %zext_ln169_153, i16 %add_ln169_66" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5029 'add' 'add_ln169_70' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5030 [1/1] (0.00ns)   --->   "%zext_ln169_154 = zext i2 %add_ln169_71" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5030 'zext' 'zext_ln169_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5031 [1/1] (0.00ns)   --->   "%zext_ln169_155 = zext i2 %add_ln169_72" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5031 'zext' 'zext_ln169_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5032 [1/1] (1.56ns)   --->   "%add_ln169_73 = add i3 %zext_ln169_155, i3 %zext_ln169_154" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5032 'add' 'add_ln169_73' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5033 [1/1] (0.00ns)   --->   "%zext_ln169_156 = zext i3 %add_ln169_73" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5033 'zext' 'zext_ln169_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5034 [1/1] (0.00ns)   --->   "%zext_ln169_157 = zext i2 %add_ln169_74" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5034 'zext' 'zext_ln169_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5035 [1/1] (0.00ns)   --->   "%zext_ln169_158 = zext i2 %add_ln169_75" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5035 'zext' 'zext_ln169_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5036 [1/1] (1.56ns)   --->   "%add_ln169_76 = add i3 %zext_ln169_158, i3 %zext_ln169_157" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5036 'add' 'add_ln169_76' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5037 [1/1] (0.00ns)   --->   "%zext_ln169_159 = zext i3 %add_ln169_76" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5037 'zext' 'zext_ln169_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5038 [1/1] (1.65ns)   --->   "%add_ln169_77 = add i4 %zext_ln169_159, i4 %zext_ln169_156" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5038 'add' 'add_ln169_77' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5039 [1/1] (0.00ns)   --->   "%zext_ln169_161 = zext i4 %add_ln169_77" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5039 'zext' 'zext_ln169_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_78 = add i16 %zext_ln169_161, i16 %add_ln169_70" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5040 'add' 'add_ln169_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5041 [1/1] (0.00ns)   --->   "%zext_ln169_162 = zext i2 %add_ln169_79" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5041 'zext' 'zext_ln169_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5042 [1/1] (0.00ns)   --->   "%zext_ln169_163 = zext i2 %add_ln169_80" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5042 'zext' 'zext_ln169_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5043 [1/1] (1.56ns)   --->   "%add_ln169_81 = add i3 %zext_ln169_163, i3 %zext_ln169_162" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5043 'add' 'add_ln169_81' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5044 [1/1] (0.00ns)   --->   "%zext_ln169_164 = zext i3 %add_ln169_81" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5044 'zext' 'zext_ln169_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5045 [1/1] (0.00ns)   --->   "%zext_ln169_165 = zext i2 %add_ln169_82" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5045 'zext' 'zext_ln169_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5046 [1/1] (0.00ns)   --->   "%zext_ln169_166 = zext i2 %add_ln169_83" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5046 'zext' 'zext_ln169_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5047 [1/1] (1.56ns)   --->   "%add_ln169_84 = add i3 %zext_ln169_166, i3 %zext_ln169_165" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5047 'add' 'add_ln169_84' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5048 [1/1] (0.00ns)   --->   "%zext_ln169_167 = zext i3 %add_ln169_84" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5048 'zext' 'zext_ln169_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5049 [1/1] (1.65ns)   --->   "%add_ln169_85 = add i4 %zext_ln169_167, i4 %zext_ln169_164" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5049 'add' 'add_ln169_85' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5050 [1/1] (0.00ns)   --->   "%zext_ln169_168 = zext i4 %add_ln169_85" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5050 'zext' 'zext_ln169_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5051 [1/1] (0.00ns)   --->   "%zext_ln169_169 = zext i2 %add_ln169_86" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5051 'zext' 'zext_ln169_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5052 [1/1] (0.00ns)   --->   "%zext_ln169_170 = zext i2 %add_ln169_87" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5052 'zext' 'zext_ln169_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5053 [1/1] (1.56ns)   --->   "%add_ln169_88 = add i3 %zext_ln169_170, i3 %zext_ln169_169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5053 'add' 'add_ln169_88' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5054 [1/1] (0.00ns)   --->   "%zext_ln169_171 = zext i3 %add_ln169_88" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5054 'zext' 'zext_ln169_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5055 [1/1] (0.00ns)   --->   "%zext_ln169_172 = zext i2 %add_ln169_89" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5055 'zext' 'zext_ln169_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5056 [1/1] (0.00ns)   --->   "%zext_ln169_173 = zext i2 %add_ln169_91" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5056 'zext' 'zext_ln169_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5057 [1/1] (1.56ns)   --->   "%add_ln169_92 = add i3 %zext_ln169_173, i3 %zext_ln169_172" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5057 'add' 'add_ln169_92' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5058 [1/1] (0.00ns)   --->   "%zext_ln169_174 = zext i3 %add_ln169_92" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5058 'zext' 'zext_ln169_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5059 [1/1] (1.65ns)   --->   "%add_ln169_93 = add i4 %zext_ln169_174, i4 %zext_ln169_171" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5059 'add' 'add_ln169_93' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5060 [1/1] (0.00ns)   --->   "%zext_ln169_175 = zext i4 %add_ln169_93" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5060 'zext' 'zext_ln169_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5061 [1/1] (1.73ns)   --->   "%add_ln169_94 = add i5 %zext_ln169_175, i5 %zext_ln169_168" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5061 'add' 'add_ln169_94' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5062 [1/1] (0.00ns)   --->   "%zext_ln169_176 = zext i5 %add_ln169_94" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5062 'zext' 'zext_ln169_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5063 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_66 = add i16 %zext_ln169_176, i16 %add_ln169_78" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5063 'add' 'accu_66' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5064 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_96)   --->   "%empty_1201 = trunc i32 %wgt_3" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5064 'trunc' 'empty_1201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5065 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_96)   --->   "%xor_ln67_192 = xor i1 %trunc_ln108, i1 %empty_1201" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5065 'xor' 'xor_ln67_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_96)   --->   "%xor_ln67_193 = xor i1 %xor_ln67_192, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5066 'xor' 'xor_ln67_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_96)   --->   "%zext_ln169_96 = zext i1 %xor_ln67_193" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5067 'zext' 'zext_ln169_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5068 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_96 = add i16 %accu_35, i16 %zext_ln169_96" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5068 'add' 'add_ln169_96' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5069 [1/1] (0.00ns)   --->   "%zext_ln169_209 = zext i2 %add_ln169_97" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5069 'zext' 'zext_ln169_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_98 = add i16 %zext_ln169_209, i16 %add_ln169_96" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5070 'add' 'add_ln169_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5071 [1/1] (0.00ns)   --->   "%zext_ln169_210 = zext i2 %add_ln169_99" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5071 'zext' 'zext_ln169_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5072 [1/1] (0.00ns)   --->   "%zext_ln169_211 = zext i2 %add_ln169_100" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5072 'zext' 'zext_ln169_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5073 [1/1] (1.56ns)   --->   "%add_ln169_101 = add i3 %zext_ln169_211, i3 %zext_ln169_210" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5073 'add' 'add_ln169_101' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5074 [1/1] (0.00ns)   --->   "%zext_ln169_212 = zext i3 %add_ln169_101" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5074 'zext' 'zext_ln169_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5075 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_102 = add i16 %zext_ln169_212, i16 %add_ln169_98" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5075 'add' 'add_ln169_102' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5076 [1/1] (0.00ns)   --->   "%zext_ln169_213 = zext i2 %add_ln169_103" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5076 'zext' 'zext_ln169_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5077 [1/1] (0.00ns)   --->   "%zext_ln169_214 = zext i2 %add_ln169_104" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5077 'zext' 'zext_ln169_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5078 [1/1] (1.56ns)   --->   "%add_ln169_105 = add i3 %zext_ln169_214, i3 %zext_ln169_213" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5078 'add' 'add_ln169_105' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5079 [1/1] (0.00ns)   --->   "%zext_ln169_215 = zext i3 %add_ln169_105" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5079 'zext' 'zext_ln169_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5080 [1/1] (0.00ns)   --->   "%zext_ln169_216 = zext i2 %add_ln169_106" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5080 'zext' 'zext_ln169_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5081 [1/1] (0.00ns)   --->   "%zext_ln169_217 = zext i2 %add_ln169_107" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5081 'zext' 'zext_ln169_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5082 [1/1] (1.56ns)   --->   "%add_ln169_108 = add i3 %zext_ln169_217, i3 %zext_ln169_216" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5082 'add' 'add_ln169_108' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5083 [1/1] (0.00ns)   --->   "%zext_ln169_218 = zext i3 %add_ln169_108" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5083 'zext' 'zext_ln169_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5084 [1/1] (1.65ns)   --->   "%add_ln169_109 = add i4 %zext_ln169_218, i4 %zext_ln169_215" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5084 'add' 'add_ln169_109' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5085 [1/1] (0.00ns)   --->   "%zext_ln169_219 = zext i4 %add_ln169_109" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5085 'zext' 'zext_ln169_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_110 = add i16 %zext_ln169_219, i16 %add_ln169_102" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5086 'add' 'add_ln169_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5087 [1/1] (0.00ns)   --->   "%zext_ln169_220 = zext i2 %add_ln169_111" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5087 'zext' 'zext_ln169_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5088 [1/1] (0.00ns)   --->   "%zext_ln169_221 = zext i2 %add_ln169_112" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5088 'zext' 'zext_ln169_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5089 [1/1] (1.56ns)   --->   "%add_ln169_113 = add i3 %zext_ln169_221, i3 %zext_ln169_220" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5089 'add' 'add_ln169_113' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5090 [1/1] (0.00ns)   --->   "%zext_ln169_222 = zext i3 %add_ln169_113" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5090 'zext' 'zext_ln169_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5091 [1/1] (0.00ns)   --->   "%zext_ln169_223 = zext i2 %add_ln169_114" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5091 'zext' 'zext_ln169_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5092 [1/1] (0.00ns)   --->   "%zext_ln169_225 = zext i2 %add_ln169_115" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5092 'zext' 'zext_ln169_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5093 [1/1] (1.56ns)   --->   "%add_ln169_116 = add i3 %zext_ln169_225, i3 %zext_ln169_223" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5093 'add' 'add_ln169_116' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5094 [1/1] (0.00ns)   --->   "%zext_ln169_226 = zext i3 %add_ln169_116" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5094 'zext' 'zext_ln169_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5095 [1/1] (1.65ns)   --->   "%add_ln169_117 = add i4 %zext_ln169_226, i4 %zext_ln169_222" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5095 'add' 'add_ln169_117' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5096 [1/1] (0.00ns)   --->   "%zext_ln169_227 = zext i4 %add_ln169_117" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5096 'zext' 'zext_ln169_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5097 [1/1] (0.00ns)   --->   "%zext_ln169_228 = zext i2 %add_ln169_118" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5097 'zext' 'zext_ln169_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5098 [1/1] (0.00ns)   --->   "%zext_ln169_229 = zext i2 %add_ln169_119" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5098 'zext' 'zext_ln169_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5099 [1/1] (1.56ns)   --->   "%add_ln169_120 = add i3 %zext_ln169_229, i3 %zext_ln169_228" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5099 'add' 'add_ln169_120' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5100 [1/1] (0.00ns)   --->   "%zext_ln169_230 = zext i3 %add_ln169_120" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5100 'zext' 'zext_ln169_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5101 [1/1] (0.00ns)   --->   "%zext_ln169_231 = zext i2 %add_ln169_121" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5101 'zext' 'zext_ln169_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5102 [1/1] (0.00ns)   --->   "%zext_ln169_232 = zext i2 %add_ln169_123" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5102 'zext' 'zext_ln169_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5103 [1/1] (1.56ns)   --->   "%add_ln169_124 = add i3 %zext_ln169_232, i3 %zext_ln169_231" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5103 'add' 'add_ln169_124' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5104 [1/1] (0.00ns)   --->   "%zext_ln169_233 = zext i3 %add_ln169_124" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5104 'zext' 'zext_ln169_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5105 [1/1] (1.65ns)   --->   "%add_ln169_125 = add i4 %zext_ln169_233, i4 %zext_ln169_230" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5105 'add' 'add_ln169_125' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5106 [1/1] (0.00ns)   --->   "%zext_ln169_234 = zext i4 %add_ln169_125" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5106 'zext' 'zext_ln169_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5107 [1/1] (1.73ns)   --->   "%add_ln169_126 = add i5 %zext_ln169_234, i5 %zext_ln169_227" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5107 'add' 'add_ln169_126' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5108 [1/1] (0.00ns)   --->   "%zext_ln169_235 = zext i5 %add_ln169_126" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5108 'zext' 'zext_ln169_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5109 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_67 = add i16 %zext_ln169_235, i16 %add_ln169_110" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5109 'add' 'accu_67' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5110 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_128)   --->   "%empty_1202 = trunc i32 %wgt_4" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5110 'trunc' 'empty_1202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5111 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_128)   --->   "%xor_ln67_256 = xor i1 %trunc_ln108, i1 %empty_1202" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5111 'xor' 'xor_ln67_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_128)   --->   "%xor_ln67_257 = xor i1 %xor_ln67_256, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5112 'xor' 'xor_ln67_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5113 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_128)   --->   "%zext_ln169_128 = zext i1 %xor_ln67_257" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5113 'zext' 'zext_ln169_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5114 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_128 = add i16 %accu_36, i16 %zext_ln169_128" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5114 'add' 'add_ln169_128' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5115 [1/1] (0.00ns)   --->   "%zext_ln169_268 = zext i2 %add_ln169_129" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5115 'zext' 'zext_ln169_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_130 = add i16 %zext_ln169_268, i16 %add_ln169_128" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5116 'add' 'add_ln169_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5117 [1/1] (0.00ns)   --->   "%zext_ln169_269 = zext i2 %add_ln169_131" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5117 'zext' 'zext_ln169_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5118 [1/1] (0.00ns)   --->   "%zext_ln169_270 = zext i2 %add_ln169_132" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5118 'zext' 'zext_ln169_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5119 [1/1] (1.56ns)   --->   "%add_ln169_133 = add i3 %zext_ln169_270, i3 %zext_ln169_269" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5119 'add' 'add_ln169_133' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5120 [1/1] (0.00ns)   --->   "%zext_ln169_271 = zext i3 %add_ln169_133" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5120 'zext' 'zext_ln169_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5121 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_134 = add i16 %zext_ln169_271, i16 %add_ln169_130" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5121 'add' 'add_ln169_134' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5122 [1/1] (0.00ns)   --->   "%zext_ln169_272 = zext i2 %add_ln169_135" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5122 'zext' 'zext_ln169_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5123 [1/1] (0.00ns)   --->   "%zext_ln169_273 = zext i2 %add_ln169_136" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5123 'zext' 'zext_ln169_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5124 [1/1] (1.56ns)   --->   "%add_ln169_137 = add i3 %zext_ln169_273, i3 %zext_ln169_272" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5124 'add' 'add_ln169_137' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5125 [1/1] (0.00ns)   --->   "%zext_ln169_274 = zext i3 %add_ln169_137" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5125 'zext' 'zext_ln169_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5126 [1/1] (0.00ns)   --->   "%zext_ln169_275 = zext i2 %add_ln169_138" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5126 'zext' 'zext_ln169_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5127 [1/1] (0.00ns)   --->   "%zext_ln169_276 = zext i2 %add_ln169_139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5127 'zext' 'zext_ln169_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5128 [1/1] (1.56ns)   --->   "%add_ln169_140 = add i3 %zext_ln169_276, i3 %zext_ln169_275" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5128 'add' 'add_ln169_140' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5129 [1/1] (0.00ns)   --->   "%zext_ln169_277 = zext i3 %add_ln169_140" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5129 'zext' 'zext_ln169_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5130 [1/1] (1.65ns)   --->   "%add_ln169_141 = add i4 %zext_ln169_277, i4 %zext_ln169_274" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5130 'add' 'add_ln169_141' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5131 [1/1] (0.00ns)   --->   "%zext_ln169_278 = zext i4 %add_ln169_141" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5131 'zext' 'zext_ln169_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_142 = add i16 %zext_ln169_278, i16 %add_ln169_134" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5132 'add' 'add_ln169_142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5133 [1/1] (0.00ns)   --->   "%zext_ln169_279 = zext i2 %add_ln169_143" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5133 'zext' 'zext_ln169_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5134 [1/1] (0.00ns)   --->   "%zext_ln169_280 = zext i2 %add_ln169_144" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5134 'zext' 'zext_ln169_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5135 [1/1] (1.56ns)   --->   "%add_ln169_145 = add i3 %zext_ln169_280, i3 %zext_ln169_279" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5135 'add' 'add_ln169_145' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5136 [1/1] (0.00ns)   --->   "%zext_ln169_281 = zext i3 %add_ln169_145" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5136 'zext' 'zext_ln169_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5137 [1/1] (0.00ns)   --->   "%zext_ln169_282 = zext i2 %add_ln169_146" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5137 'zext' 'zext_ln169_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5138 [1/1] (0.00ns)   --->   "%zext_ln169_283 = zext i2 %add_ln169_147" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5138 'zext' 'zext_ln169_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5139 [1/1] (1.56ns)   --->   "%add_ln169_148 = add i3 %zext_ln169_283, i3 %zext_ln169_282" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5139 'add' 'add_ln169_148' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5140 [1/1] (0.00ns)   --->   "%zext_ln169_284 = zext i3 %add_ln169_148" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5140 'zext' 'zext_ln169_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5141 [1/1] (1.65ns)   --->   "%add_ln169_149 = add i4 %zext_ln169_284, i4 %zext_ln169_281" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5141 'add' 'add_ln169_149' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5142 [1/1] (0.00ns)   --->   "%zext_ln169_285 = zext i4 %add_ln169_149" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5142 'zext' 'zext_ln169_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5143 [1/1] (0.00ns)   --->   "%zext_ln169_286 = zext i2 %add_ln169_150" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5143 'zext' 'zext_ln169_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5144 [1/1] (0.00ns)   --->   "%zext_ln169_287 = zext i2 %add_ln169_151" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5144 'zext' 'zext_ln169_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5145 [1/1] (1.56ns)   --->   "%add_ln169_152 = add i3 %zext_ln169_287, i3 %zext_ln169_286" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5145 'add' 'add_ln169_152' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5146 [1/1] (0.00ns)   --->   "%zext_ln169_289 = zext i3 %add_ln169_152" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5146 'zext' 'zext_ln169_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5147 [1/1] (0.00ns)   --->   "%zext_ln169_290 = zext i2 %add_ln169_153" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5147 'zext' 'zext_ln169_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5148 [1/1] (0.00ns)   --->   "%zext_ln169_291 = zext i2 %add_ln169_155" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5148 'zext' 'zext_ln169_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5149 [1/1] (1.56ns)   --->   "%add_ln169_156 = add i3 %zext_ln169_291, i3 %zext_ln169_290" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5149 'add' 'add_ln169_156' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5150 [1/1] (0.00ns)   --->   "%zext_ln169_292 = zext i3 %add_ln169_156" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5150 'zext' 'zext_ln169_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5151 [1/1] (1.65ns)   --->   "%add_ln169_157 = add i4 %zext_ln169_292, i4 %zext_ln169_289" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5151 'add' 'add_ln169_157' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5152 [1/1] (0.00ns)   --->   "%zext_ln169_293 = zext i4 %add_ln169_157" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5152 'zext' 'zext_ln169_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5153 [1/1] (1.73ns)   --->   "%add_ln169_158 = add i5 %zext_ln169_293, i5 %zext_ln169_285" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5153 'add' 'add_ln169_158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5154 [1/1] (0.00ns)   --->   "%zext_ln169_294 = zext i5 %add_ln169_158" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5154 'zext' 'zext_ln169_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5155 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_68 = add i16 %zext_ln169_294, i16 %add_ln169_142" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5155 'add' 'accu_68' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5156 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_160)   --->   "%empty_1203 = trunc i32 %wgt_5" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5156 'trunc' 'empty_1203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5157 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_160)   --->   "%xor_ln67_320 = xor i1 %trunc_ln108, i1 %empty_1203" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5157 'xor' 'xor_ln67_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5158 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_160)   --->   "%xor_ln67_321 = xor i1 %xor_ln67_320, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5158 'xor' 'xor_ln67_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5159 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_160)   --->   "%zext_ln169_160 = zext i1 %xor_ln67_321" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5159 'zext' 'zext_ln169_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5160 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_160 = add i16 %accu_37, i16 %zext_ln169_160" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5160 'add' 'add_ln169_160' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5161 [1/1] (0.00ns)   --->   "%zext_ln169_327 = zext i2 %add_ln169_161" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5161 'zext' 'zext_ln169_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_162 = add i16 %zext_ln169_327, i16 %add_ln169_160" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5162 'add' 'add_ln169_162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5163 [1/1] (0.00ns)   --->   "%zext_ln169_328 = zext i2 %add_ln169_163" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5163 'zext' 'zext_ln169_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5164 [1/1] (0.00ns)   --->   "%zext_ln169_329 = zext i2 %add_ln169_164" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5164 'zext' 'zext_ln169_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5165 [1/1] (1.56ns)   --->   "%add_ln169_165 = add i3 %zext_ln169_329, i3 %zext_ln169_328" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5165 'add' 'add_ln169_165' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5166 [1/1] (0.00ns)   --->   "%zext_ln169_330 = zext i3 %add_ln169_165" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5166 'zext' 'zext_ln169_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5167 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_166 = add i16 %zext_ln169_330, i16 %add_ln169_162" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5167 'add' 'add_ln169_166' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5168 [1/1] (0.00ns)   --->   "%zext_ln169_331 = zext i2 %add_ln169_167" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5168 'zext' 'zext_ln169_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5169 [1/1] (0.00ns)   --->   "%zext_ln169_332 = zext i2 %add_ln169_168" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5169 'zext' 'zext_ln169_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5170 [1/1] (1.56ns)   --->   "%add_ln169_169 = add i3 %zext_ln169_332, i3 %zext_ln169_331" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5170 'add' 'add_ln169_169' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5171 [1/1] (0.00ns)   --->   "%zext_ln169_333 = zext i3 %add_ln169_169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5171 'zext' 'zext_ln169_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5172 [1/1] (0.00ns)   --->   "%zext_ln169_334 = zext i2 %add_ln169_170" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5172 'zext' 'zext_ln169_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5173 [1/1] (0.00ns)   --->   "%zext_ln169_335 = zext i2 %add_ln169_171" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5173 'zext' 'zext_ln169_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5174 [1/1] (1.56ns)   --->   "%add_ln169_172 = add i3 %zext_ln169_335, i3 %zext_ln169_334" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5174 'add' 'add_ln169_172' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5175 [1/1] (0.00ns)   --->   "%zext_ln169_336 = zext i3 %add_ln169_172" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5175 'zext' 'zext_ln169_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5176 [1/1] (1.65ns)   --->   "%add_ln169_173 = add i4 %zext_ln169_336, i4 %zext_ln169_333" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5176 'add' 'add_ln169_173' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5177 [1/1] (0.00ns)   --->   "%zext_ln169_337 = zext i4 %add_ln169_173" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5177 'zext' 'zext_ln169_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_174 = add i16 %zext_ln169_337, i16 %add_ln169_166" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5178 'add' 'add_ln169_174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5179 [1/1] (0.00ns)   --->   "%zext_ln169_338 = zext i2 %add_ln169_175" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5179 'zext' 'zext_ln169_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5180 [1/1] (0.00ns)   --->   "%zext_ln169_339 = zext i2 %add_ln169_176" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5180 'zext' 'zext_ln169_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5181 [1/1] (1.56ns)   --->   "%add_ln169_177 = add i3 %zext_ln169_339, i3 %zext_ln169_338" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5181 'add' 'add_ln169_177' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5182 [1/1] (0.00ns)   --->   "%zext_ln169_340 = zext i3 %add_ln169_177" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5182 'zext' 'zext_ln169_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5183 [1/1] (0.00ns)   --->   "%zext_ln169_341 = zext i2 %add_ln169_178" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5183 'zext' 'zext_ln169_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5184 [1/1] (0.00ns)   --->   "%zext_ln169_342 = zext i2 %add_ln169_179" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5184 'zext' 'zext_ln169_342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5185 [1/1] (1.56ns)   --->   "%add_ln169_180 = add i3 %zext_ln169_342, i3 %zext_ln169_341" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5185 'add' 'add_ln169_180' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5186 [1/1] (0.00ns)   --->   "%zext_ln169_343 = zext i3 %add_ln169_180" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5186 'zext' 'zext_ln169_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5187 [1/1] (1.65ns)   --->   "%add_ln169_181 = add i4 %zext_ln169_343, i4 %zext_ln169_340" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5187 'add' 'add_ln169_181' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5188 [1/1] (0.00ns)   --->   "%zext_ln169_344 = zext i4 %add_ln169_181" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5188 'zext' 'zext_ln169_344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5189 [1/1] (0.00ns)   --->   "%zext_ln169_345 = zext i2 %add_ln169_182" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5189 'zext' 'zext_ln169_345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5190 [1/1] (0.00ns)   --->   "%zext_ln169_346 = zext i2 %add_ln169_183" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5190 'zext' 'zext_ln169_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5191 [1/1] (1.56ns)   --->   "%add_ln169_184 = add i3 %zext_ln169_346, i3 %zext_ln169_345" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5191 'add' 'add_ln169_184' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5192 [1/1] (0.00ns)   --->   "%zext_ln169_347 = zext i3 %add_ln169_184" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5192 'zext' 'zext_ln169_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5193 [1/1] (0.00ns)   --->   "%zext_ln169_348 = zext i2 %add_ln169_185" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5193 'zext' 'zext_ln169_348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5194 [1/1] (0.00ns)   --->   "%zext_ln169_349 = zext i2 %add_ln169_187" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5194 'zext' 'zext_ln169_349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5195 [1/1] (1.56ns)   --->   "%add_ln169_188 = add i3 %zext_ln169_349, i3 %zext_ln169_348" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5195 'add' 'add_ln169_188' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5196 [1/1] (0.00ns)   --->   "%zext_ln169_350 = zext i3 %add_ln169_188" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5196 'zext' 'zext_ln169_350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5197 [1/1] (1.65ns)   --->   "%add_ln169_189 = add i4 %zext_ln169_350, i4 %zext_ln169_347" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5197 'add' 'add_ln169_189' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5198 [1/1] (0.00ns)   --->   "%zext_ln169_351 = zext i4 %add_ln169_189" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5198 'zext' 'zext_ln169_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5199 [1/1] (1.73ns)   --->   "%add_ln169_190 = add i5 %zext_ln169_351, i5 %zext_ln169_344" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5199 'add' 'add_ln169_190' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5200 [1/1] (0.00ns)   --->   "%zext_ln169_353 = zext i5 %add_ln169_190" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5200 'zext' 'zext_ln169_353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5201 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_69 = add i16 %zext_ln169_353, i16 %add_ln169_174" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5201 'add' 'accu_69' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_192)   --->   "%empty_1204 = trunc i32 %wgt_6" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5202 'trunc' 'empty_1204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_192)   --->   "%xor_ln67_384 = xor i1 %trunc_ln108, i1 %empty_1204" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5203 'xor' 'xor_ln67_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_192)   --->   "%xor_ln67_385 = xor i1 %xor_ln67_384, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5204 'xor' 'xor_ln67_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5205 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_192)   --->   "%zext_ln169_192 = zext i1 %xor_ln67_385" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5205 'zext' 'zext_ln169_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5206 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_192 = add i16 %accu_38, i16 %zext_ln169_192" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5206 'add' 'add_ln169_192' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5207 [1/1] (0.00ns)   --->   "%zext_ln169_386 = zext i2 %add_ln169_193" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5207 'zext' 'zext_ln169_386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_194 = add i16 %zext_ln169_386, i16 %add_ln169_192" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5208 'add' 'add_ln169_194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5209 [1/1] (0.00ns)   --->   "%zext_ln169_387 = zext i2 %add_ln169_195" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5209 'zext' 'zext_ln169_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5210 [1/1] (0.00ns)   --->   "%zext_ln169_388 = zext i2 %add_ln169_196" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5210 'zext' 'zext_ln169_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5211 [1/1] (1.56ns)   --->   "%add_ln169_197 = add i3 %zext_ln169_388, i3 %zext_ln169_387" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5211 'add' 'add_ln169_197' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5212 [1/1] (0.00ns)   --->   "%zext_ln169_389 = zext i3 %add_ln169_197" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5212 'zext' 'zext_ln169_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5213 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_198 = add i16 %zext_ln169_389, i16 %add_ln169_194" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5213 'add' 'add_ln169_198' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5214 [1/1] (0.00ns)   --->   "%zext_ln169_390 = zext i2 %add_ln169_199" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5214 'zext' 'zext_ln169_390' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5215 [1/1] (0.00ns)   --->   "%zext_ln169_391 = zext i2 %add_ln169_200" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5215 'zext' 'zext_ln169_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5216 [1/1] (1.56ns)   --->   "%add_ln169_201 = add i3 %zext_ln169_391, i3 %zext_ln169_390" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5216 'add' 'add_ln169_201' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5217 [1/1] (0.00ns)   --->   "%zext_ln169_392 = zext i3 %add_ln169_201" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5217 'zext' 'zext_ln169_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5218 [1/1] (0.00ns)   --->   "%zext_ln169_393 = zext i2 %add_ln169_202" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5218 'zext' 'zext_ln169_393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5219 [1/1] (0.00ns)   --->   "%zext_ln169_394 = zext i2 %add_ln169_203" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5219 'zext' 'zext_ln169_394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5220 [1/1] (1.56ns)   --->   "%add_ln169_204 = add i3 %zext_ln169_394, i3 %zext_ln169_393" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5220 'add' 'add_ln169_204' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5221 [1/1] (0.00ns)   --->   "%zext_ln169_395 = zext i3 %add_ln169_204" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5221 'zext' 'zext_ln169_395' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5222 [1/1] (1.65ns)   --->   "%add_ln169_205 = add i4 %zext_ln169_395, i4 %zext_ln169_392" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5222 'add' 'add_ln169_205' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5223 [1/1] (0.00ns)   --->   "%zext_ln169_396 = zext i4 %add_ln169_205" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5223 'zext' 'zext_ln169_396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_206 = add i16 %zext_ln169_396, i16 %add_ln169_198" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5224 'add' 'add_ln169_206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5225 [1/1] (0.00ns)   --->   "%zext_ln169_397 = zext i2 %add_ln169_207" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5225 'zext' 'zext_ln169_397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5226 [1/1] (0.00ns)   --->   "%zext_ln169_398 = zext i2 %add_ln169_208" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5226 'zext' 'zext_ln169_398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5227 [1/1] (1.56ns)   --->   "%add_ln169_209 = add i3 %zext_ln169_398, i3 %zext_ln169_397" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5227 'add' 'add_ln169_209' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5228 [1/1] (0.00ns)   --->   "%zext_ln169_399 = zext i3 %add_ln169_209" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5228 'zext' 'zext_ln169_399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5229 [1/1] (0.00ns)   --->   "%zext_ln169_400 = zext i2 %add_ln169_210" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5229 'zext' 'zext_ln169_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5230 [1/1] (0.00ns)   --->   "%zext_ln169_401 = zext i2 %add_ln169_211" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5230 'zext' 'zext_ln169_401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5231 [1/1] (1.56ns)   --->   "%add_ln169_212 = add i3 %zext_ln169_401, i3 %zext_ln169_400" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5231 'add' 'add_ln169_212' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5232 [1/1] (0.00ns)   --->   "%zext_ln169_402 = zext i3 %add_ln169_212" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5232 'zext' 'zext_ln169_402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5233 [1/1] (1.65ns)   --->   "%add_ln169_213 = add i4 %zext_ln169_402, i4 %zext_ln169_399" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5233 'add' 'add_ln169_213' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5234 [1/1] (0.00ns)   --->   "%zext_ln169_403 = zext i4 %add_ln169_213" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5234 'zext' 'zext_ln169_403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5235 [1/1] (0.00ns)   --->   "%zext_ln169_404 = zext i2 %add_ln169_214" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5235 'zext' 'zext_ln169_404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5236 [1/1] (0.00ns)   --->   "%zext_ln169_405 = zext i2 %add_ln169_215" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5236 'zext' 'zext_ln169_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5237 [1/1] (1.56ns)   --->   "%add_ln169_216 = add i3 %zext_ln169_405, i3 %zext_ln169_404" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5237 'add' 'add_ln169_216' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5238 [1/1] (0.00ns)   --->   "%zext_ln169_406 = zext i3 %add_ln169_216" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5238 'zext' 'zext_ln169_406' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5239 [1/1] (0.00ns)   --->   "%zext_ln169_407 = zext i2 %add_ln169_217" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5239 'zext' 'zext_ln169_407' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5240 [1/1] (0.00ns)   --->   "%zext_ln169_408 = zext i2 %add_ln169_219" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5240 'zext' 'zext_ln169_408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5241 [1/1] (1.56ns)   --->   "%add_ln169_220 = add i3 %zext_ln169_408, i3 %zext_ln169_407" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5241 'add' 'add_ln169_220' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5242 [1/1] (0.00ns)   --->   "%zext_ln169_409 = zext i3 %add_ln169_220" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5242 'zext' 'zext_ln169_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5243 [1/1] (1.65ns)   --->   "%add_ln169_221 = add i4 %zext_ln169_409, i4 %zext_ln169_406" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5243 'add' 'add_ln169_221' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5244 [1/1] (0.00ns)   --->   "%zext_ln169_410 = zext i4 %add_ln169_221" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5244 'zext' 'zext_ln169_410' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5245 [1/1] (1.73ns)   --->   "%add_ln169_222 = add i5 %zext_ln169_410, i5 %zext_ln169_403" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5245 'add' 'add_ln169_222' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5246 [1/1] (0.00ns)   --->   "%zext_ln169_411 = zext i5 %add_ln169_222" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5246 'zext' 'zext_ln169_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5247 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_70 = add i16 %zext_ln169_411, i16 %add_ln169_206" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5247 'add' 'accu_70' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5248 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_224)   --->   "%empty_1205 = trunc i32 %wgt_7" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5248 'trunc' 'empty_1205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5249 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_224)   --->   "%xor_ln67_448 = xor i1 %trunc_ln108, i1 %empty_1205" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5249 'xor' 'xor_ln67_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5250 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_224)   --->   "%xor_ln67_449 = xor i1 %xor_ln67_448, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5250 'xor' 'xor_ln67_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5251 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_224)   --->   "%zext_ln169_224 = zext i1 %xor_ln67_449" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5251 'zext' 'zext_ln169_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5252 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_224 = add i16 %accu_39, i16 %zext_ln169_224" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5252 'add' 'add_ln169_224' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5253 [1/1] (0.00ns)   --->   "%zext_ln169_444 = zext i2 %add_ln169_225" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5253 'zext' 'zext_ln169_444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_226 = add i16 %zext_ln169_444, i16 %add_ln169_224" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5254 'add' 'add_ln169_226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5255 [1/1] (0.00ns)   --->   "%zext_ln169_445 = zext i2 %add_ln169_227" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5255 'zext' 'zext_ln169_445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5256 [1/1] (0.00ns)   --->   "%zext_ln169_446 = zext i2 %add_ln169_228" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5256 'zext' 'zext_ln169_446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5257 [1/1] (1.56ns)   --->   "%add_ln169_229 = add i3 %zext_ln169_446, i3 %zext_ln169_445" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5257 'add' 'add_ln169_229' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5258 [1/1] (0.00ns)   --->   "%zext_ln169_447 = zext i3 %add_ln169_229" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5258 'zext' 'zext_ln169_447' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5259 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_230 = add i16 %zext_ln169_447, i16 %add_ln169_226" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5259 'add' 'add_ln169_230' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5260 [1/1] (0.00ns)   --->   "%zext_ln169_449 = zext i2 %add_ln169_231" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5260 'zext' 'zext_ln169_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5261 [1/1] (0.00ns)   --->   "%zext_ln169_450 = zext i2 %add_ln169_232" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5261 'zext' 'zext_ln169_450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5262 [1/1] (1.56ns)   --->   "%add_ln169_233 = add i3 %zext_ln169_450, i3 %zext_ln169_449" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5262 'add' 'add_ln169_233' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5263 [1/1] (0.00ns)   --->   "%zext_ln169_451 = zext i3 %add_ln169_233" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5263 'zext' 'zext_ln169_451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5264 [1/1] (0.00ns)   --->   "%zext_ln169_452 = zext i2 %add_ln169_234" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5264 'zext' 'zext_ln169_452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5265 [1/1] (0.00ns)   --->   "%zext_ln169_453 = zext i2 %add_ln169_235" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5265 'zext' 'zext_ln169_453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5266 [1/1] (1.56ns)   --->   "%add_ln169_236 = add i3 %zext_ln169_453, i3 %zext_ln169_452" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5266 'add' 'add_ln169_236' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5267 [1/1] (0.00ns)   --->   "%zext_ln169_454 = zext i3 %add_ln169_236" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5267 'zext' 'zext_ln169_454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5268 [1/1] (1.65ns)   --->   "%add_ln169_237 = add i4 %zext_ln169_454, i4 %zext_ln169_451" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5268 'add' 'add_ln169_237' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5269 [1/1] (0.00ns)   --->   "%zext_ln169_455 = zext i4 %add_ln169_237" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5269 'zext' 'zext_ln169_455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_238 = add i16 %zext_ln169_455, i16 %add_ln169_230" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5270 'add' 'add_ln169_238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5271 [1/1] (0.00ns)   --->   "%zext_ln169_456 = zext i2 %add_ln169_239" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5271 'zext' 'zext_ln169_456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5272 [1/1] (0.00ns)   --->   "%zext_ln169_457 = zext i2 %add_ln169_240" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5272 'zext' 'zext_ln169_457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5273 [1/1] (1.56ns)   --->   "%add_ln169_241 = add i3 %zext_ln169_457, i3 %zext_ln169_456" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5273 'add' 'add_ln169_241' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5274 [1/1] (0.00ns)   --->   "%zext_ln169_458 = zext i3 %add_ln169_241" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5274 'zext' 'zext_ln169_458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5275 [1/1] (0.00ns)   --->   "%zext_ln169_459 = zext i2 %add_ln169_242" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5275 'zext' 'zext_ln169_459' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5276 [1/1] (0.00ns)   --->   "%zext_ln169_460 = zext i2 %add_ln169_243" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5276 'zext' 'zext_ln169_460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5277 [1/1] (1.56ns)   --->   "%add_ln169_244 = add i3 %zext_ln169_460, i3 %zext_ln169_459" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5277 'add' 'add_ln169_244' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5278 [1/1] (0.00ns)   --->   "%zext_ln169_461 = zext i3 %add_ln169_244" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5278 'zext' 'zext_ln169_461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5279 [1/1] (1.65ns)   --->   "%add_ln169_245 = add i4 %zext_ln169_461, i4 %zext_ln169_458" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5279 'add' 'add_ln169_245' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5280 [1/1] (0.00ns)   --->   "%zext_ln169_462 = zext i4 %add_ln169_245" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5280 'zext' 'zext_ln169_462' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5281 [1/1] (0.00ns)   --->   "%zext_ln169_463 = zext i2 %add_ln169_246" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5281 'zext' 'zext_ln169_463' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5282 [1/1] (0.00ns)   --->   "%zext_ln169_464 = zext i2 %add_ln169_247" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5282 'zext' 'zext_ln169_464' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5283 [1/1] (1.56ns)   --->   "%add_ln169_248 = add i3 %zext_ln169_464, i3 %zext_ln169_463" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5283 'add' 'add_ln169_248' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5284 [1/1] (0.00ns)   --->   "%zext_ln169_465 = zext i3 %add_ln169_248" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5284 'zext' 'zext_ln169_465' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5285 [1/1] (0.00ns)   --->   "%zext_ln169_466 = zext i2 %add_ln169_249" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5285 'zext' 'zext_ln169_466' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5286 [1/1] (0.00ns)   --->   "%zext_ln169_467 = zext i2 %add_ln169_251" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5286 'zext' 'zext_ln169_467' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5287 [1/1] (1.56ns)   --->   "%add_ln169_252 = add i3 %zext_ln169_467, i3 %zext_ln169_466" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5287 'add' 'add_ln169_252' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5288 [1/1] (0.00ns)   --->   "%zext_ln169_468 = zext i3 %add_ln169_252" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5288 'zext' 'zext_ln169_468' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5289 [1/1] (1.65ns)   --->   "%add_ln169_253 = add i4 %zext_ln169_468, i4 %zext_ln169_465" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5289 'add' 'add_ln169_253' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5290 [1/1] (0.00ns)   --->   "%zext_ln169_469 = zext i4 %add_ln169_253" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5290 'zext' 'zext_ln169_469' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5291 [1/1] (1.73ns)   --->   "%add_ln169_254 = add i5 %zext_ln169_469, i5 %zext_ln169_462" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5291 'add' 'add_ln169_254' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5292 [1/1] (0.00ns)   --->   "%zext_ln169_470 = zext i5 %add_ln169_254" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5292 'zext' 'zext_ln169_470' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5293 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_71 = add i16 %zext_ln169_470, i16 %add_ln169_238" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5293 'add' 'accu_71' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_256)   --->   "%empty_1206 = trunc i32 %wgt_8" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5294 'trunc' 'empty_1206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5295 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_256)   --->   "%xor_ln67_512 = xor i1 %trunc_ln108, i1 %empty_1206" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5295 'xor' 'xor_ln67_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5296 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_256)   --->   "%xor_ln67_513 = xor i1 %xor_ln67_512, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5296 'xor' 'xor_ln67_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_256)   --->   "%zext_ln169_256 = zext i1 %xor_ln67_513" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5297 'zext' 'zext_ln169_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5298 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_256 = add i16 %accu_40, i16 %zext_ln169_256" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5298 'add' 'add_ln169_256' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5299 [1/1] (0.00ns)   --->   "%zext_ln169_503 = zext i2 %add_ln169_257" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5299 'zext' 'zext_ln169_503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_258 = add i16 %zext_ln169_503, i16 %add_ln169_256" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5300 'add' 'add_ln169_258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5301 [1/1] (0.00ns)   --->   "%zext_ln169_504 = zext i2 %add_ln169_259" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5301 'zext' 'zext_ln169_504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5302 [1/1] (0.00ns)   --->   "%zext_ln169_505 = zext i2 %add_ln169_260" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5302 'zext' 'zext_ln169_505' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5303 [1/1] (1.56ns)   --->   "%add_ln169_261 = add i3 %zext_ln169_505, i3 %zext_ln169_504" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5303 'add' 'add_ln169_261' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5304 [1/1] (0.00ns)   --->   "%zext_ln169_506 = zext i3 %add_ln169_261" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5304 'zext' 'zext_ln169_506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5305 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_262 = add i16 %zext_ln169_506, i16 %add_ln169_258" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5305 'add' 'add_ln169_262' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5306 [1/1] (0.00ns)   --->   "%zext_ln169_507 = zext i2 %add_ln169_263" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5306 'zext' 'zext_ln169_507' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5307 [1/1] (0.00ns)   --->   "%zext_ln169_508 = zext i2 %add_ln169_264" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5307 'zext' 'zext_ln169_508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5308 [1/1] (1.56ns)   --->   "%add_ln169_265 = add i3 %zext_ln169_508, i3 %zext_ln169_507" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5308 'add' 'add_ln169_265' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5309 [1/1] (0.00ns)   --->   "%zext_ln169_509 = zext i3 %add_ln169_265" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5309 'zext' 'zext_ln169_509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5310 [1/1] (0.00ns)   --->   "%zext_ln169_510 = zext i2 %add_ln169_266" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5310 'zext' 'zext_ln169_510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5311 [1/1] (0.00ns)   --->   "%zext_ln169_511 = zext i2 %add_ln169_267" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5311 'zext' 'zext_ln169_511' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5312 [1/1] (1.56ns)   --->   "%add_ln169_268 = add i3 %zext_ln169_511, i3 %zext_ln169_510" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5312 'add' 'add_ln169_268' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5313 [1/1] (0.00ns)   --->   "%zext_ln169_513 = zext i3 %add_ln169_268" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5313 'zext' 'zext_ln169_513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5314 [1/1] (1.65ns)   --->   "%add_ln169_269 = add i4 %zext_ln169_513, i4 %zext_ln169_509" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5314 'add' 'add_ln169_269' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5315 [1/1] (0.00ns)   --->   "%zext_ln169_514 = zext i4 %add_ln169_269" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5315 'zext' 'zext_ln169_514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_270 = add i16 %zext_ln169_514, i16 %add_ln169_262" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5316 'add' 'add_ln169_270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5317 [1/1] (0.00ns)   --->   "%zext_ln169_515 = zext i2 %add_ln169_271" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5317 'zext' 'zext_ln169_515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5318 [1/1] (0.00ns)   --->   "%zext_ln169_516 = zext i2 %add_ln169_272" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5318 'zext' 'zext_ln169_516' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5319 [1/1] (1.56ns)   --->   "%add_ln169_273 = add i3 %zext_ln169_516, i3 %zext_ln169_515" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5319 'add' 'add_ln169_273' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5320 [1/1] (0.00ns)   --->   "%zext_ln169_517 = zext i3 %add_ln169_273" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5320 'zext' 'zext_ln169_517' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5321 [1/1] (0.00ns)   --->   "%zext_ln169_518 = zext i2 %add_ln169_274" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5321 'zext' 'zext_ln169_518' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5322 [1/1] (0.00ns)   --->   "%zext_ln169_519 = zext i2 %add_ln169_275" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5322 'zext' 'zext_ln169_519' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5323 [1/1] (1.56ns)   --->   "%add_ln169_276 = add i3 %zext_ln169_519, i3 %zext_ln169_518" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5323 'add' 'add_ln169_276' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5324 [1/1] (0.00ns)   --->   "%zext_ln169_520 = zext i3 %add_ln169_276" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5324 'zext' 'zext_ln169_520' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5325 [1/1] (1.65ns)   --->   "%add_ln169_277 = add i4 %zext_ln169_520, i4 %zext_ln169_517" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5325 'add' 'add_ln169_277' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5326 [1/1] (0.00ns)   --->   "%zext_ln169_521 = zext i4 %add_ln169_277" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5326 'zext' 'zext_ln169_521' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5327 [1/1] (0.00ns)   --->   "%zext_ln169_522 = zext i2 %add_ln169_278" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5327 'zext' 'zext_ln169_522' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5328 [1/1] (0.00ns)   --->   "%zext_ln169_523 = zext i2 %add_ln169_279" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5328 'zext' 'zext_ln169_523' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5329 [1/1] (1.56ns)   --->   "%add_ln169_280 = add i3 %zext_ln169_523, i3 %zext_ln169_522" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5329 'add' 'add_ln169_280' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5330 [1/1] (0.00ns)   --->   "%zext_ln169_524 = zext i3 %add_ln169_280" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5330 'zext' 'zext_ln169_524' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5331 [1/1] (0.00ns)   --->   "%zext_ln169_525 = zext i2 %add_ln169_281" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5331 'zext' 'zext_ln169_525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5332 [1/1] (0.00ns)   --->   "%zext_ln169_526 = zext i2 %add_ln169_283" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5332 'zext' 'zext_ln169_526' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5333 [1/1] (1.56ns)   --->   "%add_ln169_284 = add i3 %zext_ln169_526, i3 %zext_ln169_525" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5333 'add' 'add_ln169_284' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5334 [1/1] (0.00ns)   --->   "%zext_ln169_527 = zext i3 %add_ln169_284" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5334 'zext' 'zext_ln169_527' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5335 [1/1] (1.65ns)   --->   "%add_ln169_285 = add i4 %zext_ln169_527, i4 %zext_ln169_524" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5335 'add' 'add_ln169_285' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5336 [1/1] (0.00ns)   --->   "%zext_ln169_528 = zext i4 %add_ln169_285" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5336 'zext' 'zext_ln169_528' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5337 [1/1] (1.73ns)   --->   "%add_ln169_286 = add i5 %zext_ln169_528, i5 %zext_ln169_521" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5337 'add' 'add_ln169_286' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5338 [1/1] (0.00ns)   --->   "%zext_ln169_529 = zext i5 %add_ln169_286" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5338 'zext' 'zext_ln169_529' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5339 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_72 = add i16 %zext_ln169_529, i16 %add_ln169_270" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5339 'add' 'accu_72' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_288)   --->   "%empty_1207 = trunc i32 %wgt_9" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5340 'trunc' 'empty_1207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_288)   --->   "%xor_ln67_576 = xor i1 %trunc_ln108, i1 %empty_1207" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5341 'xor' 'xor_ln67_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_288)   --->   "%xor_ln67_577 = xor i1 %xor_ln67_576, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5342 'xor' 'xor_ln67_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_288)   --->   "%zext_ln169_288 = zext i1 %xor_ln67_577" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5343 'zext' 'zext_ln169_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5344 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_288 = add i16 %accu_41, i16 %zext_ln169_288" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5344 'add' 'add_ln169_288' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5345 [1/1] (0.00ns)   --->   "%zext_ln169_562 = zext i2 %add_ln169_289" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5345 'zext' 'zext_ln169_562' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_290 = add i16 %zext_ln169_562, i16 %add_ln169_288" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5346 'add' 'add_ln169_290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5347 [1/1] (0.00ns)   --->   "%zext_ln169_563 = zext i2 %add_ln169_291" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5347 'zext' 'zext_ln169_563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5348 [1/1] (0.00ns)   --->   "%zext_ln169_564 = zext i2 %add_ln169_292" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5348 'zext' 'zext_ln169_564' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5349 [1/1] (1.56ns)   --->   "%add_ln169_293 = add i3 %zext_ln169_564, i3 %zext_ln169_563" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5349 'add' 'add_ln169_293' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5350 [1/1] (0.00ns)   --->   "%zext_ln169_565 = zext i3 %add_ln169_293" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5350 'zext' 'zext_ln169_565' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5351 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_294 = add i16 %zext_ln169_565, i16 %add_ln169_290" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5351 'add' 'add_ln169_294' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5352 [1/1] (0.00ns)   --->   "%zext_ln169_566 = zext i2 %add_ln169_295" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5352 'zext' 'zext_ln169_566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5353 [1/1] (0.00ns)   --->   "%zext_ln169_567 = zext i2 %add_ln169_296" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5353 'zext' 'zext_ln169_567' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5354 [1/1] (1.56ns)   --->   "%add_ln169_297 = add i3 %zext_ln169_567, i3 %zext_ln169_566" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5354 'add' 'add_ln169_297' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5355 [1/1] (0.00ns)   --->   "%zext_ln169_568 = zext i3 %add_ln169_297" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5355 'zext' 'zext_ln169_568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5356 [1/1] (0.00ns)   --->   "%zext_ln169_569 = zext i2 %add_ln169_298" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5356 'zext' 'zext_ln169_569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5357 [1/1] (0.00ns)   --->   "%zext_ln169_570 = zext i2 %add_ln169_299" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5357 'zext' 'zext_ln169_570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5358 [1/1] (1.56ns)   --->   "%add_ln169_300 = add i3 %zext_ln169_570, i3 %zext_ln169_569" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5358 'add' 'add_ln169_300' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5359 [1/1] (0.00ns)   --->   "%zext_ln169_571 = zext i3 %add_ln169_300" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5359 'zext' 'zext_ln169_571' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5360 [1/1] (1.65ns)   --->   "%add_ln169_301 = add i4 %zext_ln169_571, i4 %zext_ln169_568" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5360 'add' 'add_ln169_301' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5361 [1/1] (0.00ns)   --->   "%zext_ln169_572 = zext i4 %add_ln169_301" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5361 'zext' 'zext_ln169_572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_302 = add i16 %zext_ln169_572, i16 %add_ln169_294" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5362 'add' 'add_ln169_302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5363 [1/1] (0.00ns)   --->   "%zext_ln169_573 = zext i2 %add_ln169_303" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5363 'zext' 'zext_ln169_573' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5364 [1/1] (0.00ns)   --->   "%zext_ln169_574 = zext i2 %add_ln169_304" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5364 'zext' 'zext_ln169_574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5365 [1/1] (1.56ns)   --->   "%add_ln169_305 = add i3 %zext_ln169_574, i3 %zext_ln169_573" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5365 'add' 'add_ln169_305' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5366 [1/1] (0.00ns)   --->   "%zext_ln169_575 = zext i3 %add_ln169_305" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5366 'zext' 'zext_ln169_575' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5367 [1/1] (0.00ns)   --->   "%zext_ln169_577 = zext i2 %add_ln169_306" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5367 'zext' 'zext_ln169_577' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5368 [1/1] (0.00ns)   --->   "%zext_ln169_578 = zext i2 %add_ln169_307" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5368 'zext' 'zext_ln169_578' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5369 [1/1] (1.56ns)   --->   "%add_ln169_308 = add i3 %zext_ln169_578, i3 %zext_ln169_577" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5369 'add' 'add_ln169_308' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5370 [1/1] (0.00ns)   --->   "%zext_ln169_579 = zext i3 %add_ln169_308" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5370 'zext' 'zext_ln169_579' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5371 [1/1] (1.65ns)   --->   "%add_ln169_309 = add i4 %zext_ln169_579, i4 %zext_ln169_575" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5371 'add' 'add_ln169_309' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5372 [1/1] (0.00ns)   --->   "%zext_ln169_580 = zext i4 %add_ln169_309" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5372 'zext' 'zext_ln169_580' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5373 [1/1] (0.00ns)   --->   "%zext_ln169_581 = zext i2 %add_ln169_310" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5373 'zext' 'zext_ln169_581' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5374 [1/1] (0.00ns)   --->   "%zext_ln169_582 = zext i2 %add_ln169_311" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5374 'zext' 'zext_ln169_582' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5375 [1/1] (1.56ns)   --->   "%add_ln169_312 = add i3 %zext_ln169_582, i3 %zext_ln169_581" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5375 'add' 'add_ln169_312' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5376 [1/1] (0.00ns)   --->   "%zext_ln169_583 = zext i3 %add_ln169_312" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5376 'zext' 'zext_ln169_583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5377 [1/1] (0.00ns)   --->   "%zext_ln169_584 = zext i2 %add_ln169_313" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5377 'zext' 'zext_ln169_584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5378 [1/1] (0.00ns)   --->   "%zext_ln169_585 = zext i2 %add_ln169_315" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5378 'zext' 'zext_ln169_585' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5379 [1/1] (1.56ns)   --->   "%add_ln169_316 = add i3 %zext_ln169_585, i3 %zext_ln169_584" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5379 'add' 'add_ln169_316' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5380 [1/1] (0.00ns)   --->   "%zext_ln169_586 = zext i3 %add_ln169_316" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5380 'zext' 'zext_ln169_586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5381 [1/1] (1.65ns)   --->   "%add_ln169_317 = add i4 %zext_ln169_586, i4 %zext_ln169_583" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5381 'add' 'add_ln169_317' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5382 [1/1] (0.00ns)   --->   "%zext_ln169_587 = zext i4 %add_ln169_317" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5382 'zext' 'zext_ln169_587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5383 [1/1] (1.73ns)   --->   "%add_ln169_318 = add i5 %zext_ln169_587, i5 %zext_ln169_580" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5383 'add' 'add_ln169_318' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5384 [1/1] (0.00ns)   --->   "%zext_ln169_588 = zext i5 %add_ln169_318" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5384 'zext' 'zext_ln169_588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5385 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_73 = add i16 %zext_ln169_588, i16 %add_ln169_302" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5385 'add' 'accu_73' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_320)   --->   "%empty_1208 = trunc i32 %wgt_10" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5386 'trunc' 'empty_1208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_320)   --->   "%xor_ln67_640 = xor i1 %trunc_ln108, i1 %empty_1208" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5387 'xor' 'xor_ln67_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_320)   --->   "%xor_ln67_641 = xor i1 %xor_ln67_640, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5388 'xor' 'xor_ln67_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_320)   --->   "%zext_ln169_320 = zext i1 %xor_ln67_641" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5389 'zext' 'zext_ln169_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5390 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_320 = add i16 %accu_42, i16 %zext_ln169_320" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5390 'add' 'add_ln169_320' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5391 [1/1] (0.00ns)   --->   "%zext_ln169_621 = zext i2 %add_ln169_321" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5391 'zext' 'zext_ln169_621' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_322 = add i16 %zext_ln169_621, i16 %add_ln169_320" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5392 'add' 'add_ln169_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5393 [1/1] (0.00ns)   --->   "%zext_ln169_622 = zext i2 %add_ln169_323" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5393 'zext' 'zext_ln169_622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5394 [1/1] (0.00ns)   --->   "%zext_ln169_623 = zext i2 %add_ln169_324" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5394 'zext' 'zext_ln169_623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5395 [1/1] (1.56ns)   --->   "%add_ln169_325 = add i3 %zext_ln169_623, i3 %zext_ln169_622" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5395 'add' 'add_ln169_325' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5396 [1/1] (0.00ns)   --->   "%zext_ln169_624 = zext i3 %add_ln169_325" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5396 'zext' 'zext_ln169_624' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5397 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_326 = add i16 %zext_ln169_624, i16 %add_ln169_322" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5397 'add' 'add_ln169_326' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5398 [1/1] (0.00ns)   --->   "%zext_ln169_625 = zext i2 %add_ln169_327" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5398 'zext' 'zext_ln169_625' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5399 [1/1] (0.00ns)   --->   "%zext_ln169_626 = zext i2 %add_ln169_328" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5399 'zext' 'zext_ln169_626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5400 [1/1] (1.56ns)   --->   "%add_ln169_329 = add i3 %zext_ln169_626, i3 %zext_ln169_625" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5400 'add' 'add_ln169_329' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5401 [1/1] (0.00ns)   --->   "%zext_ln169_627 = zext i3 %add_ln169_329" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5401 'zext' 'zext_ln169_627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5402 [1/1] (0.00ns)   --->   "%zext_ln169_628 = zext i2 %add_ln169_330" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5402 'zext' 'zext_ln169_628' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5403 [1/1] (0.00ns)   --->   "%zext_ln169_629 = zext i2 %add_ln169_331" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5403 'zext' 'zext_ln169_629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5404 [1/1] (1.56ns)   --->   "%add_ln169_332 = add i3 %zext_ln169_629, i3 %zext_ln169_628" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5404 'add' 'add_ln169_332' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5405 [1/1] (0.00ns)   --->   "%zext_ln169_630 = zext i3 %add_ln169_332" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5405 'zext' 'zext_ln169_630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5406 [1/1] (1.65ns)   --->   "%add_ln169_333 = add i4 %zext_ln169_630, i4 %zext_ln169_627" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5406 'add' 'add_ln169_333' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5407 [1/1] (0.00ns)   --->   "%zext_ln169_631 = zext i4 %add_ln169_333" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5407 'zext' 'zext_ln169_631' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_334 = add i16 %zext_ln169_631, i16 %add_ln169_326" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5408 'add' 'add_ln169_334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5409 [1/1] (0.00ns)   --->   "%zext_ln169_632 = zext i2 %add_ln169_335" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5409 'zext' 'zext_ln169_632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5410 [1/1] (0.00ns)   --->   "%zext_ln169_633 = zext i2 %add_ln169_336" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5410 'zext' 'zext_ln169_633' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5411 [1/1] (1.56ns)   --->   "%add_ln169_337 = add i3 %zext_ln169_633, i3 %zext_ln169_632" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5411 'add' 'add_ln169_337' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5412 [1/1] (0.00ns)   --->   "%zext_ln169_634 = zext i3 %add_ln169_337" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5412 'zext' 'zext_ln169_634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5413 [1/1] (0.00ns)   --->   "%zext_ln169_635 = zext i2 %add_ln169_338" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5413 'zext' 'zext_ln169_635' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5414 [1/1] (0.00ns)   --->   "%zext_ln169_636 = zext i2 %add_ln169_339" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5414 'zext' 'zext_ln169_636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5415 [1/1] (1.56ns)   --->   "%add_ln169_340 = add i3 %zext_ln169_636, i3 %zext_ln169_635" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5415 'add' 'add_ln169_340' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5416 [1/1] (0.00ns)   --->   "%zext_ln169_637 = zext i3 %add_ln169_340" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5416 'zext' 'zext_ln169_637' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5417 [1/1] (1.65ns)   --->   "%add_ln169_341 = add i4 %zext_ln169_637, i4 %zext_ln169_634" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5417 'add' 'add_ln169_341' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5418 [1/1] (0.00ns)   --->   "%zext_ln169_638 = zext i4 %add_ln169_341" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5418 'zext' 'zext_ln169_638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5419 [1/1] (0.00ns)   --->   "%zext_ln169_639 = zext i2 %add_ln169_342" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5419 'zext' 'zext_ln169_639' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5420 [1/1] (0.00ns)   --->   "%zext_ln169_641 = zext i2 %add_ln169_343" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5420 'zext' 'zext_ln169_641' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5421 [1/1] (1.56ns)   --->   "%add_ln169_344 = add i3 %zext_ln169_641, i3 %zext_ln169_639" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5421 'add' 'add_ln169_344' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5422 [1/1] (0.00ns)   --->   "%zext_ln169_642 = zext i3 %add_ln169_344" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5422 'zext' 'zext_ln169_642' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5423 [1/1] (0.00ns)   --->   "%zext_ln169_643 = zext i2 %add_ln169_345" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5423 'zext' 'zext_ln169_643' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5424 [1/1] (0.00ns)   --->   "%zext_ln169_644 = zext i2 %add_ln169_347" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5424 'zext' 'zext_ln169_644' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5425 [1/1] (1.56ns)   --->   "%add_ln169_348 = add i3 %zext_ln169_644, i3 %zext_ln169_643" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5425 'add' 'add_ln169_348' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5426 [1/1] (0.00ns)   --->   "%zext_ln169_645 = zext i3 %add_ln169_348" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5426 'zext' 'zext_ln169_645' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5427 [1/1] (1.65ns)   --->   "%add_ln169_349 = add i4 %zext_ln169_645, i4 %zext_ln169_642" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5427 'add' 'add_ln169_349' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5428 [1/1] (0.00ns)   --->   "%zext_ln169_646 = zext i4 %add_ln169_349" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5428 'zext' 'zext_ln169_646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5429 [1/1] (1.73ns)   --->   "%add_ln169_350 = add i5 %zext_ln169_646, i5 %zext_ln169_638" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5429 'add' 'add_ln169_350' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5430 [1/1] (0.00ns)   --->   "%zext_ln169_647 = zext i5 %add_ln169_350" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5430 'zext' 'zext_ln169_647' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5431 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_74 = add i16 %zext_ln169_647, i16 %add_ln169_334" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5431 'add' 'accu_74' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_352)   --->   "%empty_1209 = trunc i32 %wgt_11" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5432 'trunc' 'empty_1209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_352)   --->   "%xor_ln67_704 = xor i1 %trunc_ln108, i1 %empty_1209" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5433 'xor' 'xor_ln67_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_352)   --->   "%xor_ln67_705 = xor i1 %xor_ln67_704, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5434 'xor' 'xor_ln67_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_352)   --->   "%zext_ln169_352 = zext i1 %xor_ln67_705" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5435 'zext' 'zext_ln169_352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5436 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_352 = add i16 %accu_43, i16 %zext_ln169_352" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5436 'add' 'add_ln169_352' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5437 [1/1] (0.00ns)   --->   "%zext_ln169_680 = zext i2 %add_ln169_353" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5437 'zext' 'zext_ln169_680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_354 = add i16 %zext_ln169_680, i16 %add_ln169_352" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5438 'add' 'add_ln169_354' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5439 [1/1] (0.00ns)   --->   "%zext_ln169_681 = zext i2 %add_ln169_355" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5439 'zext' 'zext_ln169_681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5440 [1/1] (0.00ns)   --->   "%zext_ln169_682 = zext i2 %add_ln169_356" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5440 'zext' 'zext_ln169_682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5441 [1/1] (1.56ns)   --->   "%add_ln169_357 = add i3 %zext_ln169_682, i3 %zext_ln169_681" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5441 'add' 'add_ln169_357' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5442 [1/1] (0.00ns)   --->   "%zext_ln169_683 = zext i3 %add_ln169_357" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5442 'zext' 'zext_ln169_683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5443 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_358 = add i16 %zext_ln169_683, i16 %add_ln169_354" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5443 'add' 'add_ln169_358' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5444 [1/1] (0.00ns)   --->   "%zext_ln169_684 = zext i2 %add_ln169_359" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5444 'zext' 'zext_ln169_684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5445 [1/1] (0.00ns)   --->   "%zext_ln169_685 = zext i2 %add_ln169_360" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5445 'zext' 'zext_ln169_685' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5446 [1/1] (1.56ns)   --->   "%add_ln169_361 = add i3 %zext_ln169_685, i3 %zext_ln169_684" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5446 'add' 'add_ln169_361' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5447 [1/1] (0.00ns)   --->   "%zext_ln169_686 = zext i3 %add_ln169_361" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5447 'zext' 'zext_ln169_686' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5448 [1/1] (0.00ns)   --->   "%zext_ln169_687 = zext i2 %add_ln169_362" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5448 'zext' 'zext_ln169_687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5449 [1/1] (0.00ns)   --->   "%zext_ln169_688 = zext i2 %add_ln169_363" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5449 'zext' 'zext_ln169_688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5450 [1/1] (1.56ns)   --->   "%add_ln169_364 = add i3 %zext_ln169_688, i3 %zext_ln169_687" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5450 'add' 'add_ln169_364' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5451 [1/1] (0.00ns)   --->   "%zext_ln169_689 = zext i3 %add_ln169_364" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5451 'zext' 'zext_ln169_689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5452 [1/1] (1.65ns)   --->   "%add_ln169_365 = add i4 %zext_ln169_689, i4 %zext_ln169_686" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5452 'add' 'add_ln169_365' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5453 [1/1] (0.00ns)   --->   "%zext_ln169_690 = zext i4 %add_ln169_365" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5453 'zext' 'zext_ln169_690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_366 = add i16 %zext_ln169_690, i16 %add_ln169_358" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5454 'add' 'add_ln169_366' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5455 [1/1] (0.00ns)   --->   "%zext_ln169_691 = zext i2 %add_ln169_367" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5455 'zext' 'zext_ln169_691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5456 [1/1] (0.00ns)   --->   "%zext_ln169_692 = zext i2 %add_ln169_368" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5456 'zext' 'zext_ln169_692' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5457 [1/1] (1.56ns)   --->   "%add_ln169_369 = add i3 %zext_ln169_692, i3 %zext_ln169_691" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5457 'add' 'add_ln169_369' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5458 [1/1] (0.00ns)   --->   "%zext_ln169_693 = zext i3 %add_ln169_369" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5458 'zext' 'zext_ln169_693' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5459 [1/1] (0.00ns)   --->   "%zext_ln169_694 = zext i2 %add_ln169_370" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5459 'zext' 'zext_ln169_694' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5460 [1/1] (0.00ns)   --->   "%zext_ln169_695 = zext i2 %add_ln169_371" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5460 'zext' 'zext_ln169_695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5461 [1/1] (1.56ns)   --->   "%add_ln169_372 = add i3 %zext_ln169_695, i3 %zext_ln169_694" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5461 'add' 'add_ln169_372' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5462 [1/1] (0.00ns)   --->   "%zext_ln169_696 = zext i3 %add_ln169_372" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5462 'zext' 'zext_ln169_696' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5463 [1/1] (1.65ns)   --->   "%add_ln169_373 = add i4 %zext_ln169_696, i4 %zext_ln169_693" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5463 'add' 'add_ln169_373' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5464 [1/1] (0.00ns)   --->   "%zext_ln169_697 = zext i4 %add_ln169_373" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5464 'zext' 'zext_ln169_697' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5465 [1/1] (0.00ns)   --->   "%zext_ln169_698 = zext i2 %add_ln169_374" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5465 'zext' 'zext_ln169_698' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5466 [1/1] (0.00ns)   --->   "%zext_ln169_699 = zext i2 %add_ln169_375" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5466 'zext' 'zext_ln169_699' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5467 [1/1] (1.56ns)   --->   "%add_ln169_376 = add i3 %zext_ln169_699, i3 %zext_ln169_698" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5467 'add' 'add_ln169_376' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5468 [1/1] (0.00ns)   --->   "%zext_ln169_700 = zext i3 %add_ln169_376" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5468 'zext' 'zext_ln169_700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5469 [1/1] (0.00ns)   --->   "%zext_ln169_701 = zext i2 %add_ln169_377" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5469 'zext' 'zext_ln169_701' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5470 [1/1] (0.00ns)   --->   "%zext_ln169_702 = zext i2 %add_ln169_379" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5470 'zext' 'zext_ln169_702' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5471 [1/1] (1.56ns)   --->   "%add_ln169_380 = add i3 %zext_ln169_702, i3 %zext_ln169_701" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5471 'add' 'add_ln169_380' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5472 [1/1] (0.00ns)   --->   "%zext_ln169_703 = zext i3 %add_ln169_380" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5472 'zext' 'zext_ln169_703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5473 [1/1] (1.65ns)   --->   "%add_ln169_381 = add i4 %zext_ln169_703, i4 %zext_ln169_700" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5473 'add' 'add_ln169_381' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5474 [1/1] (0.00ns)   --->   "%zext_ln169_705 = zext i4 %add_ln169_381" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5474 'zext' 'zext_ln169_705' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5475 [1/1] (1.73ns)   --->   "%add_ln169_382 = add i5 %zext_ln169_705, i5 %zext_ln169_697" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5475 'add' 'add_ln169_382' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5476 [1/1] (0.00ns)   --->   "%zext_ln169_706 = zext i5 %add_ln169_382" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5476 'zext' 'zext_ln169_706' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5477 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_75 = add i16 %zext_ln169_706, i16 %add_ln169_366" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5477 'add' 'accu_75' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_384)   --->   "%empty_1210 = trunc i32 %wgt_12" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5478 'trunc' 'empty_1210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_384)   --->   "%xor_ln67_768 = xor i1 %trunc_ln108, i1 %empty_1210" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5479 'xor' 'xor_ln67_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_384)   --->   "%xor_ln67_769 = xor i1 %xor_ln67_768, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5480 'xor' 'xor_ln67_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_384)   --->   "%zext_ln169_384 = zext i1 %xor_ln67_769" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5481 'zext' 'zext_ln169_384' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5482 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_384 = add i16 %accu_44, i16 %zext_ln169_384" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5482 'add' 'add_ln169_384' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5483 [1/1] (0.00ns)   --->   "%zext_ln169_739 = zext i2 %add_ln169_385" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5483 'zext' 'zext_ln169_739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_386 = add i16 %zext_ln169_739, i16 %add_ln169_384" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5484 'add' 'add_ln169_386' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5485 [1/1] (0.00ns)   --->   "%zext_ln169_740 = zext i2 %add_ln169_387" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5485 'zext' 'zext_ln169_740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5486 [1/1] (0.00ns)   --->   "%zext_ln169_741 = zext i2 %add_ln169_388" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5486 'zext' 'zext_ln169_741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5487 [1/1] (1.56ns)   --->   "%add_ln169_389 = add i3 %zext_ln169_741, i3 %zext_ln169_740" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5487 'add' 'add_ln169_389' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5488 [1/1] (0.00ns)   --->   "%zext_ln169_742 = zext i3 %add_ln169_389" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5488 'zext' 'zext_ln169_742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5489 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_390 = add i16 %zext_ln169_742, i16 %add_ln169_386" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5489 'add' 'add_ln169_390' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5490 [1/1] (0.00ns)   --->   "%zext_ln169_743 = zext i2 %add_ln169_391" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5490 'zext' 'zext_ln169_743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5491 [1/1] (0.00ns)   --->   "%zext_ln169_744 = zext i2 %add_ln169_392" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5491 'zext' 'zext_ln169_744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5492 [1/1] (1.56ns)   --->   "%add_ln169_393 = add i3 %zext_ln169_744, i3 %zext_ln169_743" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5492 'add' 'add_ln169_393' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5493 [1/1] (0.00ns)   --->   "%zext_ln169_745 = zext i3 %add_ln169_393" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5493 'zext' 'zext_ln169_745' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5494 [1/1] (0.00ns)   --->   "%zext_ln169_746 = zext i2 %add_ln169_394" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5494 'zext' 'zext_ln169_746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5495 [1/1] (0.00ns)   --->   "%zext_ln169_747 = zext i2 %add_ln169_395" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5495 'zext' 'zext_ln169_747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5496 [1/1] (1.56ns)   --->   "%add_ln169_396 = add i3 %zext_ln169_747, i3 %zext_ln169_746" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5496 'add' 'add_ln169_396' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5497 [1/1] (0.00ns)   --->   "%zext_ln169_748 = zext i3 %add_ln169_396" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5497 'zext' 'zext_ln169_748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5498 [1/1] (1.65ns)   --->   "%add_ln169_397 = add i4 %zext_ln169_748, i4 %zext_ln169_745" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5498 'add' 'add_ln169_397' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5499 [1/1] (0.00ns)   --->   "%zext_ln169_749 = zext i4 %add_ln169_397" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5499 'zext' 'zext_ln169_749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_398 = add i16 %zext_ln169_749, i16 %add_ln169_390" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5500 'add' 'add_ln169_398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5501 [1/1] (0.00ns)   --->   "%zext_ln169_750 = zext i2 %add_ln169_399" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5501 'zext' 'zext_ln169_750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5502 [1/1] (0.00ns)   --->   "%zext_ln169_751 = zext i2 %add_ln169_400" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5502 'zext' 'zext_ln169_751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5503 [1/1] (1.56ns)   --->   "%add_ln169_401 = add i3 %zext_ln169_751, i3 %zext_ln169_750" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5503 'add' 'add_ln169_401' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5504 [1/1] (0.00ns)   --->   "%zext_ln169_752 = zext i3 %add_ln169_401" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5504 'zext' 'zext_ln169_752' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5505 [1/1] (0.00ns)   --->   "%zext_ln169_753 = zext i2 %add_ln169_402" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5505 'zext' 'zext_ln169_753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5506 [1/1] (0.00ns)   --->   "%zext_ln169_754 = zext i2 %add_ln169_403" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5506 'zext' 'zext_ln169_754' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5507 [1/1] (1.56ns)   --->   "%add_ln169_404 = add i3 %zext_ln169_754, i3 %zext_ln169_753" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5507 'add' 'add_ln169_404' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5508 [1/1] (0.00ns)   --->   "%zext_ln169_755 = zext i3 %add_ln169_404" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5508 'zext' 'zext_ln169_755' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5509 [1/1] (1.65ns)   --->   "%add_ln169_405 = add i4 %zext_ln169_755, i4 %zext_ln169_752" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5509 'add' 'add_ln169_405' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5510 [1/1] (0.00ns)   --->   "%zext_ln169_756 = zext i4 %add_ln169_405" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5510 'zext' 'zext_ln169_756' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5511 [1/1] (0.00ns)   --->   "%zext_ln169_757 = zext i2 %add_ln169_406" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5511 'zext' 'zext_ln169_757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5512 [1/1] (0.00ns)   --->   "%zext_ln169_758 = zext i2 %add_ln169_407" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5512 'zext' 'zext_ln169_758' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5513 [1/1] (1.56ns)   --->   "%add_ln169_408 = add i3 %zext_ln169_758, i3 %zext_ln169_757" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5513 'add' 'add_ln169_408' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5514 [1/1] (0.00ns)   --->   "%zext_ln169_759 = zext i3 %add_ln169_408" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5514 'zext' 'zext_ln169_759' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5515 [1/1] (0.00ns)   --->   "%zext_ln169_760 = zext i2 %add_ln169_409" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5515 'zext' 'zext_ln169_760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5516 [1/1] (0.00ns)   --->   "%zext_ln169_761 = zext i2 %add_ln169_411" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5516 'zext' 'zext_ln169_761' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5517 [1/1] (1.56ns)   --->   "%add_ln169_412 = add i3 %zext_ln169_761, i3 %zext_ln169_760" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5517 'add' 'add_ln169_412' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5518 [1/1] (0.00ns)   --->   "%zext_ln169_762 = zext i3 %add_ln169_412" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5518 'zext' 'zext_ln169_762' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5519 [1/1] (1.65ns)   --->   "%add_ln169_413 = add i4 %zext_ln169_762, i4 %zext_ln169_759" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5519 'add' 'add_ln169_413' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5520 [1/1] (0.00ns)   --->   "%zext_ln169_763 = zext i4 %add_ln169_413" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5520 'zext' 'zext_ln169_763' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5521 [1/1] (1.73ns)   --->   "%add_ln169_414 = add i5 %zext_ln169_763, i5 %zext_ln169_756" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5521 'add' 'add_ln169_414' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5522 [1/1] (0.00ns)   --->   "%zext_ln169_764 = zext i5 %add_ln169_414" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5522 'zext' 'zext_ln169_764' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5523 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_76 = add i16 %zext_ln169_764, i16 %add_ln169_398" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5523 'add' 'accu_76' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_416)   --->   "%empty_1211 = trunc i32 %wgt_13" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5524 'trunc' 'empty_1211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5525 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_416)   --->   "%xor_ln67_832 = xor i1 %trunc_ln108, i1 %empty_1211" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5525 'xor' 'xor_ln67_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5526 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_416)   --->   "%xor_ln67_833 = xor i1 %xor_ln67_832, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5526 'xor' 'xor_ln67_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5527 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_416)   --->   "%zext_ln169_416 = zext i1 %xor_ln67_833" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5527 'zext' 'zext_ln169_416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5528 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_416 = add i16 %accu_45, i16 %zext_ln169_416" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5528 'add' 'add_ln169_416' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5529 [1/1] (0.00ns)   --->   "%zext_ln169_797 = zext i2 %add_ln169_417" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5529 'zext' 'zext_ln169_797' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_418 = add i16 %zext_ln169_797, i16 %add_ln169_416" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5530 'add' 'add_ln169_418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5531 [1/1] (0.00ns)   --->   "%zext_ln169_798 = zext i2 %add_ln169_419" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5531 'zext' 'zext_ln169_798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5532 [1/1] (0.00ns)   --->   "%zext_ln169_799 = zext i2 %add_ln169_420" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5532 'zext' 'zext_ln169_799' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5533 [1/1] (1.56ns)   --->   "%add_ln169_421 = add i3 %zext_ln169_799, i3 %zext_ln169_798" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5533 'add' 'add_ln169_421' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5534 [1/1] (0.00ns)   --->   "%zext_ln169_801 = zext i3 %add_ln169_421" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5534 'zext' 'zext_ln169_801' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5535 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_422 = add i16 %zext_ln169_801, i16 %add_ln169_418" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5535 'add' 'add_ln169_422' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5536 [1/1] (0.00ns)   --->   "%zext_ln169_802 = zext i2 %add_ln169_423" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5536 'zext' 'zext_ln169_802' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5537 [1/1] (0.00ns)   --->   "%zext_ln169_803 = zext i2 %add_ln169_424" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5537 'zext' 'zext_ln169_803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5538 [1/1] (1.56ns)   --->   "%add_ln169_425 = add i3 %zext_ln169_803, i3 %zext_ln169_802" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5538 'add' 'add_ln169_425' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5539 [1/1] (0.00ns)   --->   "%zext_ln169_804 = zext i3 %add_ln169_425" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5539 'zext' 'zext_ln169_804' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5540 [1/1] (0.00ns)   --->   "%zext_ln169_805 = zext i2 %add_ln169_426" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5540 'zext' 'zext_ln169_805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5541 [1/1] (0.00ns)   --->   "%zext_ln169_806 = zext i2 %add_ln169_427" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5541 'zext' 'zext_ln169_806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5542 [1/1] (1.56ns)   --->   "%add_ln169_428 = add i3 %zext_ln169_806, i3 %zext_ln169_805" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5542 'add' 'add_ln169_428' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5543 [1/1] (0.00ns)   --->   "%zext_ln169_807 = zext i3 %add_ln169_428" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5543 'zext' 'zext_ln169_807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5544 [1/1] (1.65ns)   --->   "%add_ln169_429 = add i4 %zext_ln169_807, i4 %zext_ln169_804" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5544 'add' 'add_ln169_429' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5545 [1/1] (0.00ns)   --->   "%zext_ln169_808 = zext i4 %add_ln169_429" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5545 'zext' 'zext_ln169_808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_430 = add i16 %zext_ln169_808, i16 %add_ln169_422" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5546 'add' 'add_ln169_430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5547 [1/1] (0.00ns)   --->   "%zext_ln169_809 = zext i2 %add_ln169_431" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5547 'zext' 'zext_ln169_809' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5548 [1/1] (0.00ns)   --->   "%zext_ln169_810 = zext i2 %add_ln169_432" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5548 'zext' 'zext_ln169_810' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5549 [1/1] (1.56ns)   --->   "%add_ln169_433 = add i3 %zext_ln169_810, i3 %zext_ln169_809" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5549 'add' 'add_ln169_433' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5550 [1/1] (0.00ns)   --->   "%zext_ln169_811 = zext i3 %add_ln169_433" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5550 'zext' 'zext_ln169_811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5551 [1/1] (0.00ns)   --->   "%zext_ln169_812 = zext i2 %add_ln169_434" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5551 'zext' 'zext_ln169_812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5552 [1/1] (0.00ns)   --->   "%zext_ln169_813 = zext i2 %add_ln169_435" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5552 'zext' 'zext_ln169_813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5553 [1/1] (1.56ns)   --->   "%add_ln169_436 = add i3 %zext_ln169_813, i3 %zext_ln169_812" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5553 'add' 'add_ln169_436' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5554 [1/1] (0.00ns)   --->   "%zext_ln169_814 = zext i3 %add_ln169_436" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5554 'zext' 'zext_ln169_814' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5555 [1/1] (1.65ns)   --->   "%add_ln169_437 = add i4 %zext_ln169_814, i4 %zext_ln169_811" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5555 'add' 'add_ln169_437' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5556 [1/1] (0.00ns)   --->   "%zext_ln169_815 = zext i4 %add_ln169_437" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5556 'zext' 'zext_ln169_815' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5557 [1/1] (0.00ns)   --->   "%zext_ln169_816 = zext i2 %add_ln169_438" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5557 'zext' 'zext_ln169_816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5558 [1/1] (0.00ns)   --->   "%zext_ln169_817 = zext i2 %add_ln169_439" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5558 'zext' 'zext_ln169_817' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5559 [1/1] (1.56ns)   --->   "%add_ln169_440 = add i3 %zext_ln169_817, i3 %zext_ln169_816" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5559 'add' 'add_ln169_440' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5560 [1/1] (0.00ns)   --->   "%zext_ln169_818 = zext i3 %add_ln169_440" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5560 'zext' 'zext_ln169_818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5561 [1/1] (0.00ns)   --->   "%zext_ln169_819 = zext i2 %add_ln169_441" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5561 'zext' 'zext_ln169_819' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5562 [1/1] (0.00ns)   --->   "%zext_ln169_820 = zext i2 %add_ln169_443" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5562 'zext' 'zext_ln169_820' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5563 [1/1] (1.56ns)   --->   "%add_ln169_444 = add i3 %zext_ln169_820, i3 %zext_ln169_819" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5563 'add' 'add_ln169_444' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5564 [1/1] (0.00ns)   --->   "%zext_ln169_821 = zext i3 %add_ln169_444" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5564 'zext' 'zext_ln169_821' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5565 [1/1] (1.65ns)   --->   "%add_ln169_445 = add i4 %zext_ln169_821, i4 %zext_ln169_818" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5565 'add' 'add_ln169_445' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5566 [1/1] (0.00ns)   --->   "%zext_ln169_822 = zext i4 %add_ln169_445" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5566 'zext' 'zext_ln169_822' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5567 [1/1] (1.73ns)   --->   "%add_ln169_446 = add i5 %zext_ln169_822, i5 %zext_ln169_815" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5567 'add' 'add_ln169_446' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5568 [1/1] (0.00ns)   --->   "%zext_ln169_823 = zext i5 %add_ln169_446" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5568 'zext' 'zext_ln169_823' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5569 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_77 = add i16 %zext_ln169_823, i16 %add_ln169_430" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5569 'add' 'accu_77' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5570 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_448)   --->   "%empty_1212 = trunc i32 %wgt_14" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5570 'trunc' 'empty_1212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5571 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_448)   --->   "%xor_ln67_896 = xor i1 %trunc_ln108, i1 %empty_1212" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5571 'xor' 'xor_ln67_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5572 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_448)   --->   "%xor_ln67_897 = xor i1 %xor_ln67_896, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5572 'xor' 'xor_ln67_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_448)   --->   "%zext_ln169_448 = zext i1 %xor_ln67_897" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5573 'zext' 'zext_ln169_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5574 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_448 = add i16 %accu_46, i16 %zext_ln169_448" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5574 'add' 'add_ln169_448' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5575 [1/1] (0.00ns)   --->   "%zext_ln169_856 = zext i2 %add_ln169_449" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5575 'zext' 'zext_ln169_856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_450 = add i16 %zext_ln169_856, i16 %add_ln169_448" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5576 'add' 'add_ln169_450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5577 [1/1] (0.00ns)   --->   "%zext_ln169_857 = zext i2 %add_ln169_451" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5577 'zext' 'zext_ln169_857' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5578 [1/1] (0.00ns)   --->   "%zext_ln169_858 = zext i2 %add_ln169_452" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5578 'zext' 'zext_ln169_858' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5579 [1/1] (1.56ns)   --->   "%add_ln169_453 = add i3 %zext_ln169_858, i3 %zext_ln169_857" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5579 'add' 'add_ln169_453' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5580 [1/1] (0.00ns)   --->   "%zext_ln169_859 = zext i3 %add_ln169_453" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5580 'zext' 'zext_ln169_859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5581 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_454 = add i16 %zext_ln169_859, i16 %add_ln169_450" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5581 'add' 'add_ln169_454' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5582 [1/1] (0.00ns)   --->   "%zext_ln169_860 = zext i2 %add_ln169_455" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5582 'zext' 'zext_ln169_860' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5583 [1/1] (0.00ns)   --->   "%zext_ln169_861 = zext i2 %add_ln169_456" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5583 'zext' 'zext_ln169_861' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5584 [1/1] (1.56ns)   --->   "%add_ln169_457 = add i3 %zext_ln169_861, i3 %zext_ln169_860" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5584 'add' 'add_ln169_457' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5585 [1/1] (0.00ns)   --->   "%zext_ln169_862 = zext i3 %add_ln169_457" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5585 'zext' 'zext_ln169_862' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5586 [1/1] (0.00ns)   --->   "%zext_ln169_863 = zext i2 %add_ln169_458" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5586 'zext' 'zext_ln169_863' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5587 [1/1] (0.00ns)   --->   "%zext_ln169_865 = zext i2 %add_ln169_459" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5587 'zext' 'zext_ln169_865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5588 [1/1] (1.56ns)   --->   "%add_ln169_460 = add i3 %zext_ln169_865, i3 %zext_ln169_863" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5588 'add' 'add_ln169_460' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5589 [1/1] (0.00ns)   --->   "%zext_ln169_866 = zext i3 %add_ln169_460" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5589 'zext' 'zext_ln169_866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5590 [1/1] (1.65ns)   --->   "%add_ln169_461 = add i4 %zext_ln169_866, i4 %zext_ln169_862" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5590 'add' 'add_ln169_461' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5591 [1/1] (0.00ns)   --->   "%zext_ln169_867 = zext i4 %add_ln169_461" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5591 'zext' 'zext_ln169_867' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_462 = add i16 %zext_ln169_867, i16 %add_ln169_454" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5592 'add' 'add_ln169_462' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5593 [1/1] (0.00ns)   --->   "%zext_ln169_868 = zext i2 %add_ln169_463" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5593 'zext' 'zext_ln169_868' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5594 [1/1] (0.00ns)   --->   "%zext_ln169_869 = zext i2 %add_ln169_464" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5594 'zext' 'zext_ln169_869' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5595 [1/1] (1.56ns)   --->   "%add_ln169_465 = add i3 %zext_ln169_869, i3 %zext_ln169_868" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5595 'add' 'add_ln169_465' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5596 [1/1] (0.00ns)   --->   "%zext_ln169_870 = zext i3 %add_ln169_465" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5596 'zext' 'zext_ln169_870' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5597 [1/1] (0.00ns)   --->   "%zext_ln169_871 = zext i2 %add_ln169_466" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5597 'zext' 'zext_ln169_871' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5598 [1/1] (0.00ns)   --->   "%zext_ln169_872 = zext i2 %add_ln169_467" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5598 'zext' 'zext_ln169_872' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5599 [1/1] (1.56ns)   --->   "%add_ln169_468 = add i3 %zext_ln169_872, i3 %zext_ln169_871" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5599 'add' 'add_ln169_468' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5600 [1/1] (0.00ns)   --->   "%zext_ln169_873 = zext i3 %add_ln169_468" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5600 'zext' 'zext_ln169_873' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5601 [1/1] (1.65ns)   --->   "%add_ln169_469 = add i4 %zext_ln169_873, i4 %zext_ln169_870" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5601 'add' 'add_ln169_469' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5602 [1/1] (0.00ns)   --->   "%zext_ln169_874 = zext i4 %add_ln169_469" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5602 'zext' 'zext_ln169_874' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5603 [1/1] (0.00ns)   --->   "%zext_ln169_875 = zext i2 %add_ln169_470" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5603 'zext' 'zext_ln169_875' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5604 [1/1] (0.00ns)   --->   "%zext_ln169_876 = zext i2 %add_ln169_471" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5604 'zext' 'zext_ln169_876' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5605 [1/1] (1.56ns)   --->   "%add_ln169_472 = add i3 %zext_ln169_876, i3 %zext_ln169_875" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5605 'add' 'add_ln169_472' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5606 [1/1] (0.00ns)   --->   "%zext_ln169_877 = zext i3 %add_ln169_472" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5606 'zext' 'zext_ln169_877' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5607 [1/1] (0.00ns)   --->   "%zext_ln169_878 = zext i2 %add_ln169_473" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5607 'zext' 'zext_ln169_878' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5608 [1/1] (0.00ns)   --->   "%zext_ln169_879 = zext i2 %add_ln169_475" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5608 'zext' 'zext_ln169_879' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5609 [1/1] (1.56ns)   --->   "%add_ln169_476 = add i3 %zext_ln169_879, i3 %zext_ln169_878" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5609 'add' 'add_ln169_476' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5610 [1/1] (0.00ns)   --->   "%zext_ln169_880 = zext i3 %add_ln169_476" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5610 'zext' 'zext_ln169_880' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5611 [1/1] (1.65ns)   --->   "%add_ln169_477 = add i4 %zext_ln169_880, i4 %zext_ln169_877" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5611 'add' 'add_ln169_477' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5612 [1/1] (0.00ns)   --->   "%zext_ln169_881 = zext i4 %add_ln169_477" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5612 'zext' 'zext_ln169_881' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5613 [1/1] (1.73ns)   --->   "%add_ln169_478 = add i5 %zext_ln169_881, i5 %zext_ln169_874" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5613 'add' 'add_ln169_478' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5614 [1/1] (0.00ns)   --->   "%zext_ln169_882 = zext i5 %add_ln169_478" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5614 'zext' 'zext_ln169_882' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5615 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_78 = add i16 %zext_ln169_882, i16 %add_ln169_462" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5615 'add' 'accu_78' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_480)   --->   "%empty_1213 = trunc i32 %wgt_15" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5616 'trunc' 'empty_1213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_480)   --->   "%xor_ln67_960 = xor i1 %trunc_ln108, i1 %empty_1213" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5617 'xor' 'xor_ln67_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_480)   --->   "%xor_ln67_961 = xor i1 %xor_ln67_960, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5618 'xor' 'xor_ln67_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_480)   --->   "%zext_ln169_480 = zext i1 %xor_ln67_961" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5619 'zext' 'zext_ln169_480' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5620 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_480 = add i16 %accu_47, i16 %zext_ln169_480" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5620 'add' 'add_ln169_480' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5621 [1/1] (0.00ns)   --->   "%zext_ln169_915 = zext i2 %add_ln169_481" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5621 'zext' 'zext_ln169_915' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_482 = add i16 %zext_ln169_915, i16 %add_ln169_480" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5622 'add' 'add_ln169_482' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5623 [1/1] (0.00ns)   --->   "%zext_ln169_916 = zext i2 %add_ln169_483" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5623 'zext' 'zext_ln169_916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5624 [1/1] (0.00ns)   --->   "%zext_ln169_917 = zext i2 %add_ln169_484" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5624 'zext' 'zext_ln169_917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5625 [1/1] (1.56ns)   --->   "%add_ln169_485 = add i3 %zext_ln169_917, i3 %zext_ln169_916" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5625 'add' 'add_ln169_485' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5626 [1/1] (0.00ns)   --->   "%zext_ln169_918 = zext i3 %add_ln169_485" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5626 'zext' 'zext_ln169_918' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5627 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_486 = add i16 %zext_ln169_918, i16 %add_ln169_482" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5627 'add' 'add_ln169_486' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5628 [1/1] (0.00ns)   --->   "%zext_ln169_919 = zext i2 %add_ln169_487" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5628 'zext' 'zext_ln169_919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5629 [1/1] (0.00ns)   --->   "%zext_ln169_920 = zext i2 %add_ln169_488" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5629 'zext' 'zext_ln169_920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5630 [1/1] (1.56ns)   --->   "%add_ln169_489 = add i3 %zext_ln169_920, i3 %zext_ln169_919" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5630 'add' 'add_ln169_489' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5631 [1/1] (0.00ns)   --->   "%zext_ln169_921 = zext i3 %add_ln169_489" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5631 'zext' 'zext_ln169_921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5632 [1/1] (0.00ns)   --->   "%zext_ln169_922 = zext i2 %add_ln169_490" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5632 'zext' 'zext_ln169_922' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5633 [1/1] (0.00ns)   --->   "%zext_ln169_923 = zext i2 %add_ln169_491" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5633 'zext' 'zext_ln169_923' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5634 [1/1] (1.56ns)   --->   "%add_ln169_492 = add i3 %zext_ln169_923, i3 %zext_ln169_922" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5634 'add' 'add_ln169_492' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5635 [1/1] (0.00ns)   --->   "%zext_ln169_924 = zext i3 %add_ln169_492" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5635 'zext' 'zext_ln169_924' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5636 [1/1] (1.65ns)   --->   "%add_ln169_493 = add i4 %zext_ln169_924, i4 %zext_ln169_921" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5636 'add' 'add_ln169_493' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5637 [1/1] (0.00ns)   --->   "%zext_ln169_925 = zext i4 %add_ln169_493" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5637 'zext' 'zext_ln169_925' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_494 = add i16 %zext_ln169_925, i16 %add_ln169_486" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5638 'add' 'add_ln169_494' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5639 [1/1] (0.00ns)   --->   "%zext_ln169_926 = zext i2 %add_ln169_495" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5639 'zext' 'zext_ln169_926' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5640 [1/1] (0.00ns)   --->   "%zext_ln169_927 = zext i2 %add_ln169_496" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5640 'zext' 'zext_ln169_927' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5641 [1/1] (1.56ns)   --->   "%add_ln169_497 = add i3 %zext_ln169_927, i3 %zext_ln169_926" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5641 'add' 'add_ln169_497' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5642 [1/1] (0.00ns)   --->   "%zext_ln169_929 = zext i3 %add_ln169_497" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5642 'zext' 'zext_ln169_929' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5643 [1/1] (0.00ns)   --->   "%zext_ln169_930 = zext i2 %add_ln169_498" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5643 'zext' 'zext_ln169_930' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5644 [1/1] (0.00ns)   --->   "%zext_ln169_931 = zext i2 %add_ln169_499" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5644 'zext' 'zext_ln169_931' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5645 [1/1] (1.56ns)   --->   "%add_ln169_500 = add i3 %zext_ln169_931, i3 %zext_ln169_930" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5645 'add' 'add_ln169_500' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5646 [1/1] (0.00ns)   --->   "%zext_ln169_932 = zext i3 %add_ln169_500" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5646 'zext' 'zext_ln169_932' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5647 [1/1] (1.65ns)   --->   "%add_ln169_501 = add i4 %zext_ln169_932, i4 %zext_ln169_929" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5647 'add' 'add_ln169_501' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5648 [1/1] (0.00ns)   --->   "%zext_ln169_933 = zext i4 %add_ln169_501" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5648 'zext' 'zext_ln169_933' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5649 [1/1] (0.00ns)   --->   "%zext_ln169_934 = zext i2 %add_ln169_502" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5649 'zext' 'zext_ln169_934' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5650 [1/1] (0.00ns)   --->   "%zext_ln169_935 = zext i2 %add_ln169_503" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5650 'zext' 'zext_ln169_935' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5651 [1/1] (1.56ns)   --->   "%add_ln169_504 = add i3 %zext_ln169_935, i3 %zext_ln169_934" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5651 'add' 'add_ln169_504' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5652 [1/1] (0.00ns)   --->   "%zext_ln169_936 = zext i3 %add_ln169_504" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5652 'zext' 'zext_ln169_936' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5653 [1/1] (0.00ns)   --->   "%zext_ln169_937 = zext i2 %add_ln169_505" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5653 'zext' 'zext_ln169_937' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5654 [1/1] (0.00ns)   --->   "%zext_ln169_938 = zext i2 %add_ln169_507" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5654 'zext' 'zext_ln169_938' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5655 [1/1] (1.56ns)   --->   "%add_ln169_508 = add i3 %zext_ln169_938, i3 %zext_ln169_937" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5655 'add' 'add_ln169_508' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5656 [1/1] (0.00ns)   --->   "%zext_ln169_939 = zext i3 %add_ln169_508" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5656 'zext' 'zext_ln169_939' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5657 [1/1] (1.65ns)   --->   "%add_ln169_509 = add i4 %zext_ln169_939, i4 %zext_ln169_936" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5657 'add' 'add_ln169_509' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5658 [1/1] (0.00ns)   --->   "%zext_ln169_940 = zext i4 %add_ln169_509" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5658 'zext' 'zext_ln169_940' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5659 [1/1] (1.73ns)   --->   "%add_ln169_510 = add i5 %zext_ln169_940, i5 %zext_ln169_933" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5659 'add' 'add_ln169_510' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5660 [1/1] (0.00ns)   --->   "%zext_ln169_941 = zext i5 %add_ln169_510" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5660 'zext' 'zext_ln169_941' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5661 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_79 = add i16 %zext_ln169_941, i16 %add_ln169_494" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5661 'add' 'accu_79' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5662 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%empty_1214 = trunc i32 %wgt_16" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5662 'trunc' 'empty_1214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5663 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%xor_ln67_1024 = xor i1 %trunc_ln108, i1 %empty_1214" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5663 'xor' 'xor_ln67_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5664 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%xor_ln67_1025 = xor i1 %xor_ln67_1024, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5664 'xor' 'xor_ln67_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_512)   --->   "%zext_ln169_512 = zext i1 %xor_ln67_1025" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5665 'zext' 'zext_ln169_512' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5666 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_512 = add i16 %accu_48, i16 %zext_ln169_512" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5666 'add' 'add_ln169_512' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5667 [1/1] (0.00ns)   --->   "%zext_ln169_974 = zext i2 %add_ln169_513" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5667 'zext' 'zext_ln169_974' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_514 = add i16 %zext_ln169_974, i16 %add_ln169_512" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5668 'add' 'add_ln169_514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5669 [1/1] (0.00ns)   --->   "%zext_ln169_975 = zext i2 %add_ln169_515" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5669 'zext' 'zext_ln169_975' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5670 [1/1] (0.00ns)   --->   "%zext_ln169_976 = zext i2 %add_ln169_516" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5670 'zext' 'zext_ln169_976' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5671 [1/1] (1.56ns)   --->   "%add_ln169_517 = add i3 %zext_ln169_976, i3 %zext_ln169_975" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5671 'add' 'add_ln169_517' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5672 [1/1] (0.00ns)   --->   "%zext_ln169_977 = zext i3 %add_ln169_517" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5672 'zext' 'zext_ln169_977' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5673 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_518 = add i16 %zext_ln169_977, i16 %add_ln169_514" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5673 'add' 'add_ln169_518' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5674 [1/1] (0.00ns)   --->   "%zext_ln169_978 = zext i2 %add_ln169_519" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5674 'zext' 'zext_ln169_978' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5675 [1/1] (0.00ns)   --->   "%zext_ln169_979 = zext i2 %add_ln169_520" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5675 'zext' 'zext_ln169_979' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5676 [1/1] (1.56ns)   --->   "%add_ln169_521 = add i3 %zext_ln169_979, i3 %zext_ln169_978" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5676 'add' 'add_ln169_521' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5677 [1/1] (0.00ns)   --->   "%zext_ln169_980 = zext i3 %add_ln169_521" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5677 'zext' 'zext_ln169_980' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5678 [1/1] (0.00ns)   --->   "%zext_ln169_981 = zext i2 %add_ln169_522" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5678 'zext' 'zext_ln169_981' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5679 [1/1] (0.00ns)   --->   "%zext_ln169_982 = zext i2 %add_ln169_523" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5679 'zext' 'zext_ln169_982' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5680 [1/1] (1.56ns)   --->   "%add_ln169_524 = add i3 %zext_ln169_982, i3 %zext_ln169_981" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5680 'add' 'add_ln169_524' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5681 [1/1] (0.00ns)   --->   "%zext_ln169_983 = zext i3 %add_ln169_524" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5681 'zext' 'zext_ln169_983' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5682 [1/1] (1.65ns)   --->   "%add_ln169_525 = add i4 %zext_ln169_983, i4 %zext_ln169_980" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5682 'add' 'add_ln169_525' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5683 [1/1] (0.00ns)   --->   "%zext_ln169_984 = zext i4 %add_ln169_525" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5683 'zext' 'zext_ln169_984' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_526 = add i16 %zext_ln169_984, i16 %add_ln169_518" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5684 'add' 'add_ln169_526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5685 [1/1] (0.00ns)   --->   "%zext_ln169_985 = zext i2 %add_ln169_527" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5685 'zext' 'zext_ln169_985' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5686 [1/1] (0.00ns)   --->   "%zext_ln169_986 = zext i2 %add_ln169_528" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5686 'zext' 'zext_ln169_986' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5687 [1/1] (1.56ns)   --->   "%add_ln169_529 = add i3 %zext_ln169_986, i3 %zext_ln169_985" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5687 'add' 'add_ln169_529' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5688 [1/1] (0.00ns)   --->   "%zext_ln169_987 = zext i3 %add_ln169_529" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5688 'zext' 'zext_ln169_987' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5689 [1/1] (0.00ns)   --->   "%zext_ln169_988 = zext i2 %add_ln169_530" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5689 'zext' 'zext_ln169_988' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5690 [1/1] (0.00ns)   --->   "%zext_ln169_989 = zext i2 %add_ln169_531" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5690 'zext' 'zext_ln169_989' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5691 [1/1] (1.56ns)   --->   "%add_ln169_532 = add i3 %zext_ln169_989, i3 %zext_ln169_988" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5691 'add' 'add_ln169_532' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5692 [1/1] (0.00ns)   --->   "%zext_ln169_990 = zext i3 %add_ln169_532" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5692 'zext' 'zext_ln169_990' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5693 [1/1] (1.65ns)   --->   "%add_ln169_533 = add i4 %zext_ln169_990, i4 %zext_ln169_987" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5693 'add' 'add_ln169_533' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5694 [1/1] (0.00ns)   --->   "%zext_ln169_991 = zext i4 %add_ln169_533" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5694 'zext' 'zext_ln169_991' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5695 [1/1] (0.00ns)   --->   "%zext_ln169_993 = zext i2 %add_ln169_534" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5695 'zext' 'zext_ln169_993' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5696 [1/1] (0.00ns)   --->   "%zext_ln169_994 = zext i2 %add_ln169_535" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5696 'zext' 'zext_ln169_994' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5697 [1/1] (1.56ns)   --->   "%add_ln169_536 = add i3 %zext_ln169_994, i3 %zext_ln169_993" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5697 'add' 'add_ln169_536' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5698 [1/1] (0.00ns)   --->   "%zext_ln169_995 = zext i3 %add_ln169_536" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5698 'zext' 'zext_ln169_995' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5699 [1/1] (0.00ns)   --->   "%zext_ln169_996 = zext i2 %add_ln169_537" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5699 'zext' 'zext_ln169_996' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5700 [1/1] (0.00ns)   --->   "%zext_ln169_997 = zext i2 %add_ln169_539" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5700 'zext' 'zext_ln169_997' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5701 [1/1] (1.56ns)   --->   "%add_ln169_540 = add i3 %zext_ln169_997, i3 %zext_ln169_996" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5701 'add' 'add_ln169_540' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5702 [1/1] (0.00ns)   --->   "%zext_ln169_998 = zext i3 %add_ln169_540" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5702 'zext' 'zext_ln169_998' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5703 [1/1] (1.65ns)   --->   "%add_ln169_541 = add i4 %zext_ln169_998, i4 %zext_ln169_995" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5703 'add' 'add_ln169_541' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5704 [1/1] (0.00ns)   --->   "%zext_ln169_999 = zext i4 %add_ln169_541" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5704 'zext' 'zext_ln169_999' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5705 [1/1] (1.73ns)   --->   "%add_ln169_542 = add i5 %zext_ln169_999, i5 %zext_ln169_991" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5705 'add' 'add_ln169_542' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5706 [1/1] (0.00ns)   --->   "%zext_ln169_1000 = zext i5 %add_ln169_542" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5706 'zext' 'zext_ln169_1000' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5707 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_80 = add i16 %zext_ln169_1000, i16 %add_ln169_526" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5707 'add' 'accu_80' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%empty_1215 = trunc i32 %wgt_17" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5708 'trunc' 'empty_1215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%xor_ln67_1088 = xor i1 %trunc_ln108, i1 %empty_1215" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5709 'xor' 'xor_ln67_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5710 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%xor_ln67_1089 = xor i1 %xor_ln67_1088, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5710 'xor' 'xor_ln67_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5711 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_544)   --->   "%zext_ln169_544 = zext i1 %xor_ln67_1089" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5711 'zext' 'zext_ln169_544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5712 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_544 = add i16 %accu_49, i16 %zext_ln169_544" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5712 'add' 'add_ln169_544' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5713 [1/1] (0.00ns)   --->   "%zext_ln169_1032 = zext i2 %add_ln169_545" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5713 'zext' 'zext_ln169_1032' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_546 = add i16 %zext_ln169_1032, i16 %add_ln169_544" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5714 'add' 'add_ln169_546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5715 [1/1] (0.00ns)   --->   "%zext_ln169_1033 = zext i2 %add_ln169_547" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5715 'zext' 'zext_ln169_1033' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5716 [1/1] (0.00ns)   --->   "%zext_ln169_1034 = zext i2 %add_ln169_548" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5716 'zext' 'zext_ln169_1034' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5717 [1/1] (1.56ns)   --->   "%add_ln169_549 = add i3 %zext_ln169_1034, i3 %zext_ln169_1033" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5717 'add' 'add_ln169_549' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5718 [1/1] (0.00ns)   --->   "%zext_ln169_1035 = zext i3 %add_ln169_549" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5718 'zext' 'zext_ln169_1035' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5719 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_550 = add i16 %zext_ln169_1035, i16 %add_ln169_546" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5719 'add' 'add_ln169_550' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5720 [1/1] (0.00ns)   --->   "%zext_ln169_1036 = zext i2 %add_ln169_551" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5720 'zext' 'zext_ln169_1036' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5721 [1/1] (0.00ns)   --->   "%zext_ln169_1037 = zext i2 %add_ln169_552" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5721 'zext' 'zext_ln169_1037' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5722 [1/1] (1.56ns)   --->   "%add_ln169_553 = add i3 %zext_ln169_1037, i3 %zext_ln169_1036" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5722 'add' 'add_ln169_553' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5723 [1/1] (0.00ns)   --->   "%zext_ln169_1038 = zext i3 %add_ln169_553" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5723 'zext' 'zext_ln169_1038' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5724 [1/1] (0.00ns)   --->   "%zext_ln169_1039 = zext i2 %add_ln169_554" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5724 'zext' 'zext_ln169_1039' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5725 [1/1] (0.00ns)   --->   "%zext_ln169_1040 = zext i2 %add_ln169_555" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5725 'zext' 'zext_ln169_1040' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5726 [1/1] (1.56ns)   --->   "%add_ln169_556 = add i3 %zext_ln169_1040, i3 %zext_ln169_1039" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5726 'add' 'add_ln169_556' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5727 [1/1] (0.00ns)   --->   "%zext_ln169_1041 = zext i3 %add_ln169_556" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5727 'zext' 'zext_ln169_1041' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5728 [1/1] (1.65ns)   --->   "%add_ln169_557 = add i4 %zext_ln169_1041, i4 %zext_ln169_1038" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5728 'add' 'add_ln169_557' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5729 [1/1] (0.00ns)   --->   "%zext_ln169_1042 = zext i4 %add_ln169_557" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5729 'zext' 'zext_ln169_1042' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_558 = add i16 %zext_ln169_1042, i16 %add_ln169_550" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5730 'add' 'add_ln169_558' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5731 [1/1] (0.00ns)   --->   "%zext_ln169_1043 = zext i2 %add_ln169_559" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5731 'zext' 'zext_ln169_1043' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5732 [1/1] (0.00ns)   --->   "%zext_ln169_1044 = zext i2 %add_ln169_560" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5732 'zext' 'zext_ln169_1044' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5733 [1/1] (1.56ns)   --->   "%add_ln169_561 = add i3 %zext_ln169_1044, i3 %zext_ln169_1043" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5733 'add' 'add_ln169_561' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5734 [1/1] (0.00ns)   --->   "%zext_ln169_1045 = zext i3 %add_ln169_561" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5734 'zext' 'zext_ln169_1045' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5735 [1/1] (0.00ns)   --->   "%zext_ln169_1046 = zext i2 %add_ln169_562" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5735 'zext' 'zext_ln169_1046' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5736 [1/1] (0.00ns)   --->   "%zext_ln169_1047 = zext i2 %add_ln169_563" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5736 'zext' 'zext_ln169_1047' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5737 [1/1] (1.56ns)   --->   "%add_ln169_564 = add i3 %zext_ln169_1047, i3 %zext_ln169_1046" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5737 'add' 'add_ln169_564' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5738 [1/1] (0.00ns)   --->   "%zext_ln169_1048 = zext i3 %add_ln169_564" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5738 'zext' 'zext_ln169_1048' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5739 [1/1] (1.65ns)   --->   "%add_ln169_565 = add i4 %zext_ln169_1048, i4 %zext_ln169_1045" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5739 'add' 'add_ln169_565' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5740 [1/1] (0.00ns)   --->   "%zext_ln169_1049 = zext i4 %add_ln169_565" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5740 'zext' 'zext_ln169_1049' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5741 [1/1] (0.00ns)   --->   "%zext_ln169_1050 = zext i2 %add_ln169_566" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5741 'zext' 'zext_ln169_1050' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5742 [1/1] (0.00ns)   --->   "%zext_ln169_1051 = zext i2 %add_ln169_567" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5742 'zext' 'zext_ln169_1051' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5743 [1/1] (1.56ns)   --->   "%add_ln169_568 = add i3 %zext_ln169_1051, i3 %zext_ln169_1050" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5743 'add' 'add_ln169_568' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5744 [1/1] (0.00ns)   --->   "%zext_ln169_1052 = zext i3 %add_ln169_568" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5744 'zext' 'zext_ln169_1052' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5745 [1/1] (0.00ns)   --->   "%zext_ln169_1053 = zext i2 %add_ln169_569" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5745 'zext' 'zext_ln169_1053' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5746 [1/1] (0.00ns)   --->   "%zext_ln169_1054 = zext i2 %add_ln169_571" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5746 'zext' 'zext_ln169_1054' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5747 [1/1] (1.56ns)   --->   "%add_ln169_572 = add i3 %zext_ln169_1054, i3 %zext_ln169_1053" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5747 'add' 'add_ln169_572' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5748 [1/1] (0.00ns)   --->   "%zext_ln169_1055 = zext i3 %add_ln169_572" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5748 'zext' 'zext_ln169_1055' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5749 [1/1] (1.65ns)   --->   "%add_ln169_573 = add i4 %zext_ln169_1055, i4 %zext_ln169_1052" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5749 'add' 'add_ln169_573' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5750 [1/1] (0.00ns)   --->   "%zext_ln169_1056 = zext i4 %add_ln169_573" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5750 'zext' 'zext_ln169_1056' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5751 [1/1] (1.73ns)   --->   "%add_ln169_574 = add i5 %zext_ln169_1056, i5 %zext_ln169_1049" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5751 'add' 'add_ln169_574' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5752 [1/1] (0.00ns)   --->   "%zext_ln169_1057 = zext i5 %add_ln169_574" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5752 'zext' 'zext_ln169_1057' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5753 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_81 = add i16 %zext_ln169_1057, i16 %add_ln169_558" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5753 'add' 'accu_81' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%empty_1216 = trunc i32 %wgt_18" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5754 'trunc' 'empty_1216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%xor_ln67_1152 = xor i1 %trunc_ln108, i1 %empty_1216" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5755 'xor' 'xor_ln67_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5756 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%xor_ln67_1153 = xor i1 %xor_ln67_1152, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5756 'xor' 'xor_ln67_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_576)   --->   "%zext_ln169_576 = zext i1 %xor_ln67_1153" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5757 'zext' 'zext_ln169_576' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5758 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_576 = add i16 %accu_50, i16 %zext_ln169_576" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5758 'add' 'add_ln169_576' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5759 [1/1] (0.00ns)   --->   "%zext_ln169_1089 = zext i2 %add_ln169_577" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5759 'zext' 'zext_ln169_1089' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_578 = add i16 %zext_ln169_1089, i16 %add_ln169_576" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5760 'add' 'add_ln169_578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5761 [1/1] (0.00ns)   --->   "%zext_ln169_1090 = zext i2 %add_ln169_579" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5761 'zext' 'zext_ln169_1090' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5762 [1/1] (0.00ns)   --->   "%zext_ln169_1091 = zext i2 %add_ln169_580" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5762 'zext' 'zext_ln169_1091' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5763 [1/1] (1.56ns)   --->   "%add_ln169_581 = add i3 %zext_ln169_1091, i3 %zext_ln169_1090" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5763 'add' 'add_ln169_581' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5764 [1/1] (0.00ns)   --->   "%zext_ln169_1092 = zext i3 %add_ln169_581" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5764 'zext' 'zext_ln169_1092' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5765 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_582 = add i16 %zext_ln169_1092, i16 %add_ln169_578" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5765 'add' 'add_ln169_582' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5766 [1/1] (0.00ns)   --->   "%zext_ln169_1093 = zext i2 %add_ln169_583" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5766 'zext' 'zext_ln169_1093' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5767 [1/1] (0.00ns)   --->   "%zext_ln169_1094 = zext i2 %add_ln169_584" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5767 'zext' 'zext_ln169_1094' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5768 [1/1] (1.56ns)   --->   "%add_ln169_585 = add i3 %zext_ln169_1094, i3 %zext_ln169_1093" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5768 'add' 'add_ln169_585' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5769 [1/1] (0.00ns)   --->   "%zext_ln169_1095 = zext i3 %add_ln169_585" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5769 'zext' 'zext_ln169_1095' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5770 [1/1] (0.00ns)   --->   "%zext_ln169_1096 = zext i2 %add_ln169_586" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5770 'zext' 'zext_ln169_1096' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5771 [1/1] (0.00ns)   --->   "%zext_ln169_1097 = zext i2 %add_ln169_587" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5771 'zext' 'zext_ln169_1097' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5772 [1/1] (1.56ns)   --->   "%add_ln169_588 = add i3 %zext_ln169_1097, i3 %zext_ln169_1096" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5772 'add' 'add_ln169_588' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5773 [1/1] (0.00ns)   --->   "%zext_ln169_1098 = zext i3 %add_ln169_588" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5773 'zext' 'zext_ln169_1098' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5774 [1/1] (1.65ns)   --->   "%add_ln169_589 = add i4 %zext_ln169_1098, i4 %zext_ln169_1095" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5774 'add' 'add_ln169_589' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5775 [1/1] (0.00ns)   --->   "%zext_ln169_1099 = zext i4 %add_ln169_589" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5775 'zext' 'zext_ln169_1099' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_590 = add i16 %zext_ln169_1099, i16 %add_ln169_582" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5776 'add' 'add_ln169_590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5777 [1/1] (0.00ns)   --->   "%zext_ln169_1100 = zext i2 %add_ln169_591" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5777 'zext' 'zext_ln169_1100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5778 [1/1] (0.00ns)   --->   "%zext_ln169_1101 = zext i2 %add_ln169_592" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5778 'zext' 'zext_ln169_1101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5779 [1/1] (1.56ns)   --->   "%add_ln169_593 = add i3 %zext_ln169_1101, i3 %zext_ln169_1100" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5779 'add' 'add_ln169_593' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5780 [1/1] (0.00ns)   --->   "%zext_ln169_1102 = zext i3 %add_ln169_593" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5780 'zext' 'zext_ln169_1102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5781 [1/1] (0.00ns)   --->   "%zext_ln169_1103 = zext i2 %add_ln169_594" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5781 'zext' 'zext_ln169_1103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5782 [1/1] (0.00ns)   --->   "%zext_ln169_1104 = zext i2 %add_ln169_595" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5782 'zext' 'zext_ln169_1104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5783 [1/1] (1.56ns)   --->   "%add_ln169_596 = add i3 %zext_ln169_1104, i3 %zext_ln169_1103" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5783 'add' 'add_ln169_596' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5784 [1/1] (0.00ns)   --->   "%zext_ln169_1105 = zext i3 %add_ln169_596" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5784 'zext' 'zext_ln169_1105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5785 [1/1] (1.65ns)   --->   "%add_ln169_597 = add i4 %zext_ln169_1105, i4 %zext_ln169_1102" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5785 'add' 'add_ln169_597' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5786 [1/1] (0.00ns)   --->   "%zext_ln169_1106 = zext i4 %add_ln169_597" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5786 'zext' 'zext_ln169_1106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5787 [1/1] (0.00ns)   --->   "%zext_ln169_1107 = zext i2 %add_ln169_598" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5787 'zext' 'zext_ln169_1107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5788 [1/1] (0.00ns)   --->   "%zext_ln169_1108 = zext i2 %add_ln169_599" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5788 'zext' 'zext_ln169_1108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5789 [1/1] (1.56ns)   --->   "%add_ln169_600 = add i3 %zext_ln169_1108, i3 %zext_ln169_1107" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5789 'add' 'add_ln169_600' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5790 [1/1] (0.00ns)   --->   "%zext_ln169_1109 = zext i3 %add_ln169_600" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5790 'zext' 'zext_ln169_1109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5791 [1/1] (0.00ns)   --->   "%zext_ln169_1110 = zext i2 %add_ln169_601" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5791 'zext' 'zext_ln169_1110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5792 [1/1] (0.00ns)   --->   "%zext_ln169_1111 = zext i2 %add_ln169_603" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5792 'zext' 'zext_ln169_1111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5793 [1/1] (1.56ns)   --->   "%add_ln169_604 = add i3 %zext_ln169_1111, i3 %zext_ln169_1110" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5793 'add' 'add_ln169_604' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5794 [1/1] (0.00ns)   --->   "%zext_ln169_1112 = zext i3 %add_ln169_604" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5794 'zext' 'zext_ln169_1112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5795 [1/1] (1.65ns)   --->   "%add_ln169_605 = add i4 %zext_ln169_1112, i4 %zext_ln169_1109" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5795 'add' 'add_ln169_605' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5796 [1/1] (0.00ns)   --->   "%zext_ln169_1113 = zext i4 %add_ln169_605" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5796 'zext' 'zext_ln169_1113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5797 [1/1] (1.73ns)   --->   "%add_ln169_606 = add i5 %zext_ln169_1113, i5 %zext_ln169_1106" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5797 'add' 'add_ln169_606' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5798 [1/1] (0.00ns)   --->   "%zext_ln169_1114 = zext i5 %add_ln169_606" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5798 'zext' 'zext_ln169_1114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5799 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_82 = add i16 %zext_ln169_1114, i16 %add_ln169_590" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5799 'add' 'accu_82' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%empty_1217 = trunc i32 %wgt_19" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5800 'trunc' 'empty_1217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5801 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%xor_ln67_1216 = xor i1 %trunc_ln108, i1 %empty_1217" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5801 'xor' 'xor_ln67_1216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%xor_ln67_1217 = xor i1 %xor_ln67_1216, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5802 'xor' 'xor_ln67_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5803 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_608)   --->   "%zext_ln169_608 = zext i1 %xor_ln67_1217" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5803 'zext' 'zext_ln169_608' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5804 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_608 = add i16 %accu_51, i16 %zext_ln169_608" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5804 'add' 'add_ln169_608' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5805 [1/1] (0.00ns)   --->   "%zext_ln169_1146 = zext i2 %add_ln169_609" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5805 'zext' 'zext_ln169_1146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_610 = add i16 %zext_ln169_1146, i16 %add_ln169_608" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5806 'add' 'add_ln169_610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5807 [1/1] (0.00ns)   --->   "%zext_ln169_1147 = zext i2 %add_ln169_611" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5807 'zext' 'zext_ln169_1147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5808 [1/1] (0.00ns)   --->   "%zext_ln169_1148 = zext i2 %add_ln169_612" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5808 'zext' 'zext_ln169_1148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5809 [1/1] (1.56ns)   --->   "%add_ln169_613 = add i3 %zext_ln169_1148, i3 %zext_ln169_1147" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5809 'add' 'add_ln169_613' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5810 [1/1] (0.00ns)   --->   "%zext_ln169_1149 = zext i3 %add_ln169_613" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5810 'zext' 'zext_ln169_1149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5811 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_614 = add i16 %zext_ln169_1149, i16 %add_ln169_610" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5811 'add' 'add_ln169_614' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5812 [1/1] (0.00ns)   --->   "%zext_ln169_1150 = zext i2 %add_ln169_615" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5812 'zext' 'zext_ln169_1150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5813 [1/1] (0.00ns)   --->   "%zext_ln169_1151 = zext i2 %add_ln169_616" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5813 'zext' 'zext_ln169_1151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5814 [1/1] (1.56ns)   --->   "%add_ln169_617 = add i3 %zext_ln169_1151, i3 %zext_ln169_1150" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5814 'add' 'add_ln169_617' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5815 [1/1] (0.00ns)   --->   "%zext_ln169_1152 = zext i3 %add_ln169_617" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5815 'zext' 'zext_ln169_1152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5816 [1/1] (0.00ns)   --->   "%zext_ln169_1153 = zext i2 %add_ln169_618" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5816 'zext' 'zext_ln169_1153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5817 [1/1] (0.00ns)   --->   "%zext_ln169_1154 = zext i2 %add_ln169_619" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5817 'zext' 'zext_ln169_1154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5818 [1/1] (1.56ns)   --->   "%add_ln169_620 = add i3 %zext_ln169_1154, i3 %zext_ln169_1153" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5818 'add' 'add_ln169_620' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5819 [1/1] (0.00ns)   --->   "%zext_ln169_1155 = zext i3 %add_ln169_620" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5819 'zext' 'zext_ln169_1155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5820 [1/1] (1.65ns)   --->   "%add_ln169_621 = add i4 %zext_ln169_1155, i4 %zext_ln169_1152" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5820 'add' 'add_ln169_621' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5821 [1/1] (0.00ns)   --->   "%zext_ln169_1156 = zext i4 %add_ln169_621" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5821 'zext' 'zext_ln169_1156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_622 = add i16 %zext_ln169_1156, i16 %add_ln169_614" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5822 'add' 'add_ln169_622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5823 [1/1] (0.00ns)   --->   "%zext_ln169_1157 = zext i2 %add_ln169_623" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5823 'zext' 'zext_ln169_1157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5824 [1/1] (0.00ns)   --->   "%zext_ln169_1158 = zext i2 %add_ln169_624" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5824 'zext' 'zext_ln169_1158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5825 [1/1] (1.56ns)   --->   "%add_ln169_625 = add i3 %zext_ln169_1158, i3 %zext_ln169_1157" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5825 'add' 'add_ln169_625' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5826 [1/1] (0.00ns)   --->   "%zext_ln169_1159 = zext i3 %add_ln169_625" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5826 'zext' 'zext_ln169_1159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5827 [1/1] (0.00ns)   --->   "%zext_ln169_1160 = zext i2 %add_ln169_626" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5827 'zext' 'zext_ln169_1160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5828 [1/1] (0.00ns)   --->   "%zext_ln169_1161 = zext i2 %add_ln169_627" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5828 'zext' 'zext_ln169_1161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5829 [1/1] (1.56ns)   --->   "%add_ln169_628 = add i3 %zext_ln169_1161, i3 %zext_ln169_1160" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5829 'add' 'add_ln169_628' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5830 [1/1] (0.00ns)   --->   "%zext_ln169_1162 = zext i3 %add_ln169_628" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5830 'zext' 'zext_ln169_1162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5831 [1/1] (1.65ns)   --->   "%add_ln169_629 = add i4 %zext_ln169_1162, i4 %zext_ln169_1159" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5831 'add' 'add_ln169_629' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5832 [1/1] (0.00ns)   --->   "%zext_ln169_1163 = zext i4 %add_ln169_629" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5832 'zext' 'zext_ln169_1163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5833 [1/1] (0.00ns)   --->   "%zext_ln169_1164 = zext i2 %add_ln169_630" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5833 'zext' 'zext_ln169_1164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5834 [1/1] (0.00ns)   --->   "%zext_ln169_1165 = zext i2 %add_ln169_631" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5834 'zext' 'zext_ln169_1165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5835 [1/1] (1.56ns)   --->   "%add_ln169_632 = add i3 %zext_ln169_1165, i3 %zext_ln169_1164" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5835 'add' 'add_ln169_632' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5836 [1/1] (0.00ns)   --->   "%zext_ln169_1166 = zext i3 %add_ln169_632" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5836 'zext' 'zext_ln169_1166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5837 [1/1] (0.00ns)   --->   "%zext_ln169_1167 = zext i2 %add_ln169_633" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5837 'zext' 'zext_ln169_1167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5838 [1/1] (0.00ns)   --->   "%zext_ln169_1168 = zext i2 %add_ln169_635" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5838 'zext' 'zext_ln169_1168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5839 [1/1] (1.56ns)   --->   "%add_ln169_636 = add i3 %zext_ln169_1168, i3 %zext_ln169_1167" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5839 'add' 'add_ln169_636' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5840 [1/1] (0.00ns)   --->   "%zext_ln169_1169 = zext i3 %add_ln169_636" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5840 'zext' 'zext_ln169_1169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5841 [1/1] (1.65ns)   --->   "%add_ln169_637 = add i4 %zext_ln169_1169, i4 %zext_ln169_1166" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5841 'add' 'add_ln169_637' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5842 [1/1] (0.00ns)   --->   "%zext_ln169_1170 = zext i4 %add_ln169_637" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5842 'zext' 'zext_ln169_1170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5843 [1/1] (1.73ns)   --->   "%add_ln169_638 = add i5 %zext_ln169_1170, i5 %zext_ln169_1163" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5843 'add' 'add_ln169_638' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5844 [1/1] (0.00ns)   --->   "%zext_ln169_1171 = zext i5 %add_ln169_638" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5844 'zext' 'zext_ln169_1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5845 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_83 = add i16 %zext_ln169_1171, i16 %add_ln169_622" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5845 'add' 'accu_83' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_640)   --->   "%empty_1218 = trunc i32 %wgt_20" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5846 'trunc' 'empty_1218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_640)   --->   "%xor_ln67_1280 = xor i1 %trunc_ln108, i1 %empty_1218" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5847 'xor' 'xor_ln67_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5848 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_640)   --->   "%xor_ln67_1281 = xor i1 %xor_ln67_1280, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5848 'xor' 'xor_ln67_1281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5849 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_640)   --->   "%zext_ln169_640 = zext i1 %xor_ln67_1281" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5849 'zext' 'zext_ln169_640' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5850 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_640 = add i16 %accu_52, i16 %zext_ln169_640" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5850 'add' 'add_ln169_640' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5851 [1/1] (0.00ns)   --->   "%zext_ln169_1203 = zext i2 %add_ln169_641" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5851 'zext' 'zext_ln169_1203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_642 = add i16 %zext_ln169_1203, i16 %add_ln169_640" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5852 'add' 'add_ln169_642' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5853 [1/1] (0.00ns)   --->   "%zext_ln169_1204 = zext i2 %add_ln169_643" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5853 'zext' 'zext_ln169_1204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5854 [1/1] (0.00ns)   --->   "%zext_ln169_1205 = zext i2 %add_ln169_644" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5854 'zext' 'zext_ln169_1205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5855 [1/1] (1.56ns)   --->   "%add_ln169_645 = add i3 %zext_ln169_1205, i3 %zext_ln169_1204" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5855 'add' 'add_ln169_645' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5856 [1/1] (0.00ns)   --->   "%zext_ln169_1206 = zext i3 %add_ln169_645" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5856 'zext' 'zext_ln169_1206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5857 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_646 = add i16 %zext_ln169_1206, i16 %add_ln169_642" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5857 'add' 'add_ln169_646' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5858 [1/1] (0.00ns)   --->   "%zext_ln169_1207 = zext i2 %add_ln169_647" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5858 'zext' 'zext_ln169_1207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5859 [1/1] (0.00ns)   --->   "%zext_ln169_1208 = zext i2 %add_ln169_648" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5859 'zext' 'zext_ln169_1208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5860 [1/1] (1.56ns)   --->   "%add_ln169_649 = add i3 %zext_ln169_1208, i3 %zext_ln169_1207" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5860 'add' 'add_ln169_649' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5861 [1/1] (0.00ns)   --->   "%zext_ln169_1209 = zext i3 %add_ln169_649" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5861 'zext' 'zext_ln169_1209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5862 [1/1] (0.00ns)   --->   "%zext_ln169_1210 = zext i2 %add_ln169_650" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5862 'zext' 'zext_ln169_1210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5863 [1/1] (0.00ns)   --->   "%zext_ln169_1211 = zext i2 %add_ln169_651" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5863 'zext' 'zext_ln169_1211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5864 [1/1] (1.56ns)   --->   "%add_ln169_652 = add i3 %zext_ln169_1211, i3 %zext_ln169_1210" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5864 'add' 'add_ln169_652' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5865 [1/1] (0.00ns)   --->   "%zext_ln169_1212 = zext i3 %add_ln169_652" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5865 'zext' 'zext_ln169_1212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5866 [1/1] (1.65ns)   --->   "%add_ln169_653 = add i4 %zext_ln169_1212, i4 %zext_ln169_1209" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5866 'add' 'add_ln169_653' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5867 [1/1] (0.00ns)   --->   "%zext_ln169_1213 = zext i4 %add_ln169_653" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5867 'zext' 'zext_ln169_1213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_654 = add i16 %zext_ln169_1213, i16 %add_ln169_646" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5868 'add' 'add_ln169_654' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5869 [1/1] (0.00ns)   --->   "%zext_ln169_1214 = zext i2 %add_ln169_655" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5869 'zext' 'zext_ln169_1214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5870 [1/1] (0.00ns)   --->   "%zext_ln169_1215 = zext i2 %add_ln169_656" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5870 'zext' 'zext_ln169_1215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5871 [1/1] (1.56ns)   --->   "%add_ln169_657 = add i3 %zext_ln169_1215, i3 %zext_ln169_1214" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5871 'add' 'add_ln169_657' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5872 [1/1] (0.00ns)   --->   "%zext_ln169_1216 = zext i3 %add_ln169_657" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5872 'zext' 'zext_ln169_1216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5873 [1/1] (0.00ns)   --->   "%zext_ln169_1217 = zext i2 %add_ln169_658" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5873 'zext' 'zext_ln169_1217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5874 [1/1] (0.00ns)   --->   "%zext_ln169_1218 = zext i2 %add_ln169_659" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5874 'zext' 'zext_ln169_1218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5875 [1/1] (1.56ns)   --->   "%add_ln169_660 = add i3 %zext_ln169_1218, i3 %zext_ln169_1217" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5875 'add' 'add_ln169_660' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5876 [1/1] (0.00ns)   --->   "%zext_ln169_1219 = zext i3 %add_ln169_660" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5876 'zext' 'zext_ln169_1219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5877 [1/1] (1.65ns)   --->   "%add_ln169_661 = add i4 %zext_ln169_1219, i4 %zext_ln169_1216" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5877 'add' 'add_ln169_661' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5878 [1/1] (0.00ns)   --->   "%zext_ln169_1220 = zext i4 %add_ln169_661" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5878 'zext' 'zext_ln169_1220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5879 [1/1] (0.00ns)   --->   "%zext_ln169_1221 = zext i2 %add_ln169_662" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5879 'zext' 'zext_ln169_1221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5880 [1/1] (0.00ns)   --->   "%zext_ln169_1222 = zext i2 %add_ln169_663" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5880 'zext' 'zext_ln169_1222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5881 [1/1] (1.56ns)   --->   "%add_ln169_664 = add i3 %zext_ln169_1222, i3 %zext_ln169_1221" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5881 'add' 'add_ln169_664' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5882 [1/1] (0.00ns)   --->   "%zext_ln169_1223 = zext i3 %add_ln169_664" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5882 'zext' 'zext_ln169_1223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5883 [1/1] (0.00ns)   --->   "%zext_ln169_1224 = zext i2 %add_ln169_665" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5883 'zext' 'zext_ln169_1224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5884 [1/1] (0.00ns)   --->   "%zext_ln169_1225 = zext i2 %add_ln169_667" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5884 'zext' 'zext_ln169_1225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5885 [1/1] (1.56ns)   --->   "%add_ln169_668 = add i3 %zext_ln169_1225, i3 %zext_ln169_1224" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5885 'add' 'add_ln169_668' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5886 [1/1] (0.00ns)   --->   "%zext_ln169_1226 = zext i3 %add_ln169_668" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5886 'zext' 'zext_ln169_1226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5887 [1/1] (1.65ns)   --->   "%add_ln169_669 = add i4 %zext_ln169_1226, i4 %zext_ln169_1223" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5887 'add' 'add_ln169_669' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5888 [1/1] (0.00ns)   --->   "%zext_ln169_1227 = zext i4 %add_ln169_669" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5888 'zext' 'zext_ln169_1227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5889 [1/1] (1.73ns)   --->   "%add_ln169_670 = add i5 %zext_ln169_1227, i5 %zext_ln169_1220" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5889 'add' 'add_ln169_670' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5890 [1/1] (0.00ns)   --->   "%zext_ln169_1228 = zext i5 %add_ln169_670" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5890 'zext' 'zext_ln169_1228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5891 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_84 = add i16 %zext_ln169_1228, i16 %add_ln169_654" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5891 'add' 'accu_84' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5892 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_672)   --->   "%empty_1219 = trunc i32 %wgt_21" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5892 'trunc' 'empty_1219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_672)   --->   "%xor_ln67_1344 = xor i1 %trunc_ln108, i1 %empty_1219" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5893 'xor' 'xor_ln67_1344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5894 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_672)   --->   "%xor_ln67_1345 = xor i1 %xor_ln67_1344, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5894 'xor' 'xor_ln67_1345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5895 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_672)   --->   "%zext_ln169_672 = zext i1 %xor_ln67_1345" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5895 'zext' 'zext_ln169_672' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5896 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_672 = add i16 %accu_53, i16 %zext_ln169_672" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5896 'add' 'add_ln169_672' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5897 [1/1] (0.00ns)   --->   "%zext_ln169_1260 = zext i2 %add_ln169_673" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5897 'zext' 'zext_ln169_1260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_674 = add i16 %zext_ln169_1260, i16 %add_ln169_672" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5898 'add' 'add_ln169_674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5899 [1/1] (0.00ns)   --->   "%zext_ln169_1261 = zext i2 %add_ln169_675" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5899 'zext' 'zext_ln169_1261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5900 [1/1] (0.00ns)   --->   "%zext_ln169_1262 = zext i2 %add_ln169_676" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5900 'zext' 'zext_ln169_1262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5901 [1/1] (1.56ns)   --->   "%add_ln169_677 = add i3 %zext_ln169_1262, i3 %zext_ln169_1261" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5901 'add' 'add_ln169_677' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5902 [1/1] (0.00ns)   --->   "%zext_ln169_1263 = zext i3 %add_ln169_677" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5902 'zext' 'zext_ln169_1263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5903 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_678 = add i16 %zext_ln169_1263, i16 %add_ln169_674" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5903 'add' 'add_ln169_678' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5904 [1/1] (0.00ns)   --->   "%zext_ln169_1264 = zext i2 %add_ln169_679" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5904 'zext' 'zext_ln169_1264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5905 [1/1] (0.00ns)   --->   "%zext_ln169_1265 = zext i2 %add_ln169_680" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5905 'zext' 'zext_ln169_1265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5906 [1/1] (1.56ns)   --->   "%add_ln169_681 = add i3 %zext_ln169_1265, i3 %zext_ln169_1264" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5906 'add' 'add_ln169_681' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5907 [1/1] (0.00ns)   --->   "%zext_ln169_1266 = zext i3 %add_ln169_681" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5907 'zext' 'zext_ln169_1266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5908 [1/1] (0.00ns)   --->   "%zext_ln169_1267 = zext i2 %add_ln169_682" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5908 'zext' 'zext_ln169_1267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5909 [1/1] (0.00ns)   --->   "%zext_ln169_1268 = zext i2 %add_ln169_683" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5909 'zext' 'zext_ln169_1268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5910 [1/1] (1.56ns)   --->   "%add_ln169_684 = add i3 %zext_ln169_1268, i3 %zext_ln169_1267" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5910 'add' 'add_ln169_684' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5911 [1/1] (0.00ns)   --->   "%zext_ln169_1269 = zext i3 %add_ln169_684" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5911 'zext' 'zext_ln169_1269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5912 [1/1] (1.65ns)   --->   "%add_ln169_685 = add i4 %zext_ln169_1269, i4 %zext_ln169_1266" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5912 'add' 'add_ln169_685' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5913 [1/1] (0.00ns)   --->   "%zext_ln169_1270 = zext i4 %add_ln169_685" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5913 'zext' 'zext_ln169_1270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5914 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_686 = add i16 %zext_ln169_1270, i16 %add_ln169_678" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5914 'add' 'add_ln169_686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5915 [1/1] (0.00ns)   --->   "%zext_ln169_1271 = zext i2 %add_ln169_687" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5915 'zext' 'zext_ln169_1271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5916 [1/1] (0.00ns)   --->   "%zext_ln169_1272 = zext i2 %add_ln169_688" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5916 'zext' 'zext_ln169_1272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5917 [1/1] (1.56ns)   --->   "%add_ln169_689 = add i3 %zext_ln169_1272, i3 %zext_ln169_1271" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5917 'add' 'add_ln169_689' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5918 [1/1] (0.00ns)   --->   "%zext_ln169_1273 = zext i3 %add_ln169_689" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5918 'zext' 'zext_ln169_1273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5919 [1/1] (0.00ns)   --->   "%zext_ln169_1274 = zext i2 %add_ln169_690" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5919 'zext' 'zext_ln169_1274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5920 [1/1] (0.00ns)   --->   "%zext_ln169_1275 = zext i2 %add_ln169_691" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5920 'zext' 'zext_ln169_1275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5921 [1/1] (1.56ns)   --->   "%add_ln169_692 = add i3 %zext_ln169_1275, i3 %zext_ln169_1274" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5921 'add' 'add_ln169_692' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5922 [1/1] (0.00ns)   --->   "%zext_ln169_1276 = zext i3 %add_ln169_692" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5922 'zext' 'zext_ln169_1276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5923 [1/1] (1.65ns)   --->   "%add_ln169_693 = add i4 %zext_ln169_1276, i4 %zext_ln169_1273" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5923 'add' 'add_ln169_693' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5924 [1/1] (0.00ns)   --->   "%zext_ln169_1277 = zext i4 %add_ln169_693" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5924 'zext' 'zext_ln169_1277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5925 [1/1] (0.00ns)   --->   "%zext_ln169_1278 = zext i2 %add_ln169_694" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5925 'zext' 'zext_ln169_1278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5926 [1/1] (0.00ns)   --->   "%zext_ln169_1279 = zext i2 %add_ln169_695" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5926 'zext' 'zext_ln169_1279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5927 [1/1] (1.56ns)   --->   "%add_ln169_696 = add i3 %zext_ln169_1279, i3 %zext_ln169_1278" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5927 'add' 'add_ln169_696' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5928 [1/1] (0.00ns)   --->   "%zext_ln169_1280 = zext i3 %add_ln169_696" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5928 'zext' 'zext_ln169_1280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5929 [1/1] (0.00ns)   --->   "%zext_ln169_1281 = zext i2 %add_ln169_697" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5929 'zext' 'zext_ln169_1281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5930 [1/1] (0.00ns)   --->   "%zext_ln169_1282 = zext i2 %add_ln169_699" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5930 'zext' 'zext_ln169_1282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5931 [1/1] (1.56ns)   --->   "%add_ln169_700 = add i3 %zext_ln169_1282, i3 %zext_ln169_1281" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5931 'add' 'add_ln169_700' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5932 [1/1] (0.00ns)   --->   "%zext_ln169_1283 = zext i3 %add_ln169_700" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5932 'zext' 'zext_ln169_1283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5933 [1/1] (1.65ns)   --->   "%add_ln169_701 = add i4 %zext_ln169_1283, i4 %zext_ln169_1280" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5933 'add' 'add_ln169_701' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5934 [1/1] (0.00ns)   --->   "%zext_ln169_1284 = zext i4 %add_ln169_701" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5934 'zext' 'zext_ln169_1284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5935 [1/1] (1.73ns)   --->   "%add_ln169_702 = add i5 %zext_ln169_1284, i5 %zext_ln169_1277" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5935 'add' 'add_ln169_702' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5936 [1/1] (0.00ns)   --->   "%zext_ln169_1285 = zext i5 %add_ln169_702" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5936 'zext' 'zext_ln169_1285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5937 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_85 = add i16 %zext_ln169_1285, i16 %add_ln169_686" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5937 'add' 'accu_85' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5938 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_704)   --->   "%empty_1220 = trunc i32 %wgt_22" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5938 'trunc' 'empty_1220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5939 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_704)   --->   "%xor_ln67_1408 = xor i1 %trunc_ln108, i1 %empty_1220" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5939 'xor' 'xor_ln67_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5940 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_704)   --->   "%xor_ln67_1409 = xor i1 %xor_ln67_1408, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5940 'xor' 'xor_ln67_1409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5941 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_704)   --->   "%zext_ln169_704 = zext i1 %xor_ln67_1409" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5941 'zext' 'zext_ln169_704' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5942 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_704 = add i16 %accu_54, i16 %zext_ln169_704" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5942 'add' 'add_ln169_704' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5943 [1/1] (0.00ns)   --->   "%zext_ln169_1317 = zext i2 %add_ln169_705" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5943 'zext' 'zext_ln169_1317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_706 = add i16 %zext_ln169_1317, i16 %add_ln169_704" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5944 'add' 'add_ln169_706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5945 [1/1] (0.00ns)   --->   "%zext_ln169_1318 = zext i2 %add_ln169_707" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5945 'zext' 'zext_ln169_1318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5946 [1/1] (0.00ns)   --->   "%zext_ln169_1319 = zext i2 %add_ln169_708" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5946 'zext' 'zext_ln169_1319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5947 [1/1] (1.56ns)   --->   "%add_ln169_709 = add i3 %zext_ln169_1319, i3 %zext_ln169_1318" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5947 'add' 'add_ln169_709' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5948 [1/1] (0.00ns)   --->   "%zext_ln169_1320 = zext i3 %add_ln169_709" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5948 'zext' 'zext_ln169_1320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5949 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_710 = add i16 %zext_ln169_1320, i16 %add_ln169_706" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5949 'add' 'add_ln169_710' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5950 [1/1] (0.00ns)   --->   "%zext_ln169_1321 = zext i2 %add_ln169_711" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5950 'zext' 'zext_ln169_1321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5951 [1/1] (0.00ns)   --->   "%zext_ln169_1322 = zext i2 %add_ln169_712" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5951 'zext' 'zext_ln169_1322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5952 [1/1] (1.56ns)   --->   "%add_ln169_713 = add i3 %zext_ln169_1322, i3 %zext_ln169_1321" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5952 'add' 'add_ln169_713' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5953 [1/1] (0.00ns)   --->   "%zext_ln169_1323 = zext i3 %add_ln169_713" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5953 'zext' 'zext_ln169_1323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5954 [1/1] (0.00ns)   --->   "%zext_ln169_1324 = zext i2 %add_ln169_714" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5954 'zext' 'zext_ln169_1324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5955 [1/1] (0.00ns)   --->   "%zext_ln169_1325 = zext i2 %add_ln169_715" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5955 'zext' 'zext_ln169_1325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5956 [1/1] (1.56ns)   --->   "%add_ln169_716 = add i3 %zext_ln169_1325, i3 %zext_ln169_1324" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5956 'add' 'add_ln169_716' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5957 [1/1] (0.00ns)   --->   "%zext_ln169_1326 = zext i3 %add_ln169_716" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5957 'zext' 'zext_ln169_1326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5958 [1/1] (1.65ns)   --->   "%add_ln169_717 = add i4 %zext_ln169_1326, i4 %zext_ln169_1323" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5958 'add' 'add_ln169_717' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5959 [1/1] (0.00ns)   --->   "%zext_ln169_1327 = zext i4 %add_ln169_717" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5959 'zext' 'zext_ln169_1327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_718 = add i16 %zext_ln169_1327, i16 %add_ln169_710" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5960 'add' 'add_ln169_718' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5961 [1/1] (0.00ns)   --->   "%zext_ln169_1328 = zext i2 %add_ln169_719" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5961 'zext' 'zext_ln169_1328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5962 [1/1] (0.00ns)   --->   "%zext_ln169_1329 = zext i2 %add_ln169_720" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5962 'zext' 'zext_ln169_1329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5963 [1/1] (1.56ns)   --->   "%add_ln169_721 = add i3 %zext_ln169_1329, i3 %zext_ln169_1328" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5963 'add' 'add_ln169_721' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5964 [1/1] (0.00ns)   --->   "%zext_ln169_1330 = zext i3 %add_ln169_721" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5964 'zext' 'zext_ln169_1330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5965 [1/1] (0.00ns)   --->   "%zext_ln169_1331 = zext i2 %add_ln169_722" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5965 'zext' 'zext_ln169_1331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5966 [1/1] (0.00ns)   --->   "%zext_ln169_1332 = zext i2 %add_ln169_723" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5966 'zext' 'zext_ln169_1332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5967 [1/1] (1.56ns)   --->   "%add_ln169_724 = add i3 %zext_ln169_1332, i3 %zext_ln169_1331" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5967 'add' 'add_ln169_724' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5968 [1/1] (0.00ns)   --->   "%zext_ln169_1333 = zext i3 %add_ln169_724" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5968 'zext' 'zext_ln169_1333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5969 [1/1] (1.65ns)   --->   "%add_ln169_725 = add i4 %zext_ln169_1333, i4 %zext_ln169_1330" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5969 'add' 'add_ln169_725' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5970 [1/1] (0.00ns)   --->   "%zext_ln169_1334 = zext i4 %add_ln169_725" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5970 'zext' 'zext_ln169_1334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5971 [1/1] (0.00ns)   --->   "%zext_ln169_1335 = zext i2 %add_ln169_726" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5971 'zext' 'zext_ln169_1335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5972 [1/1] (0.00ns)   --->   "%zext_ln169_1336 = zext i2 %add_ln169_727" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5972 'zext' 'zext_ln169_1336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5973 [1/1] (1.56ns)   --->   "%add_ln169_728 = add i3 %zext_ln169_1336, i3 %zext_ln169_1335" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5973 'add' 'add_ln169_728' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5974 [1/1] (0.00ns)   --->   "%zext_ln169_1337 = zext i3 %add_ln169_728" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5974 'zext' 'zext_ln169_1337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5975 [1/1] (0.00ns)   --->   "%zext_ln169_1338 = zext i2 %add_ln169_729" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5975 'zext' 'zext_ln169_1338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5976 [1/1] (0.00ns)   --->   "%zext_ln169_1339 = zext i2 %add_ln169_731" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5976 'zext' 'zext_ln169_1339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5977 [1/1] (1.56ns)   --->   "%add_ln169_732 = add i3 %zext_ln169_1339, i3 %zext_ln169_1338" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5977 'add' 'add_ln169_732' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5978 [1/1] (0.00ns)   --->   "%zext_ln169_1340 = zext i3 %add_ln169_732" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5978 'zext' 'zext_ln169_1340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5979 [1/1] (1.65ns)   --->   "%add_ln169_733 = add i4 %zext_ln169_1340, i4 %zext_ln169_1337" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5979 'add' 'add_ln169_733' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5980 [1/1] (0.00ns)   --->   "%zext_ln169_1341 = zext i4 %add_ln169_733" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5980 'zext' 'zext_ln169_1341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5981 [1/1] (1.73ns)   --->   "%add_ln169_734 = add i5 %zext_ln169_1341, i5 %zext_ln169_1334" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5981 'add' 'add_ln169_734' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5982 [1/1] (0.00ns)   --->   "%zext_ln169_1342 = zext i5 %add_ln169_734" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5982 'zext' 'zext_ln169_1342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5983 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_86 = add i16 %zext_ln169_1342, i16 %add_ln169_718" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5983 'add' 'accu_86' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5984 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%empty_1221 = trunc i32 %wgt_23" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 5984 'trunc' 'empty_1221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5985 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%xor_ln67_1472 = xor i1 %trunc_ln108, i1 %empty_1221" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5985 'xor' 'xor_ln67_1472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%xor_ln67_1473 = xor i1 %xor_ln67_1472, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5986 'xor' 'xor_ln67_1473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5987 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%zext_ln169_736 = zext i1 %xor_ln67_1473" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5987 'zext' 'zext_ln169_736' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5988 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_736 = add i16 %accu_55, i16 %zext_ln169_736" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5988 'add' 'add_ln169_736' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5989 [1/1] (0.00ns)   --->   "%zext_ln169_1374 = zext i2 %add_ln169_737" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5989 'zext' 'zext_ln169_1374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_738 = add i16 %zext_ln169_1374, i16 %add_ln169_736" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5990 'add' 'add_ln169_738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5991 [1/1] (0.00ns)   --->   "%zext_ln169_1375 = zext i2 %add_ln169_739" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5991 'zext' 'zext_ln169_1375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5992 [1/1] (0.00ns)   --->   "%zext_ln169_1376 = zext i2 %add_ln169_740" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5992 'zext' 'zext_ln169_1376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5993 [1/1] (1.56ns)   --->   "%add_ln169_741 = add i3 %zext_ln169_1376, i3 %zext_ln169_1375" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5993 'add' 'add_ln169_741' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5994 [1/1] (0.00ns)   --->   "%zext_ln169_1377 = zext i3 %add_ln169_741" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5994 'zext' 'zext_ln169_1377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5995 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_742 = add i16 %zext_ln169_1377, i16 %add_ln169_738" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5995 'add' 'add_ln169_742' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 5996 [1/1] (0.00ns)   --->   "%zext_ln169_1378 = zext i2 %add_ln169_743" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5996 'zext' 'zext_ln169_1378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5997 [1/1] (0.00ns)   --->   "%zext_ln169_1379 = zext i2 %add_ln169_744" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5997 'zext' 'zext_ln169_1379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 5998 [1/1] (1.56ns)   --->   "%add_ln169_745 = add i3 %zext_ln169_1379, i3 %zext_ln169_1378" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5998 'add' 'add_ln169_745' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 5999 [1/1] (0.00ns)   --->   "%zext_ln169_1380 = zext i3 %add_ln169_745" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 5999 'zext' 'zext_ln169_1380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6000 [1/1] (0.00ns)   --->   "%zext_ln169_1381 = zext i2 %add_ln169_746" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6000 'zext' 'zext_ln169_1381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6001 [1/1] (0.00ns)   --->   "%zext_ln169_1382 = zext i2 %add_ln169_747" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6001 'zext' 'zext_ln169_1382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6002 [1/1] (1.56ns)   --->   "%add_ln169_748 = add i3 %zext_ln169_1382, i3 %zext_ln169_1381" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6002 'add' 'add_ln169_748' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6003 [1/1] (0.00ns)   --->   "%zext_ln169_1383 = zext i3 %add_ln169_748" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6003 'zext' 'zext_ln169_1383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6004 [1/1] (1.65ns)   --->   "%add_ln169_749 = add i4 %zext_ln169_1383, i4 %zext_ln169_1380" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6004 'add' 'add_ln169_749' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6005 [1/1] (0.00ns)   --->   "%zext_ln169_1384 = zext i4 %add_ln169_749" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6005 'zext' 'zext_ln169_1384' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_750 = add i16 %zext_ln169_1384, i16 %add_ln169_742" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6006 'add' 'add_ln169_750' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6007 [1/1] (0.00ns)   --->   "%zext_ln169_1385 = zext i2 %add_ln169_751" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6007 'zext' 'zext_ln169_1385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6008 [1/1] (0.00ns)   --->   "%zext_ln169_1386 = zext i2 %add_ln169_752" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6008 'zext' 'zext_ln169_1386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6009 [1/1] (1.56ns)   --->   "%add_ln169_753 = add i3 %zext_ln169_1386, i3 %zext_ln169_1385" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6009 'add' 'add_ln169_753' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6010 [1/1] (0.00ns)   --->   "%zext_ln169_1387 = zext i3 %add_ln169_753" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6010 'zext' 'zext_ln169_1387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6011 [1/1] (0.00ns)   --->   "%zext_ln169_1388 = zext i2 %add_ln169_754" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6011 'zext' 'zext_ln169_1388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6012 [1/1] (0.00ns)   --->   "%zext_ln169_1389 = zext i2 %add_ln169_755" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6012 'zext' 'zext_ln169_1389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6013 [1/1] (1.56ns)   --->   "%add_ln169_756 = add i3 %zext_ln169_1389, i3 %zext_ln169_1388" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6013 'add' 'add_ln169_756' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6014 [1/1] (0.00ns)   --->   "%zext_ln169_1390 = zext i3 %add_ln169_756" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6014 'zext' 'zext_ln169_1390' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6015 [1/1] (1.65ns)   --->   "%add_ln169_757 = add i4 %zext_ln169_1390, i4 %zext_ln169_1387" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6015 'add' 'add_ln169_757' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6016 [1/1] (0.00ns)   --->   "%zext_ln169_1391 = zext i4 %add_ln169_757" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6016 'zext' 'zext_ln169_1391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6017 [1/1] (0.00ns)   --->   "%zext_ln169_1392 = zext i2 %add_ln169_758" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6017 'zext' 'zext_ln169_1392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6018 [1/1] (0.00ns)   --->   "%zext_ln169_1393 = zext i2 %add_ln169_759" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6018 'zext' 'zext_ln169_1393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6019 [1/1] (1.56ns)   --->   "%add_ln169_760 = add i3 %zext_ln169_1393, i3 %zext_ln169_1392" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6019 'add' 'add_ln169_760' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6020 [1/1] (0.00ns)   --->   "%zext_ln169_1394 = zext i3 %add_ln169_760" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6020 'zext' 'zext_ln169_1394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6021 [1/1] (0.00ns)   --->   "%zext_ln169_1395 = zext i2 %add_ln169_761" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6021 'zext' 'zext_ln169_1395' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6022 [1/1] (0.00ns)   --->   "%zext_ln169_1396 = zext i2 %add_ln169_763" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6022 'zext' 'zext_ln169_1396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6023 [1/1] (1.56ns)   --->   "%add_ln169_764 = add i3 %zext_ln169_1396, i3 %zext_ln169_1395" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6023 'add' 'add_ln169_764' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6024 [1/1] (0.00ns)   --->   "%zext_ln169_1397 = zext i3 %add_ln169_764" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6024 'zext' 'zext_ln169_1397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6025 [1/1] (1.65ns)   --->   "%add_ln169_765 = add i4 %zext_ln169_1397, i4 %zext_ln169_1394" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6025 'add' 'add_ln169_765' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6026 [1/1] (0.00ns)   --->   "%zext_ln169_1398 = zext i4 %add_ln169_765" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6026 'zext' 'zext_ln169_1398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6027 [1/1] (1.73ns)   --->   "%add_ln169_766 = add i5 %zext_ln169_1398, i5 %zext_ln169_1391" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6027 'add' 'add_ln169_766' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6028 [1/1] (0.00ns)   --->   "%zext_ln169_1399 = zext i5 %add_ln169_766" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6028 'zext' 'zext_ln169_1399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6029 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_87 = add i16 %zext_ln169_1399, i16 %add_ln169_750" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6029 'add' 'accu_87' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6030 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%empty_1222 = trunc i32 %wgt_24" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 6030 'trunc' 'empty_1222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%xor_ln67_1536 = xor i1 %trunc_ln108, i1 %empty_1222" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6031 'xor' 'xor_ln67_1536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6032 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%xor_ln67_1537 = xor i1 %xor_ln67_1536, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6032 'xor' 'xor_ln67_1537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6033 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%zext_ln169_768 = zext i1 %xor_ln67_1537" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6033 'zext' 'zext_ln169_768' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6034 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_768 = add i16 %accu_56, i16 %zext_ln169_768" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6034 'add' 'add_ln169_768' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6035 [1/1] (0.00ns)   --->   "%zext_ln169_1431 = zext i2 %add_ln169_769" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6035 'zext' 'zext_ln169_1431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_770 = add i16 %zext_ln169_1431, i16 %add_ln169_768" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6036 'add' 'add_ln169_770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6037 [1/1] (0.00ns)   --->   "%zext_ln169_1432 = zext i2 %add_ln169_771" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6037 'zext' 'zext_ln169_1432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6038 [1/1] (0.00ns)   --->   "%zext_ln169_1433 = zext i2 %add_ln169_772" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6038 'zext' 'zext_ln169_1433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6039 [1/1] (1.56ns)   --->   "%add_ln169_773 = add i3 %zext_ln169_1433, i3 %zext_ln169_1432" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6039 'add' 'add_ln169_773' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6040 [1/1] (0.00ns)   --->   "%zext_ln169_1434 = zext i3 %add_ln169_773" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6040 'zext' 'zext_ln169_1434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6041 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_774 = add i16 %zext_ln169_1434, i16 %add_ln169_770" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6041 'add' 'add_ln169_774' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6042 [1/1] (0.00ns)   --->   "%zext_ln169_1435 = zext i2 %add_ln169_775" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6042 'zext' 'zext_ln169_1435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6043 [1/1] (0.00ns)   --->   "%zext_ln169_1436 = zext i2 %add_ln169_776" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6043 'zext' 'zext_ln169_1436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6044 [1/1] (1.56ns)   --->   "%add_ln169_777 = add i3 %zext_ln169_1436, i3 %zext_ln169_1435" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6044 'add' 'add_ln169_777' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6045 [1/1] (0.00ns)   --->   "%zext_ln169_1437 = zext i3 %add_ln169_777" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6045 'zext' 'zext_ln169_1437' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6046 [1/1] (0.00ns)   --->   "%zext_ln169_1438 = zext i2 %add_ln169_778" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6046 'zext' 'zext_ln169_1438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6047 [1/1] (0.00ns)   --->   "%zext_ln169_1439 = zext i2 %add_ln169_779" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6047 'zext' 'zext_ln169_1439' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6048 [1/1] (1.56ns)   --->   "%add_ln169_780 = add i3 %zext_ln169_1439, i3 %zext_ln169_1438" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6048 'add' 'add_ln169_780' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6049 [1/1] (0.00ns)   --->   "%zext_ln169_1440 = zext i3 %add_ln169_780" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6049 'zext' 'zext_ln169_1440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6050 [1/1] (1.65ns)   --->   "%add_ln169_781 = add i4 %zext_ln169_1440, i4 %zext_ln169_1437" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6050 'add' 'add_ln169_781' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6051 [1/1] (0.00ns)   --->   "%zext_ln169_1441 = zext i4 %add_ln169_781" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6051 'zext' 'zext_ln169_1441' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_782 = add i16 %zext_ln169_1441, i16 %add_ln169_774" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6052 'add' 'add_ln169_782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6053 [1/1] (0.00ns)   --->   "%zext_ln169_1442 = zext i2 %add_ln169_783" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6053 'zext' 'zext_ln169_1442' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6054 [1/1] (0.00ns)   --->   "%zext_ln169_1443 = zext i2 %add_ln169_784" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6054 'zext' 'zext_ln169_1443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6055 [1/1] (1.56ns)   --->   "%add_ln169_785 = add i3 %zext_ln169_1443, i3 %zext_ln169_1442" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6055 'add' 'add_ln169_785' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6056 [1/1] (0.00ns)   --->   "%zext_ln169_1444 = zext i3 %add_ln169_785" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6056 'zext' 'zext_ln169_1444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6057 [1/1] (0.00ns)   --->   "%zext_ln169_1445 = zext i2 %add_ln169_786" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6057 'zext' 'zext_ln169_1445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6058 [1/1] (0.00ns)   --->   "%zext_ln169_1446 = zext i2 %add_ln169_787" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6058 'zext' 'zext_ln169_1446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6059 [1/1] (1.56ns)   --->   "%add_ln169_788 = add i3 %zext_ln169_1446, i3 %zext_ln169_1445" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6059 'add' 'add_ln169_788' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6060 [1/1] (0.00ns)   --->   "%zext_ln169_1447 = zext i3 %add_ln169_788" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6060 'zext' 'zext_ln169_1447' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6061 [1/1] (1.65ns)   --->   "%add_ln169_789 = add i4 %zext_ln169_1447, i4 %zext_ln169_1444" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6061 'add' 'add_ln169_789' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6062 [1/1] (0.00ns)   --->   "%zext_ln169_1448 = zext i4 %add_ln169_789" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6062 'zext' 'zext_ln169_1448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6063 [1/1] (0.00ns)   --->   "%zext_ln169_1449 = zext i2 %add_ln169_790" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6063 'zext' 'zext_ln169_1449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6064 [1/1] (0.00ns)   --->   "%zext_ln169_1450 = zext i2 %add_ln169_791" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6064 'zext' 'zext_ln169_1450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6065 [1/1] (1.56ns)   --->   "%add_ln169_792 = add i3 %zext_ln169_1450, i3 %zext_ln169_1449" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6065 'add' 'add_ln169_792' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6066 [1/1] (0.00ns)   --->   "%zext_ln169_1451 = zext i3 %add_ln169_792" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6066 'zext' 'zext_ln169_1451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6067 [1/1] (0.00ns)   --->   "%zext_ln169_1452 = zext i2 %add_ln169_793" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6067 'zext' 'zext_ln169_1452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6068 [1/1] (0.00ns)   --->   "%zext_ln169_1453 = zext i2 %add_ln169_795" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6068 'zext' 'zext_ln169_1453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6069 [1/1] (1.56ns)   --->   "%add_ln169_796 = add i3 %zext_ln169_1453, i3 %zext_ln169_1452" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6069 'add' 'add_ln169_796' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6070 [1/1] (0.00ns)   --->   "%zext_ln169_1454 = zext i3 %add_ln169_796" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6070 'zext' 'zext_ln169_1454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6071 [1/1] (1.65ns)   --->   "%add_ln169_797 = add i4 %zext_ln169_1454, i4 %zext_ln169_1451" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6071 'add' 'add_ln169_797' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6072 [1/1] (0.00ns)   --->   "%zext_ln169_1455 = zext i4 %add_ln169_797" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6072 'zext' 'zext_ln169_1455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6073 [1/1] (1.73ns)   --->   "%add_ln169_798 = add i5 %zext_ln169_1455, i5 %zext_ln169_1448" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6073 'add' 'add_ln169_798' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6074 [1/1] (0.00ns)   --->   "%zext_ln169_1456 = zext i5 %add_ln169_798" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6074 'zext' 'zext_ln169_1456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6075 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_88 = add i16 %zext_ln169_1456, i16 %add_ln169_782" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6075 'add' 'accu_88' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6076 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%empty_1223 = trunc i32 %wgt_25" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 6076 'trunc' 'empty_1223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6077 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%xor_ln67_1600 = xor i1 %trunc_ln108, i1 %empty_1223" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6077 'xor' 'xor_ln67_1600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6078 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%xor_ln67_1601 = xor i1 %xor_ln67_1600, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6078 'xor' 'xor_ln67_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6079 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%zext_ln169_800 = zext i1 %xor_ln67_1601" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6079 'zext' 'zext_ln169_800' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6080 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_800 = add i16 %accu_57, i16 %zext_ln169_800" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6080 'add' 'add_ln169_800' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6081 [1/1] (0.00ns)   --->   "%zext_ln169_1488 = zext i2 %add_ln169_801" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6081 'zext' 'zext_ln169_1488' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_802 = add i16 %zext_ln169_1488, i16 %add_ln169_800" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6082 'add' 'add_ln169_802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6083 [1/1] (0.00ns)   --->   "%zext_ln169_1489 = zext i2 %add_ln169_803" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6083 'zext' 'zext_ln169_1489' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6084 [1/1] (0.00ns)   --->   "%zext_ln169_1490 = zext i2 %add_ln169_804" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6084 'zext' 'zext_ln169_1490' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6085 [1/1] (1.56ns)   --->   "%add_ln169_805 = add i3 %zext_ln169_1490, i3 %zext_ln169_1489" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6085 'add' 'add_ln169_805' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6086 [1/1] (0.00ns)   --->   "%zext_ln169_1491 = zext i3 %add_ln169_805" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6086 'zext' 'zext_ln169_1491' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6087 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_806 = add i16 %zext_ln169_1491, i16 %add_ln169_802" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6087 'add' 'add_ln169_806' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6088 [1/1] (0.00ns)   --->   "%zext_ln169_1492 = zext i2 %add_ln169_807" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6088 'zext' 'zext_ln169_1492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6089 [1/1] (0.00ns)   --->   "%zext_ln169_1493 = zext i2 %add_ln169_808" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6089 'zext' 'zext_ln169_1493' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6090 [1/1] (1.56ns)   --->   "%add_ln169_809 = add i3 %zext_ln169_1493, i3 %zext_ln169_1492" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6090 'add' 'add_ln169_809' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6091 [1/1] (0.00ns)   --->   "%zext_ln169_1494 = zext i3 %add_ln169_809" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6091 'zext' 'zext_ln169_1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6092 [1/1] (0.00ns)   --->   "%zext_ln169_1495 = zext i2 %add_ln169_810" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6092 'zext' 'zext_ln169_1495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6093 [1/1] (0.00ns)   --->   "%zext_ln169_1496 = zext i2 %add_ln169_811" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6093 'zext' 'zext_ln169_1496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6094 [1/1] (1.56ns)   --->   "%add_ln169_812 = add i3 %zext_ln169_1496, i3 %zext_ln169_1495" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6094 'add' 'add_ln169_812' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6095 [1/1] (0.00ns)   --->   "%zext_ln169_1497 = zext i3 %add_ln169_812" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6095 'zext' 'zext_ln169_1497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6096 [1/1] (1.65ns)   --->   "%add_ln169_813 = add i4 %zext_ln169_1497, i4 %zext_ln169_1494" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6096 'add' 'add_ln169_813' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6097 [1/1] (0.00ns)   --->   "%zext_ln169_1498 = zext i4 %add_ln169_813" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6097 'zext' 'zext_ln169_1498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_814 = add i16 %zext_ln169_1498, i16 %add_ln169_806" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6098 'add' 'add_ln169_814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6099 [1/1] (0.00ns)   --->   "%zext_ln169_1499 = zext i2 %add_ln169_815" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6099 'zext' 'zext_ln169_1499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6100 [1/1] (0.00ns)   --->   "%zext_ln169_1500 = zext i2 %add_ln169_816" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6100 'zext' 'zext_ln169_1500' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6101 [1/1] (1.56ns)   --->   "%add_ln169_817 = add i3 %zext_ln169_1500, i3 %zext_ln169_1499" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6101 'add' 'add_ln169_817' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6102 [1/1] (0.00ns)   --->   "%zext_ln169_1501 = zext i3 %add_ln169_817" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6102 'zext' 'zext_ln169_1501' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6103 [1/1] (0.00ns)   --->   "%zext_ln169_1502 = zext i2 %add_ln169_818" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6103 'zext' 'zext_ln169_1502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6104 [1/1] (0.00ns)   --->   "%zext_ln169_1503 = zext i2 %add_ln169_819" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6104 'zext' 'zext_ln169_1503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6105 [1/1] (1.56ns)   --->   "%add_ln169_820 = add i3 %zext_ln169_1503, i3 %zext_ln169_1502" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6105 'add' 'add_ln169_820' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6106 [1/1] (0.00ns)   --->   "%zext_ln169_1504 = zext i3 %add_ln169_820" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6106 'zext' 'zext_ln169_1504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6107 [1/1] (1.65ns)   --->   "%add_ln169_821 = add i4 %zext_ln169_1504, i4 %zext_ln169_1501" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6107 'add' 'add_ln169_821' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6108 [1/1] (0.00ns)   --->   "%zext_ln169_1505 = zext i4 %add_ln169_821" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6108 'zext' 'zext_ln169_1505' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6109 [1/1] (0.00ns)   --->   "%zext_ln169_1506 = zext i2 %add_ln169_822" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6109 'zext' 'zext_ln169_1506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6110 [1/1] (0.00ns)   --->   "%zext_ln169_1507 = zext i2 %add_ln169_823" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6110 'zext' 'zext_ln169_1507' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6111 [1/1] (1.56ns)   --->   "%add_ln169_824 = add i3 %zext_ln169_1507, i3 %zext_ln169_1506" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6111 'add' 'add_ln169_824' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6112 [1/1] (0.00ns)   --->   "%zext_ln169_1508 = zext i3 %add_ln169_824" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6112 'zext' 'zext_ln169_1508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6113 [1/1] (0.00ns)   --->   "%zext_ln169_1509 = zext i2 %add_ln169_825" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6113 'zext' 'zext_ln169_1509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6114 [1/1] (0.00ns)   --->   "%zext_ln169_1510 = zext i2 %add_ln169_827" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6114 'zext' 'zext_ln169_1510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6115 [1/1] (1.56ns)   --->   "%add_ln169_828 = add i3 %zext_ln169_1510, i3 %zext_ln169_1509" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6115 'add' 'add_ln169_828' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6116 [1/1] (0.00ns)   --->   "%zext_ln169_1511 = zext i3 %add_ln169_828" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6116 'zext' 'zext_ln169_1511' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6117 [1/1] (1.65ns)   --->   "%add_ln169_829 = add i4 %zext_ln169_1511, i4 %zext_ln169_1508" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6117 'add' 'add_ln169_829' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6118 [1/1] (0.00ns)   --->   "%zext_ln169_1512 = zext i4 %add_ln169_829" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6118 'zext' 'zext_ln169_1512' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6119 [1/1] (1.73ns)   --->   "%add_ln169_830 = add i5 %zext_ln169_1512, i5 %zext_ln169_1505" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6119 'add' 'add_ln169_830' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6120 [1/1] (0.00ns)   --->   "%zext_ln169_1513 = zext i5 %add_ln169_830" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6120 'zext' 'zext_ln169_1513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6121 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_89 = add i16 %zext_ln169_1513, i16 %add_ln169_814" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6121 'add' 'accu_89' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6122 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%empty_1224 = trunc i32 %wgt_26" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 6122 'trunc' 'empty_1224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6123 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%xor_ln67_1664 = xor i1 %trunc_ln108, i1 %empty_1224" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6123 'xor' 'xor_ln67_1664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6124 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%xor_ln67_1665 = xor i1 %xor_ln67_1664, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6124 'xor' 'xor_ln67_1665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6125 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%zext_ln169_832 = zext i1 %xor_ln67_1665" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6125 'zext' 'zext_ln169_832' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6126 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_832 = add i16 %accu_58, i16 %zext_ln169_832" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6126 'add' 'add_ln169_832' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6127 [1/1] (0.00ns)   --->   "%zext_ln169_1545 = zext i2 %add_ln169_833" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6127 'zext' 'zext_ln169_1545' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_834 = add i16 %zext_ln169_1545, i16 %add_ln169_832" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6128 'add' 'add_ln169_834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6129 [1/1] (0.00ns)   --->   "%zext_ln169_1546 = zext i2 %add_ln169_835" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6129 'zext' 'zext_ln169_1546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6130 [1/1] (0.00ns)   --->   "%zext_ln169_1547 = zext i2 %add_ln169_836" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6130 'zext' 'zext_ln169_1547' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6131 [1/1] (1.56ns)   --->   "%add_ln169_837 = add i3 %zext_ln169_1547, i3 %zext_ln169_1546" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6131 'add' 'add_ln169_837' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6132 [1/1] (0.00ns)   --->   "%zext_ln169_1548 = zext i3 %add_ln169_837" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6132 'zext' 'zext_ln169_1548' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6133 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_838 = add i16 %zext_ln169_1548, i16 %add_ln169_834" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6133 'add' 'add_ln169_838' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6134 [1/1] (0.00ns)   --->   "%zext_ln169_1549 = zext i2 %add_ln169_839" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6134 'zext' 'zext_ln169_1549' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6135 [1/1] (0.00ns)   --->   "%zext_ln169_1550 = zext i2 %add_ln169_840" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6135 'zext' 'zext_ln169_1550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6136 [1/1] (1.56ns)   --->   "%add_ln169_841 = add i3 %zext_ln169_1550, i3 %zext_ln169_1549" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6136 'add' 'add_ln169_841' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6137 [1/1] (0.00ns)   --->   "%zext_ln169_1551 = zext i3 %add_ln169_841" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6137 'zext' 'zext_ln169_1551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6138 [1/1] (0.00ns)   --->   "%zext_ln169_1552 = zext i2 %add_ln169_842" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6138 'zext' 'zext_ln169_1552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6139 [1/1] (0.00ns)   --->   "%zext_ln169_1553 = zext i2 %add_ln169_843" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6139 'zext' 'zext_ln169_1553' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6140 [1/1] (1.56ns)   --->   "%add_ln169_844 = add i3 %zext_ln169_1553, i3 %zext_ln169_1552" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6140 'add' 'add_ln169_844' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6141 [1/1] (0.00ns)   --->   "%zext_ln169_1554 = zext i3 %add_ln169_844" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6141 'zext' 'zext_ln169_1554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6142 [1/1] (1.65ns)   --->   "%add_ln169_845 = add i4 %zext_ln169_1554, i4 %zext_ln169_1551" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6142 'add' 'add_ln169_845' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6143 [1/1] (0.00ns)   --->   "%zext_ln169_1555 = zext i4 %add_ln169_845" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6143 'zext' 'zext_ln169_1555' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_846 = add i16 %zext_ln169_1555, i16 %add_ln169_838" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6144 'add' 'add_ln169_846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6145 [1/1] (0.00ns)   --->   "%zext_ln169_1556 = zext i2 %add_ln169_847" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6145 'zext' 'zext_ln169_1556' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6146 [1/1] (0.00ns)   --->   "%zext_ln169_1557 = zext i2 %add_ln169_848" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6146 'zext' 'zext_ln169_1557' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6147 [1/1] (1.56ns)   --->   "%add_ln169_849 = add i3 %zext_ln169_1557, i3 %zext_ln169_1556" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6147 'add' 'add_ln169_849' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6148 [1/1] (0.00ns)   --->   "%zext_ln169_1558 = zext i3 %add_ln169_849" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6148 'zext' 'zext_ln169_1558' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6149 [1/1] (0.00ns)   --->   "%zext_ln169_1559 = zext i2 %add_ln169_850" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6149 'zext' 'zext_ln169_1559' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6150 [1/1] (0.00ns)   --->   "%zext_ln169_1560 = zext i2 %add_ln169_851" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6150 'zext' 'zext_ln169_1560' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6151 [1/1] (1.56ns)   --->   "%add_ln169_852 = add i3 %zext_ln169_1560, i3 %zext_ln169_1559" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6151 'add' 'add_ln169_852' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6152 [1/1] (0.00ns)   --->   "%zext_ln169_1561 = zext i3 %add_ln169_852" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6152 'zext' 'zext_ln169_1561' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6153 [1/1] (1.65ns)   --->   "%add_ln169_853 = add i4 %zext_ln169_1561, i4 %zext_ln169_1558" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6153 'add' 'add_ln169_853' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6154 [1/1] (0.00ns)   --->   "%zext_ln169_1562 = zext i4 %add_ln169_853" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6154 'zext' 'zext_ln169_1562' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6155 [1/1] (0.00ns)   --->   "%zext_ln169_1563 = zext i2 %add_ln169_854" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6155 'zext' 'zext_ln169_1563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6156 [1/1] (0.00ns)   --->   "%zext_ln169_1564 = zext i2 %add_ln169_855" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6156 'zext' 'zext_ln169_1564' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6157 [1/1] (1.56ns)   --->   "%add_ln169_856 = add i3 %zext_ln169_1564, i3 %zext_ln169_1563" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6157 'add' 'add_ln169_856' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6158 [1/1] (0.00ns)   --->   "%zext_ln169_1565 = zext i3 %add_ln169_856" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6158 'zext' 'zext_ln169_1565' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6159 [1/1] (0.00ns)   --->   "%zext_ln169_1566 = zext i2 %add_ln169_857" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6159 'zext' 'zext_ln169_1566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6160 [1/1] (0.00ns)   --->   "%zext_ln169_1567 = zext i2 %add_ln169_859" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6160 'zext' 'zext_ln169_1567' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6161 [1/1] (1.56ns)   --->   "%add_ln169_860 = add i3 %zext_ln169_1567, i3 %zext_ln169_1566" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6161 'add' 'add_ln169_860' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6162 [1/1] (0.00ns)   --->   "%zext_ln169_1568 = zext i3 %add_ln169_860" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6162 'zext' 'zext_ln169_1568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6163 [1/1] (1.65ns)   --->   "%add_ln169_861 = add i4 %zext_ln169_1568, i4 %zext_ln169_1565" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6163 'add' 'add_ln169_861' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6164 [1/1] (0.00ns)   --->   "%zext_ln169_1569 = zext i4 %add_ln169_861" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6164 'zext' 'zext_ln169_1569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6165 [1/1] (1.73ns)   --->   "%add_ln169_862 = add i5 %zext_ln169_1569, i5 %zext_ln169_1562" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6165 'add' 'add_ln169_862' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6166 [1/1] (0.00ns)   --->   "%zext_ln169_1570 = zext i5 %add_ln169_862" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6166 'zext' 'zext_ln169_1570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6167 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_90 = add i16 %zext_ln169_1570, i16 %add_ln169_846" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6167 'add' 'accu_90' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%empty_1225 = trunc i32 %wgt_27" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 6168 'trunc' 'empty_1225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6169 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%xor_ln67_1728 = xor i1 %trunc_ln108, i1 %empty_1225" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6169 'xor' 'xor_ln67_1728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6170 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%xor_ln67_1729 = xor i1 %xor_ln67_1728, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6170 'xor' 'xor_ln67_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6171 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%zext_ln169_864 = zext i1 %xor_ln67_1729" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6171 'zext' 'zext_ln169_864' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6172 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_864 = add i16 %accu_59, i16 %zext_ln169_864" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6172 'add' 'add_ln169_864' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6173 [1/1] (0.00ns)   --->   "%zext_ln169_1602 = zext i2 %add_ln169_865" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6173 'zext' 'zext_ln169_1602' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_866 = add i16 %zext_ln169_1602, i16 %add_ln169_864" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6174 'add' 'add_ln169_866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6175 [1/1] (0.00ns)   --->   "%zext_ln169_1603 = zext i2 %add_ln169_867" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6175 'zext' 'zext_ln169_1603' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6176 [1/1] (0.00ns)   --->   "%zext_ln169_1604 = zext i2 %add_ln169_868" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6176 'zext' 'zext_ln169_1604' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6177 [1/1] (1.56ns)   --->   "%add_ln169_869 = add i3 %zext_ln169_1604, i3 %zext_ln169_1603" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6177 'add' 'add_ln169_869' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6178 [1/1] (0.00ns)   --->   "%zext_ln169_1605 = zext i3 %add_ln169_869" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6178 'zext' 'zext_ln169_1605' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6179 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_870 = add i16 %zext_ln169_1605, i16 %add_ln169_866" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6179 'add' 'add_ln169_870' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6180 [1/1] (0.00ns)   --->   "%zext_ln169_1606 = zext i2 %add_ln169_871" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6180 'zext' 'zext_ln169_1606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6181 [1/1] (0.00ns)   --->   "%zext_ln169_1607 = zext i2 %add_ln169_872" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6181 'zext' 'zext_ln169_1607' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6182 [1/1] (1.56ns)   --->   "%add_ln169_873 = add i3 %zext_ln169_1607, i3 %zext_ln169_1606" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6182 'add' 'add_ln169_873' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6183 [1/1] (0.00ns)   --->   "%zext_ln169_1608 = zext i3 %add_ln169_873" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6183 'zext' 'zext_ln169_1608' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6184 [1/1] (0.00ns)   --->   "%zext_ln169_1609 = zext i2 %add_ln169_874" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6184 'zext' 'zext_ln169_1609' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6185 [1/1] (0.00ns)   --->   "%zext_ln169_1610 = zext i2 %add_ln169_875" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6185 'zext' 'zext_ln169_1610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6186 [1/1] (1.56ns)   --->   "%add_ln169_876 = add i3 %zext_ln169_1610, i3 %zext_ln169_1609" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6186 'add' 'add_ln169_876' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6187 [1/1] (0.00ns)   --->   "%zext_ln169_1611 = zext i3 %add_ln169_876" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6187 'zext' 'zext_ln169_1611' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6188 [1/1] (1.65ns)   --->   "%add_ln169_877 = add i4 %zext_ln169_1611, i4 %zext_ln169_1608" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6188 'add' 'add_ln169_877' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6189 [1/1] (0.00ns)   --->   "%zext_ln169_1612 = zext i4 %add_ln169_877" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6189 'zext' 'zext_ln169_1612' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_878 = add i16 %zext_ln169_1612, i16 %add_ln169_870" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6190 'add' 'add_ln169_878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6191 [1/1] (0.00ns)   --->   "%zext_ln169_1613 = zext i2 %add_ln169_879" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6191 'zext' 'zext_ln169_1613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6192 [1/1] (0.00ns)   --->   "%zext_ln169_1614 = zext i2 %add_ln169_880" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6192 'zext' 'zext_ln169_1614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6193 [1/1] (1.56ns)   --->   "%add_ln169_881 = add i3 %zext_ln169_1614, i3 %zext_ln169_1613" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6193 'add' 'add_ln169_881' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6194 [1/1] (0.00ns)   --->   "%zext_ln169_1615 = zext i3 %add_ln169_881" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6194 'zext' 'zext_ln169_1615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6195 [1/1] (0.00ns)   --->   "%zext_ln169_1616 = zext i2 %add_ln169_882" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6195 'zext' 'zext_ln169_1616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6196 [1/1] (0.00ns)   --->   "%zext_ln169_1617 = zext i2 %add_ln169_883" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6196 'zext' 'zext_ln169_1617' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6197 [1/1] (1.56ns)   --->   "%add_ln169_884 = add i3 %zext_ln169_1617, i3 %zext_ln169_1616" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6197 'add' 'add_ln169_884' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6198 [1/1] (0.00ns)   --->   "%zext_ln169_1618 = zext i3 %add_ln169_884" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6198 'zext' 'zext_ln169_1618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6199 [1/1] (1.65ns)   --->   "%add_ln169_885 = add i4 %zext_ln169_1618, i4 %zext_ln169_1615" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6199 'add' 'add_ln169_885' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6200 [1/1] (0.00ns)   --->   "%zext_ln169_1619 = zext i4 %add_ln169_885" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6200 'zext' 'zext_ln169_1619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6201 [1/1] (0.00ns)   --->   "%zext_ln169_1620 = zext i2 %add_ln169_886" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6201 'zext' 'zext_ln169_1620' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6202 [1/1] (0.00ns)   --->   "%zext_ln169_1621 = zext i2 %add_ln169_887" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6202 'zext' 'zext_ln169_1621' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6203 [1/1] (1.56ns)   --->   "%add_ln169_888 = add i3 %zext_ln169_1621, i3 %zext_ln169_1620" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6203 'add' 'add_ln169_888' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6204 [1/1] (0.00ns)   --->   "%zext_ln169_1622 = zext i3 %add_ln169_888" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6204 'zext' 'zext_ln169_1622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6205 [1/1] (0.00ns)   --->   "%zext_ln169_1623 = zext i2 %add_ln169_889" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6205 'zext' 'zext_ln169_1623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6206 [1/1] (0.00ns)   --->   "%zext_ln169_1624 = zext i2 %add_ln169_891" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6206 'zext' 'zext_ln169_1624' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6207 [1/1] (1.56ns)   --->   "%add_ln169_892 = add i3 %zext_ln169_1624, i3 %zext_ln169_1623" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6207 'add' 'add_ln169_892' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6208 [1/1] (0.00ns)   --->   "%zext_ln169_1625 = zext i3 %add_ln169_892" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6208 'zext' 'zext_ln169_1625' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6209 [1/1] (1.65ns)   --->   "%add_ln169_893 = add i4 %zext_ln169_1625, i4 %zext_ln169_1622" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6209 'add' 'add_ln169_893' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6210 [1/1] (0.00ns)   --->   "%zext_ln169_1626 = zext i4 %add_ln169_893" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6210 'zext' 'zext_ln169_1626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6211 [1/1] (1.73ns)   --->   "%add_ln169_894 = add i5 %zext_ln169_1626, i5 %zext_ln169_1619" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6211 'add' 'add_ln169_894' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6212 [1/1] (0.00ns)   --->   "%zext_ln169_1627 = zext i5 %add_ln169_894" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6212 'zext' 'zext_ln169_1627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6213 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_91 = add i16 %zext_ln169_1627, i16 %add_ln169_878" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6213 'add' 'accu_91' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%empty_1226 = trunc i32 %wgt_28" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 6214 'trunc' 'empty_1226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%xor_ln67_1792 = xor i1 %trunc_ln108, i1 %empty_1226" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6215 'xor' 'xor_ln67_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6216 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%xor_ln67_1793 = xor i1 %xor_ln67_1792, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6216 'xor' 'xor_ln67_1793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6217 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%zext_ln169_896 = zext i1 %xor_ln67_1793" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6217 'zext' 'zext_ln169_896' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6218 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_896 = add i16 %accu_60, i16 %zext_ln169_896" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6218 'add' 'add_ln169_896' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6219 [1/1] (0.00ns)   --->   "%zext_ln169_1659 = zext i2 %add_ln169_897" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6219 'zext' 'zext_ln169_1659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_898 = add i16 %zext_ln169_1659, i16 %add_ln169_896" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6220 'add' 'add_ln169_898' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6221 [1/1] (0.00ns)   --->   "%zext_ln169_1660 = zext i2 %add_ln169_899" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6221 'zext' 'zext_ln169_1660' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6222 [1/1] (0.00ns)   --->   "%zext_ln169_1661 = zext i2 %add_ln169_900" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6222 'zext' 'zext_ln169_1661' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6223 [1/1] (1.56ns)   --->   "%add_ln169_901 = add i3 %zext_ln169_1661, i3 %zext_ln169_1660" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6223 'add' 'add_ln169_901' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6224 [1/1] (0.00ns)   --->   "%zext_ln169_1662 = zext i3 %add_ln169_901" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6224 'zext' 'zext_ln169_1662' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6225 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_902 = add i16 %zext_ln169_1662, i16 %add_ln169_898" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6225 'add' 'add_ln169_902' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6226 [1/1] (0.00ns)   --->   "%zext_ln169_1663 = zext i2 %add_ln169_903" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6226 'zext' 'zext_ln169_1663' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6227 [1/1] (0.00ns)   --->   "%zext_ln169_1664 = zext i2 %add_ln169_904" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6227 'zext' 'zext_ln169_1664' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6228 [1/1] (1.56ns)   --->   "%add_ln169_905 = add i3 %zext_ln169_1664, i3 %zext_ln169_1663" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6228 'add' 'add_ln169_905' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6229 [1/1] (0.00ns)   --->   "%zext_ln169_1665 = zext i3 %add_ln169_905" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6229 'zext' 'zext_ln169_1665' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6230 [1/1] (0.00ns)   --->   "%zext_ln169_1666 = zext i2 %add_ln169_906" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6230 'zext' 'zext_ln169_1666' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6231 [1/1] (0.00ns)   --->   "%zext_ln169_1667 = zext i2 %add_ln169_907" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6231 'zext' 'zext_ln169_1667' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6232 [1/1] (1.56ns)   --->   "%add_ln169_908 = add i3 %zext_ln169_1667, i3 %zext_ln169_1666" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6232 'add' 'add_ln169_908' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6233 [1/1] (0.00ns)   --->   "%zext_ln169_1668 = zext i3 %add_ln169_908" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6233 'zext' 'zext_ln169_1668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6234 [1/1] (1.65ns)   --->   "%add_ln169_909 = add i4 %zext_ln169_1668, i4 %zext_ln169_1665" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6234 'add' 'add_ln169_909' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6235 [1/1] (0.00ns)   --->   "%zext_ln169_1669 = zext i4 %add_ln169_909" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6235 'zext' 'zext_ln169_1669' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_910 = add i16 %zext_ln169_1669, i16 %add_ln169_902" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6236 'add' 'add_ln169_910' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6237 [1/1] (0.00ns)   --->   "%zext_ln169_1670 = zext i2 %add_ln169_911" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6237 'zext' 'zext_ln169_1670' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6238 [1/1] (0.00ns)   --->   "%zext_ln169_1671 = zext i2 %add_ln169_912" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6238 'zext' 'zext_ln169_1671' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6239 [1/1] (1.56ns)   --->   "%add_ln169_913 = add i3 %zext_ln169_1671, i3 %zext_ln169_1670" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6239 'add' 'add_ln169_913' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6240 [1/1] (0.00ns)   --->   "%zext_ln169_1672 = zext i3 %add_ln169_913" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6240 'zext' 'zext_ln169_1672' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6241 [1/1] (0.00ns)   --->   "%zext_ln169_1673 = zext i2 %add_ln169_914" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6241 'zext' 'zext_ln169_1673' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6242 [1/1] (0.00ns)   --->   "%zext_ln169_1674 = zext i2 %add_ln169_915" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6242 'zext' 'zext_ln169_1674' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6243 [1/1] (1.56ns)   --->   "%add_ln169_916 = add i3 %zext_ln169_1674, i3 %zext_ln169_1673" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6243 'add' 'add_ln169_916' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6244 [1/1] (0.00ns)   --->   "%zext_ln169_1675 = zext i3 %add_ln169_916" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6244 'zext' 'zext_ln169_1675' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6245 [1/1] (1.65ns)   --->   "%add_ln169_917 = add i4 %zext_ln169_1675, i4 %zext_ln169_1672" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6245 'add' 'add_ln169_917' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6246 [1/1] (0.00ns)   --->   "%zext_ln169_1676 = zext i4 %add_ln169_917" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6246 'zext' 'zext_ln169_1676' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6247 [1/1] (0.00ns)   --->   "%zext_ln169_1677 = zext i2 %add_ln169_918" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6247 'zext' 'zext_ln169_1677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6248 [1/1] (0.00ns)   --->   "%zext_ln169_1678 = zext i2 %add_ln169_919" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6248 'zext' 'zext_ln169_1678' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6249 [1/1] (1.56ns)   --->   "%add_ln169_920 = add i3 %zext_ln169_1678, i3 %zext_ln169_1677" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6249 'add' 'add_ln169_920' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6250 [1/1] (0.00ns)   --->   "%zext_ln169_1679 = zext i3 %add_ln169_920" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6250 'zext' 'zext_ln169_1679' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6251 [1/1] (0.00ns)   --->   "%zext_ln169_1680 = zext i2 %add_ln169_921" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6251 'zext' 'zext_ln169_1680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6252 [1/1] (0.00ns)   --->   "%zext_ln169_1681 = zext i2 %add_ln169_923" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6252 'zext' 'zext_ln169_1681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6253 [1/1] (1.56ns)   --->   "%add_ln169_924 = add i3 %zext_ln169_1681, i3 %zext_ln169_1680" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6253 'add' 'add_ln169_924' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6254 [1/1] (0.00ns)   --->   "%zext_ln169_1682 = zext i3 %add_ln169_924" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6254 'zext' 'zext_ln169_1682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6255 [1/1] (1.65ns)   --->   "%add_ln169_925 = add i4 %zext_ln169_1682, i4 %zext_ln169_1679" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6255 'add' 'add_ln169_925' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6256 [1/1] (0.00ns)   --->   "%zext_ln169_1683 = zext i4 %add_ln169_925" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6256 'zext' 'zext_ln169_1683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6257 [1/1] (1.73ns)   --->   "%add_ln169_926 = add i5 %zext_ln169_1683, i5 %zext_ln169_1676" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6257 'add' 'add_ln169_926' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6258 [1/1] (0.00ns)   --->   "%zext_ln169_1684 = zext i5 %add_ln169_926" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6258 'zext' 'zext_ln169_1684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6259 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_92 = add i16 %zext_ln169_1684, i16 %add_ln169_910" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6259 'add' 'accu_92' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%empty_1227 = trunc i32 %wgt_29" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 6260 'trunc' 'empty_1227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%xor_ln67_1856 = xor i1 %trunc_ln108, i1 %empty_1227" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6261 'xor' 'xor_ln67_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6262 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%xor_ln67_1857 = xor i1 %xor_ln67_1856, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6262 'xor' 'xor_ln67_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6263 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%zext_ln169_928 = zext i1 %xor_ln67_1857" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6263 'zext' 'zext_ln169_928' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6264 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_928 = add i16 %accu_61, i16 %zext_ln169_928" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6264 'add' 'add_ln169_928' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6265 [1/1] (0.00ns)   --->   "%zext_ln169_1716 = zext i2 %add_ln169_929" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6265 'zext' 'zext_ln169_1716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_930 = add i16 %zext_ln169_1716, i16 %add_ln169_928" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6266 'add' 'add_ln169_930' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6267 [1/1] (0.00ns)   --->   "%zext_ln169_1717 = zext i2 %add_ln169_931" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6267 'zext' 'zext_ln169_1717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6268 [1/1] (0.00ns)   --->   "%zext_ln169_1718 = zext i2 %add_ln169_932" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6268 'zext' 'zext_ln169_1718' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6269 [1/1] (1.56ns)   --->   "%add_ln169_933 = add i3 %zext_ln169_1718, i3 %zext_ln169_1717" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6269 'add' 'add_ln169_933' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6270 [1/1] (0.00ns)   --->   "%zext_ln169_1719 = zext i3 %add_ln169_933" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6270 'zext' 'zext_ln169_1719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6271 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_934 = add i16 %zext_ln169_1719, i16 %add_ln169_930" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6271 'add' 'add_ln169_934' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6272 [1/1] (0.00ns)   --->   "%zext_ln169_1720 = zext i2 %add_ln169_935" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6272 'zext' 'zext_ln169_1720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6273 [1/1] (0.00ns)   --->   "%zext_ln169_1721 = zext i2 %add_ln169_936" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6273 'zext' 'zext_ln169_1721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6274 [1/1] (1.56ns)   --->   "%add_ln169_937 = add i3 %zext_ln169_1721, i3 %zext_ln169_1720" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6274 'add' 'add_ln169_937' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6275 [1/1] (0.00ns)   --->   "%zext_ln169_1722 = zext i3 %add_ln169_937" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6275 'zext' 'zext_ln169_1722' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6276 [1/1] (0.00ns)   --->   "%zext_ln169_1723 = zext i2 %add_ln169_938" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6276 'zext' 'zext_ln169_1723' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6277 [1/1] (0.00ns)   --->   "%zext_ln169_1724 = zext i2 %add_ln169_939" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6277 'zext' 'zext_ln169_1724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6278 [1/1] (1.56ns)   --->   "%add_ln169_940 = add i3 %zext_ln169_1724, i3 %zext_ln169_1723" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6278 'add' 'add_ln169_940' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6279 [1/1] (0.00ns)   --->   "%zext_ln169_1725 = zext i3 %add_ln169_940" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6279 'zext' 'zext_ln169_1725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6280 [1/1] (1.65ns)   --->   "%add_ln169_941 = add i4 %zext_ln169_1725, i4 %zext_ln169_1722" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6280 'add' 'add_ln169_941' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6281 [1/1] (0.00ns)   --->   "%zext_ln169_1726 = zext i4 %add_ln169_941" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6281 'zext' 'zext_ln169_1726' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_942 = add i16 %zext_ln169_1726, i16 %add_ln169_934" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6282 'add' 'add_ln169_942' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6283 [1/1] (0.00ns)   --->   "%zext_ln169_1727 = zext i2 %add_ln169_943" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6283 'zext' 'zext_ln169_1727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6284 [1/1] (0.00ns)   --->   "%zext_ln169_1728 = zext i2 %add_ln169_944" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6284 'zext' 'zext_ln169_1728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6285 [1/1] (1.56ns)   --->   "%add_ln169_945 = add i3 %zext_ln169_1728, i3 %zext_ln169_1727" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6285 'add' 'add_ln169_945' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6286 [1/1] (0.00ns)   --->   "%zext_ln169_1729 = zext i3 %add_ln169_945" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6286 'zext' 'zext_ln169_1729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6287 [1/1] (0.00ns)   --->   "%zext_ln169_1730 = zext i2 %add_ln169_946" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6287 'zext' 'zext_ln169_1730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6288 [1/1] (0.00ns)   --->   "%zext_ln169_1731 = zext i2 %add_ln169_947" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6288 'zext' 'zext_ln169_1731' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6289 [1/1] (1.56ns)   --->   "%add_ln169_948 = add i3 %zext_ln169_1731, i3 %zext_ln169_1730" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6289 'add' 'add_ln169_948' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6290 [1/1] (0.00ns)   --->   "%zext_ln169_1732 = zext i3 %add_ln169_948" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6290 'zext' 'zext_ln169_1732' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6291 [1/1] (1.65ns)   --->   "%add_ln169_949 = add i4 %zext_ln169_1732, i4 %zext_ln169_1729" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6291 'add' 'add_ln169_949' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6292 [1/1] (0.00ns)   --->   "%zext_ln169_1733 = zext i4 %add_ln169_949" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6292 'zext' 'zext_ln169_1733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6293 [1/1] (0.00ns)   --->   "%zext_ln169_1734 = zext i2 %add_ln169_950" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6293 'zext' 'zext_ln169_1734' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6294 [1/1] (0.00ns)   --->   "%zext_ln169_1735 = zext i2 %add_ln169_951" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6294 'zext' 'zext_ln169_1735' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6295 [1/1] (1.56ns)   --->   "%add_ln169_952 = add i3 %zext_ln169_1735, i3 %zext_ln169_1734" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6295 'add' 'add_ln169_952' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6296 [1/1] (0.00ns)   --->   "%zext_ln169_1736 = zext i3 %add_ln169_952" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6296 'zext' 'zext_ln169_1736' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6297 [1/1] (0.00ns)   --->   "%zext_ln169_1737 = zext i2 %add_ln169_953" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6297 'zext' 'zext_ln169_1737' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6298 [1/1] (0.00ns)   --->   "%zext_ln169_1738 = zext i2 %add_ln169_955" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6298 'zext' 'zext_ln169_1738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6299 [1/1] (1.56ns)   --->   "%add_ln169_956 = add i3 %zext_ln169_1738, i3 %zext_ln169_1737" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6299 'add' 'add_ln169_956' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6300 [1/1] (0.00ns)   --->   "%zext_ln169_1739 = zext i3 %add_ln169_956" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6300 'zext' 'zext_ln169_1739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6301 [1/1] (1.65ns)   --->   "%add_ln169_957 = add i4 %zext_ln169_1739, i4 %zext_ln169_1736" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6301 'add' 'add_ln169_957' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6302 [1/1] (0.00ns)   --->   "%zext_ln169_1740 = zext i4 %add_ln169_957" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6302 'zext' 'zext_ln169_1740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6303 [1/1] (1.73ns)   --->   "%add_ln169_958 = add i5 %zext_ln169_1740, i5 %zext_ln169_1733" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6303 'add' 'add_ln169_958' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6304 [1/1] (0.00ns)   --->   "%zext_ln169_1741 = zext i5 %add_ln169_958" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6304 'zext' 'zext_ln169_1741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6305 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_93 = add i16 %zext_ln169_1741, i16 %add_ln169_942" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6305 'add' 'accu_93' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%empty_1228 = trunc i32 %wgt_30" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 6306 'trunc' 'empty_1228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%xor_ln67_1920 = xor i1 %trunc_ln108, i1 %empty_1228" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6307 'xor' 'xor_ln67_1920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%xor_ln67_1921 = xor i1 %xor_ln67_1920, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6308 'xor' 'xor_ln67_1921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6309 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%zext_ln169_960 = zext i1 %xor_ln67_1921" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6309 'zext' 'zext_ln169_960' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6310 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_960 = add i16 %accu_62, i16 %zext_ln169_960" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6310 'add' 'add_ln169_960' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6311 [1/1] (0.00ns)   --->   "%zext_ln169_1773 = zext i2 %add_ln169_961" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6311 'zext' 'zext_ln169_1773' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_962 = add i16 %zext_ln169_1773, i16 %add_ln169_960" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6312 'add' 'add_ln169_962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6313 [1/1] (0.00ns)   --->   "%zext_ln169_1774 = zext i2 %add_ln169_963" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6313 'zext' 'zext_ln169_1774' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6314 [1/1] (0.00ns)   --->   "%zext_ln169_1775 = zext i2 %add_ln169_964" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6314 'zext' 'zext_ln169_1775' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6315 [1/1] (1.56ns)   --->   "%add_ln169_965 = add i3 %zext_ln169_1775, i3 %zext_ln169_1774" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6315 'add' 'add_ln169_965' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6316 [1/1] (0.00ns)   --->   "%zext_ln169_1776 = zext i3 %add_ln169_965" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6316 'zext' 'zext_ln169_1776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6317 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_966 = add i16 %zext_ln169_1776, i16 %add_ln169_962" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6317 'add' 'add_ln169_966' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6318 [1/1] (0.00ns)   --->   "%zext_ln169_1777 = zext i2 %add_ln169_967" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6318 'zext' 'zext_ln169_1777' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6319 [1/1] (0.00ns)   --->   "%zext_ln169_1778 = zext i2 %add_ln169_968" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6319 'zext' 'zext_ln169_1778' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6320 [1/1] (1.56ns)   --->   "%add_ln169_969 = add i3 %zext_ln169_1778, i3 %zext_ln169_1777" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6320 'add' 'add_ln169_969' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6321 [1/1] (0.00ns)   --->   "%zext_ln169_1779 = zext i3 %add_ln169_969" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6321 'zext' 'zext_ln169_1779' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6322 [1/1] (0.00ns)   --->   "%zext_ln169_1780 = zext i2 %add_ln169_970" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6322 'zext' 'zext_ln169_1780' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6323 [1/1] (0.00ns)   --->   "%zext_ln169_1781 = zext i2 %add_ln169_971" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6323 'zext' 'zext_ln169_1781' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6324 [1/1] (1.56ns)   --->   "%add_ln169_972 = add i3 %zext_ln169_1781, i3 %zext_ln169_1780" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6324 'add' 'add_ln169_972' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6325 [1/1] (0.00ns)   --->   "%zext_ln169_1782 = zext i3 %add_ln169_972" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6325 'zext' 'zext_ln169_1782' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6326 [1/1] (1.65ns)   --->   "%add_ln169_973 = add i4 %zext_ln169_1782, i4 %zext_ln169_1779" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6326 'add' 'add_ln169_973' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6327 [1/1] (0.00ns)   --->   "%zext_ln169_1783 = zext i4 %add_ln169_973" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6327 'zext' 'zext_ln169_1783' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_974 = add i16 %zext_ln169_1783, i16 %add_ln169_966" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6328 'add' 'add_ln169_974' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6329 [1/1] (0.00ns)   --->   "%zext_ln169_1784 = zext i2 %add_ln169_975" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6329 'zext' 'zext_ln169_1784' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6330 [1/1] (0.00ns)   --->   "%zext_ln169_1785 = zext i2 %add_ln169_976" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6330 'zext' 'zext_ln169_1785' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6331 [1/1] (1.56ns)   --->   "%add_ln169_977 = add i3 %zext_ln169_1785, i3 %zext_ln169_1784" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6331 'add' 'add_ln169_977' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6332 [1/1] (0.00ns)   --->   "%zext_ln169_1786 = zext i3 %add_ln169_977" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6332 'zext' 'zext_ln169_1786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6333 [1/1] (0.00ns)   --->   "%zext_ln169_1787 = zext i2 %add_ln169_978" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6333 'zext' 'zext_ln169_1787' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6334 [1/1] (0.00ns)   --->   "%zext_ln169_1788 = zext i2 %add_ln169_979" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6334 'zext' 'zext_ln169_1788' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6335 [1/1] (1.56ns)   --->   "%add_ln169_980 = add i3 %zext_ln169_1788, i3 %zext_ln169_1787" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6335 'add' 'add_ln169_980' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6336 [1/1] (0.00ns)   --->   "%zext_ln169_1789 = zext i3 %add_ln169_980" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6336 'zext' 'zext_ln169_1789' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6337 [1/1] (1.65ns)   --->   "%add_ln169_981 = add i4 %zext_ln169_1789, i4 %zext_ln169_1786" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6337 'add' 'add_ln169_981' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6338 [1/1] (0.00ns)   --->   "%zext_ln169_1790 = zext i4 %add_ln169_981" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6338 'zext' 'zext_ln169_1790' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6339 [1/1] (0.00ns)   --->   "%zext_ln169_1791 = zext i2 %add_ln169_982" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6339 'zext' 'zext_ln169_1791' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6340 [1/1] (0.00ns)   --->   "%zext_ln169_1792 = zext i2 %add_ln169_983" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6340 'zext' 'zext_ln169_1792' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6341 [1/1] (1.56ns)   --->   "%add_ln169_984 = add i3 %zext_ln169_1792, i3 %zext_ln169_1791" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6341 'add' 'add_ln169_984' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6342 [1/1] (0.00ns)   --->   "%zext_ln169_1793 = zext i3 %add_ln169_984" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6342 'zext' 'zext_ln169_1793' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6343 [1/1] (0.00ns)   --->   "%zext_ln169_1794 = zext i2 %add_ln169_985" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6343 'zext' 'zext_ln169_1794' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6344 [1/1] (0.00ns)   --->   "%zext_ln169_1795 = zext i2 %add_ln169_987" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6344 'zext' 'zext_ln169_1795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6345 [1/1] (1.56ns)   --->   "%add_ln169_988 = add i3 %zext_ln169_1795, i3 %zext_ln169_1794" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6345 'add' 'add_ln169_988' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6346 [1/1] (0.00ns)   --->   "%zext_ln169_1796 = zext i3 %add_ln169_988" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6346 'zext' 'zext_ln169_1796' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6347 [1/1] (1.65ns)   --->   "%add_ln169_989 = add i4 %zext_ln169_1796, i4 %zext_ln169_1793" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6347 'add' 'add_ln169_989' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6348 [1/1] (0.00ns)   --->   "%zext_ln169_1797 = zext i4 %add_ln169_989" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6348 'zext' 'zext_ln169_1797' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6349 [1/1] (1.73ns)   --->   "%add_ln169_990 = add i5 %zext_ln169_1797, i5 %zext_ln169_1790" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6349 'add' 'add_ln169_990' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6350 [1/1] (0.00ns)   --->   "%zext_ln169_1798 = zext i5 %add_ln169_990" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6350 'zext' 'zext_ln169_1798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6351 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_94 = add i16 %zext_ln169_1798, i16 %add_ln169_974" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6351 'add' 'accu_94' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%empty_1229 = trunc i32 %wgt_31" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:130]   --->   Operation 6352 'trunc' 'empty_1229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%xor_ln67_1984 = xor i1 %trunc_ln108, i1 %empty_1229" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6353 'xor' 'xor_ln67_1984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%xor_ln67_1985 = xor i1 %xor_ln67_1984, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6354 'xor' 'xor_ln67_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%zext_ln169_992 = zext i1 %xor_ln67_1985" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6355 'zext' 'zext_ln169_992' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6356 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_992 = add i16 %accu_63, i16 %zext_ln169_992" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6356 'add' 'add_ln169_992' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6357 [1/1] (0.00ns)   --->   "%zext_ln169_1830 = zext i2 %add_ln169_993" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6357 'zext' 'zext_ln169_1830' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_994 = add i16 %zext_ln169_1830, i16 %add_ln169_992" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6358 'add' 'add_ln169_994' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6359 [1/1] (0.00ns)   --->   "%zext_ln169_1831 = zext i2 %add_ln169_995" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6359 'zext' 'zext_ln169_1831' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6360 [1/1] (0.00ns)   --->   "%zext_ln169_1832 = zext i2 %add_ln169_996" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6360 'zext' 'zext_ln169_1832' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6361 [1/1] (1.56ns)   --->   "%add_ln169_997 = add i3 %zext_ln169_1832, i3 %zext_ln169_1831" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6361 'add' 'add_ln169_997' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6362 [1/1] (0.00ns)   --->   "%zext_ln169_1833 = zext i3 %add_ln169_997" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6362 'zext' 'zext_ln169_1833' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6363 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_998 = add i16 %zext_ln169_1833, i16 %add_ln169_994" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6363 'add' 'add_ln169_998' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6364 [1/1] (0.00ns)   --->   "%zext_ln169_1834 = zext i2 %add_ln169_999" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6364 'zext' 'zext_ln169_1834' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6365 [1/1] (0.00ns)   --->   "%zext_ln169_1835 = zext i2 %add_ln169_1000" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6365 'zext' 'zext_ln169_1835' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6366 [1/1] (1.56ns)   --->   "%add_ln169_1001 = add i3 %zext_ln169_1835, i3 %zext_ln169_1834" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6366 'add' 'add_ln169_1001' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6367 [1/1] (0.00ns)   --->   "%zext_ln169_1836 = zext i3 %add_ln169_1001" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6367 'zext' 'zext_ln169_1836' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6368 [1/1] (0.00ns)   --->   "%zext_ln169_1837 = zext i2 %add_ln169_1002" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6368 'zext' 'zext_ln169_1837' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6369 [1/1] (0.00ns)   --->   "%zext_ln169_1838 = zext i2 %add_ln169_1003" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6369 'zext' 'zext_ln169_1838' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6370 [1/1] (1.56ns)   --->   "%add_ln169_1004 = add i3 %zext_ln169_1838, i3 %zext_ln169_1837" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6370 'add' 'add_ln169_1004' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6371 [1/1] (0.00ns)   --->   "%zext_ln169_1839 = zext i3 %add_ln169_1004" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6371 'zext' 'zext_ln169_1839' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6372 [1/1] (1.65ns)   --->   "%add_ln169_1005 = add i4 %zext_ln169_1839, i4 %zext_ln169_1836" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6372 'add' 'add_ln169_1005' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6373 [1/1] (0.00ns)   --->   "%zext_ln169_1840 = zext i4 %add_ln169_1005" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6373 'zext' 'zext_ln169_1840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1006 = add i16 %zext_ln169_1840, i16 %add_ln169_998" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6374 'add' 'add_ln169_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6375 [1/1] (0.00ns)   --->   "%zext_ln169_1841 = zext i2 %add_ln169_1007" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6375 'zext' 'zext_ln169_1841' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6376 [1/1] (0.00ns)   --->   "%zext_ln169_1842 = zext i2 %add_ln169_1008" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6376 'zext' 'zext_ln169_1842' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6377 [1/1] (1.56ns)   --->   "%add_ln169_1009 = add i3 %zext_ln169_1842, i3 %zext_ln169_1841" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6377 'add' 'add_ln169_1009' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6378 [1/1] (0.00ns)   --->   "%zext_ln169_1843 = zext i3 %add_ln169_1009" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6378 'zext' 'zext_ln169_1843' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6379 [1/1] (0.00ns)   --->   "%zext_ln169_1844 = zext i2 %add_ln169_1010" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6379 'zext' 'zext_ln169_1844' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6380 [1/1] (0.00ns)   --->   "%zext_ln169_1845 = zext i2 %add_ln169_1011" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6380 'zext' 'zext_ln169_1845' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6381 [1/1] (1.56ns)   --->   "%add_ln169_1012 = add i3 %zext_ln169_1845, i3 %zext_ln169_1844" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6381 'add' 'add_ln169_1012' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6382 [1/1] (0.00ns)   --->   "%zext_ln169_1846 = zext i3 %add_ln169_1012" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6382 'zext' 'zext_ln169_1846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6383 [1/1] (1.65ns)   --->   "%add_ln169_1013 = add i4 %zext_ln169_1846, i4 %zext_ln169_1843" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6383 'add' 'add_ln169_1013' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6384 [1/1] (0.00ns)   --->   "%zext_ln169_1847 = zext i4 %add_ln169_1013" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6384 'zext' 'zext_ln169_1847' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6385 [1/1] (0.00ns)   --->   "%zext_ln169_1848 = zext i2 %add_ln169_1014" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6385 'zext' 'zext_ln169_1848' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6386 [1/1] (0.00ns)   --->   "%zext_ln169_1849 = zext i2 %add_ln169_1015" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6386 'zext' 'zext_ln169_1849' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6387 [1/1] (1.56ns)   --->   "%add_ln169_1016 = add i3 %zext_ln169_1849, i3 %zext_ln169_1848" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6387 'add' 'add_ln169_1016' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6388 [1/1] (0.00ns)   --->   "%zext_ln169_1850 = zext i3 %add_ln169_1016" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6388 'zext' 'zext_ln169_1850' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6389 [1/1] (0.00ns)   --->   "%zext_ln169_1851 = zext i2 %add_ln169_1017" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6389 'zext' 'zext_ln169_1851' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6390 [1/1] (0.00ns)   --->   "%zext_ln169_1852 = zext i2 %add_ln169_1019" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6390 'zext' 'zext_ln169_1852' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6391 [1/1] (1.56ns)   --->   "%add_ln169_1020 = add i3 %zext_ln169_1852, i3 %zext_ln169_1851" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6391 'add' 'add_ln169_1020' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6392 [1/1] (0.00ns)   --->   "%zext_ln169_1853 = zext i3 %add_ln169_1020" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6392 'zext' 'zext_ln169_1853' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6393 [1/1] (1.65ns)   --->   "%add_ln169_1021 = add i4 %zext_ln169_1853, i4 %zext_ln169_1850" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6393 'add' 'add_ln169_1021' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6394 [1/1] (0.00ns)   --->   "%zext_ln169_1854 = zext i4 %add_ln169_1021" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6394 'zext' 'zext_ln169_1854' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6395 [1/1] (1.73ns)   --->   "%add_ln169_1022 = add i5 %zext_ln169_1854, i5 %zext_ln169_1847" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6395 'add' 'add_ln169_1022' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6396 [1/1] (0.00ns)   --->   "%zext_ln169_1855 = zext i5 %add_ln169_1022" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6396 'zext' 'zext_ln169_1855' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6397 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accu_95 = add i16 %zext_ln169_1855, i16 %add_ln169_1006" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130]   --->   Operation 6397 'add' 'accu_95' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6398 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_95, i16 %accu_31" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6398 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6399 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_94, i16 %accu_30" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6399 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6400 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_93, i16 %accu_29" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6400 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6401 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_92, i16 %accu_28" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6401 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6402 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_91, i16 %accu_27" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6402 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6403 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_90, i16 %accu_26" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6403 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6404 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_89, i16 %accu_25" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6404 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6405 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_88, i16 %accu_24" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6405 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6406 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_87, i16 %accu_23" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6406 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6407 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_86, i16 %accu_22" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6407 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6408 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_85, i16 %accu_21" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6408 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6409 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_84, i16 %accu_20" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6409 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6410 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_83, i16 %accu_19" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6410 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6411 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_82, i16 %accu_18" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6411 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6412 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_81, i16 %accu_17" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6412 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6413 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_80, i16 %accu_16" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6413 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6414 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_79, i16 %accu_15" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6414 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6415 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_78, i16 %accu_14" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6415 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6416 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_77, i16 %accu_13" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6416 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6417 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_76, i16 %accu_12" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6417 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6418 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_75, i16 %accu_11" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6418 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6419 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_74, i16 %accu_10" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6419 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6420 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_73, i16 %accu_9" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6420 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6421 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_72, i16 %accu_8" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6421 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6422 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_71, i16 %accu_7" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6422 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6423 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_70, i16 %accu_6" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6423 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6424 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_69, i16 %accu_5" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6424 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6425 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_68, i16 %accu_4" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6425 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6426 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_67, i16 %accu_3" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6426 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6427 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_66, i16 %accu_2" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6427 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6428 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_65, i16 %accu_1" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6428 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6429 [1/1] (0.00ns)   --->   "%store_ln112 = store i16 %accu_64, i16 %accu" [../mvau.hpp:112->../convlayer.h:118->../top.cpp:130]   --->   Operation 6429 'store' 'store_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6430 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body.i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:130]   --->   Operation 6430 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6466 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 6466 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.71>
ST_5 : Operation 6431 [1/1] (2.07ns)   --->   "%result = icmp_slt  i16 %p_ZL8threshs1_0_load, i16 %accu_64" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6431 'icmp' 'result' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6432 [1/1] (2.07ns)   --->   "%result_1 = icmp_slt  i16 %p_ZL8threshs1_1_load, i16 %accu_65" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6432 'icmp' 'result_1' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6433 [1/1] (2.07ns)   --->   "%result_2 = icmp_slt  i16 %p_ZL8threshs1_2_load, i16 %accu_66" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6433 'icmp' 'result_2' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6434 [1/1] (2.07ns)   --->   "%result_3 = icmp_slt  i16 %p_ZL8threshs1_3_load, i16 %accu_67" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6434 'icmp' 'result_3' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6435 [1/1] (2.07ns)   --->   "%result_4 = icmp_slt  i16 %p_ZL8threshs1_4_load, i16 %accu_68" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6435 'icmp' 'result_4' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6436 [1/1] (2.07ns)   --->   "%result_5 = icmp_slt  i16 %p_ZL8threshs1_5_load, i16 %accu_69" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6436 'icmp' 'result_5' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6437 [1/1] (2.07ns)   --->   "%result_6 = icmp_slt  i16 %p_ZL8threshs1_6_load, i16 %accu_70" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6437 'icmp' 'result_6' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6438 [1/1] (2.07ns)   --->   "%result_7 = icmp_slt  i16 %p_ZL8threshs1_7_load, i16 %accu_71" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6438 'icmp' 'result_7' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6439 [1/1] (2.07ns)   --->   "%result_8 = icmp_slt  i16 %p_ZL8threshs1_8_load, i16 %accu_72" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6439 'icmp' 'result_8' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6440 [1/1] (2.07ns)   --->   "%result_9 = icmp_slt  i16 %p_ZL8threshs1_9_load, i16 %accu_73" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6440 'icmp' 'result_9' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6441 [1/1] (2.07ns)   --->   "%result_10 = icmp_slt  i16 %p_ZL8threshs1_10_load, i16 %accu_74" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6441 'icmp' 'result_10' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6442 [1/1] (2.07ns)   --->   "%result_11 = icmp_slt  i16 %p_ZL8threshs1_11_load, i16 %accu_75" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6442 'icmp' 'result_11' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6443 [1/1] (2.07ns)   --->   "%result_12 = icmp_slt  i16 %p_ZL8threshs1_12_load, i16 %accu_76" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6443 'icmp' 'result_12' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6444 [1/1] (2.07ns)   --->   "%result_13 = icmp_slt  i16 %p_ZL8threshs1_13_load, i16 %accu_77" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6444 'icmp' 'result_13' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6445 [1/1] (2.07ns)   --->   "%result_14 = icmp_slt  i16 %p_ZL8threshs1_14_load, i16 %accu_78" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6445 'icmp' 'result_14' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6446 [1/1] (2.07ns)   --->   "%result_15 = icmp_slt  i16 %p_ZL8threshs1_15_load, i16 %accu_79" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6446 'icmp' 'result_15' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6447 [1/1] (2.07ns)   --->   "%result_16 = icmp_slt  i16 %p_ZL8threshs1_16_load, i16 %accu_80" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6447 'icmp' 'result_16' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6448 [1/1] (2.07ns)   --->   "%result_17 = icmp_slt  i16 %p_ZL8threshs1_17_load, i16 %accu_81" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6448 'icmp' 'result_17' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6449 [1/1] (2.07ns)   --->   "%result_18 = icmp_slt  i16 %p_ZL8threshs1_18_load, i16 %accu_82" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6449 'icmp' 'result_18' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6450 [1/1] (2.07ns)   --->   "%result_19 = icmp_slt  i16 %p_ZL8threshs1_19_load, i16 %accu_83" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6450 'icmp' 'result_19' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6451 [1/1] (2.07ns)   --->   "%result_20 = icmp_slt  i16 %p_ZL8threshs1_20_load, i16 %accu_84" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6451 'icmp' 'result_20' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6452 [1/1] (2.07ns)   --->   "%result_21 = icmp_slt  i16 %p_ZL8threshs1_21_load, i16 %accu_85" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6452 'icmp' 'result_21' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6453 [1/1] (2.07ns)   --->   "%result_22 = icmp_slt  i16 %p_ZL8threshs1_22_load, i16 %accu_86" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6453 'icmp' 'result_22' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6454 [1/1] (2.07ns)   --->   "%result_23 = icmp_slt  i16 %p_ZL8threshs1_23_load, i16 %accu_87" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6454 'icmp' 'result_23' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6455 [1/1] (2.07ns)   --->   "%result_24 = icmp_slt  i16 %p_ZL8threshs1_24_load, i16 %accu_88" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6455 'icmp' 'result_24' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6456 [1/1] (2.07ns)   --->   "%result_25 = icmp_slt  i16 %p_ZL8threshs1_25_load, i16 %accu_89" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6456 'icmp' 'result_25' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6457 [1/1] (2.07ns)   --->   "%result_26 = icmp_slt  i16 %p_ZL8threshs1_26_load, i16 %accu_90" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6457 'icmp' 'result_26' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6458 [1/1] (2.07ns)   --->   "%result_27 = icmp_slt  i16 %p_ZL8threshs1_27_load, i16 %accu_91" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6458 'icmp' 'result_27' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6459 [1/1] (2.07ns)   --->   "%result_28 = icmp_slt  i16 %p_ZL8threshs1_28_load, i16 %accu_92" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6459 'icmp' 'result_28' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6460 [1/1] (2.07ns)   --->   "%result_29 = icmp_slt  i16 %p_ZL8threshs1_29_load, i16 %accu_93" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6460 'icmp' 'result_29' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6461 [1/1] (2.07ns)   --->   "%result_30 = icmp_slt  i16 %p_ZL8threshs1_30_load, i16 %accu_94" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6461 'icmp' 'result_30' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6462 [1/1] (2.07ns)   --->   "%result_31 = icmp_slt  i16 %p_ZL8threshs1_31_load, i16 %accu_95" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6462 'icmp' 'result_31' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6463 [1/1] (0.00ns)   --->   "%outElem = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %result_31, i1 %result_30, i1 %result_29, i1 %result_28, i1 %result_27, i1 %result_26, i1 %result_25, i1 %result_24, i1 %result_23, i1 %result_22, i1 %result_21, i1 %result_20, i1 %result_19, i1 %result_18, i1 %result_17, i1 %result_16, i1 %result_15, i1 %result_14, i1 %result_13, i1 %result_12, i1 %result_11, i1 %result_10, i1 %result_9, i1 %result_8, i1 %result_7, i1 %result_6, i1 %result_5, i1 %result_4, i1 %result_3, i1 %result_2, i1 %result_1, i1 %result" [../mvau.hpp:166->../convlayer.h:118->../top.cpp:130]   --->   Operation 6463 'bitconcatenate' 'outElem' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 6464 [1/1] (3.63ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mvOut_m_buffer_9, i32 %outElem" [../mvau.hpp:170->../convlayer.h:118->../top.cpp:130]   --->   Operation 6464 'write' 'write_ln170' <Predicate = (icmp_ln159)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 6465 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc85.i" [../mvau.hpp:177->../convlayer.h:118->../top.cpp:130]   --->   Operation 6465 'br' 'br_ln177' <Predicate = (icmp_ln159)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:130) [68]  (0.000 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:130) of constant 0 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:130 [128]  (1.707 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:130) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130 [133]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:130) [6446]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:130) [6447]  (2.552 ns)
	'select' operation 32 bit ('tile', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:130) [6448]  (0.698 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:130) of variable 'tile', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:130 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:130 [6452]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

 <State 3>: 8.270ns
The critical path consists of the following:
	fifo read operation ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:130) on port 'convInp_4' (../mvau.hpp:127->../convlayer.h:118->../top.cpp:130) [165]  (3.634 ns)
	multiplexor before 'phi' operation 32 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:130) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:130) [222]  (1.588 ns)
	'phi' operation 32 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:130) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:130) [222]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln67_42', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [430]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln67_43', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [431]  (0.978 ns)
	'add' operation 2 bit ('add_ln169_26', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [531]  (0.000 ns)
	'add' operation 2 bit ('add_ln169_27', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [532]  (2.070 ns)

 <State 4>: 9.883ns
The critical path consists of the following:
	'load' operation 16 bit ('accu_31_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:130) on local variable 'accu', ../mvau.hpp:112->../convlayer.h:118->../top.cpp:130 [255]  (0.000 ns)
	'select' operation 16 bit ('accu', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:130) [258]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_992', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6280]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_994', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6283]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_998', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6290]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_1006', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6305]  (0.000 ns)
	'add' operation 16 bit ('accu', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130) [6337]  (3.903 ns)
	'store' operation 0 bit ('store_ln112', ../mvau.hpp:112->../convlayer.h:118->../top.cpp:130) of variable 'accu', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:130 on local variable 'accu', ../mvau.hpp:112->../convlayer.h:118->../top.cpp:130 [6455]  (0.000 ns)

 <State 5>: 5.711ns
The critical path consists of the following:
	'icmp' operation 1 bit ('result', D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:130) [6381]  (2.077 ns)
	fifo write operation ('write_ln170', ../mvau.hpp:170->../convlayer.h:118->../top.cpp:130) on port 'mvOut_m_buffer_9' (../mvau.hpp:170->../convlayer.h:118->../top.cpp:130) [6445]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
