--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml S_BOX_LUT.twx S_BOX_LUT.ncd -o S_BOX_LUT.twr S_BOX_LUT.pcf

Design file:              S_BOX_LUT.ncd
Physical constraint file: S_BOX_LUT.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
en          |    0.476(R)|    0.845(R)|CLK_BUFGP         |   0.000|
sel<0>      |    0.036(R)|    1.318(R)|CLK_BUFGP         |   0.000|
sel<1>      |    0.609(R)|    0.859(R)|CLK_BUFGP         |   0.000|
sel<2>      |    0.657(R)|    0.822(R)|CLK_BUFGP         |   0.000|
sel<3>      |    0.657(R)|    0.822(R)|CLK_BUFGP         |   0.000|
sel<4>      |    0.392(R)|    1.033(R)|CLK_BUFGP         |   0.000|
sel<5>      |    0.904(R)|    0.624(R)|CLK_BUFGP         |   0.000|
sel<6>      |    1.231(R)|    0.362(R)|CLK_BUFGP         |   0.000|
sel<7>      |    1.507(R)|    0.141(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data<0>     |    9.524(R)|CLK_BUFGP         |   0.000|
data<1>     |    9.066(R)|CLK_BUFGP         |   0.000|
data<2>     |    8.867(R)|CLK_BUFGP         |   0.000|
data<3>     |    8.818(R)|CLK_BUFGP         |   0.000|
data<4>     |    8.774(R)|CLK_BUFGP         |   0.000|
data<5>     |    9.037(R)|CLK_BUFGP         |   0.000|
data<6>     |    8.748(R)|CLK_BUFGP         |   0.000|
data<7>     |    8.779(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun Jun 11 17:54:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



