<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.09.21.16:36:37"
 outputDirectory="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSTFD6D5F31I7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7_H5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IRQ_INTERRUPTS_USED"
     type="BigInteger"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IRQ_RCVR_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IRQ_RCVR_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_IRQ_RCVR_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M0_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M1_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M1_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M1_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M1_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M1_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M2_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M2_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M2_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M2_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_M2_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIG_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIG_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIG_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RXMIRQ_INTERRUPTS_USED"
     type="BigInteger"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="coreclkout" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="125000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="coreclkout_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="cra" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="16384" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="coreclkout" />
   <property name="associatedReset" value="nreset_status" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="1" />
   <property name="writeWaitTime" value="1" />
   <port name="cra_chipselect" direction="input" role="chipselect" width="1" />
   <port name="cra_address" direction="input" role="address" width="14" />
   <port name="cra_byteenable" direction="input" role="byteenable" width="4" />
   <port name="cra_read" direction="input" role="read" width="1" />
   <port name="cra_readdata" direction="output" role="readdata" width="32" />
   <port name="cra_write" direction="input" role="write" width="1" />
   <port name="cra_writedata" direction="input" role="writedata" width="32" />
   <port
       name="cra_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="crairq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="pcie_avmm.cra" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="crairq_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="hip_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hip_ctrl_test_in" direction="input" role="test_in" width="32" />
   <port
       name="hip_ctrl_simu_mode_pipe"
       direction="input"
       role="simu_mode_pipe"
       width="1" />
  </interface>
  <interface name="hip_pipe" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hip_pipe_sim_pipe_pclk_in"
       direction="input"
       role="sim_pipe_pclk_in"
       width="1" />
   <port
       name="hip_pipe_sim_pipe_rate"
       direction="output"
       role="sim_pipe_rate"
       width="2" />
   <port
       name="hip_pipe_sim_ltssmstate"
       direction="output"
       role="sim_ltssmstate"
       width="5" />
   <port
       name="hip_pipe_eidleinfersel0"
       direction="output"
       role="eidleinfersel0"
       width="3" />
   <port
       name="hip_pipe_powerdown0"
       direction="output"
       role="powerdown0"
       width="2" />
   <port
       name="hip_pipe_rxpolarity0"
       direction="output"
       role="rxpolarity0"
       width="1" />
   <port name="hip_pipe_txcompl0" direction="output" role="txcompl0" width="1" />
   <port name="hip_pipe_txdata0" direction="output" role="txdata0" width="8" />
   <port name="hip_pipe_txdatak0" direction="output" role="txdatak0" width="1" />
   <port
       name="hip_pipe_txdetectrx0"
       direction="output"
       role="txdetectrx0"
       width="1" />
   <port
       name="hip_pipe_txelecidle0"
       direction="output"
       role="txelecidle0"
       width="1" />
   <port name="hip_pipe_txswing0" direction="output" role="txswing0" width="1" />
   <port
       name="hip_pipe_txmargin0"
       direction="output"
       role="txmargin0"
       width="3" />
   <port
       name="hip_pipe_txdeemph0"
       direction="output"
       role="txdeemph0"
       width="1" />
   <port
       name="hip_pipe_phystatus0"
       direction="input"
       role="phystatus0"
       width="1" />
   <port name="hip_pipe_rxdata0" direction="input" role="rxdata0" width="8" />
   <port name="hip_pipe_rxdatak0" direction="input" role="rxdatak0" width="1" />
   <port
       name="hip_pipe_rxelecidle0"
       direction="input"
       role="rxelecidle0"
       width="1" />
   <port
       name="hip_pipe_rxstatus0"
       direction="input"
       role="rxstatus0"
       width="3" />
   <port name="hip_pipe_rxvalid0" direction="input" role="rxvalid0" width="1" />
  </interface>
  <interface name="hip_serial" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hip_serial_rx_in0" direction="input" role="rx_in0" width="1" />
   <port name="hip_serial_tx_out0" direction="output" role="tx_out0" width="1" />
  </interface>
  <interface name="hip_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hip_status_derr_cor_ext_rcv"
       direction="output"
       role="derr_cor_ext_rcv"
       width="1" />
   <port
       name="hip_status_derr_cor_ext_rpl"
       direction="output"
       role="derr_cor_ext_rpl"
       width="1" />
   <port
       name="hip_status_derr_rpl"
       direction="output"
       role="derr_rpl"
       width="1" />
   <port
       name="hip_status_dlup_exit"
       direction="output"
       role="dlup_exit"
       width="1" />
   <port
       name="hip_status_ltssmstate"
       direction="output"
       role="ltssmstate"
       width="5" />
   <port name="hip_status_ev128ns" direction="output" role="ev128ns" width="1" />
   <port name="hip_status_ev1us" direction="output" role="ev1us" width="1" />
   <port
       name="hip_status_hotrst_exit"
       direction="output"
       role="hotrst_exit"
       width="1" />
   <port
       name="hip_status_int_status"
       direction="output"
       role="int_status"
       width="4" />
   <port name="hip_status_l2_exit" direction="output" role="l2_exit" width="1" />
   <port
       name="hip_status_lane_act"
       direction="output"
       role="lane_act"
       width="4" />
   <port
       name="hip_status_ko_cpl_spc_header"
       direction="output"
       role="ko_cpl_spc_header"
       width="8" />
   <port
       name="hip_status_ko_cpl_spc_data"
       direction="output"
       role="ko_cpl_spc_data"
       width="12" />
  </interface>
  <interface name="irq" kind="interrupt" start="1">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="irq_rcvr_clk" />
   <property name="associatedReset" value="irq_rcvr_rst" />
   <property name="irqMap" value="" />
   <property name="irqScheme" value="INDIVIDUAL_REQUESTS" />
   <port name="irq_irq" direction="input" role="irq" width="16" />
  </interface>
  <interface name="irq_rcvr_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="irq_rcvr_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="irq_rcvr_rst" kind="reset" start="0">
   <property name="associatedClock" value="irq_rcvr_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="irq_rcvr_rst_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="m0" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="m0_clk" />
   <property name="associatedReset" value="m0_rst" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port name="m0_waitrequest" direction="input" role="waitrequest" width="1" />
   <port name="m0_readdata" direction="input" role="readdata" width="64" />
   <port
       name="m0_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="m0_burstcount" direction="output" role="burstcount" width="1" />
   <port name="m0_writedata" direction="output" role="writedata" width="64" />
   <port name="m0_address" direction="output" role="address" width="16" />
   <port name="m0_write" direction="output" role="write" width="1" />
   <port name="m0_read" direction="output" role="read" width="1" />
   <port name="m0_byteenable" direction="output" role="byteenable" width="8" />
   <port name="m0_debugaccess" direction="output" role="debugaccess" width="1" />
  </interface>
  <interface name="m0_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="m0_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="m0_rst" kind="reset" start="0">
   <property name="associatedClock" value="m0_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="m0_rst_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="m1" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="m1_clk" />
   <property name="associatedReset" value="m1_rst" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port name="m1_waitrequest" direction="input" role="waitrequest" width="1" />
   <port name="m1_readdata" direction="input" role="readdata" width="64" />
   <port
       name="m1_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="m1_burstcount" direction="output" role="burstcount" width="4" />
   <port name="m1_writedata" direction="output" role="writedata" width="64" />
   <port name="m1_address" direction="output" role="address" width="17" />
   <port name="m1_write" direction="output" role="write" width="1" />
   <port name="m1_read" direction="output" role="read" width="1" />
   <port name="m1_byteenable" direction="output" role="byteenable" width="8" />
   <port name="m1_debugaccess" direction="output" role="debugaccess" width="1" />
  </interface>
  <interface name="m1_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="m1_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="m1_rst" kind="reset" start="0">
   <property name="associatedClock" value="m1_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="m1_rst_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="m2" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="m2_clk" />
   <property name="associatedReset" value="m2_rst" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port name="m2_waitrequest" direction="input" role="waitrequest" width="1" />
   <port name="m2_readdata" direction="input" role="readdata" width="64" />
   <port
       name="m2_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port name="m2_burstcount" direction="output" role="burstcount" width="4" />
   <port name="m2_writedata" direction="output" role="writedata" width="64" />
   <port name="m2_address" direction="output" role="address" width="20" />
   <port name="m2_write" direction="output" role="write" width="1" />
   <port name="m2_read" direction="output" role="read" width="1" />
   <port name="m2_byteenable" direction="output" role="byteenable" width="8" />
   <port name="m2_debugaccess" direction="output" role="debugaccess" width="1" />
  </interface>
  <interface name="m2_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="m2_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="m2_rst" kind="reset" start="0">
   <property name="associatedClock" value="m2_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="m2_rst_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="npor" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="npor_npor" direction="input" role="npor" width="1" />
   <port name="npor_pin_perst" direction="input" role="pin_perst" width="1" />
  </interface>
  <interface name="nreset_status" kind="reset" start="1">
   <property name="associatedClock" value="coreclkout" />
   <property name="associatedDirectReset" value="" />
   <property name="associatedResetSinks" value="none" />
   <property name="synchronousEdges" value="BOTH" />
   <port
       name="nreset_status_reset_n"
       direction="output"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="reconfig_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="reconfig_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reconfig_rst" kind="reset" start="0">
   <property name="associatedClock" value="reconfig_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reconfig_rst_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="refclk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="refclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="rxmirq" kind="interrupt" start="1">
   <property name="associatedAddressablePoint" value="pcie_avmm.m0" />
   <property name="associatedClock" value="coreclkout" />
   <property name="associatedReset" value="nreset_status" />
   <property name="irqMap" value="" />
   <property name="irqScheme" value="INDIVIDUAL_REQUESTS" />
   <port name="rxmirq_irq" direction="input" role="irq" width="16" />
  </interface>
  <interface name="rxmirq_out" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="INDIVIDUAL_REQUESTS" />
   <port name="rxmirq_out_irq" direction="output" role="irq" width="16" />
  </interface>
  <interface name="txs" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8192" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="coreclkout" />
   <property name="associatedReset" value="nreset_status" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="8" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="1" />
   <property name="writeWaitTime" value="1" />
   <port name="txs_chipselect" direction="input" role="chipselect" width="1" />
   <port name="txs_byteenable" direction="input" role="byteenable" width="8" />
   <port name="txs_readdata" direction="output" role="readdata" width="64" />
   <port name="txs_writedata" direction="input" role="writedata" width="64" />
   <port name="txs_read" direction="input" role="read" width="1" />
   <port name="txs_write" direction="input" role="write" width="1" />
   <port name="txs_burstcount" direction="input" role="burstcount" width="7" />
   <port
       name="txs_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="txs_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="txs_address" direction="input" role="address" width="13" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="pcie_avmm:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSTFD6D5F31I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H5,AUTO_GENERATION_ID=1663752988,AUTO_IRQ_INTERRUPTS_USED=-1,AUTO_IRQ_RCVR_CLK_CLOCK_DOMAIN=-1,AUTO_IRQ_RCVR_CLK_CLOCK_RATE=-1,AUTO_IRQ_RCVR_CLK_RESET_DOMAIN=-1,AUTO_M0_ADDRESS_MAP=,AUTO_M0_ADDRESS_WIDTH=AddressWidth = -1,AUTO_M0_CLK_CLOCK_DOMAIN=-1,AUTO_M0_CLK_CLOCK_RATE=-1,AUTO_M0_CLK_RESET_DOMAIN=-1,AUTO_M1_ADDRESS_MAP=,AUTO_M1_ADDRESS_WIDTH=AddressWidth = -1,AUTO_M1_CLK_CLOCK_DOMAIN=-1,AUTO_M1_CLK_CLOCK_RATE=-1,AUTO_M1_CLK_RESET_DOMAIN=-1,AUTO_M2_ADDRESS_MAP=,AUTO_M2_ADDRESS_WIDTH=AddressWidth = -1,AUTO_M2_CLK_CLOCK_DOMAIN=-1,AUTO_M2_CLK_CLOCK_RATE=-1,AUTO_M2_CLK_RESET_DOMAIN=-1,AUTO_RECONFIG_CLK_CLOCK_DOMAIN=-1,AUTO_RECONFIG_CLK_CLOCK_RATE=-1,AUTO_RECONFIG_CLK_RESET_DOMAIN=-1,AUTO_REFCLK_CLOCK_DOMAIN=-1,AUTO_REFCLK_CLOCK_RATE=-1,AUTO_REFCLK_RESET_DOMAIN=-1,AUTO_RXMIRQ_INTERRUPTS_USED=-1,AUTO_UNIQUE_ID=(alt_xcvr_reconfig:18.1:ber_en=0,device_family=Cyclone V,enable_adce=0,enable_analog=0,enable_ber=0,enable_dcd=0,enable_dcd_power_up=1,enable_dfe=0,enable_eyemon=0,enable_lc=0,enable_mif=0,enable_offset=1,enable_pll=0,gui_cal_status_port=false,gui_enable_pll=0,gui_split_sizes=,number_of_reconfig_interfaces=2)(clock_source:18.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(altera_irq_clock_crosser:18.1:AUTO_RECEIVER_INTERRUPTS_USED=-1,IRQ_WIDTH=16)(altera_avalon_mm_clock_crossing_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=16,AUTO_ADDRESS_WIDTH=10,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=64,HDL_ADDR_WIDTH=16,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0)(altera_avalon_mm_clock_crossing_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=17,AUTO_ADDRESS_WIDTH=10,BURSTCOUNT_WIDTH=4,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=64,HDL_ADDR_WIDTH=17,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=8,RESPONSE_FIFO_DEPTH=16,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0)(altera_avalon_mm_clock_crossing_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=20,AUTO_ADDRESS_WIDTH=10,BURSTCOUNT_WIDTH=4,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=64,HDL_ADDR_WIDTH=20,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=8,RESPONSE_FIFO_DEPTH=16,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0)(altera_pcie_cv_hip_avmm:18.1:AST_LITE=0,AVALON_ADDR_WIDTH=32,AddressPage=0\,1\,2\,3\,4\,5\,6\,7\,8\,9\,10\,11\,12\,13\,14\,15,BYPASSS_A2P_TRANSLATION=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=0,CB_A2P_ADDR_MAP_NUM_ENTRIES=2,CB_A2P_ADDR_MAP_PASS_THRU_BITS=12,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_RP_S_ADDR_WIDTH=32,CB_RXM_DATA_WIDTH=64,CG_AVALON_S_ADDR_WIDTH=13,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=1,CG_ENABLE_ADVANCED_INTERRUPT=0,CG_ENABLE_HIP_STATUS=1,CG_ENABLE_HIP_STATUS_EXTENSION=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_RXM_IRQ_NUM=16,INTENDED_DEVICE_FAMILY=Cyclone V,NUM_PREFETCH_MASTERS=1,PCIeAddress31_0=0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000,PCIeAddress63_32=0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,SLAVE_ADDRESS_MAP_0=16,SLAVE_ADDRESS_MAP_1=17,SLAVE_ADDRESS_MAP_2=20,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,TX_S_ADDR_WIDTH=32,a2p_pass_thru_bits=12,advanced_default_parameter_override=0,altpcie_avmm_hwtcl=1,aspm_config_management_hwtcl=false,ast_width_hwtcl=Avalon-ST 64-bit,atomic_malformed_hwtcl=true,atomic_op_completer_32bit_hwtcl=false,atomic_op_completer_64bit_hwtcl=false,atomic_op_routing_hwtcl=false,avmm_burst_width_hwtcl=7,avmm_width_hwtcl=64,bar0_64bit_mem_space_hwtcl=Disabled,bar0_io_space_hwtcl=Disabled,bar0_prefetchable_hwtcl=Disabled,bar0_size_mask_hwtcl=16,bar0_type_hwtcl=2,bar1_io_space_hwtcl=Disabled,bar1_prefetchable_hwtcl=Disabled,bar1_size_mask_hwtcl=17,bar1_type_hwtcl=2,bar2_64bit_mem_space_hwtcl=Disabled,bar2_io_space_hwtcl=Disabled,bar2_prefetchable_hwtcl=Disabled,bar2_size_mask_hwtcl=20,bar2_type_hwtcl=2,bar3_io_space_hwtcl=Disabled,bar3_prefetchable_hwtcl=Disabled,bar3_size_mask_hwtcl=0,bar3_type_hwtcl=0,bar4_64bit_mem_space_hwtcl=Disabled,bar4_io_space_hwtcl=Disabled,bar4_prefetchable_hwtcl=Disabled,bar4_size_mask_hwtcl=0,bar4_type_hwtcl=0,bar5_io_space_hwtcl=Disabled,bar5_prefetchable_hwtcl=Disabled,bar5_size_mask_hwtcl=0,bar5_type_hwtcl=0,bridge_port_ssid_support_hwtcl=false,bridge_port_vga_enable_hwtcl=false,bypass_cdc_hwtcl=false,bypass_clk_switch_hwtcl=disable,bypass_tl=false,cas_completer_128bit_hwtcl=false,cdc_dummy_insert_limit_advanced_default_hwtcl=11,cdc_dummy_insert_limit_hwtcl=11,class_code_hwtcl=16711680,completion_timeout_hwtcl=ABCD,core_clk_sel_hwtcl=pld_clk,coreclkout_hip_phaseshift_hwtcl=0 ps,cpl_spc_data_hwtcl=269,cpl_spc_header_hwtcl=67,credit_buffer_allocation_aux_hwtcl=absolute,cvp_clk_reset_hwtcl=false,cvp_data_compressed_hwtcl=false,cvp_data_encrypted_hwtcl=false,cvp_mode_reset_hwtcl=false,cvp_rate_sel_hwtcl=full_rate,d0_pme_advanced_default_hwtcl=false,d0_pme_hwtcl=false,d1_pme_advanced_default_hwtcl=false,d1_pme_hwtcl=false,d1_support_advanced_default_hwtcl=false,d1_support_hwtcl=false,d2_pme_advanced_default_hwtcl=false,d2_pme_hwtcl=false,d2_support_advanced_default_hwtcl=false,d2_support_hwtcl=false,d3_cold_pme_advanced_default_hwtcl=false,d3_cold_pme_hwtcl=false,d3_hot_pme_advanced_default_hwtcl=false,d3_hot_pme_hwtcl=false,data_pack_rx_hwtcl=disable,deemphasis_enable_advanced_default_hwtcl=false,deemphasis_enable_hwtcl=false,deskew_comma_hwtcl=skp_eieos_deskw,device_id_hwtcl=57345,device_number_advanced_default_hwtcl=0,device_number_hwtcl=0,diffclock_nfts_count_advanced_default_hwtcl=255,diffclock_nfts_count_hwtcl=255,disable_link_x2_support_advanced_default_hwtcl=false,disable_link_x2_support_hwtcl=false,disable_snoop_packet_hwtcl=false,dll_active_report_support_hwtcl=0,ecrc_check_capable_hwtcl=0,ecrc_gen_capable_hwtcl=0,ei_delay_powerdown_count_advanced_default_hwtcl=10,ei_delay_powerdown_count_hwtcl=10,eie_before_nfts_count_advanced_default_hwtcl=4,eie_before_nfts_count_hwtcl=4,enable_adapter_half_rate_mode_hwtcl=false,enable_completion_timeout_disable_hwtcl=1,enable_function_msix_support_hwtcl=0,enable_l0s_aspm_hwtcl=true,enable_l1_aspm_advanced_default_hwtcl=false,enable_l1_aspm_hwtcl=false,enable_rx_buffer_checking_advanced_default_hwtcl=false,enable_rx_buffer_checking_hwtcl=false,enable_slot_register_hwtcl=0,endpoint_l0_latency_hwtcl=0,endpoint_l1_latency_hwtcl=0,expansion_base_address_register_hwtcl=0,extend_tag_field_hwtcl=32,extended_format_field_hwtcl=true,extended_tag_reset_hwtcl=false,fc_init_timer_advanced_default_hwtcl=1024,fc_init_timer_hwtcl=1024,fixed_address_mode=0,flow_control_timeout_count_advanced_default_hwtcl=200,flow_control_timeout_count_hwtcl=200,flow_control_update_count_advanced_default_hwtcl=30,flow_control_update_count_hwtcl=30,flr_capability_hwtcl=0,force_hrc=0,force_src=0,g3_bypass_equlz_hwtcl=0,gen123_lane_rate_mode_hwtcl=Gen2 (5.0 Gbps),gen2_diffclock_nfts_count_advanced_default_hwtcl=255,gen2_diffclock_nfts_count_hwtcl=255,gen2_sameclock_nfts_count_advanced_default_hwtcl=255,gen2_sameclock_nfts_count_hwtcl=255,gen3_rxfreqlock_counter_hwtcl=0,gen3_skip_ph2_ph3_hwtcl=0,hip_hard_reset_hwtcl=1,hip_reconfig_hwtcl=0,hot_plug_support_advanced_default_hwtcl=0,hot_plug_support_hwtcl=0,in_cvp_mode_hwtcl=0,indicator_advanced_default_hwtcl=0,indicator_hwtcl=0,interrupt_pin_hwtcl=inta,io_window_addr_width_hwtcl=0,l01_entry_latency_advanced_default_hwtcl=31,l01_entry_latency_hwtcl=31,l0_exit_latency_diffclock_advanced_default_hwtcl=6,l0_exit_latency_diffclock_hwtcl=6,l0_exit_latency_sameclock_advanced_default_hwtcl=6,l0_exit_latency_sameclock_hwtcl=6,l1_exit_latency_diffclock_advanced_default_hwtcl=0,l1_exit_latency_diffclock_hwtcl=0,l1_exit_latency_sameclock_advanced_default_hwtcl=0,l1_exit_latency_sameclock_hwtcl=0,l2_async_logic_advanced_default_hwtcl=disable,l2_async_logic_hwtcl=disable,lane_mask_hwtcl=x1,low_priority_vc_advanced_default_hwtcl=single_vc,low_priority_vc_hwtcl=single_vc,ltr_mechanism_hwtcl=false,ltssm_1ms_timeout_hwtcl=disable,ltssm_freqlocked_check_hwtcl=disable,max_payload_size_hwtcl=128,maximum_current_hwtcl=0,millisecond_cycle_count_hwtcl=124250,msi_64bit_addressing_capable_hwtcl=true,msi_masking_capable_hwtcl=false,msi_multi_message_capable_hwtcl=4,msi_support_hwtcl=true,msix_pba_bir_hwtcl=0,msix_pba_offset_hwtcl=0,msix_table_bir_hwtcl=0,msix_table_offset_hwtcl=0,msix_table_size_hwtcl=0,no_command_completed_advanced_default_hwtcl=false,no_command_completed_hwtcl=false,no_soft_reset_advanced_default_hwtcl=false,no_soft_reset_hwtcl=false,override_rxbuffer_cred_preset=0,override_tbpartner_driver_setting_hwtcl=0,pcie_qsys=1,pcie_spec_version_hwtcl=2.1,pclk_out_sel_advanced_default_hwtcl=pclk,pclk_out_sel_hwtcl=pclk,pipex1_debug_sel_advanced_default_hwtcl=disable,pipex1_debug_sel_hwtcl=disable,pld_clk_MHz=1250,pldclk_hip_phase_shift_hwtcl=0 ps,pll_refclk_freq_hwtcl=100 MHz,port_link_number_hwtcl=1,port_type_hwtcl=Native endpoint,port_width_be_hwtcl=8,port_width_data_hwtcl=64,prefetchable_mem_window_addr_width_hwtcl=0,reconfig_from_xcvr_width=92,reconfig_to_xcvr_width=140,register_pipe_signals_advanced_default_hwtcl=true,register_pipe_signals_hwtcl=true,reserved_debug_advanced_default_hwtcl=0,reserved_debug_hwtcl=0,retry_buffer_last_active_address_advanced_default_hwtcl=255,retry_buffer_last_active_address_hwtcl=255,revision_id_hwtcl=1,rpre_emph_a_val_hwtcl=11,rpre_emph_b_val_hwtcl=0,rpre_emph_c_val_hwtcl=22,rpre_emph_d_val_hwtcl=12,rpre_emph_e_val_hwtcl=21,rvod_sel_a_val_hwtcl=50,rvod_sel_b_val_hwtcl=34,rvod_sel_c_val_hwtcl=50,rvod_sel_d_val_hwtcl=50,rvod_sel_e_val_hwtcl=9,rx_cdc_almost_full_advanced_default_hwtcl=12,rx_cdc_almost_full_hwtcl=12,rx_ei_l0s_hwtcl=0,rx_l0s_count_idl_advanced_default_hwtcl=0,rx_l0s_count_idl_hwtcl=0,rxbuffer_rxreq_hwtcl=Low,sameclock_nfts_count_advanced_default_hwtcl=255,sameclock_nfts_count_hwtcl=255,serial_sim_hwtcl=0,set_pld_clk_x1_625MHz_hwtcl=0,single_rx_detect_hwtcl=1,skp_os_gen3_count_hwtcl=0,skp_os_schedule_count_advanced_default_hwtcl=0,skp_os_schedule_count_hwtcl=0,slot_number_hwtcl=0,slot_power_limit_hwtcl=0,slot_power_scale_hwtcl=0,slotclkcfg_hwtcl=1,ssid_hwtcl=0,ssvid_hwtcl=0,subsystem_device_id_hwtcl=0,subsystem_vendor_id_hwtcl=0,surprise_down_error_support_hwtcl=0,tph_completer_hwtcl=false,tx_cdc_almost_empty_advanced_default_hwtcl=5,tx_cdc_almost_empty_hwtcl=5,tx_cdc_almost_full_advanced_default_hwtcl=11,tx_cdc_almost_full_hwtcl=11,use_aer_hwtcl=0,use_ast_parity=0,use_crc_forwarding_hwtcl=0,use_rx_st_be_hwtcl=0,use_tl_cfg_sync_advanced_default_hwtcl=1,use_tl_cfg_sync_hwtcl=1,user_id_hwtcl=0,vc0_clk_enable_advanced_default_hwtcl=true,vc0_clk_enable_hwtcl=true,vc0_rx_flow_ctrl_compl_data_hwtcl=0,vc0_rx_flow_ctrl_compl_header_hwtcl=0,vc0_rx_flow_ctrl_nonposted_data_hwtcl=0,vc0_rx_flow_ctrl_nonposted_header_hwtcl=16,vc0_rx_flow_ctrl_posted_data_hwtcl=16,vc0_rx_flow_ctrl_posted_header_hwtcl=16,vendor_id_hwtcl=4466,vsec_id_hwtcl=4466,vsec_rev_hwtcl=0,wrong_device_id_hwtcl=disable)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="pcie_avmm"
   kind="pcie_avmm"
   version="1.0"
   name="pcie_avmm">
  <parameter name="AUTO_IRQ_INTERRUPTS_USED" value="-1" />
  <parameter name="AUTO_M1_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_M1_ADDRESS_MAP" value="" />
  <parameter name="AUTO_M0_ADDRESS_MAP" value="" />
  <parameter name="AUTO_M1_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_M2_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_M2_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_M0_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RECONFIG_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_M2_ADDRESS_MAP" value="" />
  <parameter name="AUTO_REFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_IRQ_RCVR_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_M1_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_REFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_IRQ_RCVR_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1663752988" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_RECONFIG_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_RECONFIG_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_M0_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_M2_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RXMIRQ_INTERRUPTS_USED" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H5" />
  <parameter name="AUTO_DEVICE" value="5CSTFD6D5F31I7" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_M0_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_M1_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_IRQ_RCVR_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_M2_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_REFCLK_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/pcie_avmm.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/opt/pro/llrf/sw/hp/soc/fpga/src/ip/pcie_avmm/pcie_avmm.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/altera_pcie/altera_pcie_cv_hip_avmm/altera_pcie_cv_hip_avmm_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 0 starting:pcie_avmm "pcie_avmm"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master pcie_cv_hip_avmm_0.Rxm_BAR0 and slave mm_clock_crossing_bridge_0.s0 because the master has address signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master pcie_cv_hip_avmm_0.Rxm_BAR0 and slave mm_clock_crossing_bridge_0.s0 because the master has burstcount signal 7 bit wide, but the slave is 1 bit wide.</message>
   <message level="Info">Interconnect is inserted between master pcie_cv_hip_avmm_0.Rxm_BAR0 and slave mm_clock_crossing_bridge_0.s0 because they have different clock source.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_cv_hip_avmm_0.Rxm_BAR0 and pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_0_s0_translator.avalon_anti_slave_0 and mm_clock_crossing_bridge_0.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>10</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>13</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>18</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>22</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master pcie_cv_hip_avmm_0.Rxm_BAR1 and slave mm_clock_crossing_bridge_1.s0 because the master has address signal 32 bit wide, but the slave is 17 bit wide.</message>
   <message level="Info">Interconnect is inserted between master pcie_cv_hip_avmm_0.Rxm_BAR1 and slave mm_clock_crossing_bridge_1.s0 because the master has burstcount signal 7 bit wide, but the slave is 4 bit wide.</message>
   <message level="Info">Interconnect is inserted between master pcie_cv_hip_avmm_0.Rxm_BAR1 and slave mm_clock_crossing_bridge_1.s0 because they have different clock source.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_cv_hip_avmm_0.Rxm_BAR1 and pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_1_s0_translator.avalon_anti_slave_0 and mm_clock_crossing_bridge_1.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>10</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>13</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>18</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>22</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>9</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master pcie_cv_hip_avmm_0.Rxm_BAR2 and slave mm_clock_crossing_bridge_2.s0 because the master has address signal 32 bit wide, but the slave is 20 bit wide.</message>
   <message level="Info">Interconnect is inserted between master pcie_cv_hip_avmm_0.Rxm_BAR2 and slave mm_clock_crossing_bridge_2.s0 because the master has burstcount signal 7 bit wide, but the slave is 4 bit wide.</message>
   <message level="Info">Interconnect is inserted between master pcie_cv_hip_avmm_0.Rxm_BAR2 and slave mm_clock_crossing_bridge_2.s0 because they have different clock source.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_cv_hip_avmm_0.Rxm_BAR2 and pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_clock_crossing_bridge_2_s0_translator.avalon_anti_slave_0 and mm_clock_crossing_bridge_2.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>10</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>12</b> modules, <b>36</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>13</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>16</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>18</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>22</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>10</b> modules, <b>28</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>10</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>30</b> connections]]></message>
   <message level="Debug" culprit="pcie_avmm"><![CDATA["<b>pcie_avmm</b>" reuses <b>alt_xcvr_reconfig</b> "<b>submodules/alt_xcvr_reconfig</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm"><![CDATA["<b>pcie_avmm</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm"><![CDATA["<b>pcie_avmm</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm"><![CDATA["<b>pcie_avmm</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm"><![CDATA["<b>pcie_avmm</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm"><![CDATA["<b>pcie_avmm</b>" reuses <b>altera_pcie_cv_hip_avmm</b> "<b>submodules/altpcie_cv_hip_avmm_hwtcl</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm"><![CDATA["<b>pcie_avmm</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/pcie_avmm_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm"><![CDATA["<b>pcie_avmm</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/pcie_avmm_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm"><![CDATA["<b>pcie_avmm</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/pcie_avmm_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm"><![CDATA["<b>pcie_avmm</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 9 starting:alt_xcvr_reconfig "submodules/alt_xcvr_reconfig"</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0"><![CDATA["<b>pcie_avmm</b>" instantiated <b>alt_xcvr_reconfig</b> "<b>alt_xcvr_reconfig_0</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 8 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_clock_crosser_0"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_clock_crosser_0</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 7 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_0</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 4 starting:altera_pcie_cv_hip_avmm "submodules/altpcie_cv_hip_avmm_hwtcl"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_emsip_adapter.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native_hip.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_pcie_cv_hip_avmm</b> "<b>pcie_cv_hip_avmm_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/plain_files.txt</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 3 starting:altera_mm_interconnect "submodules/pcie_avmm_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.007s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 47 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 46 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>mm_clock_crossing_bridge_0_s0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 45 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 44 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>mm_clock_crossing_bridge_0_s0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 43 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>mm_clock_crossing_bridge_0_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 41 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 40 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 39 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>mm_clock_crossing_bridge_0_s0_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 38 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 37 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 36 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 35 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 34 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 32 starting:altera_avalon_st_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 0 starting:error_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 18 starting:altera_mm_interconnect "submodules/pcie_avmm_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.007s/0.008s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 47 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 46 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>mm_clock_crossing_bridge_0_s0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 45 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 44 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>mm_clock_crossing_bridge_0_s0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 43 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>mm_clock_crossing_bridge_0_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 26 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 40 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 39 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>mm_clock_crossing_bridge_0_s0_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 38 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 37 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 36 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 35 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 34 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 32 starting:altera_avalon_st_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 0 starting:error_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 33 starting:altera_mm_interconnect "submodules/pcie_avmm_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.007s/0.008s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 47 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 46 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>mm_clock_crossing_bridge_0_s0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 45 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 44 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>mm_clock_crossing_bridge_0_s0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 43 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>mm_clock_crossing_bridge_0_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 10 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 40 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 39 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>mm_clock_crossing_bridge_0_s0_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 38 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 37 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 36 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 35 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 34 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 32 starting:altera_avalon_st_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 0 starting:error_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 48 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_xcvr_reconfig:18.1:ber_en=0,device_family=Cyclone V,enable_adce=0,enable_analog=0,enable_ber=0,enable_dcd=0,enable_dcd_power_up=1,enable_dfe=0,enable_eyemon=0,enable_lc=0,enable_mif=0,enable_offset=1,enable_pll=0,gui_cal_status_port=false,gui_enable_pll=0,gui_split_sizes=,number_of_reconfig_interfaces=2"
   instancePathKey="pcie_avmm:.:alt_xcvr_reconfig_0"
   kind="alt_xcvr_reconfig"
   version="18.1"
   name="alt_xcvr_reconfig">
  <parameter name="gui_cal_status_port" value="false" />
  <parameter name="ber_en" value="0" />
  <parameter name="enable_offset" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="enable_pll" value="0" />
  <parameter name="enable_lc" value="0" />
  <parameter name="enable_adce" value="0" />
  <parameter name="enable_ber" value="0" />
  <parameter name="gui_enable_pll" value="0" />
  <parameter name="enable_dcd_power_up" value="1" />
  <parameter name="enable_mif" value="0" />
  <parameter name="enable_dcd" value="0" />
  <parameter name="enable_eyemon" value="0" />
  <parameter name="gui_split_sizes" value="" />
  <parameter name="number_of_reconfig_interfaces" value="2" />
  <parameter name="enable_dfe" value="0" />
  <parameter name="enable_analog" value="0" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_cif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_uif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_basic_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_rmw_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dfe.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_adce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_soc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_direct.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_arbiter_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_l2p_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xrbasic_lif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_reconfig.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm" as="alt_xcvr_reconfig_0" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 9 starting:alt_xcvr_reconfig "submodules/alt_xcvr_reconfig"</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9256_8633307851740300214.dir/0024_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0"><![CDATA["<b>pcie_avmm</b>" instantiated <b>alt_xcvr_reconfig</b> "<b>alt_xcvr_reconfig_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_clock_crosser:18.1:AUTO_RECEIVER_INTERRUPTS_USED=-1,IRQ_WIDTH=16"
   instancePathKey="pcie_avmm:.:irq_clock_crosser_0"
   kind="altera_irq_clock_crosser"
   version="18.1"
   name="altera_irq_clock_crosser">
  <parameter name="IRQ_WIDTH" value="16" />
  <parameter name="AUTO_RECEIVER_INTERRUPTS_USED" value="-1" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm" as="irq_clock_crosser_0" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 8 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_clock_crosser_0"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_clock_crosser_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_clock_crossing_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=16,AUTO_ADDRESS_WIDTH=10,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=4,DATA_WIDTH=64,HDL_ADDR_WIDTH=16,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=4,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0"
   instancePathKey="pcie_avmm:.:mm_clock_crossing_bridge_0"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   name="altera_avalon_mm_clock_crossing_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie_avmm"
     as="mm_clock_crossing_bridge_0,mm_clock_crossing_bridge_1,mm_clock_crossing_bridge_2" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 7 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_cv_hip_avmm:18.1:AST_LITE=0,AVALON_ADDR_WIDTH=32,AddressPage=0\,1\,2\,3\,4\,5\,6\,7\,8\,9\,10\,11\,12\,13\,14\,15,BYPASSS_A2P_TRANSLATION=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=0,CB_A2P_ADDR_MAP_NUM_ENTRIES=2,CB_A2P_ADDR_MAP_PASS_THRU_BITS=12,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_RP_S_ADDR_WIDTH=32,CB_RXM_DATA_WIDTH=64,CG_AVALON_S_ADDR_WIDTH=13,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=1,CG_ENABLE_ADVANCED_INTERRUPT=0,CG_ENABLE_HIP_STATUS=1,CG_ENABLE_HIP_STATUS_EXTENSION=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_RXM_IRQ_NUM=16,INTENDED_DEVICE_FAMILY=Cyclone V,NUM_PREFETCH_MASTERS=1,PCIeAddress31_0=0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000,PCIeAddress63_32=0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,SLAVE_ADDRESS_MAP_0=16,SLAVE_ADDRESS_MAP_1=17,SLAVE_ADDRESS_MAP_2=20,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,TX_S_ADDR_WIDTH=32,a2p_pass_thru_bits=12,advanced_default_parameter_override=0,altpcie_avmm_hwtcl=1,aspm_config_management_hwtcl=false,ast_width_hwtcl=Avalon-ST 64-bit,atomic_malformed_hwtcl=true,atomic_op_completer_32bit_hwtcl=false,atomic_op_completer_64bit_hwtcl=false,atomic_op_routing_hwtcl=false,avmm_burst_width_hwtcl=7,avmm_width_hwtcl=64,bar0_64bit_mem_space_hwtcl=Disabled,bar0_io_space_hwtcl=Disabled,bar0_prefetchable_hwtcl=Disabled,bar0_size_mask_hwtcl=16,bar0_type_hwtcl=2,bar1_io_space_hwtcl=Disabled,bar1_prefetchable_hwtcl=Disabled,bar1_size_mask_hwtcl=17,bar1_type_hwtcl=2,bar2_64bit_mem_space_hwtcl=Disabled,bar2_io_space_hwtcl=Disabled,bar2_prefetchable_hwtcl=Disabled,bar2_size_mask_hwtcl=20,bar2_type_hwtcl=2,bar3_io_space_hwtcl=Disabled,bar3_prefetchable_hwtcl=Disabled,bar3_size_mask_hwtcl=0,bar3_type_hwtcl=0,bar4_64bit_mem_space_hwtcl=Disabled,bar4_io_space_hwtcl=Disabled,bar4_prefetchable_hwtcl=Disabled,bar4_size_mask_hwtcl=0,bar4_type_hwtcl=0,bar5_io_space_hwtcl=Disabled,bar5_prefetchable_hwtcl=Disabled,bar5_size_mask_hwtcl=0,bar5_type_hwtcl=0,bridge_port_ssid_support_hwtcl=false,bridge_port_vga_enable_hwtcl=false,bypass_cdc_hwtcl=false,bypass_clk_switch_hwtcl=disable,bypass_tl=false,cas_completer_128bit_hwtcl=false,cdc_dummy_insert_limit_advanced_default_hwtcl=11,cdc_dummy_insert_limit_hwtcl=11,class_code_hwtcl=16711680,completion_timeout_hwtcl=ABCD,core_clk_sel_hwtcl=pld_clk,coreclkout_hip_phaseshift_hwtcl=0 ps,cpl_spc_data_hwtcl=269,cpl_spc_header_hwtcl=67,credit_buffer_allocation_aux_hwtcl=absolute,cvp_clk_reset_hwtcl=false,cvp_data_compressed_hwtcl=false,cvp_data_encrypted_hwtcl=false,cvp_mode_reset_hwtcl=false,cvp_rate_sel_hwtcl=full_rate,d0_pme_advanced_default_hwtcl=false,d0_pme_hwtcl=false,d1_pme_advanced_default_hwtcl=false,d1_pme_hwtcl=false,d1_support_advanced_default_hwtcl=false,d1_support_hwtcl=false,d2_pme_advanced_default_hwtcl=false,d2_pme_hwtcl=false,d2_support_advanced_default_hwtcl=false,d2_support_hwtcl=false,d3_cold_pme_advanced_default_hwtcl=false,d3_cold_pme_hwtcl=false,d3_hot_pme_advanced_default_hwtcl=false,d3_hot_pme_hwtcl=false,data_pack_rx_hwtcl=disable,deemphasis_enable_advanced_default_hwtcl=false,deemphasis_enable_hwtcl=false,deskew_comma_hwtcl=skp_eieos_deskw,device_id_hwtcl=57345,device_number_advanced_default_hwtcl=0,device_number_hwtcl=0,diffclock_nfts_count_advanced_default_hwtcl=255,diffclock_nfts_count_hwtcl=255,disable_link_x2_support_advanced_default_hwtcl=false,disable_link_x2_support_hwtcl=false,disable_snoop_packet_hwtcl=false,dll_active_report_support_hwtcl=0,ecrc_check_capable_hwtcl=0,ecrc_gen_capable_hwtcl=0,ei_delay_powerdown_count_advanced_default_hwtcl=10,ei_delay_powerdown_count_hwtcl=10,eie_before_nfts_count_advanced_default_hwtcl=4,eie_before_nfts_count_hwtcl=4,enable_adapter_half_rate_mode_hwtcl=false,enable_completion_timeout_disable_hwtcl=1,enable_function_msix_support_hwtcl=0,enable_l0s_aspm_hwtcl=true,enable_l1_aspm_advanced_default_hwtcl=false,enable_l1_aspm_hwtcl=false,enable_rx_buffer_checking_advanced_default_hwtcl=false,enable_rx_buffer_checking_hwtcl=false,enable_slot_register_hwtcl=0,endpoint_l0_latency_hwtcl=0,endpoint_l1_latency_hwtcl=0,expansion_base_address_register_hwtcl=0,extend_tag_field_hwtcl=32,extended_format_field_hwtcl=true,extended_tag_reset_hwtcl=false,fc_init_timer_advanced_default_hwtcl=1024,fc_init_timer_hwtcl=1024,fixed_address_mode=0,flow_control_timeout_count_advanced_default_hwtcl=200,flow_control_timeout_count_hwtcl=200,flow_control_update_count_advanced_default_hwtcl=30,flow_control_update_count_hwtcl=30,flr_capability_hwtcl=0,force_hrc=0,force_src=0,g3_bypass_equlz_hwtcl=0,gen123_lane_rate_mode_hwtcl=Gen2 (5.0 Gbps),gen2_diffclock_nfts_count_advanced_default_hwtcl=255,gen2_diffclock_nfts_count_hwtcl=255,gen2_sameclock_nfts_count_advanced_default_hwtcl=255,gen2_sameclock_nfts_count_hwtcl=255,gen3_rxfreqlock_counter_hwtcl=0,gen3_skip_ph2_ph3_hwtcl=0,hip_hard_reset_hwtcl=1,hip_reconfig_hwtcl=0,hot_plug_support_advanced_default_hwtcl=0,hot_plug_support_hwtcl=0,in_cvp_mode_hwtcl=0,indicator_advanced_default_hwtcl=0,indicator_hwtcl=0,interrupt_pin_hwtcl=inta,io_window_addr_width_hwtcl=0,l01_entry_latency_advanced_default_hwtcl=31,l01_entry_latency_hwtcl=31,l0_exit_latency_diffclock_advanced_default_hwtcl=6,l0_exit_latency_diffclock_hwtcl=6,l0_exit_latency_sameclock_advanced_default_hwtcl=6,l0_exit_latency_sameclock_hwtcl=6,l1_exit_latency_diffclock_advanced_default_hwtcl=0,l1_exit_latency_diffclock_hwtcl=0,l1_exit_latency_sameclock_advanced_default_hwtcl=0,l1_exit_latency_sameclock_hwtcl=0,l2_async_logic_advanced_default_hwtcl=disable,l2_async_logic_hwtcl=disable,lane_mask_hwtcl=x1,low_priority_vc_advanced_default_hwtcl=single_vc,low_priority_vc_hwtcl=single_vc,ltr_mechanism_hwtcl=false,ltssm_1ms_timeout_hwtcl=disable,ltssm_freqlocked_check_hwtcl=disable,max_payload_size_hwtcl=128,maximum_current_hwtcl=0,millisecond_cycle_count_hwtcl=124250,msi_64bit_addressing_capable_hwtcl=true,msi_masking_capable_hwtcl=false,msi_multi_message_capable_hwtcl=4,msi_support_hwtcl=true,msix_pba_bir_hwtcl=0,msix_pba_offset_hwtcl=0,msix_table_bir_hwtcl=0,msix_table_offset_hwtcl=0,msix_table_size_hwtcl=0,no_command_completed_advanced_default_hwtcl=false,no_command_completed_hwtcl=false,no_soft_reset_advanced_default_hwtcl=false,no_soft_reset_hwtcl=false,override_rxbuffer_cred_preset=0,override_tbpartner_driver_setting_hwtcl=0,pcie_qsys=1,pcie_spec_version_hwtcl=2.1,pclk_out_sel_advanced_default_hwtcl=pclk,pclk_out_sel_hwtcl=pclk,pipex1_debug_sel_advanced_default_hwtcl=disable,pipex1_debug_sel_hwtcl=disable,pld_clk_MHz=1250,pldclk_hip_phase_shift_hwtcl=0 ps,pll_refclk_freq_hwtcl=100 MHz,port_link_number_hwtcl=1,port_type_hwtcl=Native endpoint,port_width_be_hwtcl=8,port_width_data_hwtcl=64,prefetchable_mem_window_addr_width_hwtcl=0,reconfig_from_xcvr_width=92,reconfig_to_xcvr_width=140,register_pipe_signals_advanced_default_hwtcl=true,register_pipe_signals_hwtcl=true,reserved_debug_advanced_default_hwtcl=0,reserved_debug_hwtcl=0,retry_buffer_last_active_address_advanced_default_hwtcl=255,retry_buffer_last_active_address_hwtcl=255,revision_id_hwtcl=1,rpre_emph_a_val_hwtcl=11,rpre_emph_b_val_hwtcl=0,rpre_emph_c_val_hwtcl=22,rpre_emph_d_val_hwtcl=12,rpre_emph_e_val_hwtcl=21,rvod_sel_a_val_hwtcl=50,rvod_sel_b_val_hwtcl=34,rvod_sel_c_val_hwtcl=50,rvod_sel_d_val_hwtcl=50,rvod_sel_e_val_hwtcl=9,rx_cdc_almost_full_advanced_default_hwtcl=12,rx_cdc_almost_full_hwtcl=12,rx_ei_l0s_hwtcl=0,rx_l0s_count_idl_advanced_default_hwtcl=0,rx_l0s_count_idl_hwtcl=0,rxbuffer_rxreq_hwtcl=Low,sameclock_nfts_count_advanced_default_hwtcl=255,sameclock_nfts_count_hwtcl=255,serial_sim_hwtcl=0,set_pld_clk_x1_625MHz_hwtcl=0,single_rx_detect_hwtcl=1,skp_os_gen3_count_hwtcl=0,skp_os_schedule_count_advanced_default_hwtcl=0,skp_os_schedule_count_hwtcl=0,slot_number_hwtcl=0,slot_power_limit_hwtcl=0,slot_power_scale_hwtcl=0,slotclkcfg_hwtcl=1,ssid_hwtcl=0,ssvid_hwtcl=0,subsystem_device_id_hwtcl=0,subsystem_vendor_id_hwtcl=0,surprise_down_error_support_hwtcl=0,tph_completer_hwtcl=false,tx_cdc_almost_empty_advanced_default_hwtcl=5,tx_cdc_almost_empty_hwtcl=5,tx_cdc_almost_full_advanced_default_hwtcl=11,tx_cdc_almost_full_hwtcl=11,use_aer_hwtcl=0,use_ast_parity=0,use_crc_forwarding_hwtcl=0,use_rx_st_be_hwtcl=0,use_tl_cfg_sync_advanced_default_hwtcl=1,use_tl_cfg_sync_hwtcl=1,user_id_hwtcl=0,vc0_clk_enable_advanced_default_hwtcl=true,vc0_clk_enable_hwtcl=true,vc0_rx_flow_ctrl_compl_data_hwtcl=0,vc0_rx_flow_ctrl_compl_header_hwtcl=0,vc0_rx_flow_ctrl_nonposted_data_hwtcl=0,vc0_rx_flow_ctrl_nonposted_header_hwtcl=16,vc0_rx_flow_ctrl_posted_data_hwtcl=16,vc0_rx_flow_ctrl_posted_header_hwtcl=16,vendor_id_hwtcl=4466,vsec_id_hwtcl=4466,vsec_rev_hwtcl=0,wrong_device_id_hwtcl=disable"
   instancePathKey="pcie_avmm:.:pcie_cv_hip_avmm_0"
   kind="altera_pcie_cv_hip_avmm"
   version="18.1"
   name="altpcie_cv_hip_avmm_hwtcl">
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="vc0_rx_flow_ctrl_posted_data_hwtcl" value="16" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="cas_completer_128bit_hwtcl" value="false" />
  <parameter name="tx_cdc_almost_empty_hwtcl" value="5" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="skp_os_schedule_count_advanced_default_hwtcl" value="0" />
  <parameter name="bar5_type_hwtcl" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="subsystem_device_id_hwtcl" value="0" />
  <parameter name="subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="use_tl_cfg_sync_hwtcl" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="d2_pme_advanced_default_hwtcl" value="false" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter name="d1_pme_hwtcl" value="false" />
  <parameter name="in_cvp_mode_hwtcl" value="0" />
  <parameter name="low_priority_vc_hwtcl" value="single_vc" />
  <parameter name="maximum_current_hwtcl" value="0" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header_hwtcl" value="16" />
  <parameter
     name="retry_buffer_last_active_address_advanced_default_hwtcl"
     value="255" />
  <parameter name="d3_hot_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d1_support_advanced_default_hwtcl" value="false" />
  <parameter name="deemphasis_enable_hwtcl" value="false" />
  <parameter name="l2_async_logic_hwtcl" value="disable" />
  <parameter name="bar1_prefetchable_hwtcl" value="Disabled" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="avmm_burst_width_hwtcl" value="7" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="0" />
  <parameter name="override_tbpartner_driver_setting_hwtcl" value="0" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="gen2_sameclock_nfts_count_hwtcl" value="255" />
  <parameter name="enable_slot_register_hwtcl" value="0" />
  <parameter name="interrupt_pin_hwtcl" value="inta" />
  <parameter name="rx_cdc_almost_full_hwtcl" value="12" />
  <parameter name="cvp_data_compressed_hwtcl" value="false" />
  <parameter name="port_type_hwtcl" value="Native endpoint" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="2" />
  <parameter name="atomic_op_routing_hwtcl" value="false" />
  <parameter name="enable_l1_aspm_hwtcl" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="bar4_prefetchable_hwtcl" value="Disabled" />
  <parameter name="reserved_debug_hwtcl" value="0" />
  <parameter name="enable_l0s_aspm_hwtcl" value="true" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="17" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="16" />
  <parameter name="port_width_data_hwtcl" value="64" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="g3_bypass_equlz_hwtcl" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="20" />
  <parameter name="d2_support_advanced_default_hwtcl" value="false" />
  <parameter name="rx_ei_l0s_hwtcl" value="0" />
  <parameter name="force_hrc" value="0" />
  <parameter name="avmm_width_hwtcl" value="64" />
  <parameter name="ei_delay_powerdown_count_advanced_default_hwtcl" value="10" />
  <parameter name="user_id_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="l1_exit_latency_sameclock_advanced_default_hwtcl" value="0" />
  <parameter name="port_width_be_hwtcl" value="8" />
  <parameter name="rx_l0s_count_idl_hwtcl" value="0" />
  <parameter name="d3_cold_pme_hwtcl" value="false" />
  <parameter name="override_rxbuffer_cred_preset" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter name="bar4_io_space_hwtcl" value="Disabled" />
  <parameter name="flow_control_update_count_hwtcl" value="30" />
  <parameter name="low_priority_vc_advanced_default_hwtcl" value="single_vc" />
  <parameter name="deskew_comma_hwtcl" value="skp_eieos_deskw" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="msi_64bit_addressing_capable_hwtcl" value="true" />
  <parameter name="pcie_spec_version_hwtcl" value="2.1" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="millisecond_cycle_count_hwtcl" value="124250" />
  <parameter name="d0_pme_hwtcl" value="false" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="tx_cdc_almost_full_hwtcl" value="11" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="bar5_io_space_hwtcl" value="Disabled" />
  <parameter name="extended_tag_reset_hwtcl" value="false" />
  <parameter name="reconfig_from_xcvr_width" value="92" />
  <parameter name="ltssm_1ms_timeout_hwtcl" value="disable" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="cvp_data_encrypted_hwtcl" value="false" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="AVALON_ADDR_WIDTH" value="32" />
  <parameter name="gen3_skip_ph2_ph3_hwtcl" value="0" />
  <parameter name="vendor_id_hwtcl" value="4466" />
  <parameter name="ecrc_gen_capable_hwtcl" value="0" />
  <parameter name="reserved_debug_advanced_default_hwtcl" value="0" />
  <parameter name="pldclk_hip_phase_shift_hwtcl" value="0 ps" />
  <parameter name="bar2_io_space_hwtcl" value="Disabled" />
  <parameter name="l0_exit_latency_sameclock_hwtcl" value="6" />
  <parameter name="set_pld_clk_x1_625MHz_hwtcl" value="0" />
  <parameter name="l1_exit_latency_sameclock_hwtcl" value="0" />
  <parameter name="tx_cdc_almost_full_advanced_default_hwtcl" value="11" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="TX_S_ADDR_WIDTH" value="32" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter
     name="PCIeAddress63_32"
     value="0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000" />
  <parameter name="tph_completer_hwtcl" value="false" />
  <parameter name="serial_sim_hwtcl" value="0" />
  <parameter name="l0_exit_latency_diffclock_hwtcl" value="6" />
  <parameter name="device_id_hwtcl" value="57345" />
  <parameter name="l01_entry_latency_hwtcl" value="31" />
  <parameter name="class_code_hwtcl" value="16711680" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="altpcie_avmm_hwtcl" value="1" />
  <parameter name="ltr_mechanism_hwtcl" value="false" />
  <parameter name="CG_ENABLE_HIP_STATUS_EXTENSION" value="0" />
  <parameter name="bar0_type_hwtcl" value="2" />
  <parameter name="max_payload_size_hwtcl" value="128" />
  <parameter name="bar2_size_mask_hwtcl" value="20" />
  <parameter name="enable_rx_buffer_checking_hwtcl" value="false" />
  <parameter name="d3_hot_pme_hwtcl" value="false" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="surprise_down_error_support_hwtcl" value="0" />
  <parameter name="msi_masking_capable_hwtcl" value="false" />
  <parameter name="rvod_sel_e_val_hwtcl" value="9" />
  <parameter name="bar1_io_space_hwtcl" value="Disabled" />
  <parameter name="hip_reconfig_hwtcl" value="0" />
  <parameter name="bar5_size_mask_hwtcl" value="0" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="expansion_base_address_register_hwtcl" value="0" />
  <parameter name="register_pipe_signals_advanced_default_hwtcl" value="true" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="core_clk_sel_hwtcl" value="pld_clk" />
  <parameter name="l2_async_logic_advanced_default_hwtcl" value="disable" />
  <parameter name="l1_exit_latency_diffclock_hwtcl" value="0" />
  <parameter name="cvp_rate_sel_hwtcl" value="full_rate" />
  <parameter name="pipex1_debug_sel_advanced_default_hwtcl" value="disable" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="msix_table_offset_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="no_soft_reset_advanced_default_hwtcl" value="false" />
  <parameter name="enable_l1_aspm_advanced_default_hwtcl" value="false" />
  <parameter name="diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="use_tl_cfg_sync_advanced_default_hwtcl" value="1" />
  <parameter name="skp_os_gen3_count_hwtcl" value="0" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="lane_mask_hwtcl" value="x1" />
  <parameter name="atomic_op_completer_64bit_hwtcl" value="false" />
  <parameter name="fc_init_timer_advanced_default_hwtcl" value="1024" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="msi_multi_message_capable_hwtcl" value="4" />
  <parameter name="vsec_rev_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="rpre_emph_e_val_hwtcl" value="21" />
  <parameter name="prefetchable_mem_window_addr_width_hwtcl" value="0" />
  <parameter name="msi_support_hwtcl" value="true" />
  <parameter name="l01_entry_latency_advanced_default_hwtcl" value="31" />
  <parameter name="bar4_type_hwtcl" value="0" />
  <parameter name="bypass_cdc_hwtcl" value="false" />
  <parameter name="ssvid_hwtcl" value="0" />
  <parameter name="no_command_completed_advanced_default_hwtcl" value="false" />
  <parameter name="flow_control_update_count_advanced_default_hwtcl" value="30" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="msix_pba_offset_hwtcl" value="0" />
  <parameter name="bar5_prefetchable_hwtcl" value="Disabled" />
  <parameter name="CB_RXM_DATA_WIDTH" value="64" />
  <parameter name="rpre_emph_d_val_hwtcl" value="12" />
  <parameter name="single_rx_detect_hwtcl" value="1" />
  <parameter name="bar4_64bit_mem_space_hwtcl" value="Disabled" />
  <parameter name="sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="extended_format_field_hwtcl" value="true" />
  <parameter name="bar2_type_hwtcl" value="2" />
  <parameter name="rvod_sel_d_val_hwtcl" value="50" />
  <parameter name="register_pipe_signals_hwtcl" value="true" />
  <parameter name="extend_tag_field_hwtcl" value="32" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter name="aspm_config_management_hwtcl" value="false" />
  <parameter name="gen2_sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="cdc_dummy_insert_limit_hwtcl" value="11" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter name="device_number_advanced_default_hwtcl" value="0" />
  <parameter name="bar2_64bit_mem_space_hwtcl" value="Disabled" />
  <parameter name="msix_table_bir_hwtcl" value="0" />
  <parameter name="advanced_default_parameter_override" value="0" />
  <parameter name="cpl_spc_header_hwtcl" value="67" />
  <parameter name="rpre_emph_c_val_hwtcl" value="22" />
  <parameter name="pclk_out_sel_advanced_default_hwtcl" value="pclk" />
  <parameter name="bar2_prefetchable_hwtcl" value="Disabled" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="atomic_op_completer_32bit_hwtcl" value="false" />
  <parameter name="retry_buffer_last_active_address_hwtcl" value="255" />
  <parameter name="rvod_sel_c_val_hwtcl" value="50" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="bar4_size_mask_hwtcl" value="0" />
  <parameter name="bar1_size_mask_hwtcl" value="17" />
  <parameter name="cdc_dummy_insert_limit_advanced_default_hwtcl" value="11" />
  <parameter name="vc0_clk_enable_hwtcl" value="true" />
  <parameter name="bar0_io_space_hwtcl" value="Disabled" />
  <parameter name="vc0_clk_enable_advanced_default_hwtcl" value="true" />
  <parameter name="no_soft_reset_hwtcl" value="false" />
  <parameter name="CG_ENABLE_HIP_STATUS" value="1" />
  <parameter name="coreclkout_hip_phaseshift_hwtcl" value="0 ps" />
  <parameter name="use_rx_st_be_hwtcl" value="0" />
  <parameter name="slot_power_limit_hwtcl" value="0" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="enable_completion_timeout_disable_hwtcl" value="1" />
  <parameter name="bar0_64bit_mem_space_hwtcl" value="Disabled" />
  <parameter name="dll_active_report_support_hwtcl" value="0" />
  <parameter name="deemphasis_enable_advanced_default_hwtcl" value="false" />
  <parameter name="slot_number_hwtcl" value="0" />
  <parameter name="gen2_diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="hip_hard_reset_hwtcl" value="1" />
  <parameter name="revision_id_hwtcl" value="1" />
  <parameter name="wrong_device_id_hwtcl" value="disable" />
  <parameter name="cpl_spc_data_hwtcl" value="269" />
  <parameter name="d1_support_hwtcl" value="false" />
  <parameter name="io_window_addr_width_hwtcl" value="0" />
  <parameter name="d3_cold_pme_advanced_default_hwtcl" value="false" />
  <parameter name="reconfig_to_xcvr_width" value="140" />
  <parameter name="use_ast_parity" value="0" />
  <parameter name="rx_cdc_almost_full_advanced_default_hwtcl" value="12" />
  <parameter name="atomic_malformed_hwtcl" value="true" />
  <parameter name="ltssm_freqlocked_check_hwtcl" value="disable" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="completion_timeout_hwtcl" value="ABCD" />
  <parameter name="hot_plug_support_advanced_default_hwtcl" value="0" />
  <parameter name="enable_function_msix_support_hwtcl" value="0" />
  <parameter name="gen2_diffclock_nfts_count_hwtcl" value="255" />
  <parameter name="rvod_sel_a_val_hwtcl" value="50" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="credit_buffer_allocation_aux_hwtcl" value="absolute" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen2 (5.0 Gbps)" />
  <parameter name="pclk_out_sel_hwtcl" value="pclk" />
  <parameter name="enable_adapter_half_rate_mode_hwtcl" value="false" />
  <parameter name="vsec_id_hwtcl" value="4466" />
  <parameter name="disable_snoop_packet_hwtcl" value="false" />
  <parameter name="d2_support_hwtcl" value="false" />
  <parameter name="disable_link_x2_support_hwtcl" value="false" />
  <parameter name="fc_init_timer_hwtcl" value="1024" />
  <parameter name="d1_pme_advanced_default_hwtcl" value="false" />
  <parameter name="use_aer_hwtcl" value="0" />
  <parameter name="msix_pba_bir_hwtcl" value="0" />
  <parameter name="force_src" value="0" />
  <parameter name="cvp_clk_reset_hwtcl" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="data_pack_rx_hwtcl" value="disable" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="bar3_prefetchable_hwtcl" value="Disabled" />
  <parameter name="l0_exit_latency_sameclock_advanced_default_hwtcl" value="6" />
  <parameter name="bar0_size_mask_hwtcl" value="16" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_data_hwtcl" value="0" />
  <parameter name="gen3_rxfreqlock_counter_hwtcl" value="0" />
  <parameter name="tx_cdc_almost_empty_advanced_default_hwtcl" value="5" />
  <parameter name="bar3_size_mask_hwtcl" value="0" />
  <parameter name="slot_power_scale_hwtcl" value="0" />
  <parameter name="rpre_emph_a_val_hwtcl" value="11" />
  <parameter name="ast_width_hwtcl" value="Avalon-ST 64-bit" />
  <parameter name="flr_capability_hwtcl" value="0" />
  <parameter name="sameclock_nfts_count_hwtcl" value="255" />
  <parameter name="skp_os_schedule_count_hwtcl" value="0" />
  <parameter name="bypass_clk_switch_hwtcl" value="disable" />
  <parameter name="msix_table_size_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_hwtcl" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="no_command_completed_hwtcl" value="false" />
  <parameter name="bar0_prefetchable_hwtcl" value="Disabled" />
  <parameter name="slotclkcfg_hwtcl" value="1" />
  <parameter name="BYPASSS_A2P_TRANSLATION" value="0" />
  <parameter name="rxbuffer_rxreq_hwtcl" value="Low" />
  <parameter name="l1_exit_latency_diffclock_advanced_default_hwtcl" value="0" />
  <parameter name="device_number_hwtcl" value="0" />
  <parameter name="indicator_advanced_default_hwtcl" value="0" />
  <parameter name="a2p_pass_thru_bits" value="12" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="ssid_hwtcl" value="0" />
  <parameter name="hot_plug_support_hwtcl" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="bridge_port_ssid_support_hwtcl" value="false" />
  <parameter name="d2_pme_hwtcl" value="false" />
  <parameter name="cvp_mode_reset_hwtcl" value="false" />
  <parameter name="flow_control_timeout_count_advanced_default_hwtcl" value="200" />
  <parameter
     name="PCIeAddress31_0"
     value="0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000\,0x00000000" />
  <parameter name="enable_rx_buffer_checking_advanced_default_hwtcl" value="false" />
  <parameter name="ei_delay_powerdown_count_hwtcl" value="10" />
  <parameter name="bar1_type_hwtcl" value="2" />
  <parameter name="port_link_number_hwtcl" value="1" />
  <parameter name="eie_before_nfts_count_hwtcl" value="4" />
  <parameter name="endpoint_l1_latency_hwtcl" value="0" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="13" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter name="rx_l0s_count_idl_advanced_default_hwtcl" value="0" />
  <parameter
     name="AddressPage"
     value="0\,1\,2\,3\,4\,5\,6\,7\,8\,9\,10\,11\,12\,13\,14\,15" />
  <parameter name="vc0_rx_flow_ctrl_compl_header_hwtcl" value="0" />
  <parameter name="pll_refclk_freq_hwtcl" value="100 MHz" />
  <parameter name="disable_link_x2_support_advanced_default_hwtcl" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter name="CG_ENABLE_ADVANCED_INTERRUPT" value="0" />
  <parameter name="vc0_rx_flow_ctrl_posted_header_hwtcl" value="16" />
  <parameter name="rvod_sel_b_val_hwtcl" value="34" />
  <parameter name="bar3_type_hwtcl" value="0" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data_hwtcl" value="0" />
  <parameter name="pipex1_debug_sel_hwtcl" value="disable" />
  <parameter name="eie_before_nfts_count_advanced_default_hwtcl" value="4" />
  <parameter name="indicator_hwtcl" value="0" />
  <parameter name="bar3_io_space_hwtcl" value="Disabled" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="12" />
  <parameter name="pld_clk_MHz" value="1250" />
  <parameter name="bridge_port_vga_enable_hwtcl" value="false" />
  <parameter name="flow_control_timeout_count_hwtcl" value="200" />
  <parameter name="diffclock_nfts_count_hwtcl" value="255" />
  <parameter name="CB_RP_S_ADDR_WIDTH" value="32" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <parameter name="d0_pme_advanced_default_hwtcl" value="false" />
  <parameter name="l0_exit_latency_diffclock_advanced_default_hwtcl" value="6" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_avmm_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_128bit_atom.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcierd_hip_rs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpcie_rs_hip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_rp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_rp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rxm_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altpciexpav128_underflow_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_lego.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_common.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_pcs8g.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_mgmt2dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_emsip_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_pipe_native_hip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/altera_pcie/altera_pcie_cv_hip_avmm/altera_pcie_cv_hip_avmm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm" as="pcie_cv_hip_avmm_0" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 4 starting:altera_pcie_cv_hip_avmm "submodules/altpcie_cv_hip_avmm_hwtcl"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_emsip_adapter.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0">add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native_hip.sv</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_pcie_cv_hip_avmm</b> "<b>pcie_cv_hip_avmm_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_xcvr_functions.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_xcvr_h.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_basic.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_resync.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/alt_xcvr_csr_selector.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wait_generate.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/plain_files.txt</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=5CSTFD6D5F31I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_READ} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {SYNC_RESET} {0};add_instance {mm_clock_crossing_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_CACHE_H} {139};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_CACHE_L} {136};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {ST_DATA_W} {145};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {ID} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {USE_WRITERESPONSE} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {146};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {16};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {145};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {145};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_0_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_BYTE_CNT_H} {113};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_universal_master_0} {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.av} {avalon};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_cv_hip_avmm_0_Rxm_BAR0_agent.rp} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_0_s0_agent.m0} {mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_0_s0_agent.rf_source} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_0_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_0_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mm_clock_crossing_bridge_0_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mm_clock_crossing_bridge_0_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_0_s0_burst_adapter.source0} {mm_clock_crossing_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_0_s0_burst_adapter.source0/mm_clock_crossing_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/async_fifo.in} {qsys_mm.command};add_connection {async_fifo.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/async_fifo_001.in} {qsys_mm.response};add_connection {async_fifo_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pcie_cv_hip_avmm_0_coreclkout} {clock} {slave};set_interface_property {pcie_cv_hip_avmm_0_coreclkout} {EXPORT_OF} {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_0_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_0_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR0} {avalon} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR0} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_anti_master_0};add_interface {mm_clock_crossing_bridge_0_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_0_s0} {EXPORT_OF} {mm_clock_crossing_bridge_0_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_0.s0} {0};set_module_assignment {interconnect_id.pcie_cv_hip_avmm_0.Rxm_BAR0} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=139,PKT_CACHE_L=136,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=132,PKT_THREAD_ID_L=132,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=145,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=145,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=146,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=66,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=145,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=145,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=120,OUT_BYTE_CNT_H=113,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=1,ST_DATA_W=145)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=145,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=1,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=145,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=1,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=145,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=145,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="pcie_avmm:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="pcie_avmm_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSTFD6D5F31I7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_READ} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator} {SYNC_RESET} {0};add_instance {mm_clock_crossing_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_CACHE_H} {139};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_CACHE_L} {136};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {ST_DATA_W} {145};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {ID} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_agent} {USE_WRITERESPONSE} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {146};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {16};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {145};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {145};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_0_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_BYTE_CNT_H} {113};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {OUT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_0_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_universal_master_0} {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.av} {avalon};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_cv_hip_avmm_0_Rxm_BAR0_agent.rp} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_0_s0_agent.m0} {mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_0_s0_agent.m0/mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_0_s0_agent.rf_source} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_0_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_0_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mm_clock_crossing_bridge_0_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mm_clock_crossing_bridge_0_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_0_s0_burst_adapter.source0} {mm_clock_crossing_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_0_s0_burst_adapter.source0/mm_clock_crossing_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/async_fifo.in} {qsys_mm.command};add_connection {async_fifo.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/async_fifo_001.in} {qsys_mm.response};add_connection {async_fifo_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_0_s0_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR0_agent.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pcie_cv_hip_avmm_0_coreclkout} {clock} {slave};set_interface_property {pcie_cv_hip_avmm_0_coreclkout} {EXPORT_OF} {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_0_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_0_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_0_s0_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR0_translator_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR0} {avalon} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR0} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR0_translator.avalon_anti_master_0};add_interface {mm_clock_crossing_bridge_0_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_0_s0} {EXPORT_OF} {mm_clock_crossing_bridge_0_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_0.s0} {0};set_module_assignment {interconnect_id.pcie_cv_hip_avmm_0.Rxm_BAR0} {0};" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pcie_avmm" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 3 starting:altera_mm_interconnect "submodules/pcie_avmm_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.007s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 47 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 46 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>mm_clock_crossing_bridge_0_s0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 45 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 44 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>mm_clock_crossing_bridge_0_s0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 43 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>mm_clock_crossing_bridge_0_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 41 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 40 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 39 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>mm_clock_crossing_bridge_0_s0_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 38 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 37 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 36 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 35 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 34 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 32 starting:altera_avalon_st_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 0 starting:error_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=5CSTFD6D5F31I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_READ} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {SYNC_RESET} {0};add_instance {mm_clock_crossing_bridge_1_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {20};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_CACHE_H} {139};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_CACHE_L} {136};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {ST_DATA_W} {145};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {ID} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {USE_WRITERESPONSE} {0};add_instance {mm_clock_crossing_bridge_1_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AVS_BURSTCOUNT_W} {7};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MAX_BYTE_CNT} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {146};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {FIFO_DEPTH} {21};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {FIFO_DEPTH} {256};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {145};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {145};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_1_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {OUT_BYTE_CNT_H} {116};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {OUT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_1_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_universal_master_0} {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.av} {avalon};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR1_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR1_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR1_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_cv_hip_avmm_0_Rxm_BAR1_agent.rp} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_1_s0_agent.m0} {mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_1_s0_agent.rf_source} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_1_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_1_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mm_clock_crossing_bridge_1_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mm_clock_crossing_bridge_1_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_s0_burst_adapter.source0} {mm_clock_crossing_bridge_1_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_s0_burst_adapter.source0/mm_clock_crossing_bridge_1_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/async_fifo.in} {qsys_mm.command};add_connection {async_fifo.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/async_fifo_001.in} {qsys_mm.response};add_connection {async_fifo_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pcie_cv_hip_avmm_0_coreclkout} {clock} {slave};set_interface_property {pcie_cv_hip_avmm_0_coreclkout} {EXPORT_OF} {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_1_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_1_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR1} {avalon} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR1} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_anti_master_0};add_interface {mm_clock_crossing_bridge_1_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_1_s0} {EXPORT_OF} {mm_clock_crossing_bridge_1_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_1.s0} {0};set_module_assignment {interconnect_id.pcie_cv_hip_avmm_0.Rxm_BAR1} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=17,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=20,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=7,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=139,PKT_CACHE_L=136,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=132,PKT_THREAD_ID_L=132,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=145,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=7,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=64,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=145,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=146,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=21,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=66,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=256,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x20000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x20000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=145,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=145,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=120,OUT_BYTE_CNT_H=116,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=1,ST_DATA_W=145)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=145,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=1,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=145,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=1,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=145,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=145,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="pcie_avmm:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="18.1"
   name="pcie_avmm_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CSTFD6D5F31I7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_READ} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator} {SYNC_RESET} {0};add_instance {mm_clock_crossing_bridge_1_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {20};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_CACHE_H} {139};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_CACHE_L} {136};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {ST_DATA_W} {145};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {ID} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_agent} {USE_WRITERESPONSE} {0};add_instance {mm_clock_crossing_bridge_1_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AVS_BURSTCOUNT_W} {7};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MAX_BYTE_CNT} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {146};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {FIFO_DEPTH} {21};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {FIFO_DEPTH} {256};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {145};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {145};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_1_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {OUT_BYTE_CNT_H} {116};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {OUT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_1_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_1_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_universal_master_0} {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.av} {avalon};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR1_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR1_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR1_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_cv_hip_avmm_0_Rxm_BAR1_agent.rp} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_1_s0_agent.m0} {mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_1_s0_agent.m0/mm_clock_crossing_bridge_1_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_1_s0_agent.rf_source} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_1_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_1_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mm_clock_crossing_bridge_1_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mm_clock_crossing_bridge_1_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_1_s0_burst_adapter.source0} {mm_clock_crossing_bridge_1_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_1_s0_burst_adapter.source0/mm_clock_crossing_bridge_1_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/async_fifo.in} {qsys_mm.command};add_connection {async_fifo.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/async_fifo_001.in} {qsys_mm.response};add_connection {async_fifo_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_1_s0_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR1_agent.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pcie_cv_hip_avmm_0_coreclkout} {clock} {slave};set_interface_property {pcie_cv_hip_avmm_0_coreclkout} {EXPORT_OF} {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_1_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_1_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_1_s0_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR1_translator_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR1} {avalon} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR1} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR1_translator.avalon_anti_master_0};add_interface {mm_clock_crossing_bridge_1_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_1_s0} {EXPORT_OF} {mm_clock_crossing_bridge_1_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_1.s0} {0};set_module_assignment {interconnect_id.pcie_cv_hip_avmm_0.Rxm_BAR1} {0};" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pcie_avmm" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 18 starting:altera_mm_interconnect "submodules/pcie_avmm_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.007s/0.008s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 47 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 46 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>mm_clock_crossing_bridge_0_s0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 45 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 44 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>mm_clock_crossing_bridge_0_s0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 43 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>mm_clock_crossing_bridge_0_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 26 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 40 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 39 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>mm_clock_crossing_bridge_0_s0_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 38 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 37 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 36 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 35 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 34 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 32 starting:altera_avalon_st_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 0 starting:error_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=5CSTFD6D5F31I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_READ} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {SYNC_RESET} {0};add_instance {mm_clock_crossing_bridge_2_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {20};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_CACHE_H} {139};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_CACHE_L} {136};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {ST_DATA_W} {145};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {ID} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {USE_WRITERESPONSE} {0};add_instance {mm_clock_crossing_bridge_2_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {AVS_BURSTCOUNT_W} {7};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {MAX_BYTE_CNT} {64};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {146};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {FIFO_DEPTH} {21};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {FIFO_DEPTH} {256};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {145};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {145};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_2_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {OUT_BYTE_CNT_H} {116};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {OUT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_2_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_universal_master_0} {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.av} {avalon};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR2_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR2_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR2_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_cv_hip_avmm_0_Rxm_BAR2_agent.rp} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_2_s0_agent.m0} {mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_2_s0_agent.m0/mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_2_s0_agent.m0/mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_2_s0_agent.m0/mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_2_s0_agent.rf_source} {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_2_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_2_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_2_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_2_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_2_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mm_clock_crossing_bridge_2_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mm_clock_crossing_bridge_2_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_2_s0_burst_adapter.source0} {mm_clock_crossing_bridge_2_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_2_s0_burst_adapter.source0/mm_clock_crossing_bridge_2_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/async_fifo.in} {qsys_mm.command};add_connection {async_fifo.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/async_fifo_001.in} {qsys_mm.response};add_connection {async_fifo_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_2_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_2_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_2_s0_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pcie_cv_hip_avmm_0_coreclkout} {clock} {slave};set_interface_property {pcie_cv_hip_avmm_0_coreclkout} {EXPORT_OF} {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_2_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_2_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR2} {avalon} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR2} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_anti_master_0};add_interface {mm_clock_crossing_bridge_2_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_2_s0} {EXPORT_OF} {mm_clock_crossing_bridge_2_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_2.s0} {0};set_module_assignment {interconnect_id.pcie_cv_hip_avmm_0.Rxm_BAR2} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=20,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=20,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=7,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=139,PKT_CACHE_L=136,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=132,PKT_THREAD_ID_L=132,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=145,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=7,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=64,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=145,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=146,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=21,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=66,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=256,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x100000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x100000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=145,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=145,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=120,OUT_BYTE_CNT_H=116,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=1,ST_DATA_W=145)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=145,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=1,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=145,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=1,ST_DATA_W=145,USE_EXTERNAL_ARB=0)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=145,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=145,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="pcie_avmm:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="18.1"
   name="pcie_avmm_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="5CSTFD6D5F31I7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_READ} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator} {SYNC_RESET} {0};add_instance {mm_clock_crossing_bridge_2_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_DATA_W} {64};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_BURSTCOUNT_W} {7};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {20};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_CACHE_H} {139};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_CACHE_L} {136};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_THREAD_ID_H} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_THREAD_ID_L} {132};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {ST_DATA_W} {145};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {ID} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_agent} {USE_WRITERESPONSE} {0};add_instance {mm_clock_crossing_bridge_2_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_ORI_BURST_SIZE_H} {144};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_ORI_BURST_SIZE_L} {142};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_RESPONSE_STATUS_H} {141};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_RESPONSE_STATUS_L} {140};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_PROTECTION_H} {135};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_PROTECTION_L} {133};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_SRC_ID_H} {130};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_DEST_ID_H} {131};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_DEST_ID_L} {131};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {AVS_BURSTCOUNT_W} {7};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {MAX_BYTE_CNT} {64};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {ID} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent} {ECC_ENABLE} {0};add_instance {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {146};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {FIFO_DEPTH} {21};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {66};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {FIFO_DEPTH} {256};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {145};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {135};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {133};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {131};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {131};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {145};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_clock_crossing_bridge_2_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_ADDR_H} {103};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_ADDR_L} {72};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PKT_TRANS_READ} {107};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {ST_DATA_W} {145};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {OUT_BYTE_CNT_H} {116};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {OUT_BURSTWRAP_H} {120};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {145};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {145};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {async_fifo} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {async_fifo_001} {altera_avalon_dc_fifo};set_instance_parameter_value {async_fifo_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {async_fifo_001} {BITS_PER_SYMBOL} {145};set_instance_parameter_value {async_fifo_001} {FIFO_DEPTH} {8};set_instance_parameter_value {async_fifo_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {async_fifo_001} {ERROR_WIDTH} {0};set_instance_parameter_value {async_fifo_001} {USE_PACKETS} {1};set_instance_parameter_value {async_fifo_001} {USE_IN_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {USE_OUT_FILL_LEVEL} {0};set_instance_parameter_value {async_fifo_001} {WR_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {RD_SYNC_DEPTH} {3};set_instance_parameter_value {async_fifo_001} {ENABLE_EXPLICIT_MAXCHANNEL} {true};set_instance_parameter_value {async_fifo_001} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_clock_crossing_bridge_2_s0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_clock_crossing_bridge_2_s0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_cv_hip_avmm_0_coreclkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_universal_master_0} {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.av} {avalon};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR2_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR2_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_universal_master_0/pcie_cv_hip_avmm_0_Rxm_BAR2_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_cv_hip_avmm_0_Rxm_BAR2_agent.rp} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_2_s0_agent.m0} {mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_clock_crossing_bridge_2_s0_agent.m0/mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_clock_crossing_bridge_2_s0_agent.m0/mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_clock_crossing_bridge_2_s0_agent.m0/mm_clock_crossing_bridge_2_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_clock_crossing_bridge_2_s0_agent.rf_source} {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo.out} {mm_clock_crossing_bridge_2_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_clock_crossing_bridge_2_s0_agent.rdata_fifo_src} {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo.out} {mm_clock_crossing_bridge_2_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_2_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_2_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {mm_clock_crossing_bridge_2_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/mm_clock_crossing_bridge_2_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_clock_crossing_bridge_2_s0_burst_adapter.source0} {mm_clock_crossing_bridge_2_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {mm_clock_crossing_bridge_2_s0_burst_adapter.source0/mm_clock_crossing_bridge_2_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {async_fifo.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/async_fifo.in} {qsys_mm.command};add_connection {async_fifo.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {async_fifo_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/async_fifo_001.in} {qsys_mm.response};add_connection {async_fifo_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {async_fifo_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_2_s0_translator.reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_2_s0_agent.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {mm_clock_crossing_bridge_2_s0_burst_adapter.cr0_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {async_fifo.out_clk_reset} {reset};add_connection {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.out_reset} {async_fifo_001.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {async_fifo.in_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.out_reset} {async_fifo_001.out_clk_reset} {reset};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR2_agent.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo.in_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {async_fifo_001.out_clk} {clock};add_connection {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.out_clk} {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {async_fifo_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {pcie_cv_hip_avmm_0_coreclkout} {clock} {slave};set_interface_property {pcie_cv_hip_avmm_0_coreclkout} {EXPORT_OF} {pcie_cv_hip_avmm_0_coreclkout_clock_bridge.in_clk};add_interface {mm_clock_crossing_bridge_2_s0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_clock_crossing_bridge_2_s0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_clock_crossing_bridge_2_s0_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR2_translator_reset_reset_bridge.in_reset};add_interface {pcie_cv_hip_avmm_0_Rxm_BAR2} {avalon} {slave};set_interface_property {pcie_cv_hip_avmm_0_Rxm_BAR2} {EXPORT_OF} {pcie_cv_hip_avmm_0_Rxm_BAR2_translator.avalon_anti_master_0};add_interface {mm_clock_crossing_bridge_2_s0} {avalon} {master};set_interface_property {mm_clock_crossing_bridge_2_s0} {EXPORT_OF} {mm_clock_crossing_bridge_2_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.mm_clock_crossing_bridge_2.s0} {0};set_module_assignment {interconnect_id.pcie_cv_hip_avmm_0.Rxm_BAR2} {0};" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pcie_avmm" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 33 starting:altera_mm_interconnect "submodules/pcie_avmm_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.007s/0.008s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>20</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pcie_avmm_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pcie_avmm_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 47 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 46 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>mm_clock_crossing_bridge_0_s0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 45 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 44 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>mm_clock_crossing_bridge_0_s0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 43 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>mm_clock_crossing_bridge_0_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 10 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 40 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 39 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>mm_clock_crossing_bridge_0_s0_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 38 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 37 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 36 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 35 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 34 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc</b>]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 32 starting:altera_avalon_st_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 0 starting:error_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="pcie_avmm:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 48 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>pcie_avmm</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:pcie_cv_hip_avmm_0_Rxm_BAR0_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_0"
     as="pcie_cv_hip_avmm_0_Rxm_BAR0_translator" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_1"
     as="pcie_cv_hip_avmm_0_Rxm_BAR1_translator" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_2"
     as="pcie_cv_hip_avmm_0_Rxm_BAR2_translator" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 47 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:mm_clock_crossing_bridge_0_s0_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_0"
     as="mm_clock_crossing_bridge_0_s0_translator" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_1"
     as="mm_clock_crossing_bridge_1_s0_translator" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_2"
     as="mm_clock_crossing_bridge_2_s0_translator" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 46 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>mm_clock_crossing_bridge_0_s0_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;mm_clock_crossing_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=139,PKT_CACHE_L=136,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=132,PKT_THREAD_ID_L=132,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=145,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:pcie_cv_hip_avmm_0_Rxm_BAR0_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_0"
     as="pcie_cv_hip_avmm_0_Rxm_BAR0_agent" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_1"
     as="pcie_cv_hip_avmm_0_Rxm_BAR1_agent" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_2"
     as="pcie_cv_hip_avmm_0_Rxm_BAR2_agent" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 45 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_cv_hip_avmm_0_Rxm_BAR0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_cv_hip_avmm_0_Rxm_BAR0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_ORI_BURST_SIZE_H=144,PKT_ORI_BURST_SIZE_L=142,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_RESPONSE_STATUS_H=141,PKT_RESPONSE_STATUS_L=140,PKT_SRC_ID_H=130,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=145,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:mm_clock_crossing_bridge_0_s0_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_0"
     as="mm_clock_crossing_bridge_0_s0_agent" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_1"
     as="mm_clock_crossing_bridge_1_s0_agent" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_2"
     as="mm_clock_crossing_bridge_2_s0_agent" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 44 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>mm_clock_crossing_bridge_0_s0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=146,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_0"
     as="mm_clock_crossing_bridge_0_s0_agent_rsp_fifo,mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_1"
     as="mm_clock_crossing_bridge_1_s0_agent_rsp_fifo,mm_clock_crossing_bridge_1_s0_agent_rdata_fifo" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_2"
     as="mm_clock_crossing_bridge_2_s0_agent_rsp_fifo,mm_clock_crossing_bridge_2_s0_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 43 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>mm_clock_crossing_bridge_0_s0_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=145,TYPE_OF_TRANSACTION=both"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="pcie_avmm_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x10000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="131" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="131" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="135" />
  <parameter name="END_ADDRESS" value="0x10000" />
  <parameter name="PKT_PROTECTION_L" value="133" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 41 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=145,TYPE_OF_TRANSACTION=both"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="pcie_avmm_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="131" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="131" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="135" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="133" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm_mm_interconnect_0" as="router_001" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_1" as="router_001" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_2" as="router_001" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 40 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=120,OUT_BYTE_CNT_H=113,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,ST_CHANNEL_W=1,ST_DATA_W=145"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:mm_clock_crossing_bridge_0_s0_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="104" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_0"
     as="mm_clock_crossing_bridge_0_s0_burst_adapter" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_1"
     as="mm_clock_crossing_bridge_1_s0_burst_adapter" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_2"
     as="mm_clock_crossing_bridge_2_s0_burst_adapter" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 39 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0_s0_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>mm_clock_crossing_bridge_0_s0_burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=145,VALID_WIDTH=1"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="pcie_avmm_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm_mm_interconnect_0" as="cmd_demux" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_1" as="cmd_demux" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_2" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 38 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=1,ST_DATA_W=145,USE_EXTERNAL_ARB=0"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="pcie_avmm_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm_mm_interconnect_0" as="cmd_mux" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_1" as="cmd_mux" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_2" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 37 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=145,VALID_WIDTH=1"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="pcie_avmm_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm_mm_interconnect_0" as="rsp_demux" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_1" as="rsp_demux" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_2" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 36 starting:altera_merlin_demultiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=1,ST_DATA_W=145,USE_EXTERNAL_ARB=0"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="pcie_avmm_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm_mm_interconnect_0" as="rsp_mux" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_1" as="rsp_mux" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_2" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 35 starting:altera_merlin_multiplexer "submodules/pcie_avmm_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=145,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=true,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:async_fifo"
   kind="altera_avalon_dc_fifo"
   version="18.1"
   name="altera_avalon_dc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="true" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_0"
     as="async_fifo,async_fifo_001" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_1"
     as="async_fifo,async_fifo_001" />
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_2"
     as="async_fifo,async_fifo_001" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 34 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="async_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/altera_avalon_dc_fifo.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSTFD6D5F31I7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=66,inChannelWidth=0,inDataWidth=66,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=66,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="pcie_avmm_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="66" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSTFD6D5F31I7" />
  <parameter name="inDataWidth" value="66" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pcie_avmm_mm_interconnect_0" as="avalon_st_adapter" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_1" as="avalon_st_adapter" />
  <instantiator instantiator="pcie_avmm_mm_interconnect_2" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 32 starting:altera_avalon_st_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pcie_avmm">queue size: 0 starting:error_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x20000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x20000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=145,TYPE_OF_TRANSACTION=both"
   instancePathKey="pcie_avmm:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="pcie_avmm_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x20000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="131" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="131" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="135" />
  <parameter name="END_ADDRESS" value="0x20000" />
  <parameter name="PKT_PROTECTION_L" value="133" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 26 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x100000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=131,PKT_DEST_ID_L=131,PKT_PROTECTION_H=135,PKT_PROTECTION_L=133,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x100000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=145,TYPE_OF_TRANSACTION=both"
   instancePathKey="pcie_avmm:.:mm_interconnect_2:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="pcie_avmm_mm_interconnect_2_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x100000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="131" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="131" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(144:142) response_status(141:140) cache(139:136) protection(135:133) thread_id(132) dest_id(131) src_id(130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="145" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="135" />
  <parameter name="END_ADDRESS" value="0x100000" />
  <parameter name="PKT_PROTECTION_L" value="133" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_avmm_mm_interconnect_2" as="router" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 10 starting:altera_merlin_router "submodules/pcie_avmm_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="pcie_avmm:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/opt/pro/llrf/sw/hp/soc/fpga/src/gen/pcie_avmm/synthesis/submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/cad/intel/quartus18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pcie_avmm_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="pcie_avmm">queue size: 0 starting:error_adapter "submodules/pcie_avmm_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
