Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Jan 20 14:40:18 2018
| Host         : ENG30319 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ublaze_wrapper_control_sets_placed.rpt
| Design       : ublaze_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    76 |
| Minimum Number of register sites lost to control set restrictions |   220 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           69 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             261 |          114 |
| Yes          | No                    | No                     |             232 |           61 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             768 |          245 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                                                         Enable Signal                                                                        |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ublaze_i/mdm_1/U0/UPDATE         | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                            | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0 |                1 |              1 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I_i_1_n_0                                      |                1 |              1 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I_i_1_n_0                                      |                1 |              1 |
| ~ublaze_i/mdm_1/U0/UPDATE         |                                                                                                                                                              | ublaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n                                                                     |                1 |              1 |
|  ublaze_i/mdm_1/U0/UPDATE         | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                            | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0 |                1 |              1 |
|  ublaze_i/mdm_1/U0/UPDATE         | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                            | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0  |                1 |              1 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                 |                1 |              1 |
|  ublaze_i/mdm_1/U0/UPDATE         | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                            | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0 |                1 |              1 |
| ~ublaze_i/mdm_1/U0/DRCK           | ublaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                              | ublaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                               |                1 |              1 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                       | ublaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                1 |              2 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/pair0_Select                                                                                               | ublaze_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                1 |              2 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE052_out                                                                                                  | ublaze_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                1 |              2 |
|  ublaze_i/mdm_1/U0/UPDATE         | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                            | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                           |                                                                                                                              |                1 |              2 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                              | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |                1 |              3 |
|  ublaze_i/mdm_1/U0/UPDATE         |                                                                                                                                                              |                                                                                                                              |                2 |              3 |
|  ublaze_i/mdm_1/U0/DRCK           | ublaze_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                   | ublaze_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
| ~ublaze_i/mdm_1/U0/UPDATE         |                                                                                                                                                              | ublaze_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  ublaze_i/mdm_1/U0/UPDATE         | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                            |                                                                                                                              |                1 |              4 |
|  ublaze_i/mdm_1/U0/UPDATE         | ublaze_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                        | ublaze_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | ublaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0        |                1 |              4 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                2 |              4 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                           |                2 |              4 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/rst_clk_wiz_1_100M/U0/EXT_LPF/Lpf_reset                                                                             |                2 |              5 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                               | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                2 |              5 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset                                                       |                1 |              6 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                2 |              6 |
|  ublaze_i/mdm_1/U0/DRCK           | ublaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                             |                                                                                                                              |                2 |              6 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_1_out                                                               |                2 |              6 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                | ublaze_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                              |                3 |              6 |
|  ublaze_i/mdm_1/U0/DRCK           | ublaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                   |                                                                                                                              |                2 |              6 |
|  ublaze_i/mdm_1/U0/DRCK           | ublaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                            |                                                                                                                              |                1 |              6 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_FIFO_Reset                                                       |                1 |              6 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1_n_0               |                4 |              7 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |                5 |              8 |
| ~ublaze_i/mdm_1/U0/UPDATE         | ublaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I_i_1_n_0                                                                                                         |                                                                                                                              |                2 |              8 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I_i_2_n_0                                                                                  |                                                                                                                              |                1 |              8 |
|  ublaze_i/mdm_1/U0/DRCK           | ublaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                    |                                                                                                                              |                2 |              8 |
|  ublaze_i/mdm_1/U0/UPDATE         | ublaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                            |                                                                                                                              |                1 |              8 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                  | ublaze_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                4 |              8 |
|  ublaze_i/mdm_1/U0/DRCK           | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I_i_1_n_0 |                                                                                                                              |                7 |              8 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                                                             |                                                                                                                              |                1 |              8 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[4]                                                                                 | ublaze_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                2 |              8 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[0]                                                                                 | ublaze_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                2 |              9 |
|  ublaze_i/mdm_1/U0/DRCK           | ublaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                    |                                                                                                                              |                3 |             10 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                           | ublaze_i/axi_uartlite_0/U0/bus2ip_reset                                                                                      |                4 |             10 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                    |                4 |             11 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/OF_Write_Imm_Reg                                                                        | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                6 |             16 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                             | ublaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                    |                4 |             19 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                           | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                7 |             19 |
|  ublaze_i/mdm_1/U0/DRCK           |                                                                                                                                                              | ublaze_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                  |                5 |             23 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/axi_uartlite_0/U0/bus2ip_reset                                                                                      |               11 |             28 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IF_PC_Write                                                                             | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               10 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                           | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result[0]_i_1_n_0           |                6 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                           |                                                                                                                              |                6 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I_i_1_n_0                                                                     | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                6 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                    | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               10 |             32 |
|  ublaze_i/mdm_1/U0/DRCK           | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_reg_n_0                                 |                                                                                                                              |               11 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[5]                                                                                 | ublaze_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                5 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                      |               13 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[1]                                                                                 | ublaze_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                5 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/S_AXI_RVALID[0]                                                                          | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                9 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_1_n_0                                                                  | ublaze_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                5 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_1_n_0                                                 | ublaze_i/axi_timer_0/U0/bus2ip_reset                                                                                         |                5 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                             | ublaze_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                   |               32 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                            | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R                                  |               10 |             32 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_1_n_0                                                      |                                                                                                                              |               10 |             33 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/S_READY                                                                      |                                                                                                                              |                8 |             33 |
|  ublaze_i/mdm_1/U0/DRCK           | ublaze_i/mdm_1/U0/JTAG_CAPTURE                                                                                                                               |                                                                                                                              |               12 |             46 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                            | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               28 |             75 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IReady                                                                                  |                                                                                                                              |               10 |             75 |
|  ublaze_i/mdm_1/U0/DRCK           |                                                                                                                                                              |                                                                                                                              |               25 |             86 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              |                                                                                                                              |               48 |            105 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                               |                                                                                                                              |               16 |            128 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 |                                                                                                                                                              | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               67 |            143 |
|  ublaze_i/clk_wiz_1/inst/clk_out1 | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                            | ublaze_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               70 |            220 |
+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


