INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-1/part-3/part-3.srcs/sources_1/new/Part_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-1/part-3/part-3.srcs/sim_1/new/Part_3_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part_3_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-1/part-3/part-3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
