# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name arr_1_load_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_1_load_9 \
    op interface \
    ports { arr_1_load_9 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name arr_load_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_load_9 \
    op interface \
    ports { arr_load_9 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name arr_1_load_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_1_load_8 \
    op interface \
    ports { arr_1_load_8 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name arr_load_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_load_8 \
    op interface \
    ports { arr_load_8 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name arr_load_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_load_7 \
    op interface \
    ports { arr_load_7 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name add_ln60_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_add_ln60_3 \
    op interface \
    ports { add_ln60_3 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name mul211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul211 \
    op interface \
    ports { mul211 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name mul202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul202 \
    op interface \
    ports { mul202 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name mul237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul237 \
    op interface \
    ports { mul237 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name mul221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul221 \
    op interface \
    ports { mul221 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name mul229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul229 \
    op interface \
    ports { mul229 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name mul2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul2 \
    op interface \
    ports { mul2 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name mul246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul246 \
    op interface \
    ports { mul246 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name mul254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul254 \
    op interface \
    ports { mul254 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name mul262 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul262 \
    op interface \
    ports { mul262 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name mul299 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul299 \
    op interface \
    ports { mul299 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name mul3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul3 \
    op interface \
    ports { mul3 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name mul290 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul290 \
    op interface \
    ports { mul290 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name mul4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul4 \
    op interface \
    ports { mul4 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name mul318 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul318 \
    op interface \
    ports { mul318 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name mul325 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul325 \
    op interface \
    ports { mul325 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name mul5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul5 \
    op interface \
    ports { mul5 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name mul360 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul360 \
    op interface \
    ports { mul360 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name mul369 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul369 \
    op interface \
    ports { mul369 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name mul344 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul344 \
    op interface \
    ports { mul344 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name mul353 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul353 \
    op interface \
    ports { mul353 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name add239_222_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add239_222_out \
    op interface \
    ports { add239_222_out { O 64 vector } add239_222_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name add274_218_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add274_218_out \
    op interface \
    ports { add274_218_out { O 64 vector } add274_218_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name add301_214_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add301_214_out \
    op interface \
    ports { add301_214_out { O 64 vector } add301_214_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name add337_210_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add337_210_out \
    op interface \
    ports { add337_210_out { O 64 vector } add337_210_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name add371_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add371_26_out \
    op interface \
    ports { add371_26_out { O 64 vector } add371_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name add204_214_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_add204_214_out \
    op interface \
    ports { add204_214_out { O 64 vector } add204_214_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName fiat_25519_carry_square_flow_control_loop_pipe_sequential_init_U
set CompName fiat_25519_carry_square_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix fiat_25519_carry_square_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


