abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 3429600540
maxLevel = 4
n850 is replaced by n950 with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_1_0_2730_69.4.blif
time = 35266653 us
--------------- round 2 ---------------
seed = 1503754114
maxLevel = 4
n770 is replaced by zero with estimated error 2e-05
error = 2e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_2_2e-05_2710_69.4.blif
time = 63678768 us
--------------- round 3 ---------------
seed = 2663990922
maxLevel = 4
n695 is replaced by zero with estimated error 3e-05
error = 3e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_3_3e-05_2703_69.4.blif
time = 90287374 us
--------------- round 4 ---------------
seed = 934449998
maxLevel = 4
n852 is replaced by n691 with estimated error 4e-05
error = 4e-05
area = 2701
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_4_4e-05_2701_69.4.blif
time = 115849427 us
--------------- round 5 ---------------
seed = 89961869
maxLevel = 4
n688 is replaced by n554 with estimated error 5e-05
error = 5e-05
area = 2699
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_5_5e-05_2699_69.4.blif
time = 140157976 us
--------------- round 6 ---------------
seed = 3037634558
maxLevel = 4
n1169 is replaced by one with estimated error 0.0001
error = 0.0001
area = 2690
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_6_0.0001_2690_69.4.blif
time = 166756115 us
--------------- round 7 ---------------
seed = 1809191787
maxLevel = 4
n825 is replaced by n406 with estimated error 8e-05
error = 8e-05
area = 2684
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_7_8e-05_2684_69.4.blif
time = 188222125 us
--------------- round 8 ---------------
seed = 2026315927
maxLevel = 4
n827 is replaced by n500 with estimated error 0.00011
error = 0.00011
area = 2679
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_8_0.00011_2679_69.4.blif
time = 207459438 us
--------------- round 9 ---------------
seed = 3599291750
maxLevel = 4
n854 is replaced by n687 with estimated error 0.00013
error = 0.00013
area = 2674
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_9_0.00013_2674_69.4.blif
time = 224939092 us
--------------- round 10 ---------------
seed = 4201795796
maxLevel = 4
n823 is replaced by n820 with inverter with estimated error 8e-05
error = 8e-05
area = 2673
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_10_8e-05_2673_69.4.blif
time = 239255137 us
--------------- round 11 ---------------
seed = 817546841
maxLevel = 4
n810 is replaced by n405 with estimated error 0.00038
error = 0.00038
area = 2667
delay = 69.4
#gates = 1092
output circuit appNtk/c7552_11_0.00038_2667_69.4.blif
time = 255513049 us
--------------- round 12 ---------------
seed = 693168267
maxLevel = 4
n822 is replaced by n789 with estimated error 0.0004
error = 0.0004
area = 2657
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_12_0.0004_2657_69.4.blif
time = 271477167 us
--------------- round 13 ---------------
seed = 3025489691
maxLevel = 4
n819 is replaced by n383 with estimated error 0.00031
error = 0.00031
area = 2653
delay = 69.4
#gates = 1087
output circuit appNtk/c7552_13_0.00031_2653_69.4.blif
time = 293700608 us
--------------- round 14 ---------------
seed = 3066616125
maxLevel = 4
n851 is replaced by n396 with estimated error 0.00041
error = 0.00041
area = 2650
delay = 69.4
#gates = 1085
output circuit appNtk/c7552_14_0.00041_2650_69.4.blif
time = 311918875 us
--------------- round 15 ---------------
seed = 3890923451
maxLevel = 4
n872 is replaced by n789 with estimated error 0.0004
error = 0.0004
area = 2646
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_15_0.0004_2646_69.4.blif
time = 334064510 us
--------------- round 16 ---------------
seed = 3930172980
maxLevel = 4
n828 is replaced by n818 with estimated error 0.00053
error = 0.00053
area = 2643
delay = 69.4
#gates = 1082
output circuit appNtk/c7552_16_0.00053_2643_69.4.blif
time = 350484677 us
--------------- round 17 ---------------
seed = 1105628123
maxLevel = 4
n855 is replaced by 201 with estimated error 0.00047
error = 0.00047
area = 2639
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_17_0.00047_2639_69.4.blif
time = 367070032 us
--------------- round 18 ---------------
seed = 4185384281
maxLevel = 4
n678 is replaced by n686 with estimated error 0.00072
error = 0.00072
area = 2637
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_18_0.00072_2637_69.4.blif
time = 382394333 us
--------------- round 19 ---------------
seed = 3736805769
maxLevel = 4
n808 is replaced by n545 with estimated error 0.00075
error = 0.00075
area = 2634
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_19_0.00075_2634_69.4.blif
time = 396832575 us
--------------- round 20 ---------------
seed = 2641840825
maxLevel = 4
n858 is replaced by n677 with estimated error 0.00103
error = 0.00103
area = 2626
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_20_0.00103_2626_69.4.blif
time = 412119461 us
--------------- round 21 ---------------
seed = 1006031273
maxLevel = 4
n772 is replaced by one with estimated error 0.00079
error = 0.00079
area = 2621
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_21_0.00079_2621_69.4.blif
time = 429089497 us
--------------- round 22 ---------------
seed = 2854402643
maxLevel = 4
n829 is replaced by n806 with estimated error 0.00105
error = 0.00105
area = 2617
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_22_0.00105_2617_69.4.blif
time = 450681545 us
--------------- round 23 ---------------
seed = 1719027522
maxLevel = 4
n1391 is replaced by n494 with estimated error 0.00085
error = 0.00085
area = 2614
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_23_0.00085_2614_69.4.blif
time = 477600677 us
--------------- round 24 ---------------
seed = 1642381109
maxLevel = 4
n1335 is replaced by n1230 with estimated error 0.00087
error = 0.00087
area = 2611
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_24_0.00087_2611_69.4.blif
time = 501242842 us
--------------- round 25 ---------------
seed = 1655710148
maxLevel = 4
n1136 is replaced by n1144 with estimated error 0.00098
error = 0.00098
area = 2608
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_25_0.00098_2608_69.4.blif
time = 523573729 us
--------------- round 26 ---------------
seed = 2779038093
maxLevel = 4
n820 is replaced by one with estimated error 0.00082
error = 0.00082
area = 2605
delay = 69.4
#gates = 1067
output circuit appNtk/c7552_26_0.00082_2605_69.4.blif
time = 546786207 us
--------------- round 27 ---------------
seed = 4273065696
maxLevel = 4
n1187 is replaced by n593 with estimated error 0.0008
error = 0.0008
area = 2603
delay = 69.4
#gates = 1066
output circuit appNtk/c7552_27_0.0008_2603_69.4.blif
time = 568945807 us
--------------- round 28 ---------------
seed = 2642311455
maxLevel = 4
n1188 is replaced by n1173 with estimated error 0.00091
error = 0.00091
area = 2601
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_28_0.00091_2601_69.4.blif
time = 591144260 us
--------------- round 29 ---------------
seed = 4098619961
maxLevel = 4
n868 is replaced by zero with estimated error 0.00093
error = 0.00093
area = 2599
delay = 69.4
#gates = 1064
output circuit appNtk/c7552_29_0.00093_2599_69.4.blif
time = 613650304 us
--------------- round 30 ---------------
seed = 2441516132
maxLevel = 4
n1020 is replaced by n376 with estimated error 0.00078
error = 0.00078
area = 2597
delay = 69.4
#gates = 1063
output circuit appNtk/c7552_30_0.00078_2597_69.4.blif
time = 635664351 us
--------------- round 31 ---------------
seed = 2507055146
maxLevel = 4
n673 is replaced by zero with estimated error 0.00085
error = 0.00085
area = 2595
delay = 69.4
#gates = 1062
output circuit appNtk/c7552_31_0.00085_2595_69.4.blif
time = 657640948 us
--------------- round 32 ---------------
seed = 2283524974
maxLevel = 4
n1443 is replaced by zero with estimated error 0.00083
error = 0.00083
area = 2594
delay = 69.4
#gates = 1061
output circuit appNtk/c7552_32_0.00083_2594_69.4.blif
time = 679144403 us
--------------- round 33 ---------------
seed = 3738959348
maxLevel = 4
n1341 is replaced by n1330 with estimated error 0.00093
error = 0.00093
area = 2593
delay = 69.4
#gates = 1060
output circuit appNtk/c7552_33_0.00093_2593_69.4.blif
time = 702226045 us
--------------- round 34 ---------------
seed = 4053294310
maxLevel = 4
n588 is replaced by n418 with estimated error 0.00075
error = 0.00075
area = 2592
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_34_0.00075_2592_65.9.blif
time = 722897757 us
--------------- round 35 ---------------
seed = 3305281385
maxLevel = 4
n1183 is replaced by n593 with estimated error 0.00096
error = 0.00096
area = 2591
delay = 65.9
#gates = 1058
output circuit appNtk/c7552_35_0.00096_2591_65.9.blif
time = 741865639 us
--------------- round 36 ---------------
seed = 2011098853
maxLevel = 4
n876 is replaced by n791 with estimated error 0.00172
error = 0.00172
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_36_0.00172_2559_65.9.blif
time = 760944938 us
--------------- round 37 ---------------
seed = 2712758031
maxLevel = 4
n745 is replaced by one with estimated error 0.00213
error = 0.00213
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_37_0.00213_2549_65.9.blif
time = 779591097 us
--------------- round 38 ---------------
seed = 4025783042
maxLevel = 4
n833 is replaced by n696 with estimated error 0.00247
error = 0.00247
area = 2545
delay = 65.9
#gates = 1041
output circuit appNtk/c7552_38_0.00247_2545_65.9.blif
time = 798570863 us
--------------- round 39 ---------------
seed = 1534862461
maxLevel = 4
n665 is replaced by n664 with estimated error 0.00271
error = 0.00271
area = 2544
delay = 65.9
#gates = 1040
output circuit appNtk/c7552_39_0.00271_2544_65.9.blif
time = 817736491 us
--------------- round 40 ---------------
seed = 3762865936
maxLevel = 4
exceed error bound
