
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.650808                       # Number of seconds simulated
sim_ticks                                1650807867500                       # Number of ticks simulated
final_tick                               1650807867500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195334                       # Simulator instruction rate (inst/s)
host_op_rate                                   321663                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              644917808                       # Simulator tick rate (ticks/s)
host_mem_usage                                 833012                       # Number of bytes of host memory used
host_seconds                                  2559.72                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          383552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       537856704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          538240256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       383552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        383552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534583360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534583360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8404011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8410004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8352865                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8352865                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             232342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          325814236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             326046578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        232342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           232342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       323831362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            323831362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       323831362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            232342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         325814236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            649877940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8410004                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8352865                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8410004                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8352865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              538060032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  180224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534539008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               538240256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534583360                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2816                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   674                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        40629                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            526542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            537758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            524128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            524142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           525824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           527759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           524035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            523979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            523486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521781                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1650797037500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8410004                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8352865                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8407187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1432628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    748.693338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   546.128444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.016428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       209504     14.62%     14.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        61681      4.31%     18.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61899      4.32%     23.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56047      3.91%     27.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        44516      3.11%     30.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68549      4.78%     35.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43159      3.01%     38.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55658      3.89%     41.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831615     58.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1432628                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.134988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.079574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.493425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        521047    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521053                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.029410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.256478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514066     98.66%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.00%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5612      1.08%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1361      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521053                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88703987750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            246338762750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                42035940000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10550.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29300.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       325.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       323.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    326.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    323.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.19                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7625668                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7701064                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      98479.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5446647360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2971881000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32825668200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27073226160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         107822348400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         421585351965                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         620669511750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1218394634835                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            738.062230                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1025521531750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55123900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  570156622000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5384020320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2937709500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32750398200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27048848400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         107822348400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         408753334125                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         631925676000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1216622334945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            736.988625                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1044349076000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55123900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  551329091500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3301615735                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3301615735                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           9950036                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.940322                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           261723999                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9950548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.302471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2757441500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.940322                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         281625095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        281625095                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    155958373                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       155958373                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    105765626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      105765626                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     261723999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        261723999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    261723999                       # number of overall hits
system.cpu.dcache.overall_hits::total       261723999                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1256005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1256005                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8694543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8694543                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9950548                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9950548                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9950548                       # number of overall misses
system.cpu.dcache.overall_misses::total       9950548                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  24180946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24180946000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 681261797500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 681261797500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 705442743500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 705442743500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 705442743500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 705442743500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007989                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.075961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075961                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036627                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036627                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036627                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036627                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19252.268900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19252.268900                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78355.101297                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78355.101297                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70894.863630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70894.863630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70894.863630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70894.863630                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      9254642                       # number of writebacks
system.cpu.dcache.writebacks::total           9254642                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1256005                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1256005                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8694543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8694543                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9950548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9950548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9950548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9950548                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  22924941000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22924941000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 672567254500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 672567254500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 695492195500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 695492195500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 695492195500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 695492195500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.075961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.036627                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036627                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.036627                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036627                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18252.268900                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18252.268900                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77355.101297                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77355.101297                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69894.863630                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69894.863630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69894.863630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69894.863630                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            653255                       # number of replacements
system.cpu.icache.tags.tagsinuse           481.100705                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674699895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            653767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1032.018892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      827009602500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   481.100705                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.939650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.939650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5403483063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5403483063                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    674699895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674699895                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674699895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674699895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674699895                       # number of overall hits
system.cpu.icache.overall_hits::total       674699895                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       653767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        653767                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       653767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         653767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       653767                       # number of overall misses
system.cpu.icache.overall_misses::total        653767                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   8941670000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8941670000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   8941670000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8941670000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   8941670000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8941670000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000968                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000968                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000968                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000968                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000968                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000968                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13677.151034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13677.151034                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13677.151034                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13677.151034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13677.151034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13677.151034                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks       653255                       # number of writebacks
system.cpu.icache.writebacks::total            653255                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       653767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       653767                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       653767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       653767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       653767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       653767                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   8287903000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8287903000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   8287903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8287903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   8287903000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8287903000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000968                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000968                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000968                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000968                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12677.151034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12677.151034                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12677.151034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12677.151034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12677.151034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12677.151034                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8435853                       # number of replacements
system.l2.tags.tagsinuse                 16005.386244                       # Cycle average of tags in use
system.l2.tags.total_refs                     4004722                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8452135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.473812                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10986.668257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        223.381002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4795.336986                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.670573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.292684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976891                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          939                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993774                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38354283                       # Number of tag accesses
system.l2.tags.data_accesses                 38354283                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      9254642                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9254642                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       653255                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           653255                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             393748                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                393748                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          647774                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             647774                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1152789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1152789                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                647774                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1546537                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2194311                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               647774                       # number of overall hits
system.l2.overall_hits::cpu.data              1546537                       # number of overall hits
system.l2.overall_hits::total                 2194311                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8300795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8300795                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5993                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       103216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          103216                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5993                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8404011                       # number of demand (read+write) misses
system.l2.demand_misses::total                8410004                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5993                       # number of overall misses
system.l2.overall_misses::cpu.data            8404011                       # number of overall misses
system.l2.overall_misses::total               8410004                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655390587500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655390587500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    497849000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    497849000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8934262000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8934262000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     497849000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  664324849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     664822698500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    497849000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 664324849500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    664822698500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      9254642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9254642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       653255                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       653255                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8694543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8694543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       653767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         653767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1256005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1256005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            653767                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9950548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10604315                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           653767                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9950548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10604315                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954713                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.009167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009167                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.082178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082178                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.009167                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.844578                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.793074                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.009167                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.844578                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.793074                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78955.158813                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78955.158813                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83071.750375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83071.750375                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86558.886219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86558.886219                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83071.750375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79048.545926                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79051.412877                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83071.750375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79048.545926                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79051.412877                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8352865                       # number of writebacks
system.l2.writebacks::total                   8352865                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        17847                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17847                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8300795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8300795                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5993                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       103216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       103216                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8404011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8410004                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8404011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8410004                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572382637500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572382637500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    437919000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    437919000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7902102000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7902102000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    437919000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 580284739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 580722658500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    437919000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 580284739500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 580722658500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.009167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.082178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082178                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.009167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.844578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.793074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.009167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.844578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.793074                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68955.158813                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68955.158813                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73071.750375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73071.750375                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76558.886219                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76558.886219                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73071.750375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69048.545926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69051.412877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73071.750375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69048.545926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69051.412877                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             109209                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8352865                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40629                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8300795                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8300795                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109209                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25213502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25213502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25213502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1072823616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1072823616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1072823616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16803498                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16803498    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16803498                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50221563500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44260966500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     21207606                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10603291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          60206                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        60206                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1909772                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17607507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       653255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          778381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8694543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8694543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        653767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1256005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1960789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     29851131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31811920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     83649408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1229132160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1312781568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8435853                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19040168                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003162                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056144                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18979961     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  60207      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19040168                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20511700000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         980650500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14925822000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
