

================================================================
== Vivado HLS Report for 'digitRecognizer'
================================================================
* Date:           Tue Dec 18 11:03:25 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.39|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  176474|  176474|  176098|  176098| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |                         |              |     Latency     |     Interval    | Pipeline|
        |         Instance        |    Module    |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |grp_ho_loop_proc_fu_106  |ho_loop_proc  |     376|     376|     376|     376|   none  |
        |grp_ih_loop_proc_fu_113  |ih_loop_proc  |  176097|  176097|  176097|  176097|   none  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: hiddenOut (39)  [1/1] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:6
codeRepl:4  %hiddenOut = alloca [32 x float], align 4

ST_1: StgValue_6 (45)  [2/2] 0.00ns
codeRepl:10  call fastcc void @ih_loop_proc([32 x float]* %hiddenOut, [784 x float]* %inputData)


 <State 2>: 0.00ns
ST_2: StgValue_7 (45)  [1/2] 0.00ns
codeRepl:10  call fastcc void @ih_loop_proc([32 x float]* %hiddenOut, [784 x float]* %inputData)


 <State 3>: 0.00ns
ST_3: StgValue_8 (46)  [2/2] 0.00ns
codeRepl:11  call fastcc void @ho_loop_proc([32 x float]* %hiddenOut, [10 x float]* %output_r)


 <State 4>: 0.00ns
ST_4: StgValue_9 (35)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:4
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_10 (36)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %inputData) nounwind, !map !20

ST_4: StgValue_11 (37)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %output_r) nounwind, !map !26

ST_4: StgValue_12 (38)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @digitRecognizer_str) nounwind

ST_4: empty (40)  [1/1] 0.00ns
codeRepl:5  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([10 x float]* %output_r, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind

ST_4: StgValue_14 (41)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface([10 x float]* %output_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: empty_12 (42)  [1/1] 0.00ns
codeRepl:7  %empty_12 = call i32 (...)* @_ssdm_op_SpecMemCore([784 x float]* %inputData, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

ST_4: StgValue_16 (43)  [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface([784 x float]* %inputData, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_17 (44)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:4
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: StgValue_18 (46)  [1/2] 0.00ns
codeRepl:11  call fastcc void @ho_loop_proc([32 x float]* %hiddenOut, [10 x float]* %output_r)

ST_4: StgValue_19 (47)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:37
codeRepl:12  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
hiddenOut   (alloca              ) [ 00111]
StgValue_7  (call                ) [ 00000]
StgValue_9  (specdataflowpipeline) [ 00000]
StgValue_10 (specbitsmap         ) [ 00000]
StgValue_11 (specbitsmap         ) [ 00000]
StgValue_12 (spectopmodule       ) [ 00000]
empty       (specmemcore         ) [ 00000]
StgValue_14 (specinterface       ) [ 00000]
empty_12    (specmemcore         ) [ 00000]
StgValue_16 (specinterface       ) [ 00000]
StgValue_17 (specinterface       ) [ 00000]
StgValue_18 (call                ) [ 00000]
StgValue_19 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputData">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputData"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputToHiddenWeights_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputToHiddenWeights_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputToHiddenWeights_34">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inputToHiddenWeights_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inputToHiddenWeights_55">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inputToHiddenWeights_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inputToHiddenWeights_58">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_58"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inputToHiddenWeights_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inputToHiddenWeights_61">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="inputToHiddenWeights_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inputToHiddenWeights_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="inputToHiddenWeights_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="inputToHiddenWeights_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="inputToHiddenWeights_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="inputToHiddenWeights_18">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="inputToHiddenWeights_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="inputToHiddenWeights_25">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="inputToHiddenWeights_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="inputToHiddenWeights_30">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="inputToHiddenWeights_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="inputToHiddenWeights_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="inputToHiddenWeights_37">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="inputToHiddenWeights_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="inputToHiddenWeights_40">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="inputToHiddenWeights_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="inputToHiddenWeights_43">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="inputToHiddenWeights_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="inputToHiddenWeights_46">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="inputToHiddenWeights_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="inputToHiddenWeights_49">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="inputToHiddenWeights_52">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_52"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="inputToHiddenWeights_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ih_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho_loop_proc"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitRecognizer_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="hiddenOut_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hiddenOut/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_ho_loop_proc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_8/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_ih_loop_proc_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="0" index="3" bw="32" slack="0"/>
<pin id="118" dir="0" index="4" bw="32" slack="0"/>
<pin id="119" dir="0" index="5" bw="32" slack="0"/>
<pin id="120" dir="0" index="6" bw="32" slack="0"/>
<pin id="121" dir="0" index="7" bw="32" slack="0"/>
<pin id="122" dir="0" index="8" bw="32" slack="0"/>
<pin id="123" dir="0" index="9" bw="32" slack="0"/>
<pin id="124" dir="0" index="10" bw="32" slack="0"/>
<pin id="125" dir="0" index="11" bw="32" slack="0"/>
<pin id="126" dir="0" index="12" bw="32" slack="0"/>
<pin id="127" dir="0" index="13" bw="32" slack="0"/>
<pin id="128" dir="0" index="14" bw="32" slack="0"/>
<pin id="129" dir="0" index="15" bw="32" slack="0"/>
<pin id="130" dir="0" index="16" bw="32" slack="0"/>
<pin id="131" dir="0" index="17" bw="32" slack="0"/>
<pin id="132" dir="0" index="18" bw="32" slack="0"/>
<pin id="133" dir="0" index="19" bw="32" slack="0"/>
<pin id="134" dir="0" index="20" bw="32" slack="0"/>
<pin id="135" dir="0" index="21" bw="32" slack="0"/>
<pin id="136" dir="0" index="22" bw="32" slack="0"/>
<pin id="137" dir="0" index="23" bw="32" slack="0"/>
<pin id="138" dir="0" index="24" bw="32" slack="0"/>
<pin id="139" dir="0" index="25" bw="32" slack="0"/>
<pin id="140" dir="0" index="26" bw="32" slack="0"/>
<pin id="141" dir="0" index="27" bw="32" slack="0"/>
<pin id="142" dir="0" index="28" bw="32" slack="0"/>
<pin id="143" dir="0" index="29" bw="32" slack="0"/>
<pin id="144" dir="0" index="30" bw="32" slack="0"/>
<pin id="145" dir="0" index="31" bw="32" slack="0"/>
<pin id="146" dir="0" index="32" bw="32" slack="0"/>
<pin id="147" dir="0" index="33" bw="32" slack="0"/>
<pin id="148" dir="0" index="34" bw="32" slack="0"/>
<pin id="149" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="72" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="151"><net_src comp="102" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="113" pin=5"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="113" pin=6"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="113" pin=7"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="113" pin=8"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="113" pin=9"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="113" pin=10"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="113" pin=11"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="113" pin=12"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="113" pin=13"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="113" pin=14"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="113" pin=15"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="113" pin=16"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="113" pin=17"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="113" pin=18"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="113" pin=19"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="113" pin=20"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="113" pin=21"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="113" pin=22"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="113" pin=23"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="113" pin=24"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="113" pin=25"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="113" pin=26"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="113" pin=27"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="113" pin=28"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="113" pin=29"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="113" pin=30"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="113" pin=31"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="113" pin=32"/></net>

<net id="183"><net_src comp="64" pin="0"/><net_sink comp="113" pin=33"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="113" pin=34"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 4 }
 - Input state : 
	Port: digitRecognizer : inputData | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_2 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_1 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_34 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_3 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_55 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_5 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_58 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_7 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_61 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_9 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_6 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_11 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_12 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_13 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_18 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_15 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_25 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_17 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_30 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_19 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_20 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_37 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_22 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_40 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_24 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_43 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_26 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_46 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_28 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_49 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_52 | {1 2 }
	Port: digitRecognizer : inputToHiddenWeights_31 | {1 2 }
  - Chain level:
	State 1
		StgValue_6 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   | grp_ho_loop_proc_fu_106 |    10   |  22.997 |   9938  |   3845  |
|          | grp_ih_loop_proc_fu_113 |    5    |  55.58  |   1623  |   2534  |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    15   |  78.577 |  11561  |   6379  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|       hiddenOut       |    4   |    0   |    0   |
| inputToHiddenWeights_1|    2   |    0   |    0   |
|inputToHiddenWeights_11|    2   |    0   |    0   |
|inputToHiddenWeights_12|    2   |    0   |    0   |
|inputToHiddenWeights_13|    2   |    0   |    0   |
|inputToHiddenWeights_15|    2   |    0   |    0   |
|inputToHiddenWeights_17|    2   |    0   |    0   |
|inputToHiddenWeights_18|    2   |    0   |    0   |
|inputToHiddenWeights_19|    2   |    0   |    0   |
| inputToHiddenWeights_2|    2   |    0   |    0   |
|inputToHiddenWeights_20|    2   |    0   |    0   |
|inputToHiddenWeights_22|    2   |    0   |    0   |
|inputToHiddenWeights_24|    2   |    0   |    0   |
|inputToHiddenWeights_25|    2   |    0   |    0   |
|inputToHiddenWeights_26|    2   |    0   |    0   |
|inputToHiddenWeights_28|    2   |    0   |    0   |
| inputToHiddenWeights_3|    2   |    0   |    0   |
|inputToHiddenWeights_30|    2   |    0   |    0   |
|inputToHiddenWeights_31|    2   |    0   |    0   |
|inputToHiddenWeights_34|    2   |    0   |    0   |
|inputToHiddenWeights_37|    2   |    0   |    0   |
|inputToHiddenWeights_40|    2   |    0   |    0   |
|inputToHiddenWeights_43|    2   |    0   |    0   |
|inputToHiddenWeights_46|    2   |    0   |    0   |
|inputToHiddenWeights_49|    2   |    0   |    0   |
| inputToHiddenWeights_5|    2   |    0   |    0   |
|inputToHiddenWeights_52|    2   |    0   |    0   |
|inputToHiddenWeights_55|    2   |    0   |    0   |
|inputToHiddenWeights_58|    2   |    0   |    0   |
| inputToHiddenWeights_6|    2   |    0   |    0   |
|inputToHiddenWeights_61|    2   |    0   |    0   |
| inputToHiddenWeights_7|    2   |    0   |    0   |
| inputToHiddenWeights_9|    2   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |   68   |    0   |    0   |
+-----------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |   78   |  11561 |  6379  |
|   Memory  |   68   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   68   |   15   |   78   |  11561 |  6379  |
+-----------+--------+--------+--------+--------+--------+
