$date
	Sun Sep 21 20:44:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module srlatch_nor_tb $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # en $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module DUT $end
$var wire 1 # en $end
$var wire 1 ! qb $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
0#
0"
1!
$end
#10
0$
0%
1#
#20
1$
#30
0!
1"
0$
1%
#40
x!
x"
1$
#50
1!
0"
0$
0#
#60
1$
#70
0!
1"
0$
1#
#80
x!
x"
1$
#90
