Classic Timing Analyzer report for rand_dice
Thu May 13 13:56:54 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                   ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                                    ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 6.188 ns                                       ; n_ld             ; output[1]        ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 7.845 ns                                       ; output[2]        ; seg[2]           ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -5.013 ns                                      ; n_ld             ; buff:bf|state    ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; 34.958 ns ; 27.00 MHz ( period = 37.037 ns ) ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; buff:bf|state    ; output[1]        ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; 0.445 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A                                            ; cnt6:cnt|cont[1] ; cnt6:cnt|cont[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;           ;                                  ;                                                ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+
; Option                                                                                               ; Setting            ; From ; To  ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;     ;             ;
; Timing Models                                                                                        ; Final              ;      ;     ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;     ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;     ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;     ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;     ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;     ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;     ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;     ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;     ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;     ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;     ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;     ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;     ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;     ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;     ;             ;
; Number of paths to report                                                                            ; 200                ;      ;     ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;     ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;     ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;     ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;     ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;     ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;     ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;     ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;     ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;     ;             ;
; Clock Settings                                                                                       ; clk                ;      ; clk ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ; clk                ; User Pin ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                          ;
+-----------+-----------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 34.958 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; buff:bf|state    ; output[1]        ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.840 ns                ;
; 34.958 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; buff:bf|state    ; output[2]        ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.840 ns                ;
; 34.958 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; buff:bf|state    ; output[0]        ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.840 ns                ;
; 35.778 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; cnt6:cnt|cont[1] ; cnt6:cnt|cont[2] ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.020 ns                ;
; 35.785 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; cnt6:cnt|cont[2] ; cnt6:cnt|cont[1] ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 1.013 ns                ;
; 35.986 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; cnt6:cnt|cont[2] ; output[2]        ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 0.812 ns                ;
; 36.019 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; cnt6:cnt|cont[1] ; output[1]        ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 0.779 ns                ;
; 36.156 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; cnt6:cnt|cont[0] ; cnt6:cnt|cont[1] ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 0.642 ns                ;
; 36.159 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; cnt6:cnt|cont[0] ; cnt6:cnt|cont[2] ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 0.639 ns                ;
; 36.161 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; cnt6:cnt|cont[0] ; output[0]        ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 0.637 ns                ;
; 36.344 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; cnt6:cnt|cont[1] ; cnt6:cnt|cont[1] ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 0.454 ns                ;
; 36.344 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; cnt6:cnt|cont[2] ; cnt6:cnt|cont[2] ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 0.454 ns                ;
; 36.344 ns ; Restricted to 380.08 MHz ( period = 2.63 ns ) ; cnt6:cnt|cont[0] ; cnt6:cnt|cont[0] ; clk        ; clk      ; 37.037 ns                   ; 36.798 ns                 ; 0.454 ns                ;
+-----------+-----------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                ;
+---------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From             ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.445 ns      ; cnt6:cnt|cont[1] ; cnt6:cnt|cont[1] ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; cnt6:cnt|cont[2] ; cnt6:cnt|cont[2] ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; cnt6:cnt|cont[0] ; cnt6:cnt|cont[0] ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.628 ns      ; cnt6:cnt|cont[0] ; output[0]        ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 0.637 ns                 ;
; 0.630 ns      ; cnt6:cnt|cont[0] ; cnt6:cnt|cont[2] ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 0.639 ns                 ;
; 0.633 ns      ; cnt6:cnt|cont[0] ; cnt6:cnt|cont[1] ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 0.642 ns                 ;
; 0.770 ns      ; cnt6:cnt|cont[1] ; output[1]        ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 0.779 ns                 ;
; 0.803 ns      ; cnt6:cnt|cont[2] ; output[2]        ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 0.812 ns                 ;
; 1.004 ns      ; cnt6:cnt|cont[2] ; cnt6:cnt|cont[1] ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.013 ns                 ;
; 1.011 ns      ; cnt6:cnt|cont[1] ; cnt6:cnt|cont[2] ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.020 ns                 ;
; 1.831 ns      ; buff:bf|state    ; output[1]        ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.840 ns                 ;
; 1.831 ns      ; buff:bf|state    ; output[2]        ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.840 ns                 ;
; 1.831 ns      ; buff:bf|state    ; output[0]        ; clk        ; clk      ; 0.000 ns                   ; 0.009 ns                   ; 1.840 ns                 ;
+---------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 6.188 ns   ; n_ld ; output[0]     ; clk      ;
; N/A   ; None         ; 6.188 ns   ; n_ld ; output[2]     ; clk      ;
; N/A   ; None         ; 6.188 ns   ; n_ld ; output[1]     ; clk      ;
; N/A   ; None         ; 5.261 ns   ; n_ld ; buff:bf|state ; clk      ;
+-------+--------------+------------+------+---------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+-----------+--------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To     ; From Clock ;
+-------+--------------+------------+-----------+--------+------------+
; N/A   ; None         ; 7.845 ns   ; output[2] ; seg[2] ; clk        ;
; N/A   ; None         ; 7.771 ns   ; output[0] ; seg[2] ; clk        ;
; N/A   ; None         ; 7.759 ns   ; output[0] ; seg[4] ; clk        ;
; N/A   ; None         ; 7.738 ns   ; output[2] ; seg[6] ; clk        ;
; N/A   ; None         ; 7.713 ns   ; output[2] ; seg[3] ; clk        ;
; N/A   ; None         ; 7.705 ns   ; output[2] ; seg[5] ; clk        ;
; N/A   ; None         ; 7.605 ns   ; output[1] ; seg[2] ; clk        ;
; N/A   ; None         ; 7.554 ns   ; output[0] ; seg[6] ; clk        ;
; N/A   ; None         ; 7.548 ns   ; output[0] ; seg[5] ; clk        ;
; N/A   ; None         ; 7.529 ns   ; output[0] ; seg[3] ; clk        ;
; N/A   ; None         ; 7.394 ns   ; output[1] ; seg[4] ; clk        ;
; N/A   ; None         ; 7.391 ns   ; output[1] ; seg[6] ; clk        ;
; N/A   ; None         ; 7.388 ns   ; output[1] ; seg[5] ; clk        ;
; N/A   ; None         ; 7.369 ns   ; output[2] ; seg[1] ; clk        ;
; N/A   ; None         ; 7.365 ns   ; output[1] ; seg[3] ; clk        ;
; N/A   ; None         ; 7.359 ns   ; output[0] ; seg[0] ; clk        ;
; N/A   ; None         ; 7.196 ns   ; output[0] ; seg[1] ; clk        ;
; N/A   ; None         ; 7.182 ns   ; output[2] ; seg[4] ; clk        ;
; N/A   ; None         ; 7.030 ns   ; output[1] ; seg[1] ; clk        ;
; N/A   ; None         ; 6.999 ns   ; output[2] ; seg[0] ; clk        ;
; N/A   ; None         ; 6.788 ns   ; output[1] ; seg[0] ; clk        ;
+-------+--------------+------------+-----------+--------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; -5.013 ns ; n_ld ; buff:bf|state ; clk      ;
; N/A           ; None        ; -5.940 ns ; n_ld ; output[0]     ; clk      ;
; N/A           ; None        ; -5.940 ns ; n_ld ; output[2]     ; clk      ;
; N/A           ; None        ; -5.940 ns ; n_ld ; output[1]     ; clk      ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 13 13:56:53 2010
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off rand_dice -c rand_dice --speed=7
Info: Started post-fitting delay annotation
Warning: Found 7 output pins without output pin load capacitance assignment
    Info: Pin "seg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Slack time is 34.958 ns for clock "clk" between source register "buff:bf|state" and destination register "output[1]"
    Info: Fmax is restricted to 380.08 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 36.798 ns
        Info: + Setup relationship between source and destination is 37.037 ns
            Info: + Latch edge is 37.037 ns
                Info: Clock period of Destination clock "clk" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.823 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 7; REG Node = 'output[1]'
                Info: Total cell delay = 1.608 ns ( 56.96 % )
                Info: Total interconnect delay = 1.215 ns ( 43.04 % )
            Info: - Longest clock path from clock "clk" to source register is 2.823 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'buff:bf|state'
                Info: Total cell delay = 1.608 ns ( 56.96 % )
                Info: Total interconnect delay = 1.215 ns ( 43.04 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 1.840 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'buff:bf|state'
        Info: 2: + IC(0.356 ns) + CELL(0.461 ns) = 0.817 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 3; COMB Node = 'buff:bf|q~0'
        Info: 3: + IC(0.265 ns) + CELL(0.758 ns) = 1.840 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 7; REG Node = 'output[1]'
        Info: Total cell delay = 1.219 ns ( 66.25 % )
        Info: Total interconnect delay = 0.621 ns ( 33.75 % )
Info: Minimum slack time is 445 ps for clock "clk" between source register "cnt6:cnt|cont[1]" and destination register "cnt6:cnt|cont[1]"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 3; REG Node = 'cnt6:cnt|cont[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 1; COMB Node = 'cnt6:cnt|cont~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 3; REG Node = 'cnt6:cnt|cont[1]'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clk" to destination register is 2.823 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 3; REG Node = 'cnt6:cnt|cont[1]'
                Info: Total cell delay = 1.608 ns ( 56.96 % )
                Info: Total interconnect delay = 1.215 ns ( 43.04 % )
            Info: - Shortest clock path from clock "clk" to source register is 2.823 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X1_Y18_N17; Fanout = 3; REG Node = 'cnt6:cnt|cont[1]'
                Info: Total cell delay = 1.608 ns ( 56.96 % )
                Info: Total interconnect delay = 1.215 ns ( 43.04 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "output[0]" (data pin = "n_ld", clock pin = "clk") is 6.188 ns
    Info: + Longest pin to register delay is 9.049 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 2; PIN Node = 'n_ld'
        Info: 2: + IC(6.985 ns) + CELL(0.177 ns) = 8.026 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 3; COMB Node = 'buff:bf|q~0'
        Info: 3: + IC(0.265 ns) + CELL(0.758 ns) = 9.049 ns; Loc. = LCFF_X1_Y18_N9; Fanout = 7; REG Node = 'output[0]'
        Info: Total cell delay = 1.799 ns ( 19.88 % )
        Info: Total interconnect delay = 7.250 ns ( 80.12 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.823 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X1_Y18_N9; Fanout = 7; REG Node = 'output[0]'
        Info: Total cell delay = 1.608 ns ( 56.96 % )
        Info: Total interconnect delay = 1.215 ns ( 43.04 % )
Info: tco from clock "clk" to destination pin "seg[2]" through register "output[2]" is 7.845 ns
    Info: + Longest clock path from clock "clk" to source register is 2.823 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X1_Y18_N19; Fanout = 7; REG Node = 'output[2]'
        Info: Total cell delay = 1.608 ns ( 56.96 % )
        Info: Total interconnect delay = 1.215 ns ( 43.04 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.745 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N19; Fanout = 7; REG Node = 'output[2]'
        Info: 2: + IC(0.388 ns) + CELL(0.422 ns) = 0.810 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 1; COMB Node = 'conv_7seg:s0|16dmux:inst|33~0'
        Info: 3: + IC(1.095 ns) + CELL(2.840 ns) = 4.745 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'seg[2]'
        Info: Total cell delay = 3.262 ns ( 68.75 % )
        Info: Total interconnect delay = 1.483 ns ( 31.25 % )
Info: th for register "buff:bf|state" (data pin = "n_ld", clock pin = "clk") is -5.013 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.823 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 7; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'buff:bf|state'
        Info: Total cell delay = 1.608 ns ( 56.96 % )
        Info: Total interconnect delay = 1.215 ns ( 43.04 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 8.122 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 2; PIN Node = 'n_ld'
        Info: 2: + IC(6.985 ns) + CELL(0.177 ns) = 8.026 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 1; COMB Node = 'buff:bf|state~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 8.122 ns; Loc. = LCFF_X1_Y18_N27; Fanout = 1; REG Node = 'buff:bf|state'
        Info: Total cell delay = 1.137 ns ( 14.00 % )
        Info: Total interconnect delay = 6.985 ns ( 86.00 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Thu May 13 13:56:55 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


