<profile>

<section name = "Vitis HLS Report for 'v_mix_core_alpha_false_false_10'" level="0">
<item name = "Date">Thu Jul 18 12:04:22 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.522 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4418, 8305202, 44.180 us, 83.052 ms, 4418, 8305202, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132">v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3, 67, 3843, 0.670 us, 38.430 us, 65, 3841, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_463_2">4416, 8305200, 69 ~ 3845, -, -, 64 ~ 2160, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 164, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 67, 145, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 129, -</column>
<column name="Register">-, -, 120, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132">v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3, 0, 0, 67, 145, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add60_fu_187_p2">+, 0, 0, 17, 17, 17</column>
<column name="add71_fu_199_p2">+, 0, 0, 17, 17, 17</column>
<column name="add_ln463_fu_213_p2">+, 0, 0, 12, 12, 1</column>
<column name="icmp_ln463_fu_208_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="notrhs_fu_239_p2">icmp, 0, 0, 17, 17, 17</column>
<column name="ult_fu_227_p2">icmp, 0, 0, 16, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="shl_ln449_fu_152_p2">shl, 0, 0, 35, 16, 16</column>
<column name="shl_ln450_fu_162_p2">shl, 0, 0, 35, 16, 16</column>
<column name="rev12_fu_232_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="hwReg_10_2_val_blk_n">9, 2, 1, 2</column>
<column name="hwReg_11_2_val_blk_n">9, 2, 1, 2</column>
<column name="hwReg_12_2_val_blk_n">9, 2, 1, 2</column>
<column name="hwReg_13_2_val_blk_n">9, 2, 1, 2</column>
<column name="hwReg_6_val_blk_n">9, 2, 1, 2</column>
<column name="hwReg_9_2_val_blk_n">9, 2, 1, 2</column>
<column name="outLayer1_read">9, 2, 1, 2</column>
<column name="outLayer2_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="srcLayer2x_read">9, 2, 1, 2</column>
<column name="y_fu_80">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add60_reg_294">17, 0, 17, 0</column>
<column name="add71_reg_299">17, 0, 17, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="layerStartX_reg_263">16, 0, 16, 0</column>
<column name="layerStartY_reg_257">16, 0, 16, 0</column>
<column name="notrhs_reg_312">1, 0, 1, 0</column>
<column name="rev12_reg_307">1, 0, 1, 0</column>
<column name="shl_ln449_reg_269">16, 0, 16, 0</column>
<column name="shl_ln450_reg_274">16, 0, 16, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_5_reg_279">1, 0, 1, 0</column>
<column name="y_fu_80">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_mix_core_alpha&lt;false, false&gt;.10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_mix_core_alpha&lt;false, false&gt;.10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_mix_core_alpha&lt;false, false&gt;.10, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, v_mix_core_alpha&lt;false, false&gt;.10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_mix_core_alpha&lt;false, false&gt;.10, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_mix_core_alpha&lt;false, false&gt;.10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_mix_core_alpha&lt;false, false&gt;.10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_mix_core_alpha&lt;false, false&gt;.10, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, v_mix_core_alpha&lt;false, false&gt;.10, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, v_mix_core_alpha&lt;false, false&gt;.10, return value</column>
<column name="outLayer1_dout">in, 24, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_num_data_valid">in, 3, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_fifo_cap">in, 3, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_empty_n">in, 1, ap_fifo, outLayer1, pointer</column>
<column name="outLayer1_read">out, 1, ap_fifo, outLayer1, pointer</column>
<column name="srcLayer2x_dout">in, 24, ap_fifo, srcLayer2x, pointer</column>
<column name="srcLayer2x_num_data_valid">in, 3, ap_fifo, srcLayer2x, pointer</column>
<column name="srcLayer2x_fifo_cap">in, 3, ap_fifo, srcLayer2x, pointer</column>
<column name="srcLayer2x_empty_n">in, 1, ap_fifo, srcLayer2x, pointer</column>
<column name="srcLayer2x_read">out, 1, ap_fifo, srcLayer2x, pointer</column>
<column name="hwReg_0_val">in, 12, ap_stable, hwReg_0_val, scalar</column>
<column name="hwReg_1_val">in, 12, ap_stable, hwReg_1_val, scalar</column>
<column name="hwReg_6_val_dout">in, 3, ap_fifo, hwReg_6_val, pointer</column>
<column name="hwReg_6_val_num_data_valid">in, 3, ap_fifo, hwReg_6_val, pointer</column>
<column name="hwReg_6_val_fifo_cap">in, 3, ap_fifo, hwReg_6_val, pointer</column>
<column name="hwReg_6_val_empty_n">in, 1, ap_fifo, hwReg_6_val, pointer</column>
<column name="hwReg_6_val_read">out, 1, ap_fifo, hwReg_6_val, pointer</column>
<column name="hwReg_9_2_val_dout">in, 16, ap_fifo, hwReg_9_2_val, pointer</column>
<column name="hwReg_9_2_val_num_data_valid">in, 4, ap_fifo, hwReg_9_2_val, pointer</column>
<column name="hwReg_9_2_val_fifo_cap">in, 4, ap_fifo, hwReg_9_2_val, pointer</column>
<column name="hwReg_9_2_val_empty_n">in, 1, ap_fifo, hwReg_9_2_val, pointer</column>
<column name="hwReg_9_2_val_read">out, 1, ap_fifo, hwReg_9_2_val, pointer</column>
<column name="hwReg_10_2_val_dout">in, 16, ap_fifo, hwReg_10_2_val, pointer</column>
<column name="hwReg_10_2_val_num_data_valid">in, 4, ap_fifo, hwReg_10_2_val, pointer</column>
<column name="hwReg_10_2_val_fifo_cap">in, 4, ap_fifo, hwReg_10_2_val, pointer</column>
<column name="hwReg_10_2_val_empty_n">in, 1, ap_fifo, hwReg_10_2_val, pointer</column>
<column name="hwReg_10_2_val_read">out, 1, ap_fifo, hwReg_10_2_val, pointer</column>
<column name="hwReg_11_2_val_dout">in, 16, ap_fifo, hwReg_11_2_val, pointer</column>
<column name="hwReg_11_2_val_num_data_valid">in, 3, ap_fifo, hwReg_11_2_val, pointer</column>
<column name="hwReg_11_2_val_fifo_cap">in, 3, ap_fifo, hwReg_11_2_val, pointer</column>
<column name="hwReg_11_2_val_empty_n">in, 1, ap_fifo, hwReg_11_2_val, pointer</column>
<column name="hwReg_11_2_val_read">out, 1, ap_fifo, hwReg_11_2_val, pointer</column>
<column name="hwReg_12_2_val_dout">in, 16, ap_fifo, hwReg_12_2_val, pointer</column>
<column name="hwReg_12_2_val_num_data_valid">in, 3, ap_fifo, hwReg_12_2_val, pointer</column>
<column name="hwReg_12_2_val_fifo_cap">in, 3, ap_fifo, hwReg_12_2_val, pointer</column>
<column name="hwReg_12_2_val_empty_n">in, 1, ap_fifo, hwReg_12_2_val, pointer</column>
<column name="hwReg_12_2_val_read">out, 1, ap_fifo, hwReg_12_2_val, pointer</column>
<column name="hwReg_13_2_val_dout">in, 8, ap_fifo, hwReg_13_2_val, pointer</column>
<column name="hwReg_13_2_val_num_data_valid">in, 4, ap_fifo, hwReg_13_2_val, pointer</column>
<column name="hwReg_13_2_val_fifo_cap">in, 4, ap_fifo, hwReg_13_2_val, pointer</column>
<column name="hwReg_13_2_val_empty_n">in, 1, ap_fifo, hwReg_13_2_val, pointer</column>
<column name="hwReg_13_2_val_read">out, 1, ap_fifo, hwReg_13_2_val, pointer</column>
<column name="outLayer2_din">out, 24, ap_fifo, outLayer2, pointer</column>
<column name="outLayer2_num_data_valid">in, 3, ap_fifo, outLayer2, pointer</column>
<column name="outLayer2_fifo_cap">in, 3, ap_fifo, outLayer2, pointer</column>
<column name="outLayer2_full_n">in, 1, ap_fifo, outLayer2, pointer</column>
<column name="outLayer2_write">out, 1, ap_fifo, outLayer2, pointer</column>
</table>
</item>
</section>
</profile>
