# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sobel_new.srcs/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd" \
"../../../../sobel_new.srcs/sources_1/ip/c_shift_ram_1/sim/c_shift_ram_1.vhd" \

# Do not sort compile order
nosort
