/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_f717e7f6af3c45d290dfeaa3ca5e6bb3.v:1.1-3.14" *)
module and_gate(gate_output, tetR, lacI);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_f717e7f6af3c45d290dfeaa3ca5e6bb3.v:1.24-1.35" *)
  output gate_output;
  wire gate_output;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_f717e7f6af3c45d290dfeaa3ca5e6bb3.v:1.49-1.53" *)
  input lacI;
  wire lacI;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_f717e7f6af3c45d290dfeaa3ca5e6bb3.v:1.43-1.47" *)
  input tetR;
  wire tetR;
  \$_NOT_  _2_ (
    .A(tetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(lacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(gate_output)
  );
endmodule
