
B-L475E-IOT01A1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fec8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009a0  08010058  08010058  00020058  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080109f8  080109f8  00030700  2**0
                  CONTENTS
  4 .ARM          00000008  080109f8  080109f8  000209f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010a00  08010a00  00030700  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010a00  08010a00  00020a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010a04  08010a04  00020a04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000700  20000000  08010a08  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002308  20000700  08011108  00030700  2**2
                  ALLOC
 10 ._user_heap_stack 00002000  20002a08  08011108  00032a08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004fd11  00000000  00000000  00030730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007aea  00000000  00000000  00080441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0002dcbb  00000000  00000000  00087f2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000028e8  00000000  00000000  000b5be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000028b8  00000000  00000000  000b84d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000b6ad  00000000  00000000  000bad88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003e9cd  00000000  00000000  000c6435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00112659  00000000  00000000  00104e02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0021745b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008e7c  00000000  00000000  002174b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000700 	.word	0x20000700
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010040 	.word	0x08010040

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000704 	.word	0x20000704
 80001cc:	08010040 	.word	0x08010040

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8000fec:	b510      	push	{r4, lr}
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8000fee:	b2c4      	uxtb	r4, r0
 8000ff0:	2120      	movs	r1, #32
 8000ff2:	4620      	mov	r0, r4
 8000ff4:	f000 fcac 	bl	8001950 <SENSOR_IO_Read>
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
  tmp |= (1 << HTS221_BDU_BIT);
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8000ff8:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8000ffc:	f042 0285 	orr.w	r2, r2, #133	; 0x85
 8001000:	2120      	movs	r1, #32
 8001002:	4620      	mov	r0, r4
 8001004:	f000 fc90 	bl	8001928 <SENSOR_IO_Write>
}
 8001008:	bd10      	pop	{r4, pc}

0800100a <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 800100a:	b510      	push	{r4, lr}
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800100c:	b2c4      	uxtb	r4, r0
 800100e:	2120      	movs	r1, #32
 8001010:	4620      	mov	r0, r4
 8001012:	f000 fc9d 	bl	8001950 <SENSOR_IO_Read>
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
  tmp |= (1 << HTS221_BDU_BIT);
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8001016:	f000 02f8 	and.w	r2, r0, #248	; 0xf8
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 800101a:	f042 0285 	orr.w	r2, r2, #133	; 0x85
 800101e:	2120      	movs	r1, #32
 8001020:	4620      	mov	r0, r4
 8001022:	f000 fc81 	bl	8001928 <SENSOR_IO_Write>
}
 8001026:	bd10      	pop	{r4, pc}

08001028 <HTS221_H_ReadID>:
{  
 8001028:	b510      	push	{r4, lr}
 800102a:	4604      	mov	r4, r0
  SENSOR_IO_Init(); 
 800102c:	f000 fc74 	bl	8001918 <SENSOR_IO_Init>
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8001030:	210f      	movs	r1, #15
 8001032:	b2e0      	uxtb	r0, r4
 8001034:	f000 fc8c 	bl	8001950 <SENSOR_IO_Read>
}
 8001038:	bd10      	pop	{r4, pc}
	...

0800103c <HTS221_H_ReadHumidity>:
{
 800103c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001040:	b083      	sub	sp, #12
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8001042:	fa5f f980 	uxtb.w	r9, r0
 8001046:	2302      	movs	r3, #2
 8001048:	aa01      	add	r2, sp, #4
 800104a:	21b0      	movs	r1, #176	; 0xb0
 800104c:	4648      	mov	r0, r9
 800104e:	f000 fc95 	bl	800197c <SENSOR_IO_ReadMultiple>
  H0_rh = buffer[0] >> 1;
 8001052:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001056:	085f      	lsrs	r7, r3, #1
  H1_rh = buffer[1] >> 1;
 8001058:	f89d 6005 	ldrb.w	r6, [sp, #5]
 800105c:	0876      	lsrs	r6, r6, #1
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 800105e:	2302      	movs	r3, #2
 8001060:	aa01      	add	r2, sp, #4
 8001062:	21b6      	movs	r1, #182	; 0xb6
 8001064:	4648      	mov	r0, r9
 8001066:	f000 fc89 	bl	800197c <SENSOR_IO_ReadMultiple>
  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800106a:	f89d 5005 	ldrb.w	r5, [sp, #5]
 800106e:	022d      	lsls	r5, r5, #8
 8001070:	b22d      	sxth	r5, r5
 8001072:	f89d 4004 	ldrb.w	r4, [sp, #4]
 8001076:	4325      	orrs	r5, r4
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8001078:	2302      	movs	r3, #2
 800107a:	aa01      	add	r2, sp, #4
 800107c:	21ba      	movs	r1, #186	; 0xba
 800107e:	4648      	mov	r0, r9
 8001080:	f000 fc7c 	bl	800197c <SENSOR_IO_ReadMultiple>
  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001084:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8001088:	0224      	lsls	r4, r4, #8
 800108a:	b224      	sxth	r4, r4
 800108c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001090:	431c      	orrs	r4, r3
  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8001092:	2302      	movs	r3, #2
 8001094:	aa01      	add	r2, sp, #4
 8001096:	21a8      	movs	r1, #168	; 0xa8
 8001098:	4648      	mov	r0, r9
 800109a:	f000 fc6f 	bl	800197c <SENSOR_IO_ReadMultiple>
  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800109e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	b21b      	sxth	r3, r3
 80010a6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80010aa:	4313      	orrs	r3, r2
  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80010ac:	1b5b      	subs	r3, r3, r5
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010b6:	1bf3      	subs	r3, r6, r7
 80010b8:	ee07 3a90 	vmov	s15, r3
 80010bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c4:	1b64      	subs	r4, r4, r5
 80010c6:	ee07 4a10 	vmov	s14, r4
 80010ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80010ce:	ee87 0a87 	vdiv.f32	s0, s15, s14
 80010d2:	ee07 7a90 	vmov	s15, r7
 80010d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010da:	ee70 7a27 	vadd.f32	s15, s0, s15
  tmp_f *= 10.0f;
 80010de:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80010e2:	ee67 7a80 	vmul.f32	s15, s15, s0
        : ( tmp_f <    0.0f ) ?    0.0f
 80010e6:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001118 <HTS221_H_ReadHumidity+0xdc>
 80010ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f2:	dc07      	bgt.n	8001104 <HTS221_H_ReadHumidity+0xc8>
        : tmp_f;
 80010f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fc:	d504      	bpl.n	8001108 <HTS221_H_ReadHumidity+0xcc>
 80010fe:	eddf 7a07 	vldr	s15, [pc, #28]	; 800111c <HTS221_H_ReadHumidity+0xe0>
 8001102:	e001      	b.n	8001108 <HTS221_H_ReadHumidity+0xcc>
        : ( tmp_f <    0.0f ) ?    0.0f
 8001104:	eddf 7a04 	vldr	s15, [pc, #16]	; 8001118 <HTS221_H_ReadHumidity+0xdc>
}
 8001108:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800110c:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8001110:	b003      	add	sp, #12
 8001112:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001116:	bf00      	nop
 8001118:	447a0000 	.word	0x447a0000
 800111c:	00000000 	.word	0x00000000

08001120 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8001120:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001124:	b082      	sub	sp, #8
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8001126:	fa5f f880 	uxtb.w	r8, r0
 800112a:	2302      	movs	r3, #2
 800112c:	aa01      	add	r2, sp, #4
 800112e:	21b2      	movs	r1, #178	; 0xb2
 8001130:	4640      	mov	r0, r8
 8001132:	f000 fc23 	bl	800197c <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8001136:	2135      	movs	r1, #53	; 0x35
 8001138:	4640      	mov	r0, r8
 800113a:	f000 fc09 	bl	8001950 <SENSOR_IO_Read>

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 800113e:	0207      	lsls	r7, r0, #8
 8001140:	f407 7740 	and.w	r7, r7, #768	; 0x300
 8001144:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001148:	431f      	orrs	r7, r3
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 800114a:	0184      	lsls	r4, r0, #6
 800114c:	f404 7440 	and.w	r4, r4, #768	; 0x300
 8001150:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8001154:	4304      	orrs	r4, r0
  T0_degC = T0_degC_x8_u16 >> 3;
 8001156:	08ff      	lsrs	r7, r7, #3
  T1_degC = T1_degC_x8_u16 >> 3;
 8001158:	08e4      	lsrs	r4, r4, #3

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 800115a:	2304      	movs	r3, #4
 800115c:	eb0d 0203 	add.w	r2, sp, r3
 8001160:	21bc      	movs	r1, #188	; 0xbc
 8001162:	4640      	mov	r0, r8
 8001164:	f000 fc0a 	bl	800197c <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001168:	f89d 6005 	ldrb.w	r6, [sp, #5]
 800116c:	0236      	lsls	r6, r6, #8
 800116e:	b236      	sxth	r6, r6
 8001170:	f89d 5004 	ldrb.w	r5, [sp, #4]
 8001174:	432e      	orrs	r6, r5
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8001176:	f89d 5007 	ldrb.w	r5, [sp, #7]
 800117a:	022d      	lsls	r5, r5, #8
 800117c:	b22d      	sxth	r5, r5
 800117e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001182:	431d      	orrs	r5, r3

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8001184:	2302      	movs	r3, #2
 8001186:	aa01      	add	r2, sp, #4
 8001188:	21aa      	movs	r1, #170	; 0xaa
 800118a:	4640      	mov	r0, r8
 800118c:	f000 fbf6 	bl	800197c <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001190:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8001194:	021b      	lsls	r3, r3, #8
 8001196:	b21b      	sxth	r3, r3
 8001198:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800119c:	4313      	orrs	r3, r2

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800119e:	1b9b      	subs	r3, r3, r6
 80011a0:	ee07 3a90 	vmov	s15, r3
 80011a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011a8:	1be3      	subs	r3, r4, r7
 80011aa:	ee07 3a90 	vmov	s15, r3
 80011ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b6:	1bad      	subs	r5, r5, r6
 80011b8:	ee07 5a10 	vmov	s14, r5
 80011bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80011c0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011c4:	ee07 7a90 	vmov	s15, r7
 80011c8:	eeb8 0ae7 	vcvt.f32.s32	s0, s15

  return tmp_f;
}
 80011cc:	ee36 0a80 	vadd.f32	s0, s13, s0
 80011d0:	b002      	add	sp, #8
 80011d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080011d6 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 80011d6:	b500      	push	{lr}
 80011d8:	b083      	sub	sp, #12
 80011da:	ab02      	add	r3, sp, #8
 80011dc:	e903 0003 	stmdb	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 80011e0:	f89d 2000 	ldrb.w	r2, [sp]
 80011e4:	2120      	movs	r1, #32
 80011e6:	203c      	movs	r0, #60	; 0x3c
 80011e8:	f000 fb9e 	bl	8001928 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 80011ec:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80011f0:	2121      	movs	r1, #33	; 0x21
 80011f2:	203c      	movs	r0, #60	; 0x3c
 80011f4:	f000 fb98 	bl	8001928 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 80011f8:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80011fc:	2122      	movs	r1, #34	; 0x22
 80011fe:	203c      	movs	r0, #60	; 0x3c
 8001200:	f000 fb92 	bl	8001928 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8001204:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001208:	2123      	movs	r1, #35	; 0x23
 800120a:	203c      	movs	r0, #60	; 0x3c
 800120c:	f000 fb8c 	bl	8001928 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 8001210:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8001214:	2124      	movs	r1, #36	; 0x24
 8001216:	203c      	movs	r0, #60	; 0x3c
 8001218:	f000 fb86 	bl	8001928 <SENSOR_IO_Write>
}
 800121c:	b003      	add	sp, #12
 800121e:	f85d fb04 	ldr.w	pc, [sp], #4

08001222 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8001222:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8001224:	2122      	movs	r1, #34	; 0x22
 8001226:	203c      	movs	r0, #60	; 0x3c
 8001228:	f000 fb92 	bl	8001950 <SENSOR_IO_Read>

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 800122c:	f000 02fc 	and.w	r2, r0, #252	; 0xfc

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001230:	f042 0203 	orr.w	r2, r2, #3
 8001234:	2122      	movs	r1, #34	; 0x22
 8001236:	203c      	movs	r0, #60	; 0x3c
 8001238:	f000 fb76 	bl	8001928 <SENSOR_IO_Write>
}
 800123c:	bd08      	pop	{r3, pc}

0800123e <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 800123e:	b510      	push	{r4, lr}
 8001240:	4604      	mov	r4, r0
  uint8_t ctrl = 0;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8001242:	2122      	movs	r1, #34	; 0x22
 8001244:	203c      	movs	r0, #60	; 0x3c
 8001246:	f000 fb83 	bl	8001950 <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 800124a:	f000 02df 	and.w	r2, r0, #223	; 0xdf

  /* Set Low Power Mode */
  if(status)
 800124e:	b10c      	cbz	r4, 8001254 <LIS3MDL_MagLowPower+0x16>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8001250:	f042 0220 	orr.w	r2, r2, #32
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001254:	2122      	movs	r1, #34	; 0x22
 8001256:	203c      	movs	r0, #60	; 0x3c
 8001258:	f000 fb66 	bl	8001928 <SENSOR_IO_Write>
}
 800125c:	bd10      	pop	{r4, pc}

0800125e <LIS3MDL_MagReadID>:
{
 800125e:	b508      	push	{r3, lr}
  SENSOR_IO_Init();  
 8001260:	f000 fb5a 	bl	8001918 <SENSOR_IO_Init>
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8001264:	210f      	movs	r1, #15
 8001266:	203c      	movs	r0, #60	; 0x3c
 8001268:	f000 fb72 	bl	8001950 <SENSOR_IO_Read>
}
 800126c:	bd08      	pop	{r3, pc}
	...

08001270 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8001270:	b530      	push	{r4, r5, lr}
 8001272:	b085      	sub	sp, #20
 8001274:	4604      	mov	r4, r0
  uint8_t buffer[6];
  uint8_t i = 0;
  float sensitivity = 0;
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8001276:	2121      	movs	r1, #33	; 0x21
 8001278:	203c      	movs	r0, #60	; 0x3c
 800127a:	f000 fb69 	bl	8001950 <SENSOR_IO_Read>
 800127e:	4605      	mov	r5, r0
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 8001280:	2306      	movs	r3, #6
 8001282:	466a      	mov	r2, sp
 8001284:	21a8      	movs	r1, #168	; 0xa8
 8001286:	203c      	movs	r0, #60	; 0x3c
 8001288:	f000 fb78 	bl	800197c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 800128c:	2300      	movs	r3, #0
 800128e:	e00f      	b.n	80012b0 <LIS3MDL_MagReadXYZ+0x40>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001290:	005a      	lsls	r2, r3, #1
 8001292:	1c51      	adds	r1, r2, #1
 8001294:	a804      	add	r0, sp, #16
 8001296:	4401      	add	r1, r0
 8001298:	f811 0c10 	ldrb.w	r0, [r1, #-16]
 800129c:	a904      	add	r1, sp, #16
 800129e:	440a      	add	r2, r1
 80012a0:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 80012a4:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 80012a8:	f822 1c08 	strh.w	r1, [r2, #-8]
  for(i=0; i<3; i++)
 80012ac:	3301      	adds	r3, #1
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d9ed      	bls.n	8001290 <LIS3MDL_MagReadXYZ+0x20>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 80012b4:	f005 0560 	and.w	r5, r5, #96	; 0x60
 80012b8:	2d40      	cmp	r5, #64	; 0x40
 80012ba:	d00c      	beq.n	80012d6 <LIS3MDL_MagReadXYZ+0x66>
 80012bc:	d806      	bhi.n	80012cc <LIS3MDL_MagReadXYZ+0x5c>
 80012be:	b16d      	cbz	r5, 80012dc <LIS3MDL_MagReadXYZ+0x6c>
 80012c0:	2d20      	cmp	r5, #32
 80012c2:	d10e      	bne.n	80012e2 <LIS3MDL_MagReadXYZ+0x72>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
    break;
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 80012c4:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800131c <LIS3MDL_MagReadXYZ+0xac>
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
    break;    
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 80012c8:	2300      	movs	r3, #0
 80012ca:	e023      	b.n	8001314 <LIS3MDL_MagReadXYZ+0xa4>
  switch(ctrlm & 0x60)
 80012cc:	2d60      	cmp	r5, #96	; 0x60
 80012ce:	d10b      	bne.n	80012e8 <LIS3MDL_MagReadXYZ+0x78>
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 80012d0:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001320 <LIS3MDL_MagReadXYZ+0xb0>
 80012d4:	e7f8      	b.n	80012c8 <LIS3MDL_MagReadXYZ+0x58>
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 80012d6:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001324 <LIS3MDL_MagReadXYZ+0xb4>
 80012da:	e7f5      	b.n	80012c8 <LIS3MDL_MagReadXYZ+0x58>
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 80012dc:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001328 <LIS3MDL_MagReadXYZ+0xb8>
 80012e0:	e7f2      	b.n	80012c8 <LIS3MDL_MagReadXYZ+0x58>
  switch(ctrlm & 0x60)
 80012e2:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800132c <LIS3MDL_MagReadXYZ+0xbc>
 80012e6:	e7ef      	b.n	80012c8 <LIS3MDL_MagReadXYZ+0x58>
 80012e8:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800132c <LIS3MDL_MagReadXYZ+0xbc>
 80012ec:	e7ec      	b.n	80012c8 <LIS3MDL_MagReadXYZ+0x58>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80012ee:	aa04      	add	r2, sp, #16
 80012f0:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80012f4:	f932 2c08 	ldrsh.w	r2, [r2, #-8]
 80012f8:	ee07 2a90 	vmov	s15, r2
 80012fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001300:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001304:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001308:	ee17 2a90 	vmov	r2, s15
 800130c:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
  for(i=0; i<3; i++)
 8001310:	3301      	adds	r3, #1
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2b02      	cmp	r3, #2
 8001316:	d9ea      	bls.n	80012ee <LIS3MDL_MagReadXYZ+0x7e>
  }
}
 8001318:	b005      	add	sp, #20
 800131a:	bd30      	pop	{r4, r5, pc}
 800131c:	3e947ae1 	.word	0x3e947ae1
 8001320:	3f147ae1 	.word	0x3f147ae1
 8001324:	3edc28f6 	.word	0x3edc28f6
 8001328:	3e0f5c29 	.word	0x3e0f5c29
 800132c:	00000000 	.word	0x00000000

08001330 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8001330:	b530      	push	{r4, r5, lr}
 8001332:	b083      	sub	sp, #12
 8001334:	4605      	mov	r5, r0
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
  uint8_t i;

  for(i = 0; i < 3; i++)
 8001336:	2400      	movs	r4, #0
 8001338:	e00b      	b.n	8001352 <LPS22HB_P_ReadPressure+0x22>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 800133a:	f104 0128 	add.w	r1, r4, #40	; 0x28
 800133e:	b2c9      	uxtb	r1, r1
 8001340:	b2e8      	uxtb	r0, r5
 8001342:	f000 fb05 	bl	8001950 <SENSOR_IO_Read>
 8001346:	ab02      	add	r3, sp, #8
 8001348:	4423      	add	r3, r4
 800134a:	f803 0c04 	strb.w	r0, [r3, #-4]
  for(i = 0; i < 3; i++)
 800134e:	3401      	adds	r4, #1
 8001350:	b2e4      	uxtb	r4, r4
 8001352:	2c02      	cmp	r4, #2
 8001354:	d9f1      	bls.n	800133a <LPS22HB_P_ReadPressure+0xa>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8001356:	2300      	movs	r3, #0
  uint32_t tmp = 0;
 8001358:	4619      	mov	r1, r3
 800135a:	e008      	b.n	800136e <LPS22HB_P_ReadPressure+0x3e>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 800135c:	aa02      	add	r2, sp, #8
 800135e:	441a      	add	r2, r3
 8001360:	f812 2c04 	ldrb.w	r2, [r2, #-4]
 8001364:	00d8      	lsls	r0, r3, #3
 8001366:	4082      	lsls	r2, r0
 8001368:	4311      	orrs	r1, r2
  for(i = 0; i < 3; i++)
 800136a:	3301      	adds	r3, #1
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b02      	cmp	r3, #2
 8001370:	d9f4      	bls.n	800135c <LPS22HB_P_ReadPressure+0x2c>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8001372:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
 8001376:	d001      	beq.n	800137c <LPS22HB_P_ReadPressure+0x4c>
    tmp |= 0xFF000000;
 8001378:	f041 417f 	orr.w	r1, r1, #4278190080	; 0xff000000

  raw_press = ((int32_t)tmp);

  raw_press = (raw_press * 100) / 4096;
 800137c:	2364      	movs	r3, #100	; 0x64
 800137e:	fb03 f101 	mul.w	r1, r3, r1
 8001382:	2900      	cmp	r1, #0
 8001384:	db0a      	blt.n	800139c <LPS22HB_P_ReadPressure+0x6c>
 8001386:	1309      	asrs	r1, r1, #12

  return (float)((float)raw_press / 100.0f);
 8001388:	ee07 1a90 	vmov	s15, r1
 800138c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8001390:	ed9f 0a04 	vldr	s0, [pc, #16]	; 80013a4 <LPS22HB_P_ReadPressure+0x74>
 8001394:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8001398:	b003      	add	sp, #12
 800139a:	bd30      	pop	{r4, r5, pc}
  raw_press = (raw_press * 100) / 4096;
 800139c:	f601 71ff 	addw	r1, r1, #4095	; 0xfff
 80013a0:	e7f1      	b.n	8001386 <LPS22HB_P_ReadPressure+0x56>
 80013a2:	bf00      	nop
 80013a4:	42c80000 	.word	0x42c80000

080013a8 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 80013a8:	b510      	push	{r4, lr}
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 80013aa:	b2c4      	uxtb	r4, r0
 80013ac:	211a      	movs	r1, #26
 80013ae:	4620      	mov	r0, r4
 80013b0:	f000 face 	bl	8001950 <SENSOR_IO_Read>

  tmp &= ~LPS22HB_LCEN_MASK;
 80013b4:	f000 02fe 	and.w	r2, r0, #254	; 0xfe
  tmp |= (uint8_t)0x01; /* Set low current mode */

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 80013b8:	f042 0201 	orr.w	r2, r2, #1
 80013bc:	211a      	movs	r1, #26
 80013be:	4620      	mov	r0, r4
 80013c0:	f000 fab2 	bl	8001928 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 80013c4:	2110      	movs	r1, #16
 80013c6:	4620      	mov	r0, r4
 80013c8:	f000 fac2 	bl	8001950 <SENSOR_IO_Read>
  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 80013cc:	f000 028d 	and.w	r2, r0, #141	; 0x8d
  tmp |= ((uint8_t)0x02);

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 80013d0:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 80013d4:	2110      	movs	r1, #16
 80013d6:	4620      	mov	r0, r4
 80013d8:	f000 faa6 	bl	8001928 <SENSOR_IO_Write>
}  
 80013dc:	bd10      	pop	{r4, pc}

080013de <LPS22HB_P_Init>:
{
 80013de:	b508      	push	{r3, lr}
  LPS22HB_Init(DeviceAddr);
 80013e0:	f7ff ffe2 	bl	80013a8 <LPS22HB_Init>
}
 80013e4:	bd08      	pop	{r3, pc}

080013e6 <LPS22HB_P_ReadID>:
{  
 80013e6:	b510      	push	{r4, lr}
 80013e8:	4604      	mov	r4, r0
  SENSOR_IO_Init();  
 80013ea:	f000 fa95 	bl	8001918 <SENSOR_IO_Init>
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 80013ee:	210f      	movs	r1, #15
 80013f0:	b2e0      	uxtb	r0, r4
 80013f2:	f000 faad 	bl	8001950 <SENSOR_IO_Read>
}
 80013f6:	bd10      	pop	{r4, pc}

080013f8 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80013f8:	b510      	push	{r4, lr}
 80013fa:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80013fc:	2110      	movs	r1, #16
 80013fe:	20d4      	movs	r0, #212	; 0xd4
 8001400:	f000 faa6 	bl	8001950 <SENSOR_IO_Read>

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8001404:	b2e2      	uxtb	r2, r4
  tmp &= ~(0xFC);
 8001406:	f000 0003 	and.w	r0, r0, #3
  tmp |= ctrl;
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 800140a:	4302      	orrs	r2, r0
 800140c:	2110      	movs	r1, #16
 800140e:	20d4      	movs	r0, #212	; 0xd4
 8001410:	f000 fa8a 	bl	8001928 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001414:	2112      	movs	r1, #18
 8001416:	20d4      	movs	r0, #212	; 0xd4
 8001418:	f000 fa9a 	bl	8001950 <SENSOR_IO_Read>

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
  tmp &= ~(0x44);
 800141c:	f000 02bb 	and.w	r2, r0, #187	; 0xbb
  tmp |= ctrl; 
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8001420:	ea42 2214 	orr.w	r2, r2, r4, lsr #8
 8001424:	2112      	movs	r1, #18
 8001426:	20d4      	movs	r0, #212	; 0xd4
 8001428:	f000 fa7e 	bl	8001928 <SENSOR_IO_Write>
}
 800142c:	bd10      	pop	{r4, pc}

0800142e <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 800142e:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001430:	2110      	movs	r1, #16
 8001432:	20d4      	movs	r0, #212	; 0xd4
 8001434:	f000 fa8c 	bl	8001950 <SENSOR_IO_Read>

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8001438:	f000 020f 	and.w	r2, r0, #15
 800143c:	2110      	movs	r1, #16
 800143e:	20d4      	movs	r0, #212	; 0xd4
 8001440:	f000 fa72 	bl	8001928 <SENSOR_IO_Write>
}
 8001444:	bd08      	pop	{r3, pc}

08001446 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8001446:	b510      	push	{r4, lr}
 8001448:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 800144a:	2115      	movs	r1, #21
 800144c:	20d4      	movs	r0, #212	; 0xd4
 800144e:	f000 fa7f 	bl	8001950 <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8001452:	f000 02ef 	and.w	r2, r0, #239	; 0xef

  /* Set Low Power Mode */
  if(status)
 8001456:	b10c      	cbz	r4, 800145c <LSM6DSL_AccLowPower+0x16>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8001458:	f042 0210 	orr.w	r2, r2, #16
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 800145c:	2115      	movs	r1, #21
 800145e:	20d4      	movs	r0, #212	; 0xd4
 8001460:	f000 fa62 	bl	8001928 <SENSOR_IO_Write>
}
 8001464:	bd10      	pop	{r4, pc}

08001466 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8001466:	b510      	push	{r4, lr}
 8001468:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800146a:	2111      	movs	r1, #17
 800146c:	20d4      	movs	r0, #212	; 0xd4
 800146e:	f000 fa6f 	bl	8001950 <SENSOR_IO_Read>

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8001472:	b2e2      	uxtb	r2, r4
  tmp &= ~(0xFC);
 8001474:	f000 0003 	and.w	r0, r0, #3
  tmp |= ctrl;
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 8001478:	4302      	orrs	r2, r0
 800147a:	2111      	movs	r1, #17
 800147c:	20d4      	movs	r0, #212	; 0xd4
 800147e:	f000 fa53 	bl	8001928 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001482:	2112      	movs	r1, #18
 8001484:	20d4      	movs	r0, #212	; 0xd4
 8001486:	f000 fa63 	bl	8001950 <SENSOR_IO_Read>

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
  tmp &= ~(0x44);
 800148a:	f000 02bb 	and.w	r2, r0, #187	; 0xbb
  tmp |= ctrl; 
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800148e:	ea42 2214 	orr.w	r2, r2, r4, lsr #8
 8001492:	2112      	movs	r1, #18
 8001494:	20d4      	movs	r0, #212	; 0xd4
 8001496:	f000 fa47 	bl	8001928 <SENSOR_IO_Write>
}
 800149a:	bd10      	pop	{r4, pc}

0800149c <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 800149c:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800149e:	2111      	movs	r1, #17
 80014a0:	20d4      	movs	r0, #212	; 0xd4
 80014a2:	f000 fa55 	bl	8001950 <SENSOR_IO_Read>

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 80014a6:	f000 020f 	and.w	r2, r0, #15
 80014aa:	2111      	movs	r1, #17
 80014ac:	20d4      	movs	r0, #212	; 0xd4
 80014ae:	f000 fa3b 	bl	8001928 <SENSOR_IO_Write>
}
 80014b2:	bd08      	pop	{r3, pc}

080014b4 <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 80014b4:	b510      	push	{r4, lr}
 80014b6:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 80014b8:	2116      	movs	r1, #22
 80014ba:	20d4      	movs	r0, #212	; 0xd4
 80014bc:	f000 fa48 	bl	8001950 <SENSOR_IO_Read>

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 80014c0:	f000 027f 	and.w	r2, r0, #127	; 0x7f

  /* Set Low Power Mode */
  if(status)
 80014c4:	b10c      	cbz	r4, 80014ca <LSM6DSL_GyroLowPower+0x16>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 80014c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 80014ca:	2116      	movs	r1, #22
 80014cc:	20d4      	movs	r0, #212	; 0xd4
 80014ce:	f000 fa2b 	bl	8001928 <SENSOR_IO_Write>
}
 80014d2:	bd10      	pop	{r4, pc}

080014d4 <LSM6DSL_AccReadID>:
{  
 80014d4:	b508      	push	{r3, lr}
  SENSOR_IO_Init();
 80014d6:	f000 fa1f 	bl	8001918 <SENSOR_IO_Init>
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 80014da:	210f      	movs	r1, #15
 80014dc:	20d4      	movs	r0, #212	; 0xd4
 80014de:	f000 fa37 	bl	8001950 <SENSOR_IO_Read>
}
 80014e2:	bd08      	pop	{r3, pc}

080014e4 <LSM6DSL_GyroReadID>:
{
 80014e4:	b508      	push	{r3, lr}
  SENSOR_IO_Init();  
 80014e6:	f000 fa17 	bl	8001918 <SENSOR_IO_Init>
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 80014ea:	210f      	movs	r1, #15
 80014ec:	20d4      	movs	r0, #212	; 0xd4
 80014ee:	f000 fa2f 	bl	8001950 <SENSOR_IO_Read>
}
 80014f2:	bd08      	pop	{r3, pc}

080014f4 <LSM6DSL_AccReadXYZ>:
{
 80014f4:	b530      	push	{r4, r5, lr}
 80014f6:	b085      	sub	sp, #20
 80014f8:	4604      	mov	r4, r0
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80014fa:	2110      	movs	r1, #16
 80014fc:	20d4      	movs	r0, #212	; 0xd4
 80014fe:	f000 fa27 	bl	8001950 <SENSOR_IO_Read>
 8001502:	4605      	mov	r5, r0
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8001504:	2306      	movs	r3, #6
 8001506:	466a      	mov	r2, sp
 8001508:	2128      	movs	r1, #40	; 0x28
 800150a:	20d4      	movs	r0, #212	; 0xd4
 800150c:	f000 fa36 	bl	800197c <SENSOR_IO_ReadMultiple>
  for(i=0; i<3; i++)
 8001510:	2300      	movs	r3, #0
 8001512:	e00f      	b.n	8001534 <LSM6DSL_AccReadXYZ+0x40>
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001514:	005a      	lsls	r2, r3, #1
 8001516:	1c51      	adds	r1, r2, #1
 8001518:	a804      	add	r0, sp, #16
 800151a:	4401      	add	r1, r0
 800151c:	f811 0c10 	ldrb.w	r0, [r1, #-16]
 8001520:	a904      	add	r1, sp, #16
 8001522:	440a      	add	r2, r1
 8001524:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 8001528:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800152c:	f822 1c08 	strh.w	r1, [r2, #-8]
  for(i=0; i<3; i++)
 8001530:	3301      	adds	r3, #1
 8001532:	b2db      	uxtb	r3, r3
 8001534:	2b02      	cmp	r3, #2
 8001536:	d9ed      	bls.n	8001514 <LSM6DSL_AccReadXYZ+0x20>
  switch(ctrlx & 0x0C)
 8001538:	f005 050c 	and.w	r5, r5, #12
 800153c:	2d0c      	cmp	r5, #12
 800153e:	d808      	bhi.n	8001552 <LSM6DSL_AccReadXYZ+0x5e>
 8001540:	e8df f005 	tbb	[pc, r5]
 8001544:	07070714 	.word	0x07070714
 8001548:	07070711 	.word	0x07070711
 800154c:	0707070b 	.word	0x0707070b
 8001550:	0e          	.byte	0x0e
 8001551:	00          	.byte	0x00
  for(i=0; i<3; i++)
 8001552:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80015a0 <LSM6DSL_AccReadXYZ+0xac>
  for(i=0; i<3; i++)
 8001556:	2300      	movs	r3, #0
 8001558:	e01e      	b.n	8001598 <LSM6DSL_AccReadXYZ+0xa4>
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800155a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80015a4 <LSM6DSL_AccReadXYZ+0xb0>
    break;
 800155e:	e7fa      	b.n	8001556 <LSM6DSL_AccReadXYZ+0x62>
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8001560:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80015a8 <LSM6DSL_AccReadXYZ+0xb4>
    break;
 8001564:	e7f7      	b.n	8001556 <LSM6DSL_AccReadXYZ+0x62>
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8001566:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80015ac <LSM6DSL_AccReadXYZ+0xb8>
    break;    
 800156a:	e7f4      	b.n	8001556 <LSM6DSL_AccReadXYZ+0x62>
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 800156c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80015b0 <LSM6DSL_AccReadXYZ+0xbc>
 8001570:	e7f1      	b.n	8001556 <LSM6DSL_AccReadXYZ+0x62>
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8001572:	aa04      	add	r2, sp, #16
 8001574:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8001578:	f932 2c08 	ldrsh.w	r2, [r2, #-8]
 800157c:	ee07 2a90 	vmov	s15, r2
 8001580:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001584:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800158c:	ee17 2a90 	vmov	r2, s15
 8001590:	f824 2013 	strh.w	r2, [r4, r3, lsl #1]
  for(i=0; i<3; i++)
 8001594:	3301      	adds	r3, #1
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d9ea      	bls.n	8001572 <LSM6DSL_AccReadXYZ+0x7e>
}
 800159c:	b005      	add	sp, #20
 800159e:	bd30      	pop	{r4, r5, pc}
 80015a0:	00000000 	.word	0x00000000
 80015a4:	3df9db23 	.word	0x3df9db23
 80015a8:	3e79db23 	.word	0x3e79db23
 80015ac:	3ef9db23 	.word	0x3ef9db23
 80015b0:	3d79db23 	.word	0x3d79db23

080015b4 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 80015b4:	b530      	push	{r4, r5, lr}
 80015b6:	b085      	sub	sp, #20
 80015b8:	4604      	mov	r4, r0
  uint8_t buffer[6];
  uint8_t i = 0;
  float sensitivity = 0;
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 80015ba:	2111      	movs	r1, #17
 80015bc:	20d4      	movs	r0, #212	; 0xd4
 80015be:	f000 f9c7 	bl	8001950 <SENSOR_IO_Read>
 80015c2:	4605      	mov	r5, r0
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 80015c4:	2306      	movs	r3, #6
 80015c6:	466a      	mov	r2, sp
 80015c8:	2122      	movs	r1, #34	; 0x22
 80015ca:	20d4      	movs	r0, #212	; 0xd4
 80015cc:	f000 f9d6 	bl	800197c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80015d0:	2300      	movs	r3, #0
 80015d2:	e00f      	b.n	80015f4 <LSM6DSL_GyroReadXYZAngRate+0x40>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80015d4:	005a      	lsls	r2, r3, #1
 80015d6:	1c51      	adds	r1, r2, #1
 80015d8:	a804      	add	r0, sp, #16
 80015da:	4401      	add	r1, r0
 80015dc:	f811 0c10 	ldrb.w	r0, [r1, #-16]
 80015e0:	a904      	add	r1, sp, #16
 80015e2:	440a      	add	r2, r1
 80015e4:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 80015e8:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 80015ec:	f822 1c08 	strh.w	r1, [r2, #-8]
  for(i=0; i<3; i++)
 80015f0:	3301      	adds	r3, #1
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d9ed      	bls.n	80015d4 <LSM6DSL_GyroReadXYZAngRate+0x20>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 80015f8:	f005 050c 	and.w	r5, r5, #12
 80015fc:	2d0c      	cmp	r5, #12
 80015fe:	d808      	bhi.n	8001612 <LSM6DSL_GyroReadXYZAngRate+0x5e>
 8001600:	e8df f005 	tbb	[pc, r5]
 8001604:	07070714 	.word	0x07070714
 8001608:	0707070b 	.word	0x0707070b
 800160c:	0707070e 	.word	0x0707070e
 8001610:	11          	.byte	0x11
 8001611:	00          	.byte	0x00
  for(i=0; i<3; i++)
 8001612:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800165c <LSM6DSL_GyroReadXYZAngRate+0xa8>
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
    break;    
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8001616:	2300      	movs	r3, #0
 8001618:	e01c      	b.n	8001654 <LSM6DSL_GyroReadXYZAngRate+0xa0>
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 800161a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001660 <LSM6DSL_GyroReadXYZAngRate+0xac>
    break;
 800161e:	e7fa      	b.n	8001616 <LSM6DSL_GyroReadXYZAngRate+0x62>
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 8001620:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001664 <LSM6DSL_GyroReadXYZAngRate+0xb0>
    break;
 8001624:	e7f7      	b.n	8001616 <LSM6DSL_GyroReadXYZAngRate+0x62>
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 8001626:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001668 <LSM6DSL_GyroReadXYZAngRate+0xb4>
    break;    
 800162a:	e7f4      	b.n	8001616 <LSM6DSL_GyroReadXYZAngRate+0x62>
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 800162c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800166c <LSM6DSL_GyroReadXYZAngRate+0xb8>
 8001630:	e7f1      	b.n	8001616 <LSM6DSL_GyroReadXYZAngRate+0x62>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 8001632:	aa04      	add	r2, sp, #16
 8001634:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8001638:	f932 2c08 	ldrsh.w	r2, [r2, #-8]
 800163c:	ee07 2a90 	vmov	s15, r2
 8001640:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8001644:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001648:	ee67 7a87 	vmul.f32	s15, s15, s14
 800164c:	edc2 7a00 	vstr	s15, [r2]
  for(i=0; i<3; i++)
 8001650:	3301      	adds	r3, #1
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b02      	cmp	r3, #2
 8001656:	d9ec      	bls.n	8001632 <LSM6DSL_GyroReadXYZAngRate+0x7e>
  }
}
 8001658:	b005      	add	sp, #20
 800165a:	bd30      	pop	{r4, r5, pc}
 800165c:	00000000 	.word	0x00000000
 8001660:	418c0000 	.word	0x418c0000
 8001664:	420c0000 	.word	0x420c0000
 8001668:	428c0000 	.word	0x428c0000
 800166c:	410c0000 	.word	0x410c0000

08001670 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001670:	b530      	push	{r4, r5, lr}
 8001672:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001674:	4c20      	ldr	r4, [pc, #128]	; (80016f8 <I2Cx_MspInit+0x88>)
 8001676:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001678:	f043 0302 	orr.w	r3, r3, #2
 800167c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800167e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	9301      	str	r3, [sp, #4]
 8001686:	9b01      	ldr	r3, [sp, #4]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001688:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800168c:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800168e:	2312      	movs	r3, #18
 8001690:	9304      	str	r3, [sp, #16]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001692:	2301      	movs	r3, #1
 8001694:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001696:	2303      	movs	r3, #3
 8001698:	9306      	str	r3, [sp, #24]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800169a:	2304      	movs	r3, #4
 800169c:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800169e:	4d17      	ldr	r5, [pc, #92]	; (80016fc <I2Cx_MspInit+0x8c>)
 80016a0:	a903      	add	r1, sp, #12
 80016a2:	4628      	mov	r0, r5
 80016a4:	f004 faee 	bl	8005c84 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80016a8:	a903      	add	r1, sp, #12
 80016aa:	4628      	mov	r0, r5
 80016ac:	f004 faea 	bl	8005c84 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80016b0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80016b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016b6:	65a3      	str	r3, [r4, #88]	; 0x58
 80016b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80016ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016be:	9302      	str	r3, [sp, #8]
 80016c0:	9b02      	ldr	r3, [sp, #8]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80016c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016c8:	63a3      	str	r3, [r4, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80016ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016cc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80016d0:	63a3      	str	r3, [r4, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	210f      	movs	r1, #15
 80016d6:	2021      	movs	r0, #33	; 0x21
 80016d8:	f004 fa30 	bl	8005b3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80016dc:	2021      	movs	r0, #33	; 0x21
 80016de:	f004 fa61 	bl	8005ba4 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80016e2:	2200      	movs	r2, #0
 80016e4:	210f      	movs	r1, #15
 80016e6:	2022      	movs	r0, #34	; 0x22
 80016e8:	f004 fa28 	bl	8005b3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80016ec:	2022      	movs	r0, #34	; 0x22
 80016ee:	f004 fa59 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
}
 80016f2:	b009      	add	sp, #36	; 0x24
 80016f4:	bd30      	pop	{r4, r5, pc}
 80016f6:	bf00      	nop
 80016f8:	40021000 	.word	0x40021000
 80016fc:	48000400 	.word	0x48000400

08001700 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001700:	b538      	push	{r3, r4, r5, lr}
 8001702:	4604      	mov	r4, r0
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001704:	4b0a      	ldr	r3, [pc, #40]	; (8001730 <I2Cx_Init+0x30>)
 8001706:	6003      	str	r3, [r0, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001708:	4b0a      	ldr	r3, [pc, #40]	; (8001734 <I2Cx_Init+0x34>)
 800170a:	6043      	str	r3, [r0, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800170c:	2500      	movs	r5, #0
 800170e:	6085      	str	r5, [r0, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001710:	2301      	movs	r3, #1
 8001712:	60c3      	str	r3, [r0, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001714:	6105      	str	r5, [r0, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001716:	6145      	str	r5, [r0, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001718:	61c5      	str	r5, [r0, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800171a:	6205      	str	r5, [r0, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800171c:	f7ff ffa8 	bl	8001670 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001720:	4620      	mov	r0, r4
 8001722:	f004 fe4d 	bl	80063c0 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001726:	4629      	mov	r1, r5
 8001728:	4620      	mov	r0, r4
 800172a:	f005 fcf6 	bl	800711a <HAL_I2CEx_ConfigAnalogFilter>
}
 800172e:	bd38      	pop	{r3, r4, r5, pc}
 8001730:	40005800 	.word	0x40005800
 8001734:	00702681 	.word	0x00702681

08001738 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001738:	b510      	push	{r4, lr}
 800173a:	4604      	mov	r4, r0
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800173c:	f004 fe9e 	bl	800647c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001740:	4620      	mov	r0, r4
 8001742:	f7ff ffdd 	bl	8001700 <I2Cx_Init>
}
 8001746:	bd10      	pop	{r4, pc}

08001748 <I2Cx_WriteMultiple>:
{
 8001748:	b570      	push	{r4, r5, r6, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	4605      	mov	r5, r0
 800174e:	460c      	mov	r4, r1
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001750:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001754:	9102      	str	r1, [sp, #8]
 8001756:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800175a:	9101      	str	r1, [sp, #4]
 800175c:	9908      	ldr	r1, [sp, #32]
 800175e:	9100      	str	r1, [sp, #0]
 8001760:	4621      	mov	r1, r4
 8001762:	f005 f821 	bl	80067a8 <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 8001766:	4606      	mov	r6, r0
 8001768:	b910      	cbnz	r0, 8001770 <I2Cx_WriteMultiple+0x28>
}
 800176a:	4630      	mov	r0, r6
 800176c:	b004      	add	sp, #16
 800176e:	bd70      	pop	{r4, r5, r6, pc}
    I2Cx_Error(i2c_handler, Addr);
 8001770:	4621      	mov	r1, r4
 8001772:	4628      	mov	r0, r5
 8001774:	f7ff ffe0 	bl	8001738 <I2Cx_Error>
 8001778:	e7f7      	b.n	800176a <I2Cx_WriteMultiple+0x22>

0800177a <I2Cx_ReadMultiple>:
{
 800177a:	b570      	push	{r4, r5, r6, lr}
 800177c:	b084      	sub	sp, #16
 800177e:	4605      	mov	r5, r0
 8001780:	460c      	mov	r4, r1
  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001782:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001786:	9102      	str	r1, [sp, #8]
 8001788:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 800178c:	9101      	str	r1, [sp, #4]
 800178e:	9908      	ldr	r1, [sp, #32]
 8001790:	9100      	str	r1, [sp, #0]
 8001792:	4621      	mov	r1, r4
 8001794:	f005 f8dc 	bl	8006950 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8001798:	4606      	mov	r6, r0
 800179a:	b910      	cbnz	r0, 80017a2 <I2Cx_ReadMultiple+0x28>
}
 800179c:	4630      	mov	r0, r6
 800179e:	b004      	add	sp, #16
 80017a0:	bd70      	pop	{r4, r5, r6, pc}
    I2Cx_Error(i2c_handler, Addr);
 80017a2:	4621      	mov	r1, r4
 80017a4:	4628      	mov	r0, r5
 80017a6:	f7ff ffc7 	bl	8001738 <I2Cx_Error>
 80017aa:	e7f7      	b.n	800179c <I2Cx_ReadMultiple+0x22>

080017ac <BSP_LED_Init>:
{
 80017ac:	b500      	push	{lr}
 80017ae:	b087      	sub	sp, #28
  LEDx_GPIO_CLK_ENABLE(Led);
 80017b0:	4602      	mov	r2, r0
 80017b2:	b948      	cbnz	r0, 80017c8 <BSP_LED_Init+0x1c>
 80017b4:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <BSP_LED_Init+0x40>)
 80017b6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80017b8:	f041 0102 	orr.w	r1, r1, #2
 80017bc:	64d9      	str	r1, [r3, #76]	; 0x4c
 80017be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c0:	f003 0302 	and.w	r3, r3, #2
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	9b00      	ldr	r3, [sp, #0]
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 80017c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017cc:	9301      	str	r3, [sp, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80017ce:	2301      	movs	r3, #1
 80017d0:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80017d6:	2302      	movs	r3, #2
 80017d8:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 80017da:	a901      	add	r1, sp, #4
 80017dc:	4b04      	ldr	r3, [pc, #16]	; (80017f0 <BSP_LED_Init+0x44>)
 80017de:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80017e2:	f004 fa4f 	bl	8005c84 <HAL_GPIO_Init>
}
 80017e6:	b007      	add	sp, #28
 80017e8:	f85d fb04 	ldr.w	pc, [sp], #4
 80017ec:	40021000 	.word	0x40021000
 80017f0:	200000d4 	.word	0x200000d4

080017f4 <BSP_PB_Init>:
{
 80017f4:	b530      	push	{r4, r5, lr}
 80017f6:	b087      	sub	sp, #28
 80017f8:	4605      	mov	r5, r0
  USER_BUTTON_GPIO_CLK_ENABLE();
 80017fa:	4b1c      	ldr	r3, [pc, #112]	; (800186c <BSP_PB_Init+0x78>)
 80017fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017fe:	f042 0204 	orr.w	r2, r2, #4
 8001802:	64da      	str	r2, [r3, #76]	; 0x4c
 8001804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	9300      	str	r3, [sp, #0]
 800180c:	9b00      	ldr	r3, [sp, #0]
  if(ButtonMode == BUTTON_MODE_GPIO)
 800180e:	460c      	mov	r4, r1
 8001810:	b119      	cbz	r1, 800181a <BSP_PB_Init+0x26>
  if(ButtonMode == BUTTON_MODE_EXTI)
 8001812:	2c01      	cmp	r4, #1
 8001814:	d011      	beq.n	800183a <BSP_PB_Init+0x46>
}
 8001816:	b007      	add	sp, #28
 8001818:	bd30      	pop	{r4, r5, pc}
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 800181a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800181e:	9301      	str	r3, [sp, #4]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001820:	2300      	movs	r3, #0
 8001822:	9302      	str	r3, [sp, #8]
    gpio_init_structure.Pull = GPIO_PULLUP;
 8001824:	2301      	movs	r3, #1
 8001826:	9303      	str	r3, [sp, #12]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001828:	2302      	movs	r3, #2
 800182a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800182c:	a901      	add	r1, sp, #4
 800182e:	4b10      	ldr	r3, [pc, #64]	; (8001870 <BSP_PB_Init+0x7c>)
 8001830:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001834:	f004 fa26 	bl	8005c84 <HAL_GPIO_Init>
 8001838:	e7eb      	b.n	8001812 <BSP_PB_Init+0x1e>
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 800183a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800183e:	9301      	str	r3, [sp, #4]
    gpio_init_structure.Pull = GPIO_PULLUP;
 8001840:	2301      	movs	r3, #1
 8001842:	9303      	str	r3, [sp, #12]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001844:	2303      	movs	r3, #3
 8001846:	9304      	str	r3, [sp, #16]
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001848:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <BSP_PB_Init+0x80>)
 800184a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800184c:	a901      	add	r1, sp, #4
 800184e:	4b08      	ldr	r3, [pc, #32]	; (8001870 <BSP_PB_Init+0x7c>)
 8001850:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8001854:	f004 fa16 	bl	8005c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8001858:	2200      	movs	r2, #0
 800185a:	210f      	movs	r1, #15
 800185c:	2028      	movs	r0, #40	; 0x28
 800185e:	f004 f96d 	bl	8005b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8001862:	2028      	movs	r0, #40	; 0x28
 8001864:	f004 f99e 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
}
 8001868:	e7d5      	b.n	8001816 <BSP_PB_Init+0x22>
 800186a:	bf00      	nop
 800186c:	40021000 	.word	0x40021000
 8001870:	200000c4 	.word	0x200000c4
 8001874:	10110000 	.word	0x10110000

08001878 <BSP_COM_Init>:
{
 8001878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800187a:	b089      	sub	sp, #36	; 0x24
 800187c:	460d      	mov	r5, r1
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 800187e:	4604      	mov	r4, r0
 8001880:	b948      	cbnz	r0, 8001896 <BSP_COM_Init+0x1e>
 8001882:	4b21      	ldr	r3, [pc, #132]	; (8001908 <BSP_COM_Init+0x90>)
 8001884:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001886:	f042 0202 	orr.w	r2, r2, #2
 800188a:	64da      	str	r2, [r3, #76]	; 0x4c
 800188c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	9b00      	ldr	r3, [sp, #0]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 8001896:	b94c      	cbnz	r4, 80018ac <BSP_COM_Init+0x34>
 8001898:	4b1b      	ldr	r3, [pc, #108]	; (8001908 <BSP_COM_Init+0x90>)
 800189a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800189c:	f042 0202 	orr.w	r2, r2, #2
 80018a0:	64da      	str	r2, [r3, #76]	; 0x4c
 80018a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	9301      	str	r3, [sp, #4]
 80018aa:	9b01      	ldr	r3, [sp, #4]
  DISCOVERY_COMx_CLK_ENABLE(COM);
 80018ac:	b94c      	cbnz	r4, 80018c2 <BSP_COM_Init+0x4a>
 80018ae:	4b16      	ldr	r3, [pc, #88]	; (8001908 <BSP_COM_Init+0x90>)
 80018b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80018b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80018b6:	661a      	str	r2, [r3, #96]	; 0x60
 80018b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018be:	9302      	str	r3, [sp, #8]
 80018c0:	9b02      	ldr	r3, [sp, #8]
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 80018c2:	2340      	movs	r3, #64	; 0x40
 80018c4:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80018c6:	2602      	movs	r6, #2
 80018c8:	9604      	str	r6, [sp, #16]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80018ca:	9606      	str	r6, [sp, #24]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 80018d0:	2707      	movs	r7, #7
 80018d2:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 80018d4:	a903      	add	r1, sp, #12
 80018d6:	4b0d      	ldr	r3, [pc, #52]	; (800190c <BSP_COM_Init+0x94>)
 80018d8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80018dc:	f004 f9d2 	bl	8005c84 <HAL_GPIO_Init>
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80018e4:	9604      	str	r6, [sp, #16]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 80018e6:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 80018e8:	a903      	add	r1, sp, #12
 80018ea:	4b09      	ldr	r3, [pc, #36]	; (8001910 <BSP_COM_Init+0x98>)
 80018ec:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80018f0:	f004 f9c8 	bl	8005c84 <HAL_GPIO_Init>
  huart->Instance = COM_USART[COM];
 80018f4:	4b07      	ldr	r3, [pc, #28]	; (8001914 <BSP_COM_Init+0x9c>)
 80018f6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80018fa:	602b      	str	r3, [r5, #0]
  HAL_UART_Init(huart);
 80018fc:	4628      	mov	r0, r5
 80018fe:	f007 fede 	bl	80096be <HAL_UART_Init>
}
 8001902:	b009      	add	sp, #36	; 0x24
 8001904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001906:	bf00      	nop
 8001908:	40021000 	.word	0x40021000
 800190c:	200000cc 	.word	0x200000cc
 8001910:	200000c8 	.word	0x200000c8
 8001914:	200000d0 	.word	0x200000d0

08001918 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001918:	b508      	push	{r3, lr}
  I2Cx_Init(&hI2cHandler);
 800191a:	4802      	ldr	r0, [pc, #8]	; (8001924 <SENSOR_IO_Init+0xc>)
 800191c:	f7ff fef0 	bl	8001700 <I2Cx_Init>
}
 8001920:	bd08      	pop	{r3, pc}
 8001922:	bf00      	nop
 8001924:	2000250c 	.word	0x2000250c

08001928 <SENSOR_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001928:	b500      	push	{lr}
 800192a:	b085      	sub	sp, #20
 800192c:	f88d 200f 	strb.w	r2, [sp, #15]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001930:	2301      	movs	r3, #1
 8001932:	9301      	str	r3, [sp, #4]
 8001934:	f10d 020f 	add.w	r2, sp, #15
 8001938:	9200      	str	r2, [sp, #0]
 800193a:	460a      	mov	r2, r1
 800193c:	4601      	mov	r1, r0
 800193e:	4803      	ldr	r0, [pc, #12]	; (800194c <SENSOR_IO_Write+0x24>)
 8001940:	f7ff ff02 	bl	8001748 <I2Cx_WriteMultiple>
}
 8001944:	b005      	add	sp, #20
 8001946:	f85d fb04 	ldr.w	pc, [sp], #4
 800194a:	bf00      	nop
 800194c:	2000250c 	.word	0x2000250c

08001950 <SENSOR_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001950:	b500      	push	{lr}
 8001952:	b085      	sub	sp, #20
 8001954:	460a      	mov	r2, r1
  uint8_t read_value = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	f88d 300f 	strb.w	r3, [sp, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800195c:	2301      	movs	r3, #1
 800195e:	9301      	str	r3, [sp, #4]
 8001960:	f10d 010f 	add.w	r1, sp, #15
 8001964:	9100      	str	r1, [sp, #0]
 8001966:	4601      	mov	r1, r0
 8001968:	4803      	ldr	r0, [pc, #12]	; (8001978 <SENSOR_IO_Read+0x28>)
 800196a:	f7ff ff06 	bl	800177a <I2Cx_ReadMultiple>

  return read_value;
}
 800196e:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8001972:	b005      	add	sp, #20
 8001974:	f85d fb04 	ldr.w	pc, [sp], #4
 8001978:	2000250c 	.word	0x2000250c

0800197c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 800197c:	b500      	push	{lr}
 800197e:	b083      	sub	sp, #12
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	9200      	str	r2, [sp, #0]
 8001984:	2301      	movs	r3, #1
 8001986:	460a      	mov	r2, r1
 8001988:	4601      	mov	r1, r0
 800198a:	4803      	ldr	r0, [pc, #12]	; (8001998 <SENSOR_IO_ReadMultiple+0x1c>)
 800198c:	f7ff fef5 	bl	800177a <I2Cx_ReadMultiple>
}
 8001990:	b280      	uxth	r0, r0
 8001992:	b003      	add	sp, #12
 8001994:	f85d fb04 	ldr.w	pc, [sp], #4
 8001998:	2000250c 	.word	0x2000250c

0800199c <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 800199c:	b508      	push	{r3, lr}
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 800199e:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <BSP_ACCELERO_Init+0x24>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	4798      	blx	r3
 80019a4:	286a      	cmp	r0, #106	; 0x6a
 80019a6:	d001      	beq.n	80019ac <BSP_ACCELERO_Init+0x10>
  {
    ret = ACCELERO_ERROR;
 80019a8:	2001      	movs	r0, #1
    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
  }  

  return ret;
}
 80019aa:	bd08      	pop	{r3, pc}
    AccelerometerDrv = &Lsm6dslAccDrv;
 80019ac:	4b04      	ldr	r3, [pc, #16]	; (80019c0 <BSP_ACCELERO_Init+0x24>)
 80019ae:	4a05      	ldr	r2, [pc, #20]	; (80019c4 <BSP_ACCELERO_Init+0x28>)
 80019b0:	6013      	str	r3, [r2, #0]
    AccelerometerDrv->Init(ctrl);
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f244 4030 	movw	r0, #17456	; 0x4430
 80019b8:	4798      	blx	r3
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80019ba:	2000      	movs	r0, #0
 80019bc:	e7f5      	b.n	80019aa <BSP_ACCELERO_Init+0xe>
 80019be:	bf00      	nop
 80019c0:	2000005c 	.word	0x2000005c
 80019c4:	2000071c 	.word	0x2000071c

080019c8 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80019c8:	b508      	push	{r3, lr}
  if(AccelerometerDrv != NULL)
 80019ca:	4b03      	ldr	r3, [pc, #12]	; (80019d8 <BSP_ACCELERO_AccGetXYZ+0x10>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	b113      	cbz	r3, 80019d6 <BSP_ACCELERO_AccGetXYZ+0xe>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	b103      	cbz	r3, 80019d6 <BSP_ACCELERO_AccGetXYZ+0xe>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80019d4:	4798      	blx	r3
    }
  }
}
 80019d6:	bd08      	pop	{r3, pc}
 80019d8:	2000071c 	.word	0x2000071c

080019dc <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 80019dc:	b508      	push	{r3, lr}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80019de:	4b08      	ldr	r3, [pc, #32]	; (8001a00 <BSP_GYRO_Init+0x24>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	4798      	blx	r3
 80019e4:	286a      	cmp	r0, #106	; 0x6a
 80019e6:	d001      	beq.n	80019ec <BSP_GYRO_Init+0x10>
  {
    ret = GYRO_ERROR;
 80019e8:	2001      	movs	r0, #1
    
    ret = GYRO_OK;
  }
  
  return ret;
}
 80019ea:	bd08      	pop	{r3, pc}
    GyroscopeDrv = &Lsm6dslGyroDrv;
 80019ec:	4b04      	ldr	r3, [pc, #16]	; (8001a00 <BSP_GYRO_Init+0x24>)
 80019ee:	4a05      	ldr	r2, [pc, #20]	; (8001a04 <BSP_GYRO_Init+0x28>)
 80019f0:	6013      	str	r3, [r2, #0]
    GyroscopeDrv->Init(ctrl);
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f244 403c 	movw	r0, #17468	; 0x443c
 80019f8:	4798      	blx	r3
    ret = GYRO_OK;
 80019fa:	2000      	movs	r0, #0
 80019fc:	e7f5      	b.n	80019ea <BSP_GYRO_Init+0xe>
 80019fe:	bf00      	nop
 8001a00:	20000090 	.word	0x20000090
 8001a04:	20000720 	.word	0x20000720

08001a08 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8001a08:	b508      	push	{r3, lr}
  if(GyroscopeDrv != NULL)
 8001a0a:	4b03      	ldr	r3, [pc, #12]	; (8001a18 <BSP_GYRO_GetXYZ+0x10>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	b113      	cbz	r3, 8001a16 <BSP_GYRO_GetXYZ+0xe>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	b103      	cbz	r3, 8001a16 <BSP_GYRO_GetXYZ+0xe>
    {
      GyroscopeDrv->GetXYZ(pfData);
 8001a14:	4798      	blx	r3
    }
  }
}
 8001a16:	bd08      	pop	{r3, pc}
 8001a18:	20000720 	.word	0x20000720

08001a1c <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8001a1c:	b508      	push	{r3, lr}
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8001a1e:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <BSP_HSENSOR_Init+0x24>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	20be      	movs	r0, #190	; 0xbe
 8001a24:	4798      	blx	r3
 8001a26:	28bc      	cmp	r0, #188	; 0xbc
 8001a28:	d001      	beq.n	8001a2e <BSP_HSENSOR_Init+0x12>
  {
    ret = HSENSOR_ERROR;
 8001a2a:	2001      	movs	r0, #1
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
    ret = HSENSOR_OK;
  }
  
  return ret;
}
 8001a2c:	bd08      	pop	{r3, pc}
    Hsensor_drv = &HTS221_H_Drv;
 8001a2e:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <BSP_HSENSOR_Init+0x24>)
 8001a30:	4a04      	ldr	r2, [pc, #16]	; (8001a44 <BSP_HSENSOR_Init+0x28>)
 8001a32:	6013      	str	r3, [r2, #0]
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	20be      	movs	r0, #190	; 0xbe
 8001a38:	4798      	blx	r3
    ret = HSENSOR_OK;
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	e7f6      	b.n	8001a2c <BSP_HSENSOR_Init+0x10>
 8001a3e:	bf00      	nop
 8001a40:	20000000 	.word	0x20000000
 8001a44:	20000724 	.word	0x20000724

08001a48 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8001a48:	b508      	push	{r3, lr}
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8001a4a:	4b03      	ldr	r3, [pc, #12]	; (8001a58 <BSP_HSENSOR_ReadHumidity+0x10>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	20be      	movs	r0, #190	; 0xbe
 8001a52:	4798      	blx	r3
}
 8001a54:	bd08      	pop	{r3, pc}
 8001a56:	bf00      	nop
 8001a58:	20000724 	.word	0x20000724

08001a5c <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8001a5c:	b510      	push	{r4, lr}
 8001a5e:	b082      	sub	sp, #8
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 8001a60:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <BSP_MAGNETO_Init+0x44>)
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	4798      	blx	r3
 8001a66:	283d      	cmp	r0, #61	; 0x3d
 8001a68:	d002      	beq.n	8001a70 <BSP_MAGNETO_Init+0x14>
  {
    ret = MAGNETO_ERROR;
 8001a6a:	2001      	movs	r0, #1
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
  } 

  return ret;  
}
 8001a6c:	b002      	add	sp, #8
 8001a6e:	bd10      	pop	{r4, pc}
    MagnetoDrv = &Lis3mdlMagDrv;
 8001a70:	4b0b      	ldr	r3, [pc, #44]	; (8001aa0 <BSP_MAGNETO_Init+0x44>)
 8001a72:	4a0c      	ldr	r2, [pc, #48]	; (8001aa4 <BSP_MAGNETO_Init+0x48>)
 8001a74:	6013      	str	r3, [r2, #0]
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8001a76:	2258      	movs	r2, #88	; 0x58
 8001a78:	f88d 2000 	strb.w	r2, [sp]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8001a7c:	2400      	movs	r4, #0
 8001a7e:	f88d 4001 	strb.w	r4, [sp, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 8001a82:	f88d 4002 	strb.w	r4, [sp, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8001a86:	2208      	movs	r2, #8
 8001a88:	f88d 2003 	strb.w	r2, [sp, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8001a8c:	2240      	movs	r2, #64	; 0x40
 8001a8e:	f88d 2004 	strb.w	r2, [sp, #4]
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	aa02      	add	r2, sp, #8
 8001a96:	e912 0003 	ldmdb	r2, {r0, r1}
 8001a9a:	4798      	blx	r3
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8001a9c:	4620      	mov	r0, r4
 8001a9e:	e7e5      	b.n	8001a6c <BSP_MAGNETO_Init+0x10>
 8001aa0:	2000001c 	.word	0x2000001c
 8001aa4:	20000728 	.word	0x20000728

08001aa8 <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 8001aa8:	b508      	push	{r3, lr}
  if(MagnetoDrv != NULL)
 8001aaa:	4b03      	ldr	r3, [pc, #12]	; (8001ab8 <BSP_MAGNETO_GetXYZ+0x10>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	b113      	cbz	r3, 8001ab6 <BSP_MAGNETO_GetXYZ+0xe>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	b103      	cbz	r3, 8001ab6 <BSP_MAGNETO_GetXYZ+0xe>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 8001ab4:	4798      	blx	r3
    }
  }
}
 8001ab6:	bd08      	pop	{r3, pc}
 8001ab8:	20000728 	.word	0x20000728

08001abc <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8001abc:	b508      	push	{r3, lr}
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8001abe:	4b08      	ldr	r3, [pc, #32]	; (8001ae0 <BSP_PSENSOR_Init+0x24>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	20ba      	movs	r0, #186	; 0xba
 8001ac4:	4798      	blx	r3
 8001ac6:	28b1      	cmp	r0, #177	; 0xb1
 8001ac8:	d001      	beq.n	8001ace <BSP_PSENSOR_Init+0x12>
  {
    ret = PSENSOR_ERROR;
 8001aca:	2001      	movs	r0, #1
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
    ret = PSENSOR_OK;
  }
  
  return ret;
}
 8001acc:	bd08      	pop	{r3, pc}
     Psensor_drv = &LPS22HB_P_Drv;
 8001ace:	4b04      	ldr	r3, [pc, #16]	; (8001ae0 <BSP_PSENSOR_Init+0x24>)
 8001ad0:	4a04      	ldr	r2, [pc, #16]	; (8001ae4 <BSP_PSENSOR_Init+0x28>)
 8001ad2:	6013      	str	r3, [r2, #0]
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	20ba      	movs	r0, #186	; 0xba
 8001ad8:	4798      	blx	r3
    ret = PSENSOR_OK;
 8001ada:	2000      	movs	r0, #0
 8001adc:	e7f6      	b.n	8001acc <BSP_PSENSOR_Init+0x10>
 8001ade:	bf00      	nop
 8001ae0:	20000050 	.word	0x20000050
 8001ae4:	2000072c 	.word	0x2000072c

08001ae8 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 8001ae8:	b508      	push	{r3, lr}
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 8001aea:	4b03      	ldr	r3, [pc, #12]	; (8001af8 <BSP_PSENSOR_ReadPressure+0x10>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	20ba      	movs	r0, #186	; 0xba
 8001af2:	4798      	blx	r3
}
 8001af4:	bd08      	pop	{r3, pc}
 8001af6:	bf00      	nop
 8001af8:	2000072c 	.word	0x2000072c

08001afc <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8001afc:	b510      	push	{r4, lr}
  uint8_t ret = TSENSOR_ERROR;

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8001afe:	4c06      	ldr	r4, [pc, #24]	; (8001b18 <BSP_TSENSOR_Init+0x1c>)
 8001b00:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <BSP_TSENSOR_Init+0x20>)
 8001b02:	6023      	str	r3, [r4, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8001b04:	f7ff ff08 	bl	8001918 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001b08:	6823      	ldr	r3, [r4, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	20be      	movs	r0, #190	; 0xbe
 8001b10:	4798      	blx	r3

  ret = TSENSOR_OK;
  
  return ret;
}
 8001b12:	2000      	movs	r0, #0
 8001b14:	bd10      	pop	{r4, pc}
 8001b16:	bf00      	nop
 8001b18:	20000730 	.word	0x20000730
 8001b1c:	2000000c 	.word	0x2000000c

08001b20 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8001b20:	b508      	push	{r3, lr}
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8001b22:	4b03      	ldr	r3, [pc, #12]	; (8001b30 <BSP_TSENSOR_ReadTemp+0x10>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	20be      	movs	r0, #190	; 0xbe
 8001b2a:	4798      	blx	r3
}
 8001b2c:	bd08      	pop	{r3, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000730 	.word	0x20000730

08001b34 <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8001b34:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8001b36:	f002 fd3b 	bl	80045b0 <VL53L0X_get_device_info>

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001b3a:	bd08      	pop	{r3, pc}

08001b3c <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8001b3c:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8001b3e:	f000 fee5 	bl	800290c <VL53L0X_get_offset_calibration_data_micro_meter>
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001b42:	bd08      	pop	{r3, pc}

08001b44 <VL53L0X_SetDeviceMode>:
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8001b44:	2915      	cmp	r1, #21
 8001b46:	d807      	bhi.n	8001b58 <VL53L0X_SetDeviceMode+0x14>
 8001b48:	2201      	movs	r2, #1
 8001b4a:	408a      	lsls	r2, r1
 8001b4c:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <VL53L0X_SetDeviceMode+0x20>)
 8001b4e:	4013      	ands	r3, r2
 8001b50:	b12b      	cbz	r3, 8001b5e <VL53L0X_SetDeviceMode+0x1a>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8001b52:	7401      	strb	r1, [r0, #16]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001b54:	2000      	movs	r0, #0
		break;
 8001b56:	4770      	bx	lr
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001b58:	f06f 0007 	mvn.w	r0, #7
 8001b5c:	4770      	bx	lr
 8001b5e:	f06f 0007 	mvn.w	r0, #7
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001b62:	4770      	bx	lr
 8001b64:	0030000b 	.word	0x0030000b

08001b68 <VL53L0X_GetDeviceMode>:
	VL53L0X_DeviceModes *pDeviceMode)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8001b68:	7c03      	ldrb	r3, [r0, #16]
 8001b6a:	700b      	strb	r3, [r1, #0]

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001b6c:	2000      	movs	r0, #0
 8001b6e:	4770      	bx	lr

08001b70 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8001b70:	b510      	push	{r4, lr}
 8001b72:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8001b74:	460a      	mov	r2, r1
 8001b76:	2109      	movs	r1, #9
 8001b78:	f002 fd97 	bl	80046aa <VL53L0X_RdByte>

	if (Status == VL53L0X_ERROR_NONE)
 8001b7c:	b918      	cbnz	r0, 8001b86 <VL53L0X_GetFractionEnable+0x16>
		*pEnabled = (*pEnabled & 1);
 8001b7e:	7823      	ldrb	r3, [r4, #0]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	7023      	strb	r3, [r4, #0]

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001b86:	bd10      	pop	{r4, pc}

08001b88 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8001b88:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8001b8a:	f002 f8c7 	bl	8003d1c <VL53L0X_set_measurement_timing_budget_micro_seconds>
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
}
 8001b8e:	bd08      	pop	{r3, pc}

08001b90 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8001b90:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8001b92:	f002 f936 	bl	8003e02 <VL53L0X_get_measurement_timing_budget_micro_seconds>
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001b96:	bd08      	pop	{r3, pc}

08001b98 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8001b98:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8001b9a:	f001 ff1b 	bl	80039d4 <VL53L0X_set_vcsel_pulse_period>
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001b9e:	bd08      	pop	{r3, pc}

08001ba0 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8001ba0:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8001ba2:	f002 f89b 	bl	8003cdc <VL53L0X_get_vcsel_pulse_period>
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001ba6:	bd08      	pop	{r3, pc}

08001ba8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8001ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001baa:	b083      	sub	sp, #12
 8001bac:	4606      	mov	r6, r0
 8001bae:	460c      	mov	r4, r1
 8001bb0:	4617      	mov	r7, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t SequenceConfigNew = 0;
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8001bb8:	f10d 0207 	add.w	r2, sp, #7
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	f002 fd74 	bl	80046aa <VL53L0X_RdByte>
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8001bc2:	f89d 3007 	ldrb.w	r3, [sp, #7]

	if (Status == VL53L0X_ERROR_NONE) {
 8001bc6:	4605      	mov	r5, r0
 8001bc8:	bb68      	cbnz	r0, 8001c26 <VL53L0X_SetSequenceStepEnable+0x7e>
		if (SequenceStepEnabled == 1) {
 8001bca:	2f01      	cmp	r7, #1
 8001bcc:	d006      	beq.n	8001bdc <VL53L0X_SetSequenceStepEnable+0x34>
				Status = VL53L0X_ERROR_INVALID_PARAMS;
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8001bce:	2c04      	cmp	r4, #4
 8001bd0:	d838      	bhi.n	8001c44 <VL53L0X_SetSequenceStepEnable+0x9c>
 8001bd2:	e8df f004 	tbb	[pc, r4]
 8001bd6:	1c19      	.short	0x1c19
 8001bd8:	221f      	.short	0x221f
 8001bda:	25          	.byte	0x25
 8001bdb:	00          	.byte	0x00
			switch (SequenceStepId) {
 8001bdc:	2c04      	cmp	r4, #4
 8001bde:	d82d      	bhi.n	8001c3c <VL53L0X_SetSequenceStepEnable+0x94>
 8001be0:	e8df f004 	tbb	[pc, r4]
 8001be4:	0c090603 	.word	0x0c090603
 8001be8:	0f          	.byte	0x0f
 8001be9:	00          	.byte	0x00
				SequenceConfigNew |= 0x10;
 8001bea:	f043 0410 	orr.w	r4, r3, #16
				break;
 8001bee:	e01b      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
				SequenceConfigNew |= 0x28;
 8001bf0:	f043 0428 	orr.w	r4, r3, #40	; 0x28
				break;
 8001bf4:	e018      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
				SequenceConfigNew |= 0x04;
 8001bf6:	f043 0404 	orr.w	r4, r3, #4
				break;
 8001bfa:	e015      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
				SequenceConfigNew |= 0x40;
 8001bfc:	f043 0440 	orr.w	r4, r3, #64	; 0x40
				break;
 8001c00:	e012      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
				SequenceConfigNew |= 0x80;
 8001c02:	f043 0480 	orr.w	r4, r3, #128	; 0x80
				break;
 8001c06:	e00f      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8001c08:	f003 04ef 	and.w	r4, r3, #239	; 0xef
				break;
 8001c0c:	e00c      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8001c0e:	f003 04d7 	and.w	r4, r3, #215	; 0xd7
				break;
 8001c12:	e009      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8001c14:	f003 04fb 	and.w	r4, r3, #251	; 0xfb
				break;
 8001c18:	e006      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8001c1a:	f003 04bf 	and.w	r4, r3, #191	; 0xbf
				break;
 8001c1e:	e003      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8001c20:	f003 047f 	and.w	r4, r3, #127	; 0x7f
				break;
 8001c24:	e000      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
	SequenceConfigNew = SequenceConfig;
 8001c26:	461c      	mov	r4, r3
				Status = VL53L0X_ERROR_INVALID_PARAMS;
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8001c28:	429c      	cmp	r4, r3
 8001c2a:	d004      	beq.n	8001c36 <VL53L0X_SetSequenceStepEnable+0x8e>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8001c2c:	b175      	cbz	r5, 8001c4c <VL53L0X_SetSequenceStepEnable+0xa4>
			Status = VL53L0X_WrByte(Dev,
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8001c2e:	b90d      	cbnz	r5, 8001c34 <VL53L0X_SetSequenceStepEnable+0x8c>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8001c30:	f886 4130 	strb.w	r4, [r6, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8001c34:	b18d      	cbz	r5, 8001c5a <VL53L0X_SetSequenceStepEnable+0xb2>
	}

	LOG_FUNCTION_END(Status);

	return Status;
}
 8001c36:	4628      	mov	r0, r5
 8001c38:	b003      	add	sp, #12
 8001c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (SequenceStepEnabled == 1) {
 8001c3c:	461c      	mov	r4, r3
 8001c3e:	f06f 0503 	mvn.w	r5, #3
 8001c42:	e7f1      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
 8001c44:	461c      	mov	r4, r3
 8001c46:	f06f 0503 	mvn.w	r5, #3
 8001c4a:	e7ed      	b.n	8001c28 <VL53L0X_SetSequenceStepEnable+0x80>
			Status = VL53L0X_WrByte(Dev,
 8001c4c:	4622      	mov	r2, r4
 8001c4e:	2101      	movs	r1, #1
 8001c50:	4630      	mov	r0, r6
 8001c52:	f002 fdc9 	bl	80047e8 <VL53L0X_WrByte>
 8001c56:	4605      	mov	r5, r0
 8001c58:	e7e9      	b.n	8001c2e <VL53L0X_SetSequenceStepEnable+0x86>
			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8001c5a:	6971      	ldr	r1, [r6, #20]
 8001c5c:	4630      	mov	r0, r6
 8001c5e:	f7ff ff93 	bl	8001b88 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8001c62:	e7e8      	b.n	8001c36 <VL53L0X_SetSequenceStepEnable+0x8e>

08001c64 <sequence_step_enabled>:
VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	*pSequenceStepEnabled = 0;
 8001c64:	2000      	movs	r0, #0
 8001c66:	7018      	strb	r0, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8001c68:	2904      	cmp	r1, #4
 8001c6a:	d81c      	bhi.n	8001ca6 <sequence_step_enabled+0x42>
 8001c6c:	e8df f001 	tbb	[pc, r1]
 8001c70:	120d0803 	.word	0x120d0803
 8001c74:	17          	.byte	0x17
 8001c75:	00          	.byte	0x00
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8001c76:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8001c7a:	701a      	strb	r2, [r3, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001c7c:	2000      	movs	r0, #0
		break;
 8001c7e:	4770      	bx	lr
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8001c80:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8001c84:	701a      	strb	r2, [r3, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001c86:	2000      	movs	r0, #0
		break;
 8001c88:	4770      	bx	lr
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8001c8a:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8001c8e:	701a      	strb	r2, [r3, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001c90:	2000      	movs	r0, #0
		break;
 8001c92:	4770      	bx	lr
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8001c94:	f3c2 1280 	ubfx	r2, r2, #6, #1
 8001c98:	701a      	strb	r2, [r3, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001c9a:	2000      	movs	r0, #0
		break;
 8001c9c:	4770      	bx	lr
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8001c9e:	09d2      	lsrs	r2, r2, #7
 8001ca0:	701a      	strb	r2, [r3, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001ca2:	2000      	movs	r0, #0
		break;
 8001ca4:	4770      	bx	lr
	*pSequenceStepEnabled = 0;
 8001ca6:	f06f 0003 	mvn.w	r0, #3
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001caa:	4770      	bx	lr

08001cac <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8001cac:	b530      	push	{r4, r5, lr}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	4604      	mov	r4, r0
 8001cb2:	460d      	mov	r5, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f88d 3007 	strb.w	r3, [sp, #7]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8001cba:	f10d 0207 	add.w	r2, sp, #7
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	f002 fcf3 	bl	80046aa <VL53L0X_RdByte>
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8001cc4:	b128      	cbz	r0, 8001cd2 <VL53L0X_GetSequenceStepEnables+0x26>
		Status = sequence_step_enabled(Dev,
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8001cc6:	b160      	cbz	r0, 8001ce2 <VL53L0X_GetSequenceStepEnables+0x36>
		Status = sequence_step_enabled(Dev,
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8001cc8:	b198      	cbz	r0, 8001cf2 <VL53L0X_GetSequenceStepEnables+0x46>
		Status = sequence_step_enabled(Dev,
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8001cca:	b1d0      	cbz	r0, 8001d02 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8001ccc:	b308      	cbz	r0, 8001d12 <VL53L0X_GetSequenceStepEnables+0x66>
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001cce:	b003      	add	sp, #12
 8001cd0:	bd30      	pop	{r4, r5, pc}
		Status = sequence_step_enabled(Dev,
 8001cd2:	462b      	mov	r3, r5
 8001cd4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8001cd8:	2100      	movs	r1, #0
 8001cda:	4620      	mov	r0, r4
 8001cdc:	f7ff ffc2 	bl	8001c64 <sequence_step_enabled>
 8001ce0:	e7f1      	b.n	8001cc6 <VL53L0X_GetSequenceStepEnables+0x1a>
		Status = sequence_step_enabled(Dev,
 8001ce2:	1cab      	adds	r3, r5, #2
 8001ce4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8001ce8:	2101      	movs	r1, #1
 8001cea:	4620      	mov	r0, r4
 8001cec:	f7ff ffba 	bl	8001c64 <sequence_step_enabled>
 8001cf0:	e7ea      	b.n	8001cc8 <VL53L0X_GetSequenceStepEnables+0x1c>
		Status = sequence_step_enabled(Dev,
 8001cf2:	1c6b      	adds	r3, r5, #1
 8001cf4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8001cf8:	2102      	movs	r1, #2
 8001cfa:	4620      	mov	r0, r4
 8001cfc:	f7ff ffb2 	bl	8001c64 <sequence_step_enabled>
 8001d00:	e7e3      	b.n	8001cca <VL53L0X_GetSequenceStepEnables+0x1e>
		Status = sequence_step_enabled(Dev,
 8001d02:	1ceb      	adds	r3, r5, #3
 8001d04:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8001d08:	2103      	movs	r1, #3
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	f7ff ffaa 	bl	8001c64 <sequence_step_enabled>
 8001d10:	e7dc      	b.n	8001ccc <VL53L0X_GetSequenceStepEnables+0x20>
		Status = sequence_step_enabled(Dev,
 8001d12:	1d2b      	adds	r3, r5, #4
 8001d14:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8001d18:	2104      	movs	r1, #4
 8001d1a:	4620      	mov	r0, r4
 8001d1c:	f7ff ffa2 	bl	8001c64 <sequence_step_enabled>
 8001d20:	e7d5      	b.n	8001cce <VL53L0X_GetSequenceStepEnables+0x22>
	...

08001d24 <VL53L0X_GetSequenceStepTimeout>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, FixPoint1616_t *pTimeOutMilliSecs)
{
 8001d24:	b530      	push	{r4, r5, lr}
 8001d26:	b083      	sub	sp, #12
 8001d28:	4614      	mov	r4, r2
	uint32_t TimeoutMicroSeconds;
	uint32_t WholeNumber_ms = 0;
	uint32_t Fraction_ms = 0;
	LOG_FUNCTION_START("");

	Status = get_sequence_step_timeout(Dev, SequenceStepId,
 8001d2a:	aa01      	add	r2, sp, #4
 8001d2c:	f001 fd34 	bl	8003798 <get_sequence_step_timeout>
		&TimeoutMicroSeconds);
	if (Status == VL53L0X_ERROR_NONE) {
 8001d30:	b990      	cbnz	r0, 8001d58 <VL53L0X_GetSequenceStepTimeout+0x34>
		WholeNumber_ms = TimeoutMicroSeconds / 1000;
 8001d32:	9b01      	ldr	r3, [sp, #4]
 8001d34:	4d09      	ldr	r5, [pc, #36]	; (8001d5c <VL53L0X_GetSequenceStepTimeout+0x38>)
 8001d36:	fba5 1203 	umull	r1, r2, r5, r3
 8001d3a:	0992      	lsrs	r2, r2, #6
		Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 8001d3c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d40:	fb01 3312 	mls	r3, r1, r2, r3
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
			+ (((Fraction_ms * 0xffff) + 500) / 1000);
 8001d44:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 8001d48:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001d4c:	fba5 1303 	umull	r1, r3, r5, r3
 8001d50:	099b      	lsrs	r3, r3, #6
 8001d52:	eb03 4302 	add.w	r3, r3, r2, lsl #16
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 8001d56:	6023      	str	r3, [r4, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001d58:	b003      	add	sp, #12
 8001d5a:	bd30      	pop	{r4, r5, pc}
 8001d5c:	10624dd3 	.word	0x10624dd3

08001d60 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8001d60:	b530      	push	{r4, r5, lr}
 8001d62:	b083      	sub	sp, #12
 8001d64:	4605      	mov	r5, r0
 8001d66:	460c      	mov	r4, r1
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8001d68:	f10d 0206 	add.w	r2, sp, #6
 8001d6c:	21f8      	movs	r1, #248	; 0xf8
 8001d6e:	f002 fcf1 	bl	8004754 <VL53L0X_RdWord>
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8001d72:	b158      	cbz	r0, 8001d8c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x2c>
		Status = VL53L0X_RdDWord(Dev,
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8001d74:	b940      	cbnz	r0, 8001d88 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x28>
		if (osc_calibrate_val != 0) {
 8001d76:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001d7a:	b11b      	cbz	r3, 8001d84 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x24>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8001d7c:	9a00      	ldr	r2, [sp, #0]
 8001d7e:	fbb2 f3f3 	udiv	r3, r2, r3
			*pInterMeasurementPeriodMilliSeconds =
 8001d82:	6023      	str	r3, [r4, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8001d84:	6823      	ldr	r3, [r4, #0]
 8001d86:	61ab      	str	r3, [r5, #24]
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001d88:	b003      	add	sp, #12
 8001d8a:	bd30      	pop	{r4, r5, pc}
		Status = VL53L0X_RdDWord(Dev,
 8001d8c:	466a      	mov	r2, sp
 8001d8e:	2104      	movs	r1, #4
 8001d90:	4628      	mov	r0, r5
 8001d92:	f002 fd01 	bl	8004798 <VL53L0X_RdDWord>
 8001d96:	e7ed      	b.n	8001d74 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x14>

08001d98 <VL53L0X_GetXTalkCompensationEnable>:
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8001d98:	7f03      	ldrb	r3, [r0, #28]
	*pXTalkCompensationEnable = Temp8;
 8001d9a:	700b      	strb	r3, [r1, #0]

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	4770      	bx	lr

08001da0 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8001da0:	b530      	push	{r4, r5, lr}
 8001da2:	b083      	sub	sp, #12
 8001da4:	4604      	mov	r4, r0
 8001da6:	460d      	mov	r5, r1
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8001da8:	f10d 0206 	add.w	r2, sp, #6
 8001dac:	2120      	movs	r1, #32
 8001dae:	f002 fcd1 	bl	8004754 <VL53L0X_RdWord>
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8001db2:	b930      	cbnz	r0, 8001dc2 <VL53L0X_GetXTalkCompensationRateMegaCps+0x22>
		if (Value == 0) {
 8001db4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001db8:	b92b      	cbnz	r3, 8001dc6 <VL53L0X_GetXTalkCompensationRateMegaCps+0x26>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8001dba:	6a23      	ldr	r3, [r4, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8001dbc:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	7723      	strb	r3, [r4, #28]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001dc2:	b003      	add	sp, #12
 8001dc4:	bd30      	pop	{r4, r5, pc}
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8001dc6:	00db      	lsls	r3, r3, #3
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8001dc8:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8001dca:	6223      	str	r3, [r4, #32]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8001dcc:	2301      	movs	r3, #1
 8001dce:	7723      	strb	r3, [r4, #28]
 8001dd0:	e7f7      	b.n	8001dc2 <VL53L0X_GetXTalkCompensationRateMegaCps+0x22>

08001dd2 <VL53L0X_SetLimitCheckEnable>:
	uint8_t LimitCheckDisable = 0;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8001dd2:	2905      	cmp	r1, #5
 8001dd4:	d842      	bhi.n	8001e5c <VL53L0X_SetLimitCheckEnable+0x8a>
{
 8001dd6:	b570      	push	{r4, r5, r6, lr}
 8001dd8:	4605      	mov	r5, r0
 8001dda:	460c      	mov	r4, r1
 8001ddc:	4616      	mov	r6, r2
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else {
		if (LimitCheckEnable == 0) {
 8001dde:	b13a      	cbz	r2, 8001df0 <VL53L0X_SetLimitCheckEnable+0x1e>
			TempFix1616 = 0;
			LimitCheckEnableInt = 0;
			LimitCheckDisable = 1;

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001de0:	f101 030c 	add.w	r3, r1, #12
 8001de4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001de8:	685a      	ldr	r2, [r3, #4]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8001dea:	2300      	movs	r3, #0
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8001dec:	2101      	movs	r1, #1
 8001dee:	e002      	b.n	8001df6 <VL53L0X_SetLimitCheckEnable+0x24>
			LimitCheckEnableInt = 0;
 8001df0:	4611      	mov	r1, r2
			LimitCheckDisable = 1;
 8001df2:	2301      	movs	r3, #1
			TempFix1616 = 0;
 8001df4:	2200      	movs	r2, #0
		}

		switch (LimitCheckId) {
 8001df6:	2c05      	cmp	r4, #5
 8001df8:	d833      	bhi.n	8001e62 <VL53L0X_SetLimitCheckEnable+0x90>
 8001dfa:	e8df f004 	tbb	[pc, r4]
 8001dfe:	0703      	.short	0x0703
 8001e00:	231c1814 	.word	0x231c1814

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8001e04:	f885 1028 	strb.w	r1, [r5, #40]	; 0x28
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001e08:	2000      	movs	r0, #0
 8001e0a:	e006      	b.n	8001e1a <VL53L0X_SetLimitCheckEnable+0x48>

			break;

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
 8001e0c:	f3c2 224f 	ubfx	r2, r2, #9, #16
 8001e10:	2144      	movs	r1, #68	; 0x44
 8001e12:	4628      	mov	r0, r5
 8001e14:	f002 fcf8 	bl	8004808 <VL53L0X_WrWord>

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8001e18:	b920      	cbnz	r0, 8001e24 <VL53L0X_SetLimitCheckEnable+0x52>
		if (LimitCheckEnable == 0) {
 8001e1a:	b9d6      	cbnz	r6, 8001e52 <VL53L0X_SetLimitCheckEnable+0x80>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8001e1c:	442c      	add	r4, r5
 8001e1e:	2300      	movs	r3, #0
 8001e20:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001e24:	bd70      	pop	{r4, r5, r6, pc}
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8001e26:	f885 102a 	strb.w	r1, [r5, #42]	; 0x2a
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	e7f5      	b.n	8001e1a <VL53L0X_SetLimitCheckEnable+0x48>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8001e2e:	f885 102b 	strb.w	r1, [r5, #43]	; 0x2b
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001e32:	2000      	movs	r0, #0
 8001e34:	e7f1      	b.n	8001e1a <VL53L0X_SetLimitCheckEnable+0x48>
			Status = VL53L0X_UpdateByte(Dev,
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	22fe      	movs	r2, #254	; 0xfe
 8001e3a:	2160      	movs	r1, #96	; 0x60
 8001e3c:	4628      	mov	r0, r5
 8001e3e:	f002 fcf5 	bl	800482c <VL53L0X_UpdateByte>
			break;
 8001e42:	e7e9      	b.n	8001e18 <VL53L0X_SetLimitCheckEnable+0x46>
			Status = VL53L0X_UpdateByte(Dev,
 8001e44:	011b      	lsls	r3, r3, #4
 8001e46:	22ef      	movs	r2, #239	; 0xef
 8001e48:	2160      	movs	r1, #96	; 0x60
 8001e4a:	4628      	mov	r0, r5
 8001e4c:	f002 fcee 	bl	800482c <VL53L0X_UpdateByte>
			break;
 8001e50:	e7e2      	b.n	8001e18 <VL53L0X_SetLimitCheckEnable+0x46>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8001e52:	442c      	add	r4, r5
 8001e54:	2301      	movs	r3, #1
 8001e56:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 8001e5a:	e7e3      	b.n	8001e24 <VL53L0X_SetLimitCheckEnable+0x52>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8001e5c:	f06f 0003 	mvn.w	r0, #3
}
 8001e60:	4770      	bx	lr
		switch (LimitCheckId) {
 8001e62:	f06f 0003 	mvn.w	r0, #3
 8001e66:	e7dd      	b.n	8001e24 <VL53L0X_SetLimitCheckEnable+0x52>

08001e68 <VL53L0X_GetLimitCheckEnable>:
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8001e68:	2905      	cmp	r1, #5
 8001e6a:	d805      	bhi.n	8001e78 <VL53L0X_GetLimitCheckEnable+0x10>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
		*pLimitCheckEnable = 0;
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8001e6c:	4408      	add	r0, r1
 8001e6e:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8001e72:	7013      	strb	r3, [r2, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001e74:	2000      	movs	r0, #0
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001e76:	4770      	bx	lr
		*pLimitCheckEnable = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	7013      	strb	r3, [r2, #0]
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8001e7c:	f06f 0003 	mvn.w	r0, #3
 8001e80:	4770      	bx	lr

08001e82 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8001e82:	b570      	push	{r4, r5, r6, lr}
 8001e84:	4606      	mov	r6, r0
 8001e86:	460c      	mov	r4, r1
 8001e88:	4615      	mov	r5, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8001e8a:	1843      	adds	r3, r0, r1
 8001e8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8001e90:	b92b      	cbnz	r3, 8001e9e <VL53L0X_SetLimitCheckValue+0x1c>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001e92:	310c      	adds	r1, #12
 8001e94:	eb00 0481 	add.w	r4, r0, r1, lsl #2
 8001e98:	6062      	str	r2, [r4, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001e9a:	2000      	movs	r0, #0
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001e9c:	bd70      	pop	{r4, r5, r6, pc}
		switch (LimitCheckId) {
 8001e9e:	2905      	cmp	r1, #5
 8001ea0:	d81f      	bhi.n	8001ee2 <VL53L0X_SetLimitCheckValue+0x60>
 8001ea2:	e8df f001 	tbb	[pc, r1]
 8001ea6:	0603      	.short	0x0603
 8001ea8:	18181512 	.word	0x18181512
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001eac:	6372      	str	r2, [r6, #52]	; 0x34
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001eae:	2000      	movs	r0, #0
 8001eb0:	e006      	b.n	8001ec0 <VL53L0X_SetLimitCheckValue+0x3e>
			Status = VL53L0X_WrWord(Dev,
 8001eb2:	f3c2 224f 	ubfx	r2, r2, #9, #16
 8001eb6:	2144      	movs	r1, #68	; 0x44
 8001eb8:	f002 fca6 	bl	8004808 <VL53L0X_WrWord>
		if (Status == VL53L0X_ERROR_NONE) {
 8001ebc:	2800      	cmp	r0, #0
 8001ebe:	d1ed      	bne.n	8001e9c <VL53L0X_SetLimitCheckValue+0x1a>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001ec0:	340c      	adds	r4, #12
 8001ec2:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8001ec6:	6065      	str	r5, [r4, #4]
 8001ec8:	e7e8      	b.n	8001e9c <VL53L0X_SetLimitCheckValue+0x1a>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001eca:	63f2      	str	r2, [r6, #60]	; 0x3c
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001ecc:	2000      	movs	r0, #0
 8001ece:	e7f7      	b.n	8001ec0 <VL53L0X_SetLimitCheckValue+0x3e>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001ed0:	6432      	str	r2, [r6, #64]	; 0x40
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001ed2:	2000      	movs	r0, #0
 8001ed4:	e7f4      	b.n	8001ec0 <VL53L0X_SetLimitCheckValue+0x3e>
			Status = VL53L0X_WrWord(Dev,
 8001ed6:	f3c2 224f 	ubfx	r2, r2, #9, #16
 8001eda:	2164      	movs	r1, #100	; 0x64
 8001edc:	f002 fc94 	bl	8004808 <VL53L0X_WrWord>
			break;
 8001ee0:	e7ec      	b.n	8001ebc <VL53L0X_SetLimitCheckValue+0x3a>
	if (Temp8 == 0) { /* disabled write only internal value */
 8001ee2:	f06f 0003 	mvn.w	r0, #3
 8001ee6:	e7d9      	b.n	8001e9c <VL53L0X_SetLimitCheckValue+0x1a>

08001ee8 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8001ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eea:	b083      	sub	sp, #12
 8001eec:	4606      	mov	r6, r0
 8001eee:	460c      	mov	r4, r1
 8001ef0:	4615      	mov	r5, r2
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8001ef2:	2905      	cmp	r1, #5
 8001ef4:	d82a      	bhi.n	8001f4c <VL53L0X_GetLimitCheckValue+0x64>
 8001ef6:	e8df f001 	tbb	[pc, r1]
 8001efa:	0b03      	.short	0x0b03
 8001efc:	1e1e1a16 	.word	0x1e1e1a16

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001f00:	6b47      	ldr	r7, [r0, #52]	; 0x34
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8001f02:	2300      	movs	r3, #0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001f04:	4618      	mov	r0, r3
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8001f06:	b908      	cbnz	r0, 8001f0c <VL53L0X_GetLimitCheckValue+0x24>

		if (EnableZeroValue == 1) {
 8001f08:	bb43      	cbnz	r3, 8001f5c <VL53L0X_GetLimitCheckValue+0x74>
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8001f0a:	602f      	str	r7, [r5, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;

}
 8001f0c:	b003      	add	sp, #12
 8001f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Status = VL53L0X_RdWord(Dev,
 8001f10:	f10d 0206 	add.w	r2, sp, #6
 8001f14:	2144      	movs	r1, #68	; 0x44
 8001f16:	f002 fc1d 	bl	8004754 <VL53L0X_RdWord>
		if (Status == VL53L0X_ERROR_NONE)
 8001f1a:	b9d8      	cbnz	r0, 8001f54 <VL53L0X_GetLimitCheckValue+0x6c>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8001f1c:	f8bd 7006 	ldrh.w	r7, [sp, #6]
 8001f20:	027f      	lsls	r7, r7, #9
		EnableZeroValue = 1;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e7ef      	b.n	8001f06 <VL53L0X_GetLimitCheckValue+0x1e>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001f26:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
		EnableZeroValue = 0;
 8001f28:	2300      	movs	r3, #0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001f2a:	4618      	mov	r0, r3
		break;
 8001f2c:	e7eb      	b.n	8001f06 <VL53L0X_GetLimitCheckValue+0x1e>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8001f2e:	6c07      	ldr	r7, [r0, #64]	; 0x40
		EnableZeroValue = 0;
 8001f30:	2300      	movs	r3, #0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8001f32:	4618      	mov	r0, r3
		break;
 8001f34:	e7e7      	b.n	8001f06 <VL53L0X_GetLimitCheckValue+0x1e>
		Status = VL53L0X_RdWord(Dev,
 8001f36:	f10d 0206 	add.w	r2, sp, #6
 8001f3a:	2164      	movs	r1, #100	; 0x64
 8001f3c:	f002 fc0a 	bl	8004754 <VL53L0X_RdWord>
 8001f40:	4603      	mov	r3, r0
		if (Status == VL53L0X_ERROR_NONE)
 8001f42:	b948      	cbnz	r0, 8001f58 <VL53L0X_GetLimitCheckValue+0x70>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8001f44:	f8bd 7006 	ldrh.w	r7, [sp, #6]
 8001f48:	027f      	lsls	r7, r7, #9
 8001f4a:	e7dc      	b.n	8001f06 <VL53L0X_GetLimitCheckValue+0x1e>
	switch (LimitCheckId) {
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f06f 0003 	mvn.w	r0, #3
 8001f52:	e7d8      	b.n	8001f06 <VL53L0X_GetLimitCheckValue+0x1e>
		EnableZeroValue = 1;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e7d6      	b.n	8001f06 <VL53L0X_GetLimitCheckValue+0x1e>
		EnableZeroValue = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	e7d4      	b.n	8001f06 <VL53L0X_GetLimitCheckValue+0x1e>
			if (TempFix1616 == 0) {
 8001f5c:	b957      	cbnz	r7, 8001f74 <VL53L0X_GetLimitCheckValue+0x8c>
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8001f5e:	f104 030c 	add.w	r3, r4, #12
 8001f62:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8001f66:	685b      	ldr	r3, [r3, #4]
				*pLimitCheckValue = TempFix1616;
 8001f68:	602b      	str	r3, [r5, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8001f6a:	4434      	add	r4, r6
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 8001f72:	e7cb      	b.n	8001f0c <VL53L0X_GetLimitCheckValue+0x24>
				*pLimitCheckValue = TempFix1616;
 8001f74:	602f      	str	r7, [r5, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8001f76:	f104 030c 	add.w	r3, r4, #12
 8001f7a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8001f7e:	605f      	str	r7, [r3, #4]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8001f80:	4434      	add	r4, r6
 8001f82:	2301      	movs	r3, #1
 8001f84:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 8001f88:	e7c0      	b.n	8001f0c <VL53L0X_GetLimitCheckValue+0x24>

08001f8a <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8001f8a:	b530      	push	{r4, r5, lr}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	4604      	mov	r4, r0
 8001f90:	460d      	mov	r5, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8001f92:	f10d 0207 	add.w	r2, sp, #7
 8001f96:	2101      	movs	r1, #1
 8001f98:	f002 fb87 	bl	80046aa <VL53L0X_RdByte>
	if (Status == VL53L0X_ERROR_NONE) {
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	b940      	cbnz	r0, 8001fb2 <VL53L0X_GetWrapAroundCheckEnable+0x28>
		PALDevDataSet(Dev, SequenceConfig, data);
 8001fa0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8001fa4:	f884 2130 	strb.w	r2, [r4, #304]	; 0x130
		if (data & (0x01 << 7))
 8001fa8:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001fac:	d108      	bne.n	8001fc0 <VL53L0X_GetWrapAroundCheckEnable+0x36>
			*pWrapAroundCheckEnable = 0x01;
		else
			*pWrapAroundCheckEnable = 0x00;
 8001fae:	2200      	movs	r2, #0
 8001fb0:	702a      	strb	r2, [r5, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8001fb2:	b913      	cbnz	r3, 8001fba <VL53L0X_GetWrapAroundCheckEnable+0x30>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8001fb4:	782a      	ldrb	r2, [r5, #0]
 8001fb6:	f884 204c 	strb.w	r2, [r4, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	b003      	add	sp, #12
 8001fbe:	bd30      	pop	{r4, r5, pc}
			*pWrapAroundCheckEnable = 0x01;
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	702a      	strb	r2, [r5, #0]
 8001fc4:	e7f5      	b.n	8001fb2 <VL53L0X_GetWrapAroundCheckEnable+0x28>

08001fc6 <VL53L0X_GetDeviceParameters>:
{
 8001fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001fca:	4607      	mov	r7, r0
 8001fcc:	460e      	mov	r6, r1
	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8001fce:	f7ff fdcb 	bl	8001b68 <VL53L0X_GetDeviceMode>
	if (Status == VL53L0X_ERROR_NONE)
 8001fd2:	4604      	mov	r4, r0
 8001fd4:	b160      	cbz	r0, 8001ff0 <VL53L0X_GetDeviceParameters+0x2a>
	if (Status == VL53L0X_ERROR_NONE)
 8001fd6:	b90c      	cbnz	r4, 8001fdc <VL53L0X_GetDeviceParameters+0x16>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	7333      	strb	r3, [r6, #12]
	if (Status == VL53L0X_ERROR_NONE)
 8001fdc:	b17c      	cbz	r4, 8001ffe <VL53L0X_GetDeviceParameters+0x38>
	if (Status == VL53L0X_ERROR_NONE)
 8001fde:	b1ac      	cbz	r4, 800200c <VL53L0X_GetDeviceParameters+0x46>
	if (Status == VL53L0X_ERROR_NONE) {
 8001fe0:	b1dc      	cbz	r4, 800201a <VL53L0X_GetDeviceParameters+0x54>
	if (Status == VL53L0X_ERROR_NONE) {
 8001fe2:	2c00      	cmp	r4, #0
 8001fe4:	d038      	beq.n	8002058 <VL53L0X_GetDeviceParameters+0x92>
	if (Status == VL53L0X_ERROR_NONE) {
 8001fe6:	2c00      	cmp	r4, #0
 8001fe8:	d03d      	beq.n	8002066 <VL53L0X_GetDeviceParameters+0xa0>
}
 8001fea:	4620      	mov	r0, r4
 8001fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8001ff0:	f106 0108 	add.w	r1, r6, #8
 8001ff4:	4638      	mov	r0, r7
 8001ff6:	f7ff feb3 	bl	8001d60 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8001ffa:	4604      	mov	r4, r0
 8001ffc:	e7eb      	b.n	8001fd6 <VL53L0X_GetDeviceParameters+0x10>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8001ffe:	f106 0110 	add.w	r1, r6, #16
 8002002:	4638      	mov	r0, r7
 8002004:	f7ff fecc 	bl	8001da0 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8002008:	4604      	mov	r4, r0
 800200a:	e7e8      	b.n	8001fde <VL53L0X_GetDeviceParameters+0x18>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800200c:	f106 0114 	add.w	r1, r6, #20
 8002010:	4638      	mov	r0, r7
 8002012:	f7ff fd93 	bl	8001b3c <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8002016:	4604      	mov	r4, r0
 8002018:	e7e2      	b.n	8001fe0 <VL53L0X_GetDeviceParameters+0x1a>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800201a:	2500      	movs	r5, #0
 800201c:	2d05      	cmp	r5, #5
 800201e:	dce0      	bgt.n	8001fe2 <VL53L0X_GetDeviceParameters+0x1c>
			if (Status == VL53L0X_ERROR_NONE) {
 8002020:	2c00      	cmp	r4, #0
 8002022:	d1de      	bne.n	8001fe2 <VL53L0X_GetDeviceParameters+0x1c>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8002024:	fa1f f885 	uxth.w	r8, r5
 8002028:	f105 0208 	add.w	r2, r5, #8
 800202c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8002030:	3204      	adds	r2, #4
 8002032:	4641      	mov	r1, r8
 8002034:	4638      	mov	r0, r7
 8002036:	f7ff ff57 	bl	8001ee8 <VL53L0X_GetLimitCheckValue>
 800203a:	4320      	orrs	r0, r4
 800203c:	b244      	sxtb	r4, r0
			if (Status == VL53L0X_ERROR_NONE) {
 800203e:	2c00      	cmp	r4, #0
 8002040:	d1cf      	bne.n	8001fe2 <VL53L0X_GetDeviceParameters+0x1c>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8002042:	f105 0218 	add.w	r2, r5, #24
 8002046:	4432      	add	r2, r6
 8002048:	4641      	mov	r1, r8
 800204a:	4638      	mov	r0, r7
 800204c:	f7ff ff0c 	bl	8001e68 <VL53L0X_GetLimitCheckEnable>
 8002050:	4320      	orrs	r0, r4
 8002052:	b244      	sxtb	r4, r0
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002054:	3501      	adds	r5, #1
 8002056:	e7e1      	b.n	800201c <VL53L0X_GetDeviceParameters+0x56>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8002058:	f106 013c 	add.w	r1, r6, #60	; 0x3c
 800205c:	4638      	mov	r0, r7
 800205e:	f7ff ff94 	bl	8001f8a <VL53L0X_GetWrapAroundCheckEnable>
 8002062:	4604      	mov	r4, r0
 8002064:	e7bf      	b.n	8001fe6 <VL53L0X_GetDeviceParameters+0x20>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8002066:	1d31      	adds	r1, r6, #4
 8002068:	4638      	mov	r0, r7
 800206a:	f7ff fd91 	bl	8001b90 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800206e:	4604      	mov	r4, r0
 8002070:	e7bb      	b.n	8001fea <VL53L0X_GetDeviceParameters+0x24>
	...

08002074 <VL53L0X_DataInit>:
{
 8002074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002076:	b091      	sub	sp, #68	; 0x44
 8002078:	4605      	mov	r5, r0
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800207a:	2200      	movs	r2, #0
 800207c:	2188      	movs	r1, #136	; 0x88
 800207e:	f002 fbb3 	bl	80047e8 <VL53L0X_WrByte>
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8002082:	2300      	movs	r3, #0
 8002084:	f885 30f0 	strb.w	r3, [r5, #240]	; 0xf0
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8002088:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800208c:	f8a5 214e 	strh.w	r2, [r5, #334]	; 0x14e
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8002090:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002094:	f8a5 2150 	strh.w	r2, [r5, #336]	; 0x150
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8002098:	4a4a      	ldr	r2, [pc, #296]	; (80021c4 <VL53L0X_DataInit+0x150>)
 800209a:	f8c5 2154 	str.w	r2, [r5, #340]	; 0x154
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800209e:	4a4a      	ldr	r2, [pc, #296]	; (80021c8 <VL53L0X_DataInit+0x154>)
 80020a0:	f8c5 20d4 	str.w	r2, [r5, #212]	; 0xd4
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 80020a4:	622b      	str	r3, [r5, #32]
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80020a6:	4669      	mov	r1, sp
 80020a8:	4628      	mov	r0, r5
 80020aa:	f7ff ff8c 	bl	8001fc6 <VL53L0X_GetDeviceParameters>
	if (Status == VL53L0X_ERROR_NONE) {
 80020ae:	4604      	mov	r4, r0
 80020b0:	b988      	cbnz	r0, 80020d6 <VL53L0X_DataInit+0x62>
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 80020b2:	2300      	movs	r3, #0
 80020b4:	f88d 3000 	strb.w	r3, [sp]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 80020b8:	f88d 3001 	strb.w	r3, [sp, #1]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80020bc:	f105 0610 	add.w	r6, r5, #16
 80020c0:	466f      	mov	r7, sp
 80020c2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80020c4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80020c6:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80020c8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80020ca:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80020cc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80020ce:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 80020d2:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80020d6:	2364      	movs	r3, #100	; 0x64
 80020d8:	f8a5 3134 	strh.w	r3, [r5, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80020dc:	f44f 7361 	mov.w	r3, #900	; 0x384
 80020e0:	f8a5 3136 	strh.w	r3, [r5, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80020e4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80020e8:	f8a5 3138 	strh.w	r3, [r5, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80020ec:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80020f0:	f8a5 313a 	strh.w	r3, [r5, #314]	; 0x13a
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80020f4:	2301      	movs	r3, #1
 80020f6:	f885 314c 	strb.w	r3, [r5, #332]	; 0x14c
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80020fa:	2600      	movs	r6, #0
 80020fc:	2e05      	cmp	r6, #5
 80020fe:	dc09      	bgt.n	8002114 <VL53L0X_DataInit+0xa0>
		if (Status == VL53L0X_ERROR_NONE)
 8002100:	b944      	cbnz	r4, 8002114 <VL53L0X_DataInit+0xa0>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8002102:	2201      	movs	r2, #1
 8002104:	b2b1      	uxth	r1, r6
 8002106:	4628      	mov	r0, r5
 8002108:	f7ff fe63 	bl	8001dd2 <VL53L0X_SetLimitCheckEnable>
 800210c:	4320      	orrs	r0, r4
 800210e:	b244      	sxtb	r4, r0
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002110:	3601      	adds	r6, #1
 8002112:	e7f3      	b.n	80020fc <VL53L0X_DataInit+0x88>
	if (Status == VL53L0X_ERROR_NONE)
 8002114:	b17c      	cbz	r4, 8002136 <VL53L0X_DataInit+0xc2>
	if (Status == VL53L0X_ERROR_NONE)
 8002116:	b1ac      	cbz	r4, 8002144 <VL53L0X_DataInit+0xd0>
	if (Status == VL53L0X_ERROR_NONE)
 8002118:	b1dc      	cbz	r4, 8002152 <VL53L0X_DataInit+0xde>
	if (Status == VL53L0X_ERROR_NONE)
 800211a:	b30c      	cbz	r4, 8002160 <VL53L0X_DataInit+0xec>
	if (Status == VL53L0X_ERROR_NONE) {
 800211c:	b33c      	cbz	r4, 800216e <VL53L0X_DataInit+0xfa>
	if (Status == VL53L0X_ERROR_NONE) {
 800211e:	b374      	cbz	r4, 800217e <VL53L0X_DataInit+0x10a>
	if (Status == VL53L0X_ERROR_NONE) {
 8002120:	b3ac      	cbz	r4, 800218e <VL53L0X_DataInit+0x11a>
	if (Status == VL53L0X_ERROR_NONE) {
 8002122:	b3e4      	cbz	r4, 800219e <VL53L0X_DataInit+0x12a>
	if (Status == VL53L0X_ERROR_NONE) {
 8002124:	2c00      	cmp	r4, #0
 8002126:	d041      	beq.n	80021ac <VL53L0X_DataInit+0x138>
	if (Status == VL53L0X_ERROR_NONE)
 8002128:	b914      	cbnz	r4, 8002130 <VL53L0X_DataInit+0xbc>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800212a:	2300      	movs	r3, #0
 800212c:	f885 3115 	strb.w	r3, [r5, #277]	; 0x115
}
 8002130:	4620      	mov	r0, r4
 8002132:	b011      	add	sp, #68	; 0x44
 8002134:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002136:	2200      	movs	r2, #0
 8002138:	2102      	movs	r1, #2
 800213a:	4628      	mov	r0, r5
 800213c:	f7ff fe49 	bl	8001dd2 <VL53L0X_SetLimitCheckEnable>
 8002140:	4604      	mov	r4, r0
 8002142:	e7e8      	b.n	8002116 <VL53L0X_DataInit+0xa2>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002144:	2200      	movs	r2, #0
 8002146:	2103      	movs	r1, #3
 8002148:	4628      	mov	r0, r5
 800214a:	f7ff fe42 	bl	8001dd2 <VL53L0X_SetLimitCheckEnable>
 800214e:	4604      	mov	r4, r0
 8002150:	e7e2      	b.n	8002118 <VL53L0X_DataInit+0xa4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002152:	2200      	movs	r2, #0
 8002154:	2104      	movs	r1, #4
 8002156:	4628      	mov	r0, r5
 8002158:	f7ff fe3b 	bl	8001dd2 <VL53L0X_SetLimitCheckEnable>
 800215c:	4604      	mov	r4, r0
 800215e:	e7dc      	b.n	800211a <VL53L0X_DataInit+0xa6>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002160:	2200      	movs	r2, #0
 8002162:	2105      	movs	r1, #5
 8002164:	4628      	mov	r0, r5
 8002166:	f7ff fe34 	bl	8001dd2 <VL53L0X_SetLimitCheckEnable>
 800216a:	4604      	mov	r4, r0
 800216c:	e7d6      	b.n	800211c <VL53L0X_DataInit+0xa8>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800216e:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8002172:	2100      	movs	r1, #0
 8002174:	4628      	mov	r0, r5
 8002176:	f7ff fe84 	bl	8001e82 <VL53L0X_SetLimitCheckValue>
 800217a:	4604      	mov	r4, r0
 800217c:	e7cf      	b.n	800211e <VL53L0X_DataInit+0xaa>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800217e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002182:	2101      	movs	r1, #1
 8002184:	4628      	mov	r0, r5
 8002186:	f7ff fe7c 	bl	8001e82 <VL53L0X_SetLimitCheckValue>
 800218a:	4604      	mov	r4, r0
 800218c:	e7c8      	b.n	8002120 <VL53L0X_DataInit+0xac>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800218e:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8002192:	2102      	movs	r1, #2
 8002194:	4628      	mov	r0, r5
 8002196:	f7ff fe74 	bl	8001e82 <VL53L0X_SetLimitCheckValue>
 800219a:	4604      	mov	r4, r0
 800219c:	e7c1      	b.n	8002122 <VL53L0X_DataInit+0xae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800219e:	2200      	movs	r2, #0
 80021a0:	2103      	movs	r1, #3
 80021a2:	4628      	mov	r0, r5
 80021a4:	f7ff fe6d 	bl	8001e82 <VL53L0X_SetLimitCheckValue>
 80021a8:	4604      	mov	r4, r0
 80021aa:	e7bb      	b.n	8002124 <VL53L0X_DataInit+0xb0>
		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80021ac:	22ff      	movs	r2, #255	; 0xff
 80021ae:	f885 2130 	strb.w	r2, [r5, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80021b2:	2101      	movs	r1, #1
 80021b4:	4628      	mov	r0, r5
 80021b6:	f002 fb17 	bl	80047e8 <VL53L0X_WrByte>
 80021ba:	4604      	mov	r4, r0
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80021bc:	2301      	movs	r3, #1
 80021be:	f885 3132 	strb.w	r3, [r5, #306]	; 0x132
 80021c2:	e7b1      	b.n	8002128 <VL53L0X_DataInit+0xb4>
 80021c4:	00016b85 	.word	0x00016b85
 80021c8:	000970a4 	.word	0x000970a4

080021cc <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 80021cc:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 80021ce:	2301      	movs	r3, #1
 80021d0:	f000 fdf4 	bl	8002dbc <VL53L0X_perform_ref_calibration>
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
}
 80021d4:	bd08      	pop	{r3, pc}
	...

080021d8 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80021d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021dc:	b08e      	sub	sp, #56	; 0x38
 80021de:	4605      	mov	r5, r0
 80021e0:	460c      	mov	r4, r1
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80021e2:	230c      	movs	r3, #12
 80021e4:	aa0a      	add	r2, sp, #40	; 0x28
 80021e6:	2114      	movs	r1, #20
 80021e8:	f002 fa98 	bl	800471c <VL53L0X_ReadMulti>

	if (Status == VL53L0X_ERROR_NONE) {
 80021ec:	4607      	mov	r7, r0
 80021ee:	2800      	cmp	r0, #0
 80021f0:	d165      	bne.n	80022be <VL53L0X_GetRangingMeasurementData+0xe6>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 80021f2:	2300      	movs	r3, #0
 80021f4:	75a3      	strb	r3, [r4, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 80021f6:	6023      	str	r3, [r4, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 80021f8:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 80021fc:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 8002200:	eb00 2002 	add.w	r0, r0, r2, lsl #8
 8002204:	b280      	uxth	r0, r0
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8002206:	6063      	str	r3, [r4, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8002208:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 800220c:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 8002210:	eb02 2203 	add.w	r2, r2, r3, lsl #8
 8002214:	b292      	uxth	r2, r2
 8002216:	0252      	lsls	r2, r2, #9
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8002218:	60e2      	str	r2, [r4, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800221a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
 800221e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8002222:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8002226:	b29b      	uxth	r3, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8002228:	025b      	lsls	r3, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800222a:	6123      	str	r3, [r4, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800222c:	f89d 102a 	ldrb.w	r1, [sp, #42]	; 0x2a
 8002230:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 8002234:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8002238:	b29b      	uxth	r3, r3
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800223a:	82a3      	strh	r3, [r4, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800223c:	f89d 1028 	ldrb.w	r1, [sp, #40]	; 0x28

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8002240:	f8b5 614e 	ldrh.w	r6, [r5, #334]	; 0x14e
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8002244:	f895 c131 	ldrb.w	ip, [r5, #305]	; 0x131
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8002248:	f5b6 7f7a 	cmp.w	r6, #1000	; 0x3e8
 800224c:	d022      	beq.n	8002294 <VL53L0X_GetRangingMeasurementData+0xbc>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800224e:	fb00 f006 	mul.w	r0, r0, r6
 8002252:	f500 70fa 	add.w	r0, r0, #500	; 0x1f4
 8002256:	4e37      	ldr	r6, [pc, #220]	; (8002334 <VL53L0X_GetRangingMeasurementData+0x15c>)
 8002258:	fb86 e600 	smull	lr, r6, r6, r0
 800225c:	17c0      	asrs	r0, r0, #31
 800225e:	ebc0 16a6 	rsb	r6, r0, r6, asr #6
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8002262:	b2b0      	uxth	r0, r6

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8002264:	f8d5 e020 	ldr.w	lr, [r5, #32]
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8002268:	f895 801c 	ldrb.w	r8, [r5, #28]
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800226c:	f1b8 0f00 	cmp.w	r8, #0
 8002270:	d010      	beq.n	8002294 <VL53L0X_GetRangingMeasurementData+0xbc>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8002272:	fa1f fe8e 	uxth.w	lr, lr
 8002276:	fb03 fe0e 	mul.w	lr, r3, lr
 800227a:	ea4f 282e 	mov.w	r8, lr, asr #8
				if ((SignalRate
 800227e:	ebb2 2f2e 	cmp.w	r2, lr, asr #8
 8002282:	d049      	beq.n	8002318 <VL53L0X_GetRangingMeasurementData+0x140>
					else
						XtalkRangeMilliMeter = 8888
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8002284:	b2b0      	uxth	r0, r6
 8002286:	fb02 f000 	mul.w	r0, r2, r0
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
 800228a:	eba2 0808 	sub.w	r8, r2, r8
						/ (SignalRate
 800228e:	fbb0 f0f8 	udiv	r0, r0, r8
					XtalkRangeMilliMeter =
 8002292:	b280      	uxth	r0, r0
				tmpuint16 = XtalkRangeMilliMeter;
			}

		}

		if (RangeFractionalEnable) {
 8002294:	f1bc 0f00 	cmp.w	ip, #0
 8002298:	d047      	beq.n	800232a <VL53L0X_GetRangingMeasurementData+0x152>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800229a:	0886      	lsrs	r6, r0, #2
			pRangingMeasurementData->RangeMilliMeter =
 800229c:	8126      	strh	r6, [r4, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800229e:	b2c0      	uxtb	r0, r0
 80022a0:	0180      	lsls	r0, r0, #6
			pRangingMeasurementData->RangeFractionalPart =
 80022a2:	75e0      	strb	r0, [r4, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80022a4:	f10d 0037 	add.w	r0, sp, #55	; 0x37
 80022a8:	9001      	str	r0, [sp, #4]
 80022aa:	9400      	str	r4, [sp, #0]
 80022ac:	4628      	mov	r0, r5
 80022ae:	f002 f81f 	bl	80042f0 <VL53L0X_get_pal_range_status>
 80022b2:	4307      	orrs	r7, r0
 80022b4:	b27f      	sxtb	r7, r7
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 80022b6:	b917      	cbnz	r7, 80022be <VL53L0X_GetRangingMeasurementData+0xe6>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 80022b8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
 80022bc:	7623      	strb	r3, [r4, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80022be:	bb3f      	cbnz	r7, 8002310 <VL53L0X_GetRangingMeasurementData+0x138>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 80022c0:	ae03      	add	r6, sp, #12
 80022c2:	f105 0c50 	add.w	ip, r5, #80	; 0x50
 80022c6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80022ca:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80022cc:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80022d0:	e886 0007 	stmia.w	r6, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 80022d4:	8923      	ldrh	r3, [r4, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 80022d6:	f8ad 3014 	strh.w	r3, [sp, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 80022da:	7de3      	ldrb	r3, [r4, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 80022dc:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 80022e0:	8963      	ldrh	r3, [r4, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 80022e2:	f8ad 3016 	strh.w	r3, [sp, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 80022e6:	6863      	ldr	r3, [r4, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 80022e8:	9304      	str	r3, [sp, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 80022ea:	68e3      	ldr	r3, [r4, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 80022ec:	9306      	str	r3, [sp, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 80022ee:	6923      	ldr	r3, [r4, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 80022f0:	9307      	str	r3, [sp, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 80022f2:	8aa3      	ldrh	r3, [r4, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 80022f4:	f8ad 3020 	strh.w	r3, [sp, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 80022f8:	7e23      	ldrb	r3, [r4, #24]
		LastRangeDataBuffer.RangeStatus =
 80022fa:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 80022fe:	f105 0450 	add.w	r4, r5, #80	; 0x50
 8002302:	ad03      	add	r5, sp, #12
 8002304:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002306:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002308:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800230c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8002310:	4638      	mov	r0, r7
 8002312:	b00e      	add	sp, #56	; 0x38
 8002314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if (RangeFractionalEnable)
 8002318:	f1bc 0f00 	cmp.w	ip, #0
 800231c:	d002      	beq.n	8002324 <VL53L0X_GetRangingMeasurementData+0x14c>
						XtalkRangeMilliMeter = 8888;
 800231e:	f242 20b8 	movw	r0, #8888	; 0x22b8
 8002322:	e7b7      	b.n	8002294 <VL53L0X_GetRangingMeasurementData+0xbc>
						XtalkRangeMilliMeter = 8888
 8002324:	f648 20e0 	movw	r0, #35552	; 0x8ae0
 8002328:	e7b4      	b.n	8002294 <VL53L0X_GetRangingMeasurementData+0xbc>
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800232a:	8120      	strh	r0, [r4, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800232c:	2000      	movs	r0, #0
 800232e:	75e0      	strb	r0, [r4, #23]
 8002330:	e7b8      	b.n	80022a4 <VL53L0X_GetRangingMeasurementData+0xcc>
 8002332:	bf00      	nop
 8002334:	10624dd3 	.word	0x10624dd3

08002338 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8002338:	b570      	push	{r4, r5, r6, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	4606      	mov	r6, r0
 800233e:	4614      	mov	r4, r2
 8002340:	461d      	mov	r5, r3
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8002342:	f10d 0206 	add.w	r2, sp, #6
 8002346:	210e      	movs	r1, #14
 8002348:	f002 fa04 	bl	8004754 <VL53L0X_RdWord>
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800234c:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8002350:	4a09      	ldr	r2, [pc, #36]	; (8002378 <VL53L0X_GetInterruptThresholds+0x40>)
 8002352:	ea02 4241 	and.w	r2, r2, r1, lsl #17
 8002356:	6022      	str	r2, [r4, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8002358:	b108      	cbz	r0, 800235e <VL53L0X_GetInterruptThresholds+0x26>
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 800235a:	b002      	add	sp, #8
 800235c:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800235e:	f10d 0206 	add.w	r2, sp, #6
 8002362:	210c      	movs	r1, #12
 8002364:	4630      	mov	r0, r6
 8002366:	f002 f9f5 	bl	8004754 <VL53L0X_RdWord>
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800236a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800236e:	4b02      	ldr	r3, [pc, #8]	; (8002378 <VL53L0X_GetInterruptThresholds+0x40>)
 8002370:	ea03 4342 	and.w	r3, r3, r2, lsl #17
		*pThresholdHigh =
 8002374:	602b      	str	r3, [r5, #0]
 8002376:	e7f0      	b.n	800235a <VL53L0X_GetInterruptThresholds+0x22>
 8002378:	1ffe0000 	.word	0x1ffe0000

0800237c <VL53L0X_CheckAndLoadInterruptSettings>:
{
 800237c:	b570      	push	{r4, r5, r6, lr}
 800237e:	b082      	sub	sp, #8
	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8002380:	f890 30da 	ldrb.w	r3, [r0, #218]	; 0xda
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8002384:	3b01      	subs	r3, #1
 8002386:	b2db      	uxtb	r3, r3
	if ((InterruptConfig ==
 8002388:	2b02      	cmp	r3, #2
 800238a:	d903      	bls.n	8002394 <VL53L0X_CheckAndLoadInterruptSettings+0x18>
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800238c:	2500      	movs	r5, #0
}
 800238e:	4628      	mov	r0, r5
 8002390:	b002      	add	sp, #8
 8002392:	bd70      	pop	{r4, r5, r6, pc}
 8002394:	4604      	mov	r4, r0
 8002396:	460e      	mov	r6, r1
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8002398:	466b      	mov	r3, sp
 800239a:	aa01      	add	r2, sp, #4
 800239c:	2101      	movs	r1, #1
 800239e:	f7ff ffcb 	bl	8002338 <VL53L0X_GetInterruptThresholds>
 80023a2:	4605      	mov	r5, r0
		if (((ThresholdLow > 255*65536) ||
 80023a4:	9b01      	ldr	r3, [sp, #4]
 80023a6:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80023aa:	d803      	bhi.n	80023b4 <VL53L0X_CheckAndLoadInterruptSettings+0x38>
			(ThresholdHigh > 255*65536)) &&
 80023ac:	9b00      	ldr	r3, [sp, #0]
		if (((ThresholdLow > 255*65536) ||
 80023ae:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80023b2:	d9ec      	bls.n	800238e <VL53L0X_CheckAndLoadInterruptSettings+0x12>
			(ThresholdHigh > 255*65536)) &&
 80023b4:	2d00      	cmp	r5, #0
 80023b6:	d1ea      	bne.n	800238e <VL53L0X_CheckAndLoadInterruptSettings+0x12>
			if (StartNotStopFlag != 0) {
 80023b8:	b12e      	cbz	r6, 80023c6 <VL53L0X_CheckAndLoadInterruptSettings+0x4a>
				Status = VL53L0X_load_tuning_settings(Dev,
 80023ba:	4911      	ldr	r1, [pc, #68]	; (8002400 <VL53L0X_CheckAndLoadInterruptSettings+0x84>)
 80023bc:	4620      	mov	r0, r4
 80023be:	f001 fd87 	bl	8003ed0 <VL53L0X_load_tuning_settings>
 80023c2:	4605      	mov	r5, r0
 80023c4:	e7e3      	b.n	800238e <VL53L0X_CheckAndLoadInterruptSettings+0x12>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 80023c6:	2204      	movs	r2, #4
 80023c8:	21ff      	movs	r1, #255	; 0xff
 80023ca:	4620      	mov	r0, r4
 80023cc:	f002 fa0c 	bl	80047e8 <VL53L0X_WrByte>
 80023d0:	4305      	orrs	r5, r0
 80023d2:	b26d      	sxtb	r5, r5
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80023d4:	2200      	movs	r2, #0
 80023d6:	2170      	movs	r1, #112	; 0x70
 80023d8:	4620      	mov	r0, r4
 80023da:	f002 fa05 	bl	80047e8 <VL53L0X_WrByte>
 80023de:	4305      	orrs	r5, r0
 80023e0:	b26d      	sxtb	r5, r5
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80023e2:	2200      	movs	r2, #0
 80023e4:	21ff      	movs	r1, #255	; 0xff
 80023e6:	4620      	mov	r0, r4
 80023e8:	f002 f9fe 	bl	80047e8 <VL53L0X_WrByte>
 80023ec:	4305      	orrs	r5, r0
 80023ee:	b26d      	sxtb	r5, r5
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80023f0:	2200      	movs	r2, #0
 80023f2:	2180      	movs	r1, #128	; 0x80
 80023f4:	4620      	mov	r0, r4
 80023f6:	f002 f9f7 	bl	80047e8 <VL53L0X_WrByte>
 80023fa:	4305      	orrs	r5, r0
 80023fc:	b26d      	sxtb	r5, r5
 80023fe:	e7c6      	b.n	800238e <VL53L0X_CheckAndLoadInterruptSettings+0x12>
 8002400:	200001cc 	.word	0x200001cc

08002404 <VL53L0X_StartMeasurement>:
{
 8002404:	b530      	push	{r4, r5, lr}
 8002406:	b083      	sub	sp, #12
 8002408:	4605      	mov	r5, r0
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800240a:	f10d 0107 	add.w	r1, sp, #7
 800240e:	f7ff fbab 	bl	8001b68 <VL53L0X_GetDeviceMode>
	switch (DeviceMode) {
 8002412:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002416:	2b01      	cmp	r3, #1
 8002418:	d029      	beq.n	800246e <VL53L0X_StartMeasurement+0x6a>
 800241a:	2b03      	cmp	r3, #3
 800241c:	d036      	beq.n	800248c <VL53L0X_StartMeasurement+0x88>
 800241e:	b11b      	cbz	r3, 8002428 <VL53L0X_StartMeasurement+0x24>
 8002420:	f06f 0007 	mvn.w	r0, #7
}
 8002424:	b003      	add	sp, #12
 8002426:	bd30      	pop	{r4, r5, pc}
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8002428:	2201      	movs	r2, #1
 800242a:	2100      	movs	r1, #0
 800242c:	4628      	mov	r0, r5
 800242e:	f002 f9db 	bl	80047e8 <VL53L0X_WrByte>
		Byte = StartStopByte;
 8002432:	2201      	movs	r2, #1
 8002434:	f88d 2006 	strb.w	r2, [sp, #6]
		if (Status == VL53L0X_ERROR_NONE) {
 8002438:	2800      	cmp	r0, #0
 800243a:	d1f3      	bne.n	8002424 <VL53L0X_StartMeasurement+0x20>
			LoopNb = 0;
 800243c:	2400      	movs	r4, #0
 800243e:	e00e      	b.n	800245e <VL53L0X_StartMeasurement+0x5a>
					Status = VL53L0X_RdByte(Dev,
 8002440:	f10d 0206 	add.w	r2, sp, #6
 8002444:	2100      	movs	r1, #0
 8002446:	4628      	mov	r0, r5
 8002448:	f002 f92f 	bl	80046aa <VL53L0X_RdByte>
				LoopNb = LoopNb + 1;
 800244c:	3401      	adds	r4, #1
			} while (((Byte & StartStopByte) == StartStopByte)
 800244e:	f89d 3006 	ldrb.w	r3, [sp, #6]
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8002452:	f013 0f01 	tst.w	r3, #1
 8002456:	d005      	beq.n	8002464 <VL53L0X_StartMeasurement+0x60>
				&& (Status == VL53L0X_ERROR_NONE)
 8002458:	b920      	cbnz	r0, 8002464 <VL53L0X_StartMeasurement+0x60>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800245a:	2cc7      	cmp	r4, #199	; 0xc7
 800245c:	d802      	bhi.n	8002464 <VL53L0X_StartMeasurement+0x60>
				if (LoopNb > 0)
 800245e:	2c00      	cmp	r4, #0
 8002460:	d0f4      	beq.n	800244c <VL53L0X_StartMeasurement+0x48>
 8002462:	e7ed      	b.n	8002440 <VL53L0X_StartMeasurement+0x3c>
			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8002464:	2cc7      	cmp	r4, #199	; 0xc7
 8002466:	d9dd      	bls.n	8002424 <VL53L0X_StartMeasurement+0x20>
				Status = VL53L0X_ERROR_TIME_OUT;
 8002468:	f06f 0006 	mvn.w	r0, #6
 800246c:	e7da      	b.n	8002424 <VL53L0X_StartMeasurement+0x20>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800246e:	2101      	movs	r1, #1
 8002470:	4628      	mov	r0, r5
 8002472:	f7ff ff83 	bl	800237c <VL53L0X_CheckAndLoadInterruptSettings>
		Status = VL53L0X_WrByte(Dev,
 8002476:	2202      	movs	r2, #2
 8002478:	2100      	movs	r1, #0
 800247a:	4628      	mov	r0, r5
 800247c:	f002 f9b4 	bl	80047e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
 8002480:	2800      	cmp	r0, #0
 8002482:	d1cf      	bne.n	8002424 <VL53L0X_StartMeasurement+0x20>
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8002484:	2304      	movs	r3, #4
 8002486:	f885 3132 	strb.w	r3, [r5, #306]	; 0x132
 800248a:	e7cb      	b.n	8002424 <VL53L0X_StartMeasurement+0x20>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800248c:	2101      	movs	r1, #1
 800248e:	4628      	mov	r0, r5
 8002490:	f7ff ff74 	bl	800237c <VL53L0X_CheckAndLoadInterruptSettings>
		Status = VL53L0X_WrByte(Dev,
 8002494:	2204      	movs	r2, #4
 8002496:	2100      	movs	r1, #0
 8002498:	4628      	mov	r0, r5
 800249a:	f002 f9a5 	bl	80047e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
 800249e:	2800      	cmp	r0, #0
 80024a0:	d1c0      	bne.n	8002424 <VL53L0X_StartMeasurement+0x20>
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80024a2:	2304      	movs	r3, #4
 80024a4:	f885 3132 	strb.w	r3, [r5, #306]	; 0x132
 80024a8:	e7bc      	b.n	8002424 <VL53L0X_StartMeasurement+0x20>

080024aa <VL53L0X_PerformSingleMeasurement>:
{
 80024aa:	b510      	push	{r4, lr}
 80024ac:	b082      	sub	sp, #8
 80024ae:	4604      	mov	r4, r0
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80024b0:	f10d 0107 	add.w	r1, sp, #7
 80024b4:	f7ff fb58 	bl	8001b68 <VL53L0X_GetDeviceMode>
	if (Status == VL53L0X_ERROR_NONE
 80024b8:	b910      	cbnz	r0, 80024c0 <VL53L0X_PerformSingleMeasurement+0x16>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80024ba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80024be:	b14b      	cbz	r3, 80024d4 <VL53L0X_PerformSingleMeasurement+0x2a>
	if (Status == VL53L0X_ERROR_NONE)
 80024c0:	b160      	cbz	r0, 80024dc <VL53L0X_PerformSingleMeasurement+0x32>
	if (Status == VL53L0X_ERROR_NONE
 80024c2:	b928      	cbnz	r0, 80024d0 <VL53L0X_PerformSingleMeasurement+0x26>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80024c4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80024c8:	b913      	cbnz	r3, 80024d0 <VL53L0X_PerformSingleMeasurement+0x26>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80024ca:	2303      	movs	r3, #3
 80024cc:	f884 3132 	strb.w	r3, [r4, #306]	; 0x132
}
 80024d0:	b002      	add	sp, #8
 80024d2:	bd10      	pop	{r4, pc}
		Status = VL53L0X_StartMeasurement(Dev);
 80024d4:	4620      	mov	r0, r4
 80024d6:	f7ff ff95 	bl	8002404 <VL53L0X_StartMeasurement>
 80024da:	e7f1      	b.n	80024c0 <VL53L0X_PerformSingleMeasurement+0x16>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80024dc:	4620      	mov	r0, r4
 80024de:	f000 fdf2 	bl	80030c6 <VL53L0X_measurement_poll_for_completion>
 80024e2:	e7ee      	b.n	80024c2 <VL53L0X_PerformSingleMeasurement+0x18>

080024e4 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 80024e4:	b570      	push	{r4, r5, r6, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	4606      	mov	r6, r0
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80024ea:	2500      	movs	r5, #0
	do {
		Status = VL53L0X_WrByte(Dev,
 80024ec:	2201      	movs	r2, #1
 80024ee:	210b      	movs	r1, #11
 80024f0:	4630      	mov	r0, r6
 80024f2:	f002 f979 	bl	80047e8 <VL53L0X_WrByte>
 80024f6:	4604      	mov	r4, r0
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 80024f8:	2200      	movs	r2, #0
 80024fa:	210b      	movs	r1, #11
 80024fc:	4630      	mov	r0, r6
 80024fe:	f002 f973 	bl	80047e8 <VL53L0X_WrByte>
 8002502:	4304      	orrs	r4, r0
 8002504:	b264      	sxtb	r4, r4
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8002506:	f10d 0207 	add.w	r2, sp, #7
 800250a:	2113      	movs	r1, #19
 800250c:	4630      	mov	r0, r6
 800250e:	f002 f8cc 	bl	80046aa <VL53L0X_RdByte>
 8002512:	4320      	orrs	r0, r4
 8002514:	b240      	sxtb	r0, r0
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8002516:	3501      	adds	r5, #1
 8002518:	b2ed      	uxtb	r5, r5
	} while (((Byte & 0x07) != 0x00)
 800251a:	f89d 3007 	ldrb.w	r3, [sp, #7]
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800251e:	f013 0f07 	tst.w	r3, #7
 8002522:	d003      	beq.n	800252c <VL53L0X_ClearInterruptMask+0x48>
			&& (LoopCount < 3)
 8002524:	2d02      	cmp	r5, #2
 8002526:	d801      	bhi.n	800252c <VL53L0X_ClearInterruptMask+0x48>
			&& (Status == VL53L0X_ERROR_NONE));
 8002528:	2800      	cmp	r0, #0
 800252a:	d0df      	beq.n	80024ec <VL53L0X_ClearInterruptMask+0x8>


	if (LoopCount >= 3)
 800252c:	2d02      	cmp	r5, #2
 800252e:	d801      	bhi.n	8002534 <VL53L0X_ClearInterruptMask+0x50>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;

	LOG_FUNCTION_END(Status);
	return Status;
}
 8002530:	b002      	add	sp, #8
 8002532:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8002534:	f06f 000b 	mvn.w	r0, #11
 8002538:	e7fa      	b.n	8002530 <VL53L0X_ClearInterruptMask+0x4c>

0800253a <VL53L0X_PerformSingleRangingMeasurement>:
{
 800253a:	b538      	push	{r3, r4, r5, lr}
 800253c:	4604      	mov	r4, r0
 800253e:	460d      	mov	r5, r1
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8002540:	2100      	movs	r1, #0
 8002542:	f7ff faff 	bl	8001b44 <VL53L0X_SetDeviceMode>
	if (Status == VL53L0X_ERROR_NONE)
 8002546:	b110      	cbz	r0, 800254e <VL53L0X_PerformSingleRangingMeasurement+0x14>
	if (Status == VL53L0X_ERROR_NONE)
 8002548:	b128      	cbz	r0, 8002556 <VL53L0X_PerformSingleRangingMeasurement+0x1c>
	if (Status == VL53L0X_ERROR_NONE)
 800254a:	b148      	cbz	r0, 8002560 <VL53L0X_PerformSingleRangingMeasurement+0x26>
}
 800254c:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800254e:	4620      	mov	r0, r4
 8002550:	f7ff ffab 	bl	80024aa <VL53L0X_PerformSingleMeasurement>
 8002554:	e7f8      	b.n	8002548 <VL53L0X_PerformSingleRangingMeasurement+0xe>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8002556:	4629      	mov	r1, r5
 8002558:	4620      	mov	r0, r4
 800255a:	f7ff fe3d 	bl	80021d8 <VL53L0X_GetRangingMeasurementData>
 800255e:	e7f4      	b.n	800254a <VL53L0X_PerformSingleRangingMeasurement+0x10>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8002560:	2100      	movs	r1, #0
 8002562:	4620      	mov	r0, r4
 8002564:	f7ff ffbe 	bl	80024e4 <VL53L0X_ClearInterruptMask>
 8002568:	e7f0      	b.n	800254c <VL53L0X_PerformSingleRangingMeasurement+0x12>

0800256a <VL53L0X_SetGpioConfig>:
{
 800256a:	b570      	push	{r4, r5, r6, lr}
 800256c:	f89d 6010 	ldrb.w	r6, [sp, #16]
	if (Pin != 0) {
 8002570:	2900      	cmp	r1, #0
 8002572:	f040 8099 	bne.w	80026a8 <VL53L0X_SetGpioConfig+0x13e>
 8002576:	4605      	mov	r5, r0
 8002578:	461c      	mov	r4, r3
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800257a:	2a14      	cmp	r2, #20
 800257c:	d009      	beq.n	8002592 <VL53L0X_SetGpioConfig+0x28>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800257e:	2a15      	cmp	r2, #21
 8002580:	d010      	beq.n	80025a4 <VL53L0X_SetGpioConfig+0x3a>
			switch (Functionality) {
 8002582:	2c04      	cmp	r4, #4
 8002584:	f200 8088 	bhi.w	8002698 <VL53L0X_SetGpioConfig+0x12e>
 8002588:	e8df f004 	tbb	[pc, r4]
 800258c:	74747474 	.word	0x74747474
 8002590:	74          	.byte	0x74
 8002591:	00          	.byte	0x00
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8002592:	b92e      	cbnz	r6, 80025a0 <VL53L0X_SetGpioConfig+0x36>
			data = 0x10;
 8002594:	2210      	movs	r2, #16
		Status = VL53L0X_WrByte(Dev,
 8002596:	2184      	movs	r1, #132	; 0x84
 8002598:	4628      	mov	r0, r5
 800259a:	f002 f925 	bl	80047e8 <VL53L0X_WrByte>
 800259e:	e07a      	b.n	8002696 <VL53L0X_SetGpioConfig+0x12c>
			data = 1;
 80025a0:	2201      	movs	r2, #1
 80025a2:	e7f8      	b.n	8002596 <VL53L0X_SetGpioConfig+0x2c>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80025a4:	2201      	movs	r2, #1
 80025a6:	21ff      	movs	r1, #255	; 0xff
 80025a8:	f002 f91e 	bl	80047e8 <VL53L0X_WrByte>
 80025ac:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80025ae:	2200      	movs	r2, #0
 80025b0:	4611      	mov	r1, r2
 80025b2:	4628      	mov	r0, r5
 80025b4:	f002 f918 	bl	80047e8 <VL53L0X_WrByte>
 80025b8:	4304      	orrs	r4, r0
 80025ba:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80025bc:	2200      	movs	r2, #0
 80025be:	21ff      	movs	r1, #255	; 0xff
 80025c0:	4628      	mov	r0, r5
 80025c2:	f002 f911 	bl	80047e8 <VL53L0X_WrByte>
 80025c6:	4304      	orrs	r4, r0
 80025c8:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80025ca:	2201      	movs	r2, #1
 80025cc:	2180      	movs	r1, #128	; 0x80
 80025ce:	4628      	mov	r0, r5
 80025d0:	f002 f90a 	bl	80047e8 <VL53L0X_WrByte>
 80025d4:	4304      	orrs	r4, r0
 80025d6:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80025d8:	2202      	movs	r2, #2
 80025da:	2185      	movs	r1, #133	; 0x85
 80025dc:	4628      	mov	r0, r5
 80025de:	f002 f903 	bl	80047e8 <VL53L0X_WrByte>
 80025e2:	4304      	orrs	r4, r0
 80025e4:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80025e6:	2204      	movs	r2, #4
 80025e8:	21ff      	movs	r1, #255	; 0xff
 80025ea:	4628      	mov	r0, r5
 80025ec:	f002 f8fc 	bl	80047e8 <VL53L0X_WrByte>
 80025f0:	4304      	orrs	r4, r0
 80025f2:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80025f4:	2200      	movs	r2, #0
 80025f6:	21cd      	movs	r1, #205	; 0xcd
 80025f8:	4628      	mov	r0, r5
 80025fa:	f002 f8f5 	bl	80047e8 <VL53L0X_WrByte>
 80025fe:	4304      	orrs	r4, r0
 8002600:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8002602:	2211      	movs	r2, #17
 8002604:	21cc      	movs	r1, #204	; 0xcc
 8002606:	4628      	mov	r0, r5
 8002608:	f002 f8ee 	bl	80047e8 <VL53L0X_WrByte>
 800260c:	4304      	orrs	r4, r0
 800260e:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8002610:	2207      	movs	r2, #7
 8002612:	21ff      	movs	r1, #255	; 0xff
 8002614:	4628      	mov	r0, r5
 8002616:	f002 f8e7 	bl	80047e8 <VL53L0X_WrByte>
 800261a:	4304      	orrs	r4, r0
 800261c:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800261e:	2200      	movs	r2, #0
 8002620:	21be      	movs	r1, #190	; 0xbe
 8002622:	4628      	mov	r0, r5
 8002624:	f002 f8e0 	bl	80047e8 <VL53L0X_WrByte>
 8002628:	4304      	orrs	r4, r0
 800262a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800262c:	2206      	movs	r2, #6
 800262e:	21ff      	movs	r1, #255	; 0xff
 8002630:	4628      	mov	r0, r5
 8002632:	f002 f8d9 	bl	80047e8 <VL53L0X_WrByte>
 8002636:	4304      	orrs	r4, r0
 8002638:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800263a:	2209      	movs	r2, #9
 800263c:	21cc      	movs	r1, #204	; 0xcc
 800263e:	4628      	mov	r0, r5
 8002640:	f002 f8d2 	bl	80047e8 <VL53L0X_WrByte>
 8002644:	4304      	orrs	r4, r0
 8002646:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8002648:	2200      	movs	r2, #0
 800264a:	21ff      	movs	r1, #255	; 0xff
 800264c:	4628      	mov	r0, r5
 800264e:	f002 f8cb 	bl	80047e8 <VL53L0X_WrByte>
 8002652:	4304      	orrs	r4, r0
 8002654:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8002656:	2201      	movs	r2, #1
 8002658:	21ff      	movs	r1, #255	; 0xff
 800265a:	4628      	mov	r0, r5
 800265c:	f002 f8c4 	bl	80047e8 <VL53L0X_WrByte>
 8002660:	4304      	orrs	r4, r0
 8002662:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8002664:	2200      	movs	r2, #0
 8002666:	4611      	mov	r1, r2
 8002668:	4628      	mov	r0, r5
 800266a:	f002 f8bd 	bl	80047e8 <VL53L0X_WrByte>
 800266e:	4320      	orrs	r0, r4
 8002670:	b240      	sxtb	r0, r0
 8002672:	e010      	b.n	8002696 <VL53L0X_SetGpioConfig+0x12c>
			Status = VL53L0X_WrByte(Dev,
 8002674:	4622      	mov	r2, r4
 8002676:	210a      	movs	r1, #10
 8002678:	f002 f8b6 	bl	80047e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
 800267c:	b938      	cbnz	r0, 800268e <VL53L0X_SetGpioConfig+0x124>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800267e:	b106      	cbz	r6, 8002682 <VL53L0X_SetGpioConfig+0x118>
				data = (uint8_t)(1 << 4);
 8002680:	2610      	movs	r6, #16
			Status = VL53L0X_UpdateByte(Dev,
 8002682:	4633      	mov	r3, r6
 8002684:	22ef      	movs	r2, #239	; 0xef
 8002686:	2184      	movs	r1, #132	; 0x84
 8002688:	4628      	mov	r0, r5
 800268a:	f002 f8cf 	bl	800482c <VL53L0X_UpdateByte>
		if (Status == VL53L0X_ERROR_NONE)
 800268e:	b908      	cbnz	r0, 8002694 <VL53L0X_SetGpioConfig+0x12a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8002690:	f885 40da 	strb.w	r4, [r5, #218]	; 0xda
		if (Status == VL53L0X_ERROR_NONE)
 8002694:	b118      	cbz	r0, 800269e <VL53L0X_SetGpioConfig+0x134>
}
 8002696:	bd70      	pop	{r4, r5, r6, pc}
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8002698:	f06f 000a 	mvn.w	r0, #10
 800269c:	e7ee      	b.n	800267c <VL53L0X_SetGpioConfig+0x112>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800269e:	2100      	movs	r1, #0
 80026a0:	4628      	mov	r0, r5
 80026a2:	f7ff ff1f 	bl	80024e4 <VL53L0X_ClearInterruptMask>
 80026a6:	e7f6      	b.n	8002696 <VL53L0X_SetGpioConfig+0x12c>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 80026a8:	f06f 0009 	mvn.w	r0, #9
 80026ac:	e7f3      	b.n	8002696 <VL53L0X_SetGpioConfig+0x12c>
	...

080026b0 <VL53L0X_StaticInit>:
{
 80026b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026b2:	b097      	sub	sp, #92	; 0x5c
 80026b4:	4607      	mov	r7, r0
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 80026b6:	2240      	movs	r2, #64	; 0x40
 80026b8:	2100      	movs	r1, #0
 80026ba:	a806      	add	r0, sp, #24
 80026bc:	f008 ff0e 	bl	800b4dc <memset>
	uint16_t tempword = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint8_t tempbyte = 0;
 80026c6:	f88d 3015 	strb.w	r3, [sp, #21]
	uint8_t isApertureSpads = 0;
 80026ca:	f88d 3014 	strb.w	r3, [sp, #20]
	uint32_t refSpadCount = 0;
 80026ce:	9304      	str	r3, [sp, #16]
	Status = VL53L0X_get_info_from_device(Dev, 1);
 80026d0:	2101      	movs	r1, #1
 80026d2:	4638      	mov	r0, r7
 80026d4:	f000 fd57 	bl	8003186 <VL53L0X_get_info_from_device>
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80026d8:	f897 1113 	ldrb.w	r1, [r7, #275]	; 0x113
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80026dc:	f897 2114 	ldrb.w	r2, [r7, #276]	; 0x114
	if ((ApertureSpads > 1) ||
 80026e0:	2a01      	cmp	r2, #1
 80026e2:	d803      	bhi.n	80026ec <VL53L0X_StaticInit+0x3c>
 80026e4:	d010      	beq.n	8002708 <VL53L0X_StaticInit+0x58>
		((ApertureSpads == 1) && (count > 32)) ||
 80026e6:	b992      	cbnz	r2, 800270e <VL53L0X_StaticInit+0x5e>
		((ApertureSpads == 0) && (count > 12)))
 80026e8:	290c      	cmp	r1, #12
 80026ea:	d910      	bls.n	800270e <VL53L0X_StaticInit+0x5e>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 80026ec:	aa05      	add	r2, sp, #20
 80026ee:	a904      	add	r1, sp, #16
 80026f0:	4638      	mov	r0, r7
 80026f2:	f000 fb85 	bl	8002e00 <VL53L0X_perform_ref_spad_management>
 80026f6:	4604      	mov	r4, r0
	if (Status == VL53L0X_ERROR_NONE) {
 80026f8:	b974      	cbnz	r4, 8002718 <VL53L0X_StaticInit+0x68>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 80026fa:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
		if (UseInternalTuningSettings == 0)
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d150      	bne.n	80027a4 <VL53L0X_StaticInit+0xf4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8002702:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 8002706:	e008      	b.n	800271a <VL53L0X_StaticInit+0x6a>
		((ApertureSpads == 1) && (count > 32)) ||
 8002708:	2920      	cmp	r1, #32
 800270a:	d8ef      	bhi.n	80026ec <VL53L0X_StaticInit+0x3c>
 800270c:	e7eb      	b.n	80026e6 <VL53L0X_StaticInit+0x36>
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800270e:	4638      	mov	r0, r7
 8002710:	f000 f9f4 	bl	8002afc <VL53L0X_set_reference_spads>
 8002714:	4604      	mov	r4, r0
 8002716:	e7ef      	b.n	80026f8 <VL53L0X_StaticInit+0x48>
	pTuningSettingBuffer = DefaultTuningSettings;
 8002718:	495c      	ldr	r1, [pc, #368]	; (800288c <VL53L0X_StaticInit+0x1dc>)
	if (Status == VL53L0X_ERROR_NONE)
 800271a:	2c00      	cmp	r4, #0
 800271c:	d044      	beq.n	80027a8 <VL53L0X_StaticInit+0xf8>
	if (Status == VL53L0X_ERROR_NONE) {
 800271e:	2c00      	cmp	r4, #0
 8002720:	d047      	beq.n	80027b2 <VL53L0X_StaticInit+0x102>
	if (Status == VL53L0X_ERROR_NONE) {
 8002722:	2c00      	cmp	r4, #0
 8002724:	d04e      	beq.n	80027c4 <VL53L0X_StaticInit+0x114>
	if (Status == VL53L0X_ERROR_NONE) {
 8002726:	b924      	cbnz	r4, 8002732 <VL53L0X_StaticInit+0x82>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8002728:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 800272c:	011b      	lsls	r3, r3, #4
 800272e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	if (Status == VL53L0X_ERROR_NONE)
 8002732:	2c00      	cmp	r4, #0
 8002734:	d05c      	beq.n	80027f0 <VL53L0X_StaticInit+0x140>
	if (Status == VL53L0X_ERROR_NONE) {
 8002736:	2c00      	cmp	r4, #0
 8002738:	d060      	beq.n	80027fc <VL53L0X_StaticInit+0x14c>
	if (Status == VL53L0X_ERROR_NONE)
 800273a:	b964      	cbnz	r4, 8002756 <VL53L0X_StaticInit+0xa6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800273c:	f107 0510 	add.w	r5, r7, #16
 8002740:	ae06      	add	r6, sp, #24
 8002742:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002744:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002746:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002748:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800274a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800274c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800274e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002752:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	if (Status == VL53L0X_ERROR_NONE) {
 8002756:	2c00      	cmp	r4, #0
 8002758:	d05d      	beq.n	8002816 <VL53L0X_StaticInit+0x166>
	if (Status == VL53L0X_ERROR_NONE)
 800275a:	2c00      	cmp	r4, #0
 800275c:	d069      	beq.n	8002832 <VL53L0X_StaticInit+0x182>
	if (Status == VL53L0X_ERROR_NONE)
 800275e:	2c00      	cmp	r4, #0
 8002760:	d06e      	beq.n	8002840 <VL53L0X_StaticInit+0x190>
	if (Status == VL53L0X_ERROR_NONE)
 8002762:	b914      	cbnz	r4, 800276a <VL53L0X_StaticInit+0xba>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8002764:	2303      	movs	r3, #3
 8002766:	f887 3132 	strb.w	r3, [r7, #306]	; 0x132
	if (Status == VL53L0X_ERROR_NONE) {
 800276a:	2c00      	cmp	r4, #0
 800276c:	d06f      	beq.n	800284e <VL53L0X_StaticInit+0x19e>
	if (Status == VL53L0X_ERROR_NONE) {
 800276e:	b91c      	cbnz	r4, 8002778 <VL53L0X_StaticInit+0xc8>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8002770:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8002774:	f887 30e8 	strb.w	r3, [r7, #232]	; 0xe8
	if (Status == VL53L0X_ERROR_NONE) {
 8002778:	2c00      	cmp	r4, #0
 800277a:	d070      	beq.n	800285e <VL53L0X_StaticInit+0x1ae>
	if (Status == VL53L0X_ERROR_NONE) {
 800277c:	b91c      	cbnz	r4, 8002786 <VL53L0X_StaticInit+0xd6>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800277e:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8002782:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
	if (Status == VL53L0X_ERROR_NONE) {
 8002786:	2c00      	cmp	r4, #0
 8002788:	d071      	beq.n	800286e <VL53L0X_StaticInit+0x1be>
	if (Status == VL53L0X_ERROR_NONE) {
 800278a:	b914      	cbnz	r4, 8002792 <VL53L0X_StaticInit+0xe2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800278c:	9b02      	ldr	r3, [sp, #8]
 800278e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	if (Status == VL53L0X_ERROR_NONE) {
 8002792:	2c00      	cmp	r4, #0
 8002794:	d072      	beq.n	800287c <VL53L0X_StaticInit+0x1cc>
	if (Status == VL53L0X_ERROR_NONE) {
 8002796:	b914      	cbnz	r4, 800279e <VL53L0X_StaticInit+0xee>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8002798:	9b02      	ldr	r3, [sp, #8]
 800279a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
}
 800279e:	4620      	mov	r0, r4
 80027a0:	b017      	add	sp, #92	; 0x5c
 80027a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			pTuningSettingBuffer = DefaultTuningSettings;
 80027a4:	4939      	ldr	r1, [pc, #228]	; (800288c <VL53L0X_StaticInit+0x1dc>)
 80027a6:	e7b8      	b.n	800271a <VL53L0X_StaticInit+0x6a>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 80027a8:	4638      	mov	r0, r7
 80027aa:	f001 fb91 	bl	8003ed0 <VL53L0X_load_tuning_settings>
 80027ae:	4604      	mov	r4, r0
 80027b0:	e7b5      	b.n	800271e <VL53L0X_StaticInit+0x6e>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 80027b2:	2100      	movs	r1, #0
 80027b4:	9100      	str	r1, [sp, #0]
 80027b6:	2304      	movs	r3, #4
 80027b8:	460a      	mov	r2, r1
 80027ba:	4638      	mov	r0, r7
 80027bc:	f7ff fed5 	bl	800256a <VL53L0X_SetGpioConfig>
 80027c0:	4604      	mov	r4, r0
 80027c2:	e7ae      	b.n	8002722 <VL53L0X_StaticInit+0x72>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80027c4:	2201      	movs	r2, #1
 80027c6:	21ff      	movs	r1, #255	; 0xff
 80027c8:	4638      	mov	r0, r7
 80027ca:	f002 f80d 	bl	80047e8 <VL53L0X_WrByte>
 80027ce:	4604      	mov	r4, r0
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 80027d0:	f10d 0216 	add.w	r2, sp, #22
 80027d4:	2184      	movs	r1, #132	; 0x84
 80027d6:	4638      	mov	r0, r7
 80027d8:	f001 ffbc 	bl	8004754 <VL53L0X_RdWord>
 80027dc:	4304      	orrs	r4, r0
 80027de:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80027e0:	2200      	movs	r2, #0
 80027e2:	21ff      	movs	r1, #255	; 0xff
 80027e4:	4638      	mov	r0, r7
 80027e6:	f001 ffff 	bl	80047e8 <VL53L0X_WrByte>
 80027ea:	4320      	orrs	r0, r4
 80027ec:	b244      	sxtb	r4, r0
 80027ee:	e79a      	b.n	8002726 <VL53L0X_StaticInit+0x76>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80027f0:	a906      	add	r1, sp, #24
 80027f2:	4638      	mov	r0, r7
 80027f4:	f7ff fbe7 	bl	8001fc6 <VL53L0X_GetDeviceParameters>
 80027f8:	4604      	mov	r4, r0
 80027fa:	e79c      	b.n	8002736 <VL53L0X_StaticInit+0x86>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 80027fc:	f10d 0115 	add.w	r1, sp, #21
 8002800:	4638      	mov	r0, r7
 8002802:	f7ff f9b5 	bl	8001b70 <VL53L0X_GetFractionEnable>
		if (Status == VL53L0X_ERROR_NONE)
 8002806:	4604      	mov	r4, r0
 8002808:	2800      	cmp	r0, #0
 800280a:	d196      	bne.n	800273a <VL53L0X_StaticInit+0x8a>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800280c:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8002810:	f887 3131 	strb.w	r3, [r7, #305]	; 0x131
 8002814:	e791      	b.n	800273a <VL53L0X_StaticInit+0x8a>
		Status = VL53L0X_RdByte(Dev,
 8002816:	f10d 0215 	add.w	r2, sp, #21
 800281a:	2101      	movs	r1, #1
 800281c:	4638      	mov	r0, r7
 800281e:	f001 ff44 	bl	80046aa <VL53L0X_RdByte>
		if (Status == VL53L0X_ERROR_NONE)
 8002822:	4604      	mov	r4, r0
 8002824:	2800      	cmp	r0, #0
 8002826:	d198      	bne.n	800275a <VL53L0X_StaticInit+0xaa>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8002828:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800282c:	f887 3130 	strb.w	r3, [r7, #304]	; 0x130
 8002830:	e793      	b.n	800275a <VL53L0X_StaticInit+0xaa>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8002832:	2200      	movs	r2, #0
 8002834:	4611      	mov	r1, r2
 8002836:	4638      	mov	r0, r7
 8002838:	f7ff f9b6 	bl	8001ba8 <VL53L0X_SetSequenceStepEnable>
 800283c:	4604      	mov	r4, r0
 800283e:	e78e      	b.n	800275e <VL53L0X_StaticInit+0xae>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8002840:	2200      	movs	r2, #0
 8002842:	2102      	movs	r1, #2
 8002844:	4638      	mov	r0, r7
 8002846:	f7ff f9af 	bl	8001ba8 <VL53L0X_SetSequenceStepEnable>
 800284a:	4604      	mov	r4, r0
 800284c:	e789      	b.n	8002762 <VL53L0X_StaticInit+0xb2>
		Status = VL53L0X_GetVcselPulsePeriod(
 800284e:	f10d 020f 	add.w	r2, sp, #15
 8002852:	2100      	movs	r1, #0
 8002854:	4638      	mov	r0, r7
 8002856:	f7ff f9a3 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
 800285a:	4604      	mov	r4, r0
 800285c:	e787      	b.n	800276e <VL53L0X_StaticInit+0xbe>
		Status = VL53L0X_GetVcselPulsePeriod(
 800285e:	f10d 020f 	add.w	r2, sp, #15
 8002862:	2101      	movs	r1, #1
 8002864:	4638      	mov	r0, r7
 8002866:	f7ff f99b 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
 800286a:	4604      	mov	r4, r0
 800286c:	e786      	b.n	800277c <VL53L0X_StaticInit+0xcc>
		Status = VL53L0X_GetSequenceStepTimeout(
 800286e:	aa02      	add	r2, sp, #8
 8002870:	2103      	movs	r1, #3
 8002872:	4638      	mov	r0, r7
 8002874:	f7ff fa56 	bl	8001d24 <VL53L0X_GetSequenceStepTimeout>
 8002878:	4604      	mov	r4, r0
 800287a:	e786      	b.n	800278a <VL53L0X_StaticInit+0xda>
		Status = VL53L0X_GetSequenceStepTimeout(
 800287c:	aa02      	add	r2, sp, #8
 800287e:	2104      	movs	r1, #4
 8002880:	4638      	mov	r0, r7
 8002882:	f7ff fa4f 	bl	8001d24 <VL53L0X_GetSequenceStepTimeout>
 8002886:	4604      	mov	r4, r0
 8002888:	e785      	b.n	8002796 <VL53L0X_StaticInit+0xe6>
 800288a:	bf00      	nop
 800288c:	200000d8 	.word	0x200000d8

08002890 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8002890:	b510      	push	{r4, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8002896:	f10d 0207 	add.w	r2, sp, #7
 800289a:	2113      	movs	r1, #19
 800289c:	f001 ff05 	bl	80046aa <VL53L0X_RdByte>
	*pInterruptMaskStatus = Byte & 0x07;
 80028a0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80028a4:	f003 0207 	and.w	r2, r3, #7
 80028a8:	6022      	str	r2, [r4, #0]

	if (Byte & 0x18)
 80028aa:	f013 0f18 	tst.w	r3, #24
 80028ae:	d101      	bne.n	80028b4 <VL53L0X_GetInterruptMaskStatus+0x24>
		Status = VL53L0X_ERROR_RANGE_ERROR;

	LOG_FUNCTION_END(Status);
	return Status;
}
 80028b0:	b002      	add	sp, #8
 80028b2:	bd10      	pop	{r4, pc}
		Status = VL53L0X_ERROR_RANGE_ERROR;
 80028b4:	f06f 0005 	mvn.w	r0, #5
 80028b8:	e7fa      	b.n	80028b0 <VL53L0X_GetInterruptMaskStatus+0x20>

080028ba <VL53L0X_GetMeasurementDataReady>:
{
 80028ba:	b510      	push	{r4, lr}
 80028bc:	b082      	sub	sp, #8
 80028be:	460c      	mov	r4, r1
	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80028c0:	f890 30da 	ldrb.w	r3, [r0, #218]	; 0xda
	if (InterruptConfig ==
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d00d      	beq.n	80028e4 <VL53L0X_GetMeasurementDataReady+0x2a>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 80028c8:	f10d 0207 	add.w	r2, sp, #7
 80028cc:	2114      	movs	r1, #20
 80028ce:	f001 feec 	bl	80046aa <VL53L0X_RdByte>
		if (Status == VL53L0X_ERROR_NONE) {
 80028d2:	b978      	cbnz	r0, 80028f4 <VL53L0X_GetMeasurementDataReady+0x3a>
			if (SysRangeStatusRegister & 0x01)
 80028d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80028d8:	f013 0f01 	tst.w	r3, #1
 80028dc:	d00f      	beq.n	80028fe <VL53L0X_GetMeasurementDataReady+0x44>
				*pMeasurementDataReady = 1;
 80028de:	2301      	movs	r3, #1
 80028e0:	7023      	strb	r3, [r4, #0]
 80028e2:	e007      	b.n	80028f4 <VL53L0X_GetMeasurementDataReady+0x3a>
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 80028e4:	4669      	mov	r1, sp
 80028e6:	f7ff ffd3 	bl	8002890 <VL53L0X_GetInterruptMaskStatus>
		if (InterruptMask ==
 80028ea:	9b00      	ldr	r3, [sp, #0]
 80028ec:	2b04      	cmp	r3, #4
 80028ee:	d003      	beq.n	80028f8 <VL53L0X_GetMeasurementDataReady+0x3e>
			*pMeasurementDataReady = 0;
 80028f0:	2300      	movs	r3, #0
 80028f2:	7023      	strb	r3, [r4, #0]
}
 80028f4:	b002      	add	sp, #8
 80028f6:	bd10      	pop	{r4, pc}
			*pMeasurementDataReady = 1;
 80028f8:	2301      	movs	r3, #1
 80028fa:	7023      	strb	r3, [r4, #0]
 80028fc:	e7fa      	b.n	80028f4 <VL53L0X_GetMeasurementDataReady+0x3a>
				*pMeasurementDataReady = 0;
 80028fe:	2300      	movs	r3, #0
 8002900:	7023      	strb	r3, [r4, #0]
 8002902:	e7f7      	b.n	80028f4 <VL53L0X_GetMeasurementDataReady+0x3a>

08002904 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8002904:	b508      	push	{r3, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8002906:	f000 fa7b 	bl	8002e00 <VL53L0X_perform_ref_spad_management>
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
}
 800290a:	bd08      	pop	{r3, pc}

0800290c <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800290c:	b510      	push	{r4, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	460c      	mov	r4, r1
	int16_t cMaxOffset = 2047;
	int16_t cOffsetRange = 4096;

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8002912:	f10d 0206 	add.w	r2, sp, #6
 8002916:	2128      	movs	r1, #40	; 0x28
 8002918:	f001 ff1c 	bl	8004754 <VL53L0X_RdWord>
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800291c:	b960      	cbnz	r0, 8002938 <VL53L0X_get_offset_calibration_data_micro_meter+0x2c>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800291e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002922:	f3c3 030b 	ubfx	r3, r3, #0, #12

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8002926:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800292a:	d307      	bcc.n	800293c <VL53L0X_get_offset_calibration_data_micro_meter+0x30>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800292c:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
					* 250;
 8002930:	22fa      	movs	r2, #250	; 0xfa
 8002932:	fb02 f303 	mul.w	r3, r2, r3
			*pOffsetCalibrationDataMicroMeter =
 8002936:	6023      	str	r3, [r4, #0]
				(int16_t)RangeOffsetRegister * 250;

	}

	return Status;
}
 8002938:	b002      	add	sp, #8
 800293a:	bd10      	pop	{r4, pc}
				(int16_t)RangeOffsetRegister * 250;
 800293c:	22fa      	movs	r2, #250	; 0xfa
 800293e:	fb03 f302 	mul.w	r3, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8002942:	6023      	str	r3, [r4, #0]
 8002944:	e7f8      	b.n	8002938 <VL53L0X_get_offset_calibration_data_micro_meter+0x2c>

08002946 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8002946:	b4f0      	push	{r4, r5, r6, r7}
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8002948:	f04f 34ff 	mov.w	r4, #4294967295
 800294c:	601c      	str	r4, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800294e:	08d7      	lsrs	r7, r2, #3
	fineOffset = curr % cSpadsPerByte;
 8002950:	f002 0c07 	and.w	ip, r2, #7

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8002954:	463d      	mov	r5, r7
	uint8_t success = 0;
 8002956:	2600      	movs	r6, #0
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8002958:	e009      	b.n	800296e <get_next_good_spad+0x28>
		dataByte = goodSpadArray[coarseIndex];

		if (coarseIndex == startIndex) {
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800295a:	fa44 f40c 	asr.w	r4, r4, ip
 800295e:	b2e4      	uxtb	r4, r4
			fineIndex = fineOffset;
 8002960:	4662      	mov	r2, ip
 8002962:	e00b      	b.n	800297c <get_next_good_spad+0x36>
		}

		while (fineIndex < cSpadsPerByte) {
			if ((dataByte & 0x1) == 1) {
				success = 1;
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8002964:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8002968:	601a      	str	r2, [r3, #0]
				success = 1;
 800296a:	2601      	movs	r6, #1
				coarseIndex++) {
 800296c:	3501      	adds	r5, #1
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800296e:	428d      	cmp	r5, r1
 8002970:	d20c      	bcs.n	800298c <get_next_good_spad+0x46>
 8002972:	b95e      	cbnz	r6, 800298c <get_next_good_spad+0x46>
		dataByte = goodSpadArray[coarseIndex];
 8002974:	5d44      	ldrb	r4, [r0, r5]
		if (coarseIndex == startIndex) {
 8002976:	42bd      	cmp	r5, r7
 8002978:	d0ef      	beq.n	800295a <get_next_good_spad+0x14>
		fineIndex = 0;
 800297a:	2200      	movs	r2, #0
		while (fineIndex < cSpadsPerByte) {
 800297c:	2a07      	cmp	r2, #7
 800297e:	d8f5      	bhi.n	800296c <get_next_good_spad+0x26>
			if ((dataByte & 0x1) == 1) {
 8002980:	f014 0f01 	tst.w	r4, #1
 8002984:	d1ee      	bne.n	8002964 <get_next_good_spad+0x1e>
				break;
			}
			dataByte >>= 1;
 8002986:	0864      	lsrs	r4, r4, #1
			fineIndex++;
 8002988:	3201      	adds	r2, #1
 800298a:	e7f7      	b.n	800297c <get_next_good_spad+0x36>
		}
	}
}
 800298c:	bcf0      	pop	{r4, r5, r6, r7}
 800298e:	4770      	bx	lr

08002990 <is_aperture>:
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
	quadrant = spadIndex >> 6;
 8002990:	0980      	lsrs	r0, r0, #6
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8002992:	4b04      	ldr	r3, [pc, #16]	; (80029a4 <is_aperture+0x14>)
 8002994:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002998:	b10b      	cbz	r3, 800299e <is_aperture+0xe>
	uint8_t isAperture = 1;
 800299a:	2001      	movs	r0, #1
 800299c:	4770      	bx	lr
		isAperture = 0;
 800299e:	2000      	movs	r0, #0

	return isAperture;
}
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	20000384 	.word	0x20000384

080029a8 <enable_spad_bit>:
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
	fineIndex = spadIndex % cSpadsPerByte;
	if (coarseIndex >= size)
 80029a8:	ebb1 0fd2 	cmp.w	r1, r2, lsr #3
 80029ac:	d90c      	bls.n	80029c8 <enable_spad_bit+0x20>
{
 80029ae:	b430      	push	{r4, r5}
 80029b0:	08d4      	lsrs	r4, r2, #3
 80029b2:	f002 0507 	and.w	r5, r2, #7
		status = VL53L0X_ERROR_REF_SPAD_INIT;
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 80029b6:	2301      	movs	r3, #1
 80029b8:	fa03 f205 	lsl.w	r2, r3, r5
 80029bc:	5d03      	ldrb	r3, [r0, r4]
 80029be:	4313      	orrs	r3, r2
 80029c0:	5503      	strb	r3, [r0, r4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80029c2:	2000      	movs	r0, #0

	return status;
}
 80029c4:	bc30      	pop	{r4, r5}
 80029c6:	4770      	bx	lr
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 80029c8:	f06f 0031 	mvn.w	r0, #49	; 0x31
}
 80029cc:	4770      	bx	lr

080029ce <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80029ce:	b508      	push	{r3, lr}
 80029d0:	460a      	mov	r2, r1
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 80029d2:	2306      	movs	r3, #6
 80029d4:	21b0      	movs	r1, #176	; 0xb0
 80029d6:	f001 fe83 	bl	80046e0 <VL53L0X_WriteMulti>
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
}
 80029da:	bd08      	pop	{r3, pc}

080029dc <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80029dc:	b508      	push	{r3, lr}
 80029de:	460a      	mov	r2, r1
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80029e0:	2306      	movs	r3, #6
 80029e2:	21b0      	movs	r1, #176	; 0xb0
 80029e4:	f001 fe9a 	bl	800471c <VL53L0X_ReadMulti>
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
}
 80029e8:	bd08      	pop	{r3, pc}

080029ea <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80029ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029ee:	b087      	sub	sp, #28
 80029f0:	9001      	str	r0, [sp, #4]
 80029f2:	4689      	mov	r9, r1
 80029f4:	9200      	str	r2, [sp, #0]
 80029f6:	4698      	mov	r8, r3
 80029f8:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80029fa:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 80029fe:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8002a00:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8002a04:	9705      	str	r7, [sp, #20]
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
	for (index = 0; index < spadCount; index++) {
 8002a06:	2500      	movs	r5, #0
 8002a08:	e006      	b.n	8002a18 <enable_ref_spads+0x2e>
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
			break;
		}
		currentSpad = (uint32_t)nextGoodSpad;
		enable_spad_bit(spadArray, size, currentSpad);
 8002a0a:	4622      	mov	r2, r4
 8002a0c:	4631      	mov	r1, r6
 8002a0e:	4640      	mov	r0, r8
 8002a10:	f7ff ffca 	bl	80029a8 <enable_spad_bit>
		currentSpad++;
 8002a14:	1c67      	adds	r7, r4, #1
	for (index = 0; index < spadCount; index++) {
 8002a16:	3501      	adds	r5, #1
 8002a18:	4555      	cmp	r5, sl
 8002a1a:	d212      	bcs.n	8002a42 <enable_ref_spads+0x58>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8002a1c:	ab05      	add	r3, sp, #20
 8002a1e:	463a      	mov	r2, r7
 8002a20:	4631      	mov	r1, r6
 8002a22:	9800      	ldr	r0, [sp, #0]
 8002a24:	f7ff ff8f 	bl	8002946 <get_next_good_spad>
		if (nextGoodSpad == -1) {
 8002a28:	9c05      	ldr	r4, [sp, #20]
 8002a2a:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002a2e:	d010      	beq.n	8002a52 <enable_ref_spads+0x68>
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8002a30:	eb04 000b 	add.w	r0, r4, fp
 8002a34:	f7ff ffac 	bl	8002990 <is_aperture>
 8002a38:	4548      	cmp	r0, r9
 8002a3a:	d0e6      	beq.n	8002a0a <enable_ref_spads+0x20>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8002a3c:	f06f 0031 	mvn.w	r0, #49	; 0x31
 8002a40:	e000      	b.n	8002a44 <enable_ref_spads+0x5a>
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8002a42:	2000      	movs	r0, #0
	}
	*lastSpad = currentSpad;
 8002a44:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002a46:	601f      	str	r7, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8002a48:	b130      	cbz	r0, 8002a58 <enable_ref_spads+0x6e>
		status = set_ref_spad_map(Dev, spadArray);


	if (status == VL53L0X_ERROR_NONE) {
 8002a4a:	b150      	cbz	r0, 8002a62 <enable_ref_spads+0x78>
			}
			i++;
		}
	}
	return status;
}
 8002a4c:	b007      	add	sp, #28
 8002a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8002a52:	f06f 0031 	mvn.w	r0, #49	; 0x31
 8002a56:	e7f5      	b.n	8002a44 <enable_ref_spads+0x5a>
		status = set_ref_spad_map(Dev, spadArray);
 8002a58:	4641      	mov	r1, r8
 8002a5a:	9801      	ldr	r0, [sp, #4]
 8002a5c:	f7ff ffb7 	bl	80029ce <set_ref_spad_map>
 8002a60:	e7f3      	b.n	8002a4a <enable_ref_spads+0x60>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8002a62:	a903      	add	r1, sp, #12
 8002a64:	9801      	ldr	r0, [sp, #4]
 8002a66:	f7ff ffb9 	bl	80029dc <get_ref_spad_map>
		i = 0;
 8002a6a:	2300      	movs	r3, #0
		while (i < size) {
 8002a6c:	42b3      	cmp	r3, r6
 8002a6e:	d2ed      	bcs.n	8002a4c <enable_ref_spads+0x62>
			if (spadArray[i] != checkSpadArray[i]) {
 8002a70:	f818 1003 	ldrb.w	r1, [r8, r3]
 8002a74:	aa06      	add	r2, sp, #24
 8002a76:	441a      	add	r2, r3
 8002a78:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8002a7c:	4291      	cmp	r1, r2
 8002a7e:	d101      	bne.n	8002a84 <enable_ref_spads+0x9a>
			i++;
 8002a80:	3301      	adds	r3, #1
 8002a82:	e7f3      	b.n	8002a6c <enable_ref_spads+0x82>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8002a84:	f06f 0031 	mvn.w	r0, #49	; 0x31
 8002a88:	e7e0      	b.n	8002a4c <enable_ref_spads+0x62>

08002a8a <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8002a8a:	b570      	push	{r4, r5, r6, lr}
 8002a8c:	b088      	sub	sp, #32
 8002a8e:	4604      	mov	r4, r0
 8002a90:	460d      	mov	r5, r1

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8002a92:	f890 6130 	ldrb.w	r6, [r0, #304]	; 0x130

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
		status = VL53L0X_WrByte(Dev,
 8002a96:	22c0      	movs	r2, #192	; 0xc0
 8002a98:	2101      	movs	r1, #1
 8002a9a:	f001 fea5 	bl	80047e8 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	b130      	cbz	r0, 8002ab0 <perform_ref_signal_measurement+0x26>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8002aa2:	b15b      	cbz	r3, 8002abc <perform_ref_signal_measurement+0x32>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);

	if (status == VL53L0X_ERROR_NONE)
 8002aa4:	b18b      	cbz	r3, 8002aca <perform_ref_signal_measurement+0x40>
		status = VL53L0X_RdWord(Dev,
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8002aa6:	b1bb      	cbz	r3, 8002ad8 <perform_ref_signal_measurement+0x4e>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);

	if (status == VL53L0X_ERROR_NONE) {
 8002aa8:	b1eb      	cbz	r3, 8002ae6 <perform_ref_signal_measurement+0x5c>
		if (status == VL53L0X_ERROR_NONE)
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
	}

	return status;
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	b008      	add	sp, #32
 8002aae:	bd70      	pop	{r4, r5, r6, pc}
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8002ab0:	a901      	add	r1, sp, #4
 8002ab2:	4620      	mov	r0, r4
 8002ab4:	f7ff fd41 	bl	800253a <VL53L0X_PerformSingleRangingMeasurement>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	e7f2      	b.n	8002aa2 <perform_ref_signal_measurement+0x18>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002abc:	2201      	movs	r2, #1
 8002abe:	21ff      	movs	r1, #255	; 0xff
 8002ac0:	4620      	mov	r0, r4
 8002ac2:	f001 fe91 	bl	80047e8 <VL53L0X_WrByte>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	e7ec      	b.n	8002aa4 <perform_ref_signal_measurement+0x1a>
		status = VL53L0X_RdWord(Dev,
 8002aca:	462a      	mov	r2, r5
 8002acc:	21b6      	movs	r1, #182	; 0xb6
 8002ace:	4620      	mov	r0, r4
 8002ad0:	f001 fe40 	bl	8004754 <VL53L0X_RdWord>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	e7e6      	b.n	8002aa6 <perform_ref_signal_measurement+0x1c>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002ad8:	2200      	movs	r2, #0
 8002ada:	21ff      	movs	r1, #255	; 0xff
 8002adc:	4620      	mov	r0, r4
 8002ade:	f001 fe83 	bl	80047e8 <VL53L0X_WrByte>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	e7e0      	b.n	8002aa8 <perform_ref_signal_measurement+0x1e>
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8002ae6:	4632      	mov	r2, r6
 8002ae8:	2101      	movs	r1, #1
 8002aea:	4620      	mov	r0, r4
 8002aec:	f001 fe7c 	bl	80047e8 <VL53L0X_WrByte>
		if (status == VL53L0X_ERROR_NONE)
 8002af0:	4603      	mov	r3, r0
 8002af2:	2800      	cmp	r0, #0
 8002af4:	d1d9      	bne.n	8002aaa <perform_ref_signal_measurement+0x20>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8002af6:	f884 6130 	strb.w	r6, [r4, #304]	; 0x130
 8002afa:	e7d6      	b.n	8002aaa <perform_ref_signal_measurement+0x20>

08002afc <VL53L0X_set_reference_spads>:
	return Status;
}

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8002afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002afe:	b089      	sub	sp, #36	; 0x24
 8002b00:	4605      	mov	r5, r0
 8002b02:	460f      	mov	r7, r1
 8002b04:	4616      	mov	r6, r2
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002b06:	2201      	movs	r2, #1
 8002b08:	21ff      	movs	r1, #255	; 0xff
 8002b0a:	f001 fe6d 	bl	80047e8 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8002b0e:	4603      	mov	r3, r0
 8002b10:	b158      	cbz	r0, 8002b2a <VL53L0X_set_reference_spads+0x2e>
		Status = VL53L0X_WrByte(Dev,
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8002b12:	b18b      	cbz	r3, 8002b38 <VL53L0X_set_reference_spads+0x3c>
		Status = VL53L0X_WrByte(Dev,
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8002b14:	b1bb      	cbz	r3, 8002b46 <VL53L0X_set_reference_spads+0x4a>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8002b16:	b1eb      	cbz	r3, 8002b54 <VL53L0X_set_reference_spads+0x58>
{
 8002b18:	2300      	movs	r3, #0
		Status = VL53L0X_WrByte(Dev,
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8002b1a:	2b05      	cmp	r3, #5
 8002b1c:	d820      	bhi.n	8002b60 <VL53L0X_set_reference_spads+0x64>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8002b1e:	18e8      	adds	r0, r5, r3
 8002b20:	2400      	movs	r4, #0
 8002b22:	f880 4124 	strb.w	r4, [r0, #292]	; 0x124
	for (index = 0; index < spadArraySize; index++)
 8002b26:	3301      	adds	r3, #1
 8002b28:	e7f7      	b.n	8002b1a <VL53L0X_set_reference_spads+0x1e>
		Status = VL53L0X_WrByte(Dev,
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	214f      	movs	r1, #79	; 0x4f
 8002b2e:	4628      	mov	r0, r5
 8002b30:	f001 fe5a 	bl	80047e8 <VL53L0X_WrByte>
 8002b34:	4603      	mov	r3, r0
 8002b36:	e7ec      	b.n	8002b12 <VL53L0X_set_reference_spads+0x16>
		Status = VL53L0X_WrByte(Dev,
 8002b38:	222c      	movs	r2, #44	; 0x2c
 8002b3a:	214e      	movs	r1, #78	; 0x4e
 8002b3c:	4628      	mov	r0, r5
 8002b3e:	f001 fe53 	bl	80047e8 <VL53L0X_WrByte>
 8002b42:	4603      	mov	r3, r0
 8002b44:	e7e6      	b.n	8002b14 <VL53L0X_set_reference_spads+0x18>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002b46:	2200      	movs	r2, #0
 8002b48:	21ff      	movs	r1, #255	; 0xff
 8002b4a:	4628      	mov	r0, r5
 8002b4c:	f001 fe4c 	bl	80047e8 <VL53L0X_WrByte>
 8002b50:	4603      	mov	r3, r0
 8002b52:	e7e0      	b.n	8002b16 <VL53L0X_set_reference_spads+0x1a>
		Status = VL53L0X_WrByte(Dev,
 8002b54:	22b4      	movs	r2, #180	; 0xb4
 8002b56:	21b6      	movs	r1, #182	; 0xb6
 8002b58:	4628      	mov	r0, r5
 8002b5a:	f001 fe45 	bl	80047e8 <VL53L0X_WrByte>
 8002b5e:	e7db      	b.n	8002b18 <VL53L0X_set_reference_spads+0x1c>

	if (isApertureSpads) {
 8002b60:	bb26      	cbnz	r6, 8002bac <VL53L0X_set_reference_spads+0xb0>
	uint32_t currentSpadIndex = 0;
 8002b62:	2400      	movs	r4, #0
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
		}
	}
	Status = enable_ref_spads(Dev,
 8002b64:	ab07      	add	r3, sp, #28
 8002b66:	9304      	str	r3, [sp, #16]
 8002b68:	9703      	str	r7, [sp, #12]
 8002b6a:	9402      	str	r4, [sp, #8]
 8002b6c:	23b4      	movs	r3, #180	; 0xb4
 8002b6e:	9301      	str	r3, [sp, #4]
 8002b70:	2306      	movs	r3, #6
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	f505 7392 	add.w	r3, r5, #292	; 0x124
 8002b78:	f505 7295 	add.w	r2, r5, #298	; 0x12a
 8002b7c:	4631      	mov	r1, r6
 8002b7e:	4628      	mov	r0, r5
 8002b80:	f7ff ff33 	bl	80029ea <enable_ref_spads>
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8002b84:	b930      	cbnz	r0, 8002b94 <VL53L0X_set_reference_spads+0x98>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8002b86:	2301      	movs	r3, #1
 8002b88:	f885 3115 	strb.w	r3, [r5, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8002b8c:	f885 7113 	strb.w	r7, [r5, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8002b90:	f885 6114 	strb.w	r6, [r5, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
}
 8002b94:	b009      	add	sp, #36	; 0x24
 8002b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
			currentSpadIndex++;
 8002b98:	3401      	adds	r4, #1
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8002b9a:	f104 00b4 	add.w	r0, r4, #180	; 0xb4
 8002b9e:	f7ff fef7 	bl	8002990 <is_aperture>
 8002ba2:	2800      	cmp	r0, #0
 8002ba4:	d1de      	bne.n	8002b64 <VL53L0X_set_reference_spads+0x68>
 8002ba6:	2c2b      	cmp	r4, #43	; 0x2b
 8002ba8:	d9f6      	bls.n	8002b98 <VL53L0X_set_reference_spads+0x9c>
 8002baa:	e7db      	b.n	8002b64 <VL53L0X_set_reference_spads+0x68>
	uint32_t currentSpadIndex = 0;
 8002bac:	2400      	movs	r4, #0
 8002bae:	e7f4      	b.n	8002b9a <VL53L0X_set_reference_spads+0x9e>

08002bb0 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8002bb0:	b510      	push	{r4, lr}
 8002bb2:	4604      	mov	r4, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8002bb4:	f041 0201 	orr.w	r2, r1, #1
 8002bb8:	2100      	movs	r1, #0
 8002bba:	f001 fe15 	bl	80047e8 <VL53L0X_WrByte>
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8002bbe:	b110      	cbz	r0, 8002bc6 <VL53L0X_perform_single_ref_calibration+0x16>
		Status = VL53L0X_measurement_poll_for_completion(Dev);

	if (Status == VL53L0X_ERROR_NONE)
 8002bc0:	b128      	cbz	r0, 8002bce <VL53L0X_perform_single_ref_calibration+0x1e>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8002bc2:	b148      	cbz	r0, 8002bd8 <VL53L0X_perform_single_ref_calibration+0x28>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);

	return Status;
}
 8002bc4:	bd10      	pop	{r4, pc}
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8002bc6:	4620      	mov	r0, r4
 8002bc8:	f000 fa7d 	bl	80030c6 <VL53L0X_measurement_poll_for_completion>
 8002bcc:	e7f8      	b.n	8002bc0 <VL53L0X_perform_single_ref_calibration+0x10>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8002bce:	2100      	movs	r1, #0
 8002bd0:	4620      	mov	r0, r4
 8002bd2:	f7ff fc87 	bl	80024e4 <VL53L0X_ClearInterruptMask>
 8002bd6:	e7f4      	b.n	8002bc2 <VL53L0X_perform_single_ref_calibration+0x12>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8002bd8:	2200      	movs	r2, #0
 8002bda:	4611      	mov	r1, r2
 8002bdc:	4620      	mov	r0, r4
 8002bde:	f001 fe03 	bl	80047e8 <VL53L0X_WrByte>
 8002be2:	e7ef      	b.n	8002bc4 <VL53L0X_perform_single_ref_calibration+0x14>

08002be4 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8002be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002be8:	b083      	sub	sp, #12
 8002bea:	4605      	mov	r5, r0
 8002bec:	460e      	mov	r6, r1
 8002bee:	4690      	mov	r8, r2
 8002bf0:	461f      	mov	r7, r3
 8002bf2:	f89d a038 	ldrb.w	sl, [sp, #56]	; 0x38
 8002bf6:	f89d 903c 	ldrb.w	r9, [sp, #60]	; 0x3c
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t PhaseCalint = 0;
 8002bfa:	f04f 0b00 	mov.w	fp, #0
 8002bfe:	f88d b007 	strb.w	fp, [sp, #7]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002c02:	2201      	movs	r2, #1
 8002c04:	21ff      	movs	r1, #255	; 0xff
 8002c06:	f001 fdef 	bl	80047e8 <VL53L0X_WrByte>
 8002c0a:	4604      	mov	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8002c0c:	465a      	mov	r2, fp
 8002c0e:	4659      	mov	r1, fp
 8002c10:	4628      	mov	r0, r5
 8002c12:	f001 fde9 	bl	80047e8 <VL53L0X_WrByte>
 8002c16:	4304      	orrs	r4, r0
 8002c18:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002c1a:	465a      	mov	r2, fp
 8002c1c:	21ff      	movs	r1, #255	; 0xff
 8002c1e:	4628      	mov	r0, r5
 8002c20:	f001 fde2 	bl	80047e8 <VL53L0X_WrByte>
 8002c24:	4304      	orrs	r4, r0
 8002c26:	b264      	sxtb	r4, r4

	if (read_not_write) {
 8002c28:	b3a6      	cbz	r6, 8002c94 <VL53L0X_ref_calibration_io+0xb0>
		if (vhv_enable)
 8002c2a:	f1ba 0f00 	cmp.w	sl, #0
 8002c2e:	d120      	bne.n	8002c72 <VL53L0X_ref_calibration_io+0x8e>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
		if (phase_enable)
 8002c30:	f1b9 0f00 	cmp.w	r9, #0
 8002c34:	d125      	bne.n	8002c82 <VL53L0X_ref_calibration_io+0x9e>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
		if (phase_enable)
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002c36:	2201      	movs	r2, #1
 8002c38:	21ff      	movs	r1, #255	; 0xff
 8002c3a:	4628      	mov	r0, r5
 8002c3c:	f001 fdd4 	bl	80047e8 <VL53L0X_WrByte>
 8002c40:	4304      	orrs	r4, r0
 8002c42:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8002c44:	2201      	movs	r2, #1
 8002c46:	2100      	movs	r1, #0
 8002c48:	4628      	mov	r0, r5
 8002c4a:	f001 fdcd 	bl	80047e8 <VL53L0X_WrByte>
 8002c4e:	4304      	orrs	r4, r0
 8002c50:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002c52:	2200      	movs	r2, #0
 8002c54:	21ff      	movs	r1, #255	; 0xff
 8002c56:	4628      	mov	r0, r5
 8002c58:	f001 fdc6 	bl	80047e8 <VL53L0X_WrByte>
 8002c5c:	4320      	orrs	r0, r4

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8002c5e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002c62:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8002c66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002c68:	7013      	strb	r3, [r2, #0]

	return Status;
}
 8002c6a:	b240      	sxtb	r0, r0
 8002c6c:	b003      	add	sp, #12
 8002c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8002c72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002c74:	21cb      	movs	r1, #203	; 0xcb
 8002c76:	4628      	mov	r0, r5
 8002c78:	f001 fd17 	bl	80046aa <VL53L0X_RdByte>
 8002c7c:	4304      	orrs	r4, r0
 8002c7e:	b264      	sxtb	r4, r4
 8002c80:	e7d6      	b.n	8002c30 <VL53L0X_ref_calibration_io+0x4c>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8002c82:	f10d 0207 	add.w	r2, sp, #7
 8002c86:	21ee      	movs	r1, #238	; 0xee
 8002c88:	4628      	mov	r0, r5
 8002c8a:	f001 fd0e 	bl	80046aa <VL53L0X_RdByte>
 8002c8e:	4304      	orrs	r4, r0
 8002c90:	b264      	sxtb	r4, r4
 8002c92:	e7d0      	b.n	8002c36 <VL53L0X_ref_calibration_io+0x52>
		if (vhv_enable)
 8002c94:	f1ba 0f00 	cmp.w	sl, #0
 8002c98:	d10b      	bne.n	8002cb2 <VL53L0X_ref_calibration_io+0xce>
		if (phase_enable)
 8002c9a:	f1b9 0f00 	cmp.w	r9, #0
 8002c9e:	d0ca      	beq.n	8002c36 <VL53L0X_ref_calibration_io+0x52>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8002ca0:	463b      	mov	r3, r7
 8002ca2:	2280      	movs	r2, #128	; 0x80
 8002ca4:	21ee      	movs	r1, #238	; 0xee
 8002ca6:	4628      	mov	r0, r5
 8002ca8:	f001 fdc0 	bl	800482c <VL53L0X_UpdateByte>
 8002cac:	4304      	orrs	r4, r0
 8002cae:	b264      	sxtb	r4, r4
 8002cb0:	e7c1      	b.n	8002c36 <VL53L0X_ref_calibration_io+0x52>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8002cb2:	4642      	mov	r2, r8
 8002cb4:	21cb      	movs	r1, #203	; 0xcb
 8002cb6:	4628      	mov	r0, r5
 8002cb8:	f001 fd96 	bl	80047e8 <VL53L0X_WrByte>
 8002cbc:	4304      	orrs	r4, r0
 8002cbe:	b264      	sxtb	r4, r4
 8002cc0:	e7eb      	b.n	8002c9a <VL53L0X_ref_calibration_io+0xb6>

08002cc2 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8002cc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	4604      	mov	r4, r0
 8002cca:	460d      	mov	r5, r1
 8002ccc:	4616      	mov	r6, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
	uint8_t VhvSettings = 0;
	uint8_t PhaseCal = 0;
	uint8_t PhaseCalInt = 0;
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f88d 2017 	strb.w	r2, [sp, #23]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8002cd4:	461f      	mov	r7, r3
 8002cd6:	b113      	cbz	r3, 8002cde <VL53L0X_perform_vhv_calibration+0x1c>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8002cd8:	f890 8130 	ldrb.w	r8, [r0, #304]	; 0x130
 8002cdc:	e000      	b.n	8002ce0 <VL53L0X_perform_vhv_calibration+0x1e>
	uint8_t SequenceConfig = 0;
 8002cde:	4698      	mov	r8, r3

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	4620      	mov	r0, r4
 8002ce6:	f001 fd7f 	bl	80047e8 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8002cea:	4603      	mov	r3, r0
 8002cec:	b150      	cbz	r0, 8002d04 <VL53L0X_perform_vhv_calibration+0x42>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8002cee:	b90b      	cbnz	r3, 8002cf4 <VL53L0X_perform_vhv_calibration+0x32>
 8002cf0:	2e01      	cmp	r6, #1
 8002cf2:	d00d      	beq.n	8002d10 <VL53L0X_perform_vhv_calibration+0x4e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	702a      	strb	r2, [r5, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8002cf8:	b903      	cbnz	r3, 8002cfc <VL53L0X_perform_vhv_calibration+0x3a>
 8002cfa:	b9bf      	cbnz	r7, 8002d2c <VL53L0X_perform_vhv_calibration+0x6a>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);

	}

	return Status;
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	b006      	add	sp, #24
 8002d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8002d04:	2140      	movs	r1, #64	; 0x40
 8002d06:	4620      	mov	r0, r4
 8002d08:	f7ff ff52 	bl	8002bb0 <VL53L0X_perform_single_ref_calibration>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	e7ee      	b.n	8002cee <VL53L0X_perform_vhv_calibration+0x2c>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8002d10:	2200      	movs	r2, #0
 8002d12:	9203      	str	r2, [sp, #12]
 8002d14:	2101      	movs	r1, #1
 8002d16:	9102      	str	r1, [sp, #8]
 8002d18:	f10d 0317 	add.w	r3, sp, #23
 8002d1c:	9301      	str	r3, [sp, #4]
 8002d1e:	9500      	str	r5, [sp, #0]
 8002d20:	4613      	mov	r3, r2
 8002d22:	4620      	mov	r0, r4
 8002d24:	f7ff ff5e 	bl	8002be4 <VL53L0X_ref_calibration_io>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	e7e5      	b.n	8002cf8 <VL53L0X_perform_vhv_calibration+0x36>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8002d2c:	4642      	mov	r2, r8
 8002d2e:	2101      	movs	r1, #1
 8002d30:	4620      	mov	r0, r4
 8002d32:	f001 fd59 	bl	80047e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE)
 8002d36:	4603      	mov	r3, r0
 8002d38:	2800      	cmp	r0, #0
 8002d3a:	d1df      	bne.n	8002cfc <VL53L0X_perform_vhv_calibration+0x3a>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8002d3c:	f884 8130 	strb.w	r8, [r4, #304]	; 0x130
 8002d40:	e7dc      	b.n	8002cfc <VL53L0X_perform_vhv_calibration+0x3a>

08002d42 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8002d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d46:	b086      	sub	sp, #24
 8002d48:	4604      	mov	r4, r0
 8002d4a:	460d      	mov	r5, r1
 8002d4c:	4616      	mov	r6, r2

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8002d4e:	461f      	mov	r7, r3
 8002d50:	b113      	cbz	r3, 8002d58 <VL53L0X_perform_phase_calibration+0x16>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8002d52:	f890 8130 	ldrb.w	r8, [r0, #304]	; 0x130
 8002d56:	e000      	b.n	8002d5a <VL53L0X_perform_phase_calibration+0x18>
	uint8_t SequenceConfig = 0;
 8002d58:	4698      	mov	r8, r3

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	4620      	mov	r0, r4
 8002d60:	f001 fd42 	bl	80047e8 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8002d64:	4603      	mov	r3, r0
 8002d66:	b150      	cbz	r0, 8002d7e <VL53L0X_perform_phase_calibration+0x3c>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8002d68:	b90b      	cbnz	r3, 8002d6e <VL53L0X_perform_phase_calibration+0x2c>
 8002d6a:	2e01      	cmp	r6, #1
 8002d6c:	d00d      	beq.n	8002d8a <VL53L0X_perform_phase_calibration+0x48>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8002d6e:	2200      	movs	r2, #0
 8002d70:	702a      	strb	r2, [r5, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8002d72:	b903      	cbnz	r3, 8002d76 <VL53L0X_perform_phase_calibration+0x34>
 8002d74:	b9bf      	cbnz	r7, 8002da6 <VL53L0X_perform_phase_calibration+0x64>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);

	}

	return Status;
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	b006      	add	sp, #24
 8002d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8002d7e:	2100      	movs	r1, #0
 8002d80:	4620      	mov	r0, r4
 8002d82:	f7ff ff15 	bl	8002bb0 <VL53L0X_perform_single_ref_calibration>
 8002d86:	4603      	mov	r3, r0
 8002d88:	e7ee      	b.n	8002d68 <VL53L0X_perform_phase_calibration+0x26>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	9103      	str	r1, [sp, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	9202      	str	r2, [sp, #8]
 8002d92:	9501      	str	r5, [sp, #4]
 8002d94:	f10d 0317 	add.w	r3, sp, #23
 8002d98:	9300      	str	r3, [sp, #0]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	4620      	mov	r0, r4
 8002d9e:	f7ff ff21 	bl	8002be4 <VL53L0X_ref_calibration_io>
 8002da2:	4603      	mov	r3, r0
 8002da4:	e7e5      	b.n	8002d72 <VL53L0X_perform_phase_calibration+0x30>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8002da6:	4642      	mov	r2, r8
 8002da8:	2101      	movs	r1, #1
 8002daa:	4620      	mov	r0, r4
 8002dac:	f001 fd1c 	bl	80047e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE)
 8002db0:	4603      	mov	r3, r0
 8002db2:	2800      	cmp	r0, #0
 8002db4:	d1df      	bne.n	8002d76 <VL53L0X_perform_phase_calibration+0x34>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8002db6:	f884 8130 	strb.w	r8, [r4, #304]	; 0x130
 8002dba:	e7dc      	b.n	8002d76 <VL53L0X_perform_phase_calibration+0x34>

08002dbc <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8002dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dbe:	4604      	mov	r4, r0
 8002dc0:	4616      	mov	r6, r2
 8002dc2:	461d      	mov	r5, r3

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8002dc4:	f890 7130 	ldrb.w	r7, [r0, #304]	; 0x130

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8002dc8:	2300      	movs	r3, #0
 8002dca:	462a      	mov	r2, r5
 8002dcc:	f7ff ff79 	bl	8002cc2 <VL53L0X_perform_vhv_calibration>
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	b110      	cbz	r0, 8002dda <VL53L0X_perform_ref_calibration+0x1e>
		Status = VL53L0X_perform_phase_calibration(
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8002dd4:	b14b      	cbz	r3, 8002dea <VL53L0X_perform_ref_calibration+0x2e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);

	}

	return Status;
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		Status = VL53L0X_perform_phase_calibration(
 8002dda:	2300      	movs	r3, #0
 8002ddc:	462a      	mov	r2, r5
 8002dde:	4631      	mov	r1, r6
 8002de0:	4620      	mov	r0, r4
 8002de2:	f7ff ffae 	bl	8002d42 <VL53L0X_perform_phase_calibration>
 8002de6:	4603      	mov	r3, r0
 8002de8:	e7f4      	b.n	8002dd4 <VL53L0X_perform_ref_calibration+0x18>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8002dea:	463a      	mov	r2, r7
 8002dec:	2101      	movs	r1, #1
 8002dee:	4620      	mov	r0, r4
 8002df0:	f001 fcfa 	bl	80047e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE)
 8002df4:	4603      	mov	r3, r0
 8002df6:	2800      	cmp	r0, #0
 8002df8:	d1ed      	bne.n	8002dd6 <VL53L0X_perform_ref_calibration+0x1a>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8002dfa:	f884 7130 	strb.w	r7, [r4, #304]	; 0x130
 8002dfe:	e7ea      	b.n	8002dd6 <VL53L0X_perform_ref_calibration+0x1a>

08002e00 <VL53L0X_perform_ref_spad_management>:
{
 8002e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e04:	b093      	sub	sp, #76	; 0x4c
 8002e06:	4604      	mov	r4, r0
 8002e08:	910a      	str	r1, [sp, #40]	; 0x28
 8002e0a:	920b      	str	r2, [sp, #44]	; 0x2c
	uint32_t lastSpadIndex = 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	930f      	str	r3, [sp, #60]	; 0x3c
	int32_t nextGoodSpad = 0;
 8002e10:	930e      	str	r3, [sp, #56]	; 0x38
	uint8_t VhvSettings = 0;
 8002e12:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
	uint8_t PhaseCal = 0;
 8002e16:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8002e1a:	f8b0 a13a 	ldrh.w	sl, [r0, #314]	; 0x13a
	for (index = 0; index < spadArraySize; index++)
 8002e1e:	2b05      	cmp	r3, #5
 8002e20:	d805      	bhi.n	8002e2e <VL53L0X_perform_ref_spad_management+0x2e>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8002e22:	18e2      	adds	r2, r4, r3
 8002e24:	2100      	movs	r1, #0
 8002e26:	f882 1124 	strb.w	r1, [r2, #292]	; 0x124
	for (index = 0; index < spadArraySize; index++)
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	e7f7      	b.n	8002e1e <VL53L0X_perform_ref_spad_management+0x1e>
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002e2e:	2201      	movs	r2, #1
 8002e30:	21ff      	movs	r1, #255	; 0xff
 8002e32:	4620      	mov	r0, r4
 8002e34:	f001 fcd8 	bl	80047e8 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2800      	cmp	r0, #0
 8002e3c:	d031      	beq.n	8002ea2 <VL53L0X_perform_ref_spad_management+0xa2>
	if (Status == VL53L0X_ERROR_NONE)
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d036      	beq.n	8002eb0 <VL53L0X_perform_ref_spad_management+0xb0>
	if (Status == VL53L0X_ERROR_NONE)
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d03b      	beq.n	8002ebe <VL53L0X_perform_ref_spad_management+0xbe>
	if (Status == VL53L0X_ERROR_NONE)
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d040      	beq.n	8002ecc <VL53L0X_perform_ref_spad_management+0xcc>
	if (Status == VL53L0X_ERROR_NONE)
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d045      	beq.n	8002eda <VL53L0X_perform_ref_spad_management+0xda>
	if (Status == VL53L0X_ERROR_NONE)
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d04a      	beq.n	8002ee8 <VL53L0X_perform_ref_spad_management+0xe8>
	if (Status == VL53L0X_ERROR_NONE) {
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d050      	beq.n	8002ef8 <VL53L0X_perform_ref_spad_management+0xf8>
	if (Status == VL53L0X_ERROR_NONE) {
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d062      	beq.n	8002f20 <VL53L0X_perform_ref_spad_management+0x120>
	uint8_t	 isApertureSpads_int = 0;
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	4616      	mov	r6, r2
 8002e5e:	9209      	str	r2, [sp, #36]	; 0x24
	uint32_t refSpadCount_int = 0;
 8002e60:	4617      	mov	r7, r2
 8002e62:	9206      	str	r2, [sp, #24]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	f040 8114 	bne.w	8003092 <VL53L0X_perform_ref_spad_management+0x292>
		(peakSignalRateRef < targetRefRate)) {
 8002e6a:	f8bd 2036 	ldrh.w	r2, [sp, #54]	; 0x36
	if ((Status == VL53L0X_ERROR_NONE) &&
 8002e6e:	4552      	cmp	r2, sl
 8002e70:	f080 810f 	bcs.w	8003092 <VL53L0X_perform_ref_spad_management+0x292>
		isApertureSpads_int = needAptSpads;
 8002e74:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8002e78:	9109      	str	r1, [sp, #36]	; 0x24
		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8002e7a:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
 8002e7e:	9010      	str	r0, [sp, #64]	; 0x40
 8002e80:	f8b4 1128 	ldrh.w	r1, [r4, #296]	; 0x128
 8002e84:	f8ad 1044 	strh.w	r1, [sp, #68]	; 0x44
		lastSignalRateDiff = abs(peakSignalRateRef -
 8002e88:	f8cd a01c 	str.w	sl, [sp, #28]
 8002e8c:	eba2 020a 	sub.w	r2, r2, sl
 8002e90:	2a00      	cmp	r2, #0
 8002e92:	bfb8      	it	lt
 8002e94:	4252      	neglt	r2, r2
 8002e96:	9208      	str	r2, [sp, #32]
		refSpadCount_int	= minimumSpadCount;
 8002e98:	f04f 0903 	mov.w	r9, #3
		complete = 0;
 8002e9c:	f04f 0b00 	mov.w	fp, #0
		while (!complete) {
 8002ea0:	e0bd      	b.n	800301e <VL53L0X_perform_ref_spad_management+0x21e>
		Status = VL53L0X_WrByte(Dev,
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	214f      	movs	r1, #79	; 0x4f
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	f001 fc9e 	bl	80047e8 <VL53L0X_WrByte>
 8002eac:	4603      	mov	r3, r0
 8002eae:	e7c6      	b.n	8002e3e <VL53L0X_perform_ref_spad_management+0x3e>
		Status = VL53L0X_WrByte(Dev,
 8002eb0:	222c      	movs	r2, #44	; 0x2c
 8002eb2:	214e      	movs	r1, #78	; 0x4e
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	f001 fc97 	bl	80047e8 <VL53L0X_WrByte>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	e7c1      	b.n	8002e42 <VL53L0X_perform_ref_spad_management+0x42>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	21ff      	movs	r1, #255	; 0xff
 8002ec2:	4620      	mov	r0, r4
 8002ec4:	f001 fc90 	bl	80047e8 <VL53L0X_WrByte>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	e7bc      	b.n	8002e46 <VL53L0X_perform_ref_spad_management+0x46>
		Status = VL53L0X_WrByte(Dev,
 8002ecc:	22b4      	movs	r2, #180	; 0xb4
 8002ece:	21b6      	movs	r1, #182	; 0xb6
 8002ed0:	4620      	mov	r0, r4
 8002ed2:	f001 fc89 	bl	80047e8 <VL53L0X_WrByte>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	e7b7      	b.n	8002e4a <VL53L0X_perform_ref_spad_management+0x4a>
		Status = VL53L0X_WrByte(Dev,
 8002eda:	2200      	movs	r2, #0
 8002edc:	2180      	movs	r1, #128	; 0x80
 8002ede:	4620      	mov	r0, r4
 8002ee0:	f001 fc82 	bl	80047e8 <VL53L0X_WrByte>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	e7b2      	b.n	8002e4e <VL53L0X_perform_ref_spad_management+0x4e>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8002ee8:	aa0d      	add	r2, sp, #52	; 0x34
 8002eea:	f10d 0135 	add.w	r1, sp, #53	; 0x35
 8002eee:	4620      	mov	r0, r4
 8002ef0:	f7ff ff64 	bl	8002dbc <VL53L0X_perform_ref_calibration>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	e7ac      	b.n	8002e52 <VL53L0X_perform_ref_spad_management+0x52>
		lastSpadIndex = currentSpadIndex;
 8002ef8:	2100      	movs	r1, #0
 8002efa:	910f      	str	r1, [sp, #60]	; 0x3c
		Status = enable_ref_spads(Dev,
 8002efc:	ab0f      	add	r3, sp, #60	; 0x3c
 8002efe:	9304      	str	r3, [sp, #16]
 8002f00:	2303      	movs	r3, #3
 8002f02:	9303      	str	r3, [sp, #12]
 8002f04:	9102      	str	r1, [sp, #8]
 8002f06:	23b4      	movs	r3, #180	; 0xb4
 8002f08:	9301      	str	r3, [sp, #4]
 8002f0a:	2306      	movs	r3, #6
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	f504 7392 	add.w	r3, r4, #292	; 0x124
 8002f12:	f504 7295 	add.w	r2, r4, #298	; 0x12a
 8002f16:	4620      	mov	r0, r4
 8002f18:	f7ff fd67 	bl	80029ea <enable_ref_spads>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	e79a      	b.n	8002e56 <VL53L0X_perform_ref_spad_management+0x56>
		currentSpadIndex = lastSpadIndex;
 8002f20:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
		Status = perform_ref_signal_measurement(Dev,
 8002f22:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 8002f26:	4620      	mov	r0, r4
 8002f28:	f7ff fdaf 	bl	8002a8a <perform_ref_signal_measurement>
		if ((Status == VL53L0X_ERROR_NONE) &&
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2800      	cmp	r0, #0
 8002f30:	d145      	bne.n	8002fbe <VL53L0X_perform_ref_spad_management+0x1be>
			(peakSignalRateRef > targetRefRate)) {
 8002f32:	f8bd 2036 	ldrh.w	r2, [sp, #54]	; 0x36
		if ((Status == VL53L0X_ERROR_NONE) &&
 8002f36:	4552      	cmp	r2, sl
 8002f38:	d80c      	bhi.n	8002f54 <VL53L0X_perform_ref_spad_management+0x154>
	uint8_t	 isApertureSpads_int = 0;
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	9209      	str	r2, [sp, #36]	; 0x24
	uint32_t refSpadCount_int = 0;
 8002f3e:	4617      	mov	r7, r2
			needAptSpads = 0;
 8002f40:	9206      	str	r2, [sp, #24]
 8002f42:	e78f      	b.n	8002e64 <VL53L0X_perform_ref_spad_management+0x64>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8002f44:	18e2      	adds	r2, r4, r3
 8002f46:	2100      	movs	r1, #0
 8002f48:	f882 1124 	strb.w	r1, [r2, #292]	; 0x124
			for (index = 0; index < spadArraySize; index++)
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	2b05      	cmp	r3, #5
 8002f50:	d9f8      	bls.n	8002f44 <VL53L0X_perform_ref_spad_management+0x144>
 8002f52:	e002      	b.n	8002f5a <VL53L0X_perform_ref_spad_management+0x15a>
 8002f54:	2300      	movs	r3, #0
 8002f56:	e7fa      	b.n	8002f4e <VL53L0X_perform_ref_spad_management+0x14e>
				currentSpadIndex++;
 8002f58:	3601      	adds	r6, #1
			while ((is_aperture(startSelect + currentSpadIndex)
 8002f5a:	f106 00b4 	add.w	r0, r6, #180	; 0xb4
 8002f5e:	f7ff fd17 	bl	8002990 <is_aperture>
 8002f62:	b908      	cbnz	r0, 8002f68 <VL53L0X_perform_ref_spad_management+0x168>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8002f64:	2e2b      	cmp	r6, #43	; 0x2b
 8002f66:	d9f7      	bls.n	8002f58 <VL53L0X_perform_ref_spad_management+0x158>
			Status = enable_ref_spads(Dev,
 8002f68:	ab0f      	add	r3, sp, #60	; 0x3c
 8002f6a:	9304      	str	r3, [sp, #16]
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	9303      	str	r3, [sp, #12]
 8002f70:	9602      	str	r6, [sp, #8]
 8002f72:	23b4      	movs	r3, #180	; 0xb4
 8002f74:	9301      	str	r3, [sp, #4]
 8002f76:	2306      	movs	r3, #6
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	f504 7392 	add.w	r3, r4, #292	; 0x124
 8002f7e:	f504 7295 	add.w	r2, r4, #298	; 0x12a
 8002f82:	2101      	movs	r1, #1
 8002f84:	4620      	mov	r0, r4
 8002f86:	f7ff fd30 	bl	80029ea <enable_ref_spads>
			if (Status == VL53L0X_ERROR_NONE) {
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	b128      	cbz	r0, 8002f9a <VL53L0X_perform_ref_spad_management+0x19a>
	uint8_t	 isApertureSpads_int = 0;
 8002f8e:	2200      	movs	r2, #0
 8002f90:	9209      	str	r2, [sp, #36]	; 0x24
	uint32_t refSpadCount_int = 0;
 8002f92:	4617      	mov	r7, r2
			needAptSpads = 1;
 8002f94:	2201      	movs	r2, #1
 8002f96:	9206      	str	r2, [sp, #24]
 8002f98:	e764      	b.n	8002e64 <VL53L0X_perform_ref_spad_management+0x64>
				currentSpadIndex = lastSpadIndex;
 8002f9a:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
				Status = perform_ref_signal_measurement(Dev,
 8002f9c:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 8002fa0:	4620      	mov	r0, r4
 8002fa2:	f7ff fd72 	bl	8002a8a <perform_ref_signal_measurement>
				if ((Status == VL53L0X_ERROR_NONE) &&
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	b970      	cbnz	r0, 8002fc8 <VL53L0X_perform_ref_spad_management+0x1c8>
					(peakSignalRateRef > targetRefRate)) {
 8002faa:	f8bd 2036 	ldrh.w	r2, [sp, #54]	; 0x36
				if ((Status == VL53L0X_ERROR_NONE) &&
 8002fae:	4552      	cmp	r2, sl
 8002fb0:	d810      	bhi.n	8002fd4 <VL53L0X_perform_ref_spad_management+0x1d4>
	uint8_t	 isApertureSpads_int = 0;
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	9209      	str	r2, [sp, #36]	; 0x24
	uint32_t refSpadCount_int = 0;
 8002fb6:	4617      	mov	r7, r2
			needAptSpads = 1;
 8002fb8:	2201      	movs	r2, #1
 8002fba:	9206      	str	r2, [sp, #24]
 8002fbc:	e752      	b.n	8002e64 <VL53L0X_perform_ref_spad_management+0x64>
	uint8_t	 isApertureSpads_int = 0;
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	9209      	str	r2, [sp, #36]	; 0x24
	uint32_t refSpadCount_int = 0;
 8002fc2:	4617      	mov	r7, r2
			needAptSpads = 0;
 8002fc4:	9206      	str	r2, [sp, #24]
 8002fc6:	e74d      	b.n	8002e64 <VL53L0X_perform_ref_spad_management+0x64>
	uint8_t	 isApertureSpads_int = 0;
 8002fc8:	2200      	movs	r2, #0
 8002fca:	9209      	str	r2, [sp, #36]	; 0x24
	uint32_t refSpadCount_int = 0;
 8002fcc:	4617      	mov	r7, r2
			needAptSpads = 1;
 8002fce:	2201      	movs	r2, #1
 8002fd0:	9206      	str	r2, [sp, #24]
 8002fd2:	e747      	b.n	8002e64 <VL53L0X_perform_ref_spad_management+0x64>
					isApertureSpads_int = 1;
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	9209      	str	r2, [sp, #36]	; 0x24
					refSpadCount_int = minimumSpadCount;
 8002fd8:	2703      	movs	r7, #3
			needAptSpads = 1;
 8002fda:	9206      	str	r2, [sp, #24]
 8002fdc:	e742      	b.n	8002e64 <VL53L0X_perform_ref_spad_management+0x64>
				currentSpadIndex++;
 8002fde:	1c6e      	adds	r6, r5, #1
				Status = set_ref_spad_map(Dev,
 8002fe0:	4641      	mov	r1, r8
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	f7ff fcf3 	bl	80029ce <set_ref_spad_map>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	e03a      	b.n	8003062 <VL53L0X_perform_ref_spad_management+0x262>
					Status = set_ref_spad_map(Dev,
 8002fec:	a910      	add	r1, sp, #64	; 0x40
 8002fee:	4620      	mov	r0, r4
 8002ff0:	f7ff fced 	bl	80029ce <set_ref_spad_map>
 8002ff4:	4603      	mov	r3, r0
					memcpy(
 8002ff6:	9810      	ldr	r0, [sp, #64]	; 0x40
 8002ff8:	f8c4 0124 	str.w	r0, [r4, #292]	; 0x124
 8002ffc:	f8bd 2044 	ldrh.w	r2, [sp, #68]	; 0x44
 8003000:	f8a4 2128 	strh.w	r2, [r4, #296]	; 0x128
					(refSpadCount_int)--;
 8003004:	464f      	mov	r7, r9
				complete = 1;
 8003006:	f04f 0b01 	mov.w	fp, #1
 800300a:	e007      	b.n	800301c <VL53L0X_perform_ref_spad_management+0x21c>
				memcpy(lastSpadArray,
 800300c:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
 8003010:	9010      	str	r0, [sp, #64]	; 0x40
 8003012:	f8b4 1128 	ldrh.w	r1, [r4, #296]	; 0x128
 8003016:	f8ad 1044 	strh.w	r1, [sp, #68]	; 0x44
				lastSignalRateDiff = signalRateDiff;
 800301a:	9208      	str	r2, [sp, #32]
				complete = 1;
 800301c:	46b9      	mov	r9, r7
		while (!complete) {
 800301e:	f1bb 0f00 	cmp.w	fp, #0
 8003022:	d135      	bne.n	8003090 <VL53L0X_perform_ref_spad_management+0x290>
			get_next_good_spad(
 8003024:	ab0e      	add	r3, sp, #56	; 0x38
 8003026:	4632      	mov	r2, r6
 8003028:	2106      	movs	r1, #6
 800302a:	f504 7095 	add.w	r0, r4, #298	; 0x12a
 800302e:	f7ff fc8a 	bl	8002946 <get_next_good_spad>
			if (nextGoodSpad == -1) {
 8003032:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003034:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003038:	d03e      	beq.n	80030b8 <VL53L0X_perform_ref_spad_management+0x2b8>
			(refSpadCount_int)++;
 800303a:	f109 0701 	add.w	r7, r9, #1
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800303e:	462e      	mov	r6, r5
 8003040:	f105 00b4 	add.w	r0, r5, #180	; 0xb4
 8003044:	f7ff fca4 	bl	8002990 <is_aperture>
 8003048:	9b06      	ldr	r3, [sp, #24]
 800304a:	4298      	cmp	r0, r3
 800304c:	d138      	bne.n	80030c0 <VL53L0X_perform_ref_spad_management+0x2c0>
					Dev->Data.SpadData.RefSpadEnables,
 800304e:	f504 7892 	add.w	r8, r4, #292	; 0x124
			Status = enable_spad_bit(
 8003052:	462a      	mov	r2, r5
 8003054:	2106      	movs	r1, #6
 8003056:	4640      	mov	r0, r8
 8003058:	f7ff fca6 	bl	80029a8 <enable_spad_bit>
			if (Status == VL53L0X_ERROR_NONE) {
 800305c:	4603      	mov	r3, r0
 800305e:	2800      	cmp	r0, #0
 8003060:	d0bd      	beq.n	8002fde <VL53L0X_perform_ref_spad_management+0x1de>
			if (Status != VL53L0X_ERROR_NONE)
 8003062:	b9b3      	cbnz	r3, 8003092 <VL53L0X_perform_ref_spad_management+0x292>
			Status = perform_ref_signal_measurement(Dev,
 8003064:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 8003068:	4620      	mov	r0, r4
 800306a:	f7ff fd0e 	bl	8002a8a <perform_ref_signal_measurement>
			if (Status != VL53L0X_ERROR_NONE)
 800306e:	4603      	mov	r3, r0
 8003070:	b978      	cbnz	r0, 8003092 <VL53L0X_perform_ref_spad_management+0x292>
			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8003072:	f8bd 1036 	ldrh.w	r1, [sp, #54]	; 0x36
 8003076:	9a07      	ldr	r2, [sp, #28]
 8003078:	1a8a      	subs	r2, r1, r2
 800307a:	2a00      	cmp	r2, #0
 800307c:	bfb8      	it	lt
 800307e:	4252      	neglt	r2, r2
			if (peakSignalRateRef > targetRefRate) {
 8003080:	4551      	cmp	r1, sl
 8003082:	d9c3      	bls.n	800300c <VL53L0X_perform_ref_spad_management+0x20c>
				if (signalRateDiff > lastSignalRateDiff) {
 8003084:	9908      	ldr	r1, [sp, #32]
 8003086:	4291      	cmp	r1, r2
 8003088:	d3b0      	bcc.n	8002fec <VL53L0X_perform_ref_spad_management+0x1ec>
				complete = 1;
 800308a:	f04f 0b01 	mov.w	fp, #1
 800308e:	e7c5      	b.n	800301c <VL53L0X_perform_ref_spad_management+0x21c>
 8003090:	464f      	mov	r7, r9
	if (Status == VL53L0X_ERROR_NONE) {
 8003092:	b96b      	cbnz	r3, 80030b0 <VL53L0X_perform_ref_spad_management+0x2b0>
		*refSpadCount = refSpadCount_int;
 8003094:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003096:	600f      	str	r7, [r1, #0]
		*isApertureSpads = isApertureSpads_int;
 8003098:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800309a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800309c:	7005      	strb	r5, [r0, #0]
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800309e:	2201      	movs	r2, #1
 80030a0:	f884 2115 	strb.w	r2, [r4, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80030a4:	780a      	ldrb	r2, [r1, #0]
 80030a6:	f884 2113 	strb.w	r2, [r4, #275]	; 0x113
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80030aa:	7802      	ldrb	r2, [r0, #0]
 80030ac:	f884 2114 	strb.w	r2, [r4, #276]	; 0x114
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	b013      	add	sp, #76	; 0x4c
 80030b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030b8:	464f      	mov	r7, r9
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 80030ba:	f06f 0331 	mvn.w	r3, #49	; 0x31
 80030be:	e7e8      	b.n	8003092 <VL53L0X_perform_ref_spad_management+0x292>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 80030c0:	f06f 0331 	mvn.w	r3, #49	; 0x31
 80030c4:	e7e5      	b.n	8003092 <VL53L0X_perform_ref_spad_management+0x292>

080030c6 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 80030c6:	b530      	push	{r4, r5, lr}
 80030c8:	b083      	sub	sp, #12
 80030ca:	4605      	mov	r5, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NewDataReady = 0;
 80030cc:	2400      	movs	r4, #0
 80030ce:	f88d 4007 	strb.w	r4, [sp, #7]
	LOG_FUNCTION_START("");

	LoopNb = 0;

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80030d2:	f10d 0107 	add.w	r1, sp, #7
 80030d6:	4628      	mov	r0, r5
 80030d8:	f7ff fbef 	bl	80028ba <VL53L0X_GetMeasurementDataReady>
		if (Status != 0)
 80030dc:	4602      	mov	r2, r0
 80030de:	b960      	cbnz	r0, 80030fa <VL53L0X_measurement_poll_for_completion+0x34>
			break; /* the error is set */

		if (NewDataReady == 1)
 80030e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d008      	beq.n	80030fa <VL53L0X_measurement_poll_for_completion+0x34>
			break; /* done note that status == 0 */

		LoopNb++;
 80030e8:	3401      	adds	r4, #1
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80030ea:	2cc7      	cmp	r4, #199	; 0xc7
 80030ec:	d803      	bhi.n	80030f6 <VL53L0X_measurement_poll_for_completion+0x30>
			Status = VL53L0X_ERROR_TIME_OUT;
			break;
		}

		VL53L0X_PollingDelay(Dev);
 80030ee:	4628      	mov	r0, r5
 80030f0:	f001 fbb4 	bl	800485c <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80030f4:	e7ed      	b.n	80030d2 <VL53L0X_measurement_poll_for_completion+0xc>
			Status = VL53L0X_ERROR_TIME_OUT;
 80030f6:	f06f 0206 	mvn.w	r2, #6
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
}
 80030fa:	4610      	mov	r0, r2
 80030fc:	b003      	add	sp, #12
 80030fe:	bd30      	pop	{r4, r5, pc}

08003100 <VL53L0X_decode_vcsel_period>:
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8003100:	3001      	adds	r0, #1
 8003102:	b2c0      	uxtb	r0, r0
 8003104:	0040      	lsls	r0, r0, #1

	return vcsel_period_pclks;
}
 8003106:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
 800310a:	4770      	bx	lr

0800310c <VL53L0X_encode_vcsel_period>:
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800310c:	0840      	lsrs	r0, r0, #1
 800310e:	3801      	subs	r0, #1

	return vcsel_period_reg;
}
 8003110:	b2c0      	uxtb	r0, r0
 8003112:	4770      	bx	lr

08003114 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8003114:	4602      	mov	r2, r0
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
	uint32_t  bit = 1 << 30;
 8003116:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800311a:	4293      	cmp	r3, r2
 800311c:	d901      	bls.n	8003122 <VL53L0X_isqrt+0xe>
		bit >>= 2;
 800311e:	089b      	lsrs	r3, r3, #2
 8003120:	e7fb      	b.n	800311a <VL53L0X_isqrt+0x6>
	uint32_t  res = 0;
 8003122:	2000      	movs	r0, #0
 8003124:	e001      	b.n	800312a <VL53L0X_isqrt+0x16>
	while (bit != 0) {
		if (num >= res + bit) {
			num -= res + bit;
			res = (res >> 1) + bit;
		} else
			res >>= 1;
 8003126:	0840      	lsrs	r0, r0, #1

		bit >>= 2;
 8003128:	089b      	lsrs	r3, r3, #2
	while (bit != 0) {
 800312a:	b133      	cbz	r3, 800313a <VL53L0X_isqrt+0x26>
		if (num >= res + bit) {
 800312c:	18c1      	adds	r1, r0, r3
 800312e:	4291      	cmp	r1, r2
 8003130:	d8f9      	bhi.n	8003126 <VL53L0X_isqrt+0x12>
			num -= res + bit;
 8003132:	1a52      	subs	r2, r2, r1
			res = (res >> 1) + bit;
 8003134:	eb03 0050 	add.w	r0, r3, r0, lsr #1
 8003138:	e7f6      	b.n	8003128 <VL53L0X_isqrt+0x14>
	}

	return res;
}
 800313a:	4770      	bx	lr

0800313c <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800313c:	b570      	push	{r4, r5, r6, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	4606      	mov	r6, r0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8003142:	2200      	movs	r2, #0
 8003144:	2183      	movs	r1, #131	; 0x83
 8003146:	f001 fb4f 	bl	80047e8 <VL53L0X_WrByte>

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800314a:	4604      	mov	r4, r0
 800314c:	b990      	cbnz	r0, 8003174 <VL53L0X_device_read_strobe+0x38>
		LoopNb = 0;
 800314e:	2500      	movs	r5, #0
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8003150:	f10d 0207 	add.w	r2, sp, #7
 8003154:	2183      	movs	r1, #131	; 0x83
 8003156:	4630      	mov	r0, r6
 8003158:	f001 faa7 	bl	80046aa <VL53L0X_RdByte>
 800315c:	4604      	mov	r4, r0
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800315e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003162:	b91b      	cbnz	r3, 800316c <VL53L0X_device_read_strobe+0x30>
 8003164:	b910      	cbnz	r0, 800316c <VL53L0X_device_read_strobe+0x30>
					break;

			LoopNb = LoopNb + 1;
 8003166:	3501      	adds	r5, #1
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8003168:	2dc7      	cmp	r5, #199	; 0xc7
 800316a:	d9f1      	bls.n	8003150 <VL53L0X_device_read_strobe+0x14>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800316c:	2dc7      	cmp	r5, #199	; 0xc7
 800316e:	d901      	bls.n	8003174 <VL53L0X_device_read_strobe+0x38>
			Status = VL53L0X_ERROR_TIME_OUT;
 8003170:	f06f 0406 	mvn.w	r4, #6

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8003174:	2201      	movs	r2, #1
 8003176:	2183      	movs	r1, #131	; 0x83
 8003178:	4630      	mov	r0, r6
 800317a:	f001 fb35 	bl	80047e8 <VL53L0X_WrByte>
 800317e:	4320      	orrs	r0, r4

	LOG_FUNCTION_END(Status);
	return Status;

}
 8003180:	b240      	sxtb	r0, r0
 8003182:	b002      	add	sp, #8
 8003184:	bd70      	pop	{r4, r5, r6, pc}

08003186 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8003186:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800318a:	b08d      	sub	sp, #52	; 0x34
 800318c:	4605      	mov	r5, r0
 800318e:	460e      	mov	r6, r1
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
	uint8_t ReferenceSpadType = 0;
	uint32_t PartUIDUpper = 0;
 8003190:	2300      	movs	r3, #0
 8003192:	9308      	str	r3, [sp, #32]
	uint32_t PartUIDLower = 0;
 8003194:	9307      	str	r3, [sp, #28]
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003196:	f890 70f0 	ldrb.w	r7, [r0, #240]	; 0xf0
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800319a:	2f07      	cmp	r7, #7
 800319c:	d124      	bne.n	80031e8 <VL53L0X_get_info_from_device+0x62>
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800319e:	f04f 0800 	mov.w	r8, #0
	uint32_t DistMeasFixed1104_400_mm = 0;
 80031a2:	46c3      	mov	fp, r8
	uint8_t ReferenceSpadType = 0;
 80031a4:	46c2      	mov	sl, r8
	uint8_t ReferenceSpadCount = 0;
 80031a6:	46c1      	mov	r9, r8
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80031a8:	4644      	mov	r4, r8

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80031aa:	2c00      	cmp	r4, #0
 80031ac:	f040 82a7 	bne.w	80036fe <VL53L0X_get_info_from_device+0x578>
 80031b0:	2f07      	cmp	r7, #7
 80031b2:	f000 82a4 	beq.w	80036fe <VL53L0X_get_info_from_device+0x578>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 80031b6:	f016 0f01 	tst.w	r6, #1
 80031ba:	f000 826a 	beq.w	8003692 <VL53L0X_get_info_from_device+0x50c>
 80031be:	f017 0f01 	tst.w	r7, #1
 80031c2:	f040 8266 	bne.w	8003692 <VL53L0X_get_info_from_device+0x50c>
			((ReadDataFromDeviceDone & 1) == 0)) {
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80031c6:	f885 9113 	strb.w	r9, [r5, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80031ca:	f885 a114 	strb.w	sl, [r5, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80031ce:	2300      	movs	r3, #0
 80031d0:	2b05      	cmp	r3, #5
 80031d2:	f300 825e 	bgt.w	8003692 <VL53L0X_get_info_from_device+0x50c>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 80031d6:	aa0c      	add	r2, sp, #48	; 0x30
 80031d8:	441a      	add	r2, r3
 80031da:	f812 1c30 	ldrb.w	r1, [r2, #-48]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 80031de:	18ea      	adds	r2, r5, r3
 80031e0:	f882 112a 	strb.w	r1, [r2, #298]	; 0x12a
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80031e4:	3301      	adds	r3, #1
 80031e6:	e7f3      	b.n	80031d0 <VL53L0X_get_info_from_device+0x4a>
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80031e8:	2201      	movs	r2, #1
 80031ea:	2180      	movs	r1, #128	; 0x80
 80031ec:	f001 fafc 	bl	80047e8 <VL53L0X_WrByte>
 80031f0:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80031f2:	2201      	movs	r2, #1
 80031f4:	21ff      	movs	r1, #255	; 0xff
 80031f6:	4628      	mov	r0, r5
 80031f8:	f001 faf6 	bl	80047e8 <VL53L0X_WrByte>
 80031fc:	4304      	orrs	r4, r0
 80031fe:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8003200:	2200      	movs	r2, #0
 8003202:	4611      	mov	r1, r2
 8003204:	4628      	mov	r0, r5
 8003206:	f001 faef 	bl	80047e8 <VL53L0X_WrByte>
 800320a:	4304      	orrs	r4, r0
 800320c:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800320e:	2206      	movs	r2, #6
 8003210:	21ff      	movs	r1, #255	; 0xff
 8003212:	4628      	mov	r0, r5
 8003214:	f001 fae8 	bl	80047e8 <VL53L0X_WrByte>
 8003218:	4304      	orrs	r4, r0
 800321a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800321c:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
 8003220:	2183      	movs	r1, #131	; 0x83
 8003222:	4628      	mov	r0, r5
 8003224:	f001 fa41 	bl	80046aa <VL53L0X_RdByte>
 8003228:	4304      	orrs	r4, r0
 800322a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800322c:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 8003230:	f042 0204 	orr.w	r2, r2, #4
 8003234:	2183      	movs	r1, #131	; 0x83
 8003236:	4628      	mov	r0, r5
 8003238:	f001 fad6 	bl	80047e8 <VL53L0X_WrByte>
 800323c:	4304      	orrs	r4, r0
 800323e:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8003240:	2207      	movs	r2, #7
 8003242:	21ff      	movs	r1, #255	; 0xff
 8003244:	4628      	mov	r0, r5
 8003246:	f001 facf 	bl	80047e8 <VL53L0X_WrByte>
 800324a:	4304      	orrs	r4, r0
 800324c:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800324e:	2201      	movs	r2, #1
 8003250:	2181      	movs	r1, #129	; 0x81
 8003252:	4628      	mov	r0, r5
 8003254:	f001 fac8 	bl	80047e8 <VL53L0X_WrByte>
 8003258:	4304      	orrs	r4, r0
 800325a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_PollingDelay(Dev);
 800325c:	4628      	mov	r0, r5
 800325e:	f001 fafd 	bl	800485c <VL53L0X_PollingDelay>
 8003262:	4304      	orrs	r4, r0
 8003264:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8003266:	2201      	movs	r2, #1
 8003268:	2180      	movs	r1, #128	; 0x80
 800326a:	4628      	mov	r0, r5
 800326c:	f001 fabc 	bl	80047e8 <VL53L0X_WrByte>
 8003270:	4304      	orrs	r4, r0
 8003272:	b264      	sxtb	r4, r4
		if (((option & 1) == 1) &&
 8003274:	f016 0901 	ands.w	r9, r6, #1
 8003278:	d05b      	beq.n	8003332 <VL53L0X_get_info_from_device+0x1ac>
 800327a:	f017 0f01 	tst.w	r7, #1
 800327e:	d003      	beq.n	8003288 <VL53L0X_get_info_from_device+0x102>
	uint8_t ReferenceSpadType = 0;
 8003280:	f04f 0a00 	mov.w	sl, #0
	uint8_t ReferenceSpadCount = 0;
 8003284:	46d1      	mov	r9, sl
 8003286:	e055      	b.n	8003334 <VL53L0X_get_info_from_device+0x1ae>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8003288:	226b      	movs	r2, #107	; 0x6b
 800328a:	2194      	movs	r1, #148	; 0x94
 800328c:	4628      	mov	r0, r5
 800328e:	f001 faab 	bl	80047e8 <VL53L0X_WrByte>
 8003292:	4304      	orrs	r4, r0
 8003294:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 8003296:	4628      	mov	r0, r5
 8003298:	f7ff ff50 	bl	800313c <VL53L0X_device_read_strobe>
 800329c:	4304      	orrs	r4, r0
 800329e:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80032a0:	aa0a      	add	r2, sp, #40	; 0x28
 80032a2:	2190      	movs	r1, #144	; 0x90
 80032a4:	4628      	mov	r0, r5
 80032a6:	f001 fa77 	bl	8004798 <VL53L0X_RdDWord>
 80032aa:	4304      	orrs	r4, r0
 80032ac:	b264      	sxtb	r4, r4
			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80032ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032b0:	f3c3 2906 	ubfx	r9, r3, #8, #7
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80032b4:	f3c3 3ac0 	ubfx	sl, r3, #15, #1
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80032b8:	2224      	movs	r2, #36	; 0x24
 80032ba:	2194      	movs	r1, #148	; 0x94
 80032bc:	4628      	mov	r0, r5
 80032be:	f001 fa93 	bl	80047e8 <VL53L0X_WrByte>
 80032c2:	4304      	orrs	r4, r0
 80032c4:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 80032c6:	4628      	mov	r0, r5
 80032c8:	f7ff ff38 	bl	800313c <VL53L0X_device_read_strobe>
 80032cc:	4304      	orrs	r4, r0
 80032ce:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80032d0:	aa0a      	add	r2, sp, #40	; 0x28
 80032d2:	2190      	movs	r1, #144	; 0x90
 80032d4:	4628      	mov	r0, r5
 80032d6:	f001 fa5f 	bl	8004798 <VL53L0X_RdDWord>
 80032da:	4304      	orrs	r4, r0
 80032dc:	b264      	sxtb	r4, r4
			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80032de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032e0:	0e1a      	lsrs	r2, r3, #24
 80032e2:	f88d 2000 	strb.w	r2, [sp]
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 80032e6:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80032ea:	f88d 2001 	strb.w	r2, [sp, #1]
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 80032ee:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80032f2:	f88d 2002 	strb.w	r2, [sp, #2]
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 80032f6:	f88d 3003 	strb.w	r3, [sp, #3]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80032fa:	2225      	movs	r2, #37	; 0x25
 80032fc:	2194      	movs	r1, #148	; 0x94
 80032fe:	4628      	mov	r0, r5
 8003300:	f001 fa72 	bl	80047e8 <VL53L0X_WrByte>
 8003304:	4304      	orrs	r4, r0
 8003306:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 8003308:	4628      	mov	r0, r5
 800330a:	f7ff ff17 	bl	800313c <VL53L0X_device_read_strobe>
 800330e:	4304      	orrs	r4, r0
 8003310:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8003312:	aa0a      	add	r2, sp, #40	; 0x28
 8003314:	2190      	movs	r1, #144	; 0x90
 8003316:	4628      	mov	r0, r5
 8003318:	f001 fa3e 	bl	8004798 <VL53L0X_RdDWord>
 800331c:	4304      	orrs	r4, r0
 800331e:	b264      	sxtb	r4, r4
			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8003320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003322:	0e1a      	lsrs	r2, r3, #24
 8003324:	f88d 2004 	strb.w	r2, [sp, #4]
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8003328:	f3c3 4307 	ubfx	r3, r3, #16, #8
 800332c:	f88d 3005 	strb.w	r3, [sp, #5]
 8003330:	e000      	b.n	8003334 <VL53L0X_get_info_from_device+0x1ae>
	uint8_t ReferenceSpadType = 0;
 8003332:	46ca      	mov	sl, r9
		if (((option & 2) == 2) &&
 8003334:	f016 0f02 	tst.w	r6, #2
 8003338:	d002      	beq.n	8003340 <VL53L0X_get_info_from_device+0x1ba>
 800333a:	f017 0f02 	tst.w	r7, #2
 800333e:	d00b      	beq.n	8003358 <VL53L0X_get_info_from_device+0x1d2>
		if (((option & 4) == 4) &&
 8003340:	f016 0f04 	tst.w	r6, #4
 8003344:	f000 8165 	beq.w	8003612 <VL53L0X_get_info_from_device+0x48c>
 8003348:	f017 0f04 	tst.w	r7, #4
 800334c:	f000 80dc 	beq.w	8003508 <VL53L0X_get_info_from_device+0x382>
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8003350:	f04f 0800 	mov.w	r8, #0
	uint32_t DistMeasFixed1104_400_mm = 0;
 8003354:	46c3      	mov	fp, r8
 8003356:	e15f      	b.n	8003618 <VL53L0X_get_info_from_device+0x492>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8003358:	2202      	movs	r2, #2
 800335a:	2194      	movs	r1, #148	; 0x94
 800335c:	4628      	mov	r0, r5
 800335e:	f001 fa43 	bl	80047e8 <VL53L0X_WrByte>
 8003362:	4304      	orrs	r4, r0
 8003364:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 8003366:	4628      	mov	r0, r5
 8003368:	f7ff fee8 	bl	800313c <VL53L0X_device_read_strobe>
 800336c:	4304      	orrs	r4, r0
 800336e:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8003370:	f10d 0227 	add.w	r2, sp, #39	; 0x27
 8003374:	2190      	movs	r1, #144	; 0x90
 8003376:	4628      	mov	r0, r5
 8003378:	f001 f997 	bl	80046aa <VL53L0X_RdByte>
 800337c:	4304      	orrs	r4, r0
 800337e:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8003380:	227b      	movs	r2, #123	; 0x7b
 8003382:	2194      	movs	r1, #148	; 0x94
 8003384:	4628      	mov	r0, r5
 8003386:	f001 fa2f 	bl	80047e8 <VL53L0X_WrByte>
 800338a:	4304      	orrs	r4, r0
 800338c:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 800338e:	4628      	mov	r0, r5
 8003390:	f7ff fed4 	bl	800313c <VL53L0X_device_read_strobe>
 8003394:	4304      	orrs	r4, r0
 8003396:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8003398:	f10d 0226 	add.w	r2, sp, #38	; 0x26
 800339c:	2190      	movs	r1, #144	; 0x90
 800339e:	4628      	mov	r0, r5
 80033a0:	f001 f983 	bl	80046aa <VL53L0X_RdByte>
 80033a4:	4304      	orrs	r4, r0
 80033a6:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 80033a8:	2277      	movs	r2, #119	; 0x77
 80033aa:	2194      	movs	r1, #148	; 0x94
 80033ac:	4628      	mov	r0, r5
 80033ae:	f001 fa1b 	bl	80047e8 <VL53L0X_WrByte>
 80033b2:	4304      	orrs	r4, r0
 80033b4:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 80033b6:	4628      	mov	r0, r5
 80033b8:	f7ff fec0 	bl	800313c <VL53L0X_device_read_strobe>
 80033bc:	4304      	orrs	r4, r0
 80033be:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80033c0:	aa0a      	add	r2, sp, #40	; 0x28
 80033c2:	2190      	movs	r1, #144	; 0x90
 80033c4:	4628      	mov	r0, r5
 80033c6:	f001 f9e7 	bl	8004798 <VL53L0X_RdDWord>
 80033ca:	4304      	orrs	r4, r0
 80033cc:	b264      	sxtb	r4, r4
			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80033ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033d0:	0e5a      	lsrs	r2, r3, #25
 80033d2:	f88d 2008 	strb.w	r2, [sp, #8]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80033d6:	f3c3 4286 	ubfx	r2, r3, #18, #7
 80033da:	f88d 2009 	strb.w	r2, [sp, #9]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80033de:	f3c3 22c6 	ubfx	r2, r3, #11, #7
 80033e2:	f88d 200a 	strb.w	r2, [sp, #10]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80033e6:	f3c3 1206 	ubfx	r2, r3, #4, #7
 80033ea:	f88d 200b 	strb.w	r2, [sp, #11]
			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80033ee:	00db      	lsls	r3, r3, #3
 80033f0:	f003 0378 	and.w	r3, r3, #120	; 0x78
 80033f4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80033f8:	2278      	movs	r2, #120	; 0x78
 80033fa:	2194      	movs	r1, #148	; 0x94
 80033fc:	4628      	mov	r0, r5
 80033fe:	f001 f9f3 	bl	80047e8 <VL53L0X_WrByte>
 8003402:	4304      	orrs	r4, r0
 8003404:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 8003406:	4628      	mov	r0, r5
 8003408:	f7ff fe98 	bl	800313c <VL53L0X_device_read_strobe>
 800340c:	4304      	orrs	r4, r0
 800340e:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8003410:	aa0a      	add	r2, sp, #40	; 0x28
 8003412:	2190      	movs	r1, #144	; 0x90
 8003414:	4628      	mov	r0, r5
 8003416:	f001 f9bf 	bl	8004798 <VL53L0X_RdDWord>
 800341a:	4304      	orrs	r4, r0
 800341c:	b264      	sxtb	r4, r4
					((TmpDWord >> 29) & 0x07f));
 800341e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			ProductId[4] = (char)(byte +
 8003420:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 8003424:	eb02 7253 	add.w	r2, r2, r3, lsr #29
 8003428:	f88d 200c 	strb.w	r2, [sp, #12]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800342c:	f3c3 5286 	ubfx	r2, r3, #22, #7
 8003430:	f88d 200d 	strb.w	r2, [sp, #13]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8003434:	f3c3 32c6 	ubfx	r2, r3, #15, #7
 8003438:	f88d 200e 	strb.w	r2, [sp, #14]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800343c:	f3c3 2206 	ubfx	r2, r3, #8, #7
 8003440:	f88d 200f 	strb.w	r2, [sp, #15]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8003444:	f3c3 0246 	ubfx	r2, r3, #1, #7
 8003448:	f88d 2010 	strb.w	r2, [sp, #16]
			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800344c:	019b      	lsls	r3, r3, #6
 800344e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003452:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8003456:	2279      	movs	r2, #121	; 0x79
 8003458:	2194      	movs	r1, #148	; 0x94
 800345a:	4628      	mov	r0, r5
 800345c:	f001 f9c4 	bl	80047e8 <VL53L0X_WrByte>
 8003460:	4304      	orrs	r4, r0
 8003462:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 8003464:	4628      	mov	r0, r5
 8003466:	f7ff fe69 	bl	800313c <VL53L0X_device_read_strobe>
 800346a:	4304      	orrs	r4, r0
 800346c:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800346e:	aa0a      	add	r2, sp, #40	; 0x28
 8003470:	2190      	movs	r1, #144	; 0x90
 8003472:	4628      	mov	r0, r5
 8003474:	f001 f990 	bl	8004798 <VL53L0X_RdDWord>
 8003478:	4304      	orrs	r4, r0
 800347a:	b264      	sxtb	r4, r4
					((TmpDWord >> 26) & 0x07f));
 800347c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			ProductId[9] = (char)(byte +
 800347e:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 8003482:	eb02 6293 	add.w	r2, r2, r3, lsr #26
 8003486:	f88d 2011 	strb.w	r2, [sp, #17]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800348a:	f3c3 42c6 	ubfx	r2, r3, #19, #7
 800348e:	f88d 2012 	strb.w	r2, [sp, #18]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8003492:	f3c3 3206 	ubfx	r2, r3, #12, #7
 8003496:	f88d 2013 	strb.w	r2, [sp, #19]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800349a:	f3c3 1246 	ubfx	r2, r3, #5, #7
 800349e:	f88d 2014 	strb.w	r2, [sp, #20]
			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80034a8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80034ac:	227a      	movs	r2, #122	; 0x7a
 80034ae:	2194      	movs	r1, #148	; 0x94
 80034b0:	4628      	mov	r0, r5
 80034b2:	f001 f999 	bl	80047e8 <VL53L0X_WrByte>
 80034b6:	4304      	orrs	r4, r0
 80034b8:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 80034ba:	4628      	mov	r0, r5
 80034bc:	f7ff fe3e 	bl	800313c <VL53L0X_device_read_strobe>
 80034c0:	4304      	orrs	r4, r0
 80034c2:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80034c4:	aa0a      	add	r2, sp, #40	; 0x28
 80034c6:	2190      	movs	r1, #144	; 0x90
 80034c8:	4628      	mov	r0, r5
 80034ca:	f001 f965 	bl	8004798 <VL53L0X_RdDWord>
 80034ce:	4304      	orrs	r4, r0
 80034d0:	b264      	sxtb	r4, r4
					((TmpDWord >> 30) & 0x07f));
 80034d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			ProductId[13] = (char)(byte +
 80034d4:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 80034d8:	eb02 7293 	add.w	r2, r2, r3, lsr #30
 80034dc:	f88d 2015 	strb.w	r2, [sp, #21]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80034e0:	f3c3 52c6 	ubfx	r2, r3, #23, #7
 80034e4:	f88d 2016 	strb.w	r2, [sp, #22]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80034e8:	f3c3 4206 	ubfx	r2, r3, #16, #7
 80034ec:	f88d 2017 	strb.w	r2, [sp, #23]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80034f0:	f3c3 2246 	ubfx	r2, r3, #9, #7
 80034f4:	f88d 2018 	strb.w	r2, [sp, #24]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80034f8:	f3c3 0386 	ubfx	r3, r3, #2, #7
 80034fc:	f88d 3019 	strb.w	r3, [sp, #25]
			ProductId[18] = '\0';
 8003500:	2300      	movs	r3, #0
 8003502:	f88d 301a 	strb.w	r3, [sp, #26]
 8003506:	e71b      	b.n	8003340 <VL53L0X_get_info_from_device+0x1ba>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8003508:	227b      	movs	r2, #123	; 0x7b
 800350a:	2194      	movs	r1, #148	; 0x94
 800350c:	4628      	mov	r0, r5
 800350e:	f001 f96b 	bl	80047e8 <VL53L0X_WrByte>
 8003512:	4304      	orrs	r4, r0
 8003514:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 8003516:	4628      	mov	r0, r5
 8003518:	f7ff fe10 	bl	800313c <VL53L0X_device_read_strobe>
 800351c:	4304      	orrs	r4, r0
 800351e:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8003520:	aa08      	add	r2, sp, #32
 8003522:	2190      	movs	r1, #144	; 0x90
 8003524:	4628      	mov	r0, r5
 8003526:	f001 f937 	bl	8004798 <VL53L0X_RdDWord>
 800352a:	4304      	orrs	r4, r0
 800352c:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800352e:	227c      	movs	r2, #124	; 0x7c
 8003530:	2194      	movs	r1, #148	; 0x94
 8003532:	4628      	mov	r0, r5
 8003534:	f001 f958 	bl	80047e8 <VL53L0X_WrByte>
 8003538:	4304      	orrs	r4, r0
 800353a:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 800353c:	4628      	mov	r0, r5
 800353e:	f7ff fdfd 	bl	800313c <VL53L0X_device_read_strobe>
 8003542:	4304      	orrs	r4, r0
 8003544:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8003546:	aa07      	add	r2, sp, #28
 8003548:	2190      	movs	r1, #144	; 0x90
 800354a:	4628      	mov	r0, r5
 800354c:	f001 f924 	bl	8004798 <VL53L0X_RdDWord>
 8003550:	4304      	orrs	r4, r0
 8003552:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8003554:	2273      	movs	r2, #115	; 0x73
 8003556:	2194      	movs	r1, #148	; 0x94
 8003558:	4628      	mov	r0, r5
 800355a:	f001 f945 	bl	80047e8 <VL53L0X_WrByte>
 800355e:	4304      	orrs	r4, r0
 8003560:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 8003562:	4628      	mov	r0, r5
 8003564:	f7ff fdea 	bl	800313c <VL53L0X_device_read_strobe>
 8003568:	4304      	orrs	r4, r0
 800356a:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800356c:	aa0a      	add	r2, sp, #40	; 0x28
 800356e:	2190      	movs	r1, #144	; 0x90
 8003570:	4628      	mov	r0, r5
 8003572:	f001 f911 	bl	8004798 <VL53L0X_RdDWord>
 8003576:	4304      	orrs	r4, r0
 8003578:	b264      	sxtb	r4, r4
				0x0000000ff) << 8;
 800357a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800357c:	ea4f 2803 	mov.w	r8, r3, lsl #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8003580:	fa1f f888 	uxth.w	r8, r8
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8003584:	2274      	movs	r2, #116	; 0x74
 8003586:	2194      	movs	r1, #148	; 0x94
 8003588:	4628      	mov	r0, r5
 800358a:	f001 f92d 	bl	80047e8 <VL53L0X_WrByte>
 800358e:	4304      	orrs	r4, r0
 8003590:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 8003592:	4628      	mov	r0, r5
 8003594:	f7ff fdd2 	bl	800313c <VL53L0X_device_read_strobe>
 8003598:	4304      	orrs	r4, r0
 800359a:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800359c:	aa0a      	add	r2, sp, #40	; 0x28
 800359e:	2190      	movs	r1, #144	; 0x90
 80035a0:	4628      	mov	r0, r5
 80035a2:	f001 f8f9 	bl	8004798 <VL53L0X_RdDWord>
 80035a6:	4304      	orrs	r4, r0
 80035a8:	b264      	sxtb	r4, r4
				0xff000000) >> 24);
 80035aa:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 80035ae:	ea43 0808 	orr.w	r8, r3, r8
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80035b2:	2275      	movs	r2, #117	; 0x75
 80035b4:	2194      	movs	r1, #148	; 0x94
 80035b6:	4628      	mov	r0, r5
 80035b8:	f001 f916 	bl	80047e8 <VL53L0X_WrByte>
 80035bc:	4304      	orrs	r4, r0
 80035be:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 80035c0:	4628      	mov	r0, r5
 80035c2:	f7ff fdbb 	bl	800313c <VL53L0X_device_read_strobe>
 80035c6:	4304      	orrs	r4, r0
 80035c8:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80035ca:	aa0a      	add	r2, sp, #40	; 0x28
 80035cc:	2190      	movs	r1, #144	; 0x90
 80035ce:	4628      	mov	r0, r5
 80035d0:	f001 f8e2 	bl	8004798 <VL53L0X_RdDWord>
 80035d4:	4304      	orrs	r4, r0
 80035d6:	b264      	sxtb	r4, r4
							<< 8;
 80035d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035da:	ea4f 2b03 	mov.w	fp, r3, lsl #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 80035de:	fa1f fb8b 	uxth.w	fp, fp
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80035e2:	2276      	movs	r2, #118	; 0x76
 80035e4:	2194      	movs	r1, #148	; 0x94
 80035e6:	4628      	mov	r0, r5
 80035e8:	f001 f8fe 	bl	80047e8 <VL53L0X_WrByte>
 80035ec:	4304      	orrs	r4, r0
 80035ee:	b264      	sxtb	r4, r4
			Status |= VL53L0X_device_read_strobe(Dev);
 80035f0:	4628      	mov	r0, r5
 80035f2:	f7ff fda3 	bl	800313c <VL53L0X_device_read_strobe>
 80035f6:	4304      	orrs	r4, r0
 80035f8:	b264      	sxtb	r4, r4
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80035fa:	aa0a      	add	r2, sp, #40	; 0x28
 80035fc:	2190      	movs	r1, #144	; 0x90
 80035fe:	4628      	mov	r0, r5
 8003600:	f001 f8ca 	bl	8004798 <VL53L0X_RdDWord>
 8003604:	4304      	orrs	r4, r0
 8003606:	b264      	sxtb	r4, r4
							>> 24);
 8003608:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800360c:	ea43 0b0b 	orr.w	fp, r3, fp
 8003610:	e002      	b.n	8003618 <VL53L0X_get_info_from_device+0x492>
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8003612:	f04f 0800 	mov.w	r8, #0
	uint32_t DistMeasFixed1104_400_mm = 0;
 8003616:	46c3      	mov	fp, r8
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8003618:	2200      	movs	r2, #0
 800361a:	2181      	movs	r1, #129	; 0x81
 800361c:	4628      	mov	r0, r5
 800361e:	f001 f8e3 	bl	80047e8 <VL53L0X_WrByte>
 8003622:	4304      	orrs	r4, r0
 8003624:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8003626:	2206      	movs	r2, #6
 8003628:	21ff      	movs	r1, #255	; 0xff
 800362a:	4628      	mov	r0, r5
 800362c:	f001 f8dc 	bl	80047e8 <VL53L0X_WrByte>
 8003630:	4304      	orrs	r4, r0
 8003632:	b264      	sxtb	r4, r4
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8003634:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
 8003638:	2183      	movs	r1, #131	; 0x83
 800363a:	4628      	mov	r0, r5
 800363c:	f001 f835 	bl	80046aa <VL53L0X_RdByte>
 8003640:	4304      	orrs	r4, r0
 8003642:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8003644:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 8003648:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
 800364c:	2183      	movs	r1, #131	; 0x83
 800364e:	4628      	mov	r0, r5
 8003650:	f001 f8ca 	bl	80047e8 <VL53L0X_WrByte>
 8003654:	4304      	orrs	r4, r0
 8003656:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8003658:	2201      	movs	r2, #1
 800365a:	21ff      	movs	r1, #255	; 0xff
 800365c:	4628      	mov	r0, r5
 800365e:	f001 f8c3 	bl	80047e8 <VL53L0X_WrByte>
 8003662:	4304      	orrs	r4, r0
 8003664:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8003666:	2201      	movs	r2, #1
 8003668:	2100      	movs	r1, #0
 800366a:	4628      	mov	r0, r5
 800366c:	f001 f8bc 	bl	80047e8 <VL53L0X_WrByte>
 8003670:	4304      	orrs	r4, r0
 8003672:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8003674:	2200      	movs	r2, #0
 8003676:	21ff      	movs	r1, #255	; 0xff
 8003678:	4628      	mov	r0, r5
 800367a:	f001 f8b5 	bl	80047e8 <VL53L0X_WrByte>
 800367e:	4304      	orrs	r4, r0
 8003680:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003682:	2200      	movs	r2, #0
 8003684:	2180      	movs	r1, #128	; 0x80
 8003686:	4628      	mov	r0, r5
 8003688:	f001 f8ae 	bl	80047e8 <VL53L0X_WrByte>
 800368c:	4304      	orrs	r4, r0
 800368e:	b264      	sxtb	r4, r4
 8003690:	e58b      	b.n	80031aa <VL53L0X_get_info_from_device+0x24>
			}
		}

		if (((option & 2) == 2) &&
 8003692:	f016 0f02 	tst.w	r6, #2
 8003696:	d002      	beq.n	800369e <VL53L0X_get_info_from_device+0x518>
 8003698:	f017 0f02 	tst.w	r7, #2
 800369c:	d01c      	beq.n	80036d8 <VL53L0X_get_info_from_device+0x552>
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);

		}

		if (((option & 4) == 4) &&
 800369e:	f016 0f04 	tst.w	r6, #4
 80036a2:	d029      	beq.n	80036f8 <VL53L0X_get_info_from_device+0x572>
 80036a4:	f017 0f04 	tst.w	r7, #4
 80036a8:	d126      	bne.n	80036f8 <VL53L0X_get_info_from_device+0x572>
			((ReadDataFromDeviceDone & 4) == 0)) {
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80036aa:	9b08      	ldr	r3, [sp, #32]
 80036ac:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80036b0:	9b07      	ldr	r3, [sp, #28]
 80036b2:	f8c5 311c 	str.w	r3, [r5, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 80036b6:	ea4f 2348 	mov.w	r3, r8, lsl #9
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80036ba:	f8c5 3120 	str.w	r3, [r5, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
			if (DistMeasFixed1104_400_mm != 0) {
 80036be:	f1bb 0f00 	cmp.w	fp, #0
 80036c2:	d017      	beq.n	80036f4 <VL53L0X_get_info_from_device+0x56e>
					OffsetFixed1104_mm =
 80036c4:	f5ab 5bc8 	sub.w	fp, fp, #6400	; 0x1900
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 80036c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036cc:	fb03 f30b 	mul.w	r3, r3, fp
 80036d0:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters *= -1;
 80036d2:	425b      	negs	r3, r3
 80036d4:	b21b      	sxth	r3, r3
 80036d6:	e00e      	b.n	80036f6 <VL53L0X_get_info_from_device+0x570>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80036d8:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 80036dc:	f885 30f1 	strb.w	r3, [r5, #241]	; 0xf1
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80036e0:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
 80036e4:	f885 30f2 	strb.w	r3, [r5, #242]	; 0xf2
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 80036e8:	a902      	add	r1, sp, #8
 80036ea:	f105 00f3 	add.w	r0, r5, #243	; 0xf3
 80036ee:	f008 ff2d 	bl	800c54c <strcpy>
 80036f2:	e7d4      	b.n	800369e <VL53L0X_get_info_from_device+0x518>
			OffsetMicroMeters = 0;
 80036f4:	2300      	movs	r3, #0
			}

			PALDevDataSet(Dev,
 80036f6:	60eb      	str	r3, [r5, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 80036f8:	433e      	orrs	r6, r7
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 80036fa:	f885 60f0 	strb.w	r6, [r5, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80036fe:	4620      	mov	r0, r4
 8003700:	b00d      	add	sp, #52	; 0x34
 8003702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08003708 <VL53L0X_calc_macro_period_ps>:
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);

	LOG_FUNCTION_END("");
	return macro_period_ps;
}
 8003708:	4801      	ldr	r0, [pc, #4]	; (8003710 <VL53L0X_calc_macro_period_ps+0x8>)
 800370a:	fb00 f001 	mul.w	r0, r0, r1
 800370e:	4770      	bx	lr
 8003710:	003a2f00 	.word	0x003a2f00

08003714 <VL53L0X_encode_timeout>:

	uint16_t encoded_timeout = 0;
	uint32_t ls_byte = 0;
	uint16_t ms_byte = 0;

	if (timeout_macro_clks > 0) {
 8003714:	b170      	cbz	r0, 8003734 <VL53L0X_encode_timeout+0x20>
		ls_byte = timeout_macro_clks - 1;
 8003716:	3801      	subs	r0, #1
	uint16_t ms_byte = 0;
 8003718:	2300      	movs	r3, #0

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800371a:	f030 02ff 	bics.w	r2, r0, #255	; 0xff
 800371e:	d003      	beq.n	8003728 <VL53L0X_encode_timeout+0x14>
			ls_byte = ls_byte >> 1;
 8003720:	0840      	lsrs	r0, r0, #1
			ms_byte++;
 8003722:	3301      	adds	r3, #1
 8003724:	b29b      	uxth	r3, r3
 8003726:	e7f8      	b.n	800371a <VL53L0X_encode_timeout+0x6>
		}

		encoded_timeout = (ms_byte << 8)
 8003728:	021b      	lsls	r3, r3, #8
 800372a:	b29b      	uxth	r3, r3
 800372c:	fa53 f080 	uxtab	r0, r3, r0
 8003730:	b280      	uxth	r0, r0
 8003732:	4770      	bx	lr
	uint16_t encoded_timeout = 0;
 8003734:	2000      	movs	r0, #0
				+ (uint16_t) (ls_byte & 0x000000FF);
	}

	return encoded_timeout;

}
 8003736:	4770      	bx	lr

08003738 <VL53L0X_decode_timeout>:
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8003738:	b2c3      	uxtb	r3, r0
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800373a:	0a00      	lsrs	r0, r0, #8
 800373c:	fa03 f000 	lsl.w	r0, r3, r0

	return timeout_macro_clks;
}
 8003740:	3001      	adds	r0, #1
 8003742:	4770      	bx	lr

08003744 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8003744:	b510      	push	{r4, lr}
 8003746:	460c      	mov	r4, r1
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8003748:	4611      	mov	r1, r2
 800374a:	f7ff ffdd 	bl	8003708 <VL53L0X_calc_macro_period_ps>
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800374e:	f500 73fa 	add.w	r3, r0, #500	; 0x1f4
 8003752:	4806      	ldr	r0, [pc, #24]	; (800376c <VL53L0X_calc_timeout_mclks+0x28>)
 8003754:	fba0 2303 	umull	r2, r3, r0, r3
 8003758:	0998      	lsrs	r0, r3, #6

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
		+ (macro_period_ns / 2)) / macro_period_ns);
 800375a:	09db      	lsrs	r3, r3, #7
 800375c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003760:	fb01 3304 	mla	r3, r1, r4, r3

	return timeout_period_mclks;
}
 8003764:	fbb3 f0f0 	udiv	r0, r3, r0
 8003768:	bd10      	pop	{r4, pc}
 800376a:	bf00      	nop
 800376c:	10624dd3 	.word	0x10624dd3

08003770 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8003770:	b510      	push	{r4, lr}
 8003772:	460c      	mov	r4, r1
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8003774:	4611      	mov	r1, r2
 8003776:	f7ff ffc7 	bl	8003708 <VL53L0X_calc_macro_period_ps>
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800377a:	f500 73fa 	add.w	r3, r0, #500	; 0x1f4
 800377e:	4805      	ldr	r0, [pc, #20]	; (8003794 <VL53L0X_calc_timeout_us+0x24>)
 8003780:	fba0 2303 	umull	r2, r3, r0, r3
 8003784:	0999      	lsrs	r1, r3, #6

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns)
		+ (macro_period_ns / 2)) / 1000;
 8003786:	09db      	lsrs	r3, r3, #7
 8003788:	fb01 3304 	mla	r3, r1, r4, r3
	actual_timeout_period_us =
 800378c:	fba0 3003 	umull	r3, r0, r0, r3

	return actual_timeout_period_us;
}
 8003790:	0980      	lsrs	r0, r0, #6
 8003792:	bd10      	pop	{r4, pc}
 8003794:	10624dd3 	.word	0x10624dd3

08003798 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8003798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800379a:	b085      	sub	sp, #20
 800379c:	4604      	mov	r4, r0
 800379e:	4615      	mov	r5, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 80037a0:	2300      	movs	r3, #0
 80037a2:	f88d 300e 	strb.w	r3, [sp, #14]
	uint32_t TimeoutMicroSeconds = 0;
	uint16_t PreRangeEncodedTimeOut = 0;
 80037a6:	f8ad 300c 	strh.w	r3, [sp, #12]
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80037aa:	2902      	cmp	r1, #2
 80037ac:	d909      	bls.n	80037c2 <get_sequence_step_timeout+0x2a>
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80037ae:	2903      	cmp	r1, #3
 80037b0:	d021      	beq.n	80037f6 <get_sequence_step_timeout+0x5e>

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80037b2:	2904      	cmp	r1, #4
 80037b4:	d042      	beq.n	800383c <get_sequence_step_timeout+0xa4>
	uint32_t TimeoutMicroSeconds = 0;
 80037b6:	2000      	movs	r0, #0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80037b8:	4606      	mov	r6, r0
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 80037ba:	6028      	str	r0, [r5, #0]

	return Status;
}
 80037bc:	4630      	mov	r0, r6
 80037be:	b005      	add	sp, #20
 80037c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80037c2:	f10d 020f 	add.w	r2, sp, #15
 80037c6:	4619      	mov	r1, r3
 80037c8:	f7fe f9ea 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 80037cc:	4606      	mov	r6, r0
 80037ce:	b150      	cbz	r0, 80037e6 <get_sequence_step_timeout+0x4e>
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 80037d0:	f89d 000e 	ldrb.w	r0, [sp, #14]
 80037d4:	f7ff ffb0 	bl	8003738 <VL53L0X_decode_timeout>
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80037d8:	f89d 200f 	ldrb.w	r2, [sp, #15]
 80037dc:	b281      	uxth	r1, r0
 80037de:	4620      	mov	r0, r4
 80037e0:	f7ff ffc6 	bl	8003770 <VL53L0X_calc_timeout_us>
 80037e4:	e7e9      	b.n	80037ba <get_sequence_step_timeout+0x22>
			Status = VL53L0X_RdByte(Dev,
 80037e6:	f10d 020e 	add.w	r2, sp, #14
 80037ea:	2146      	movs	r1, #70	; 0x46
 80037ec:	4620      	mov	r0, r4
 80037ee:	f000 ff5c 	bl	80046aa <VL53L0X_RdByte>
 80037f2:	4606      	mov	r6, r0
 80037f4:	e7ec      	b.n	80037d0 <get_sequence_step_timeout+0x38>
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80037f6:	f10d 020f 	add.w	r2, sp, #15
 80037fa:	2100      	movs	r1, #0
 80037fc:	f7fe f9d0 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 8003800:	4606      	mov	r6, r0
 8003802:	b108      	cbz	r0, 8003808 <get_sequence_step_timeout+0x70>
	uint32_t TimeoutMicroSeconds = 0;
 8003804:	2000      	movs	r0, #0
 8003806:	e7d8      	b.n	80037ba <get_sequence_step_timeout+0x22>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8003808:	f10d 020f 	add.w	r2, sp, #15
 800380c:	2100      	movs	r1, #0
 800380e:	4620      	mov	r0, r4
 8003810:	f7fe f9c6 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
			if (Status == VL53L0X_ERROR_NONE) {
 8003814:	4606      	mov	r6, r0
 8003816:	b150      	cbz	r0, 800382e <get_sequence_step_timeout+0x96>
			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8003818:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 800381c:	f7ff ff8c 	bl	8003738 <VL53L0X_decode_timeout>
			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8003820:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8003824:	b281      	uxth	r1, r0
 8003826:	4620      	mov	r0, r4
 8003828:	f7ff ffa2 	bl	8003770 <VL53L0X_calc_timeout_us>
 800382c:	e7c5      	b.n	80037ba <get_sequence_step_timeout+0x22>
				Status = VL53L0X_RdWord(Dev,
 800382e:	aa03      	add	r2, sp, #12
 8003830:	2151      	movs	r1, #81	; 0x51
 8003832:	4620      	mov	r0, r4
 8003834:	f000 ff8e 	bl	8004754 <VL53L0X_RdWord>
 8003838:	4606      	mov	r6, r0
 800383a:	e7ed      	b.n	8003818 <get_sequence_step_timeout+0x80>
		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800383c:	a901      	add	r1, sp, #4
 800383e:	f7fe fa35 	bl	8001cac <VL53L0X_GetSequenceStepEnables>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8003842:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003846:	b1b3      	cbz	r3, 8003876 <get_sequence_step_timeout+0xde>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8003848:	f10d 020f 	add.w	r2, sp, #15
 800384c:	2100      	movs	r1, #0
 800384e:	4620      	mov	r0, r4
 8003850:	f7fe f9a6 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
			if (Status == VL53L0X_ERROR_NONE) {
 8003854:	4606      	mov	r6, r0
 8003856:	b110      	cbz	r0, 800385e <get_sequence_step_timeout+0xc6>
		PreRangeTimeOutMClks = 0;
 8003858:	2700      	movs	r7, #0
		if (Status == VL53L0X_ERROR_NONE) {
 800385a:	b9a6      	cbnz	r6, 8003886 <get_sequence_step_timeout+0xee>
 800385c:	e00c      	b.n	8003878 <get_sequence_step_timeout+0xe0>
				Status = VL53L0X_RdWord(Dev,
 800385e:	aa03      	add	r2, sp, #12
 8003860:	2151      	movs	r1, #81	; 0x51
 8003862:	4620      	mov	r0, r4
 8003864:	f000 ff76 	bl	8004754 <VL53L0X_RdWord>
 8003868:	4606      	mov	r6, r0
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800386a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 800386e:	f7ff ff63 	bl	8003738 <VL53L0X_decode_timeout>
 8003872:	b287      	uxth	r7, r0
 8003874:	e7f1      	b.n	800385a <get_sequence_step_timeout+0xc2>
		PreRangeTimeOutMClks = 0;
 8003876:	2700      	movs	r7, #0
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8003878:	f10d 020f 	add.w	r2, sp, #15
 800387c:	2101      	movs	r1, #1
 800387e:	4620      	mov	r0, r4
 8003880:	f7fe f98e 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
 8003884:	4606      	mov	r6, r0
		if (Status == VL53L0X_ERROR_NONE) {
 8003886:	b146      	cbz	r6, 800389a <get_sequence_step_timeout+0x102>
	uint16_t FinalRangeTimeOutMClks = 0;
 8003888:	2100      	movs	r1, #0
		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800388a:	1bc9      	subs	r1, r1, r7
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800388c:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8003890:	b289      	uxth	r1, r1
 8003892:	4620      	mov	r0, r4
 8003894:	f7ff ff6c 	bl	8003770 <VL53L0X_calc_timeout_us>
 8003898:	e78f      	b.n	80037ba <get_sequence_step_timeout+0x22>
			Status = VL53L0X_RdWord(Dev,
 800389a:	f10d 020a 	add.w	r2, sp, #10
 800389e:	2171      	movs	r1, #113	; 0x71
 80038a0:	4620      	mov	r0, r4
 80038a2:	f000 ff57 	bl	8004754 <VL53L0X_RdWord>
 80038a6:	4606      	mov	r6, r0
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 80038a8:	f8bd 000a 	ldrh.w	r0, [sp, #10]
 80038ac:	f7ff ff44 	bl	8003738 <VL53L0X_decode_timeout>
 80038b0:	b281      	uxth	r1, r0
 80038b2:	e7ea      	b.n	800388a <get_sequence_step_timeout+0xf2>

080038b4 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 80038b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038b6:	b085      	sub	sp, #20
 80038b8:	4604      	mov	r4, r0
 80038ba:	4617      	mov	r7, r2
	uint16_t MsrcRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80038bc:	2902      	cmp	r1, #2
 80038be:	d918      	bls.n	80038f2 <set_sequence_step_timeout+0x3e>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80038c0:	2903      	cmp	r1, #3
 80038c2:	d037      	beq.n	8003934 <set_sequence_step_timeout+0x80>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80038c4:	2904      	cmp	r1, #4
 80038c6:	f040 8082 	bne.w	80039ce <set_sequence_step_timeout+0x11a>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 80038ca:	a901      	add	r1, sp, #4
 80038cc:	f7fe f9ee 	bl	8001cac <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
			if (SchedulerSequenceSteps.PreRangeOn) {
 80038d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d058      	beq.n	800398a <set_sequence_step_timeout+0xd6>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80038d8:	f10d 020f 	add.w	r2, sp, #15
 80038dc:	2100      	movs	r1, #0
 80038de:	4620      	mov	r0, r4
 80038e0:	f7fe f95e 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 80038e4:	4605      	mov	r5, r0
 80038e6:	2800      	cmp	r0, #0
 80038e8:	d043      	beq.n	8003972 <set_sequence_step_timeout+0xbe>
			PreRangeTimeOutMClks = 0;
 80038ea:	2600      	movs	r6, #0
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80038ec:	2d00      	cmp	r5, #0
 80038ee:	d154      	bne.n	800399a <set_sequence_step_timeout+0xe6>
 80038f0:	e04c      	b.n	800398c <set_sequence_step_timeout+0xd8>
 80038f2:	2600      	movs	r6, #0
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80038f4:	f10d 020f 	add.w	r2, sp, #15
 80038f8:	4631      	mov	r1, r6
 80038fa:	f7fe f951 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
 80038fe:	4605      	mov	r5, r0
 8003900:	b970      	cbnz	r0, 8003920 <set_sequence_step_timeout+0x6c>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8003902:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8003906:	4639      	mov	r1, r7
 8003908:	4620      	mov	r0, r4
 800390a:	f7ff ff1b 	bl	8003744 <VL53L0X_calc_timeout_mclks>
 800390e:	b283      	uxth	r3, r0
			if (MsrcRangeTimeOutMClks > 256)
 8003910:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003914:	d80c      	bhi.n	8003930 <set_sequence_step_timeout+0x7c>
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8003916:	b2c6      	uxtb	r6, r0
				MsrcEncodedTimeOut =
 8003918:	3e01      	subs	r6, #1
 800391a:	b2f6      	uxtb	r6, r6
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800391c:	f8a4 60d8 	strh.w	r6, [r4, #216]	; 0xd8
		if (Status == VL53L0X_ERROR_NONE) {
 8003920:	bbe5      	cbnz	r5, 800399c <set_sequence_step_timeout+0xe8>
			Status = VL53L0X_WrByte(Dev,
 8003922:	4632      	mov	r2, r6
 8003924:	2146      	movs	r1, #70	; 0x46
 8003926:	4620      	mov	r0, r4
 8003928:	f000 ff5e 	bl	80047e8 <VL53L0X_WrByte>
 800392c:	4605      	mov	r5, r0
 800392e:	e035      	b.n	800399c <set_sequence_step_timeout+0xe8>
				MsrcEncodedTimeOut = 255;
 8003930:	26ff      	movs	r6, #255	; 0xff
 8003932:	e7f3      	b.n	800391c <set_sequence_step_timeout+0x68>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8003934:	f10d 020f 	add.w	r2, sp, #15
 8003938:	2100      	movs	r1, #0
 800393a:	f7fe f931 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
 800393e:	4605      	mov	r5, r0
					VL53L0X_calc_timeout_mclks(Dev,
 8003940:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8003944:	4639      	mov	r1, r7
 8003946:	4620      	mov	r0, r4
 8003948:	f7ff fefc 	bl	8003744 <VL53L0X_calc_timeout_mclks>
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800394c:	b280      	uxth	r0, r0
 800394e:	f7ff fee1 	bl	8003714 <VL53L0X_encode_timeout>
 8003952:	f8ad 000c 	strh.w	r0, [sp, #12]
				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8003956:	f8a4 00d8 	strh.w	r0, [r4, #216]	; 0xd8
			if (Status == VL53L0X_ERROR_NONE) {
 800395a:	b11d      	cbz	r5, 8003964 <set_sequence_step_timeout+0xb0>
			if (Status == VL53L0X_ERROR_NONE) {
 800395c:	b9f5      	cbnz	r5, 800399c <set_sequence_step_timeout+0xe8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800395e:	f8c4 70e4 	str.w	r7, [r4, #228]	; 0xe4
 8003962:	e01b      	b.n	800399c <set_sequence_step_timeout+0xe8>
				Status = VL53L0X_WrWord(Dev,
 8003964:	4602      	mov	r2, r0
 8003966:	2151      	movs	r1, #81	; 0x51
 8003968:	4620      	mov	r0, r4
 800396a:	f000 ff4d 	bl	8004808 <VL53L0X_WrWord>
 800396e:	4605      	mov	r5, r0
 8003970:	e7f4      	b.n	800395c <set_sequence_step_timeout+0xa8>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8003972:	aa03      	add	r2, sp, #12
 8003974:	2151      	movs	r1, #81	; 0x51
 8003976:	4620      	mov	r0, r4
 8003978:	f000 feec 	bl	8004754 <VL53L0X_RdWord>
 800397c:	4605      	mov	r5, r0
						VL53L0X_decode_timeout(
 800397e:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 8003982:	f7ff fed9 	bl	8003738 <VL53L0X_decode_timeout>
					PreRangeTimeOutMClks =
 8003986:	b286      	uxth	r6, r0
 8003988:	e7b0      	b.n	80038ec <set_sequence_step_timeout+0x38>
			PreRangeTimeOutMClks = 0;
 800398a:	2600      	movs	r6, #0

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800398c:	f10d 020f 	add.w	r2, sp, #15
 8003990:	2101      	movs	r1, #1
 8003992:	4620      	mov	r0, r4
 8003994:	f7fe f904 	bl	8001ba0 <VL53L0X_GetVcselPulsePeriod>
 8003998:	4605      	mov	r5, r0
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800399a:	b115      	cbz	r5, 80039a2 <set_sequence_step_timeout+0xee>
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;

	}
	return Status;
}
 800399c:	4628      	mov	r0, r5
 800399e:	b005      	add	sp, #20
 80039a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
					VL53L0X_calc_timeout_mclks(Dev,
 80039a2:	f89d 200f 	ldrb.w	r2, [sp, #15]
 80039a6:	4639      	mov	r1, r7
 80039a8:	4620      	mov	r0, r4
 80039aa:	f7ff fecb 	bl	8003744 <VL53L0X_calc_timeout_mclks>
				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 80039ae:	fa16 f080 	uxtah	r0, r6, r0
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 80039b2:	b280      	uxth	r0, r0
 80039b4:	f7ff feae 	bl	8003714 <VL53L0X_encode_timeout>
 80039b8:	4602      	mov	r2, r0
					Status = VL53L0X_WrWord(Dev, 0x71,
 80039ba:	2171      	movs	r1, #113	; 0x71
 80039bc:	4620      	mov	r0, r4
 80039be:	f000 ff23 	bl	8004808 <VL53L0X_WrWord>
				if (Status == VL53L0X_ERROR_NONE) {
 80039c2:	4605      	mov	r5, r0
 80039c4:	2800      	cmp	r0, #0
 80039c6:	d1e9      	bne.n	800399c <set_sequence_step_timeout+0xe8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 80039c8:	f8c4 70dc 	str.w	r7, [r4, #220]	; 0xdc
 80039cc:	e7e6      	b.n	800399c <set_sequence_step_timeout+0xe8>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80039ce:	f06f 0503 	mvn.w	r5, #3
 80039d2:	e7e3      	b.n	800399c <set_sequence_step_timeout+0xe8>

080039d4 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80039d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039d6:	b085      	sub	sp, #20
	uint8_t MaxFinalVcselPeriodPCLK = 14;
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 80039d8:	2300      	movs	r3, #0
 80039da:	f88d 3003 	strb.w	r3, [sp, #3]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 80039de:	f012 0f01 	tst.w	r2, #1
 80039e2:	f040 816f 	bne.w	8003cc4 <VL53L0X_set_vcsel_pulse_period+0x2f0>
 80039e6:	4604      	mov	r4, r0
 80039e8:	460e      	mov	r6, r1
 80039ea:	4615      	mov	r5, r2
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 80039ec:	b929      	cbnz	r1, 80039fa <VL53L0X_set_vcsel_pulse_period+0x26>
 80039ee:	2a0b      	cmp	r2, #11
 80039f0:	f240 816b 	bls.w	8003cca <VL53L0X_set_vcsel_pulse_period+0x2f6>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 80039f4:	2a12      	cmp	r2, #18
 80039f6:	f200 816b 	bhi.w	8003cd0 <VL53L0X_set_vcsel_pulse_period+0x2fc>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 80039fa:	2e01      	cmp	r6, #1
 80039fc:	d00a      	beq.n	8003a14 <VL53L0X_set_vcsel_pulse_period+0x40>

	if (Status != VL53L0X_ERROR_NONE)
		return Status;


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 80039fe:	bbee      	cbnz	r6, 8003a7c <VL53L0X_set_vcsel_pulse_period+0xa8>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8003a00:	2d0c      	cmp	r5, #12
 8003a02:	d00f      	beq.n	8003a24 <VL53L0X_set_vcsel_pulse_period+0x50>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8003a04:	2d0e      	cmp	r5, #14
 8003a06:	d018      	beq.n	8003a3a <VL53L0X_set_vcsel_pulse_period+0x66>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8003a08:	2d10      	cmp	r5, #16
 8003a0a:	d021      	beq.n	8003a50 <VL53L0X_set_vcsel_pulse_period+0x7c>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 8003a0c:	2d12      	cmp	r5, #18
 8003a0e:	d02a      	beq.n	8003a66 <VL53L0X_set_vcsel_pulse_period+0x92>
 8003a10:	2000      	movs	r0, #0
 8003a12:	e036      	b.n	8003a82 <VL53L0X_set_vcsel_pulse_period+0xae>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8003a14:	2d07      	cmp	r5, #7
 8003a16:	f240 815e 	bls.w	8003cd6 <VL53L0X_set_vcsel_pulse_period+0x302>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8003a1a:	2d0e      	cmp	r5, #14
 8003a1c:	d9ef      	bls.n	80039fe <VL53L0X_set_vcsel_pulse_period+0x2a>
 8003a1e:	f06f 0003 	mvn.w	r0, #3
 8003a22:	e112      	b.n	8003c4a <VL53L0X_set_vcsel_pulse_period+0x276>
			Status = VL53L0X_WrByte(Dev,
 8003a24:	2218      	movs	r2, #24
 8003a26:	2157      	movs	r1, #87	; 0x57
 8003a28:	4620      	mov	r0, r4
 8003a2a:	f000 fedd 	bl	80047e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8003a2e:	2208      	movs	r2, #8
 8003a30:	2156      	movs	r1, #86	; 0x56
 8003a32:	4620      	mov	r0, r4
 8003a34:	f000 fed8 	bl	80047e8 <VL53L0X_WrByte>
 8003a38:	e023      	b.n	8003a82 <VL53L0X_set_vcsel_pulse_period+0xae>
			Status = VL53L0X_WrByte(Dev,
 8003a3a:	2230      	movs	r2, #48	; 0x30
 8003a3c:	2157      	movs	r1, #87	; 0x57
 8003a3e:	4620      	mov	r0, r4
 8003a40:	f000 fed2 	bl	80047e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8003a44:	2208      	movs	r2, #8
 8003a46:	2156      	movs	r1, #86	; 0x56
 8003a48:	4620      	mov	r0, r4
 8003a4a:	f000 fecd 	bl	80047e8 <VL53L0X_WrByte>
 8003a4e:	e018      	b.n	8003a82 <VL53L0X_set_vcsel_pulse_period+0xae>
			Status = VL53L0X_WrByte(Dev,
 8003a50:	2240      	movs	r2, #64	; 0x40
 8003a52:	2157      	movs	r1, #87	; 0x57
 8003a54:	4620      	mov	r0, r4
 8003a56:	f000 fec7 	bl	80047e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8003a5a:	2208      	movs	r2, #8
 8003a5c:	2156      	movs	r1, #86	; 0x56
 8003a5e:	4620      	mov	r0, r4
 8003a60:	f000 fec2 	bl	80047e8 <VL53L0X_WrByte>
 8003a64:	e00d      	b.n	8003a82 <VL53L0X_set_vcsel_pulse_period+0xae>

			Status = VL53L0X_WrByte(Dev,
 8003a66:	2250      	movs	r2, #80	; 0x50
 8003a68:	2157      	movs	r1, #87	; 0x57
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	f000 febc 	bl	80047e8 <VL53L0X_WrByte>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8003a70:	2208      	movs	r2, #8
 8003a72:	2156      	movs	r1, #86	; 0x56
 8003a74:	4620      	mov	r0, r4
 8003a76:	f000 feb7 	bl	80047e8 <VL53L0X_WrByte>
 8003a7a:	e002      	b.n	8003a82 <VL53L0X_set_vcsel_pulse_period+0xae>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8003a7c:	2e01      	cmp	r6, #1
 8003a7e:	d010      	beq.n	8003aa2 <VL53L0X_set_vcsel_pulse_period+0xce>
 8003a80:	2000      	movs	r0, #0
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8003a82:	2800      	cmp	r0, #0
 8003a84:	f040 80df 	bne.w	8003c46 <VL53L0X_set_vcsel_pulse_period+0x272>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 8003a88:	4628      	mov	r0, r5
 8003a8a:	f7ff fb3f 	bl	800310c <VL53L0X_encode_vcsel_period>
 8003a8e:	4607      	mov	r7, r0
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8003a90:	2e00      	cmp	r6, #0
 8003a92:	f000 80cd 	beq.w	8003c30 <VL53L0X_set_vcsel_pulse_period+0x25c>
 8003a96:	2e01      	cmp	r6, #1
 8003a98:	f000 80f1 	beq.w	8003c7e <VL53L0X_set_vcsel_pulse_period+0x2aa>
 8003a9c:	f06f 0003 	mvn.w	r0, #3
 8003aa0:	e0d2      	b.n	8003c48 <VL53L0X_set_vcsel_pulse_period+0x274>
		if (VCSELPulsePeriodPCLK == 8) {
 8003aa2:	2d08      	cmp	r5, #8
 8003aa4:	d008      	beq.n	8003ab8 <VL53L0X_set_vcsel_pulse_period+0xe4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8003aa6:	2d0a      	cmp	r5, #10
 8003aa8:	d035      	beq.n	8003b16 <VL53L0X_set_vcsel_pulse_period+0x142>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8003aaa:	2d0c      	cmp	r5, #12
 8003aac:	d062      	beq.n	8003b74 <VL53L0X_set_vcsel_pulse_period+0x1a0>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8003aae:	2d0e      	cmp	r5, #14
 8003ab0:	f000 808f 	beq.w	8003bd2 <VL53L0X_set_vcsel_pulse_period+0x1fe>
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	e7e4      	b.n	8003a82 <VL53L0X_set_vcsel_pulse_period+0xae>
			Status = VL53L0X_WrByte(Dev,
 8003ab8:	2210      	movs	r2, #16
 8003aba:	2148      	movs	r1, #72	; 0x48
 8003abc:	4620      	mov	r0, r4
 8003abe:	f000 fe93 	bl	80047e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8003ac2:	2208      	movs	r2, #8
 8003ac4:	2147      	movs	r1, #71	; 0x47
 8003ac6:	4620      	mov	r0, r4
 8003ac8:	f000 fe8e 	bl	80047e8 <VL53L0X_WrByte>
 8003acc:	4607      	mov	r7, r0
			Status |= VL53L0X_WrByte(Dev,
 8003ace:	2202      	movs	r2, #2
 8003ad0:	2132      	movs	r1, #50	; 0x32
 8003ad2:	4620      	mov	r0, r4
 8003ad4:	f000 fe88 	bl	80047e8 <VL53L0X_WrByte>
 8003ad8:	4307      	orrs	r7, r0
 8003ada:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev,
 8003adc:	220c      	movs	r2, #12
 8003ade:	2130      	movs	r1, #48	; 0x30
 8003ae0:	4620      	mov	r0, r4
 8003ae2:	f000 fe81 	bl	80047e8 <VL53L0X_WrByte>
 8003ae6:	4307      	orrs	r7, r0
 8003ae8:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8003aea:	2201      	movs	r2, #1
 8003aec:	21ff      	movs	r1, #255	; 0xff
 8003aee:	4620      	mov	r0, r4
 8003af0:	f000 fe7a 	bl	80047e8 <VL53L0X_WrByte>
 8003af4:	4307      	orrs	r7, r0
 8003af6:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev,
 8003af8:	2230      	movs	r2, #48	; 0x30
 8003afa:	4611      	mov	r1, r2
 8003afc:	4620      	mov	r0, r4
 8003afe:	f000 fe73 	bl	80047e8 <VL53L0X_WrByte>
 8003b02:	4307      	orrs	r7, r0
 8003b04:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8003b06:	2200      	movs	r2, #0
 8003b08:	21ff      	movs	r1, #255	; 0xff
 8003b0a:	4620      	mov	r0, r4
 8003b0c:	f000 fe6c 	bl	80047e8 <VL53L0X_WrByte>
 8003b10:	4338      	orrs	r0, r7
 8003b12:	b240      	sxtb	r0, r0
 8003b14:	e7b5      	b.n	8003a82 <VL53L0X_set_vcsel_pulse_period+0xae>
			Status = VL53L0X_WrByte(Dev,
 8003b16:	2228      	movs	r2, #40	; 0x28
 8003b18:	2148      	movs	r1, #72	; 0x48
 8003b1a:	4620      	mov	r0, r4
 8003b1c:	f000 fe64 	bl	80047e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8003b20:	2208      	movs	r2, #8
 8003b22:	2147      	movs	r1, #71	; 0x47
 8003b24:	4620      	mov	r0, r4
 8003b26:	f000 fe5f 	bl	80047e8 <VL53L0X_WrByte>
 8003b2a:	4607      	mov	r7, r0
			Status |= VL53L0X_WrByte(Dev,
 8003b2c:	2203      	movs	r2, #3
 8003b2e:	2132      	movs	r1, #50	; 0x32
 8003b30:	4620      	mov	r0, r4
 8003b32:	f000 fe59 	bl	80047e8 <VL53L0X_WrByte>
 8003b36:	4307      	orrs	r7, r0
 8003b38:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev,
 8003b3a:	2209      	movs	r2, #9
 8003b3c:	2130      	movs	r1, #48	; 0x30
 8003b3e:	4620      	mov	r0, r4
 8003b40:	f000 fe52 	bl	80047e8 <VL53L0X_WrByte>
 8003b44:	4307      	orrs	r7, r0
 8003b46:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8003b48:	2201      	movs	r2, #1
 8003b4a:	21ff      	movs	r1, #255	; 0xff
 8003b4c:	4620      	mov	r0, r4
 8003b4e:	f000 fe4b 	bl	80047e8 <VL53L0X_WrByte>
 8003b52:	4307      	orrs	r7, r0
 8003b54:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev,
 8003b56:	2220      	movs	r2, #32
 8003b58:	2130      	movs	r1, #48	; 0x30
 8003b5a:	4620      	mov	r0, r4
 8003b5c:	f000 fe44 	bl	80047e8 <VL53L0X_WrByte>
 8003b60:	4307      	orrs	r7, r0
 8003b62:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8003b64:	2200      	movs	r2, #0
 8003b66:	21ff      	movs	r1, #255	; 0xff
 8003b68:	4620      	mov	r0, r4
 8003b6a:	f000 fe3d 	bl	80047e8 <VL53L0X_WrByte>
 8003b6e:	4338      	orrs	r0, r7
 8003b70:	b240      	sxtb	r0, r0
 8003b72:	e786      	b.n	8003a82 <VL53L0X_set_vcsel_pulse_period+0xae>
			Status = VL53L0X_WrByte(Dev,
 8003b74:	2238      	movs	r2, #56	; 0x38
 8003b76:	2148      	movs	r1, #72	; 0x48
 8003b78:	4620      	mov	r0, r4
 8003b7a:	f000 fe35 	bl	80047e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8003b7e:	2208      	movs	r2, #8
 8003b80:	2147      	movs	r1, #71	; 0x47
 8003b82:	4620      	mov	r0, r4
 8003b84:	f000 fe30 	bl	80047e8 <VL53L0X_WrByte>
 8003b88:	4607      	mov	r7, r0
			Status |= VL53L0X_WrByte(Dev,
 8003b8a:	2203      	movs	r2, #3
 8003b8c:	2132      	movs	r1, #50	; 0x32
 8003b8e:	4620      	mov	r0, r4
 8003b90:	f000 fe2a 	bl	80047e8 <VL53L0X_WrByte>
 8003b94:	4307      	orrs	r7, r0
 8003b96:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev,
 8003b98:	2208      	movs	r2, #8
 8003b9a:	2130      	movs	r1, #48	; 0x30
 8003b9c:	4620      	mov	r0, r4
 8003b9e:	f000 fe23 	bl	80047e8 <VL53L0X_WrByte>
 8003ba2:	4307      	orrs	r7, r0
 8003ba4:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	21ff      	movs	r1, #255	; 0xff
 8003baa:	4620      	mov	r0, r4
 8003bac:	f000 fe1c 	bl	80047e8 <VL53L0X_WrByte>
 8003bb0:	4307      	orrs	r7, r0
 8003bb2:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev,
 8003bb4:	2220      	movs	r2, #32
 8003bb6:	2130      	movs	r1, #48	; 0x30
 8003bb8:	4620      	mov	r0, r4
 8003bba:	f000 fe15 	bl	80047e8 <VL53L0X_WrByte>
 8003bbe:	4307      	orrs	r7, r0
 8003bc0:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	21ff      	movs	r1, #255	; 0xff
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	f000 fe0e 	bl	80047e8 <VL53L0X_WrByte>
 8003bcc:	4338      	orrs	r0, r7
 8003bce:	b240      	sxtb	r0, r0
 8003bd0:	e757      	b.n	8003a82 <VL53L0X_set_vcsel_pulse_period+0xae>
			Status = VL53L0X_WrByte(Dev,
 8003bd2:	2248      	movs	r2, #72	; 0x48
 8003bd4:	4611      	mov	r1, r2
 8003bd6:	4620      	mov	r0, r4
 8003bd8:	f000 fe06 	bl	80047e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
 8003bdc:	2208      	movs	r2, #8
 8003bde:	2147      	movs	r1, #71	; 0x47
 8003be0:	4620      	mov	r0, r4
 8003be2:	f000 fe01 	bl	80047e8 <VL53L0X_WrByte>
 8003be6:	4607      	mov	r7, r0
			Status |= VL53L0X_WrByte(Dev,
 8003be8:	2203      	movs	r2, #3
 8003bea:	2132      	movs	r1, #50	; 0x32
 8003bec:	4620      	mov	r0, r4
 8003bee:	f000 fdfb 	bl	80047e8 <VL53L0X_WrByte>
 8003bf2:	4307      	orrs	r7, r0
 8003bf4:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev,
 8003bf6:	2207      	movs	r2, #7
 8003bf8:	2130      	movs	r1, #48	; 0x30
 8003bfa:	4620      	mov	r0, r4
 8003bfc:	f000 fdf4 	bl	80047e8 <VL53L0X_WrByte>
 8003c00:	4307      	orrs	r7, r0
 8003c02:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8003c04:	2201      	movs	r2, #1
 8003c06:	21ff      	movs	r1, #255	; 0xff
 8003c08:	4620      	mov	r0, r4
 8003c0a:	f000 fded 	bl	80047e8 <VL53L0X_WrByte>
 8003c0e:	4307      	orrs	r7, r0
 8003c10:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev,
 8003c12:	2220      	movs	r2, #32
 8003c14:	2130      	movs	r1, #48	; 0x30
 8003c16:	4620      	mov	r0, r4
 8003c18:	f000 fde6 	bl	80047e8 <VL53L0X_WrByte>
 8003c1c:	4307      	orrs	r7, r0
 8003c1e:	b27f      	sxtb	r7, r7
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8003c20:	2200      	movs	r2, #0
 8003c22:	21ff      	movs	r1, #255	; 0xff
 8003c24:	4620      	mov	r0, r4
 8003c26:	f000 fddf 	bl	80047e8 <VL53L0X_WrByte>
 8003c2a:	4338      	orrs	r0, r7
 8003c2c:	b240      	sxtb	r0, r0
 8003c2e:	e728      	b.n	8003a82 <VL53L0X_set_vcsel_pulse_period+0xae>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8003c30:	aa02      	add	r2, sp, #8
 8003c32:	2103      	movs	r1, #3
 8003c34:	4620      	mov	r0, r4
 8003c36:	f7ff fdaf 	bl	8003798 <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8003c3a:	b140      	cbz	r0, 8003c4e <VL53L0X_set_vcsel_pulse_period+0x27a>
				Status = get_sequence_step_timeout(Dev,
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8003c3c:	b168      	cbz	r0, 8003c5a <VL53L0X_set_vcsel_pulse_period+0x286>
				Status = VL53L0X_WrByte(Dev,
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8003c3e:	b190      	cbz	r0, 8003c66 <VL53L0X_set_vcsel_pulse_period+0x292>
				Status = set_sequence_step_timeout(Dev,
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 8003c40:	b1b8      	cbz	r0, 8003c72 <VL53L0X_set_vcsel_pulse_period+0x29e>
				Status = set_sequence_step_timeout(Dev,
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003c42:	f884 50e8 	strb.w	r5, [r4, #232]	; 0xe8
			Status = VL53L0X_ERROR_INVALID_PARAMS;
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8003c46:	b380      	cbz	r0, 8003caa <VL53L0X_set_vcsel_pulse_period+0x2d6>
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 8003c48:	b3a0      	cbz	r0, 8003cb4 <VL53L0X_set_vcsel_pulse_period+0x2e0>
		Status = VL53L0X_perform_phase_calibration(
			Dev, &PhaseCalInt, 0, 1);

	return Status;
}
 8003c4a:	b005      	add	sp, #20
 8003c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
				Status = get_sequence_step_timeout(Dev,
 8003c4e:	aa01      	add	r2, sp, #4
 8003c50:	2102      	movs	r1, #2
 8003c52:	4620      	mov	r0, r4
 8003c54:	f7ff fda0 	bl	8003798 <get_sequence_step_timeout>
 8003c58:	e7f0      	b.n	8003c3c <VL53L0X_set_vcsel_pulse_period+0x268>
				Status = VL53L0X_WrByte(Dev,
 8003c5a:	463a      	mov	r2, r7
 8003c5c:	2150      	movs	r1, #80	; 0x50
 8003c5e:	4620      	mov	r0, r4
 8003c60:	f000 fdc2 	bl	80047e8 <VL53L0X_WrByte>
 8003c64:	e7eb      	b.n	8003c3e <VL53L0X_set_vcsel_pulse_period+0x26a>
				Status = set_sequence_step_timeout(Dev,
 8003c66:	9a02      	ldr	r2, [sp, #8]
 8003c68:	2103      	movs	r1, #3
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	f7ff fe22 	bl	80038b4 <set_sequence_step_timeout>
 8003c70:	e7e6      	b.n	8003c40 <VL53L0X_set_vcsel_pulse_period+0x26c>
				Status = set_sequence_step_timeout(Dev,
 8003c72:	9a01      	ldr	r2, [sp, #4]
 8003c74:	2102      	movs	r1, #2
 8003c76:	4620      	mov	r0, r4
 8003c78:	f7ff fe1c 	bl	80038b4 <set_sequence_step_timeout>
 8003c7c:	e7e1      	b.n	8003c42 <VL53L0X_set_vcsel_pulse_period+0x26e>
			Status = get_sequence_step_timeout(Dev,
 8003c7e:	aa03      	add	r2, sp, #12
 8003c80:	2104      	movs	r1, #4
 8003c82:	4620      	mov	r0, r4
 8003c84:	f7ff fd88 	bl	8003798 <get_sequence_step_timeout>
			if (Status == VL53L0X_ERROR_NONE)
 8003c88:	b118      	cbz	r0, 8003c92 <VL53L0X_set_vcsel_pulse_period+0x2be>
			if (Status == VL53L0X_ERROR_NONE)
 8003c8a:	b140      	cbz	r0, 8003c9e <VL53L0X_set_vcsel_pulse_period+0x2ca>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003c8c:	f884 50e0 	strb.w	r5, [r4, #224]	; 0xe0
			break;
 8003c90:	e7d9      	b.n	8003c46 <VL53L0X_set_vcsel_pulse_period+0x272>
				Status = VL53L0X_WrByte(Dev,
 8003c92:	463a      	mov	r2, r7
 8003c94:	2170      	movs	r1, #112	; 0x70
 8003c96:	4620      	mov	r0, r4
 8003c98:	f000 fda6 	bl	80047e8 <VL53L0X_WrByte>
 8003c9c:	e7f5      	b.n	8003c8a <VL53L0X_set_vcsel_pulse_period+0x2b6>
				Status = set_sequence_step_timeout(Dev,
 8003c9e:	9a03      	ldr	r2, [sp, #12]
 8003ca0:	2104      	movs	r1, #4
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	f7ff fe06 	bl	80038b4 <set_sequence_step_timeout>
 8003ca8:	e7f0      	b.n	8003c8c <VL53L0X_set_vcsel_pulse_period+0x2b8>
		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8003caa:	6961      	ldr	r1, [r4, #20]
 8003cac:	4620      	mov	r0, r4
 8003cae:	f7fd ff6b 	bl	8001b88 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8003cb2:	e7c9      	b.n	8003c48 <VL53L0X_set_vcsel_pulse_period+0x274>
		Status = VL53L0X_perform_phase_calibration(
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f10d 0103 	add.w	r1, sp, #3
 8003cbc:	4620      	mov	r0, r4
 8003cbe:	f7ff f840 	bl	8002d42 <VL53L0X_perform_phase_calibration>
 8003cc2:	e7c2      	b.n	8003c4a <VL53L0X_set_vcsel_pulse_period+0x276>
 8003cc4:	f06f 0003 	mvn.w	r0, #3
 8003cc8:	e7bf      	b.n	8003c4a <VL53L0X_set_vcsel_pulse_period+0x276>
 8003cca:	f06f 0003 	mvn.w	r0, #3
 8003cce:	e7bc      	b.n	8003c4a <VL53L0X_set_vcsel_pulse_period+0x276>
 8003cd0:	f06f 0003 	mvn.w	r0, #3
 8003cd4:	e7b9      	b.n	8003c4a <VL53L0X_set_vcsel_pulse_period+0x276>
 8003cd6:	f06f 0003 	mvn.w	r0, #3
 8003cda:	e7b6      	b.n	8003c4a <VL53L0X_set_vcsel_pulse_period+0x276>

08003cdc <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8003cdc:	b530      	push	{r4, r5, lr}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	4615      	mov	r5, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8003ce2:	b131      	cbz	r1, 8003cf2 <VL53L0X_get_vcsel_pulse_period+0x16>
 8003ce4:	2901      	cmp	r1, #1
 8003ce6:	d012      	beq.n	8003d0e <VL53L0X_get_vcsel_pulse_period+0x32>
 8003ce8:	f06f 0403 	mvn.w	r4, #3
	if (Status == VL53L0X_ERROR_NONE)
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);

	return Status;
}
 8003cec:	4620      	mov	r0, r4
 8003cee:	b003      	add	sp, #12
 8003cf0:	bd30      	pop	{r4, r5, pc}
		Status = VL53L0X_RdByte(Dev,
 8003cf2:	f10d 0207 	add.w	r2, sp, #7
 8003cf6:	2150      	movs	r1, #80	; 0x50
 8003cf8:	f000 fcd7 	bl	80046aa <VL53L0X_RdByte>
 8003cfc:	4604      	mov	r4, r0
	if (Status == VL53L0X_ERROR_NONE)
 8003cfe:	2c00      	cmp	r4, #0
 8003d00:	d1f4      	bne.n	8003cec <VL53L0X_get_vcsel_pulse_period+0x10>
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8003d02:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003d06:	f7ff f9fb 	bl	8003100 <VL53L0X_decode_vcsel_period>
		*pVCSELPulsePeriodPCLK =
 8003d0a:	7028      	strb	r0, [r5, #0]
 8003d0c:	e7ee      	b.n	8003cec <VL53L0X_get_vcsel_pulse_period+0x10>
		Status = VL53L0X_RdByte(Dev,
 8003d0e:	f10d 0207 	add.w	r2, sp, #7
 8003d12:	2170      	movs	r1, #112	; 0x70
 8003d14:	f000 fcc9 	bl	80046aa <VL53L0X_RdByte>
 8003d18:	4604      	mov	r4, r0
	break;
 8003d1a:	e7f0      	b.n	8003cfe <VL53L0X_get_vcsel_pulse_period+0x22>

08003d1c <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8003d1c:	b570      	push	{r4, r5, r6, lr}
 8003d1e:	b084      	sub	sp, #16
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8003d20:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003d24:	9301      	str	r3, [sp, #4]
	uint32_t MsrcOverheadMicroSeconds		= 660;
	uint32_t TccOverheadMicroSeconds		= 590;
	uint32_t DssOverheadMicroSeconds		= 690;
	uint32_t PreRangeOverheadMicroSeconds	= 660;
	uint32_t FinalRangeOverheadMicroSeconds = 550;
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	9300      	str	r3, [sp, #0]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
	uint32_t SubTimeout = 0;

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8003d2a:	f644 631f 	movw	r3, #19999	; 0x4e1f
 8003d2e:	4299      	cmp	r1, r3
 8003d30:	d95e      	bls.n	8003df0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xd4>
 8003d32:	4605      	mov	r5, r0
 8003d34:	460c      	mov	r4, r1
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
		return Status;
	}

	FinalRangeTimingBudgetMicroSeconds =
 8003d36:	f6a1 06e8 	subw	r6, r1, #2280	; 0x8e8
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8003d3a:	a902      	add	r1, sp, #8
 8003d3c:	f7fd ffb6 	bl	8001cac <VL53L0X_GetSequenceStepEnables>

	if (Status == VL53L0X_ERROR_NONE &&
 8003d40:	4603      	mov	r3, r0
 8003d42:	bb18      	cbnz	r0, 8003d8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x70>
		(SchedulerSequenceSteps.TccOn  ||
 8003d44:	f89d 2008 	ldrb.w	r2, [sp, #8]
	if (Status == VL53L0X_ERROR_NONE &&
 8003d48:	b92a      	cbnz	r2, 8003d56 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x3a>
		SchedulerSequenceSteps.MsrcOn ||
 8003d4a:	f89d 2009 	ldrb.w	r2, [sp, #9]
		(SchedulerSequenceSteps.TccOn  ||
 8003d4e:	b912      	cbnz	r2, 8003d56 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x3a>
		SchedulerSequenceSteps.DssOn)) {
 8003d50:	f89d 200a 	ldrb.w	r2, [sp, #10]
		SchedulerSequenceSteps.MsrcOn ||
 8003d54:	b1d2      	cbz	r2, 8003d8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x70>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8003d56:	aa01      	add	r2, sp, #4
 8003d58:	2102      	movs	r1, #2
 8003d5a:	4628      	mov	r0, r5
 8003d5c:	f7ff fd1c 	bl	8003798 <get_sequence_step_timeout>
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 8003d60:	4603      	mov	r3, r0
 8003d62:	b9d8      	cbnz	r0, 8003d9c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
			return Status;

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 8003d64:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8003d68:	b12a      	cbz	r2, 8003d76 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x5a>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 8003d6a:	9a01      	ldr	r2, [sp, #4]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8003d6c:	f202 224e 	addw	r2, r2, #590	; 0x24e

			if (SubTimeout <
 8003d70:	4296      	cmp	r6, r2
 8003d72:	d940      	bls.n	8003df6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xda>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 8003d74:	1ab6      	subs	r6, r6, r2
			LOG_FUNCTION_END(Status);
			return Status;
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 8003d76:	f89d 200a 	ldrb.w	r2, [sp, #10]
 8003d7a:	b192      	cbz	r2, 8003da2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x86>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8003d7c:	9a01      	ldr	r2, [sp, #4]
 8003d7e:	f202 22b2 	addw	r2, r2, #690	; 0x2b2
 8003d82:	0051      	lsls	r1, r2, #1
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8003d84:	ebb6 0f42 	cmp.w	r6, r2, lsl #1
 8003d88:	d916      	bls.n	8003db8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9c>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8003d8a:	1a76      	subs	r6, r6, r1
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8003d8c:	b933      	cbnz	r3, 8003d9c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8003d8e:	f89d 200b 	ldrb.w	r2, [sp, #11]
 8003d92:	b9ba      	cbnz	r2, 8003dc4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa8>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8003d94:	b913      	cbnz	r3, 8003d9c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.FinalRangeOn) {
 8003d96:	f89d 200c 	ldrb.w	r2, [sp, #12]
	if (Status == VL53L0X_ERROR_NONE &&
 8003d9a:	bb02      	cbnz	r2, 8003dde <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc2>
	}

	LOG_FUNCTION_END(Status);

	return Status;
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	b004      	add	sp, #16
 8003da0:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8003da2:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8003da6:	2a00      	cmp	r2, #0
 8003da8:	d0f0      	beq.n	8003d8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x70>
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8003daa:	9a01      	ldr	r2, [sp, #4]
 8003dac:	f502 7225 	add.w	r2, r2, #660	; 0x294
			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8003db0:	4296      	cmp	r6, r2
 8003db2:	d904      	bls.n	8003dbe <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa2>
							-= SubTimeout;
 8003db4:	1ab6      	subs	r6, r6, r2
 8003db6:	e7e9      	b.n	8003d8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x70>
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003db8:	f06f 0303 	mvn.w	r3, #3
 8003dbc:	e7ee      	b.n	8003d9c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003dbe:	f06f 0303 	mvn.w	r3, #3
		return Status;
 8003dc2:	e7eb      	b.n	8003d9c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		Status = get_sequence_step_timeout(Dev,
 8003dc4:	466a      	mov	r2, sp
 8003dc6:	2103      	movs	r1, #3
 8003dc8:	4628      	mov	r0, r5
 8003dca:	f7ff fce5 	bl	8003798 <get_sequence_step_timeout>
 8003dce:	4603      	mov	r3, r0
		SubTimeout = PreRangeTimeoutMicroSeconds +
 8003dd0:	9a00      	ldr	r2, [sp, #0]
 8003dd2:	f502 7225 	add.w	r2, r2, #660	; 0x294
		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8003dd6:	4296      	cmp	r6, r2
 8003dd8:	d910      	bls.n	8003dfc <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe0>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8003dda:	1ab6      	subs	r6, r6, r2
 8003ddc:	e7da      	b.n	8003d94 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x78>
		Status = set_sequence_step_timeout(Dev,
 8003dde:	f2a6 2226 	subw	r2, r6, #550	; 0x226
 8003de2:	2104      	movs	r1, #4
 8003de4:	4628      	mov	r0, r5
 8003de6:	f7ff fd65 	bl	80038b4 <set_sequence_step_timeout>
 8003dea:	4603      	mov	r3, r0
		VL53L0X_SETPARAMETERFIELD(Dev,
 8003dec:	616c      	str	r4, [r5, #20]
 8003dee:	e7d5      	b.n	8003d9c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		return Status;
 8003df0:	f06f 0303 	mvn.w	r3, #3
 8003df4:	e7d2      	b.n	8003d9c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
 8003df6:	f06f 0303 	mvn.w	r3, #3
 8003dfa:	e7cf      	b.n	8003d9c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003dfc:	f06f 0303 	mvn.w	r3, #3
 8003e00:	e7cc      	b.n	8003d9c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>

08003e02 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8003e02:	b530      	push	{r4, r5, lr}
 8003e04:	b087      	sub	sp, #28
 8003e06:	4605      	mov	r5, r0
 8003e08:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8003e0a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003e0e:	9302      	str	r3, [sp, #8]
	uint32_t MsrcOverheadMicroSeconds		= 660;
	uint32_t TccOverheadMicroSeconds		= 590;
	uint32_t DssOverheadMicroSeconds		= 690;
	uint32_t PreRangeOverheadMicroSeconds	= 660;
	uint32_t FinalRangeOverheadMicroSeconds = 550;
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8003e10:	2300      	movs	r3, #0
 8003e12:	9301      	str	r3, [sp, #4]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8003e14:	f640 3336 	movw	r3, #2870	; 0xb36
 8003e18:	600b      	str	r3, [r1, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8003e1a:	a904      	add	r1, sp, #16
 8003e1c:	f7fd ff46 	bl	8001cac <VL53L0X_GetSequenceStepEnables>

	if (Status != VL53L0X_ERROR_NONE) {
 8003e20:	4603      	mov	r3, r0
 8003e22:	bb68      	cbnz	r0, 8003e80 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x7e>
		LOG_FUNCTION_END(Status);
		return Status;
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8003e24:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8003e28:	b92a      	cbnz	r2, 8003e36 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x34>
		SchedulerSequenceSteps.MsrcOn ||
 8003e2a:	f89d 2011 	ldrb.w	r2, [sp, #17]
	if (SchedulerSequenceSteps.TccOn  ||
 8003e2e:	b912      	cbnz	r2, 8003e36 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x34>
		SchedulerSequenceSteps.DssOn) {
 8003e30:	f89d 2012 	ldrb.w	r2, [sp, #18]
		SchedulerSequenceSteps.MsrcOn ||
 8003e34:	b1ca      	cbz	r2, 8003e6a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x68>

		Status = get_sequence_step_timeout(Dev,
 8003e36:	aa02      	add	r2, sp, #8
 8003e38:	2102      	movs	r1, #2
 8003e3a:	4628      	mov	r0, r5
 8003e3c:	f7ff fcac 	bl	8003798 <get_sequence_step_timeout>
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8003e40:	4603      	mov	r3, r0
 8003e42:	b990      	cbnz	r0, 8003e6a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x68>
			if (SchedulerSequenceSteps.TccOn) {
 8003e44:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8003e48:	b12a      	cbz	r2, 8003e56 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x54>
				*pMeasurementTimingBudgetMicroSeconds +=
					MsrcDccTccTimeoutMicroSeconds +
 8003e4a:	9a02      	ldr	r2, [sp, #8]
 8003e4c:	f202 214e 	addw	r1, r2, #590	; 0x24e
				*pMeasurementTimingBudgetMicroSeconds +=
 8003e50:	6822      	ldr	r2, [r4, #0]
 8003e52:	440a      	add	r2, r1
 8003e54:	6022      	str	r2, [r4, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8003e56:	f89d 2012 	ldrb.w	r2, [sp, #18]
 8003e5a:	b1a2      	cbz	r2, 8003e86 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x84>
				*pMeasurementTimingBudgetMicroSeconds +=
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8003e5c:	9a02      	ldr	r2, [sp, #8]
 8003e5e:	f202 21b2 	addw	r1, r2, #690	; 0x2b2
				*pMeasurementTimingBudgetMicroSeconds +=
 8003e62:	6822      	ldr	r2, [r4, #0]
 8003e64:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8003e68:	6022      	str	r2, [r4, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003e6a:	b913      	cbnz	r3, 8003e72 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x70>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8003e6c:	f89d 2013 	ldrb.w	r2, [sp, #19]
 8003e70:	b9a2      	cbnz	r2, 8003e9c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x9a>
				PreRangeTimeoutMicroSeconds +
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003e72:	b913      	cbnz	r3, 8003e7a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x78>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 8003e74:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8003e78:	b9ea      	cbnz	r2, 8003eb6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb4>
				(FinalRangeTimeoutMicroSeconds +
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003e7a:	b90b      	cbnz	r3, 8003e80 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x7e>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8003e7c:	6822      	ldr	r2, [r4, #0]
 8003e7e:	616a      	str	r2, [r5, #20]
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	b007      	add	sp, #28
 8003e84:	bd30      	pop	{r4, r5, pc}
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8003e86:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8003e8a:	2a00      	cmp	r2, #0
 8003e8c:	d0ed      	beq.n	8003e6a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x68>
					MsrcDccTccTimeoutMicroSeconds +
 8003e8e:	9a02      	ldr	r2, [sp, #8]
 8003e90:	f502 7125 	add.w	r1, r2, #660	; 0x294
				*pMeasurementTimingBudgetMicroSeconds +=
 8003e94:	6822      	ldr	r2, [r4, #0]
 8003e96:	440a      	add	r2, r1
 8003e98:	6022      	str	r2, [r4, #0]
 8003e9a:	e7e6      	b.n	8003e6a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x68>
			Status = get_sequence_step_timeout(Dev,
 8003e9c:	aa01      	add	r2, sp, #4
 8003e9e:	2103      	movs	r1, #3
 8003ea0:	4628      	mov	r0, r5
 8003ea2:	f7ff fc79 	bl	8003798 <get_sequence_step_timeout>
 8003ea6:	4603      	mov	r3, r0
				PreRangeTimeoutMicroSeconds +
 8003ea8:	9a01      	ldr	r2, [sp, #4]
 8003eaa:	f502 7125 	add.w	r1, r2, #660	; 0x294
			*pMeasurementTimingBudgetMicroSeconds +=
 8003eae:	6822      	ldr	r2, [r4, #0]
 8003eb0:	440a      	add	r2, r1
 8003eb2:	6022      	str	r2, [r4, #0]
 8003eb4:	e7dd      	b.n	8003e72 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x70>
			Status = get_sequence_step_timeout(Dev,
 8003eb6:	aa03      	add	r2, sp, #12
 8003eb8:	2104      	movs	r1, #4
 8003eba:	4628      	mov	r0, r5
 8003ebc:	f7ff fc6c 	bl	8003798 <get_sequence_step_timeout>
 8003ec0:	4603      	mov	r3, r0
				(FinalRangeTimeoutMicroSeconds +
 8003ec2:	9a03      	ldr	r2, [sp, #12]
 8003ec4:	f202 2126 	addw	r1, r2, #550	; 0x226
			*pMeasurementTimingBudgetMicroSeconds +=
 8003ec8:	6822      	ldr	r2, [r4, #0]
 8003eca:	440a      	add	r2, r1
 8003ecc:	6022      	str	r2, [r4, #0]
 8003ece:	e7d4      	b.n	8003e7a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x78>

08003ed0 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8003ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	4607      	mov	r7, r0
 8003ed6:	460d      	mov	r5, r1
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8003ed8:	2400      	movs	r4, #0
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003eda:	4620      	mov	r0, r4

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8003edc:	e03c      	b.n	8003f58 <VL53L0X_load_tuning_settings+0x88>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
		Index++;
		if (NumberOfWrites == 0xFF) {
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8003ede:	5cab      	ldrb	r3, [r5, r2]
			Index++;
 8003ee0:	1ca2      	adds	r2, r4, #2
			switch (SelectParam) {
 8003ee2:	2b03      	cmp	r3, #3
 8003ee4:	d844      	bhi.n	8003f70 <VL53L0X_load_tuning_settings+0xa0>
 8003ee6:	e8df f003 	tbb	[pc, r3]
 8003eea:	0b02      	.short	0x0b02
 8003eec:	1d14      	.short	0x1d14
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8003eee:	5ca9      	ldrb	r1, [r5, r2]
				Index++;
 8003ef0:	1ce2      	adds	r2, r4, #3
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8003ef2:	5cab      	ldrb	r3, [r5, r2]
 8003ef4:	3404      	adds	r4, #4
 8003ef6:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8003efa:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
				break;
 8003efe:	e02b      	b.n	8003f58 <VL53L0X_load_tuning_settings+0x88>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8003f00:	5ca9      	ldrb	r1, [r5, r2]
				Index++;
 8003f02:	1ce2      	adds	r2, r4, #3
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8003f04:	5cab      	ldrb	r3, [r5, r2]
 8003f06:	3404      	adds	r4, #4
 8003f08:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8003f0c:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
					Temp16);
				break;
 8003f10:	e022      	b.n	8003f58 <VL53L0X_load_tuning_settings+0x88>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8003f12:	5ca9      	ldrb	r1, [r5, r2]
				Index++;
 8003f14:	1ce2      	adds	r2, r4, #3
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8003f16:	5cab      	ldrb	r3, [r5, r2]
 8003f18:	3404      	adds	r4, #4
 8003f1a:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8003f1e:	f8a7 3138 	strh.w	r3, [r7, #312]	; 0x138
				break;
 8003f22:	e019      	b.n	8003f58 <VL53L0X_load_tuning_settings+0x88>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8003f24:	5ca9      	ldrb	r1, [r5, r2]
				Index++;
 8003f26:	1ce2      	adds	r2, r4, #3
				lsb = *(pTuningSettingBuffer + Index);
				Index++;
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8003f28:	5cab      	ldrb	r3, [r5, r2]
 8003f2a:	3404      	adds	r4, #4
 8003f2c:	eb03 2301 	add.w	r3, r3, r1, lsl #8
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8003f30:	f8a7 313a 	strh.w	r3, [r7, #314]	; 0x13a
				break;
 8003f34:	e010      	b.n	8003f58 <VL53L0X_load_tuning_settings+0x88>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
			}

		} else if (NumberOfWrites <= 4) {
			Address = *(pTuningSettingBuffer + Index);
 8003f36:	5ca9      	ldrb	r1, [r5, r2]
			Index++;
 8003f38:	3402      	adds	r4, #2

			for (i = 0; i < NumberOfWrites; i++) {
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	e006      	b.n	8003f4c <VL53L0X_load_tuning_settings+0x7c>
				localBuffer[i] = *(pTuningSettingBuffer +
 8003f3e:	5d28      	ldrb	r0, [r5, r4]
 8003f40:	ae02      	add	r6, sp, #8
 8003f42:	4416      	add	r6, r2
 8003f44:	f806 0c04 	strb.w	r0, [r6, #-4]
							Index);
				Index++;
 8003f48:	3401      	adds	r4, #1
			for (i = 0; i < NumberOfWrites; i++) {
 8003f4a:	3201      	adds	r2, #1
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	dcf6      	bgt.n	8003f3e <VL53L0X_load_tuning_settings+0x6e>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 8003f50:	aa01      	add	r2, sp, #4
 8003f52:	4638      	mov	r0, r7
 8003f54:	f000 fbc4 	bl	80046e0 <VL53L0X_WriteMulti>
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8003f58:	5d2b      	ldrb	r3, [r5, r4]
 8003f5a:	b16b      	cbz	r3, 8003f78 <VL53L0X_load_tuning_settings+0xa8>
 8003f5c:	b960      	cbnz	r0, 8003f78 <VL53L0X_load_tuning_settings+0xa8>
		Index++;
 8003f5e:	1c62      	adds	r2, r4, #1
		if (NumberOfWrites == 0xFF) {
 8003f60:	2bff      	cmp	r3, #255	; 0xff
 8003f62:	d0bc      	beq.n	8003ede <VL53L0X_load_tuning_settings+0xe>
		} else if (NumberOfWrites <= 4) {
 8003f64:	2b04      	cmp	r3, #4
 8003f66:	d9e6      	bls.n	8003f36 <VL53L0X_load_tuning_settings+0x66>
		Index++;
 8003f68:	4614      	mov	r4, r2
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003f6a:	f06f 0003 	mvn.w	r0, #3
 8003f6e:	e7f3      	b.n	8003f58 <VL53L0X_load_tuning_settings+0x88>
			Index++;
 8003f70:	4614      	mov	r4, r2
 8003f72:	f06f 0003 	mvn.w	r0, #3
 8003f76:	e7ef      	b.n	8003f58 <VL53L0X_load_tuning_settings+0x88>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8003f78:	b003      	add	sp, #12
 8003f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f7c <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8003f7c:	b570      	push	{r4, r5, r6, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	4606      	mov	r6, r0
 8003f82:	460d      	mov	r5, r1
 8003f84:	4614      	mov	r4, r2

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8003f86:	2300      	movs	r3, #0
 8003f88:	6013      	str	r3, [r2, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8003f8a:	f10d 0107 	add.w	r1, sp, #7
 8003f8e:	f7fd ff03 	bl	8001d98 <VL53L0X_GetXTalkCompensationEnable>
	if (Status == VL53L0X_ERROR_NONE) {
 8003f92:	b948      	cbnz	r0, 8003fa8 <VL53L0X_get_total_xtalk_rate+0x2c>

		if (xtalkCompEnable) {
 8003f94:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003f98:	b133      	cbz	r3, 8003fa8 <VL53L0X_get_total_xtalk_rate+0x2c>

			VL53L0X_GETPARAMETERFIELD(
 8003f9a:	6a33      	ldr	r3, [r6, #32]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8003f9c:	8aaa      	ldrh	r2, [r5, #20]
			totalXtalkMegaCps =
 8003f9e:	fb03 f302 	mul.w	r3, r3, r2
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8003fa2:	3380      	adds	r3, #128	; 0x80
 8003fa4:	0a1b      	lsrs	r3, r3, #8
			*ptotal_xtalk_rate_mcps =
 8003fa6:	6023      	str	r3, [r4, #0]
		}
	}

	return Status;
}
 8003fa8:	b002      	add	sp, #8
 8003faa:	bd70      	pop	{r4, r5, r6, pc}

08003fac <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8003fac:	b510      	push	{r4, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	4614      	mov	r4, r2
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8003fb2:	68cb      	ldr	r3, [r1, #12]
	*ptotal_signal_rate_mcps =
 8003fb4:	6013      	str	r3, [r2, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 8003fb6:	aa01      	add	r2, sp, #4
 8003fb8:	f7ff ffe0 	bl	8003f7c <VL53L0X_get_total_xtalk_rate>
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8003fbc:	b918      	cbnz	r0, 8003fc6 <VL53L0X_get_total_signal_rate+0x1a>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8003fbe:	6823      	ldr	r3, [r4, #0]
 8003fc0:	9a01      	ldr	r2, [sp, #4]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	6023      	str	r3, [r4, #0]

	return Status;
}
 8003fc6:	b002      	add	sp, #8
 8003fc8:	bd10      	pop	{r4, pc}
	...

08003fcc <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 8003fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fd0:	4686      	mov	lr, r0
 8003fd2:	468c      	mov	ip, r1
 8003fd4:	9d07      	ldr	r5, [sp, #28]
 8003fd6:	9908      	ldr	r1, [sp, #32]
 8003fd8:	9f09      	ldr	r7, [sp, #36]	; 0x24
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8003fda:	f8b0 0150 	ldrh.w	r0, [r0, #336]	; 0x150

	dmaxCalSignalRateRtn_mcps =
 8003fde:	f8de 6154 	ldr.w	r6, [lr, #340]	; 0x154
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8003fe2:	fb06 f600 	mul.w	r6, r6, r0

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8003fe6:	3680      	adds	r6, #128	; 0x80
 8003fe8:	0a36      	lsrs	r6, r6, #8
	SignalAt0mm *= dmaxCalRange_mm;
 8003fea:	fb06 f600 	mul.w	r6, r6, r0

	minSignalNeeded_p1 = 0;
	if (totalCorrSignalRate_mcps > 0) {
 8003fee:	4610      	mov	r0, r2
 8003ff0:	b15a      	cbz	r2, 800400a <VL53L0X_calc_dmax+0x3e>
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8003ff2:	0854      	lsrs	r4, r2, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8003ff4:	eb04 248c 	add.w	r4, r4, ip, lsl #10

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8003ff8:	fbb4 f0f2 	udiv	r0, r4, r2

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8003ffc:	eb00 0040 	add.w	r0, r0, r0, lsl #1

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8004000:	fb00 f000 	mul.w	r0, r0, r0

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8004004:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
 8004008:	0c00      	lsrs	r0, r0, #16
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800400a:	9a06      	ldr	r2, [sp, #24]
 800400c:	fb02 f403 	mul.w	r4, r2, r3

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 8004010:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
 8004014:	0c24      	lsrs	r4, r4, #16

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8004016:	fb04 f204 	mul.w	r2, r4, r4
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800401a:	f505 4300 	add.w	r3, r5, #32768	; 0x8000
 800401e:	0c1b      	lsrs	r3, r3, #16
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 8004020:	3303      	adds	r3, #3
 8004022:	4c26      	ldr	r4, [pc, #152]	; (80040bc <VL53L0X_calc_dmax+0xf0>)
 8004024:	fba4 4303 	umull	r4, r3, r4, r3
 8004028:	089b      	lsrs	r3, r3, #2
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800402a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3

	if (sigmaEstP2Tmp > 0xffff) {
 800402e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004032:	d23f      	bcs.n	80040b4 <VL53L0X_calc_dmax+0xe8>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 8004034:	3503      	adds	r5, #3
 8004036:	4c21      	ldr	r4, [pc, #132]	; (80040bc <VL53L0X_calc_dmax+0xf0>)
 8004038:	fba4 3505 	umull	r3, r5, r4, r5
 800403c:	08ad      	lsrs	r5, r5, #2
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800403e:	ebc5 05c5 	rsb	r5, r5, r5, lsl #3

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8004042:	f505 4500 	add.w	r5, r5, #32768	; 0x8000
 8004046:	0c2c      	lsrs	r4, r5, #16

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8004048:	fb04 f404 	mul.w	r4, r4, r4

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800404c:	4414      	add	r4, r2

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800404e:	eb04 0451 	add.w	r4, r4, r1, lsr #1
	minSignalNeeded /= peakVcselDuration_us;
 8004052:	fbb4 f4f1 	udiv	r4, r4, r1

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8004056:	03a4      	lsls	r4, r4, #14

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8004058:	347f      	adds	r4, #127	; 0x7f
	minSignalNeeded /= minSignalNeeded_p4;
 800405a:	0864      	lsrs	r4, r4, #1
 800405c:	4b18      	ldr	r3, [pc, #96]	; (80040c0 <VL53L0X_calc_dmax+0xf4>)
 800405e:	fba3 3404 	umull	r3, r4, r3, r4
 8004062:	09a4      	lsrs	r4, r4, #6

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 8004064:	fb04 f400 	mul.w	r4, r4, r0
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8004068:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
 800406c:	4815      	ldr	r0, [pc, #84]	; (80040c4 <VL53L0X_calc_dmax+0xf8>)
 800406e:	fba0 3404 	umull	r3, r4, r0, r4
 8004072:	09a4      	lsrs	r4, r4, #6
	minSignalNeeded <<= 4;
 8004074:	0124      	lsls	r4, r4, #4

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8004076:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
 800407a:	fba0 3004 	umull	r3, r0, r0, r4
 800407e:	0985      	lsrs	r5, r0, #6
	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8004080:	f106 0020 	add.w	r0, r6, #32
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8004084:	0980      	lsrs	r0, r0, #6
 8004086:	f7ff f845 	bl	8003114 <VL53L0X_isqrt>
 800408a:	4680      	mov	r8, r0

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800408c:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 8004090:	d312      	bcc.n	80040b8 <VL53L0X_calc_dmax+0xec>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8004092:	480c      	ldr	r0, [pc, #48]	; (80040c4 <VL53L0X_calc_dmax+0xf8>)
 8004094:	fba0 3004 	umull	r3, r0, r0, r4
 8004098:	eb06 16d0 	add.w	r6, r6, r0, lsr #7
 800409c:	fbb6 f0f5 	udiv	r0, r6, r5
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 80040a0:	f7ff f838 	bl	8003114 <VL53L0X_isqrt>

	*pdmax_mm = dmaxDark;
 80040a4:	f8c7 8000 	str.w	r8, [r7]
	if (dmaxDark > dmaxAmbient)
 80040a8:	4580      	cmp	r8, r0
 80040aa:	d900      	bls.n	80040ae <VL53L0X_calc_dmax+0xe2>
		*pdmax_mm = dmaxAmbient;
 80040ac:	6038      	str	r0, [r7, #0]

	LOG_FUNCTION_END(Status);

	return Status;
}
 80040ae:	2000      	movs	r0, #0
 80040b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		minSignalNeeded_p3 = 0xfff00000;
 80040b4:	4c04      	ldr	r4, [pc, #16]	; (80040c8 <VL53L0X_calc_dmax+0xfc>)
 80040b6:	e7c9      	b.n	800404c <VL53L0X_calc_dmax+0x80>
		dmaxAmbient = 0;
 80040b8:	2000      	movs	r0, #0
 80040ba:	e7f1      	b.n	80040a0 <VL53L0X_calc_dmax+0xd4>
 80040bc:	aaaaaaab 	.word	0xaaaaaaab
 80040c0:	81020409 	.word	0x81020409
 80040c4:	10624dd3 	.word	0x10624dd3
 80040c8:	fff00000 	.word	0xfff00000

080040cc <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 80040cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040d0:	b08d      	sub	sp, #52	; 0x34
 80040d2:	4604      	mov	r4, r0
 80040d4:	460f      	mov	r7, r1
 80040d6:	9206      	str	r2, [sp, #24]
 80040d8:	9307      	str	r3, [sp, #28]
	 *	- SigmaEstEffAmbWidth
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 80040da:	6a03      	ldr	r3, [r0, #32]
 80040dc:	930b      	str	r3, [sp, #44]	; 0x2c
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 80040de:	690e      	ldr	r6, [r1, #16]
 80040e0:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 80040e4:	fb0a f306 	mul.w	r3, sl, r6
 80040e8:	9308      	str	r3, [sp, #32]

	correctedSignalRate_mcps =
 80040ea:	68cb      	ldr	r3, [r1, #12]
 80040ec:	9309      	str	r3, [sp, #36]	; 0x24
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 80040ee:	aa0a      	add	r2, sp, #40	; 0x28
 80040f0:	f7ff ff5c 	bl	8003fac <VL53L0X_get_total_signal_rate>
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 80040f4:	aa0b      	add	r2, sp, #44	; 0x2c
 80040f6:	4639      	mov	r1, r7
 80040f8:	4620      	mov	r0, r4
 80040fa:	f7ff ff3f 	bl	8003f7c <VL53L0X_get_total_xtalk_rate>
 80040fe:	4606      	mov	r6, r0


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8004100:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8004104:	fb0a f508 	mul.w	r5, sl, r8
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8004108:	f505 4500 	add.w	r5, r5, #32768	; 0x8000
 800410c:	0c2b      	lsrs	r3, r5, #16
 800410e:	9305      	str	r3, [sp, #20]

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8004110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004112:	fb0a fa03 	mul.w	sl, sl, r3

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8004116:	f5ba 1f48 	cmp.w	sl, #3276800	; 0x320000
 800411a:	d901      	bls.n	8004120 <VL53L0X_calc_sigma_estimate+0x54>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800411c:	f44f 1a48 	mov.w	sl, #3276800	; 0x320000

	if (Status == VL53L0X_ERROR_NONE) {
 8004120:	bba6      	cbnz	r6, 800418c <VL53L0X_calc_sigma_estimate+0xc0>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8004122:	f894 90e0 	ldrb.w	r9, [r4, #224]	; 0xe0
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8004126:	464a      	mov	r2, r9
 8004128:	f8d4 10dc 	ldr.w	r1, [r4, #220]	; 0xdc
 800412c:	4620      	mov	r0, r4
 800412e:	f7ff fb09 	bl	8003744 <VL53L0X_calc_timeout_mclks>
 8004132:	4683      	mov	fp, r0
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8004134:	f894 20e8 	ldrb.w	r2, [r4, #232]	; 0xe8
 8004138:	f8d4 10e4 	ldr.w	r1, [r4, #228]	; 0xe4
 800413c:	4620      	mov	r0, r4
 800413e:	f7ff fb01 	bl	8003744 <VL53L0X_calc_timeout_mclks>
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
		if (finalRangeVcselPCLKS == 8)
 8004142:	f1b9 0f08 	cmp.w	r9, #8
 8004146:	d030      	beq.n	80041aa <VL53L0X_calc_sigma_estimate+0xde>
		vcselWidth = 3;
 8004148:	2303      	movs	r3, #3
			vcselWidth = 2;


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800414a:	4483      	add	fp, r0
		peakVcselDuration_us = vcselWidth * 2048 *
 800414c:	fb03 f30b 	mul.w	r3, r3, fp
 8004150:	02db      	lsls	r3, r3, #11
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8004152:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004156:	4a5e      	ldr	r2, [pc, #376]	; (80042d0 <VL53L0X_calc_sigma_estimate+0x204>)
 8004158:	fba2 1303 	umull	r1, r3, r2, r3
 800415c:	099b      	lsrs	r3, r3, #6
		peakVcselDuration_us *= cPllPeriod_ps;
 800415e:	f240 6977 	movw	r9, #1655	; 0x677
 8004162:	fb09 f903 	mul.w	r9, r9, r3
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8004166:	f509 79fa 	add.w	r9, r9, #500	; 0x1f4
 800416a:	fba2 3909 	umull	r3, r9, r2, r9
 800416e:	ea4f 1999 	mov.w	r9, r9, lsr #6

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8004172:	f108 0880 	add.w	r8, r8, #128	; 0x80
 8004176:	ea4f 2818 	mov.w	r8, r8, lsr #8

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800417a:	fb09 fb08 	mul.w	fp, r9, r8
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800417e:	f10b 0b80 	add.w	fp, fp, #128	; 0x80
 8004182:	ea4f 2b1b 	mov.w	fp, fp, lsr #8

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8004186:	ea4f 2308 	mov.w	r3, r8, lsl #8
 800418a:	930a      	str	r3, [sp, #40]	; 0x28
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800418c:	b94e      	cbnz	r6, 80041a2 <VL53L0X_calc_sigma_estimate+0xd6>
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (peakSignalRate_kcps == 0) {
 800418e:	9b05      	ldr	r3, [sp, #20]
 8004190:	b96b      	cbnz	r3, 80041ae <VL53L0X_calc_sigma_estimate+0xe2>
		*pSigmaEstimate = cSigmaEstMax;
 8004192:	4b50      	ldr	r3, [pc, #320]	; (80042d4 <VL53L0X_calc_sigma_estimate+0x208>)
 8004194:	9a06      	ldr	r2, [sp, #24]
 8004196:	6013      	str	r3, [r2, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8004198:	f8c4 313c 	str.w	r3, [r4, #316]	; 0x13c
		*pDmax_mm = 0;
 800419c:	2300      	movs	r3, #0
 800419e:	9a07      	ldr	r2, [sp, #28]
 80041a0:	6013      	str	r3, [r2, #0]
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 80041a2:	4630      	mov	r0, r6
 80041a4:	b00d      	add	sp, #52	; 0x34
 80041a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			vcselWidth = 2;
 80041aa:	2302      	movs	r3, #2
 80041ac:	e7cd      	b.n	800414a <VL53L0X_calc_sigma_estimate+0x7e>
		if (vcselTotalEventsRtn < 1)
 80041ae:	f1bb 0f00 	cmp.w	fp, #0
 80041b2:	d101      	bne.n	80041b8 <VL53L0X_calc_sigma_estimate+0xec>
			vcselTotalEventsRtn = 1;
 80041b4:	f04f 0b01 	mov.w	fp, #1
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 80041b8:	9b08      	ldr	r3, [sp, #32]
 80041ba:	0c1e      	lsrs	r6, r3, #16
 80041bc:	0436      	lsls	r6, r6, #16
 80041be:	9b05      	ldr	r3, [sp, #20]
 80041c0:	fbb6 f6f3 	udiv	r6, r6, r3
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 80041c4:	4b44      	ldr	r3, [pc, #272]	; (80042d8 <VL53L0X_calc_sigma_estimate+0x20c>)
 80041c6:	429e      	cmp	r6, r3
 80041c8:	d900      	bls.n	80041cc <VL53L0X_calc_sigma_estimate+0x100>
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 80041ca:	461e      	mov	r6, r3
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 80041cc:	f44f 7316 	mov.w	r3, #600	; 0x258
 80041d0:	fb03 f606 	mul.w	r6, r3, r6
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 80041d4:	eb0b 004b 	add.w	r0, fp, fp, lsl #1
 80041d8:	0080      	lsls	r0, r0, #2
 80041da:	f7fe ff9b 	bl	8003114 <VL53L0X_isqrt>
 80041de:	ea4f 0840 	mov.w	r8, r0, lsl #1
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 80041e2:	893b      	ldrh	r3, [r7, #8]
 80041e4:	4a3d      	ldr	r2, [pc, #244]	; (80042dc <VL53L0X_calc_sigma_estimate+0x210>)
 80041e6:	fb02 f303 	mul.w	r3, r2, r3
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 80041ea:	0c2d      	lsrs	r5, r5, #16
 80041ec:	042d      	lsls	r5, r5, #16
 80041ee:	eba5 020a 	sub.w	r2, r5, sl
			xTalkCompRate_kcps) + 500)/1000;
 80041f2:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 80041f6:	4936      	ldr	r1, [pc, #216]	; (80042d0 <VL53L0X_calc_sigma_estimate+0x204>)
 80041f8:	fba1 0202 	umull	r0, r2, r1, r2
 80041fc:	0992      	lsrs	r2, r2, #6
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 80041fe:	4455      	add	r5, sl
			xTalkCompRate_kcps) + 500)/1000;
 8004200:	f505 75fa 	add.w	r5, r5, #500	; 0x1f4
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 8004204:	fba1 1505 	umull	r1, r5, r1, r5
 8004208:	09ad      	lsrs	r5, r5, #6
		diff1_mcps <<= 8;
 800420a:	0212      	lsls	r2, r2, #8
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800420c:	fbb2 f2f5 	udiv	r2, r2, r5
		xTalkCorrection <<= 8;
 8004210:	0212      	lsls	r2, r2, #8
		pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8004212:	4d33      	ldr	r5, [pc, #204]	; (80042e0 <VL53L0X_calc_sigma_estimate+0x214>)
 8004214:	fba5 3503 	umull	r3, r5, r5, r3
 8004218:	0aad      	lsrs	r5, r5, #10
		pwMult *= ((1 << 16) - xTalkCorrection);
 800421a:	f5c2 3280 	rsb	r2, r2, #65536	; 0x10000
 800421e:	fb05 f502 	mul.w	r5, r5, r2
		pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8004222:	f505 4500 	add.w	r5, r5, #32768	; 0x8000
 8004226:	0c2d      	lsrs	r5, r5, #16
		pwMult += (1 << 16);
 8004228:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
		pwMult >>= 1;
 800422c:	086d      	lsrs	r5, r5, #1
		pwMult = pwMult * pwMult;
 800422e:	fb05 f505 	mul.w	r5, r5, r5
		pwMult >>= 14;
 8004232:	0bad      	lsrs	r5, r5, #14
		sqr1 = pwMult * sigmaEstimateP1;
 8004234:	f44f 7048 	mov.w	r0, #800	; 0x320
 8004238:	fb00 f005 	mul.w	r0, r0, r5
		sqr1 = (sqr1 + 0x8000) >> 16;
 800423c:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
 8004240:	0c00      	lsrs	r0, r0, #16
		sqr2 = (sqr2 + 0x8000) >> 16;
 8004242:	f506 4300 	add.w	r3, r6, #32768	; 0x8000
 8004246:	0c1b      	lsrs	r3, r3, #16
		sqr2 *= sqr2;
 8004248:	fb03 f303 	mul.w	r3, r3, r3
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800424c:	fb00 3000 	mla	r0, r0, r0, r3
 8004250:	f7fe ff60 	bl	8003114 <VL53L0X_isqrt>
		sqrtResult_centi_ns <<= 16;
 8004254:	0400      	lsls	r0, r0, #16
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8004256:	3032      	adds	r0, #50	; 0x32
 8004258:	4b22      	ldr	r3, [pc, #136]	; (80042e4 <VL53L0X_calc_sigma_estimate+0x218>)
 800425a:	fba3 3000 	umull	r3, r0, r3, r0
 800425e:	0940      	lsrs	r0, r0, #5
 8004260:	fbb0 f8f8 	udiv	r8, r0, r8
		sigmaEstRtn		 += 5000;
 8004264:	f640 33b5 	movw	r3, #2997	; 0xbb5
 8004268:	f241 3088 	movw	r0, #5000	; 0x1388
 800426c:	fb03 0808 	mla	r8, r3, r8, r0
		sigmaEstRtn		 /= 10000;
 8004270:	481d      	ldr	r0, [pc, #116]	; (80042e8 <VL53L0X_calc_sigma_estimate+0x21c>)
 8004272:	fba0 3008 	umull	r3, r0, r0, r8
 8004276:	0b40      	lsrs	r0, r0, #13
		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8004278:	4b1c      	ldr	r3, [pc, #112]	; (80042ec <VL53L0X_calc_sigma_estimate+0x220>)
 800427a:	4598      	cmp	r8, r3
 800427c:	d901      	bls.n	8004282 <VL53L0X_calc_sigma_estimate+0x1b6>
			sigmaEstRtn = cSigmaEstRtnMax;
 800427e:	f44f 4070 	mov.w	r0, #61440	; 0xf000
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8004282:	f241 1304 	movw	r3, #4356	; 0x1104
 8004286:	fb00 3000 	mla	r0, r0, r0, r3
 800428a:	f7fe ff43 	bl	8003114 <VL53L0X_isqrt>
		sigmaEstimate	 = 1000 * sqrtResult;
 800428e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004292:	fb03 f000 	mul.w	r0, r3, r0
		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8004296:	f1bb 0f00 	cmp.w	fp, #0
 800429a:	d004      	beq.n	80042a6 <VL53L0X_calc_sigma_estimate+0x1da>
 800429c:	4b0d      	ldr	r3, [pc, #52]	; (80042d4 <VL53L0X_calc_sigma_estimate+0x208>)
 800429e:	4298      	cmp	r0, r3
 80042a0:	d902      	bls.n	80042a8 <VL53L0X_calc_sigma_estimate+0x1dc>
				sigmaEstimate = cSigmaEstMax;
 80042a2:	480c      	ldr	r0, [pc, #48]	; (80042d4 <VL53L0X_calc_sigma_estimate+0x208>)
 80042a4:	e000      	b.n	80042a8 <VL53L0X_calc_sigma_estimate+0x1dc>
 80042a6:	480b      	ldr	r0, [pc, #44]	; (80042d4 <VL53L0X_calc_sigma_estimate+0x208>)
		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 80042a8:	9b06      	ldr	r3, [sp, #24]
 80042aa:	6018      	str	r0, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 80042ac:	f8c4 013c 	str.w	r0, [r4, #316]	; 0x13c
		Status = VL53L0X_calc_dmax(
 80042b0:	9b07      	ldr	r3, [sp, #28]
 80042b2:	9303      	str	r3, [sp, #12]
 80042b4:	f8cd 9008 	str.w	r9, [sp, #8]
 80042b8:	9601      	str	r6, [sp, #4]
 80042ba:	f44f 7348 	mov.w	r3, #800	; 0x320
 80042be:	9300      	str	r3, [sp, #0]
 80042c0:	462b      	mov	r3, r5
 80042c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80042c4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80042c6:	4620      	mov	r0, r4
 80042c8:	f7ff fe80 	bl	8003fcc <VL53L0X_calc_dmax>
 80042cc:	4606      	mov	r6, r0
 80042ce:	e768      	b.n	80041a2 <VL53L0X_calc_sigma_estimate+0xd6>
 80042d0:	10624dd3 	.word	0x10624dd3
 80042d4:	028f87ae 	.word	0x028f87ae
 80042d8:	00666666 	.word	0x00666666
 80042dc:	0006999a 	.word	0x0006999a
 80042e0:	37c67b51 	.word	0x37c67b51
 80042e4:	51eb851f 	.word	0x51eb851f
 80042e8:	d1b71759 	.word	0xd1b71759
 80042ec:	249f270f 	.word	0x249f270f

080042f0 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 80042f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042f4:	b08b      	sub	sp, #44	; 0x2c
 80042f6:	4604      	mov	r4, r0
 80042f8:	9201      	str	r2, [sp, #4]
 80042fa:	461f      	mov	r7, r3
 80042fc:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
	uint8_t SignalRefClipflag = 0;
	uint8_t RangeIgnoreThresholdflag = 0;
	uint8_t SigmaLimitCheckEnable = 0;
 8004300:	2300      	movs	r3, #0
 8004302:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8004306:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800430a:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800430e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
	uint16_t tmpWord = 0;
 8004312:	f8ad 3012 	strh.w	r3, [sp, #18]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8004316:	9303      	str	r3, [sp, #12]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8004318:	f3c1 06c3 	ubfx	r6, r1, #3, #4

	if (DeviceRangeStatusInternal == 0 ||
 800431c:	f011 0f78 	tst.w	r1, #120	; 0x78
 8004320:	d011      	beq.n	8004346 <VL53L0X_get_pal_range_status+0x56>
 8004322:	2e05      	cmp	r6, #5
 8004324:	d052      	beq.n	80043cc <VL53L0X_get_pal_range_status+0xdc>
		DeviceRangeStatusInternal == 5 ||
 8004326:	2e07      	cmp	r6, #7
 8004328:	d053      	beq.n	80043d2 <VL53L0X_get_pal_range_status+0xe2>
		DeviceRangeStatusInternal == 7 ||
 800432a:	2e0c      	cmp	r6, #12
 800432c:	d054      	beq.n	80043d8 <VL53L0X_get_pal_range_status+0xe8>
		DeviceRangeStatusInternal == 12 ||
 800432e:	2e0d      	cmp	r6, #13
 8004330:	d055      	beq.n	80043de <VL53L0X_get_pal_range_status+0xee>
		DeviceRangeStatusInternal == 13 ||
 8004332:	2e0e      	cmp	r6, #14
 8004334:	d056      	beq.n	80043e4 <VL53L0X_get_pal_range_status+0xf4>
		DeviceRangeStatusInternal == 14 ||
 8004336:	2e0f      	cmp	r6, #15
 8004338:	d002      	beq.n	8004340 <VL53L0X_get_pal_range_status+0x50>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
	} else {
		NoneFlag = 0;
 800433a:	f04f 0b00 	mov.w	fp, #0
 800433e:	e004      	b.n	800434a <VL53L0X_get_pal_range_status+0x5a>
		NoneFlag = 1;
 8004340:	f04f 0b01 	mov.w	fp, #1
 8004344:	e001      	b.n	800434a <VL53L0X_get_pal_range_status+0x5a>
 8004346:	f04f 0b01 	mov.w	fp, #1
	}

	/* LastSignalRefMcps */
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800434a:	2201      	movs	r2, #1
 800434c:	21ff      	movs	r1, #255	; 0xff
 800434e:	4620      	mov	r0, r4
 8004350:	f000 fa4a 	bl	80047e8 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
 8004354:	4603      	mov	r3, r0
 8004356:	2800      	cmp	r0, #0
 8004358:	d047      	beq.n	80043ea <VL53L0X_get_pal_range_status+0xfa>
		Status = VL53L0X_RdWord(Dev,
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			&tmpWord);

	LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800435a:	f8bd 5012 	ldrh.w	r5, [sp, #18]
 800435e:	026d      	lsls	r5, r5, #9

	if (Status == VL53L0X_ERROR_NONE)
 8004360:	2b00      	cmp	r3, #0
 8004362:	d04a      	beq.n	80043fa <VL53L0X_get_pal_range_status+0x10a>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);

	PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8004364:	f8c4 5144 	str.w	r5, [r4, #324]	; 0x144

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8004368:	2b00      	cmp	r3, #0
 800436a:	d04d      	beq.n	8004408 <VL53L0X_get_pal_range_status+0x118>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800436c:	f89d 9027 	ldrb.w	r9, [sp, #39]	; 0x27
 8004370:	f1b9 0f00 	cmp.w	r9, #0
 8004374:	d003      	beq.n	800437e <VL53L0X_get_pal_range_status+0x8e>
 8004376:	2b00      	cmp	r3, #0
 8004378:	d04e      	beq.n	8004418 <VL53L0X_get_pal_range_status+0x128>
	uint8_t SigmaLimitflag = 0;
 800437a:	f04f 0900 	mov.w	r9, #0

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800437e:	2b00      	cmp	r3, #0
 8004380:	d06d      	beq.n	800445e <VL53L0X_get_pal_range_status+0x16e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8004382:	f89d 8025 	ldrb.w	r8, [sp, #37]	; 0x25
 8004386:	f1b8 0f00 	cmp.w	r8, #0
 800438a:	d003      	beq.n	8004394 <VL53L0X_get_pal_range_status+0xa4>
 800438c:	2b00      	cmp	r3, #0
 800438e:	d06e      	beq.n	800446e <VL53L0X_get_pal_range_status+0x17e>
	uint8_t SignalRefClipflag = 0;
 8004390:	f04f 0800 	mov.w	r8, #0
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8004394:	2b00      	cmp	r3, #0
 8004396:	d07d      	beq.n	8004494 <VL53L0X_get_pal_range_status+0x1a4>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8004398:	f89d 5024 	ldrb.w	r5, [sp, #36]	; 0x24
 800439c:	2d00      	cmp	r5, #0
 800439e:	f000 8083 	beq.w	80044a8 <VL53L0X_get_pal_range_status+0x1b8>
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d17f      	bne.n	80044a6 <VL53L0X_get_pal_range_status+0x1b6>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 80043a6:	2f00      	cmp	r7, #0
 80043a8:	d07b      	beq.n	80044a2 <VL53L0X_get_pal_range_status+0x1b2>
			SignalRatePerSpad = 0;
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 80043aa:	9b01      	ldr	r3, [sp, #4]
 80043ac:	021a      	lsls	r2, r3, #8
 80043ae:	fbb2 f7f7 	udiv	r7, r2, r7
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 80043b2:	aa05      	add	r2, sp, #20
 80043b4:	2103      	movs	r1, #3
 80043b6:	4620      	mov	r0, r4
 80043b8:	f7fd fd96 	bl	8001ee8 <VL53L0X_GetLimitCheckValue>
 80043bc:	4603      	mov	r3, r0
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 80043be:	9a05      	ldr	r2, [sp, #20]
 80043c0:	2a00      	cmp	r2, #0
 80043c2:	d07d      	beq.n	80044c0 <VL53L0X_get_pal_range_status+0x1d0>
 80043c4:	42ba      	cmp	r2, r7
 80043c6:	d87d      	bhi.n	80044c4 <VL53L0X_get_pal_range_status+0x1d4>
	uint8_t RangeIgnoreThresholdflag = 0;
 80043c8:	2500      	movs	r5, #0
 80043ca:	e06d      	b.n	80044a8 <VL53L0X_get_pal_range_status+0x1b8>
		NoneFlag = 1;
 80043cc:	f04f 0b01 	mov.w	fp, #1
 80043d0:	e7bb      	b.n	800434a <VL53L0X_get_pal_range_status+0x5a>
 80043d2:	f04f 0b01 	mov.w	fp, #1
 80043d6:	e7b8      	b.n	800434a <VL53L0X_get_pal_range_status+0x5a>
 80043d8:	f04f 0b01 	mov.w	fp, #1
 80043dc:	e7b5      	b.n	800434a <VL53L0X_get_pal_range_status+0x5a>
 80043de:	f04f 0b01 	mov.w	fp, #1
 80043e2:	e7b2      	b.n	800434a <VL53L0X_get_pal_range_status+0x5a>
 80043e4:	f04f 0b01 	mov.w	fp, #1
 80043e8:	e7af      	b.n	800434a <VL53L0X_get_pal_range_status+0x5a>
		Status = VL53L0X_RdWord(Dev,
 80043ea:	f10d 0212 	add.w	r2, sp, #18
 80043ee:	21b6      	movs	r1, #182	; 0xb6
 80043f0:	4620      	mov	r0, r4
 80043f2:	f000 f9af 	bl	8004754 <VL53L0X_RdWord>
 80043f6:	4603      	mov	r3, r0
 80043f8:	e7af      	b.n	800435a <VL53L0X_get_pal_range_status+0x6a>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80043fa:	2200      	movs	r2, #0
 80043fc:	21ff      	movs	r1, #255	; 0xff
 80043fe:	4620      	mov	r0, r4
 8004400:	f000 f9f2 	bl	80047e8 <VL53L0X_WrByte>
 8004404:	4603      	mov	r3, r0
 8004406:	e7ad      	b.n	8004364 <VL53L0X_get_pal_range_status+0x74>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8004408:	f10d 0227 	add.w	r2, sp, #39	; 0x27
 800440c:	2100      	movs	r1, #0
 800440e:	4620      	mov	r0, r4
 8004410:	f7fd fd2a 	bl	8001e68 <VL53L0X_GetLimitCheckEnable>
 8004414:	4603      	mov	r3, r0
 8004416:	e7a9      	b.n	800436c <VL53L0X_get_pal_range_status+0x7c>
		Status = VL53L0X_calc_sigma_estimate(
 8004418:	ab03      	add	r3, sp, #12
 800441a:	aa08      	add	r2, sp, #32
 800441c:	9914      	ldr	r1, [sp, #80]	; 0x50
 800441e:	4620      	mov	r0, r4
 8004420:	f7ff fe54 	bl	80040cc <VL53L0X_calc_sigma_estimate>
		if (Status == VL53L0X_ERROR_NONE)
 8004424:	4603      	mov	r3, r0
 8004426:	b910      	cbnz	r0, 800442e <VL53L0X_get_pal_range_status+0x13e>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8004428:	9a03      	ldr	r2, [sp, #12]
 800442a:	9914      	ldr	r1, [sp, #80]	; 0x50
 800442c:	814a      	strh	r2, [r1, #10]
		if (Status == VL53L0X_ERROR_NONE) {
 800442e:	b113      	cbz	r3, 8004436 <VL53L0X_get_pal_range_status+0x146>
	uint8_t SigmaLimitflag = 0;
 8004430:	f04f 0900 	mov.w	r9, #0
 8004434:	e7a3      	b.n	800437e <VL53L0X_get_pal_range_status+0x8e>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8004436:	aa07      	add	r2, sp, #28
 8004438:	2100      	movs	r1, #0
 800443a:	4620      	mov	r0, r4
 800443c:	f7fd fd54 	bl	8001ee8 <VL53L0X_GetLimitCheckValue>
 8004440:	4603      	mov	r3, r0
			if ((SigmaLimitValue > 0) &&
 8004442:	9a07      	ldr	r2, [sp, #28]
 8004444:	b12a      	cbz	r2, 8004452 <VL53L0X_get_pal_range_status+0x162>
				(SigmaEstimate > SigmaLimitValue))
 8004446:	9908      	ldr	r1, [sp, #32]
			if ((SigmaLimitValue > 0) &&
 8004448:	428a      	cmp	r2, r1
 800444a:	d305      	bcc.n	8004458 <VL53L0X_get_pal_range_status+0x168>
	uint8_t SigmaLimitflag = 0;
 800444c:	f04f 0900 	mov.w	r9, #0
 8004450:	e795      	b.n	800437e <VL53L0X_get_pal_range_status+0x8e>
 8004452:	f04f 0900 	mov.w	r9, #0
 8004456:	e792      	b.n	800437e <VL53L0X_get_pal_range_status+0x8e>
					SigmaLimitflag = 1;
 8004458:	f04f 0901 	mov.w	r9, #1
 800445c:	e78f      	b.n	800437e <VL53L0X_get_pal_range_status+0x8e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800445e:	f10d 0225 	add.w	r2, sp, #37	; 0x25
 8004462:	2102      	movs	r1, #2
 8004464:	4620      	mov	r0, r4
 8004466:	f7fd fcff 	bl	8001e68 <VL53L0X_GetLimitCheckEnable>
 800446a:	4603      	mov	r3, r0
 800446c:	e789      	b.n	8004382 <VL53L0X_get_pal_range_status+0x92>
		Status = VL53L0X_GetLimitCheckValue(Dev,
 800446e:	aa06      	add	r2, sp, #24
 8004470:	2102      	movs	r1, #2
 8004472:	4620      	mov	r0, r4
 8004474:	f7fd fd38 	bl	8001ee8 <VL53L0X_GetLimitCheckValue>
 8004478:	4603      	mov	r3, r0
		if ((SignalRefClipValue > 0) &&
 800447a:	9a06      	ldr	r2, [sp, #24]
 800447c:	b122      	cbz	r2, 8004488 <VL53L0X_get_pal_range_status+0x198>
 800447e:	42aa      	cmp	r2, r5
 8004480:	d305      	bcc.n	800448e <VL53L0X_get_pal_range_status+0x19e>
	uint8_t SignalRefClipflag = 0;
 8004482:	f04f 0800 	mov.w	r8, #0
 8004486:	e785      	b.n	8004394 <VL53L0X_get_pal_range_status+0xa4>
 8004488:	f04f 0800 	mov.w	r8, #0
 800448c:	e782      	b.n	8004394 <VL53L0X_get_pal_range_status+0xa4>
			SignalRefClipflag = 1;
 800448e:	f04f 0801 	mov.w	r8, #1
 8004492:	e77f      	b.n	8004394 <VL53L0X_get_pal_range_status+0xa4>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8004494:	aa09      	add	r2, sp, #36	; 0x24
 8004496:	2103      	movs	r1, #3
 8004498:	4620      	mov	r0, r4
 800449a:	f7fd fce5 	bl	8001e68 <VL53L0X_GetLimitCheckEnable>
 800449e:	4603      	mov	r3, r0
 80044a0:	e77a      	b.n	8004398 <VL53L0X_get_pal_range_status+0xa8>
			SignalRatePerSpad = 0;
 80044a2:	2700      	movs	r7, #0
 80044a4:	e785      	b.n	80043b2 <VL53L0X_get_pal_range_status+0xc2>
	uint8_t RangeIgnoreThresholdflag = 0;
 80044a6:	2500      	movs	r5, #0
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80044a8:	b98b      	cbnz	r3, 80044ce <VL53L0X_get_pal_range_status+0x1de>
		if (NoneFlag == 1) {
 80044aa:	f1bb 0f00 	cmp.w	fp, #0
 80044ae:	d10b      	bne.n	80044c8 <VL53L0X_get_pal_range_status+0x1d8>
			*pPalRangeStatus = 255;	 /* NONE */
		} else if (DeviceRangeStatusInternal == 1 ||
					DeviceRangeStatusInternal == 2 ||
 80044b0:	1e73      	subs	r3, r6, #1
 80044b2:	b2db      	uxtb	r3, r3
		} else if (DeviceRangeStatusInternal == 1 ||
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d825      	bhi.n	8004504 <VL53L0X_get_pal_range_status+0x214>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 80044b8:	2305      	movs	r3, #5
 80044ba:	f88a 3000 	strb.w	r3, [sl]
 80044be:	e006      	b.n	80044ce <VL53L0X_get_pal_range_status+0x1de>
	uint8_t RangeIgnoreThresholdflag = 0;
 80044c0:	2500      	movs	r5, #0
 80044c2:	e7f1      	b.n	80044a8 <VL53L0X_get_pal_range_status+0x1b8>
			RangeIgnoreThresholdflag = 1;
 80044c4:	2501      	movs	r5, #1
 80044c6:	e7ef      	b.n	80044a8 <VL53L0X_get_pal_range_status+0x1b8>
			*pPalRangeStatus = 255;	 /* NONE */
 80044c8:	23ff      	movs	r3, #255	; 0xff
 80044ca:	f88a 3000 	strb.w	r3, [sl]
			*pPalRangeStatus = 0; /* Range Valid */
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 80044ce:	f89a 3000 	ldrb.w	r3, [sl]
 80044d2:	b90b      	cbnz	r3, 80044d8 <VL53L0X_get_pal_range_status+0x1e8>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 80044d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80044d6:	8153      	strh	r3, [r2, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80044d8:	f10d 0226 	add.w	r2, sp, #38	; 0x26
 80044dc:	2101      	movs	r1, #1
 80044de:	4620      	mov	r0, r4
 80044e0:	f7fd fcc2 	bl	8001e68 <VL53L0X_GetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 80044e4:	2800      	cmp	r0, #0
 80044e6:	d143      	bne.n	8004570 <VL53L0X_get_pal_range_status+0x280>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 80044e8:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 80044ec:	b90b      	cbnz	r3, 80044f2 <VL53L0X_get_pal_range_status+0x202>
			Temp8 = 1;
 80044ee:	f04f 0901 	mov.w	r9, #1
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80044f2:	f884 902e 	strb.w	r9, [r4, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 80044f6:	2e04      	cmp	r6, #4
 80044f8:	d02a      	beq.n	8004550 <VL53L0X_get_pal_range_status+0x260>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 80044fa:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
		if ((DeviceRangeStatusInternal == 4) ||
 80044fe:	bbd3      	cbnz	r3, 8004576 <VL53L0X_get_pal_range_status+0x286>
			Temp8 = 1;
 8004500:	2301      	movs	r3, #1
 8004502:	e026      	b.n	8004552 <VL53L0X_get_pal_range_status+0x262>
		} else if (DeviceRangeStatusInternal == 6 ||
 8004504:	2e06      	cmp	r6, #6
 8004506:	d013      	beq.n	8004530 <VL53L0X_get_pal_range_status+0x240>
 8004508:	2e09      	cmp	r6, #9
 800450a:	d011      	beq.n	8004530 <VL53L0X_get_pal_range_status+0x240>
		} else if (DeviceRangeStatusInternal == 8 ||
 800450c:	2e08      	cmp	r6, #8
 800450e:	d013      	beq.n	8004538 <VL53L0X_get_pal_range_status+0x248>
 8004510:	2e0a      	cmp	r6, #10
 8004512:	d011      	beq.n	8004538 <VL53L0X_get_pal_range_status+0x248>
					DeviceRangeStatusInternal == 10 ||
 8004514:	f1b8 0f01 	cmp.w	r8, #1
 8004518:	d00e      	beq.n	8004538 <VL53L0X_get_pal_range_status+0x248>
		} else if (DeviceRangeStatusInternal == 4 ||
 800451a:	2e04      	cmp	r6, #4
 800451c:	d010      	beq.n	8004540 <VL53L0X_get_pal_range_status+0x250>
 800451e:	2d01      	cmp	r5, #1
 8004520:	d00e      	beq.n	8004540 <VL53L0X_get_pal_range_status+0x250>
		} else if (SigmaLimitflag == 1) {
 8004522:	f1b9 0f01 	cmp.w	r9, #1
 8004526:	d00f      	beq.n	8004548 <VL53L0X_get_pal_range_status+0x258>
			*pPalRangeStatus = 0; /* Range Valid */
 8004528:	2300      	movs	r3, #0
 800452a:	f88a 3000 	strb.w	r3, [sl]
 800452e:	e7ce      	b.n	80044ce <VL53L0X_get_pal_range_status+0x1de>
			*pPalRangeStatus = 4;  /* Phase fail */
 8004530:	2304      	movs	r3, #4
 8004532:	f88a 3000 	strb.w	r3, [sl]
 8004536:	e7ca      	b.n	80044ce <VL53L0X_get_pal_range_status+0x1de>
			*pPalRangeStatus = 3;  /* Min range */
 8004538:	2303      	movs	r3, #3
 800453a:	f88a 3000 	strb.w	r3, [sl]
 800453e:	e7c6      	b.n	80044ce <VL53L0X_get_pal_range_status+0x1de>
			*pPalRangeStatus = 2;  /* Signal Fail */
 8004540:	2302      	movs	r3, #2
 8004542:	f88a 3000 	strb.w	r3, [sl]
 8004546:	e7c2      	b.n	80044ce <VL53L0X_get_pal_range_status+0x1de>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8004548:	2301      	movs	r3, #1
 800454a:	f88a 3000 	strb.w	r3, [sl]
 800454e:	e7be      	b.n	80044ce <VL53L0X_get_pal_range_status+0x1de>
			Temp8 = 1;
 8004550:	2301      	movs	r3, #1
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8004552:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 8004556:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 800455a:	b90b      	cbnz	r3, 8004560 <VL53L0X_get_pal_range_status+0x270>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800455c:	f04f 0801 	mov.w	r8, #1
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8004560:	f884 8030 	strb.w	r8, [r4, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8004564:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8004568:	b903      	cbnz	r3, 800456c <VL53L0X_get_pal_range_status+0x27c>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800456a:	2501      	movs	r5, #1
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800456c:	f884 5031 	strb.w	r5, [r4, #49]	; 0x31
	}

	LOG_FUNCTION_END(Status);
	return Status;

}
 8004570:	b00b      	add	sp, #44	; 0x2c
 8004572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			Temp8 = 0;
 8004576:	2300      	movs	r3, #0
 8004578:	e7eb      	b.n	8004552 <VL53L0X_get_pal_range_status+0x262>

0800457a <VL53L0X_check_part_used>:
/* Functions Definition ------------------------------------------------------*/

VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800457a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800457c:	4604      	mov	r4, r0
 800457e:	460f      	mov	r7, r1
 8004580:	4615      	mov	r5, r2
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 8004582:	2102      	movs	r1, #2
 8004584:	f7fe fdff 	bl	8003186 <VL53L0X_get_info_from_device>

	if (Status == VL53L0X_ERROR_NONE) {
 8004588:	4606      	mov	r6, r0
 800458a:	b928      	cbnz	r0, 8004598 <VL53L0X_check_part_used+0x1e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 800458c:	f894 30f1 	ldrb.w	r3, [r4, #241]	; 0xf1

	if (ModuleIdInt == 0) {
 8004590:	b923      	cbnz	r3, 800459c <VL53L0X_check_part_used+0x22>
		*Revision = 0;
 8004592:	703b      	strb	r3, [r7, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 8004594:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004598:	4630      	mov	r0, r6
 800459a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800459c:	f894 30f2 	ldrb.w	r3, [r4, #242]	; 0xf2
 80045a0:	703b      	strb	r3, [r7, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 80045a2:	f104 01f3 	add.w	r1, r4, #243	; 0xf3
 80045a6:	f105 0040 	add.w	r0, r5, #64	; 0x40
 80045aa:	f007 ffcf 	bl	800c54c <strcpy>
 80045ae:	e7f3      	b.n	8004598 <VL53L0X_check_part_used+0x1e>

080045b0 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 80045b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045b2:	b083      	sub	sp, #12
 80045b4:	4606      	mov	r6, r0
 80045b6:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 80045b8:	460a      	mov	r2, r1
 80045ba:	f10d 0106 	add.w	r1, sp, #6
 80045be:	f7ff ffdc 	bl	800457a <VL53L0X_check_part_used>

	if (Status == VL53L0X_ERROR_NONE) {
 80045c2:	4605      	mov	r5, r0
 80045c4:	b9b8      	cbnz	r0, 80045f6 <VL53L0X_get_device_info+0x46>
		if (Revision == 0) {
 80045c6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80045ca:	b15b      	cbz	r3, 80045e4 <VL53L0X_get_device_info+0x34>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 80045cc:	2b22      	cmp	r3, #34	; 0x22
 80045ce:	d801      	bhi.n	80045d4 <VL53L0X_get_device_info+0x24>
 80045d0:	2b20      	cmp	r3, #32
 80045d2:	d115      	bne.n	8004600 <VL53L0X_get_device_info+0x50>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 80045d4:	2b26      	cmp	r3, #38	; 0x26
 80045d6:	d819      	bhi.n	800460c <VL53L0X_get_device_info+0x5c>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80045d8:	4b1e      	ldr	r3, [pc, #120]	; (8004654 <VL53L0X_get_device_info+0xa4>)
 80045da:	cb07      	ldmia	r3!, {r0, r1, r2}
 80045dc:	6020      	str	r0, [r4, #0]
 80045de:	6061      	str	r1, [r4, #4]
 80045e0:	60a2      	str	r2, [r4, #8]
 80045e2:	e004      	b.n	80045ee <VL53L0X_get_device_info+0x3e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80045e4:	4b1c      	ldr	r3, [pc, #112]	; (8004658 <VL53L0X_get_device_info+0xa8>)
 80045e6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80045e8:	6020      	str	r0, [r4, #0]
 80045ea:	6061      	str	r1, [r4, #4]
 80045ec:	60a2      	str	r2, [r4, #8]
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 80045ee:	4b1b      	ldr	r3, [pc, #108]	; (800465c <VL53L0X_get_device_info+0xac>)
 80045f0:	cb03      	ldmia	r3!, {r0, r1}
 80045f2:	6220      	str	r0, [r4, #32]
 80045f4:	6261      	str	r1, [r4, #36]	; 0x24
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80045f6:	b1a5      	cbz	r5, 8004622 <VL53L0X_get_device_info+0x72>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80045f8:	b1dd      	cbz	r5, 8004632 <VL53L0X_get_device_info+0x82>
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
	}

	return Status;
}
 80045fa:	4628      	mov	r0, r5
 80045fc:	b003      	add	sp, #12
 80045fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8004600:	4b17      	ldr	r3, [pc, #92]	; (8004660 <VL53L0X_get_device_info+0xb0>)
 8004602:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004604:	6020      	str	r0, [r4, #0]
 8004606:	6061      	str	r1, [r4, #4]
 8004608:	60a2      	str	r2, [r4, #8]
 800460a:	e7f0      	b.n	80045ee <VL53L0X_get_device_info+0x3e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800460c:	4f15      	ldr	r7, [pc, #84]	; (8004664 <VL53L0X_get_device_info+0xb4>)
 800460e:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8004610:	6020      	str	r0, [r4, #0]
 8004612:	6061      	str	r1, [r4, #4]
 8004614:	60a2      	str	r2, [r4, #8]
 8004616:	60e3      	str	r3, [r4, #12]
 8004618:	6838      	ldr	r0, [r7, #0]
 800461a:	6120      	str	r0, [r4, #16]
 800461c:	793b      	ldrb	r3, [r7, #4]
 800461e:	7523      	strb	r3, [r4, #20]
 8004620:	e7e5      	b.n	80045ee <VL53L0X_get_device_info+0x3e>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 8004622:	f104 0260 	add.w	r2, r4, #96	; 0x60
 8004626:	21c0      	movs	r1, #192	; 0xc0
 8004628:	4630      	mov	r0, r6
 800462a:	f000 f83e 	bl	80046aa <VL53L0X_RdByte>
 800462e:	4605      	mov	r5, r0
 8004630:	e7e2      	b.n	80045f8 <VL53L0X_get_device_info+0x48>
		Status = VL53L0X_RdByte(Dev,
 8004632:	f10d 0207 	add.w	r2, sp, #7
 8004636:	21c2      	movs	r1, #194	; 0xc2
 8004638:	4630      	mov	r0, r6
 800463a:	f000 f836 	bl	80046aa <VL53L0X_RdByte>
 800463e:	4605      	mov	r5, r0
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 8004640:	2301      	movs	r3, #1
 8004642:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
					(revision_id & 0xF0) >> 4;
 8004646:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800464a:	091b      	lsrs	r3, r3, #4
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 800464c:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8004650:	e7d3      	b.n	80045fa <VL53L0X_get_device_info+0x4a>
 8004652:	bf00      	nop
 8004654:	08010070 	.word	0x08010070
 8004658:	08010058 	.word	0x08010058
 800465c:	08010094 	.word	0x08010094
 8004660:	08010064 	.word	0x08010064
 8004664:	0801007c 	.word	0x0801007c

08004668 <_I2CWrite>:
int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count);

/* Exported functions --------------------------------------------------------*/
    
int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count)
{
 8004668:	b500      	push	{lr}
 800466a:	b083      	sub	sp, #12
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800466c:	f102 030a 	add.w	r3, r2, #10

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8004670:	9300      	str	r3, [sp, #0]
 8004672:	b293      	uxth	r3, r2
 8004674:	460a      	mov	r2, r1
 8004676:	f890 115c 	ldrb.w	r1, [r0, #348]	; 0x15c
 800467a:	f8d0 0158 	ldr.w	r0, [r0, #344]	; 0x158
 800467e:	f001 ff17 	bl	80064b0 <HAL_I2C_Master_Transmit>
    
    return status;
}
 8004682:	b003      	add	sp, #12
 8004684:	f85d fb04 	ldr.w	pc, [sp], #4

08004688 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count)
{
 8004688:	b510      	push	{r4, lr}
 800468a:	b082      	sub	sp, #8
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800468c:	f102 030a 	add.w	r3, r2, #10

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8004690:	f890 415c 	ldrb.w	r4, [r0, #348]	; 0x15c
 8004694:	9300      	str	r3, [sp, #0]
 8004696:	b293      	uxth	r3, r2
 8004698:	460a      	mov	r2, r1
 800469a:	f044 0101 	orr.w	r1, r4, #1
 800469e:	f8d0 0158 	ldr.w	r0, [r0, #344]	; 0x158
 80046a2:	f001 ffc3 	bl	800662c <HAL_I2C_Master_Receive>
    
    return status;
}
 80046a6:	b002      	add	sp, #8
 80046a8:	bd10      	pop	{r4, pc}

080046aa <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data)
{
 80046aa:	b530      	push	{r4, r5, lr}
 80046ac:	b083      	sub	sp, #12
 80046ae:	4604      	mov	r4, r0
 80046b0:	4615      	mov	r5, r2
 80046b2:	f88d 1007 	strb.w	r1, [sp, #7]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 80046b6:	2201      	movs	r2, #1
 80046b8:	f10d 0107 	add.w	r1, sp, #7
 80046bc:	f7ff ffd4 	bl	8004668 <_I2CWrite>
    
    if (status_int)
 80046c0:	b938      	cbnz	r0, 80046d2 <VL53L0X_RdByte+0x28>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
        goto done;
    }
    
    status_int = _I2CRead(Dev, data, 1);
 80046c2:	2201      	movs	r2, #1
 80046c4:	4629      	mov	r1, r5
 80046c6:	4620      	mov	r0, r4
 80046c8:	f7ff ffde 	bl	8004688 <_I2CRead>
    
    if (status_int != 0)
 80046cc:	b920      	cbnz	r0, 80046d8 <VL53L0X_RdByte+0x2e>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }
done:
    return Status;
}
 80046ce:	b003      	add	sp, #12
 80046d0:	bd30      	pop	{r4, r5, pc}
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80046d2:	f06f 0013 	mvn.w	r0, #19
 80046d6:	e7fa      	b.n	80046ce <VL53L0X_RdByte+0x24>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80046d8:	f06f 0013 	mvn.w	r0, #19
 80046dc:	e7f7      	b.n	80046ce <VL53L0X_RdByte+0x24>
	...

080046e0 <VL53L0X_WriteMulti>:
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    
    if (count > sizeof(_I2CBuffer) - 1) {
 80046e0:	2b3f      	cmp	r3, #63	; 0x3f
 80046e2:	d812      	bhi.n	800470a <VL53L0X_WriteMulti+0x2a>
{
 80046e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046e6:	4605      	mov	r5, r0
 80046e8:	460e      	mov	r6, r1
 80046ea:	4611      	mov	r1, r2
 80046ec:	461c      	mov	r4, r3
        return VL53L0X_ERROR_INVALID_PARAMS;
    }
    
    _I2CBuffer[0] = index;
 80046ee:	4f0a      	ldr	r7, [pc, #40]	; (8004718 <VL53L0X_WriteMulti+0x38>)
 80046f0:	4638      	mov	r0, r7
 80046f2:	f800 6b01 	strb.w	r6, [r0], #1
    memcpy(&_I2CBuffer[1], pdata, count);
 80046f6:	461a      	mov	r2, r3
 80046f8:	f006 fee2 	bl	800b4c0 <memcpy>
    
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 80046fc:	1c62      	adds	r2, r4, #1
 80046fe:	4639      	mov	r1, r7
 8004700:	4628      	mov	r0, r5
 8004702:	f7ff ffb1 	bl	8004668 <_I2CWrite>
    
    if (status_int != 0) {
 8004706:	b918      	cbnz	r0, 8004710 <VL53L0X_WriteMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }
    
    return Status;
}
 8004708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return VL53L0X_ERROR_INVALID_PARAMS;
 800470a:	f06f 0003 	mvn.w	r0, #3
}
 800470e:	4770      	bx	lr
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8004710:	f06f 0013 	mvn.w	r0, #19
 8004714:	e7f8      	b.n	8004708 <VL53L0X_WriteMulti+0x28>
 8004716:	bf00      	nop
 8004718:	20002558 	.word	0x20002558

0800471c <VL53L0X_ReadMulti>:

VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 800471c:	b570      	push	{r4, r5, r6, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	4604      	mov	r4, r0
 8004722:	4615      	mov	r5, r2
 8004724:	461e      	mov	r6, r3
 8004726:	f88d 1007 	strb.w	r1, [sp, #7]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;
    
    status_int = _I2CWrite(Dev, &index, 1);
 800472a:	2201      	movs	r2, #1
 800472c:	f10d 0107 	add.w	r1, sp, #7
 8004730:	f7ff ff9a 	bl	8004668 <_I2CWrite>
    
    if (status_int != 0) {
 8004734:	b938      	cbnz	r0, 8004746 <VL53L0X_ReadMulti+0x2a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
        goto done;
    }
    
    status_int = _I2CRead(Dev, pdata, count);
 8004736:	4632      	mov	r2, r6
 8004738:	4629      	mov	r1, r5
 800473a:	4620      	mov	r0, r4
 800473c:	f7ff ffa4 	bl	8004688 <_I2CRead>
    
    if (status_int != 0) {
 8004740:	b920      	cbnz	r0, 800474c <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }
done:
    return Status;
}
 8004742:	b002      	add	sp, #8
 8004744:	bd70      	pop	{r4, r5, r6, pc}
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8004746:	f06f 0013 	mvn.w	r0, #19
 800474a:	e7fa      	b.n	8004742 <VL53L0X_ReadMulti+0x26>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800474c:	f06f 0013 	mvn.w	r0, #19
 8004750:	e7f7      	b.n	8004742 <VL53L0X_ReadMulti+0x26>
	...

08004754 <VL53L0X_RdWord>:


VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data)
{
 8004754:	b530      	push	{r4, r5, lr}
 8004756:	b083      	sub	sp, #12
 8004758:	4604      	mov	r4, r0
 800475a:	4615      	mov	r5, r2
 800475c:	f88d 1007 	strb.w	r1, [sp, #7]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 8004760:	2201      	movs	r2, #1
 8004762:	f10d 0107 	add.w	r1, sp, #7
 8004766:	f7ff ff7f 	bl	8004668 <_I2CWrite>

    if (status_int)
 800476a:	b968      	cbnz	r0, 8004788 <VL53L0X_RdWord+0x34>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
        goto done;
    }
    
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800476c:	2202      	movs	r2, #2
 800476e:	4909      	ldr	r1, [pc, #36]	; (8004794 <VL53L0X_RdWord+0x40>)
 8004770:	4620      	mov	r0, r4
 8004772:	f7ff ff89 	bl	8004688 <_I2CRead>
    
    if (status_int != 0)
 8004776:	b950      	cbnz	r0, 800478e <VL53L0X_RdWord+0x3a>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
        goto done;
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8004778:	4906      	ldr	r1, [pc, #24]	; (8004794 <VL53L0X_RdWord+0x40>)
 800477a:	780a      	ldrb	r2, [r1, #0]
 800477c:	784b      	ldrb	r3, [r1, #1]
 800477e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004782:	802b      	strh	r3, [r5, #0]
done:
    return Status;
}
 8004784:	b003      	add	sp, #12
 8004786:	bd30      	pop	{r4, r5, pc}
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8004788:	f06f 0013 	mvn.w	r0, #19
 800478c:	e7fa      	b.n	8004784 <VL53L0X_RdWord+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800478e:	f06f 0013 	mvn.w	r0, #19
 8004792:	e7f7      	b.n	8004784 <VL53L0X_RdWord+0x30>
 8004794:	20002558 	.word	0x20002558

08004798 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data)
{
 8004798:	b530      	push	{r4, r5, lr}
 800479a:	b083      	sub	sp, #12
 800479c:	4604      	mov	r4, r0
 800479e:	4615      	mov	r5, r2
 80047a0:	f88d 1007 	strb.w	r1, [sp, #7]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 80047a4:	2201      	movs	r2, #1
 80047a6:	f10d 0107 	add.w	r1, sp, #7
 80047aa:	f7ff ff5d 	bl	8004668 <_I2CWrite>
    
    if (status_int != 0) {
 80047ae:	b998      	cbnz	r0, 80047d8 <VL53L0X_RdDWord+0x40>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
        goto done;
    }
    
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 80047b0:	2204      	movs	r2, #4
 80047b2:	490c      	ldr	r1, [pc, #48]	; (80047e4 <VL53L0X_RdDWord+0x4c>)
 80047b4:	4620      	mov	r0, r4
 80047b6:	f7ff ff67 	bl	8004688 <_I2CRead>
    
    if (status_int != 0) {
 80047ba:	b980      	cbnz	r0, 80047de <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
        goto done;
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 80047bc:	4909      	ldr	r1, [pc, #36]	; (80047e4 <VL53L0X_RdDWord+0x4c>)
 80047be:	780a      	ldrb	r2, [r1, #0]
 80047c0:	784b      	ldrb	r3, [r1, #1]
 80047c2:	041b      	lsls	r3, r3, #16
 80047c4:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 80047c8:	788a      	ldrb	r2, [r1, #2]
 80047ca:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80047ce:	78ca      	ldrb	r2, [r1, #3]
 80047d0:	4413      	add	r3, r2
 80047d2:	602b      	str	r3, [r5, #0]

done:
    return Status;
}
 80047d4:	b003      	add	sp, #12
 80047d6:	bd30      	pop	{r4, r5, pc}
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80047d8:	f06f 0013 	mvn.w	r0, #19
 80047dc:	e7fa      	b.n	80047d4 <VL53L0X_RdDWord+0x3c>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80047de:	f06f 0013 	mvn.w	r0, #19
 80047e2:	e7f7      	b.n	80047d4 <VL53L0X_RdDWord+0x3c>
 80047e4:	20002558 	.word	0x20002558

080047e8 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data)
{
 80047e8:	b508      	push	{r3, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index;
 80047ea:	4b06      	ldr	r3, [pc, #24]	; (8004804 <VL53L0X_WrByte+0x1c>)
 80047ec:	7019      	strb	r1, [r3, #0]
    _I2CBuffer[1] = data;
 80047ee:	705a      	strb	r2, [r3, #1]

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80047f0:	2202      	movs	r2, #2
 80047f2:	4619      	mov	r1, r3
 80047f4:	f7ff ff38 	bl	8004668 <_I2CWrite>
    
    if (status_int != 0) {
 80047f8:	b900      	cbnz	r0, 80047fc <VL53L0X_WrByte+0x14>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }
    
    return Status;
}
 80047fa:	bd08      	pop	{r3, pc}
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80047fc:	f06f 0013 	mvn.w	r0, #19
 8004800:	e7fb      	b.n	80047fa <VL53L0X_WrByte+0x12>
 8004802:	bf00      	nop
 8004804:	20002558 	.word	0x20002558

08004808 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data)
{
 8004808:	b508      	push	{r3, lr}
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index;
 800480a:	4b07      	ldr	r3, [pc, #28]	; (8004828 <VL53L0X_WrWord+0x20>)
 800480c:	7019      	strb	r1, [r3, #0]
    _I2CBuffer[1] = data >> 8;
 800480e:	0a11      	lsrs	r1, r2, #8
 8004810:	7059      	strb	r1, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 8004812:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8004814:	2203      	movs	r2, #3
 8004816:	4619      	mov	r1, r3
 8004818:	f7ff ff26 	bl	8004668 <_I2CWrite>
    
    if (status_int != 0) {
 800481c:	b900      	cbnz	r0, 8004820 <VL53L0X_WrWord+0x18>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
    }
    
    return Status;
}
 800481e:	bd08      	pop	{r3, pc}
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8004820:	f06f 0013 	mvn.w	r0, #19
 8004824:	e7fb      	b.n	800481e <VL53L0X_WrWord+0x16>
 8004826:	bf00      	nop
 8004828:	20002558 	.word	0x20002558

0800482c <VL53L0X_UpdateByte>:

    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData)
{
 800482c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800482e:	b083      	sub	sp, #12
 8004830:	4606      	mov	r6, r0
 8004832:	460f      	mov	r7, r1
 8004834:	4615      	mov	r5, r2
 8004836:	461c      	mov	r4, r3
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8004838:	f10d 0207 	add.w	r2, sp, #7
 800483c:	f7ff ff35 	bl	80046aa <VL53L0X_RdByte>
    
    if (Status) {
 8004840:	b108      	cbz	r0, 8004846 <VL53L0X_UpdateByte+0x1a>
    
    data = (data & AndData) | OrData;
    Status = VL53L0X_WrByte(Dev, index, data);
done:
    return Status;
}
 8004842:	b003      	add	sp, #12
 8004844:	bdf0      	pop	{r4, r5, r6, r7, pc}
    data = (data & AndData) | OrData;
 8004846:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800484a:	402a      	ands	r2, r5
 800484c:	4322      	orrs	r2, r4
 800484e:	f88d 2007 	strb.w	r2, [sp, #7]
    Status = VL53L0X_WrByte(Dev, index, data);
 8004852:	4639      	mov	r1, r7
 8004854:	4630      	mov	r0, r6
 8004856:	f7ff ffc7 	bl	80047e8 <VL53L0X_WrByte>
 800485a:	e7f2      	b.n	8004842 <VL53L0X_UpdateByte+0x16>

0800485c <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev)
{
 800485c:	b508      	push	{r3, lr}
    VL53L0X_Error status = VL53L0X_ERROR_NONE;

    /* do nothing */
    VL53L0X_OsDelay();
 800485e:	2002      	movs	r0, #2
 8004860:	f001 f946 	bl	8005af0 <HAL_Delay>
    return status;
}
 8004864:	2000      	movs	r0, #0
 8004866:	bd08      	pop	{r3, pc}

08004868 <VL53L0X_PROXIMITY_GetDistance>:
/**
  * @brief  Get distance from VL53L0X proximity sensor.
  * @retval Distance in mm
  */
uint16_t VL53L0X_PROXIMITY_GetDistance(void)
{
 8004868:	b500      	push	{lr}
 800486a:	b089      	sub	sp, #36	; 0x24
  VL53L0X_RangingMeasurementData_t RangingMeasurementData;
  
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 800486c:	a901      	add	r1, sp, #4
 800486e:	4804      	ldr	r0, [pc, #16]	; (8004880 <VL53L0X_PROXIMITY_GetDistance+0x18>)
 8004870:	f7fd fe63 	bl	800253a <VL53L0X_PerformSingleRangingMeasurement>
  
  return RangingMeasurementData.RangeMilliMeter;  
}
 8004874:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 8004878:	b009      	add	sp, #36	; 0x24
 800487a:	f85d fb04 	ldr.w	pc, [sp], #4
 800487e:	bf00      	nop
 8004880:	20000394 	.word	0x20000394

08004884 <VL53L0X_PROXIMITY_MspInit>:

/**
  * @brief  VL53L0X proximity sensor Msp Initialization.
  */
void VL53L0X_PROXIMITY_MspInit(void)
{
 8004884:	b570      	push	{r4, r5, r6, lr}
 8004886:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 8004888:	2640      	movs	r6, #64	; 0x40
 800488a:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800488c:	2401      	movs	r4, #1
 800488e:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004890:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004892:	2302      	movs	r3, #2
 8004894:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 8004896:	4d08      	ldr	r5, [pc, #32]	; (80048b8 <VL53L0X_PROXIMITY_MspInit+0x34>)
 8004898:	a901      	add	r1, sp, #4
 800489a:	4628      	mov	r0, r5
 800489c:	f001 f9f2 	bl	8005c84 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_SET);
 80048a0:	4622      	mov	r2, r4
 80048a2:	4631      	mov	r1, r6
 80048a4:	4628      	mov	r0, r5
 80048a6:	f001 fb69 	bl	8005f7c <HAL_GPIO_WritePin>
  
  HAL_Delay(1000);  
 80048aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048ae:	f001 f91f 	bl	8005af0 <HAL_Delay>
}
 80048b2:	b006      	add	sp, #24
 80048b4:	bd70      	pop	{r4, r5, r6, pc}
 80048b6:	bf00      	nop
 80048b8:	48000800 	.word	0x48000800

080048bc <SetupSingleShot>:
  FixPoint1616_t sigmaLimit = (FixPoint1616_t)(18*65536);
  uint32_t timingBudget = 33000;
  uint8_t preRangeVcselPeriod = 14;
  uint8_t finalRangeVcselPeriod = 10;
                          
  if (pDev->Present)
 80048bc:	f8d0 3164 	ldr.w	r3, [r0, #356]	; 0x164
 80048c0:	b903      	cbnz	r3, 80048c4 <SetupSingleShot+0x8>
 80048c2:	4770      	bx	lr
{
 80048c4:	b510      	push	{r4, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	4604      	mov	r4, r0
  {
    status = VL53L0X_StaticInit(pDev);
 80048ca:	f7fd fef1 	bl	80026b0 <VL53L0X_StaticInit>
    if (status)
 80048ce:	2800      	cmp	r0, #0
 80048d0:	d147      	bne.n	8004962 <SetupSingleShot+0xa6>
    {
      printf("VL53L0X_StaticInit failed\n");
    }
    
    status = VL53L0X_PerformRefCalibration(pDev, &VhvSettings, &PhaseCal);
 80048d2:	f10d 020e 	add.w	r2, sp, #14
 80048d6:	f10d 010f 	add.w	r1, sp, #15
 80048da:	4620      	mov	r0, r4
 80048dc:	f7fd fc76 	bl	80021cc <VL53L0X_PerformRefCalibration>
    if (status)
 80048e0:	2800      	cmp	r0, #0
 80048e2:	d142      	bne.n	800496a <SetupSingleShot+0xae>
    {
      printf("VL53L0X_PerformRefCalibration failed\n");
    }
    
    status = VL53L0X_PerformRefSpadManagement(pDev, &refSpadCount, &isApertureSpads);
 80048e4:	f10d 0207 	add.w	r2, sp, #7
 80048e8:	a902      	add	r1, sp, #8
 80048ea:	4620      	mov	r0, r4
 80048ec:	f7fe f80a 	bl	8002904 <VL53L0X_PerformRefSpadManagement>
    if (status)
 80048f0:	2800      	cmp	r0, #0
 80048f2:	d13e      	bne.n	8004972 <SetupSingleShot+0xb6>
    {
      printf("VL53L0X_PerformRefSpadManagement failed\n");
    }
    
    status = VL53L0X_SetDeviceMode(pDev, VL53L0X_DEVICEMODE_SINGLE_RANGING); /* Setup in single ranging mode */
 80048f4:	2100      	movs	r1, #0
 80048f6:	4620      	mov	r0, r4
 80048f8:	f7fd f924 	bl	8001b44 <VL53L0X_SetDeviceMode>
    if (status)
 80048fc:	2800      	cmp	r0, #0
 80048fe:	d13c      	bne.n	800497a <SetupSingleShot+0xbe>
    {
      printf("VL53L0X_SetDeviceMode failed\n");
    }
    
    status = VL53L0X_SetLimitCheckEnable(pDev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1); /* Enable Sigma limit */
 8004900:	2201      	movs	r2, #1
 8004902:	2100      	movs	r1, #0
 8004904:	4620      	mov	r0, r4
 8004906:	f7fd fa64 	bl	8001dd2 <VL53L0X_SetLimitCheckEnable>
    if (status)
 800490a:	bbd0      	cbnz	r0, 8004982 <SetupSingleShot+0xc6>
    {
      printf("VL53L0X_SetLimitCheckEnable failed\n");
    }
    
    status = VL53L0X_SetLimitCheckEnable(pDev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1); /* Enable Signa limit */
 800490c:	2201      	movs	r2, #1
 800490e:	4611      	mov	r1, r2
 8004910:	4620      	mov	r0, r4
 8004912:	f7fd fa5e 	bl	8001dd2 <VL53L0X_SetLimitCheckEnable>
    if (status)
 8004916:	bbc0      	cbnz	r0, 800498a <SetupSingleShot+0xce>
    sigmaLimit = (FixPoint1616_t)(60*65536);
    timingBudget = 33000;
    preRangeVcselPeriod = 18;
    finalRangeVcselPeriod = 14;
    
    status = VL53L0X_SetLimitCheckValue(pDev,  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 8004918:	f641 1299 	movw	r2, #6553	; 0x1999
 800491c:	2101      	movs	r1, #1
 800491e:	4620      	mov	r0, r4
 8004920:	f7fd faaf 	bl	8001e82 <VL53L0X_SetLimitCheckValue>
    
    if (status)
 8004924:	bba8      	cbnz	r0, 8004992 <SetupSingleShot+0xd6>
    {
      printf("VL53L0X_SetLimitCheckValue failed\n");
    }
    
    status = VL53L0X_SetLimitCheckValue(pDev,  VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 8004926:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800492a:	2100      	movs	r1, #0
 800492c:	4620      	mov	r0, r4
 800492e:	f7fd faa8 	bl	8001e82 <VL53L0X_SetLimitCheckValue>
    if (status)
 8004932:	bb90      	cbnz	r0, 800499a <SetupSingleShot+0xde>
    {
      printf("VL53L0X_SetLimitCheckValue failed\n");
    }
    
    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,  timingBudget);
 8004934:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8004938:	4620      	mov	r0, r4
 800493a:	f7fd f925 	bl	8001b88 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
    if (status)
 800493e:	bb80      	cbnz	r0, 80049a2 <SetupSingleShot+0xe6>
    {
      printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed\n");
    }
    
    status = VL53L0X_SetVcselPulsePeriod(pDev,  VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 8004940:	2212      	movs	r2, #18
 8004942:	2100      	movs	r1, #0
 8004944:	4620      	mov	r0, r4
 8004946:	f7fd f927 	bl	8001b98 <VL53L0X_SetVcselPulsePeriod>
    if (status)
 800494a:	bb70      	cbnz	r0, 80049aa <SetupSingleShot+0xee>
    {
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
    }
    
    status = VL53L0X_SetVcselPulsePeriod(pDev,  VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 800494c:	220e      	movs	r2, #14
 800494e:	2101      	movs	r1, #1
 8004950:	4620      	mov	r0, r4
 8004952:	f7fd f921 	bl	8001b98 <VL53L0X_SetVcselPulsePeriod>
    if (status)
 8004956:	bb60      	cbnz	r0, 80049b2 <SetupSingleShot+0xf6>
    {
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
    }
    
    pDev->LeakyFirst = 1;
 8004958:	2301      	movs	r3, #1
 800495a:	f8c4 3178 	str.w	r3, [r4, #376]	; 0x178
  }
}
 800495e:	b004      	add	sp, #16
 8004960:	bd10      	pop	{r4, pc}
      printf("VL53L0X_StaticInit failed\n");
 8004962:	4816      	ldr	r0, [pc, #88]	; (80049bc <SetupSingleShot+0x100>)
 8004964:	f007 fcc2 	bl	800c2ec <puts>
 8004968:	e7b3      	b.n	80048d2 <SetupSingleShot+0x16>
      printf("VL53L0X_PerformRefCalibration failed\n");
 800496a:	4815      	ldr	r0, [pc, #84]	; (80049c0 <SetupSingleShot+0x104>)
 800496c:	f007 fcbe 	bl	800c2ec <puts>
 8004970:	e7b8      	b.n	80048e4 <SetupSingleShot+0x28>
      printf("VL53L0X_PerformRefSpadManagement failed\n");
 8004972:	4814      	ldr	r0, [pc, #80]	; (80049c4 <SetupSingleShot+0x108>)
 8004974:	f007 fcba 	bl	800c2ec <puts>
 8004978:	e7bc      	b.n	80048f4 <SetupSingleShot+0x38>
      printf("VL53L0X_SetDeviceMode failed\n");
 800497a:	4813      	ldr	r0, [pc, #76]	; (80049c8 <SetupSingleShot+0x10c>)
 800497c:	f007 fcb6 	bl	800c2ec <puts>
 8004980:	e7be      	b.n	8004900 <SetupSingleShot+0x44>
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 8004982:	4812      	ldr	r0, [pc, #72]	; (80049cc <SetupSingleShot+0x110>)
 8004984:	f007 fcb2 	bl	800c2ec <puts>
 8004988:	e7c0      	b.n	800490c <SetupSingleShot+0x50>
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 800498a:	4810      	ldr	r0, [pc, #64]	; (80049cc <SetupSingleShot+0x110>)
 800498c:	f007 fcae 	bl	800c2ec <puts>
 8004990:	e7c2      	b.n	8004918 <SetupSingleShot+0x5c>
      printf("VL53L0X_SetLimitCheckValue failed\n");
 8004992:	480f      	ldr	r0, [pc, #60]	; (80049d0 <SetupSingleShot+0x114>)
 8004994:	f007 fcaa 	bl	800c2ec <puts>
 8004998:	e7c5      	b.n	8004926 <SetupSingleShot+0x6a>
      printf("VL53L0X_SetLimitCheckValue failed\n");
 800499a:	480d      	ldr	r0, [pc, #52]	; (80049d0 <SetupSingleShot+0x114>)
 800499c:	f007 fca6 	bl	800c2ec <puts>
 80049a0:	e7c8      	b.n	8004934 <SetupSingleShot+0x78>
      printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed\n");
 80049a2:	480c      	ldr	r0, [pc, #48]	; (80049d4 <SetupSingleShot+0x118>)
 80049a4:	f007 fca2 	bl	800c2ec <puts>
 80049a8:	e7ca      	b.n	8004940 <SetupSingleShot+0x84>
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 80049aa:	480b      	ldr	r0, [pc, #44]	; (80049d8 <SetupSingleShot+0x11c>)
 80049ac:	f007 fc9e 	bl	800c2ec <puts>
 80049b0:	e7cc      	b.n	800494c <SetupSingleShot+0x90>
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 80049b2:	4809      	ldr	r0, [pc, #36]	; (80049d8 <SetupSingleShot+0x11c>)
 80049b4:	f007 fc9a 	bl	800c2ec <puts>
 80049b8:	e7ce      	b.n	8004958 <SetupSingleShot+0x9c>
 80049ba:	bf00      	nop
 80049bc:	0801009c 	.word	0x0801009c
 80049c0:	080100b8 	.word	0x080100b8
 80049c4:	080100e0 	.word	0x080100e0
 80049c8:	08010108 	.word	0x08010108
 80049cc:	08010128 	.word	0x08010128
 80049d0:	0801014c 	.word	0x0801014c
 80049d4:	08010170 	.word	0x08010170
 80049d8:	080101a8 	.word	0x080101a8

080049dc <VL53L0X_PROXIMITY_Init>:
{
 80049dc:	b510      	push	{r4, lr}
 80049de:	b09a      	sub	sp, #104	; 0x68
  uint16_t vl53l0x_id = 0; 
 80049e0:	2400      	movs	r4, #0
 80049e2:	f8ad 4066 	strh.w	r4, [sp, #102]	; 0x66
  SENSOR_IO_Init();
 80049e6:	f7fc ff97 	bl	8001918 <SENSOR_IO_Init>
  VL53L0X_PROXIMITY_MspInit();
 80049ea:	f7ff ff4b 	bl	8004884 <VL53L0X_PROXIMITY_MspInit>
  memset(&VL53L0X_DeviceInfo, 0, sizeof(VL53L0X_DeviceInfo_t));
 80049ee:	2263      	movs	r2, #99	; 0x63
 80049f0:	4621      	mov	r1, r4
 80049f2:	4668      	mov	r0, sp
 80049f4:	f006 fd72 	bl	800b4dc <memset>
  if (VL53L0X_ERROR_NONE == VL53L0X_GetDeviceInfo(&Dev, &VL53L0X_DeviceInfo))
 80049f8:	4669      	mov	r1, sp
 80049fa:	4812      	ldr	r0, [pc, #72]	; (8004a44 <VL53L0X_PROXIMITY_Init+0x68>)
 80049fc:	f7fd f89a 	bl	8001b34 <VL53L0X_GetDeviceInfo>
 8004a00:	b9d8      	cbnz	r0, 8004a3a <VL53L0X_PROXIMITY_Init+0x5e>
    if (VL53L0X_ERROR_NONE == VL53L0X_RdWord(&Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, (uint16_t *) &vl53l0x_id))
 8004a02:	f10d 0266 	add.w	r2, sp, #102	; 0x66
 8004a06:	21c0      	movs	r1, #192	; 0xc0
 8004a08:	480e      	ldr	r0, [pc, #56]	; (8004a44 <VL53L0X_PROXIMITY_Init+0x68>)
 8004a0a:	f7ff fea3 	bl	8004754 <VL53L0X_RdWord>
 8004a0e:	b980      	cbnz	r0, 8004a32 <VL53L0X_PROXIMITY_Init+0x56>
      if (vl53l0x_id == VL53L0X_ID)
 8004a10:	f8bd 2066 	ldrh.w	r2, [sp, #102]	; 0x66
 8004a14:	f64e 63aa 	movw	r3, #61098	; 0xeeaa
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d111      	bne.n	8004a40 <VL53L0X_PROXIMITY_Init+0x64>
        if (VL53L0X_ERROR_NONE == VL53L0X_DataInit(&Dev))
 8004a1c:	4809      	ldr	r0, [pc, #36]	; (8004a44 <VL53L0X_PROXIMITY_Init+0x68>)
 8004a1e:	f7fd fb29 	bl	8002074 <VL53L0X_DataInit>
 8004a22:	b968      	cbnz	r0, 8004a40 <VL53L0X_PROXIMITY_Init+0x64>
          Dev.Present = 1;
 8004a24:	4807      	ldr	r0, [pc, #28]	; (8004a44 <VL53L0X_PROXIMITY_Init+0x68>)
 8004a26:	2301      	movs	r3, #1
 8004a28:	f8c0 3164 	str.w	r3, [r0, #356]	; 0x164
          SetupSingleShot(&Dev);
 8004a2c:	f7ff ff46 	bl	80048bc <SetupSingleShot>
 8004a30:	e006      	b.n	8004a40 <VL53L0X_PROXIMITY_Init+0x64>
      printf("VL53L0X Time of Flight Failed to Initialize!\n");
 8004a32:	4805      	ldr	r0, [pc, #20]	; (8004a48 <VL53L0X_PROXIMITY_Init+0x6c>)
 8004a34:	f007 fc5a 	bl	800c2ec <puts>
 8004a38:	e002      	b.n	8004a40 <VL53L0X_PROXIMITY_Init+0x64>
    printf("VL53L0X Time of Flight Failed to get infos!\n");
 8004a3a:	4804      	ldr	r0, [pc, #16]	; (8004a4c <VL53L0X_PROXIMITY_Init+0x70>)
 8004a3c:	f007 fc56 	bl	800c2ec <puts>
}
 8004a40:	b01a      	add	sp, #104	; 0x68
 8004a42:	bd10      	pop	{r4, pc}
 8004a44:	20000394 	.word	0x20000394
 8004a48:	080101cc 	.word	0x080101cc
 8004a4c:	080101fc 	.word	0x080101fc

08004a50 <uart_1_Init>:

/**
  * @brief UART console init function
  */
static void uart_1_Init(void)
{
 8004a50:	b508      	push	{r3, lr}
    uart_1.Instance = USART1;
 8004a52:	4909      	ldr	r1, [pc, #36]	; (8004a78 <uart_1_Init+0x28>)
 8004a54:	4b09      	ldr	r3, [pc, #36]	; (8004a7c <uart_1_Init+0x2c>)
 8004a56:	600b      	str	r3, [r1, #0]
    uart_1.Init.BaudRate = 115200;
 8004a58:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004a5c:	604b      	str	r3, [r1, #4]
    uart_1.Init.WordLength = UART_WORDLENGTH_8B;
 8004a5e:	2000      	movs	r0, #0
 8004a60:	6088      	str	r0, [r1, #8]
    uart_1.Init.StopBits = UART_STOPBITS_1;
 8004a62:	60c8      	str	r0, [r1, #12]
    uart_1.Init.Parity = UART_PARITY_NONE;
 8004a64:	6108      	str	r0, [r1, #16]
    uart_1.Init.Mode = UART_MODE_TX_RX;
 8004a66:	230c      	movs	r3, #12
 8004a68:	614b      	str	r3, [r1, #20]
    uart_1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a6a:	6188      	str	r0, [r1, #24]
    uart_1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a6c:	61c8      	str	r0, [r1, #28]

#ifdef UART_ONE_BIT_SAMPLE_DISABLE
    uart_1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004a6e:	6208      	str	r0, [r1, #32]
    uart_1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004a70:	6248      	str	r0, [r1, #36]	; 0x24
#endif

    BSP_COM_Init(COM1,&uart_1);
 8004a72:	f7fc ff01 	bl	8001878 <BSP_COM_Init>
}
 8004a76:	bd08      	pop	{r3, pc}
 8004a78:	20000b34 	.word	0x20000b34
 8004a7c:	40013800 	.word	0x40013800

08004a80 <BSP_Init_Sensor>:
    }
#endif /* SENSOR */
}

static int BSP_Init_Sensor(void)
{
 8004a80:	b510      	push	{r4, lr}
    int ret = 0;
    
    if (HSENSOR_OK != BSP_HSENSOR_Init())
 8004a82:	f7fc ffcb 	bl	8001a1c <BSP_HSENSOR_Init>
 8004a86:	b9d8      	cbnz	r0, 8004ac0 <BSP_Init_Sensor+0x40>
    int ret = 0;
 8004a88:	2400      	movs	r4, #0
    {
        msg_error("BSP_HSENSOR_Init() returns %d\r\n", ret);
        ret = -1;
    }
    
    if (TSENSOR_OK != BSP_TSENSOR_Init())
 8004a8a:	f7fd f837 	bl	8001afc <BSP_TSENSOR_Init>
 8004a8e:	b108      	cbz	r0, 8004a94 <BSP_Init_Sensor+0x14>
    {
        msg_error("BSP_TSENSOR_Init() returns %d\r\n", ret);
        ret = -1;
 8004a90:	f04f 34ff 	mov.w	r4, #4294967295
    }
    
    if (PSENSOR_OK != BSP_PSENSOR_Init())
 8004a94:	f7fd f812 	bl	8001abc <BSP_PSENSOR_Init>
 8004a98:	b108      	cbz	r0, 8004a9e <BSP_Init_Sensor+0x1e>
    {
        msg_error("BSP_PSENSOR_Init() returns %d\r\n", ret);
        ret = -1;
 8004a9a:	f04f 34ff 	mov.w	r4, #4294967295
    }
    
    if (MAGNETO_OK != BSP_MAGNETO_Init())
 8004a9e:	f7fc ffdd 	bl	8001a5c <BSP_MAGNETO_Init>
 8004aa2:	b108      	cbz	r0, 8004aa8 <BSP_Init_Sensor+0x28>
    {
        msg_error("BSP_MAGNETO_Init() returns %d\r\n", ret);
        ret = -1;
 8004aa4:	f04f 34ff 	mov.w	r4, #4294967295
    }

    if (GYRO_OK != BSP_GYRO_Init())
 8004aa8:	f7fc ff98 	bl	80019dc <BSP_GYRO_Init>
 8004aac:	b108      	cbz	r0, 8004ab2 <BSP_Init_Sensor+0x32>
    {
        msg_error("BSP_GYRO_Init() returns %d\r\n", ret);
        ret = -1;
 8004aae:	f04f 34ff 	mov.w	r4, #4294967295
    }
    
    if (ACCELERO_OK != BSP_ACCELERO_Init())
 8004ab2:	f7fc ff73 	bl	800199c <BSP_ACCELERO_Init>
 8004ab6:	b930      	cbnz	r0, 8004ac6 <BSP_Init_Sensor+0x46>
    {
        msg_error("BSP_ACCELERO_Init() returns %d\r\n", ret);
        ret = -1;
    }
    
    VL53L0X_PROXIMITY_Init();
 8004ab8:	f7ff ff90 	bl	80049dc <VL53L0X_PROXIMITY_Init>
    
    return ret;
}
 8004abc:	4620      	mov	r0, r4
 8004abe:	bd10      	pop	{r4, pc}
        ret = -1;
 8004ac0:	f04f 34ff 	mov.w	r4, #4294967295
 8004ac4:	e7e1      	b.n	8004a8a <BSP_Init_Sensor+0xa>
        ret = -1;
 8004ac6:	f04f 34ff 	mov.w	r4, #4294967295
 8004aca:	e7f5      	b.n	8004ab8 <BSP_Init_Sensor+0x38>

08004acc <APP_IoT_Init>:
{
 8004acc:	b510      	push	{r4, lr}
 8004ace:	b082      	sub	sp, #8
    printf("\r\n");
 8004ad0:	480f      	ldr	r0, [pc, #60]	; (8004b10 <APP_IoT_Init+0x44>)
 8004ad2:	f007 fc0b 	bl	800c2ec <puts>
    printf("*************************************************************\r\n");
 8004ad6:	4c0f      	ldr	r4, [pc, #60]	; (8004b14 <APP_IoT_Init+0x48>)
 8004ad8:	4620      	mov	r0, r4
 8004ada:	f007 fc07 	bl	800c2ec <puts>
    printf("***   STM32 IoT Discovery kit for                         \r\n");
 8004ade:	480e      	ldr	r0, [pc, #56]	; (8004b18 <APP_IoT_Init+0x4c>)
 8004ae0:	f007 fc04 	bl	800c2ec <puts>
    printf("***   STM32F413/STM32F769/STM32L475/STM32L496 MCU      \r\n");
 8004ae4:	480d      	ldr	r0, [pc, #52]	; (8004b1c <APP_IoT_Init+0x50>)
 8004ae6:	f007 fc01 	bl	800c2ec <puts>
    printf("***   %s Cloud Connectivity Demonstration                 \r\n",fw_version->name);
 8004aea:	490d      	ldr	r1, [pc, #52]	; (8004b20 <APP_IoT_Init+0x54>)
 8004aec:	480d      	ldr	r0, [pc, #52]	; (8004b24 <APP_IoT_Init+0x58>)
 8004aee:	f007 fb77 	bl	800c1e0 <iprintf>
    printf("***   F/W version %d.%d.%d - %s      \r\n",
 8004af2:	4b0d      	ldr	r3, [pc, #52]	; (8004b28 <APP_IoT_Init+0x5c>)
 8004af4:	9300      	str	r3, [sp, #0]
 8004af6:	2300      	movs	r3, #0
 8004af8:	461a      	mov	r2, r3
 8004afa:	2101      	movs	r1, #1
 8004afc:	480b      	ldr	r0, [pc, #44]	; (8004b2c <APP_IoT_Init+0x60>)
 8004afe:	f007 fb6f 	bl	800c1e0 <iprintf>
    printf("*************************************************************\r\n");
 8004b02:	4620      	mov	r0, r4
 8004b04:	f007 fbf2 	bl	800c2ec <puts>
    int res = BSP_Init_Sensor();
 8004b08:	f7ff ffba 	bl	8004a80 <BSP_Init_Sensor>
}
 8004b0c:	b002      	add	sp, #8
 8004b0e:	bd10      	pop	{r4, pc}
 8004b10:	08010228 	.word	0x08010228
 8004b14:	0801022c 	.word	0x0801022c
 8004b18:	0801026c 	.word	0x0801026c
 8004b1c:	080102a8 	.word	0x080102a8
 8004b20:	08010428 	.word	0x08010428
 8004b24:	080102e4 	.word	0x080102e4
 8004b28:	0801034c 	.word	0x0801034c
 8004b2c:	08010324 	.word	0x08010324

08004b30 <APP_Sensor_Read>:
/**
 * @brief 
 * 
 */
static void APP_Sensor_Read(char* sensor_val_buf ,uint32_t size)
{
 8004b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b34:	b09f      	sub	sp, #124	; 0x7c
 8004b36:	9015      	str	r0, [sp, #84]	; 0x54
 8004b38:	460d      	mov	r5, r1
    uint16_t tof_val;

    char * Buff = sensor_val_buf;

    // 
    temp_val = BSP_TSENSOR_ReadTemp();
 8004b3a:	f7fc fff1 	bl	8001b20 <BSP_TSENSOR_ReadTemp>
 8004b3e:	ee10 6a10 	vmov	r6, s0
    // 
    humdity_val = BSP_HSENSOR_ReadHumidity();
 8004b42:	f7fc ff81 	bl	8001a48 <BSP_HSENSOR_ReadHumidity>
 8004b46:	ee10 7a10 	vmov	r7, s0
    // 
    pressure_val = BSP_PSENSOR_ReadPressure();
 8004b4a:	f7fc ffcd 	bl	8001ae8 <BSP_PSENSOR_ReadPressure>
 8004b4e:	ee10 8a10 	vmov	r8, s0
    // ToF 
    tof_val = VL53L0X_PROXIMITY_GetDistance();
 8004b52:	f7ff fe89 	bl	8004868 <VL53L0X_PROXIMITY_GetDistance>
 8004b56:	4604      	mov	r4, r0
    // 
    BSP_ACCELERO_AccGetXYZ(ACC_Value);
 8004b58:	a81c      	add	r0, sp, #112	; 0x70
 8004b5a:	f7fc ff35 	bl	80019c8 <BSP_ACCELERO_AccGetXYZ>
    // 
    BSP_GYRO_GetXYZ(GYR_Value);
 8004b5e:	a819      	add	r0, sp, #100	; 0x64
 8004b60:	f7fc ff52 	bl	8001a08 <BSP_GYRO_GetXYZ>
    // 
    BSP_MAGNETO_GetXYZ(MAG_Value);
 8004b64:	a817      	add	r0, sp, #92	; 0x5c
 8004b66:	f7fc ff9f 	bl	8001aa8 <BSP_MAGNETO_GetXYZ>
            "ToF : %dmm\r\n"
            "ACC_X : %d, ACC_Y : %d, ACC_Z : %d\r\n"
            "GYR_X : %.0f, GYR_Y : %.0f, GYR_Z : %.0f\r\n"
            "MAG_X : %d, MAG_Y : %d, MAG_Z : %d\r\n",
            temp_val, humdity_val, pressure_val, tof_val,
            ACC_Value[0], ACC_Value[1], ACC_Value[2],
 8004b6a:	f9bd 9070 	ldrsh.w	r9, [sp, #112]	; 0x70
 8004b6e:	f9bd a072 	ldrsh.w	sl, [sp, #114]	; 0x72
 8004b72:	f9bd b074 	ldrsh.w	fp, [sp, #116]	; 0x74
            GYR_Value[0], GYR_Value[1], GYR_Value[2],
            MAG_Value[0], MAG_Value[1], MAG_Value[2] );
 8004b76:	f9bd 305c 	ldrsh.w	r3, [sp, #92]	; 0x5c
 8004b7a:	f9bd 205e 	ldrsh.w	r2, [sp, #94]	; 0x5e
 8004b7e:	f9bd 1060 	ldrsh.w	r1, [sp, #96]	; 0x60
    snprintf( Buff, size,
 8004b82:	9112      	str	r1, [sp, #72]	; 0x48
 8004b84:	9211      	str	r2, [sp, #68]	; 0x44
 8004b86:	9310      	str	r3, [sp, #64]	; 0x40
 8004b88:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004b8a:	f7fb fcdd 	bl	8000548 <__aeabi_f2d>
 8004b8e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8004b92:	981a      	ldr	r0, [sp, #104]	; 0x68
 8004b94:	f7fb fcd8 	bl	8000548 <__aeabi_f2d>
 8004b98:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004b9c:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004b9e:	f7fb fcd3 	bl	8000548 <__aeabi_f2d>
 8004ba2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004ba6:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8004baa:	f8cd a020 	str.w	sl, [sp, #32]
 8004bae:	f8cd 901c 	str.w	r9, [sp, #28]
 8004bb2:	9406      	str	r4, [sp, #24]
 8004bb4:	4640      	mov	r0, r8
 8004bb6:	f7fb fcc7 	bl	8000548 <__aeabi_f2d>
 8004bba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bbe:	4638      	mov	r0, r7
 8004bc0:	f7fb fcc2 	bl	8000548 <__aeabi_f2d>
 8004bc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004bc8:	4630      	mov	r0, r6
 8004bca:	f7fb fcbd 	bl	8000548 <__aeabi_f2d>
 8004bce:	e9cd 0100 	strd	r0, r1, [sp]
 8004bd2:	4a04      	ldr	r2, [pc, #16]	; (8004be4 <APP_Sensor_Read+0xb4>)
 8004bd4:	4629      	mov	r1, r5
 8004bd6:	9815      	ldr	r0, [sp, #84]	; 0x54
 8004bd8:	f007 fc64 	bl	800c4a4 <sniprintf>
}
 8004bdc:	b01f      	add	sp, #124	; 0x7c
 8004bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004be2:	bf00      	nop
 8004be4:	08010368 	.word	0x08010368

08004be8 <__io_getchar>:
{
 8004be8:	b500      	push	{lr}
 8004bea:	b083      	sub	sp, #12
    HAL_StatusTypeDef Status = HAL_BUSY;
 8004bec:	2002      	movs	r0, #2
    while(Status != HAL_OK)
 8004bee:	b138      	cbz	r0, 8004c00 <__io_getchar+0x18>
    Status = HAL_UART_Receive(&uart_1, &Data, 1, 10);
 8004bf0:	230a      	movs	r3, #10
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	f10d 0107 	add.w	r1, sp, #7
 8004bf8:	4804      	ldr	r0, [pc, #16]	; (8004c0c <__io_getchar+0x24>)
 8004bfa:	f004 fc96 	bl	800952a <HAL_UART_Receive>
 8004bfe:	e7f6      	b.n	8004bee <__io_getchar+0x6>
}
 8004c00:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004c04:	b003      	add	sp, #12
 8004c06:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c0a:	bf00      	nop
 8004c0c:	20000b34 	.word	0x20000b34

08004c10 <_read>:
{
 8004c10:	b570      	push	{r4, r5, r6, lr}
 8004c12:	460c      	mov	r4, r1
 8004c14:	4616      	mov	r6, r2
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c16:	2500      	movs	r5, #0
 8004c18:	42b5      	cmp	r5, r6
 8004c1a:	da07      	bge.n	8004c2c <_read+0x1c>
		*ptr++ = __io_getchar();
 8004c1c:	f7ff ffe4 	bl	8004be8 <__io_getchar>
 8004c20:	4621      	mov	r1, r4
 8004c22:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c26:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 8004c28:	460c      	mov	r4, r1
 8004c2a:	e7f5      	b.n	8004c18 <_read+0x8>
}
 8004c2c:	4630      	mov	r0, r6
 8004c2e:	bd70      	pop	{r4, r5, r6, pc}

08004c30 <__io_putchar>:
{
 8004c30:	b500      	push	{lr}
 8004c32:	b083      	sub	sp, #12
 8004c34:	f88d 0007 	strb.w	r0, [sp, #7]
    HAL_UART_Transmit(&uart_1, &ch, 1, 1);
 8004c38:	2301      	movs	r3, #1
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	f10d 0107 	add.w	r1, sp, #7
 8004c40:	4802      	ldr	r0, [pc, #8]	; (8004c4c <__io_putchar+0x1c>)
 8004c42:	f004 fc06 	bl	8009452 <HAL_UART_Transmit>
}
 8004c46:	b003      	add	sp, #12
 8004c48:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c4c:	20000b34 	.word	0x20000b34

08004c50 <_write>:
{
 8004c50:	b570      	push	{r4, r5, r6, lr}
 8004c52:	460c      	mov	r4, r1
 8004c54:	4616      	mov	r6, r2
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c56:	2500      	movs	r5, #0
 8004c58:	42b5      	cmp	r5, r6
 8004c5a:	da05      	bge.n	8004c68 <_write+0x18>
		__io_putchar(*ptr++);
 8004c5c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8004c60:	f7ff ffe6 	bl	8004c30 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c64:	3501      	adds	r5, #1
 8004c66:	e7f7      	b.n	8004c58 <_write+0x8>
}
 8004c68:	4630      	mov	r0, r6
 8004c6a:	bd70      	pop	{r4, r5, r6, pc}

08004c6c <APP_BSP_Init>:
/**
 * @brief BSP Init
 *
 */
void APP_BSP_Init(void)
{
 8004c6c:	b508      	push	{r3, lr}
    BSP_LED_Init(LED2);
 8004c6e:	2000      	movs	r0, #0
 8004c70:	f7fc fd9c 	bl	80017ac <BSP_LED_Init>
    BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8004c74:	2101      	movs	r1, #1
 8004c76:	2000      	movs	r0, #0
 8004c78:	f7fc fdbc 	bl	80017f4 <BSP_PB_Init>

    uart_1_Init();
 8004c7c:	f7ff fee8 	bl	8004a50 <uart_1_Init>

    // 
    // void genericmqtt_client_XCube_sample_run();
}
 8004c80:	bd08      	pop	{r3, pc}
	...

08004c84 <APP_Init>:
/**
 * @brief APP Init
 *
 */
void APP_Init(void)
{
 8004c84:	b510      	push	{r4, lr}
    // 
    memset(s_sensor_buf,0x00,sizeof(s_sensor_buf));
 8004c86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	4808      	ldr	r0, [pc, #32]	; (8004cb0 <APP_Init+0x2c>)
 8004c8e:	f006 fc25 	bl	800b4dc <memset>

    // For getchcar(), scanf()
    setbuf( stdin, NULL );
 8004c92:	4c08      	ldr	r4, [pc, #32]	; (8004cb4 <APP_Init+0x30>)
 8004c94:	6823      	ldr	r3, [r4, #0]
 8004c96:	2100      	movs	r1, #0
 8004c98:	6858      	ldr	r0, [r3, #4]
 8004c9a:	f007 fb2f 	bl	800c2fc <setbuf>
    // For printf() Porting
    setbuf(stdout, NULL);
 8004c9e:	6823      	ldr	r3, [r4, #0]
 8004ca0:	2100      	movs	r1, #0
 8004ca2:	6898      	ldr	r0, [r3, #8]
 8004ca4:	f007 fb2a 	bl	800c2fc <setbuf>

    APP_IoT_Init();
 8004ca8:	f7ff ff10 	bl	8004acc <APP_IoT_Init>
#ifdef NET_ENABLE
    exosite_main(0);
    platform_deinit();
#endif
}
 8004cac:	bd10      	pop	{r4, pc}
 8004cae:	bf00      	nop
 8004cb0:	20000734 	.word	0x20000734
 8004cb4:	2000052c 	.word	0x2000052c

08004cb8 <APP_Main>:
/**
 * @brief APP Main
 * 
 */
void APP_Main(void)
{
 8004cb8:	b510      	push	{r4, lr}
    // 
    APP_Sensor_Read(s_sensor_buf,
 8004cba:	4c05      	ldr	r4, [pc, #20]	; (8004cd0 <APP_Main+0x18>)
 8004cbc:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004cc0:	4620      	mov	r0, r4
 8004cc2:	f7ff ff35 	bl	8004b30 <APP_Sensor_Read>
                    sizeof(s_sensor_buf)-1);
    printf("%s\r\n", s_sensor_buf);
 8004cc6:	4621      	mov	r1, r4
 8004cc8:	4802      	ldr	r0, [pc, #8]	; (8004cd4 <APP_Main+0x1c>)
 8004cca:	f007 fa89 	bl	800c1e0 <iprintf>
}
 8004cce:	bd10      	pop	{r4, pc}
 8004cd0:	20000734 	.word	0x20000734
 8004cd4:	08010420 	.word	0x08010420

08004cd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cdc:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cde:	2400      	movs	r4, #0
 8004ce0:	9405      	str	r4, [sp, #20]
 8004ce2:	9406      	str	r4, [sp, #24]
 8004ce4:	9407      	str	r4, [sp, #28]
 8004ce6:	9408      	str	r4, [sp, #32]
 8004ce8:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004cea:	4b98      	ldr	r3, [pc, #608]	; (8004f4c <MX_GPIO_Init+0x274>)
 8004cec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cee:	f042 0210 	orr.w	r2, r2, #16
 8004cf2:	64da      	str	r2, [r3, #76]	; 0x4c
 8004cf4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cf6:	f002 0210 	and.w	r2, r2, #16
 8004cfa:	9200      	str	r2, [sp, #0]
 8004cfc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d00:	f042 0204 	orr.w	r2, r2, #4
 8004d04:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d08:	f002 0204 	and.w	r2, r2, #4
 8004d0c:	9201      	str	r2, [sp, #4]
 8004d0e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d10:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d12:	f042 0201 	orr.w	r2, r2, #1
 8004d16:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d1a:	f002 0201 	and.w	r2, r2, #1
 8004d1e:	9202      	str	r2, [sp, #8]
 8004d20:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d24:	f042 0202 	orr.w	r2, r2, #2
 8004d28:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d2c:	f002 0202 	and.w	r2, r2, #2
 8004d30:	9203      	str	r2, [sp, #12]
 8004d32:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004d34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d36:	f042 0208 	orr.w	r2, r2, #8
 8004d3a:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d3e:	f003 0308 	and.w	r3, r3, #8
 8004d42:	9304      	str	r3, [sp, #16]
 8004d44:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8004d46:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8004f58 <MX_GPIO_Init+0x280>
 8004d4a:	4622      	mov	r2, r4
 8004d4c:	f44f 718a 	mov.w	r1, #276	; 0x114
 8004d50:	4648      	mov	r0, r9
 8004d52:	f001 f913 	bl	8005f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8004d56:	4622      	mov	r2, r4
 8004d58:	f248 1104 	movw	r1, #33028	; 0x8104
 8004d5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d60:	f001 f90c 	bl	8005f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8004d64:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 8004f5c <MX_GPIO_Init+0x284>
 8004d68:	4622      	mov	r2, r4
 8004d6a:	f24f 0114 	movw	r1, #61460	; 0xf014
 8004d6e:	4650      	mov	r0, sl
 8004d70:	f001 f904 	bl	8005f7c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8004d74:	4f76      	ldr	r7, [pc, #472]	; (8004f50 <MX_GPIO_Init+0x278>)
 8004d76:	4622      	mov	r2, r4
 8004d78:	f241 0181 	movw	r1, #4225	; 0x1081
 8004d7c:	4638      	mov	r0, r7
 8004d7e:	f001 f8fd 	bl	8005f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8004d82:	2201      	movs	r2, #1
 8004d84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d88:	4638      	mov	r0, r7
 8004d8a:	f001 f8f7 	bl	8005f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8004d8e:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 8004f60 <MX_GPIO_Init+0x288>
 8004d92:	4622      	mov	r2, r4
 8004d94:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004d98:	4640      	mov	r0, r8
 8004d9a:	f001 f8ef 	bl	8005f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8004d9e:	2201      	movs	r2, #1
 8004da0:	2120      	movs	r1, #32
 8004da2:	4650      	mov	r0, sl
 8004da4:	f001 f8ea 	bl	8005f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8004da8:	2201      	movs	r2, #1
 8004daa:	4611      	mov	r1, r2
 8004dac:	4648      	mov	r0, r9
 8004dae:	f001 f8e5 	bl	8005f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8004db2:	f240 1315 	movw	r3, #277	; 0x115
 8004db6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004db8:	2501      	movs	r5, #1
 8004dba:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dbc:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dbe:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004dc0:	a905      	add	r1, sp, #20
 8004dc2:	4648      	mov	r0, r9
 8004dc4:	f000 ff5e 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8004dc8:	236a      	movs	r3, #106	; 0x6a
 8004dca:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004dcc:	f8df b194 	ldr.w	fp, [pc, #404]	; 8004f64 <MX_GPIO_Init+0x28c>
 8004dd0:	f8cd b018 	str.w	fp, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dd4:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004dd6:	a905      	add	r1, sp, #20
 8004dd8:	4648      	mov	r0, r9
 8004dda:	f000 ff53 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8004dde:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004de2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004de4:	4b5b      	ldr	r3, [pc, #364]	; (8004f54 <MX_GPIO_Init+0x27c>)
 8004de6:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de8:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8004dea:	a905      	add	r1, sp, #20
 8004dec:	4640      	mov	r0, r8
 8004dee:	f000 ff49 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8004df2:	233f      	movs	r3, #63	; 0x3f
 8004df4:	9305      	str	r3, [sp, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004df6:	230b      	movs	r3, #11
 8004df8:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dfa:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004dfc:	a905      	add	r1, sp, #20
 8004dfe:	4640      	mov	r0, r8
 8004e00:	f000 ff40 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8004e04:	f248 1304 	movw	r3, #33028	; 0x8104
 8004e08:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e0a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e0c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e0e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e10:	a905      	add	r1, sp, #20
 8004e12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e16:	f000 ff35 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8004e1a:	2308      	movs	r3, #8
 8004e1c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e1e:	2602      	movs	r6, #2
 8004e20:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e22:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e24:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004e26:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8004e28:	a905      	add	r1, sp, #20
 8004e2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e2e:	f000 ff29 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8004e32:	2310      	movs	r3, #16
 8004e34:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004e36:	230b      	movs	r3, #11
 8004e38:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e3a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8004e3c:	a905      	add	r1, sp, #20
 8004e3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e42:	f000 ff1f 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8004e46:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004e48:	f8cd b018 	str.w	fp, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e4c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8004e4e:	a905      	add	r1, sp, #20
 8004e50:	4650      	mov	r0, sl
 8004e52:	f000 ff17 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8004e56:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004e58:	230b      	movs	r3, #11
 8004e5a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e5c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8004e5e:	a905      	add	r1, sp, #20
 8004e60:	4650      	mov	r0, sl
 8004e62:	f000 ff0f 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8004e66:	f24f 0334 	movw	r3, #61492	; 0xf034
 8004e6a:	9305      	str	r3, [sp, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004e6c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e6e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e70:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e72:	a905      	add	r1, sp, #20
 8004e74:	4650      	mov	r0, sl
 8004e76:	f000 ff05 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8004e7a:	f44f 7320 	mov.w	r3, #640	; 0x280
 8004e7e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e80:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e82:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e84:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8004e86:	2306      	movs	r3, #6
 8004e88:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004e8a:	a905      	add	r1, sp, #20
 8004e8c:	4648      	mov	r0, r9
 8004e8e:	f000 fef9 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8004e92:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8004e96:	9305      	str	r3, [sp, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004e98:	f8cd b018 	str.w	fp, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e9c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e9e:	a905      	add	r1, sp, #20
 8004ea0:	4638      	mov	r0, r7
 8004ea2:	f000 feef 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8004ea6:	f243 0381 	movw	r3, #12417	; 0x3081
 8004eaa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004eac:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eae:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004eb0:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004eb2:	a905      	add	r1, sp, #20
 8004eb4:	4638      	mov	r0, r7
 8004eb6:	f000 fee5 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8004eba:	f44f 7310 	mov.w	r3, #576	; 0x240
 8004ebe:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ec0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ec2:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ec4:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ec6:	a905      	add	r1, sp, #20
 8004ec8:	4640      	mov	r0, r8
 8004eca:	f000 fedb 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8004ece:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004ed2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004ed4:	f8cd b018 	str.w	fp, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ed8:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004eda:	a905      	add	r1, sp, #20
 8004edc:	4640      	mov	r0, r8
 8004ede:	f000 fed1 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8004ee2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ee6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ee8:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eea:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004eec:	a905      	add	r1, sp, #20
 8004eee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004ef2:	f000 fec7 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8004ef6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004efa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004efc:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004efe:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f00:	2503      	movs	r5, #3
 8004f02:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004f04:	230a      	movs	r3, #10
 8004f06:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f08:	a905      	add	r1, sp, #20
 8004f0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f0e:	f000 feb9 	bl	8005c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8004f12:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f14:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f16:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f18:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004f1a:	2505      	movs	r5, #5
 8004f1c:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8004f1e:	a905      	add	r1, sp, #20
 8004f20:	4638      	mov	r0, r7
 8004f22:	f000 feaf 	bl	8005c84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8004f26:	4622      	mov	r2, r4
 8004f28:	4629      	mov	r1, r5
 8004f2a:	2017      	movs	r0, #23
 8004f2c:	f000 fe06 	bl	8005b3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004f30:	2017      	movs	r0, #23
 8004f32:	f000 fe37 	bl	8005ba4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8004f36:	4622      	mov	r2, r4
 8004f38:	4629      	mov	r1, r5
 8004f3a:	2028      	movs	r0, #40	; 0x28
 8004f3c:	f000 fdfe 	bl	8005b3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004f40:	2028      	movs	r0, #40	; 0x28
 8004f42:	f000 fe2f 	bl	8005ba4 <HAL_NVIC_EnableIRQ>

}
 8004f46:	b00b      	add	sp, #44	; 0x2c
 8004f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f4c:	40021000 	.word	0x40021000
 8004f50:	48000c00 	.word	0x48000c00
 8004f54:	10210000 	.word	0x10210000
 8004f58:	48001000 	.word	0x48001000
 8004f5c:	48000400 	.word	0x48000400
 8004f60:	48000800 	.word	0x48000800
 8004f64:	10110000 	.word	0x10110000

08004f68 <MX_NVIC_Init>:
{
 8004f68:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	2105      	movs	r1, #5
 8004f6e:	2007      	movs	r0, #7
 8004f70:	f000 fde4 	bl	8005b3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004f74:	2007      	movs	r0, #7
 8004f76:	f000 fe15 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
}
 8004f7a:	bd08      	pop	{r3, pc}

08004f7c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8004f7c:	b508      	push	{r3, lr}
  /* Infinite loop */
  for(;;)
  {
    // printf("Start Default Task\r\n");
    // Kill Own
    vTaskDelete(NULL);
 8004f7e:	2000      	movs	r0, #0
 8004f80:	f005 fa18 	bl	800a3b4 <vTaskDelete>
  for(;;)
 8004f84:	e7fb      	b.n	8004f7e <StartDefaultTask+0x2>

08004f86 <APP_Main_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_APP_Main_Task */
void APP_Main_Task(void *argument)
{
 8004f86:	b508      	push	{r3, lr}
  /* USER CODE BEGIN APP_Main_Task */
  /* Infinite loop */
  for(;;)
  {
    // printf("App Main Task\r\n");
    APP_Main();
 8004f88:	f7ff fe96 	bl	8004cb8 <APP_Main>
    osDelay(100);
 8004f8c:	2064      	movs	r0, #100	; 0x64
 8004f8e:	f004 fc63 	bl	8009858 <osDelay>
  for(;;)
 8004f92:	e7f9      	b.n	8004f88 <APP_Main_Task+0x2>

08004f94 <App_Drv_Main_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_App_Drv_Main_Task */
void App_Drv_Main_Task(void *argument)
{
 8004f94:	b508      	push	{r3, lr}
  /* Infinite loop */
  for(;;)
  {
    // printf("App Drv Main Task\r\n");
//    App_Drv_Main();
    osDelay(1);
 8004f96:	2001      	movs	r0, #1
 8004f98:	f004 fc5e 	bl	8009858 <osDelay>
  for(;;)
 8004f9c:	e7fb      	b.n	8004f96 <App_Drv_Main_Task+0x2>
	...

08004fa0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fa0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8004fa2:	6802      	ldr	r2, [r0, #0]
 8004fa4:	4b03      	ldr	r3, [pc, #12]	; (8004fb4 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d000      	beq.n	8004fac <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004faa:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8004fac:	f000 fd8e 	bl	8005acc <HAL_IncTick>
}
 8004fb0:	e7fb      	b.n	8004faa <HAL_TIM_PeriodElapsedCallback+0xa>
 8004fb2:	bf00      	nop
 8004fb4:	40014800 	.word	0x40014800

08004fb8 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004fb8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004fba:	e7fe      	b.n	8004fba <Error_Handler+0x2>

08004fbc <MX_RNG_Init>:
{
 8004fbc:	b508      	push	{r3, lr}
  hrng.Instance = RNG;
 8004fbe:	4804      	ldr	r0, [pc, #16]	; (8004fd0 <MX_RNG_Init+0x14>)
 8004fc0:	4b04      	ldr	r3, [pc, #16]	; (8004fd4 <MX_RNG_Init+0x18>)
 8004fc2:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8004fc4:	f003 fb96 	bl	80086f4 <HAL_RNG_Init>
 8004fc8:	b900      	cbnz	r0, 8004fcc <MX_RNG_Init+0x10>
}
 8004fca:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004fcc:	f7ff fff4 	bl	8004fb8 <Error_Handler>
 8004fd0:	200027a8 	.word	0x200027a8
 8004fd4:	50060800 	.word	0x50060800

08004fd8 <MX_I2C2_Init>:
{
 8004fd8:	b508      	push	{r3, lr}
  hi2c2.Instance = I2C2;
 8004fda:	4811      	ldr	r0, [pc, #68]	; (8005020 <MX_I2C2_Init+0x48>)
 8004fdc:	4b11      	ldr	r3, [pc, #68]	; (8005024 <MX_I2C2_Init+0x4c>)
 8004fde:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x00702991;
 8004fe0:	4b11      	ldr	r3, [pc, #68]	; (8005028 <MX_I2C2_Init+0x50>)
 8004fe2:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004fe8:	2201      	movs	r2, #1
 8004fea:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004fec:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8004fee:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004ff0:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004ff2:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004ff4:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004ff6:	f001 f9e3 	bl	80063c0 <HAL_I2C_Init>
 8004ffa:	b950      	cbnz	r0, 8005012 <MX_I2C2_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	4808      	ldr	r0, [pc, #32]	; (8005020 <MX_I2C2_Init+0x48>)
 8005000:	f002 f88b 	bl	800711a <HAL_I2CEx_ConfigAnalogFilter>
 8005004:	b938      	cbnz	r0, 8005016 <MX_I2C2_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8005006:	2100      	movs	r1, #0
 8005008:	4805      	ldr	r0, [pc, #20]	; (8005020 <MX_I2C2_Init+0x48>)
 800500a:	f002 f8b4 	bl	8007176 <HAL_I2CEx_ConfigDigitalFilter>
 800500e:	b920      	cbnz	r0, 800501a <MX_I2C2_Init+0x42>
}
 8005010:	bd08      	pop	{r3, pc}
    Error_Handler();
 8005012:	f7ff ffd1 	bl	8004fb8 <Error_Handler>
    Error_Handler();
 8005016:	f7ff ffcf 	bl	8004fb8 <Error_Handler>
    Error_Handler();
 800501a:	f7ff ffcd 	bl	8004fb8 <Error_Handler>
 800501e:	bf00      	nop
 8005020:	2000266c 	.word	0x2000266c
 8005024:	40005800 	.word	0x40005800
 8005028:	00702991 	.word	0x00702991

0800502c <MX_QUADSPI_Init>:
{
 800502c:	b508      	push	{r3, lr}
  hqspi.Instance = QUADSPI;
 800502e:	4809      	ldr	r0, [pc, #36]	; (8005054 <MX_QUADSPI_Init+0x28>)
 8005030:	4b09      	ldr	r3, [pc, #36]	; (8005058 <MX_QUADSPI_Init+0x2c>)
 8005032:	6003      	str	r3, [r0, #0]
  hqspi.Init.ClockPrescaler = 255;
 8005034:	23ff      	movs	r3, #255	; 0xff
 8005036:	6043      	str	r3, [r0, #4]
  hqspi.Init.FifoThreshold = 1;
 8005038:	2201      	movs	r2, #1
 800503a:	6082      	str	r2, [r0, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800503c:	2300      	movs	r3, #0
 800503e:	60c3      	str	r3, [r0, #12]
  hqspi.Init.FlashSize = 1;
 8005040:	6102      	str	r2, [r0, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8005042:	6143      	str	r3, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8005044:	6183      	str	r3, [r0, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8005046:	f002 fac5 	bl	80075d4 <HAL_QSPI_Init>
 800504a:	b900      	cbnz	r0, 800504e <MX_QUADSPI_Init+0x22>
}
 800504c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800504e:	f7ff ffb3 	bl	8004fb8 <Error_Handler>
 8005052:	bf00      	nop
 8005054:	20002924 	.word	0x20002924
 8005058:	a0001000 	.word	0xa0001000

0800505c <MX_SPI1_Init>:
{
 800505c:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 800505e:	480f      	ldr	r0, [pc, #60]	; (800509c <MX_SPI1_Init+0x40>)
 8005060:	4b0f      	ldr	r3, [pc, #60]	; (80050a0 <MX_SPI1_Init+0x44>)
 8005062:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005064:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005068:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800506a:	2300      	movs	r3, #0
 800506c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800506e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8005072:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005074:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005076:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005078:	f44f 7200 	mov.w	r2, #512	; 0x200
 800507c:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800507e:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005080:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005082:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005084:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005086:	2207      	movs	r2, #7
 8005088:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800508a:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800508c:	2308      	movs	r3, #8
 800508e:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005090:	f003 fb63 	bl	800875a <HAL_SPI_Init>
 8005094:	b900      	cbnz	r0, 8005098 <MX_SPI1_Init+0x3c>
}
 8005096:	bd08      	pop	{r3, pc}
    Error_Handler();
 8005098:	f7ff ff8e 	bl	8004fb8 <Error_Handler>
 800509c:	2000283c 	.word	0x2000283c
 80050a0:	40013000 	.word	0x40013000

080050a4 <MX_SPI3_Init>:
{
 80050a4:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 80050a6:	480f      	ldr	r0, [pc, #60]	; (80050e4 <MX_SPI3_Init+0x40>)
 80050a8:	4b0f      	ldr	r3, [pc, #60]	; (80050e8 <MX_SPI3_Init+0x44>)
 80050aa:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80050ac:	f44f 7382 	mov.w	r3, #260	; 0x104
 80050b0:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80050b2:	2300      	movs	r3, #0
 80050b4:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80050b6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80050ba:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80050bc:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80050be:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80050c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050c4:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050c6:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80050c8:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80050ca:	6243      	str	r3, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050cc:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80050ce:	2207      	movs	r2, #7
 80050d0:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80050d2:	6303      	str	r3, [r0, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80050d4:	2308      	movs	r3, #8
 80050d6:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80050d8:	f003 fb3f 	bl	800875a <HAL_SPI_Init>
 80050dc:	b900      	cbnz	r0, 80050e0 <MX_SPI3_Init+0x3c>
}
 80050de:	bd08      	pop	{r3, pc}
    Error_Handler();
 80050e0:	f7ff ff6a 	bl	8004fb8 <Error_Handler>
 80050e4:	200026b8 	.word	0x200026b8
 80050e8:	40003c00 	.word	0x40003c00

080050ec <MX_UART4_Init>:
{
 80050ec:	b508      	push	{r3, lr}
  huart4.Instance = UART4;
 80050ee:	480b      	ldr	r0, [pc, #44]	; (800511c <MX_UART4_Init+0x30>)
 80050f0:	4b0b      	ldr	r3, [pc, #44]	; (8005120 <MX_UART4_Init+0x34>)
 80050f2:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 80050f4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80050f8:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80050fa:	2300      	movs	r3, #0
 80050fc:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80050fe:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005100:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005102:	220c      	movs	r2, #12
 8005104:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005106:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005108:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800510a:	6203      	str	r3, [r0, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800510c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800510e:	f004 fad6 	bl	80096be <HAL_UART_Init>
 8005112:	b900      	cbnz	r0, 8005116 <MX_UART4_Init+0x2a>
}
 8005114:	bd08      	pop	{r3, pc}
    Error_Handler();
 8005116:	f7ff ff4f 	bl	8004fb8 <Error_Handler>
 800511a:	bf00      	nop
 800511c:	200027b8 	.word	0x200027b8
 8005120:	40004c00 	.word	0x40004c00

08005124 <MX_USART1_UART_Init>:
{
 8005124:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8005126:	480b      	ldr	r0, [pc, #44]	; (8005154 <MX_USART1_UART_Init+0x30>)
 8005128:	4b0b      	ldr	r3, [pc, #44]	; (8005158 <MX_USART1_UART_Init+0x34>)
 800512a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800512c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005130:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005132:	2300      	movs	r3, #0
 8005134:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005136:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005138:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800513a:	220c      	movs	r2, #12
 800513c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800513e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005140:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005142:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005144:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005146:	f004 faba 	bl	80096be <HAL_UART_Init>
 800514a:	b900      	cbnz	r0, 800514e <MX_USART1_UART_Init+0x2a>
}
 800514c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800514e:	f7ff ff33 	bl	8004fb8 <Error_Handler>
 8005152:	bf00      	nop
 8005154:	2000271c 	.word	0x2000271c
 8005158:	40013800 	.word	0x40013800

0800515c <MX_USART2_UART_Init>:
{
 800515c:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 800515e:	480b      	ldr	r0, [pc, #44]	; (800518c <MX_USART2_UART_Init+0x30>)
 8005160:	4b0b      	ldr	r3, [pc, #44]	; (8005190 <MX_USART2_UART_Init+0x34>)
 8005162:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8005164:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8005168:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800516a:	2300      	movs	r3, #0
 800516c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800516e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005170:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005172:	220c      	movs	r2, #12
 8005174:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005176:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005178:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800517a:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800517c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800517e:	f004 fa9e 	bl	80096be <HAL_UART_Init>
 8005182:	b900      	cbnz	r0, 8005186 <MX_USART2_UART_Init+0x2a>
}
 8005184:	bd08      	pop	{r3, pc}
    Error_Handler();
 8005186:	f7ff ff17 	bl	8004fb8 <Error_Handler>
 800518a:	bf00      	nop
 800518c:	200028a0 	.word	0x200028a0
 8005190:	40004400 	.word	0x40004400

08005194 <MX_USART3_UART_Init>:
{
 8005194:	b508      	push	{r3, lr}
  huart3.Instance = USART3;
 8005196:	480b      	ldr	r0, [pc, #44]	; (80051c4 <MX_USART3_UART_Init+0x30>)
 8005198:	4b0b      	ldr	r3, [pc, #44]	; (80051c8 <MX_USART3_UART_Init+0x34>)
 800519a:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 800519c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80051a0:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80051a2:	2300      	movs	r3, #0
 80051a4:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80051a6:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80051a8:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80051aa:	220c      	movs	r2, #12
 80051ac:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80051ae:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80051b0:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80051b2:	6203      	str	r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80051b4:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80051b6:	f004 fa82 	bl	80096be <HAL_UART_Init>
 80051ba:	b900      	cbnz	r0, 80051be <MX_USART3_UART_Init+0x2a>
}
 80051bc:	bd08      	pop	{r3, pc}
    Error_Handler();
 80051be:	f7ff fefb 	bl	8004fb8 <Error_Handler>
 80051c2:	bf00      	nop
 80051c4:	2000259c 	.word	0x2000259c
 80051c8:	40004800 	.word	0x40004800

080051cc <MX_I2C1_Init>:
{
 80051cc:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 80051ce:	4811      	ldr	r0, [pc, #68]	; (8005214 <MX_I2C1_Init+0x48>)
 80051d0:	4b11      	ldr	r3, [pc, #68]	; (8005218 <MX_I2C1_Init+0x4c>)
 80051d2:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00702991;
 80051d4:	4b11      	ldr	r3, [pc, #68]	; (800521c <MX_I2C1_Init+0x50>)
 80051d6:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80051d8:	2300      	movs	r3, #0
 80051da:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80051dc:	2201      	movs	r2, #1
 80051de:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80051e0:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80051e2:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80051e4:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80051e6:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80051e8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80051ea:	f001 f8e9 	bl	80063c0 <HAL_I2C_Init>
 80051ee:	b950      	cbnz	r0, 8005206 <MX_I2C1_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80051f0:	2100      	movs	r1, #0
 80051f2:	4808      	ldr	r0, [pc, #32]	; (8005214 <MX_I2C1_Init+0x48>)
 80051f4:	f001 ff91 	bl	800711a <HAL_I2CEx_ConfigAnalogFilter>
 80051f8:	b938      	cbnz	r0, 800520a <MX_I2C1_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80051fa:	2100      	movs	r1, #0
 80051fc:	4805      	ldr	r0, [pc, #20]	; (8005214 <MX_I2C1_Init+0x48>)
 80051fe:	f001 ffba 	bl	8007176 <HAL_I2CEx_ConfigDigitalFilter>
 8005202:	b920      	cbnz	r0, 800520e <MX_I2C1_Init+0x42>
}
 8005204:	bd08      	pop	{r3, pc}
    Error_Handler();
 8005206:	f7ff fed7 	bl	8004fb8 <Error_Handler>
    Error_Handler();
 800520a:	f7ff fed5 	bl	8004fb8 <Error_Handler>
    Error_Handler();
 800520e:	f7ff fed3 	bl	8004fb8 <Error_Handler>
 8005212:	bf00      	nop
 8005214:	20002620 	.word	0x20002620
 8005218:	40005400 	.word	0x40005400
 800521c:	00702991 	.word	0x00702991

08005220 <SystemClock_Config>:
{
 8005220:	b500      	push	{lr}
 8005222:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005224:	2224      	movs	r2, #36	; 0x24
 8005226:	2100      	movs	r1, #0
 8005228:	a828      	add	r0, sp, #160	; 0xa0
 800522a:	f006 f957 	bl	800b4dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800522e:	2100      	movs	r1, #0
 8005230:	9122      	str	r1, [sp, #136]	; 0x88
 8005232:	9123      	str	r1, [sp, #140]	; 0x8c
 8005234:	9124      	str	r1, [sp, #144]	; 0x90
 8005236:	9125      	str	r1, [sp, #148]	; 0x94
 8005238:	9126      	str	r1, [sp, #152]	; 0x98
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800523a:	2288      	movs	r2, #136	; 0x88
 800523c:	4668      	mov	r0, sp
 800523e:	f006 f94d 	bl	800b4dc <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8005242:	2310      	movs	r3, #16
 8005244:	9327      	str	r3, [sp, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005246:	2201      	movs	r2, #1
 8005248:	922d      	str	r2, [sp, #180]	; 0xb4
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800524a:	2360      	movs	r3, #96	; 0x60
 800524c:	932f      	str	r3, [sp, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800524e:	2302      	movs	r3, #2
 8005250:	9331      	str	r3, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8005252:	9232      	str	r2, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005254:	9233      	str	r2, [sp, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8005256:	2228      	movs	r2, #40	; 0x28
 8005258:	9234      	str	r2, [sp, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800525a:	2207      	movs	r2, #7
 800525c:	9235      	str	r2, [sp, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800525e:	9336      	str	r3, [sp, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005260:	9337      	str	r3, [sp, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005262:	a827      	add	r0, sp, #156	; 0x9c
 8005264:	f002 faac 	bl	80077c0 <HAL_RCC_OscConfig>
 8005268:	2800      	cmp	r0, #0
 800526a:	d131      	bne.n	80052d0 <SystemClock_Config+0xb0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800526c:	230f      	movs	r3, #15
 800526e:	9322      	str	r3, [sp, #136]	; 0x88
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005270:	2303      	movs	r3, #3
 8005272:	9323      	str	r3, [sp, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005274:	2300      	movs	r3, #0
 8005276:	9324      	str	r3, [sp, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005278:	9325      	str	r3, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800527a:	9326      	str	r3, [sp, #152]	; 0x98
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800527c:	2104      	movs	r1, #4
 800527e:	a822      	add	r0, sp, #136	; 0x88
 8005280:	f002 fdb6 	bl	8007df0 <HAL_RCC_ClockConfig>
 8005284:	bb30      	cbnz	r0, 80052d4 <SystemClock_Config+0xb4>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8005286:	4b16      	ldr	r3, [pc, #88]	; (80052e0 <SystemClock_Config+0xc0>)
 8005288:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800528a:	2300      	movs	r3, #0
 800528c:	930e      	str	r3, [sp, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800528e:	930f      	str	r3, [sp, #60]	; 0x3c
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8005290:	9310      	str	r3, [sp, #64]	; 0x40
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8005292:	9311      	str	r3, [sp, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8005294:	9314      	str	r3, [sp, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8005296:	9315      	str	r3, [sp, #84]	; 0x54
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 8005298:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800529c:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800529e:	2301      	movs	r3, #1
 80052a0:	9301      	str	r3, [sp, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80052a2:	9302      	str	r3, [sp, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80052a4:	2310      	movs	r3, #16
 80052a6:	9303      	str	r3, [sp, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80052a8:	2307      	movs	r3, #7
 80052aa:	9304      	str	r3, [sp, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80052ac:	2302      	movs	r3, #2
 80052ae:	9305      	str	r3, [sp, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80052b0:	9306      	str	r3, [sp, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80052b2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80052b6:	9307      	str	r3, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80052b8:	4668      	mov	r0, sp
 80052ba:	f002 ffed 	bl	8008298 <HAL_RCCEx_PeriphCLKConfig>
 80052be:	b958      	cbnz	r0, 80052d8 <SystemClock_Config+0xb8>
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80052c0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80052c4:	f001 ff8c 	bl	80071e0 <HAL_PWREx_ControlVoltageScaling>
 80052c8:	b940      	cbnz	r0, 80052dc <SystemClock_Config+0xbc>
}
 80052ca:	b039      	add	sp, #228	; 0xe4
 80052cc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80052d0:	f7ff fe72 	bl	8004fb8 <Error_Handler>
    Error_Handler();
 80052d4:	f7ff fe70 	bl	8004fb8 <Error_Handler>
    Error_Handler();
 80052d8:	f7ff fe6e 	bl	8004fb8 <Error_Handler>
    Error_Handler();
 80052dc:	f7ff fe6c 	bl	8004fb8 <Error_Handler>
 80052e0:	000400cf 	.word	0x000400cf

080052e4 <main>:
{
 80052e4:	b508      	push	{r3, lr}
  HAL_Init();
 80052e6:	f000 fbe2 	bl	8005aae <HAL_Init>
  SystemClock_Config();
 80052ea:	f7ff ff99 	bl	8005220 <SystemClock_Config>
  MX_GPIO_Init();
 80052ee:	f7ff fcf3 	bl	8004cd8 <MX_GPIO_Init>
  MX_RNG_Init();
 80052f2:	f7ff fe63 	bl	8004fbc <MX_RNG_Init>
  MX_I2C2_Init();
 80052f6:	f7ff fe6f 	bl	8004fd8 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80052fa:	f7ff fe97 	bl	800502c <MX_QUADSPI_Init>
  MX_SPI1_Init();
 80052fe:	f7ff fead 	bl	800505c <MX_SPI1_Init>
  MX_SPI3_Init();
 8005302:	f7ff fecf 	bl	80050a4 <MX_SPI3_Init>
  MX_UART4_Init();
 8005306:	f7ff fef1 	bl	80050ec <MX_UART4_Init>
  MX_USART1_UART_Init();
 800530a:	f7ff ff0b 	bl	8005124 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800530e:	f7ff ff25 	bl	800515c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8005312:	f7ff ff3f 	bl	8005194 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8005316:	f7ff ff59 	bl	80051cc <MX_I2C1_Init>
  MX_NVIC_Init();
 800531a:	f7ff fe25 	bl	8004f68 <MX_NVIC_Init>
  APP_BSP_Init();
 800531e:	f7ff fca5 	bl	8004c6c <APP_BSP_Init>
  APP_Init();
 8005322:	f7ff fcaf 	bl	8004c84 <APP_Init>
  osKernelInitialize();
 8005326:	f004 fa0b 	bl	8009740 <osKernelInitialize>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800532a:	4a0c      	ldr	r2, [pc, #48]	; (800535c <main+0x78>)
 800532c:	2100      	movs	r1, #0
 800532e:	480c      	ldr	r0, [pc, #48]	; (8005360 <main+0x7c>)
 8005330:	f004 fa34 	bl	800979c <osThreadNew>
 8005334:	4b0b      	ldr	r3, [pc, #44]	; (8005364 <main+0x80>)
 8005336:	6018      	str	r0, [r3, #0]
  App_Main_TaskHandle = osThreadNew(APP_Main_Task, NULL, &App_Main_Task_attributes);
 8005338:	4a0b      	ldr	r2, [pc, #44]	; (8005368 <main+0x84>)
 800533a:	2100      	movs	r1, #0
 800533c:	480b      	ldr	r0, [pc, #44]	; (800536c <main+0x88>)
 800533e:	f004 fa2d 	bl	800979c <osThreadNew>
 8005342:	4b0b      	ldr	r3, [pc, #44]	; (8005370 <main+0x8c>)
 8005344:	6018      	str	r0, [r3, #0]
  App_Drv_Main_TaHandle = osThreadNew(App_Drv_Main_Task, NULL, &App_Drv_Main_Ta_attributes);
 8005346:	4a0b      	ldr	r2, [pc, #44]	; (8005374 <main+0x90>)
 8005348:	2100      	movs	r1, #0
 800534a:	480b      	ldr	r0, [pc, #44]	; (8005378 <main+0x94>)
 800534c:	f004 fa26 	bl	800979c <osThreadNew>
 8005350:	4b0a      	ldr	r3, [pc, #40]	; (800537c <main+0x98>)
 8005352:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8005354:	f004 fa06 	bl	8009764 <osKernelStart>
  while (1)
 8005358:	e7fe      	b.n	8005358 <main+0x74>
 800535a:	bf00      	nop
 800535c:	080104b8 	.word	0x080104b8
 8005360:	08004f7d 	.word	0x08004f7d
 8005364:	20002598 	.word	0x20002598
 8005368:	08010494 	.word	0x08010494
 800536c:	08004f87 	.word	0x08004f87
 8005370:	200027a0 	.word	0x200027a0
 8005374:	08010470 	.word	0x08010470
 8005378:	08004f95 	.word	0x08004f95
 800537c:	200027a4 	.word	0x200027a4

08005380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005380:	b500      	push	{lr}
 8005382:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005384:	4b0d      	ldr	r3, [pc, #52]	; (80053bc <HAL_MspInit+0x3c>)
 8005386:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005388:	f042 0201 	orr.w	r2, r2, #1
 800538c:	661a      	str	r2, [r3, #96]	; 0x60
 800538e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005390:	f002 0201 	and.w	r2, r2, #1
 8005394:	9200      	str	r2, [sp, #0]
 8005396:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005398:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800539a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800539e:	659a      	str	r2, [r3, #88]	; 0x58
 80053a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053a6:	9301      	str	r3, [sp, #4]
 80053a8:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80053aa:	2200      	movs	r2, #0
 80053ac:	210f      	movs	r1, #15
 80053ae:	f06f 0001 	mvn.w	r0, #1
 80053b2:	f000 fbc3 	bl	8005b3c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80053b6:	b003      	add	sp, #12
 80053b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80053bc:	40021000 	.word	0x40021000

080053c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80053c0:	b510      	push	{r4, lr}
 80053c2:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053c4:	2300      	movs	r3, #0
 80053c6:	9305      	str	r3, [sp, #20]
 80053c8:	9306      	str	r3, [sp, #24]
 80053ca:	9307      	str	r3, [sp, #28]
 80053cc:	9308      	str	r3, [sp, #32]
 80053ce:	9309      	str	r3, [sp, #36]	; 0x24
  if(hi2c->Instance==I2C1)
 80053d0:	6803      	ldr	r3, [r0, #0]
 80053d2:	4a2f      	ldr	r2, [pc, #188]	; (8005490 <HAL_I2C_MspInit+0xd0>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d004      	beq.n	80053e2 <HAL_I2C_MspInit+0x22>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 80053d8:	4a2e      	ldr	r2, [pc, #184]	; (8005494 <HAL_I2C_MspInit+0xd4>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d024      	beq.n	8005428 <HAL_I2C_MspInit+0x68>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80053de:	b00a      	add	sp, #40	; 0x28
 80053e0:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80053e2:	4c2d      	ldr	r4, [pc, #180]	; (8005498 <HAL_I2C_MspInit+0xd8>)
 80053e4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80053e6:	f043 0302 	orr.w	r3, r3, #2
 80053ea:	64e3      	str	r3, [r4, #76]	; 0x4c
 80053ec:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	9301      	str	r3, [sp, #4]
 80053f4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80053f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80053fa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80053fc:	2312      	movs	r3, #18
 80053fe:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005400:	2301      	movs	r3, #1
 8005402:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005404:	2303      	movs	r3, #3
 8005406:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005408:	2304      	movs	r3, #4
 800540a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800540c:	a905      	add	r1, sp, #20
 800540e:	4823      	ldr	r0, [pc, #140]	; (800549c <HAL_I2C_MspInit+0xdc>)
 8005410:	f000 fc38 	bl	8005c84 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005414:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005416:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800541a:	65a3      	str	r3, [r4, #88]	; 0x58
 800541c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800541e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005422:	9302      	str	r3, [sp, #8]
 8005424:	9b02      	ldr	r3, [sp, #8]
 8005426:	e7da      	b.n	80053de <HAL_I2C_MspInit+0x1e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005428:	4c1b      	ldr	r4, [pc, #108]	; (8005498 <HAL_I2C_MspInit+0xd8>)
 800542a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800542c:	f043 0302 	orr.w	r3, r3, #2
 8005430:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005432:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	9303      	str	r3, [sp, #12]
 800543a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 800543c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005440:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005442:	2312      	movs	r3, #18
 8005444:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005446:	2301      	movs	r3, #1
 8005448:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800544a:	2303      	movs	r3, #3
 800544c:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800544e:	2304      	movs	r3, #4
 8005450:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005452:	a905      	add	r1, sp, #20
 8005454:	4811      	ldr	r0, [pc, #68]	; (800549c <HAL_I2C_MspInit+0xdc>)
 8005456:	f000 fc15 	bl	8005c84 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800545a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800545c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005460:	65a3      	str	r3, [r4, #88]	; 0x58
 8005462:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005464:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005468:	9304      	str	r3, [sp, #16]
 800546a:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 800546c:	2200      	movs	r2, #0
 800546e:	2105      	movs	r1, #5
 8005470:	2021      	movs	r0, #33	; 0x21
 8005472:	f000 fb63 	bl	8005b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8005476:	2021      	movs	r0, #33	; 0x21
 8005478:	f000 fb94 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 800547c:	2200      	movs	r2, #0
 800547e:	2105      	movs	r1, #5
 8005480:	2022      	movs	r0, #34	; 0x22
 8005482:	f000 fb5b 	bl	8005b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8005486:	2022      	movs	r0, #34	; 0x22
 8005488:	f000 fb8c 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
}
 800548c:	e7a7      	b.n	80053de <HAL_I2C_MspInit+0x1e>
 800548e:	bf00      	nop
 8005490:	40005400 	.word	0x40005400
 8005494:	40005800 	.word	0x40005800
 8005498:	40021000 	.word	0x40021000
 800549c:	48000400 	.word	0x48000400

080054a0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80054a0:	b510      	push	{r4, lr}
  if(hi2c->Instance==I2C1)
 80054a2:	6803      	ldr	r3, [r0, #0]
 80054a4:	4a18      	ldr	r2, [pc, #96]	; (8005508 <HAL_I2C_MspDeInit+0x68>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d003      	beq.n	80054b2 <HAL_I2C_MspDeInit+0x12>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 80054aa:	4a18      	ldr	r2, [pc, #96]	; (800550c <HAL_I2C_MspDeInit+0x6c>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d012      	beq.n	80054d6 <HAL_I2C_MspDeInit+0x36>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80054b0:	bd10      	pop	{r4, pc}
    __HAL_RCC_I2C1_CLK_DISABLE();
 80054b2:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 80054b6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80054b8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80054bc:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(ARD_D15_GPIO_Port, ARD_D15_Pin);
 80054be:	4c14      	ldr	r4, [pc, #80]	; (8005510 <HAL_I2C_MspDeInit+0x70>)
 80054c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80054c4:	4620      	mov	r0, r4
 80054c6:	f000 fcc3 	bl	8005e50 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(ARD_D14_GPIO_Port, ARD_D14_Pin);
 80054ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054ce:	4620      	mov	r0, r4
 80054d0:	f000 fcbe 	bl	8005e50 <HAL_GPIO_DeInit>
 80054d4:	e7ec      	b.n	80054b0 <HAL_I2C_MspDeInit+0x10>
    __HAL_RCC_I2C2_CLK_DISABLE();
 80054d6:	f502 32dc 	add.w	r2, r2, #112640	; 0x1b800
 80054da:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80054dc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80054e0:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 80054e2:	4c0b      	ldr	r4, [pc, #44]	; (8005510 <HAL_I2C_MspDeInit+0x70>)
 80054e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80054e8:	4620      	mov	r0, r4
 80054ea:	f000 fcb1 	bl	8005e50 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 80054ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80054f2:	4620      	mov	r0, r4
 80054f4:	f000 fcac 	bl	8005e50 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 80054f8:	2021      	movs	r0, #33	; 0x21
 80054fa:	f000 fb61 	bl	8005bc0 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 80054fe:	2022      	movs	r0, #34	; 0x22
 8005500:	f000 fb5e 	bl	8005bc0 <HAL_NVIC_DisableIRQ>
}
 8005504:	e7d4      	b.n	80054b0 <HAL_I2C_MspDeInit+0x10>
 8005506:	bf00      	nop
 8005508:	40005400 	.word	0x40005400
 800550c:	40005800 	.word	0x40005800
 8005510:	48000400 	.word	0x48000400

08005514 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8005514:	b510      	push	{r4, lr}
 8005516:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005518:	2300      	movs	r3, #0
 800551a:	9303      	str	r3, [sp, #12]
 800551c:	9304      	str	r3, [sp, #16]
 800551e:	9305      	str	r3, [sp, #20]
 8005520:	9306      	str	r3, [sp, #24]
 8005522:	9307      	str	r3, [sp, #28]
  if(hqspi->Instance==QUADSPI)
 8005524:	6802      	ldr	r2, [r0, #0]
 8005526:	4b19      	ldr	r3, [pc, #100]	; (800558c <HAL_QSPI_MspInit+0x78>)
 8005528:	429a      	cmp	r2, r3
 800552a:	d001      	beq.n	8005530 <HAL_QSPI_MspInit+0x1c>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 800552c:	b008      	add	sp, #32
 800552e:	bd10      	pop	{r4, pc}
    __HAL_RCC_QSPI_CLK_ENABLE();
 8005530:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
 8005534:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8005538:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800553a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800553e:	651a      	str	r2, [r3, #80]	; 0x50
 8005540:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005542:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8005546:	9201      	str	r2, [sp, #4]
 8005548:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800554a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800554c:	f042 0210 	orr.w	r2, r2, #16
 8005550:	64da      	str	r2, [r3, #76]	; 0x4c
 8005552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005554:	f003 0310 	and.w	r3, r3, #16
 8005558:	9302      	str	r3, [sp, #8]
 800555a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800555c:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8005560:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005562:	2302      	movs	r3, #2
 8005564:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005566:	2400      	movs	r4, #0
 8005568:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800556a:	2303      	movs	r3, #3
 800556c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800556e:	230a      	movs	r3, #10
 8005570:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005572:	a903      	add	r1, sp, #12
 8005574:	4806      	ldr	r0, [pc, #24]	; (8005590 <HAL_QSPI_MspInit+0x7c>)
 8005576:	f000 fb85 	bl	8005c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 5, 0);
 800557a:	4622      	mov	r2, r4
 800557c:	2105      	movs	r1, #5
 800557e:	2047      	movs	r0, #71	; 0x47
 8005580:	f000 fadc 	bl	8005b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8005584:	2047      	movs	r0, #71	; 0x47
 8005586:	f000 fb0d 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
}
 800558a:	e7cf      	b.n	800552c <HAL_QSPI_MspInit+0x18>
 800558c:	a0001000 	.word	0xa0001000
 8005590:	48001000 	.word	0x48001000

08005594 <HAL_RNG_MspInit>:
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
  if(hrng->Instance==RNG)
 8005594:	6802      	ldr	r2, [r0, #0]
 8005596:	4b0a      	ldr	r3, [pc, #40]	; (80055c0 <HAL_RNG_MspInit+0x2c>)
 8005598:	429a      	cmp	r2, r3
 800559a:	d000      	beq.n	800559e <HAL_RNG_MspInit+0xa>
 800559c:	4770      	bx	lr
{
 800559e:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80055a0:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 80055a4:	f5a3 337e 	sub.w	r3, r3, #260096	; 0x3f800
 80055a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055aa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80055ae:	64da      	str	r2, [r3, #76]	; 0x4c
 80055b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055b6:	9301      	str	r3, [sp, #4]
 80055b8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 80055ba:	b002      	add	sp, #8
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	50060800 	.word	0x50060800

080055c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80055c4:	b530      	push	{r4, r5, lr}
 80055c6:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055c8:	2300      	movs	r3, #0
 80055ca:	9305      	str	r3, [sp, #20]
 80055cc:	9306      	str	r3, [sp, #24]
 80055ce:	9307      	str	r3, [sp, #28]
 80055d0:	9308      	str	r3, [sp, #32]
 80055d2:	9309      	str	r3, [sp, #36]	; 0x24
  if(hspi->Instance==SPI1)
 80055d4:	6803      	ldr	r3, [r0, #0]
 80055d6:	4a2f      	ldr	r2, [pc, #188]	; (8005694 <HAL_SPI_MspInit+0xd0>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d004      	beq.n	80055e6 <HAL_SPI_MspInit+0x22>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80055dc:	4a2e      	ldr	r2, [pc, #184]	; (8005698 <HAL_SPI_MspInit+0xd4>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d02c      	beq.n	800563c <HAL_SPI_MspInit+0x78>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80055e2:	b00b      	add	sp, #44	; 0x2c
 80055e4:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 80055e6:	4b2d      	ldr	r3, [pc, #180]	; (800569c <HAL_SPI_MspInit+0xd8>)
 80055e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80055ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80055ee:	661a      	str	r2, [r3, #96]	; 0x60
 80055f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80055f2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80055f6:	9201      	str	r2, [sp, #4]
 80055f8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055fc:	f042 0201 	orr.w	r2, r2, #1
 8005600:	64da      	str	r2, [r3, #76]	; 0x4c
 8005602:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005604:	f003 0301 	and.w	r3, r3, #1
 8005608:	9302      	str	r3, [sp, #8]
 800560a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800560c:	23e0      	movs	r3, #224	; 0xe0
 800560e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005610:	2302      	movs	r3, #2
 8005612:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005614:	2500      	movs	r5, #0
 8005616:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005618:	2303      	movs	r3, #3
 800561a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800561c:	2405      	movs	r4, #5
 800561e:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005620:	a905      	add	r1, sp, #20
 8005622:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005626:	f000 fb2d 	bl	8005c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 800562a:	462a      	mov	r2, r5
 800562c:	4621      	mov	r1, r4
 800562e:	2023      	movs	r0, #35	; 0x23
 8005630:	f000 fa84 	bl	8005b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8005634:	2023      	movs	r0, #35	; 0x23
 8005636:	f000 fab5 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
 800563a:	e7d2      	b.n	80055e2 <HAL_SPI_MspInit+0x1e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800563c:	4b17      	ldr	r3, [pc, #92]	; (800569c <HAL_SPI_MspInit+0xd8>)
 800563e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005640:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005644:	659a      	str	r2, [r3, #88]	; 0x58
 8005646:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005648:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800564c:	9203      	str	r2, [sp, #12]
 800564e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005650:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005652:	f042 0204 	orr.w	r2, r2, #4
 8005656:	64da      	str	r2, [r3, #76]	; 0x4c
 8005658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800565a:	f003 0304 	and.w	r3, r3, #4
 800565e:	9304      	str	r3, [sp, #16]
 8005660:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8005662:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005666:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005668:	2302      	movs	r3, #2
 800566a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800566c:	2400      	movs	r4, #0
 800566e:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005670:	2303      	movs	r3, #3
 8005672:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005674:	2306      	movs	r3, #6
 8005676:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005678:	a905      	add	r1, sp, #20
 800567a:	4809      	ldr	r0, [pc, #36]	; (80056a0 <HAL_SPI_MspInit+0xdc>)
 800567c:	f000 fb02 	bl	8005c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8005680:	4622      	mov	r2, r4
 8005682:	2105      	movs	r1, #5
 8005684:	2033      	movs	r0, #51	; 0x33
 8005686:	f000 fa59 	bl	8005b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800568a:	2033      	movs	r0, #51	; 0x33
 800568c:	f000 fa8a 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
}
 8005690:	e7a7      	b.n	80055e2 <HAL_SPI_MspInit+0x1e>
 8005692:	bf00      	nop
 8005694:	40013000 	.word	0x40013000
 8005698:	40003c00 	.word	0x40003c00
 800569c:	40021000 	.word	0x40021000
 80056a0:	48000800 	.word	0x48000800

080056a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80056a4:	b510      	push	{r4, lr}
 80056a6:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056a8:	2300      	movs	r3, #0
 80056aa:	9309      	str	r3, [sp, #36]	; 0x24
 80056ac:	930a      	str	r3, [sp, #40]	; 0x28
 80056ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80056b0:	930c      	str	r3, [sp, #48]	; 0x30
 80056b2:	930d      	str	r3, [sp, #52]	; 0x34
  if(huart->Instance==UART4)
 80056b4:	6803      	ldr	r3, [r0, #0]
 80056b6:	4a57      	ldr	r2, [pc, #348]	; (8005814 <HAL_UART_MspInit+0x170>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d00a      	beq.n	80056d2 <HAL_UART_MspInit+0x2e>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 80056bc:	4a56      	ldr	r2, [pc, #344]	; (8005818 <HAL_UART_MspInit+0x174>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d031      	beq.n	8005726 <HAL_UART_MspInit+0x82>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 80056c2:	4a56      	ldr	r2, [pc, #344]	; (800581c <HAL_UART_MspInit+0x178>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d050      	beq.n	800576a <HAL_UART_MspInit+0xc6>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 80056c8:	4a55      	ldr	r2, [pc, #340]	; (8005820 <HAL_UART_MspInit+0x17c>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d077      	beq.n	80057be <HAL_UART_MspInit+0x11a>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80056ce:	b00e      	add	sp, #56	; 0x38
 80056d0:	bd10      	pop	{r4, pc}
    __HAL_RCC_UART4_CLK_ENABLE();
 80056d2:	4b54      	ldr	r3, [pc, #336]	; (8005824 <HAL_UART_MspInit+0x180>)
 80056d4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80056d6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80056da:	659a      	str	r2, [r3, #88]	; 0x58
 80056dc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80056de:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80056e2:	9201      	str	r2, [sp, #4]
 80056e4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80056e8:	f042 0201 	orr.w	r2, r2, #1
 80056ec:	64da      	str	r2, [r3, #76]	; 0x4c
 80056ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056f0:	f003 0301 	and.w	r3, r3, #1
 80056f4:	9302      	str	r3, [sp, #8]
 80056f6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80056f8:	2303      	movs	r3, #3
 80056fa:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056fc:	2202      	movs	r2, #2
 80056fe:	920a      	str	r2, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005700:	2400      	movs	r4, #0
 8005702:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005704:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005706:	2308      	movs	r3, #8
 8005708:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800570a:	a909      	add	r1, sp, #36	; 0x24
 800570c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005710:	f000 fab8 	bl	8005c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8005714:	4622      	mov	r2, r4
 8005716:	2105      	movs	r1, #5
 8005718:	2034      	movs	r0, #52	; 0x34
 800571a:	f000 fa0f 	bl	8005b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800571e:	2034      	movs	r0, #52	; 0x34
 8005720:	f000 fa40 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
 8005724:	e7d3      	b.n	80056ce <HAL_UART_MspInit+0x2a>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005726:	4b3f      	ldr	r3, [pc, #252]	; (8005824 <HAL_UART_MspInit+0x180>)
 8005728:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800572a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800572e:	661a      	str	r2, [r3, #96]	; 0x60
 8005730:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005732:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005736:	9203      	str	r2, [sp, #12]
 8005738:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800573a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800573c:	f042 0202 	orr.w	r2, r2, #2
 8005740:	64da      	str	r2, [r3, #76]	; 0x4c
 8005742:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	9304      	str	r3, [sp, #16]
 800574a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800574c:	23c0      	movs	r3, #192	; 0xc0
 800574e:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005750:	2302      	movs	r3, #2
 8005752:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005754:	2300      	movs	r3, #0
 8005756:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005758:	2303      	movs	r3, #3
 800575a:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800575c:	2307      	movs	r3, #7
 800575e:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005760:	a909      	add	r1, sp, #36	; 0x24
 8005762:	4831      	ldr	r0, [pc, #196]	; (8005828 <HAL_UART_MspInit+0x184>)
 8005764:	f000 fa8e 	bl	8005c84 <HAL_GPIO_Init>
 8005768:	e7b1      	b.n	80056ce <HAL_UART_MspInit+0x2a>
    __HAL_RCC_USART2_CLK_ENABLE();
 800576a:	4b2e      	ldr	r3, [pc, #184]	; (8005824 <HAL_UART_MspInit+0x180>)
 800576c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800576e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005772:	659a      	str	r2, [r3, #88]	; 0x58
 8005774:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005776:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800577a:	9205      	str	r2, [sp, #20]
 800577c:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800577e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005780:	f042 0208 	orr.w	r2, r2, #8
 8005784:	64da      	str	r2, [r3, #76]	; 0x4c
 8005786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005788:	f003 0308 	and.w	r3, r3, #8
 800578c:	9306      	str	r3, [sp, #24]
 800578e:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8005790:	2378      	movs	r3, #120	; 0x78
 8005792:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005794:	2302      	movs	r3, #2
 8005796:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005798:	2400      	movs	r4, #0
 800579a:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800579c:	2303      	movs	r3, #3
 800579e:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80057a0:	2307      	movs	r3, #7
 80057a2:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80057a4:	a909      	add	r1, sp, #36	; 0x24
 80057a6:	4821      	ldr	r0, [pc, #132]	; (800582c <HAL_UART_MspInit+0x188>)
 80057a8:	f000 fa6c 	bl	8005c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80057ac:	4622      	mov	r2, r4
 80057ae:	2105      	movs	r1, #5
 80057b0:	2026      	movs	r0, #38	; 0x26
 80057b2:	f000 f9c3 	bl	8005b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80057b6:	2026      	movs	r0, #38	; 0x26
 80057b8:	f000 f9f4 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
 80057bc:	e787      	b.n	80056ce <HAL_UART_MspInit+0x2a>
    __HAL_RCC_USART3_CLK_ENABLE();
 80057be:	4b19      	ldr	r3, [pc, #100]	; (8005824 <HAL_UART_MspInit+0x180>)
 80057c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80057c2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80057c6:	659a      	str	r2, [r3, #88]	; 0x58
 80057c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80057ca:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80057ce:	9207      	str	r2, [sp, #28]
 80057d0:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80057d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80057d4:	f042 0208 	orr.w	r2, r2, #8
 80057d8:	64da      	str	r2, [r3, #76]	; 0x4c
 80057da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057dc:	f003 0308 	and.w	r3, r3, #8
 80057e0:	9308      	str	r3, [sp, #32]
 80057e2:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 80057e4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80057e8:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057ea:	2302      	movs	r3, #2
 80057ec:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057ee:	2400      	movs	r4, #0
 80057f0:	940b      	str	r4, [sp, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057f2:	2303      	movs	r3, #3
 80057f4:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80057f6:	2307      	movs	r3, #7
 80057f8:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80057fa:	a909      	add	r1, sp, #36	; 0x24
 80057fc:	480b      	ldr	r0, [pc, #44]	; (800582c <HAL_UART_MspInit+0x188>)
 80057fe:	f000 fa41 	bl	8005c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8005802:	4622      	mov	r2, r4
 8005804:	2105      	movs	r1, #5
 8005806:	2027      	movs	r0, #39	; 0x27
 8005808:	f000 f998 	bl	8005b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800580c:	2027      	movs	r0, #39	; 0x27
 800580e:	f000 f9c9 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
}
 8005812:	e75c      	b.n	80056ce <HAL_UART_MspInit+0x2a>
 8005814:	40004c00 	.word	0x40004c00
 8005818:	40013800 	.word	0x40013800
 800581c:	40004400 	.word	0x40004400
 8005820:	40004800 	.word	0x40004800
 8005824:	40021000 	.word	0x40021000
 8005828:	48000400 	.word	0x48000400
 800582c:	48000c00 	.word	0x48000c00

08005830 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005830:	b500      	push	{lr}
 8005832:	b089      	sub	sp, #36	; 0x24
 8005834:	4601      	mov	r1, r0
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 8005836:	2200      	movs	r2, #0
 8005838:	201a      	movs	r0, #26
 800583a:	f000 f97f 	bl	8005b3c <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800583e:	201a      	movs	r0, #26
 8005840:	f000 f9b0 	bl	8005ba4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8005844:	4b14      	ldr	r3, [pc, #80]	; (8005898 <HAL_InitTick+0x68>)
 8005846:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005848:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800584c:	661a      	str	r2, [r3, #96]	; 0x60
 800584e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005850:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005854:	9301      	str	r3, [sp, #4]
 8005856:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005858:	a902      	add	r1, sp, #8
 800585a:	a803      	add	r0, sp, #12
 800585c:	f002 fba0 	bl	8007fa0 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8005860:	f002 fb8c 	bl	8007f7c <HAL_RCC_GetPCLK2Freq>
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005864:	4b0d      	ldr	r3, [pc, #52]	; (800589c <HAL_InitTick+0x6c>)
 8005866:	fba3 2300 	umull	r2, r3, r3, r0
 800586a:	0c9b      	lsrs	r3, r3, #18
 800586c:	3b01      	subs	r3, #1

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 800586e:	480c      	ldr	r0, [pc, #48]	; (80058a0 <HAL_InitTick+0x70>)
 8005870:	4a0c      	ldr	r2, [pc, #48]	; (80058a4 <HAL_InitTick+0x74>)
 8005872:	6002      	str	r2, [r0, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8005874:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005878:	60c2      	str	r2, [r0, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800587a:	6043      	str	r3, [r0, #4]
  htim17.Init.ClockDivision = 0;
 800587c:	2300      	movs	r3, #0
 800587e:	6103      	str	r3, [r0, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005880:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8005882:	f003 f9f3 	bl	8008c6c <HAL_TIM_Base_Init>
 8005886:	b118      	cbz	r0, 8005890 <HAL_InitTick+0x60>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
  }

  /* Return function status */
  return HAL_ERROR;
 8005888:	2001      	movs	r0, #1
}
 800588a:	b009      	add	sp, #36	; 0x24
 800588c:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim17);
 8005890:	4803      	ldr	r0, [pc, #12]	; (80058a0 <HAL_InitTick+0x70>)
 8005892:	f003 f86f 	bl	8008974 <HAL_TIM_Base_Start_IT>
 8005896:	e7f8      	b.n	800588a <HAL_InitTick+0x5a>
 8005898:	40021000 	.word	0x40021000
 800589c:	431bde83 	.word	0x431bde83
 80058a0:	20002968 	.word	0x20002968
 80058a4:	40014800 	.word	0x40014800

080058a8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80058a8:	e7fe      	b.n	80058a8 <NMI_Handler>

080058aa <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80058aa:	e7fe      	b.n	80058aa <HardFault_Handler>

080058ac <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80058ac:	e7fe      	b.n	80058ac <MemManage_Handler>

080058ae <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80058ae:	e7fe      	b.n	80058ae <BusFault_Handler>

080058b0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80058b0:	e7fe      	b.n	80058b0 <UsageFault_Handler>

080058b2 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80058b2:	4770      	bx	lr

080058b4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80058b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80058b6:	2002      	movs	r0, #2
 80058b8:	f000 fb66 	bl	8005f88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80058bc:	bd08      	pop	{r3, pc}

080058be <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80058be:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80058c0:	2020      	movs	r0, #32
 80058c2:	f000 fb61 	bl	8005f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80058c6:	2040      	movs	r0, #64	; 0x40
 80058c8:	f000 fb5e 	bl	8005f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80058cc:	2080      	movs	r0, #128	; 0x80
 80058ce:	f000 fb5b 	bl	8005f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80058d2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80058d6:	f000 fb57 	bl	8005f88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80058da:	bd08      	pop	{r3, pc}

080058dc <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80058dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80058de:	4802      	ldr	r0, [pc, #8]	; (80058e8 <TIM1_TRG_COM_TIM17_IRQHandler+0xc>)
 80058e0:	f003 f892 	bl	8008a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80058e4:	bd08      	pop	{r3, pc}
 80058e6:	bf00      	nop
 80058e8:	20002968 	.word	0x20002968

080058ec <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80058ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80058ee:	4802      	ldr	r0, [pc, #8]	; (80058f8 <I2C2_EV_IRQHandler+0xc>)
 80058f0:	f001 f906 	bl	8006b00 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80058f4:	bd08      	pop	{r3, pc}
 80058f6:	bf00      	nop
 80058f8:	2000266c 	.word	0x2000266c

080058fc <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80058fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80058fe:	4802      	ldr	r0, [pc, #8]	; (8005908 <I2C2_ER_IRQHandler+0xc>)
 8005900:	f001 fbc9 	bl	8007096 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8005904:	bd08      	pop	{r3, pc}
 8005906:	bf00      	nop
 8005908:	2000266c 	.word	0x2000266c

0800590c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800590c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800590e:	4802      	ldr	r0, [pc, #8]	; (8005918 <SPI1_IRQHandler+0xc>)
 8005910:	f002 ff94 	bl	800883c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005914:	bd08      	pop	{r3, pc}
 8005916:	bf00      	nop
 8005918:	2000283c 	.word	0x2000283c

0800591c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800591c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800591e:	4802      	ldr	r0, [pc, #8]	; (8005928 <USART2_IRQHandler+0xc>)
 8005920:	f003 fa0a 	bl	8008d38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005924:	bd08      	pop	{r3, pc}
 8005926:	bf00      	nop
 8005928:	200028a0 	.word	0x200028a0

0800592c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800592c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800592e:	4802      	ldr	r0, [pc, #8]	; (8005938 <USART3_IRQHandler+0xc>)
 8005930:	f003 fa02 	bl	8008d38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005934:	bd08      	pop	{r3, pc}
 8005936:	bf00      	nop
 8005938:	2000259c 	.word	0x2000259c

0800593c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800593c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800593e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005942:	f000 fb21 	bl	8005f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8005946:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800594a:	f000 fb1d 	bl	8005f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800594e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005952:	f000 fb19 	bl	8005f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8005956:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800595a:	f000 fb15 	bl	8005f88 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800595e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005962:	f000 fb11 	bl	8005f88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005966:	bd08      	pop	{r3, pc}

08005968 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8005968:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800596a:	4802      	ldr	r0, [pc, #8]	; (8005974 <SPI3_IRQHandler+0xc>)
 800596c:	f002 ff66 	bl	800883c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8005970:	bd08      	pop	{r3, pc}
 8005972:	bf00      	nop
 8005974:	200026b8 	.word	0x200026b8

08005978 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8005978:	b508      	push	{r3, lr}
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800597a:	4802      	ldr	r0, [pc, #8]	; (8005984 <UART4_IRQHandler+0xc>)
 800597c:	f003 f9dc 	bl	8008d38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8005980:	bd08      	pop	{r3, pc}
 8005982:	bf00      	nop
 8005984:	200027b8 	.word	0x200027b8

08005988 <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 8005988:	b508      	push	{r3, lr}
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 800598a:	4802      	ldr	r0, [pc, #8]	; (8005994 <QUADSPI_IRQHandler+0xc>)
 800598c:	f001 fcfa 	bl	8007384 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 8005990:	bd08      	pop	{r3, pc}
 8005992:	bf00      	nop
 8005994:	20002924 	.word	0x20002924

08005998 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8005998:	2001      	movs	r0, #1
 800599a:	4770      	bx	lr

0800599c <_kill>:

int _kill(int pid, int sig)
{
 800599c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800599e:	f005 fd65 	bl	800b46c <__errno>
 80059a2:	2316      	movs	r3, #22
 80059a4:	6003      	str	r3, [r0, #0]
	return -1;
}
 80059a6:	f04f 30ff 	mov.w	r0, #4294967295
 80059aa:	bd08      	pop	{r3, pc}

080059ac <_exit>:

void _exit (int status)
{
 80059ac:	b508      	push	{r3, lr}
	_kill(status, -1);
 80059ae:	f04f 31ff 	mov.w	r1, #4294967295
 80059b2:	f7ff fff3 	bl	800599c <_kill>
	while (1) {}		/* Make sure we hang here */
 80059b6:	e7fe      	b.n	80059b6 <_exit+0xa>

080059b8 <_close>:
}

int _close(int file)
{
	return -1;
}
 80059b8:	f04f 30ff 	mov.w	r0, #4294967295
 80059bc:	4770      	bx	lr

080059be <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80059be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80059c2:	604b      	str	r3, [r1, #4]
	return 0;
}
 80059c4:	2000      	movs	r0, #0
 80059c6:	4770      	bx	lr

080059c8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80059c8:	2001      	movs	r0, #1
 80059ca:	4770      	bx	lr

080059cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80059cc:	2000      	movs	r0, #0
 80059ce:	4770      	bx	lr

080059d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80059d0:	b510      	push	{r4, lr}
 80059d2:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80059d4:	4a0c      	ldr	r2, [pc, #48]	; (8005a08 <_sbrk+0x38>)
 80059d6:	490d      	ldr	r1, [pc, #52]	; (8005a0c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80059d8:	480d      	ldr	r0, [pc, #52]	; (8005a10 <_sbrk+0x40>)
 80059da:	6800      	ldr	r0, [r0, #0]
 80059dc:	b140      	cbz	r0, 80059f0 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80059de:	480c      	ldr	r0, [pc, #48]	; (8005a10 <_sbrk+0x40>)
 80059e0:	6800      	ldr	r0, [r0, #0]
 80059e2:	4403      	add	r3, r0
 80059e4:	1a52      	subs	r2, r2, r1
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d806      	bhi.n	80059f8 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80059ea:	4a09      	ldr	r2, [pc, #36]	; (8005a10 <_sbrk+0x40>)
 80059ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80059ee:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80059f0:	4807      	ldr	r0, [pc, #28]	; (8005a10 <_sbrk+0x40>)
 80059f2:	4c08      	ldr	r4, [pc, #32]	; (8005a14 <_sbrk+0x44>)
 80059f4:	6004      	str	r4, [r0, #0]
 80059f6:	e7f2      	b.n	80059de <_sbrk+0xe>
    errno = ENOMEM;
 80059f8:	f005 fd38 	bl	800b46c <__errno>
 80059fc:	230c      	movs	r3, #12
 80059fe:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8005a00:	f04f 30ff 	mov.w	r0, #4294967295
 8005a04:	e7f3      	b.n	80059ee <_sbrk+0x1e>
 8005a06:	bf00      	nop
 8005a08:	20018000 	.word	0x20018000
 8005a0c:	00001000 	.word	0x00001000
 8005a10:	20000bb8 	.word	0x20000bb8
 8005a14:	20002a08 	.word	0x20002a08

08005a18 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005a18:	4a0e      	ldr	r2, [pc, #56]	; (8005a54 <SystemInit+0x3c>)
 8005a1a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005a1e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005a22:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005a26:	4b0c      	ldr	r3, [pc, #48]	; (8005a58 <SystemInit+0x40>)
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	f042 0201 	orr.w	r2, r2, #1
 8005a2e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8005a30:	2100      	movs	r1, #0
 8005a32:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8005a3a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8005a3e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005a40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005a44:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005a4c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8005a4e:	6199      	str	r1, [r3, #24]
}
 8005a50:	4770      	bx	lr
 8005a52:	bf00      	nop
 8005a54:	e000ed00 	.word	0xe000ed00
 8005a58:	40021000 	.word	0x40021000

08005a5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005a5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005a94 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005a60:	f7ff ffda 	bl	8005a18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005a64:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005a66:	e003      	b.n	8005a70 <LoopCopyDataInit>

08005a68 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005a68:	4b0b      	ldr	r3, [pc, #44]	; (8005a98 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005a6a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005a6c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005a6e:	3104      	adds	r1, #4

08005a70 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005a70:	480a      	ldr	r0, [pc, #40]	; (8005a9c <LoopForever+0xa>)
	ldr	r3, =_edata
 8005a72:	4b0b      	ldr	r3, [pc, #44]	; (8005aa0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005a74:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005a76:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005a78:	d3f6      	bcc.n	8005a68 <CopyDataInit>
	ldr	r2, =_sbss
 8005a7a:	4a0a      	ldr	r2, [pc, #40]	; (8005aa4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005a7c:	e002      	b.n	8005a84 <LoopFillZerobss>

08005a7e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005a7e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005a80:	f842 3b04 	str.w	r3, [r2], #4

08005a84 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005a84:	4b08      	ldr	r3, [pc, #32]	; (8005aa8 <LoopForever+0x16>)
	cmp	r2, r3
 8005a86:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005a88:	d3f9      	bcc.n	8005a7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005a8a:	f005 fcf5 	bl	800b478 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005a8e:	f7ff fc29 	bl	80052e4 <main>

08005a92 <LoopForever>:

LoopForever:
    b LoopForever
 8005a92:	e7fe      	b.n	8005a92 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005a94:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8005a98:	08010a08 	.word	0x08010a08
	ldr	r0, =_sdata
 8005a9c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005aa0:	20000700 	.word	0x20000700
	ldr	r2, =_sbss
 8005aa4:	20000700 	.word	0x20000700
	ldr	r3, = _ebss
 8005aa8:	20002a08 	.word	0x20002a08

08005aac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005aac:	e7fe      	b.n	8005aac <ADC1_2_IRQHandler>

08005aae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005aae:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005ab0:	2003      	movs	r0, #3
 8005ab2:	f000 f831 	bl	8005b18 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005ab6:	2000      	movs	r0, #0
 8005ab8:	f7ff feba 	bl	8005830 <HAL_InitTick>
 8005abc:	b110      	cbz	r0, 8005ac4 <HAL_Init+0x16>
  {
    status = HAL_ERROR;
 8005abe:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 8005ac0:	4620      	mov	r0, r4
 8005ac2:	bd10      	pop	{r4, pc}
 8005ac4:	4604      	mov	r4, r0
    HAL_MspInit();
 8005ac6:	f7ff fc5b 	bl	8005380 <HAL_MspInit>
 8005aca:	e7f9      	b.n	8005ac0 <HAL_Init+0x12>

08005acc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8005acc:	4b03      	ldr	r3, [pc, #12]	; (8005adc <HAL_IncTick+0x10>)
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	4a03      	ldr	r2, [pc, #12]	; (8005ae0 <HAL_IncTick+0x14>)
 8005ad2:	6811      	ldr	r1, [r2, #0]
 8005ad4:	440b      	add	r3, r1
 8005ad6:	6013      	str	r3, [r2, #0]
}
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop
 8005adc:	20000520 	.word	0x20000520
 8005ae0:	200029b4 	.word	0x200029b4

08005ae4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005ae4:	4b01      	ldr	r3, [pc, #4]	; (8005aec <HAL_GetTick+0x8>)
 8005ae6:	6818      	ldr	r0, [r3, #0]
}
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	200029b4 	.word	0x200029b4

08005af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005af0:	b538      	push	{r3, r4, r5, lr}
 8005af2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005af4:	f7ff fff6 	bl	8005ae4 <HAL_GetTick>
 8005af8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005afa:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005afe:	d002      	beq.n	8005b06 <HAL_Delay+0x16>
  {
    wait += (uint32_t)uwTickFreq;
 8005b00:	4b04      	ldr	r3, [pc, #16]	; (8005b14 <HAL_Delay+0x24>)
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005b06:	f7ff ffed 	bl	8005ae4 <HAL_GetTick>
 8005b0a:	1b40      	subs	r0, r0, r5
 8005b0c:	42a0      	cmp	r0, r4
 8005b0e:	d3fa      	bcc.n	8005b06 <HAL_Delay+0x16>
  {
  }
}
 8005b10:	bd38      	pop	{r3, r4, r5, pc}
 8005b12:	bf00      	nop
 8005b14:	20000520 	.word	0x20000520

08005b18 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b18:	4a07      	ldr	r2, [pc, #28]	; (8005b38 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005b1a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b1c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005b20:	041b      	lsls	r3, r3, #16
 8005b22:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b24:	0200      	lsls	r0, r0, #8
 8005b26:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b2a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8005b2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005b30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8005b34:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005b36:	4770      	bx	lr
 8005b38:	e000ed00 	.word	0xe000ed00

08005b3c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b3c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b3e:	4b17      	ldr	r3, [pc, #92]	; (8005b9c <HAL_NVIC_SetPriority+0x60>)
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b46:	f1c3 0407 	rsb	r4, r3, #7
 8005b4a:	2c04      	cmp	r4, #4
 8005b4c:	bf28      	it	cs
 8005b4e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b50:	1d1d      	adds	r5, r3, #4
 8005b52:	2d06      	cmp	r5, #6
 8005b54:	d918      	bls.n	8005b88 <HAL_NVIC_SetPriority+0x4c>
 8005b56:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b58:	f04f 35ff 	mov.w	r5, #4294967295
 8005b5c:	fa05 f404 	lsl.w	r4, r5, r4
 8005b60:	ea21 0104 	bic.w	r1, r1, r4
 8005b64:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b66:	fa05 f303 	lsl.w	r3, r5, r3
 8005b6a:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b6e:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8005b70:	2800      	cmp	r0, #0
 8005b72:	db0b      	blt.n	8005b8c <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b74:	0109      	lsls	r1, r1, #4
 8005b76:	b2c9      	uxtb	r1, r1
 8005b78:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8005b7c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8005b80:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005b84:	bc30      	pop	{r4, r5}
 8005b86:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b88:	2300      	movs	r3, #0
 8005b8a:	e7e5      	b.n	8005b58 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b8c:	f000 000f 	and.w	r0, r0, #15
 8005b90:	0109      	lsls	r1, r1, #4
 8005b92:	b2c9      	uxtb	r1, r1
 8005b94:	4b02      	ldr	r3, [pc, #8]	; (8005ba0 <HAL_NVIC_SetPriority+0x64>)
 8005b96:	5419      	strb	r1, [r3, r0]
 8005b98:	e7f4      	b.n	8005b84 <HAL_NVIC_SetPriority+0x48>
 8005b9a:	bf00      	nop
 8005b9c:	e000ed00 	.word	0xe000ed00
 8005ba0:	e000ed14 	.word	0xe000ed14

08005ba4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005ba4:	2800      	cmp	r0, #0
 8005ba6:	db07      	blt.n	8005bb8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ba8:	f000 021f 	and.w	r2, r0, #31
 8005bac:	0940      	lsrs	r0, r0, #5
 8005bae:	2301      	movs	r3, #1
 8005bb0:	4093      	lsls	r3, r2
 8005bb2:	4a02      	ldr	r2, [pc, #8]	; (8005bbc <HAL_NVIC_EnableIRQ+0x18>)
 8005bb4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	e000e100 	.word	0xe000e100

08005bc0 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	db0c      	blt.n	8005bde <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bc4:	f000 021f 	and.w	r2, r0, #31
 8005bc8:	0940      	lsrs	r0, r0, #5
 8005bca:	2301      	movs	r3, #1
 8005bcc:	4093      	lsls	r3, r2
 8005bce:	3020      	adds	r0, #32
 8005bd0:	4a03      	ldr	r2, [pc, #12]	; (8005be0 <HAL_NVIC_DisableIRQ+0x20>)
 8005bd2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005bd6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005bda:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8005bde:	4770      	bx	lr
 8005be0:	e000e100 	.word	0xe000e100

08005be4 <HAL_DMA_Abort>:
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005be4:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b02      	cmp	r3, #2
 8005bec:	d006      	beq.n	8005bfc <HAL_DMA_Abort+0x18>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bee:	2304      	movs	r3, #4
 8005bf0:	63c3      	str	r3, [r0, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8005bf8:	2001      	movs	r0, #1
 8005bfa:	4770      	bx	lr
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bfc:	6802      	ldr	r2, [r0, #0]
 8005bfe:	6813      	ldr	r3, [r2, #0]
 8005c00:	f023 030e 	bic.w	r3, r3, #14
 8005c04:	6013      	str	r3, [r2, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c06:	6802      	ldr	r2, [r0, #0]
 8005c08:	6813      	ldr	r3, [r2, #0]
 8005c0a:	f023 0301 	bic.w	r3, r3, #1
 8005c0e:	6013      	str	r3, [r2, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005c10:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005c12:	f003 031c 	and.w	r3, r3, #28
 8005c16:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005c18:	2201      	movs	r2, #1
 8005c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c1e:	604b      	str	r3, [r1, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c20:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c24:	2300      	movs	r3, #0
 8005c26:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24

    return status;
 8005c2a:	4618      	mov	r0, r3
  }
}
 8005c2c:	4770      	bx	lr

08005c2e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c2e:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005c30:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d003      	beq.n	8005c42 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c3a:	2304      	movs	r3, #4
 8005c3c:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 8005c3e:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8005c40:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c42:	6802      	ldr	r2, [r0, #0]
 8005c44:	6813      	ldr	r3, [r2, #0]
 8005c46:	f023 030e 	bic.w	r3, r3, #14
 8005c4a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8005c4c:	6802      	ldr	r2, [r0, #0]
 8005c4e:	6813      	ldr	r3, [r2, #0]
 8005c50:	f023 0301 	bic.w	r3, r3, #1
 8005c54:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005c56:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005c58:	f003 031c 	and.w	r3, r3, #28
 8005c5c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005c5e:	2201      	movs	r2, #1
 8005c60:	fa02 f303 	lsl.w	r3, r2, r3
 8005c64:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005c66:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8005c70:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005c72:	b113      	cbz	r3, 8005c7a <HAL_DMA_Abort_IT+0x4c>
      hdma->XferAbortCallback(hdma);
 8005c74:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8005c76:	2000      	movs	r0, #0
 8005c78:	e7e2      	b.n	8005c40 <HAL_DMA_Abort_IT+0x12>
 8005c7a:	2000      	movs	r0, #0
 8005c7c:	e7e0      	b.n	8005c40 <HAL_DMA_Abort_IT+0x12>

08005c7e <HAL_DMA_GetState>:
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  /* Return DMA handle state */
  return hdma->State;
 8005c7e:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 8005c82:	4770      	bx	lr

08005c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c86:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8005c88:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005c8a:	e03f      	b.n	8005d0c <HAL_GPIO_Init+0x88>

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005c8c:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005c8e:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8005c92:	f3c5 04c0 	ubfx	r4, r5, #3, #1
 8005c96:	409c      	lsls	r4, r3
 8005c98:	4334      	orrs	r4, r6
        GPIOx->ASCR = temp;
 8005c9a:	62c4      	str	r4, [r0, #44]	; 0x2c
 8005c9c:	e05f      	b.n	8005d5e <HAL_GPIO_Init+0xda>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c9e:	2406      	movs	r4, #6
 8005ca0:	e000      	b.n	8005ca4 <HAL_GPIO_Init+0x20>
 8005ca2:	2400      	movs	r4, #0
 8005ca4:	40b4      	lsls	r4, r6
 8005ca6:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005ca8:	3502      	adds	r5, #2
 8005caa:	4e65      	ldr	r6, [pc, #404]	; (8005e40 <HAL_GPIO_Init+0x1bc>)
 8005cac:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005cb0:	4c64      	ldr	r4, [pc, #400]	; (8005e44 <HAL_GPIO_Init+0x1c0>)
 8005cb2:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8005cb4:	43d4      	mvns	r4, r2
 8005cb6:	ea25 0602 	bic.w	r6, r5, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005cba:	684f      	ldr	r7, [r1, #4]
 8005cbc:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8005cc0:	d001      	beq.n	8005cc6 <HAL_GPIO_Init+0x42>
        {
          temp |= iocurrent;
 8005cc2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 8005cc6:	4d5f      	ldr	r5, [pc, #380]	; (8005e44 <HAL_GPIO_Init+0x1c0>)
 8005cc8:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR1;
 8005cca:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8005ccc:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005cd0:	684f      	ldr	r7, [r1, #4]
 8005cd2:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8005cd6:	d001      	beq.n	8005cdc <HAL_GPIO_Init+0x58>
        {
          temp |= iocurrent;
 8005cd8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8005cdc:	4d59      	ldr	r5, [pc, #356]	; (8005e44 <HAL_GPIO_Init+0x1c0>)
 8005cde:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ce0:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 8005ce2:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ce6:	684f      	ldr	r7, [r1, #4]
 8005ce8:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8005cec:	d001      	beq.n	8005cf2 <HAL_GPIO_Init+0x6e>
        {
          temp |= iocurrent;
 8005cee:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8005cf2:	4d54      	ldr	r5, [pc, #336]	; (8005e44 <HAL_GPIO_Init+0x1c0>)
 8005cf4:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8005cf6:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8005cf8:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005cfa:	684e      	ldr	r6, [r1, #4]
 8005cfc:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8005d00:	d001      	beq.n	8005d06 <HAL_GPIO_Init+0x82>
        {
          temp |= iocurrent;
 8005d02:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR1 = temp;
 8005d06:	4a4f      	ldr	r2, [pc, #316]	; (8005e44 <HAL_GPIO_Init+0x1c0>)
 8005d08:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 8005d0a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d0c:	680a      	ldr	r2, [r1, #0]
 8005d0e:	fa32 f403 	lsrs.w	r4, r2, r3
 8005d12:	f000 8092 	beq.w	8005e3a <HAL_GPIO_Init+0x1b6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005d16:	2401      	movs	r4, #1
 8005d18:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 8005d1a:	4022      	ands	r2, r4
 8005d1c:	d0f5      	beq.n	8005d0a <HAL_GPIO_Init+0x86>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005d1e:	684d      	ldr	r5, [r1, #4]
 8005d20:	1e6e      	subs	r6, r5, #1
 8005d22:	2e01      	cmp	r6, #1
 8005d24:	d903      	bls.n	8005d2e <HAL_GPIO_Init+0xaa>
 8005d26:	2d11      	cmp	r5, #17
 8005d28:	d001      	beq.n	8005d2e <HAL_GPIO_Init+0xaa>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d2a:	2d12      	cmp	r5, #18
 8005d2c:	d112      	bne.n	8005d54 <HAL_GPIO_Init+0xd0>
        temp = GPIOx->OSPEEDR;
 8005d2e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005d30:	005f      	lsls	r7, r3, #1
 8005d32:	2503      	movs	r5, #3
 8005d34:	40bd      	lsls	r5, r7
 8005d36:	ea26 0605 	bic.w	r6, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005d3a:	68cd      	ldr	r5, [r1, #12]
 8005d3c:	40bd      	lsls	r5, r7
 8005d3e:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8005d40:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8005d42:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005d44:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005d48:	684d      	ldr	r5, [r1, #4]
 8005d4a:	f3c5 1500 	ubfx	r5, r5, #4, #1
 8005d4e:	409d      	lsls	r5, r3
 8005d50:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8005d52:	6045      	str	r5, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005d54:	684d      	ldr	r5, [r1, #4]
 8005d56:	f005 0603 	and.w	r6, r5, #3
 8005d5a:	2e03      	cmp	r6, #3
 8005d5c:	d096      	beq.n	8005c8c <HAL_GPIO_Init+0x8>
      temp = GPIOx->PUPDR;
 8005d5e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005d60:	005e      	lsls	r6, r3, #1
 8005d62:	2503      	movs	r5, #3
 8005d64:	40b5      	lsls	r5, r6
 8005d66:	43ec      	mvns	r4, r5
 8005d68:	ea27 0705 	bic.w	r7, r7, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005d6c:	688d      	ldr	r5, [r1, #8]
 8005d6e:	40b5      	lsls	r5, r6
 8005d70:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8005d72:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d74:	684d      	ldr	r5, [r1, #4]
 8005d76:	2d02      	cmp	r5, #2
 8005d78:	d001      	beq.n	8005d7e <HAL_GPIO_Init+0xfa>
 8005d7a:	2d12      	cmp	r5, #18
 8005d7c:	d113      	bne.n	8005da6 <HAL_GPIO_Init+0x122>
        temp = GPIOx->AFR[position >> 3u];
 8005d7e:	08df      	lsrs	r7, r3, #3
 8005d80:	3708      	adds	r7, #8
 8005d82:	f850 e027 	ldr.w	lr, [r0, r7, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005d86:	f003 0507 	and.w	r5, r3, #7
 8005d8a:	ea4f 0c85 	mov.w	ip, r5, lsl #2
 8005d8e:	250f      	movs	r5, #15
 8005d90:	fa05 f50c 	lsl.w	r5, r5, ip
 8005d94:	ea2e 0e05 	bic.w	lr, lr, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005d98:	690d      	ldr	r5, [r1, #16]
 8005d9a:	fa05 f50c 	lsl.w	r5, r5, ip
 8005d9e:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3u] = temp;
 8005da2:	f840 5027 	str.w	r5, [r0, r7, lsl #2]
      temp = GPIOx->MODER;
 8005da6:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005da8:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005daa:	684c      	ldr	r4, [r1, #4]
 8005dac:	f004 0403 	and.w	r4, r4, #3
 8005db0:	40b4      	lsls	r4, r6
 8005db2:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 8005db4:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005db6:	684c      	ldr	r4, [r1, #4]
 8005db8:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8005dbc:	d0a5      	beq.n	8005d0a <HAL_GPIO_Init+0x86>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005dbe:	4c22      	ldr	r4, [pc, #136]	; (8005e48 <HAL_GPIO_Init+0x1c4>)
 8005dc0:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8005dc2:	f045 0501 	orr.w	r5, r5, #1
 8005dc6:	6625      	str	r5, [r4, #96]	; 0x60
 8005dc8:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8005dca:	f004 0401 	and.w	r4, r4, #1
 8005dce:	9401      	str	r4, [sp, #4]
 8005dd0:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8005dd2:	089d      	lsrs	r5, r3, #2
 8005dd4:	1cae      	adds	r6, r5, #2
 8005dd6:	4c1a      	ldr	r4, [pc, #104]	; (8005e40 <HAL_GPIO_Init+0x1bc>)
 8005dd8:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005ddc:	f003 0403 	and.w	r4, r3, #3
 8005de0:	00a6      	lsls	r6, r4, #2
 8005de2:	240f      	movs	r4, #15
 8005de4:	40b4      	lsls	r4, r6
 8005de6:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005dea:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8005dee:	f43f af58 	beq.w	8005ca2 <HAL_GPIO_Init+0x1e>
 8005df2:	4c16      	ldr	r4, [pc, #88]	; (8005e4c <HAL_GPIO_Init+0x1c8>)
 8005df4:	42a0      	cmp	r0, r4
 8005df6:	d016      	beq.n	8005e26 <HAL_GPIO_Init+0x1a2>
 8005df8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005dfc:	42a0      	cmp	r0, r4
 8005dfe:	d014      	beq.n	8005e2a <HAL_GPIO_Init+0x1a6>
 8005e00:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005e04:	42a0      	cmp	r0, r4
 8005e06:	d012      	beq.n	8005e2e <HAL_GPIO_Init+0x1aa>
 8005e08:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005e0c:	42a0      	cmp	r0, r4
 8005e0e:	d010      	beq.n	8005e32 <HAL_GPIO_Init+0x1ae>
 8005e10:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005e14:	42a0      	cmp	r0, r4
 8005e16:	d00e      	beq.n	8005e36 <HAL_GPIO_Init+0x1b2>
 8005e18:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005e1c:	42a0      	cmp	r0, r4
 8005e1e:	f43f af3e 	beq.w	8005c9e <HAL_GPIO_Init+0x1a>
 8005e22:	2407      	movs	r4, #7
 8005e24:	e73e      	b.n	8005ca4 <HAL_GPIO_Init+0x20>
 8005e26:	2401      	movs	r4, #1
 8005e28:	e73c      	b.n	8005ca4 <HAL_GPIO_Init+0x20>
 8005e2a:	2402      	movs	r4, #2
 8005e2c:	e73a      	b.n	8005ca4 <HAL_GPIO_Init+0x20>
 8005e2e:	2403      	movs	r4, #3
 8005e30:	e738      	b.n	8005ca4 <HAL_GPIO_Init+0x20>
 8005e32:	2404      	movs	r4, #4
 8005e34:	e736      	b.n	8005ca4 <HAL_GPIO_Init+0x20>
 8005e36:	2405      	movs	r4, #5
 8005e38:	e734      	b.n	8005ca4 <HAL_GPIO_Init+0x20>
  }
}
 8005e3a:	b003      	add	sp, #12
 8005e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	40010000 	.word	0x40010000
 8005e44:	40010400 	.word	0x40010400
 8005e48:	40021000 	.word	0x40021000
 8005e4c:	48000400 	.word	0x48000400

08005e50 <HAL_GPIO_DeInit>:
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 8005e50:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005e52:	fa31 f203 	lsrs.w	r2, r1, r3
 8005e56:	f000 8089 	beq.w	8005f6c <HAL_GPIO_DeInit+0x11c>
{
 8005e5a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e5c:	e031      	b.n	8005ec2 <HAL_GPIO_DeInit+0x72>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005e5e:	2606      	movs	r6, #6
 8005e60:	e000      	b.n	8005e64 <HAL_GPIO_DeInit+0x14>
 8005e62:	2600      	movs	r6, #0
 8005e64:	fa06 f404 	lsl.w	r4, r6, r4
 8005e68:	42ac      	cmp	r4, r5
 8005e6a:	d063      	beq.n	8005f34 <HAL_GPIO_DeInit+0xe4>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005e6c:	6805      	ldr	r5, [r0, #0]
 8005e6e:	005c      	lsls	r4, r3, #1
 8005e70:	2603      	movs	r6, #3
 8005e72:	fa06 f404 	lsl.w	r4, r6, r4
 8005e76:	4325      	orrs	r5, r4
 8005e78:	6005      	str	r5, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005e7a:	fa23 f506 	lsr.w	r5, r3, r6
 8005e7e:	3508      	adds	r5, #8
 8005e80:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8005e84:	f003 0707 	and.w	r7, r3, #7
 8005e88:	ea4f 0c87 	mov.w	ip, r7, lsl #2
 8005e8c:	270f      	movs	r7, #15
 8005e8e:	fa07 f70c 	lsl.w	r7, r7, ip
 8005e92:	ea26 0607 	bic.w	r6, r6, r7
 8005e96:	f840 6025 	str.w	r6, [r0, r5, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005e9a:	6885      	ldr	r5, [r0, #8]
 8005e9c:	ea25 0504 	bic.w	r5, r5, r4
 8005ea0:	6085      	str	r5, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ea2:	6845      	ldr	r5, [r0, #4]
 8005ea4:	ea25 0502 	bic.w	r5, r5, r2
 8005ea8:	6045      	str	r5, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005eaa:	68c5      	ldr	r5, [r0, #12]
 8005eac:	ea25 0404 	bic.w	r4, r5, r4
 8005eb0:	60c4      	str	r4, [r0, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8005eb2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8005eb4:	ea24 0202 	bic.w	r2, r4, r2
 8005eb8:	62c2      	str	r2, [r0, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8005eba:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 8005ebc:	fa31 f203 	lsrs.w	r2, r1, r3
 8005ec0:	d053      	beq.n	8005f6a <HAL_GPIO_DeInit+0x11a>
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 8005ec6:	ea12 0e01 	ands.w	lr, r2, r1
 8005eca:	d0f6      	beq.n	8005eba <HAL_GPIO_DeInit+0x6a>
      tmp = SYSCFG->EXTICR[position >> 2u];
 8005ecc:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8005ed0:	f10c 0502 	add.w	r5, ip, #2
 8005ed4:	4c26      	ldr	r4, [pc, #152]	; (8005f70 <HAL_GPIO_DeInit+0x120>)
 8005ed6:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005eda:	f003 0403 	and.w	r4, r3, #3
 8005ede:	00a4      	lsls	r4, r4, #2
 8005ee0:	260f      	movs	r6, #15
 8005ee2:	fa06 f704 	lsl.w	r7, r6, r4
 8005ee6:	403d      	ands	r5, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005ee8:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8005eec:	d0b9      	beq.n	8005e62 <HAL_GPIO_DeInit+0x12>
 8005eee:	4e21      	ldr	r6, [pc, #132]	; (8005f74 <HAL_GPIO_DeInit+0x124>)
 8005ef0:	42b0      	cmp	r0, r6
 8005ef2:	d015      	beq.n	8005f20 <HAL_GPIO_DeInit+0xd0>
 8005ef4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8005ef8:	42b0      	cmp	r0, r6
 8005efa:	d013      	beq.n	8005f24 <HAL_GPIO_DeInit+0xd4>
 8005efc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8005f00:	42b0      	cmp	r0, r6
 8005f02:	d011      	beq.n	8005f28 <HAL_GPIO_DeInit+0xd8>
 8005f04:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8005f08:	42b0      	cmp	r0, r6
 8005f0a:	d00f      	beq.n	8005f2c <HAL_GPIO_DeInit+0xdc>
 8005f0c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8005f10:	42b0      	cmp	r0, r6
 8005f12:	d00d      	beq.n	8005f30 <HAL_GPIO_DeInit+0xe0>
 8005f14:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8005f18:	42b0      	cmp	r0, r6
 8005f1a:	d0a0      	beq.n	8005e5e <HAL_GPIO_DeInit+0xe>
 8005f1c:	2607      	movs	r6, #7
 8005f1e:	e7a1      	b.n	8005e64 <HAL_GPIO_DeInit+0x14>
 8005f20:	2601      	movs	r6, #1
 8005f22:	e79f      	b.n	8005e64 <HAL_GPIO_DeInit+0x14>
 8005f24:	2602      	movs	r6, #2
 8005f26:	e79d      	b.n	8005e64 <HAL_GPIO_DeInit+0x14>
 8005f28:	2603      	movs	r6, #3
 8005f2a:	e79b      	b.n	8005e64 <HAL_GPIO_DeInit+0x14>
 8005f2c:	2604      	movs	r6, #4
 8005f2e:	e799      	b.n	8005e64 <HAL_GPIO_DeInit+0x14>
 8005f30:	2605      	movs	r6, #5
 8005f32:	e797      	b.n	8005e64 <HAL_GPIO_DeInit+0x14>
        EXTI->IMR1 &= ~(iocurrent);
 8005f34:	4c10      	ldr	r4, [pc, #64]	; (8005f78 <HAL_GPIO_DeInit+0x128>)
 8005f36:	6825      	ldr	r5, [r4, #0]
 8005f38:	ea25 050e 	bic.w	r5, r5, lr
 8005f3c:	6025      	str	r5, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005f3e:	6865      	ldr	r5, [r4, #4]
 8005f40:	ea25 050e 	bic.w	r5, r5, lr
 8005f44:	6065      	str	r5, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8005f46:	68a5      	ldr	r5, [r4, #8]
 8005f48:	ea25 050e 	bic.w	r5, r5, lr
 8005f4c:	60a5      	str	r5, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8005f4e:	68e5      	ldr	r5, [r4, #12]
 8005f50:	ea25 050e 	bic.w	r5, r5, lr
 8005f54:	60e5      	str	r5, [r4, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005f56:	4d06      	ldr	r5, [pc, #24]	; (8005f70 <HAL_GPIO_DeInit+0x120>)
 8005f58:	f10c 0402 	add.w	r4, ip, #2
 8005f5c:	f855 6024 	ldr.w	r6, [r5, r4, lsl #2]
 8005f60:	ea26 0607 	bic.w	r6, r6, r7
 8005f64:	f845 6024 	str.w	r6, [r5, r4, lsl #2]
 8005f68:	e780      	b.n	8005e6c <HAL_GPIO_DeInit+0x1c>
  }
}
 8005f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	40010000 	.word	0x40010000
 8005f74:	48000400 	.word	0x48000400
 8005f78:	40010400 	.word	0x40010400

08005f7c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005f7c:	b10a      	cbz	r2, 8005f82 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f7e:	6181      	str	r1, [r0, #24]
 8005f80:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f82:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8005f84:	4770      	bx	lr

08005f86 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005f86:	4770      	bx	lr

08005f88 <HAL_GPIO_EXTI_IRQHandler>:
{
 8005f88:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005f8a:	4b05      	ldr	r3, [pc, #20]	; (8005fa0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8005f8c:	695b      	ldr	r3, [r3, #20]
 8005f8e:	4203      	tst	r3, r0
 8005f90:	d100      	bne.n	8005f94 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 8005f92:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005f94:	4b02      	ldr	r3, [pc, #8]	; (8005fa0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8005f96:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005f98:	f7ff fff5 	bl	8005f86 <HAL_GPIO_EXTI_Callback>
}
 8005f9c:	e7f9      	b.n	8005f92 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8005f9e:	bf00      	nop
 8005fa0:	40010400 	.word	0x40010400

08005fa4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005fa4:	6803      	ldr	r3, [r0, #0]
 8005fa6:	699a      	ldr	r2, [r3, #24]
 8005fa8:	f012 0f02 	tst.w	r2, #2
 8005fac:	d001      	beq.n	8005fb2 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005fae:	2200      	movs	r2, #0
 8005fb0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fb2:	6803      	ldr	r3, [r0, #0]
 8005fb4:	699a      	ldr	r2, [r3, #24]
 8005fb6:	f012 0f01 	tst.w	r2, #1
 8005fba:	d103      	bne.n	8005fc4 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005fbc:	699a      	ldr	r2, [r3, #24]
 8005fbe:	f042 0201 	orr.w	r2, r2, #1
 8005fc2:	619a      	str	r2, [r3, #24]
  }
}
 8005fc4:	4770      	bx	lr

08005fc6 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005fc6:	b470      	push	{r4, r5, r6}
 8005fc8:	9e03      	ldr	r6, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8005fca:	6805      	ldr	r5, [r0, #0]
 8005fcc:	6868      	ldr	r0, [r5, #4]
 8005fce:	0d74      	lsrs	r4, r6, #21
 8005fd0:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8005fd4:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8005fd8:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8005fdc:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8005fe0:	f044 0403 	orr.w	r4, r4, #3
 8005fe4:	ea20 0004 	bic.w	r0, r0, r4
 8005fe8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005fec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005ff0:	4319      	orrs	r1, r3
 8005ff2:	4331      	orrs	r1, r6
 8005ff4:	4301      	orrs	r1, r0
 8005ff6:	6069      	str	r1, [r5, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005ff8:	bc70      	pop	{r4, r5, r6}
 8005ffa:	4770      	bx	lr

08005ffc <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005ffc:	f011 0f01 	tst.w	r1, #1
 8006000:	d009      	beq.n	8006016 <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006002:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006006:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800600a:	2b28      	cmp	r3, #40	; 0x28
 800600c:	d001      	beq.n	8006012 <I2C_Disable_IRQ+0x16>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800600e:	23f2      	movs	r3, #242	; 0xf2
 8006010:	e002      	b.n	8006018 <I2C_Disable_IRQ+0x1c>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006012:	2342      	movs	r3, #66	; 0x42
 8006014:	e000      	b.n	8006018 <I2C_Disable_IRQ+0x1c>
  uint32_t tmpisr = 0U;
 8006016:	2300      	movs	r3, #0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006018:	f011 0f02 	tst.w	r1, #2
 800601c:	d029      	beq.n	8006072 <I2C_Disable_IRQ+0x76>
{
 800601e:	b410      	push	{r4}
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006020:	f043 0444 	orr.w	r4, r3, #68	; 0x44

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006024:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8006028:	f002 0228 	and.w	r2, r2, #40	; 0x28
 800602c:	2a28      	cmp	r2, #40	; 0x28
 800602e:	d012      	beq.n	8006056 <I2C_Disable_IRQ+0x5a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006030:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006034:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8006038:	d10f      	bne.n	800605a <I2C_Disable_IRQ+0x5e>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800603a:	2910      	cmp	r1, #16
 800603c:	d010      	beq.n	8006060 <I2C_Disable_IRQ+0x64>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800603e:	2920      	cmp	r1, #32
 8006040:	d011      	beq.n	8006066 <I2C_Disable_IRQ+0x6a>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006042:	2940      	cmp	r1, #64	; 0x40
 8006044:	d012      	beq.n	800606c <I2C_Disable_IRQ+0x70>
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006046:	6801      	ldr	r1, [r0, #0]
 8006048:	680a      	ldr	r2, [r1, #0]
 800604a:	ea22 0303 	bic.w	r3, r2, r3
 800604e:	600b      	str	r3, [r1, #0]
}
 8006050:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006054:	4770      	bx	lr
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006056:	4623      	mov	r3, r4
 8006058:	e7ec      	b.n	8006034 <I2C_Disable_IRQ+0x38>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800605a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800605e:	e7ec      	b.n	800603a <I2C_Disable_IRQ+0x3e>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006060:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8006064:	e7eb      	b.n	800603e <I2C_Disable_IRQ+0x42>
    tmpisr |= I2C_IT_STOPI;
 8006066:	f043 0320 	orr.w	r3, r3, #32
 800606a:	e7ea      	b.n	8006042 <I2C_Disable_IRQ+0x46>
    tmpisr |= I2C_IT_TCI;
 800606c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006070:	e7e9      	b.n	8006046 <I2C_Disable_IRQ+0x4a>
  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006072:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8006076:	d10b      	bne.n	8006090 <I2C_Disable_IRQ+0x94>
  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006078:	2910      	cmp	r1, #16
 800607a:	d00c      	beq.n	8006096 <I2C_Disable_IRQ+0x9a>
  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800607c:	2920      	cmp	r1, #32
 800607e:	d00d      	beq.n	800609c <I2C_Disable_IRQ+0xa0>
  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006080:	2940      	cmp	r1, #64	; 0x40
 8006082:	d00e      	beq.n	80060a2 <I2C_Disable_IRQ+0xa6>
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006084:	6801      	ldr	r1, [r0, #0]
 8006086:	680a      	ldr	r2, [r1, #0]
 8006088:	ea22 0303 	bic.w	r3, r2, r3
 800608c:	600b      	str	r3, [r1, #0]
 800608e:	4770      	bx	lr
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006090:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006094:	e7f0      	b.n	8006078 <I2C_Disable_IRQ+0x7c>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006096:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800609a:	e7ef      	b.n	800607c <I2C_Disable_IRQ+0x80>
    tmpisr |= I2C_IT_STOPI;
 800609c:	f043 0320 	orr.w	r3, r3, #32
 80060a0:	e7ee      	b.n	8006080 <I2C_Disable_IRQ+0x84>
    tmpisr |= I2C_IT_TCI;
 80060a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060a6:	e7ed      	b.n	8006084 <I2C_Disable_IRQ+0x88>

080060a8 <I2C_IsAcknowledgeFailed>:
{
 80060a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060aa:	4605      	mov	r5, r0
 80060ac:	460e      	mov	r6, r1
 80060ae:	4617      	mov	r7, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060b0:	6803      	ldr	r3, [r0, #0]
 80060b2:	699b      	ldr	r3, [r3, #24]
 80060b4:	f013 0f10 	tst.w	r3, #16
 80060b8:	d101      	bne.n	80060be <I2C_IsAcknowledgeFailed+0x16>
  return HAL_OK;
 80060ba:	2000      	movs	r0, #0
}
 80060bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060be:	682b      	ldr	r3, [r5, #0]
 80060c0:	699c      	ldr	r4, [r3, #24]
 80060c2:	f014 0f20 	tst.w	r4, #32
 80060c6:	d117      	bne.n	80060f8 <I2C_IsAcknowledgeFailed+0x50>
      if (Timeout != HAL_MAX_DELAY)
 80060c8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80060cc:	d0f7      	beq.n	80060be <I2C_IsAcknowledgeFailed+0x16>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060ce:	f7ff fd09 	bl	8005ae4 <HAL_GetTick>
 80060d2:	1bc0      	subs	r0, r0, r7
 80060d4:	42b0      	cmp	r0, r6
 80060d6:	d801      	bhi.n	80060dc <I2C_IsAcknowledgeFailed+0x34>
 80060d8:	2e00      	cmp	r6, #0
 80060da:	d1f0      	bne.n	80060be <I2C_IsAcknowledgeFailed+0x16>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060dc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80060de:	f043 0320 	orr.w	r3, r3, #32
 80060e2:	646b      	str	r3, [r5, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80060e4:	2320      	movs	r3, #32
 80060e6:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ea:	2300      	movs	r3, #0
 80060ec:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80060f0:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          return HAL_ERROR;
 80060f4:	2001      	movs	r0, #1
 80060f6:	e7e1      	b.n	80060bc <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060f8:	2210      	movs	r2, #16
 80060fa:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060fc:	682b      	ldr	r3, [r5, #0]
 80060fe:	2420      	movs	r4, #32
 8006100:	61dc      	str	r4, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8006102:	4628      	mov	r0, r5
 8006104:	f7ff ff4e 	bl	8005fa4 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8006108:	682a      	ldr	r2, [r5, #0]
 800610a:	6853      	ldr	r3, [r2, #4]
 800610c:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8006110:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8006114:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8006118:	f023 0301 	bic.w	r3, r3, #1
 800611c:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800611e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8006120:	f043 0304 	orr.w	r3, r3, #4
 8006124:	646b      	str	r3, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006126:	f885 4041 	strb.w	r4, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800612a:	2300      	movs	r3, #0
 800612c:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006130:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
    return HAL_ERROR;
 8006134:	2001      	movs	r0, #1
 8006136:	e7c1      	b.n	80060bc <I2C_IsAcknowledgeFailed+0x14>

08006138 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8006138:	b570      	push	{r4, r5, r6, lr}
 800613a:	4604      	mov	r4, r0
 800613c:	460d      	mov	r5, r1
 800613e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006140:	6823      	ldr	r3, [r4, #0]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	f013 0f02 	tst.w	r3, #2
 8006148:	d11d      	bne.n	8006186 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800614a:	4632      	mov	r2, r6
 800614c:	4629      	mov	r1, r5
 800614e:	4620      	mov	r0, r4
 8006150:	f7ff ffaa 	bl	80060a8 <I2C_IsAcknowledgeFailed>
 8006154:	b9c8      	cbnz	r0, 800618a <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8006156:	f1b5 3fff 	cmp.w	r5, #4294967295
 800615a:	d0f1      	beq.n	8006140 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800615c:	f7ff fcc2 	bl	8005ae4 <HAL_GetTick>
 8006160:	1b80      	subs	r0, r0, r6
 8006162:	42a8      	cmp	r0, r5
 8006164:	d801      	bhi.n	800616a <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8006166:	2d00      	cmp	r5, #0
 8006168:	d1ea      	bne.n	8006140 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800616a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800616c:	f043 0320 	orr.w	r3, r3, #32
 8006170:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006172:	2320      	movs	r3, #32
 8006174:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006178:	2300      	movs	r3, #0
 800617a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800617e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8006182:	2001      	movs	r0, #1
 8006184:	e000      	b.n	8006188 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 8006186:	2000      	movs	r0, #0
}
 8006188:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800618a:	2001      	movs	r0, #1
 800618c:	e7fc      	b.n	8006188 <I2C_WaitOnTXISFlagUntilTimeout+0x50>

0800618e <I2C_WaitOnFlagUntilTimeout>:
{
 800618e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006192:	4606      	mov	r6, r0
 8006194:	4688      	mov	r8, r1
 8006196:	4617      	mov	r7, r2
 8006198:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800619a:	6834      	ldr	r4, [r6, #0]
 800619c:	69a4      	ldr	r4, [r4, #24]
 800619e:	ea38 0304 	bics.w	r3, r8, r4
 80061a2:	bf0c      	ite	eq
 80061a4:	2401      	moveq	r4, #1
 80061a6:	2400      	movne	r4, #0
 80061a8:	42bc      	cmp	r4, r7
 80061aa:	d118      	bne.n	80061de <I2C_WaitOnFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 80061ac:	f1b5 3fff 	cmp.w	r5, #4294967295
 80061b0:	d0f3      	beq.n	800619a <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061b2:	f7ff fc97 	bl	8005ae4 <HAL_GetTick>
 80061b6:	9b06      	ldr	r3, [sp, #24]
 80061b8:	1ac0      	subs	r0, r0, r3
 80061ba:	42a8      	cmp	r0, r5
 80061bc:	d801      	bhi.n	80061c2 <I2C_WaitOnFlagUntilTimeout+0x34>
 80061be:	2d00      	cmp	r5, #0
 80061c0:	d1eb      	bne.n	800619a <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061c2:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80061c4:	f043 0320 	orr.w	r3, r3, #32
 80061c8:	6473      	str	r3, [r6, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80061ca:	2320      	movs	r3, #32
 80061cc:	f886 3041 	strb.w	r3, [r6, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061d0:	2300      	movs	r3, #0
 80061d2:	f886 3042 	strb.w	r3, [r6, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80061d6:	f886 3040 	strb.w	r3, [r6, #64]	; 0x40
        return HAL_ERROR;
 80061da:	2001      	movs	r0, #1
 80061dc:	e000      	b.n	80061e0 <I2C_WaitOnFlagUntilTimeout+0x52>
  return HAL_OK;
 80061de:	2000      	movs	r0, #0
}
 80061e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080061e4 <I2C_RequestMemoryWrite>:
{
 80061e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061e8:	b082      	sub	sp, #8
 80061ea:	4604      	mov	r4, r0
 80061ec:	4690      	mov	r8, r2
 80061ee:	461d      	mov	r5, r3
 80061f0:	9e08      	ldr	r6, [sp, #32]
 80061f2:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80061f4:	4b19      	ldr	r3, [pc, #100]	; (800625c <I2C_RequestMemoryWrite+0x78>)
 80061f6:	9300      	str	r3, [sp, #0]
 80061f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80061fc:	b2ea      	uxtb	r2, r5
 80061fe:	f7ff fee2 	bl	8005fc6 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006202:	463a      	mov	r2, r7
 8006204:	4631      	mov	r1, r6
 8006206:	4620      	mov	r0, r4
 8006208:	f7ff ff96 	bl	8006138 <I2C_WaitOnTXISFlagUntilTimeout>
 800620c:	b9f8      	cbnz	r0, 800624e <I2C_RequestMemoryWrite+0x6a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800620e:	2d01      	cmp	r5, #1
 8006210:	d10e      	bne.n	8006230 <I2C_RequestMemoryWrite+0x4c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	fa5f f288 	uxtb.w	r2, r8
 8006218:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800621a:	9700      	str	r7, [sp, #0]
 800621c:	4633      	mov	r3, r6
 800621e:	2200      	movs	r2, #0
 8006220:	2180      	movs	r1, #128	; 0x80
 8006222:	4620      	mov	r0, r4
 8006224:	f7ff ffb3 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 8006228:	b9a8      	cbnz	r0, 8006256 <I2C_RequestMemoryWrite+0x72>
}
 800622a:	b002      	add	sp, #8
 800622c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8006236:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006238:	463a      	mov	r2, r7
 800623a:	4631      	mov	r1, r6
 800623c:	4620      	mov	r0, r4
 800623e:	f7ff ff7b 	bl	8006138 <I2C_WaitOnTXISFlagUntilTimeout>
 8006242:	b930      	cbnz	r0, 8006252 <I2C_RequestMemoryWrite+0x6e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006244:	6823      	ldr	r3, [r4, #0]
 8006246:	fa5f f288 	uxtb.w	r2, r8
 800624a:	629a      	str	r2, [r3, #40]	; 0x28
 800624c:	e7e5      	b.n	800621a <I2C_RequestMemoryWrite+0x36>
    return HAL_ERROR;
 800624e:	2001      	movs	r0, #1
 8006250:	e7eb      	b.n	800622a <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 8006252:	2001      	movs	r0, #1
 8006254:	e7e9      	b.n	800622a <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 8006256:	2001      	movs	r0, #1
 8006258:	e7e7      	b.n	800622a <I2C_RequestMemoryWrite+0x46>
 800625a:	bf00      	nop
 800625c:	80002000 	.word	0x80002000

08006260 <I2C_RequestMemoryRead>:
{
 8006260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006264:	b082      	sub	sp, #8
 8006266:	4604      	mov	r4, r0
 8006268:	4690      	mov	r8, r2
 800626a:	461d      	mov	r5, r3
 800626c:	9e08      	ldr	r6, [sp, #32]
 800626e:	9f09      	ldr	r7, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006270:	4b18      	ldr	r3, [pc, #96]	; (80062d4 <I2C_RequestMemoryRead+0x74>)
 8006272:	9300      	str	r3, [sp, #0]
 8006274:	2300      	movs	r3, #0
 8006276:	b2ea      	uxtb	r2, r5
 8006278:	f7ff fea5 	bl	8005fc6 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800627c:	463a      	mov	r2, r7
 800627e:	4631      	mov	r1, r6
 8006280:	4620      	mov	r0, r4
 8006282:	f7ff ff59 	bl	8006138 <I2C_WaitOnTXISFlagUntilTimeout>
 8006286:	b9f8      	cbnz	r0, 80062c8 <I2C_RequestMemoryRead+0x68>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006288:	2d01      	cmp	r5, #1
 800628a:	d10e      	bne.n	80062aa <I2C_RequestMemoryRead+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	fa5f f288 	uxtb.w	r2, r8
 8006292:	629a      	str	r2, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006294:	9700      	str	r7, [sp, #0]
 8006296:	4633      	mov	r3, r6
 8006298:	2200      	movs	r2, #0
 800629a:	2140      	movs	r1, #64	; 0x40
 800629c:	4620      	mov	r0, r4
 800629e:	f7ff ff76 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 80062a2:	b9a8      	cbnz	r0, 80062d0 <I2C_RequestMemoryRead+0x70>
}
 80062a4:	b002      	add	sp, #8
 80062a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	ea4f 2218 	mov.w	r2, r8, lsr #8
 80062b0:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062b2:	463a      	mov	r2, r7
 80062b4:	4631      	mov	r1, r6
 80062b6:	4620      	mov	r0, r4
 80062b8:	f7ff ff3e 	bl	8006138 <I2C_WaitOnTXISFlagUntilTimeout>
 80062bc:	b930      	cbnz	r0, 80062cc <I2C_RequestMemoryRead+0x6c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062be:	6823      	ldr	r3, [r4, #0]
 80062c0:	fa5f f288 	uxtb.w	r2, r8
 80062c4:	629a      	str	r2, [r3, #40]	; 0x28
 80062c6:	e7e5      	b.n	8006294 <I2C_RequestMemoryRead+0x34>
    return HAL_ERROR;
 80062c8:	2001      	movs	r0, #1
 80062ca:	e7eb      	b.n	80062a4 <I2C_RequestMemoryRead+0x44>
      return HAL_ERROR;
 80062cc:	2001      	movs	r0, #1
 80062ce:	e7e9      	b.n	80062a4 <I2C_RequestMemoryRead+0x44>
    return HAL_ERROR;
 80062d0:	2001      	movs	r0, #1
 80062d2:	e7e7      	b.n	80062a4 <I2C_RequestMemoryRead+0x44>
 80062d4:	80002000 	.word	0x80002000

080062d8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80062d8:	b570      	push	{r4, r5, r6, lr}
 80062da:	4605      	mov	r5, r0
 80062dc:	460c      	mov	r4, r1
 80062de:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80062e0:	682b      	ldr	r3, [r5, #0]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	f013 0f20 	tst.w	r3, #32
 80062e8:	d11a      	bne.n	8006320 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80062ea:	4632      	mov	r2, r6
 80062ec:	4621      	mov	r1, r4
 80062ee:	4628      	mov	r0, r5
 80062f0:	f7ff feda 	bl	80060a8 <I2C_IsAcknowledgeFailed>
 80062f4:	b9b0      	cbnz	r0, 8006324 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062f6:	f7ff fbf5 	bl	8005ae4 <HAL_GetTick>
 80062fa:	1b80      	subs	r0, r0, r6
 80062fc:	42a0      	cmp	r0, r4
 80062fe:	d801      	bhi.n	8006304 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 8006300:	2c00      	cmp	r4, #0
 8006302:	d1ed      	bne.n	80062e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006304:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8006306:	f043 0320 	orr.w	r3, r3, #32
 800630a:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800630c:	2320      	movs	r3, #32
 800630e:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006312:	2300      	movs	r3, #0
 8006314:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006318:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 800631c:	2001      	movs	r0, #1
}
 800631e:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8006320:	2000      	movs	r0, #0
 8006322:	e7fc      	b.n	800631e <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 8006324:	2001      	movs	r0, #1
 8006326:	e7fa      	b.n	800631e <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

08006328 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8006328:	b570      	push	{r4, r5, r6, lr}
 800632a:	4604      	mov	r4, r0
 800632c:	460d      	mov	r5, r1
 800632e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006330:	6823      	ldr	r3, [r4, #0]
 8006332:	699b      	ldr	r3, [r3, #24]
 8006334:	f013 0f04 	tst.w	r3, #4
 8006338:	d13e      	bne.n	80063b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x90>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800633a:	4632      	mov	r2, r6
 800633c:	4629      	mov	r1, r5
 800633e:	4620      	mov	r0, r4
 8006340:	f7ff feb2 	bl	80060a8 <I2C_IsAcknowledgeFailed>
 8006344:	4601      	mov	r1, r0
 8006346:	2800      	cmp	r0, #0
 8006348:	d138      	bne.n	80063bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800634a:	6823      	ldr	r3, [r4, #0]
 800634c:	699a      	ldr	r2, [r3, #24]
 800634e:	f012 0f20 	tst.w	r2, #32
 8006352:	d113      	bne.n	800637c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006354:	f7ff fbc6 	bl	8005ae4 <HAL_GetTick>
 8006358:	1b80      	subs	r0, r0, r6
 800635a:	42a8      	cmp	r0, r5
 800635c:	d801      	bhi.n	8006362 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 800635e:	2d00      	cmp	r5, #0
 8006360:	d1e6      	bne.n	8006330 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006362:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006364:	f043 0320 	orr.w	r3, r3, #32
 8006368:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800636a:	2320      	movs	r3, #32
 800636c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8006370:	2300      	movs	r3, #0
 8006372:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8006376:	2101      	movs	r1, #1
}
 8006378:	4608      	mov	r0, r1
 800637a:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800637c:	699a      	ldr	r2, [r3, #24]
 800637e:	f012 0f04 	tst.w	r2, #4
 8006382:	d002      	beq.n	800638a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8006384:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8006386:	2a00      	cmp	r2, #0
 8006388:	d1f6      	bne.n	8006378 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800638a:	2220      	movs	r2, #32
 800638c:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800638e:	6821      	ldr	r1, [r4, #0]
 8006390:	684b      	ldr	r3, [r1, #4]
 8006392:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8006396:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800639a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800639e:	f023 0301 	bic.w	r3, r3, #1
 80063a2:	604b      	str	r3, [r1, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063a4:	2300      	movs	r3, #0
 80063a6:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80063a8:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80063b0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80063b4:	2101      	movs	r1, #1
 80063b6:	e7df      	b.n	8006378 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
  return HAL_OK;
 80063b8:	2100      	movs	r1, #0
 80063ba:	e7dd      	b.n	8006378 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
      return HAL_ERROR;
 80063bc:	2101      	movs	r1, #1
 80063be:	e7db      	b.n	8006378 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>

080063c0 <HAL_I2C_Init>:
  if (hi2c == NULL)
 80063c0:	2800      	cmp	r0, #0
 80063c2:	d059      	beq.n	8006478 <HAL_I2C_Init+0xb8>
{
 80063c4:	b510      	push	{r4, lr}
 80063c6:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80063c8:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d043      	beq.n	8006458 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80063d0:	2324      	movs	r3, #36	; 0x24
 80063d2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80063d6:	6822      	ldr	r2, [r4, #0]
 80063d8:	6813      	ldr	r3, [r2, #0]
 80063da:	f023 0301 	bic.w	r3, r3, #1
 80063de:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80063e0:	6863      	ldr	r3, [r4, #4]
 80063e2:	6822      	ldr	r2, [r4, #0]
 80063e4:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80063e8:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80063ea:	6822      	ldr	r2, [r4, #0]
 80063ec:	6893      	ldr	r3, [r2, #8]
 80063ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80063f2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063f4:	68e3      	ldr	r3, [r4, #12]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d033      	beq.n	8006462 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80063fa:	68a3      	ldr	r3, [r4, #8]
 80063fc:	6822      	ldr	r2, [r4, #0]
 80063fe:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8006402:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006404:	68e3      	ldr	r3, [r4, #12]
 8006406:	2b02      	cmp	r3, #2
 8006408:	d031      	beq.n	800646e <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800640a:	6822      	ldr	r2, [r4, #0]
 800640c:	6853      	ldr	r3, [r2, #4]
 800640e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006412:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006416:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006418:	6822      	ldr	r2, [r4, #0]
 800641a:	68d3      	ldr	r3, [r2, #12]
 800641c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006420:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006422:	6923      	ldr	r3, [r4, #16]
 8006424:	6962      	ldr	r2, [r4, #20]
 8006426:	4313      	orrs	r3, r2
 8006428:	69a1      	ldr	r1, [r4, #24]
 800642a:	6822      	ldr	r2, [r4, #0]
 800642c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006430:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006432:	69e3      	ldr	r3, [r4, #28]
 8006434:	6a21      	ldr	r1, [r4, #32]
 8006436:	6822      	ldr	r2, [r4, #0]
 8006438:	430b      	orrs	r3, r1
 800643a:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 800643c:	6822      	ldr	r2, [r4, #0]
 800643e:	6813      	ldr	r3, [r2, #0]
 8006440:	f043 0301 	orr.w	r3, r3, #1
 8006444:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006446:	2000      	movs	r0, #0
 8006448:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800644a:	2320      	movs	r3, #32
 800644c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006450:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006452:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8006456:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8006458:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 800645c:	f7fe ffb0 	bl	80053c0 <HAL_I2C_MspInit>
 8006460:	e7b6      	b.n	80063d0 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006462:	68a3      	ldr	r3, [r4, #8]
 8006464:	6822      	ldr	r2, [r4, #0]
 8006466:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800646a:	6093      	str	r3, [r2, #8]
 800646c:	e7ca      	b.n	8006404 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006474:	605a      	str	r2, [r3, #4]
 8006476:	e7c8      	b.n	800640a <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8006478:	2001      	movs	r0, #1
}
 800647a:	4770      	bx	lr

0800647c <HAL_I2C_DeInit>:
  if (hi2c == NULL)
 800647c:	b1a8      	cbz	r0, 80064aa <HAL_I2C_DeInit+0x2e>
{
 800647e:	b510      	push	{r4, lr}
 8006480:	4604      	mov	r4, r0
  hi2c->State = HAL_I2C_STATE_BUSY;
 8006482:	2324      	movs	r3, #36	; 0x24
 8006484:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8006488:	6802      	ldr	r2, [r0, #0]
 800648a:	6813      	ldr	r3, [r2, #0]
 800648c:	f023 0301 	bic.w	r3, r3, #1
 8006490:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8006492:	f7ff f805 	bl	80054a0 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006496:	2000      	movs	r0, #0
 8006498:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800649a:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800649e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064a0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  __HAL_UNLOCK(hi2c);
 80064a4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80064a8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80064aa:	2001      	movs	r0, #1
}
 80064ac:	4770      	bx	lr
	...

080064b0 <HAL_I2C_Master_Transmit>:
{
 80064b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064b4:	b082      	sub	sp, #8
 80064b6:	460f      	mov	r7, r1
 80064b8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80064ba:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 80064be:	b2c9      	uxtb	r1, r1
 80064c0:	2920      	cmp	r1, #32
 80064c2:	f040 80a3 	bne.w	800660c <HAL_I2C_Master_Transmit+0x15c>
 80064c6:	4604      	mov	r4, r0
 80064c8:	4690      	mov	r8, r2
 80064ca:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 80064cc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	f000 809f 	beq.w	8006614 <HAL_I2C_Master_Transmit+0x164>
 80064d6:	f04f 0a01 	mov.w	sl, #1
 80064da:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80064de:	f7ff fb01 	bl	8005ae4 <HAL_GetTick>
 80064e2:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80064e4:	9000      	str	r0, [sp, #0]
 80064e6:	2319      	movs	r3, #25
 80064e8:	4652      	mov	r2, sl
 80064ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80064ee:	4620      	mov	r0, r4
 80064f0:	f7ff fe4d 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	f040 808f 	bne.w	8006618 <HAL_I2C_Master_Transmit+0x168>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80064fa:	2321      	movs	r3, #33	; 0x21
 80064fc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006500:	2310      	movs	r3, #16
 8006502:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006506:	2300      	movs	r3, #0
 8006508:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800650a:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800650e:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006512:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006514:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006516:	b29b      	uxth	r3, r3
 8006518:	2bff      	cmp	r3, #255	; 0xff
 800651a:	d90a      	bls.n	8006532 <HAL_I2C_Master_Transmit+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800651c:	22ff      	movs	r2, #255	; 0xff
 800651e:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006520:	4b41      	ldr	r3, [pc, #260]	; (8006628 <HAL_I2C_Master_Transmit+0x178>)
 8006522:	9300      	str	r3, [sp, #0]
 8006524:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006528:	4639      	mov	r1, r7
 800652a:	4620      	mov	r0, r4
 800652c:	f7ff fd4b 	bl	8005fc6 <I2C_TransferConfig>
 8006530:	e018      	b.n	8006564 <HAL_I2C_Master_Transmit+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 8006532:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006534:	b292      	uxth	r2, r2
 8006536:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8006538:	4b3b      	ldr	r3, [pc, #236]	; (8006628 <HAL_I2C_Master_Transmit+0x178>)
 800653a:	9300      	str	r3, [sp, #0]
 800653c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006540:	b2d2      	uxtb	r2, r2
 8006542:	4639      	mov	r1, r7
 8006544:	4620      	mov	r0, r4
 8006546:	f7ff fd3e 	bl	8005fc6 <I2C_TransferConfig>
 800654a:	e00b      	b.n	8006564 <HAL_I2C_Master_Transmit+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 800654c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800654e:	b292      	uxth	r2, r2
 8006550:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006552:	2300      	movs	r3, #0
 8006554:	9300      	str	r3, [sp, #0]
 8006556:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	4639      	mov	r1, r7
 800655e:	4620      	mov	r0, r4
 8006560:	f7ff fd31 	bl	8005fc6 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006564:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006566:	b29b      	uxth	r3, r3
 8006568:	2b00      	cmp	r3, #0
 800656a:	d033      	beq.n	80065d4 <HAL_I2C_Master_Transmit+0x124>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800656c:	462a      	mov	r2, r5
 800656e:	4631      	mov	r1, r6
 8006570:	4620      	mov	r0, r4
 8006572:	f7ff fde1 	bl	8006138 <I2C_WaitOnTXISFlagUntilTimeout>
 8006576:	2800      	cmp	r0, #0
 8006578:	d150      	bne.n	800661c <HAL_I2C_Master_Transmit+0x16c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800657a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800657c:	6823      	ldr	r3, [r4, #0]
 800657e:	7812      	ldrb	r2, [r2, #0]
 8006580:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8006582:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006584:	3301      	adds	r3, #1
 8006586:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8006588:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800658a:	b29b      	uxth	r3, r3
 800658c:	3b01      	subs	r3, #1
 800658e:	b29b      	uxth	r3, r3
 8006590:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8006592:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006594:	3b01      	subs	r3, #1
 8006596:	b29b      	uxth	r3, r3
 8006598:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800659a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800659c:	b292      	uxth	r2, r2
 800659e:	2a00      	cmp	r2, #0
 80065a0:	d0e0      	beq.n	8006564 <HAL_I2C_Master_Transmit+0xb4>
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1de      	bne.n	8006564 <HAL_I2C_Master_Transmit+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80065a6:	9500      	str	r5, [sp, #0]
 80065a8:	4633      	mov	r3, r6
 80065aa:	2200      	movs	r2, #0
 80065ac:	2180      	movs	r1, #128	; 0x80
 80065ae:	4620      	mov	r0, r4
 80065b0:	f7ff fded 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 80065b4:	bba0      	cbnz	r0, 8006620 <HAL_I2C_Master_Transmit+0x170>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065b6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80065b8:	b29b      	uxth	r3, r3
 80065ba:	2bff      	cmp	r3, #255	; 0xff
 80065bc:	d9c6      	bls.n	800654c <HAL_I2C_Master_Transmit+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80065be:	22ff      	movs	r2, #255	; 0xff
 80065c0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80065c2:	2300      	movs	r3, #0
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80065ca:	4639      	mov	r1, r7
 80065cc:	4620      	mov	r0, r4
 80065ce:	f7ff fcfa 	bl	8005fc6 <I2C_TransferConfig>
 80065d2:	e7c7      	b.n	8006564 <HAL_I2C_Master_Transmit+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065d4:	462a      	mov	r2, r5
 80065d6:	4631      	mov	r1, r6
 80065d8:	4620      	mov	r0, r4
 80065da:	f7ff fe7d 	bl	80062d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80065de:	bb08      	cbnz	r0, 8006624 <HAL_I2C_Master_Transmit+0x174>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80065e0:	6823      	ldr	r3, [r4, #0]
 80065e2:	2220      	movs	r2, #32
 80065e4:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80065e6:	6821      	ldr	r1, [r4, #0]
 80065e8:	684b      	ldr	r3, [r1, #4]
 80065ea:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80065ee:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80065f2:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80065f6:	f023 0301 	bic.w	r3, r3, #1
 80065fa:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80065fc:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006600:	2300      	movs	r3, #0
 8006602:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006606:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 800660a:	e000      	b.n	800660e <HAL_I2C_Master_Transmit+0x15e>
    return HAL_BUSY;
 800660c:	2002      	movs	r0, #2
}
 800660e:	b002      	add	sp, #8
 8006610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8006614:	2002      	movs	r0, #2
 8006616:	e7fa      	b.n	800660e <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8006618:	2001      	movs	r0, #1
 800661a:	e7f8      	b.n	800660e <HAL_I2C_Master_Transmit+0x15e>
        return HAL_ERROR;
 800661c:	2001      	movs	r0, #1
 800661e:	e7f6      	b.n	800660e <HAL_I2C_Master_Transmit+0x15e>
          return HAL_ERROR;
 8006620:	2001      	movs	r0, #1
 8006622:	e7f4      	b.n	800660e <HAL_I2C_Master_Transmit+0x15e>
      return HAL_ERROR;
 8006624:	2001      	movs	r0, #1
 8006626:	e7f2      	b.n	800660e <HAL_I2C_Master_Transmit+0x15e>
 8006628:	80002000 	.word	0x80002000

0800662c <HAL_I2C_Master_Receive>:
{
 800662c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006630:	b082      	sub	sp, #8
 8006632:	460f      	mov	r7, r1
 8006634:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006636:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 800663a:	b2c9      	uxtb	r1, r1
 800663c:	2920      	cmp	r1, #32
 800663e:	f040 80a2 	bne.w	8006786 <HAL_I2C_Master_Receive+0x15a>
 8006642:	4604      	mov	r4, r0
 8006644:	4690      	mov	r8, r2
 8006646:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8006648:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800664c:	2b01      	cmp	r3, #1
 800664e:	f000 809e 	beq.w	800678e <HAL_I2C_Master_Receive+0x162>
 8006652:	f04f 0a01 	mov.w	sl, #1
 8006656:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800665a:	f7ff fa43 	bl	8005ae4 <HAL_GetTick>
 800665e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006660:	9000      	str	r0, [sp, #0]
 8006662:	2319      	movs	r3, #25
 8006664:	4652      	mov	r2, sl
 8006666:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800666a:	4620      	mov	r0, r4
 800666c:	f7ff fd8f 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 8006670:	2800      	cmp	r0, #0
 8006672:	f040 808e 	bne.w	8006792 <HAL_I2C_Master_Receive+0x166>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006676:	2322      	movs	r3, #34	; 0x22
 8006678:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800667c:	2310      	movs	r3, #16
 800667e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006682:	2300      	movs	r3, #0
 8006684:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8006686:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800668a:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800668e:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006690:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006692:	b29b      	uxth	r3, r3
 8006694:	2bff      	cmp	r3, #255	; 0xff
 8006696:	d90a      	bls.n	80066ae <HAL_I2C_Master_Receive+0x82>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006698:	22ff      	movs	r2, #255	; 0xff
 800669a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800669c:	4b41      	ldr	r3, [pc, #260]	; (80067a4 <HAL_I2C_Master_Receive+0x178>)
 800669e:	9300      	str	r3, [sp, #0]
 80066a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80066a4:	4639      	mov	r1, r7
 80066a6:	4620      	mov	r0, r4
 80066a8:	f7ff fc8d 	bl	8005fc6 <I2C_TransferConfig>
 80066ac:	e018      	b.n	80066e0 <HAL_I2C_Master_Receive+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 80066ae:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80066b0:	b292      	uxth	r2, r2
 80066b2:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80066b4:	4b3b      	ldr	r3, [pc, #236]	; (80067a4 <HAL_I2C_Master_Receive+0x178>)
 80066b6:	9300      	str	r3, [sp, #0]
 80066b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066bc:	b2d2      	uxtb	r2, r2
 80066be:	4639      	mov	r1, r7
 80066c0:	4620      	mov	r0, r4
 80066c2:	f7ff fc80 	bl	8005fc6 <I2C_TransferConfig>
 80066c6:	e00b      	b.n	80066e0 <HAL_I2C_Master_Receive+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 80066c8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80066ca:	b292      	uxth	r2, r2
 80066cc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80066ce:	2300      	movs	r3, #0
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066d6:	b2d2      	uxtb	r2, r2
 80066d8:	4639      	mov	r1, r7
 80066da:	4620      	mov	r0, r4
 80066dc:	f7ff fc73 	bl	8005fc6 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80066e0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d032      	beq.n	800674e <HAL_I2C_Master_Receive+0x122>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066e8:	462a      	mov	r2, r5
 80066ea:	4631      	mov	r1, r6
 80066ec:	4620      	mov	r0, r4
 80066ee:	f7ff fe1b 	bl	8006328 <I2C_WaitOnRXNEFlagUntilTimeout>
 80066f2:	2800      	cmp	r0, #0
 80066f4:	d14f      	bne.n	8006796 <HAL_I2C_Master_Receive+0x16a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80066f6:	6823      	ldr	r3, [r4, #0]
 80066f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066fc:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80066fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006700:	3301      	adds	r3, #1
 8006702:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8006704:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8006706:	3a01      	subs	r2, #1
 8006708:	b292      	uxth	r2, r2
 800670a:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800670c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800670e:	b29b      	uxth	r3, r3
 8006710:	3b01      	subs	r3, #1
 8006712:	b29b      	uxth	r3, r3
 8006714:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006716:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006718:	b29b      	uxth	r3, r3
 800671a:	2b00      	cmp	r3, #0
 800671c:	d0e0      	beq.n	80066e0 <HAL_I2C_Master_Receive+0xb4>
 800671e:	2a00      	cmp	r2, #0
 8006720:	d1de      	bne.n	80066e0 <HAL_I2C_Master_Receive+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006722:	9500      	str	r5, [sp, #0]
 8006724:	4633      	mov	r3, r6
 8006726:	2180      	movs	r1, #128	; 0x80
 8006728:	4620      	mov	r0, r4
 800672a:	f7ff fd30 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 800672e:	bba0      	cbnz	r0, 800679a <HAL_I2C_Master_Receive+0x16e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006730:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006732:	b29b      	uxth	r3, r3
 8006734:	2bff      	cmp	r3, #255	; 0xff
 8006736:	d9c7      	bls.n	80066c8 <HAL_I2C_Master_Receive+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006738:	22ff      	movs	r2, #255	; 0xff
 800673a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800673c:	2300      	movs	r3, #0
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006744:	4639      	mov	r1, r7
 8006746:	4620      	mov	r0, r4
 8006748:	f7ff fc3d 	bl	8005fc6 <I2C_TransferConfig>
 800674c:	e7c8      	b.n	80066e0 <HAL_I2C_Master_Receive+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800674e:	462a      	mov	r2, r5
 8006750:	4631      	mov	r1, r6
 8006752:	4620      	mov	r0, r4
 8006754:	f7ff fdc0 	bl	80062d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006758:	bb08      	cbnz	r0, 800679e <HAL_I2C_Master_Receive+0x172>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800675a:	6823      	ldr	r3, [r4, #0]
 800675c:	2220      	movs	r2, #32
 800675e:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8006760:	6821      	ldr	r1, [r4, #0]
 8006762:	684b      	ldr	r3, [r1, #4]
 8006764:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8006768:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800676c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8006770:	f023 0301 	bic.w	r3, r3, #1
 8006774:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006776:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800677a:	2300      	movs	r3, #0
 800677c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006780:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8006784:	e000      	b.n	8006788 <HAL_I2C_Master_Receive+0x15c>
    return HAL_BUSY;
 8006786:	2002      	movs	r0, #2
}
 8006788:	b002      	add	sp, #8
 800678a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 800678e:	2002      	movs	r0, #2
 8006790:	e7fa      	b.n	8006788 <HAL_I2C_Master_Receive+0x15c>
      return HAL_ERROR;
 8006792:	2001      	movs	r0, #1
 8006794:	e7f8      	b.n	8006788 <HAL_I2C_Master_Receive+0x15c>
        return HAL_ERROR;
 8006796:	2001      	movs	r0, #1
 8006798:	e7f6      	b.n	8006788 <HAL_I2C_Master_Receive+0x15c>
          return HAL_ERROR;
 800679a:	2001      	movs	r0, #1
 800679c:	e7f4      	b.n	8006788 <HAL_I2C_Master_Receive+0x15c>
      return HAL_ERROR;
 800679e:	2001      	movs	r0, #1
 80067a0:	e7f2      	b.n	8006788 <HAL_I2C_Master_Receive+0x15c>
 80067a2:	bf00      	nop
 80067a4:	80002400 	.word	0x80002400

080067a8 <HAL_I2C_Mem_Write>:
{
 80067a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ac:	b083      	sub	sp, #12
 80067ae:	460e      	mov	r6, r1
 80067b0:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 80067b4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 80067b6:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 80067ba:	b2c9      	uxtb	r1, r1
 80067bc:	2920      	cmp	r1, #32
 80067be:	f040 80bb 	bne.w	8006938 <HAL_I2C_Mem_Write+0x190>
 80067c2:	4604      	mov	r4, r0
 80067c4:	4690      	mov	r8, r2
 80067c6:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 80067c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067ca:	b1cb      	cbz	r3, 8006800 <HAL_I2C_Mem_Write+0x58>
 80067cc:	f1ba 0f00 	cmp.w	sl, #0
 80067d0:	d016      	beq.n	8006800 <HAL_I2C_Mem_Write+0x58>
    __HAL_LOCK(hi2c);
 80067d2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	f000 80b2 	beq.w	8006940 <HAL_I2C_Mem_Write+0x198>
 80067dc:	f04f 0b01 	mov.w	fp, #1
 80067e0:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80067e4:	f7ff f97e 	bl	8005ae4 <HAL_GetTick>
 80067e8:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80067ea:	9000      	str	r0, [sp, #0]
 80067ec:	2319      	movs	r3, #25
 80067ee:	465a      	mov	r2, fp
 80067f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80067f4:	4620      	mov	r0, r4
 80067f6:	f7ff fcca 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 80067fa:	b130      	cbz	r0, 800680a <HAL_I2C_Mem_Write+0x62>
      return HAL_ERROR;
 80067fc:	2001      	movs	r0, #1
 80067fe:	e09c      	b.n	800693a <HAL_I2C_Mem_Write+0x192>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006800:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006804:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 8006806:	2001      	movs	r0, #1
 8006808:	e097      	b.n	800693a <HAL_I2C_Mem_Write+0x192>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800680a:	2321      	movs	r3, #33	; 0x21
 800680c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006810:	2340      	movs	r3, #64	; 0x40
 8006812:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006816:	2300      	movs	r3, #0
 8006818:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800681a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800681c:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800681e:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006822:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006824:	9701      	str	r7, [sp, #4]
 8006826:	9500      	str	r5, [sp, #0]
 8006828:	464b      	mov	r3, r9
 800682a:	4642      	mov	r2, r8
 800682c:	4631      	mov	r1, r6
 800682e:	4620      	mov	r0, r4
 8006830:	f7ff fcd8 	bl	80061e4 <I2C_RequestMemoryWrite>
 8006834:	b970      	cbnz	r0, 8006854 <HAL_I2C_Mem_Write+0xac>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006836:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006838:	b29b      	uxth	r3, r3
 800683a:	2bff      	cmp	r3, #255	; 0xff
 800683c:	d90f      	bls.n	800685e <HAL_I2C_Mem_Write+0xb6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800683e:	22ff      	movs	r2, #255	; 0xff
 8006840:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006842:	2300      	movs	r3, #0
 8006844:	9300      	str	r3, [sp, #0]
 8006846:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800684a:	4631      	mov	r1, r6
 800684c:	4620      	mov	r0, r4
 800684e:	f7ff fbba 	bl	8005fc6 <I2C_TransferConfig>
 8006852:	e021      	b.n	8006898 <HAL_I2C_Mem_Write+0xf0>
      __HAL_UNLOCK(hi2c);
 8006854:	2300      	movs	r3, #0
 8006856:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800685a:	4658      	mov	r0, fp
 800685c:	e06d      	b.n	800693a <HAL_I2C_Mem_Write+0x192>
      hi2c->XferSize = hi2c->XferCount;
 800685e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006860:	b292      	uxth	r2, r2
 8006862:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006864:	2300      	movs	r3, #0
 8006866:	9300      	str	r3, [sp, #0]
 8006868:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800686c:	b2d2      	uxtb	r2, r2
 800686e:	4631      	mov	r1, r6
 8006870:	4620      	mov	r0, r4
 8006872:	f7ff fba8 	bl	8005fc6 <I2C_TransferConfig>
 8006876:	e00f      	b.n	8006898 <HAL_I2C_Mem_Write+0xf0>
          hi2c->XferSize = hi2c->XferCount;
 8006878:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800687a:	b292      	uxth	r2, r2
 800687c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800687e:	2300      	movs	r3, #0
 8006880:	9300      	str	r3, [sp, #0]
 8006882:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006886:	b2d2      	uxtb	r2, r2
 8006888:	4631      	mov	r1, r6
 800688a:	4620      	mov	r0, r4
 800688c:	f7ff fb9b 	bl	8005fc6 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8006890:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006892:	b29b      	uxth	r3, r3
 8006894:	2b00      	cmp	r3, #0
 8006896:	d033      	beq.n	8006900 <HAL_I2C_Mem_Write+0x158>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006898:	463a      	mov	r2, r7
 800689a:	4629      	mov	r1, r5
 800689c:	4620      	mov	r0, r4
 800689e:	f7ff fc4b 	bl	8006138 <I2C_WaitOnTXISFlagUntilTimeout>
 80068a2:	2800      	cmp	r0, #0
 80068a4:	d14e      	bne.n	8006944 <HAL_I2C_Mem_Write+0x19c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80068a6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	7812      	ldrb	r2, [r2, #0]
 80068ac:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80068ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068b0:	3301      	adds	r3, #1
 80068b2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80068b4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	3b01      	subs	r3, #1
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80068be:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80068c0:	3b01      	subs	r3, #1
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80068c6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80068c8:	b292      	uxth	r2, r2
 80068ca:	2a00      	cmp	r2, #0
 80068cc:	d0e0      	beq.n	8006890 <HAL_I2C_Mem_Write+0xe8>
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d1de      	bne.n	8006890 <HAL_I2C_Mem_Write+0xe8>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80068d2:	9700      	str	r7, [sp, #0]
 80068d4:	462b      	mov	r3, r5
 80068d6:	2200      	movs	r2, #0
 80068d8:	2180      	movs	r1, #128	; 0x80
 80068da:	4620      	mov	r0, r4
 80068dc:	f7ff fc57 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 80068e0:	bb90      	cbnz	r0, 8006948 <HAL_I2C_Mem_Write+0x1a0>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80068e2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	2bff      	cmp	r3, #255	; 0xff
 80068e8:	d9c6      	bls.n	8006878 <HAL_I2C_Mem_Write+0xd0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80068ea:	22ff      	movs	r2, #255	; 0xff
 80068ec:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80068ee:	2300      	movs	r3, #0
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80068f6:	4631      	mov	r1, r6
 80068f8:	4620      	mov	r0, r4
 80068fa:	f7ff fb64 	bl	8005fc6 <I2C_TransferConfig>
 80068fe:	e7c7      	b.n	8006890 <HAL_I2C_Mem_Write+0xe8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006900:	463a      	mov	r2, r7
 8006902:	4629      	mov	r1, r5
 8006904:	4620      	mov	r0, r4
 8006906:	f7ff fce7 	bl	80062d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800690a:	b9f8      	cbnz	r0, 800694c <HAL_I2C_Mem_Write+0x1a4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800690c:	6823      	ldr	r3, [r4, #0]
 800690e:	2220      	movs	r2, #32
 8006910:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8006912:	6821      	ldr	r1, [r4, #0]
 8006914:	684b      	ldr	r3, [r1, #4]
 8006916:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800691a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800691e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8006922:	f023 0301 	bic.w	r3, r3, #1
 8006926:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006928:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800692c:	2300      	movs	r3, #0
 800692e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006932:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8006936:	e000      	b.n	800693a <HAL_I2C_Mem_Write+0x192>
    return HAL_BUSY;
 8006938:	2002      	movs	r0, #2
}
 800693a:	b003      	add	sp, #12
 800693c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8006940:	2002      	movs	r0, #2
 8006942:	e7fa      	b.n	800693a <HAL_I2C_Mem_Write+0x192>
        return HAL_ERROR;
 8006944:	2001      	movs	r0, #1
 8006946:	e7f8      	b.n	800693a <HAL_I2C_Mem_Write+0x192>
          return HAL_ERROR;
 8006948:	2001      	movs	r0, #1
 800694a:	e7f6      	b.n	800693a <HAL_I2C_Mem_Write+0x192>
      return HAL_ERROR;
 800694c:	2001      	movs	r0, #1
 800694e:	e7f4      	b.n	800693a <HAL_I2C_Mem_Write+0x192>

08006950 <HAL_I2C_Mem_Read>:
{
 8006950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006954:	b083      	sub	sp, #12
 8006956:	460e      	mov	r6, r1
 8006958:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 800695c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 800695e:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8006962:	b2c9      	uxtb	r1, r1
 8006964:	2920      	cmp	r1, #32
 8006966:	f040 80bc 	bne.w	8006ae2 <HAL_I2C_Mem_Read+0x192>
 800696a:	4604      	mov	r4, r0
 800696c:	4690      	mov	r8, r2
 800696e:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8006970:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006972:	b1cb      	cbz	r3, 80069a8 <HAL_I2C_Mem_Read+0x58>
 8006974:	f1ba 0f00 	cmp.w	sl, #0
 8006978:	d016      	beq.n	80069a8 <HAL_I2C_Mem_Read+0x58>
    __HAL_LOCK(hi2c);
 800697a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800697e:	2b01      	cmp	r3, #1
 8006980:	f000 80b3 	beq.w	8006aea <HAL_I2C_Mem_Read+0x19a>
 8006984:	f04f 0b01 	mov.w	fp, #1
 8006988:	f880 b040 	strb.w	fp, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800698c:	f7ff f8aa 	bl	8005ae4 <HAL_GetTick>
 8006990:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006992:	9000      	str	r0, [sp, #0]
 8006994:	2319      	movs	r3, #25
 8006996:	465a      	mov	r2, fp
 8006998:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800699c:	4620      	mov	r0, r4
 800699e:	f7ff fbf6 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 80069a2:	b130      	cbz	r0, 80069b2 <HAL_I2C_Mem_Read+0x62>
      return HAL_ERROR;
 80069a4:	2001      	movs	r0, #1
 80069a6:	e09d      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x194>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80069a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80069ac:	6463      	str	r3, [r4, #68]	; 0x44
      return  HAL_ERROR;
 80069ae:	2001      	movs	r0, #1
 80069b0:	e098      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x194>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80069b2:	2322      	movs	r3, #34	; 0x22
 80069b4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80069b8:	2340      	movs	r3, #64	; 0x40
 80069ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069be:	2300      	movs	r3, #0
 80069c0:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80069c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069c4:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80069c6:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80069ca:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80069cc:	9701      	str	r7, [sp, #4]
 80069ce:	9500      	str	r5, [sp, #0]
 80069d0:	464b      	mov	r3, r9
 80069d2:	4642      	mov	r2, r8
 80069d4:	4631      	mov	r1, r6
 80069d6:	4620      	mov	r0, r4
 80069d8:	f7ff fc42 	bl	8006260 <I2C_RequestMemoryRead>
 80069dc:	b970      	cbnz	r0, 80069fc <HAL_I2C_Mem_Read+0xac>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80069de:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	2bff      	cmp	r3, #255	; 0xff
 80069e4:	d90f      	bls.n	8006a06 <HAL_I2C_Mem_Read+0xb6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80069e6:	22ff      	movs	r2, #255	; 0xff
 80069e8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80069ea:	4b44      	ldr	r3, [pc, #272]	; (8006afc <HAL_I2C_Mem_Read+0x1ac>)
 80069ec:	9300      	str	r3, [sp, #0]
 80069ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80069f2:	4631      	mov	r1, r6
 80069f4:	4620      	mov	r0, r4
 80069f6:	f7ff fae6 	bl	8005fc6 <I2C_TransferConfig>
 80069fa:	e021      	b.n	8006a40 <HAL_I2C_Mem_Read+0xf0>
      __HAL_UNLOCK(hi2c);
 80069fc:	2300      	movs	r3, #0
 80069fe:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8006a02:	4658      	mov	r0, fp
 8006a04:	e06e      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x194>
      hi2c->XferSize = hi2c->XferCount;
 8006a06:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006a08:	b292      	uxth	r2, r2
 8006a0a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8006a0c:	4b3b      	ldr	r3, [pc, #236]	; (8006afc <HAL_I2C_Mem_Read+0x1ac>)
 8006a0e:	9300      	str	r3, [sp, #0]
 8006a10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a14:	b2d2      	uxtb	r2, r2
 8006a16:	4631      	mov	r1, r6
 8006a18:	4620      	mov	r0, r4
 8006a1a:	f7ff fad4 	bl	8005fc6 <I2C_TransferConfig>
 8006a1e:	e00f      	b.n	8006a40 <HAL_I2C_Mem_Read+0xf0>
          hi2c->XferSize = hi2c->XferCount;
 8006a20:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006a22:	b292      	uxth	r2, r2
 8006a24:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006a26:	2300      	movs	r3, #0
 8006a28:	9300      	str	r3, [sp, #0]
 8006a2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a2e:	b2d2      	uxtb	r2, r2
 8006a30:	4631      	mov	r1, r6
 8006a32:	4620      	mov	r0, r4
 8006a34:	f7ff fac7 	bl	8005fc6 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8006a38:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d034      	beq.n	8006aaa <HAL_I2C_Mem_Read+0x15a>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006a40:	9700      	str	r7, [sp, #0]
 8006a42:	462b      	mov	r3, r5
 8006a44:	2200      	movs	r2, #0
 8006a46:	2104      	movs	r1, #4
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f7ff fba0 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 8006a4e:	2800      	cmp	r0, #0
 8006a50:	d14d      	bne.n	8006aee <HAL_I2C_Mem_Read+0x19e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a58:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006a5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8006a60:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8006a62:	3a01      	subs	r2, #1
 8006a64:	b292      	uxth	r2, r2
 8006a66:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8006a68:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	3b01      	subs	r3, #1
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006a72:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d0de      	beq.n	8006a38 <HAL_I2C_Mem_Read+0xe8>
 8006a7a:	2a00      	cmp	r2, #0
 8006a7c:	d1dc      	bne.n	8006a38 <HAL_I2C_Mem_Read+0xe8>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006a7e:	9700      	str	r7, [sp, #0]
 8006a80:	462b      	mov	r3, r5
 8006a82:	2180      	movs	r1, #128	; 0x80
 8006a84:	4620      	mov	r0, r4
 8006a86:	f7ff fb82 	bl	800618e <I2C_WaitOnFlagUntilTimeout>
 8006a8a:	bb90      	cbnz	r0, 8006af2 <HAL_I2C_Mem_Read+0x1a2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a8c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	2bff      	cmp	r3, #255	; 0xff
 8006a92:	d9c5      	bls.n	8006a20 <HAL_I2C_Mem_Read+0xd0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a94:	22ff      	movs	r2, #255	; 0xff
 8006a96:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006a98:	2300      	movs	r3, #0
 8006a9a:	9300      	str	r3, [sp, #0]
 8006a9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006aa0:	4631      	mov	r1, r6
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	f7ff fa8f 	bl	8005fc6 <I2C_TransferConfig>
 8006aa8:	e7c6      	b.n	8006a38 <HAL_I2C_Mem_Read+0xe8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006aaa:	463a      	mov	r2, r7
 8006aac:	4629      	mov	r1, r5
 8006aae:	4620      	mov	r0, r4
 8006ab0:	f7ff fc12 	bl	80062d8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006ab4:	b9f8      	cbnz	r0, 8006af6 <HAL_I2C_Mem_Read+0x1a6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	2220      	movs	r2, #32
 8006aba:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8006abc:	6821      	ldr	r1, [r4, #0]
 8006abe:	684b      	ldr	r3, [r1, #4]
 8006ac0:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8006ac4:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8006ac8:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8006acc:	f023 0301 	bic.w	r3, r3, #1
 8006ad0:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006ad2:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8006adc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8006ae0:	e000      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x194>
    return HAL_BUSY;
 8006ae2:	2002      	movs	r0, #2
}
 8006ae4:	b003      	add	sp, #12
 8006ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8006aea:	2002      	movs	r0, #2
 8006aec:	e7fa      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x194>
        return HAL_ERROR;
 8006aee:	2001      	movs	r0, #1
 8006af0:	e7f8      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x194>
          return HAL_ERROR;
 8006af2:	2001      	movs	r0, #1
 8006af4:	e7f6      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x194>
      return HAL_ERROR;
 8006af6:	2001      	movs	r0, #1
 8006af8:	e7f4      	b.n	8006ae4 <HAL_I2C_Mem_Read+0x194>
 8006afa:	bf00      	nop
 8006afc:	80002400 	.word	0x80002400

08006b00 <HAL_I2C_EV_IRQHandler>:
{
 8006b00:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006b02:	6803      	ldr	r3, [r0, #0]
 8006b04:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006b06:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8006b08:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006b0a:	b103      	cbz	r3, 8006b0e <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 8006b0c:	4798      	blx	r3
}
 8006b0e:	bd08      	pop	{r3, pc}

08006b10 <HAL_I2C_SlaveTxCpltCallback>:
}
 8006b10:	4770      	bx	lr

08006b12 <HAL_I2C_SlaveRxCpltCallback>:
}
 8006b12:	4770      	bx	lr

08006b14 <I2C_ITSlaveSeqCplt>:
{
 8006b14:	b510      	push	{r4, lr}
 8006b16:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006b18:	6803      	ldr	r3, [r0, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b1c:	2100      	movs	r1, #0
 8006b1e:	f880 1042 	strb.w	r1, [r0, #66]	; 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006b22:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8006b26:	d00e      	beq.n	8006b46 <I2C_ITSlaveSeqCplt+0x32>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006b2e:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006b30:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006b34:	b2db      	uxtb	r3, r3
 8006b36:	2b29      	cmp	r3, #41	; 0x29
 8006b38:	d00d      	beq.n	8006b56 <I2C_ITSlaveSeqCplt+0x42>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006b3a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	2b2a      	cmp	r3, #42	; 0x2a
 8006b42:	d018      	beq.n	8006b76 <I2C_ITSlaveSeqCplt+0x62>
}
 8006b44:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006b46:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8006b4a:	d0f1      	beq.n	8006b30 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b52:	601a      	str	r2, [r3, #0]
 8006b54:	e7ec      	b.n	8006b30 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006b56:	2328      	movs	r3, #40	; 0x28
 8006b58:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006b5c:	2321      	movs	r3, #33	; 0x21
 8006b5e:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006b60:	2101      	movs	r1, #1
 8006b62:	4620      	mov	r0, r4
 8006b64:	f7ff fa4a 	bl	8005ffc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006b68:	2300      	movs	r3, #0
 8006b6a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f7ff ffce 	bl	8006b10 <HAL_I2C_SlaveTxCpltCallback>
 8006b74:	e7e6      	b.n	8006b44 <I2C_ITSlaveSeqCplt+0x30>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006b76:	2328      	movs	r3, #40	; 0x28
 8006b78:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006b7c:	2322      	movs	r3, #34	; 0x22
 8006b7e:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006b80:	2102      	movs	r1, #2
 8006b82:	4620      	mov	r0, r4
 8006b84:	f7ff fa3a 	bl	8005ffc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006b88:	2300      	movs	r3, #0
 8006b8a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006b8e:	4620      	mov	r0, r4
 8006b90:	f7ff ffbf 	bl	8006b12 <HAL_I2C_SlaveRxCpltCallback>
}
 8006b94:	e7d6      	b.n	8006b44 <I2C_ITSlaveSeqCplt+0x30>

08006b96 <HAL_I2C_AddrCallback>:
}
 8006b96:	4770      	bx	lr

08006b98 <I2C_ITAddrCplt>:
{
 8006b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b9a:	4604      	mov	r4, r0
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b9c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006ba0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006ba4:	2b28      	cmp	r3, #40	; 0x28
 8006ba6:	d006      	beq.n	8006bb6 <I2C_ITAddrCplt+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006ba8:	6803      	ldr	r3, [r0, #0]
 8006baa:	2208      	movs	r2, #8
 8006bac:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006bae:	2300      	movs	r3, #0
 8006bb0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 8006bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 8006bb6:	6803      	ldr	r3, [r0, #0]
 8006bb8:	699e      	ldr	r6, [r3, #24]
 8006bba:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006bbe:	699a      	ldr	r2, [r3, #24]
 8006bc0:	0c12      	lsrs	r2, r2, #16
 8006bc2:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006bc6:	689a      	ldr	r2, [r3, #8]
 8006bc8:	f3c2 0209 	ubfx	r2, r2, #0, #10
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006bcc:	68df      	ldr	r7, [r3, #12]
 8006bce:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006bd2:	68c1      	ldr	r1, [r0, #12]
 8006bd4:	2902      	cmp	r1, #2
 8006bd6:	d122      	bne.n	8006c1e <I2C_ITAddrCplt+0x86>
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8006bd8:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 8006bdc:	f015 0f06 	tst.w	r5, #6
 8006be0:	d110      	bne.n	8006c04 <I2C_ITAddrCplt+0x6c>
        hi2c->AddrEventCount++;
 8006be2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006be4:	3101      	adds	r1, #1
 8006be6:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006be8:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006bea:	2902      	cmp	r1, #2
 8006bec:	d1e2      	bne.n	8006bb4 <I2C_ITAddrCplt+0x1c>
          hi2c->AddrEventCount = 0U;
 8006bee:	2100      	movs	r1, #0
 8006bf0:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006bf2:	2008      	movs	r0, #8
 8006bf4:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8006bf6:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006bfa:	4631      	mov	r1, r6
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	f7ff ffca 	bl	8006b96 <HAL_I2C_AddrCallback>
 8006c02:	e7d7      	b.n	8006bb4 <I2C_ITAddrCplt+0x1c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006c04:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006c08:	f7ff f9f8 	bl	8005ffc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006c12:	463a      	mov	r2, r7
 8006c14:	4631      	mov	r1, r6
 8006c16:	4620      	mov	r0, r4
 8006c18:	f7ff ffbd 	bl	8006b96 <HAL_I2C_AddrCallback>
 8006c1c:	e7ca      	b.n	8006bb4 <I2C_ITAddrCplt+0x1c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006c1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006c22:	f7ff f9eb 	bl	8005ffc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006c26:	2300      	movs	r3, #0
 8006c28:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006c2c:	462a      	mov	r2, r5
 8006c2e:	4631      	mov	r1, r6
 8006c30:	4620      	mov	r0, r4
 8006c32:	f7ff ffb0 	bl	8006b96 <HAL_I2C_AddrCallback>
 8006c36:	e7bd      	b.n	8006bb4 <I2C_ITAddrCplt+0x1c>

08006c38 <HAL_I2C_ListenCpltCallback>:
}
 8006c38:	4770      	bx	lr
	...

08006c3c <I2C_ITListenCplt>:
{
 8006c3c:	b510      	push	{r4, lr}
 8006c3e:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c40:	4b17      	ldr	r3, [pc, #92]	; (8006ca0 <I2C_ITListenCplt+0x64>)
 8006c42:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c44:	2300      	movs	r3, #0
 8006c46:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006c48:	2220      	movs	r2, #32
 8006c4a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c4e:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 8006c52:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006c54:	f011 0f04 	tst.w	r1, #4
 8006c58:	d013      	beq.n	8006c82 <I2C_ITListenCplt+0x46>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006c5a:	6803      	ldr	r3, [r0, #0]
 8006c5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c5e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c60:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006c62:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c64:	3301      	adds	r3, #1
 8006c66:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8006c68:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8006c6a:	b153      	cbz	r3, 8006c82 <I2C_ITListenCplt+0x46>
      hi2c->XferSize--;
 8006c6c:	3b01      	subs	r3, #1
 8006c6e:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8006c70:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	3b01      	subs	r3, #1
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c7a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006c7c:	f043 0304 	orr.w	r3, r3, #4
 8006c80:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006c82:	f248 0103 	movw	r1, #32771	; 0x8003
 8006c86:	4620      	mov	r0, r4
 8006c88:	f7ff f9b8 	bl	8005ffc <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c8c:	6823      	ldr	r3, [r4, #0]
 8006c8e:	2210      	movs	r2, #16
 8006c90:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8006c92:	2300      	movs	r3, #0
 8006c94:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8006c98:	4620      	mov	r0, r4
 8006c9a:	f7ff ffcd 	bl	8006c38 <HAL_I2C_ListenCpltCallback>
}
 8006c9e:	bd10      	pop	{r4, pc}
 8006ca0:	ffff0000 	.word	0xffff0000

08006ca4 <HAL_I2C_ErrorCallback>:
}
 8006ca4:	4770      	bx	lr

08006ca6 <HAL_I2C_AbortCpltCallback>:
}
 8006ca6:	4770      	bx	lr

08006ca8 <I2C_TreatErrorCallback>:
{
 8006ca8:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006caa:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	2b60      	cmp	r3, #96	; 0x60
 8006cb2:	d006      	beq.n	8006cc2 <I2C_TreatErrorCallback+0x1a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006cb8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8006cbc:	f7ff fff2 	bl	8006ca4 <HAL_I2C_ErrorCallback>
}
 8006cc0:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8006cc2:	2320      	movs	r3, #32
 8006cc4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006ccc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8006cd0:	f7ff ffe9 	bl	8006ca6 <HAL_I2C_AbortCpltCallback>
 8006cd4:	e7f4      	b.n	8006cc0 <I2C_TreatErrorCallback+0x18>
	...

08006cd8 <I2C_ITError>:
{
 8006cd8:	b510      	push	{r4, lr}
 8006cda:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006cdc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006ce0:	2000      	movs	r0, #0
 8006ce2:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006ce6:	4a3b      	ldr	r2, [pc, #236]	; (8006dd4 <I2C_ITError+0xfc>)
 8006ce8:	62e2      	str	r2, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006cea:	8560      	strh	r0, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8006cec:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	6462      	str	r2, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006cf2:	3b28      	subs	r3, #40	; 0x28
 8006cf4:	b2db      	uxtb	r3, r3
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006cf6:	2b02      	cmp	r3, #2
 8006cf8:	d819      	bhi.n	8006d2e <I2C_ITError+0x56>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006cfa:	2103      	movs	r1, #3
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	f7ff f97d 	bl	8005ffc <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006d02:	2328      	movs	r3, #40	; 0x28
 8006d04:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006d08:	4b33      	ldr	r3, [pc, #204]	; (8006dd8 <I2C_ITError+0x100>)
 8006d0a:	6363      	str	r3, [r4, #52]	; 0x34
  tmppreviousstate = hi2c->PreviousState;
 8006d0c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006d0e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006d10:	b11a      	cbz	r2, 8006d1a <I2C_ITError+0x42>
 8006d12:	2b11      	cmp	r3, #17
 8006d14:	d01b      	beq.n	8006d4e <I2C_ITError+0x76>
 8006d16:	2b21      	cmp	r3, #33	; 0x21
 8006d18:	d019      	beq.n	8006d4e <I2C_ITError+0x76>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006d1a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006d1c:	b11a      	cbz	r2, 8006d26 <I2C_ITError+0x4e>
 8006d1e:	2b12      	cmp	r3, #18
 8006d20:	d036      	beq.n	8006d90 <I2C_ITError+0xb8>
 8006d22:	2b22      	cmp	r3, #34	; 0x22
 8006d24:	d034      	beq.n	8006d90 <I2C_ITError+0xb8>
    I2C_TreatErrorCallback(hi2c);
 8006d26:	4620      	mov	r0, r4
 8006d28:	f7ff ffbe 	bl	8006ca8 <I2C_TreatErrorCallback>
}
 8006d2c:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006d2e:	f248 0103 	movw	r1, #32771	; 0x8003
 8006d32:	4620      	mov	r0, r4
 8006d34:	f7ff f962 	bl	8005ffc <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006d38:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b60      	cmp	r3, #96	; 0x60
 8006d40:	d002      	beq.n	8006d48 <I2C_ITError+0x70>
      hi2c->State         = HAL_I2C_STATE_READY;
 8006d42:	2320      	movs	r3, #32
 8006d44:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = NULL;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	6363      	str	r3, [r4, #52]	; 0x34
 8006d4c:	e7de      	b.n	8006d0c <I2C_ITError+0x34>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8006d56:	d003      	beq.n	8006d60 <I2C_ITError+0x88>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006d5e:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006d60:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006d62:	f7fe ff8c 	bl	8005c7e <HAL_DMA_GetState>
 8006d66:	2801      	cmp	r0, #1
 8006d68:	d00e      	beq.n	8006d88 <I2C_ITError+0xb0>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006d6a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006d6c:	4a1b      	ldr	r2, [pc, #108]	; (8006ddc <I2C_ITError+0x104>)
 8006d6e:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8006d70:	2300      	movs	r3, #0
 8006d72:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006d76:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006d78:	f7fe ff59 	bl	8005c2e <HAL_DMA_Abort_IT>
 8006d7c:	2800      	cmp	r0, #0
 8006d7e:	d0d5      	beq.n	8006d2c <I2C_ITError+0x54>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006d80:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006d82:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006d84:	4798      	blx	r3
 8006d86:	e7d1      	b.n	8006d2c <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 8006d88:	4620      	mov	r0, r4
 8006d8a:	f7ff ff8d 	bl	8006ca8 <I2C_TreatErrorCallback>
 8006d8e:	e7cd      	b.n	8006d2c <I2C_ITError+0x54>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8006d98:	d003      	beq.n	8006da2 <I2C_ITError+0xca>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006da0:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006da2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006da4:	f7fe ff6b 	bl	8005c7e <HAL_DMA_GetState>
 8006da8:	2801      	cmp	r0, #1
 8006daa:	d00e      	beq.n	8006dca <I2C_ITError+0xf2>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006dac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006dae:	4a0b      	ldr	r2, [pc, #44]	; (8006ddc <I2C_ITError+0x104>)
 8006db0:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8006db2:	2300      	movs	r3, #0
 8006db4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006db8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006dba:	f7fe ff38 	bl	8005c2e <HAL_DMA_Abort_IT>
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	d0b4      	beq.n	8006d2c <I2C_ITError+0x54>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006dc2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006dc4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006dc6:	4798      	blx	r3
 8006dc8:	e7b0      	b.n	8006d2c <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 8006dca:	4620      	mov	r0, r4
 8006dcc:	f7ff ff6c 	bl	8006ca8 <I2C_TreatErrorCallback>
 8006dd0:	e7ac      	b.n	8006d2c <I2C_ITError+0x54>
 8006dd2:	bf00      	nop
 8006dd4:	ffff0000 	.word	0xffff0000
 8006dd8:	08006f49 	.word	0x08006f49
 8006ddc:	08007101 	.word	0x08007101

08006de0 <I2C_ITSlaveCplt>:
{
 8006de0:	b570      	push	{r4, r5, r6, lr}
 8006de2:	4604      	mov	r4, r0
 8006de4:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006de6:	6802      	ldr	r2, [r0, #0]
 8006de8:	6816      	ldr	r6, [r2, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006dea:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006dee:	b2db      	uxtb	r3, r3
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006df0:	2120      	movs	r1, #32
 8006df2:	61d1      	str	r1, [r2, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006df4:	2b21      	cmp	r3, #33	; 0x21
 8006df6:	d00d      	beq.n	8006e14 <I2C_ITSlaveCplt+0x34>
 8006df8:	2b29      	cmp	r3, #41	; 0x29
 8006dfa:	d00b      	beq.n	8006e14 <I2C_ITSlaveCplt+0x34>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006dfc:	2b22      	cmp	r3, #34	; 0x22
 8006dfe:	d001      	beq.n	8006e04 <I2C_ITSlaveCplt+0x24>
 8006e00:	2b2a      	cmp	r3, #42	; 0x2a
 8006e02:	d10e      	bne.n	8006e22 <I2C_ITSlaveCplt+0x42>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006e04:	f248 0102 	movw	r1, #32770	; 0x8002
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f7ff f8f7 	bl	8005ffc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006e0e:	2322      	movs	r3, #34	; 0x22
 8006e10:	6323      	str	r3, [r4, #48]	; 0x30
 8006e12:	e006      	b.n	8006e22 <I2C_ITSlaveCplt+0x42>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006e14:	f248 0101 	movw	r1, #32769	; 0x8001
 8006e18:	4620      	mov	r0, r4
 8006e1a:	f7ff f8ef 	bl	8005ffc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006e1e:	2321      	movs	r3, #33	; 0x21
 8006e20:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006e22:	6822      	ldr	r2, [r4, #0]
 8006e24:	6853      	ldr	r3, [r2, #4]
 8006e26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e2a:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8006e2c:	6822      	ldr	r2, [r4, #0]
 8006e2e:	6853      	ldr	r3, [r2, #4]
 8006e30:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8006e34:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8006e38:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8006e3c:	f023 0301 	bic.w	r3, r3, #1
 8006e40:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 8006e42:	4620      	mov	r0, r4
 8006e44:	f7ff f8ae 	bl	8005fa4 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006e48:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8006e4c:	d040      	beq.n	8006ed0 <I2C_ITSlaveCplt+0xf0>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006e4e:	6822      	ldr	r2, [r4, #0]
 8006e50:	6813      	ldr	r3, [r2, #0]
 8006e52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e56:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmatx != NULL)
 8006e58:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006e5a:	b11b      	cbz	r3, 8006e64 <I2C_ITSlaveCplt+0x84>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006e64:	f015 0f04 	tst.w	r5, #4
 8006e68:	d011      	beq.n	8006e8e <I2C_ITSlaveCplt+0xae>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006e6a:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e6e:	6823      	ldr	r3, [r4, #0]
 8006e70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006e72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e74:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006e76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e78:	3301      	adds	r3, #1
 8006e7a:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8006e7c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006e7e:	b133      	cbz	r3, 8006e8e <I2C_ITSlaveCplt+0xae>
      hi2c->XferSize--;
 8006e80:	3b01      	subs	r3, #1
 8006e82:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8006e84:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	3b01      	subs	r3, #1
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8006e8e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	b11b      	cbz	r3, 8006e9c <I2C_ITSlaveCplt+0xbc>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e94:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006e96:	f043 0304 	orr.w	r3, r3, #4
 8006e9a:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 8006ea2:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006ea4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006ea6:	bb1b      	cbnz	r3, 8006ef0 <I2C_ITSlaveCplt+0x110>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006ea8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006eaa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006eae:	d12d      	bne.n	8006f0c <I2C_ITSlaveCplt+0x12c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006eb0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b22      	cmp	r3, #34	; 0x22
 8006eb8:	d038      	beq.n	8006f2c <I2C_ITSlaveCplt+0x14c>
    hi2c->State = HAL_I2C_STATE_READY;
 8006eba:	2320      	movs	r3, #32
 8006ebc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006ec4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006ec8:	4620      	mov	r0, r4
 8006eca:	f7ff fe21 	bl	8006b10 <HAL_I2C_SlaveTxCpltCallback>
}
 8006ece:	e02c      	b.n	8006f2a <I2C_ITSlaveCplt+0x14a>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006ed0:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8006ed4:	d0c6      	beq.n	8006e64 <I2C_ITSlaveCplt+0x84>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006ed6:	6822      	ldr	r2, [r4, #0]
 8006ed8:	6813      	ldr	r3, [r2, #0]
 8006eda:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006ede:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmarx != NULL)
 8006ee0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d0be      	beq.n	8006e64 <I2C_ITSlaveCplt+0x84>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	8563      	strh	r3, [r4, #42]	; 0x2a
 8006eee:	e7b9      	b.n	8006e64 <I2C_ITSlaveCplt+0x84>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006ef0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	f7ff fef0 	bl	8006cd8 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006ef8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	2b28      	cmp	r3, #40	; 0x28
 8006f00:	d113      	bne.n	8006f2a <I2C_ITSlaveCplt+0x14a>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006f02:	4629      	mov	r1, r5
 8006f04:	4620      	mov	r0, r4
 8006f06:	f7ff fe99 	bl	8006c3c <I2C_ITListenCplt>
 8006f0a:	e00e      	b.n	8006f2a <I2C_ITSlaveCplt+0x14a>
    I2C_ITSlaveSeqCplt(hi2c);
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	f7ff fe01 	bl	8006b14 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f12:	4b0c      	ldr	r3, [pc, #48]	; (8006f44 <I2C_ITSlaveCplt+0x164>)
 8006f14:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006f16:	2320      	movs	r3, #32
 8006f18:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006f20:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8006f24:	4620      	mov	r0, r4
 8006f26:	f7ff fe87 	bl	8006c38 <HAL_I2C_ListenCpltCallback>
}
 8006f2a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8006f2c:	2320      	movs	r3, #32
 8006f2e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f32:	2300      	movs	r3, #0
 8006f34:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006f36:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006f3a:	4620      	mov	r0, r4
 8006f3c:	f7ff fde9 	bl	8006b12 <HAL_I2C_SlaveRxCpltCallback>
 8006f40:	e7f3      	b.n	8006f2a <I2C_ITSlaveCplt+0x14a>
 8006f42:	bf00      	nop
 8006f44:	ffff0000 	.word	0xffff0000

08006f48 <I2C_Slave_ISR_IT>:
{
 8006f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 8006f4a:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 8006f4c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	f000 809e 	beq.w	8007092 <I2C_Slave_ISR_IT+0x14a>
 8006f56:	4604      	mov	r4, r0
 8006f58:	460d      	mov	r5, r1
 8006f5a:	4616      	mov	r6, r2
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006f62:	f011 0f20 	tst.w	r1, #32
 8006f66:	d002      	beq.n	8006f6e <I2C_Slave_ISR_IT+0x26>
 8006f68:	f012 0f20 	tst.w	r2, #32
 8006f6c:	d119      	bne.n	8006fa2 <I2C_Slave_ISR_IT+0x5a>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006f6e:	f015 0f10 	tst.w	r5, #16
 8006f72:	d03e      	beq.n	8006ff2 <I2C_Slave_ISR_IT+0xaa>
 8006f74:	f016 0f10 	tst.w	r6, #16
 8006f78:	d03b      	beq.n	8006ff2 <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount == 0U)
 8006f7a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	bb43      	cbnz	r3, 8006fd2 <I2C_Slave_ISR_IT+0x8a>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006f80:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b28      	cmp	r3, #40	; 0x28
 8006f88:	d00e      	beq.n	8006fa8 <I2C_Slave_ISR_IT+0x60>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006f8a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	2b29      	cmp	r3, #41	; 0x29
 8006f92:	d011      	beq.n	8006fb8 <I2C_Slave_ISR_IT+0x70>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f94:	6823      	ldr	r3, [r4, #0]
 8006f96:	2210      	movs	r2, #16
 8006f98:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8006f9a:	2000      	movs	r0, #0
 8006f9c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8006fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006fa2:	f7ff ff1d 	bl	8006de0 <I2C_ITSlaveCplt>
 8006fa6:	e7e2      	b.n	8006f6e <I2C_Slave_ISR_IT+0x26>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006fa8:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8006fac:	d1ed      	bne.n	8006f8a <I2C_Slave_ISR_IT+0x42>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006fae:	4629      	mov	r1, r5
 8006fb0:	4620      	mov	r0, r4
 8006fb2:	f7ff fe43 	bl	8006c3c <I2C_ITListenCplt>
 8006fb6:	e7f0      	b.n	8006f9a <I2C_Slave_ISR_IT+0x52>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006fb8:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8006fbc:	d0ea      	beq.n	8006f94 <I2C_Slave_ISR_IT+0x4c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fbe:	6823      	ldr	r3, [r4, #0]
 8006fc0:	2210      	movs	r2, #16
 8006fc2:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f7fe ffed 	bl	8005fa4 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 8006fca:	4620      	mov	r0, r4
 8006fcc:	f7ff fda2 	bl	8006b14 <I2C_ITSlaveSeqCplt>
 8006fd0:	e7e3      	b.n	8006f9a <I2C_Slave_ISR_IT+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006fd2:	6823      	ldr	r3, [r4, #0]
 8006fd4:	2210      	movs	r2, #16
 8006fd6:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006fd8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006fda:	f043 0304 	orr.w	r3, r3, #4
 8006fde:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006fe0:	b117      	cbz	r7, 8006fe8 <I2C_Slave_ISR_IT+0xa0>
 8006fe2:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8006fe6:	d1d8      	bne.n	8006f9a <I2C_Slave_ISR_IT+0x52>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006fe8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006fea:	4620      	mov	r0, r4
 8006fec:	f7ff fe74 	bl	8006cd8 <I2C_ITError>
 8006ff0:	e7d3      	b.n	8006f9a <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006ff2:	f015 0f04 	tst.w	r5, #4
 8006ff6:	d01f      	beq.n	8007038 <I2C_Slave_ISR_IT+0xf0>
 8006ff8:	f016 0f04 	tst.w	r6, #4
 8006ffc:	d01c      	beq.n	8007038 <I2C_Slave_ISR_IT+0xf0>
    if (hi2c->XferCount > 0U)
 8006ffe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007000:	b29b      	uxth	r3, r3
 8007002:	b173      	cbz	r3, 8007022 <I2C_Slave_ISR_IT+0xda>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007004:	6823      	ldr	r3, [r4, #0]
 8007006:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007008:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800700a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800700c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800700e:	3301      	adds	r3, #1
 8007010:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8007012:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8007014:	3b01      	subs	r3, #1
 8007016:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8007018:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800701a:	b29b      	uxth	r3, r3
 800701c:	3b01      	subs	r3, #1
 800701e:	b29b      	uxth	r3, r3
 8007020:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8007022:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007024:	b29b      	uxth	r3, r3
 8007026:	2b00      	cmp	r3, #0
 8007028:	d1b7      	bne.n	8006f9a <I2C_Slave_ISR_IT+0x52>
 800702a:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 800702e:	d0b4      	beq.n	8006f9a <I2C_Slave_ISR_IT+0x52>
      I2C_ITSlaveSeqCplt(hi2c);
 8007030:	4620      	mov	r0, r4
 8007032:	f7ff fd6f 	bl	8006b14 <I2C_ITSlaveSeqCplt>
 8007036:	e7b0      	b.n	8006f9a <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007038:	f015 0f08 	tst.w	r5, #8
 800703c:	d002      	beq.n	8007044 <I2C_Slave_ISR_IT+0xfc>
 800703e:	f016 0f08 	tst.w	r6, #8
 8007042:	d118      	bne.n	8007076 <I2C_Slave_ISR_IT+0x12e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007044:	f015 0f02 	tst.w	r5, #2
 8007048:	d0a7      	beq.n	8006f9a <I2C_Slave_ISR_IT+0x52>
 800704a:	f016 0f02 	tst.w	r6, #2
 800704e:	d0a4      	beq.n	8006f9a <I2C_Slave_ISR_IT+0x52>
    if (hi2c->XferCount > 0U)
 8007050:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007052:	b29b      	uxth	r3, r3
 8007054:	b1a3      	cbz	r3, 8007080 <I2C_Slave_ISR_IT+0x138>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007056:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007058:	6823      	ldr	r3, [r4, #0]
 800705a:	7812      	ldrb	r2, [r2, #0]
 800705c:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 800705e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007060:	3301      	adds	r3, #1
 8007062:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8007064:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007066:	b29b      	uxth	r3, r3
 8007068:	3b01      	subs	r3, #1
 800706a:	b29b      	uxth	r3, r3
 800706c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800706e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8007070:	3b01      	subs	r3, #1
 8007072:	8523      	strh	r3, [r4, #40]	; 0x28
 8007074:	e791      	b.n	8006f9a <I2C_Slave_ISR_IT+0x52>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007076:	4629      	mov	r1, r5
 8007078:	4620      	mov	r0, r4
 800707a:	f7ff fd8d 	bl	8006b98 <I2C_ITAddrCplt>
 800707e:	e78c      	b.n	8006f9a <I2C_Slave_ISR_IT+0x52>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007080:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8007084:	d001      	beq.n	800708a <I2C_Slave_ISR_IT+0x142>
 8007086:	2f00      	cmp	r7, #0
 8007088:	d187      	bne.n	8006f9a <I2C_Slave_ISR_IT+0x52>
        I2C_ITSlaveSeqCplt(hi2c);
 800708a:	4620      	mov	r0, r4
 800708c:	f7ff fd42 	bl	8006b14 <I2C_ITSlaveSeqCplt>
 8007090:	e783      	b.n	8006f9a <I2C_Slave_ISR_IT+0x52>
  __HAL_LOCK(hi2c);
 8007092:	2002      	movs	r0, #2
 8007094:	e784      	b.n	8006fa0 <I2C_Slave_ISR_IT+0x58>

08007096 <HAL_I2C_ER_IRQHandler>:
{
 8007096:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007098:	6802      	ldr	r2, [r0, #0]
 800709a:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800709c:	6811      	ldr	r1, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800709e:	f413 7f80 	tst.w	r3, #256	; 0x100
 80070a2:	d009      	beq.n	80070b8 <HAL_I2C_ER_IRQHandler+0x22>
 80070a4:	f011 0f80 	tst.w	r1, #128	; 0x80
 80070a8:	d006      	beq.n	80070b8 <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80070aa:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80070ac:	f044 0401 	orr.w	r4, r4, #1
 80070b0:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80070b2:	f44f 7480 	mov.w	r4, #256	; 0x100
 80070b6:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80070b8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80070bc:	d00a      	beq.n	80070d4 <HAL_I2C_ER_IRQHandler+0x3e>
 80070be:	f011 0f80 	tst.w	r1, #128	; 0x80
 80070c2:	d007      	beq.n	80070d4 <HAL_I2C_ER_IRQHandler+0x3e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80070c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80070c6:	f042 0208 	orr.w	r2, r2, #8
 80070ca:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80070cc:	6802      	ldr	r2, [r0, #0]
 80070ce:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80070d2:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80070d4:	f413 7f00 	tst.w	r3, #512	; 0x200
 80070d8:	d00a      	beq.n	80070f0 <HAL_I2C_ER_IRQHandler+0x5a>
 80070da:	f011 0f80 	tst.w	r1, #128	; 0x80
 80070de:	d007      	beq.n	80070f0 <HAL_I2C_ER_IRQHandler+0x5a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80070e0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80070e2:	f043 0302 	orr.w	r3, r3, #2
 80070e6:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80070e8:	6803      	ldr	r3, [r0, #0]
 80070ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80070ee:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 80070f0:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80070f2:	f011 0f0b 	tst.w	r1, #11
 80070f6:	d100      	bne.n	80070fa <HAL_I2C_ER_IRQHandler+0x64>
}
 80070f8:	bd10      	pop	{r4, pc}
    I2C_ITError(hi2c, tmperror);
 80070fa:	f7ff fded 	bl	8006cd8 <I2C_ITError>
}
 80070fe:	e7fb      	b.n	80070f8 <HAL_I2C_ER_IRQHandler+0x62>

08007100 <I2C_DMAAbort>:
{
 8007100:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007102:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (hi2c->hdmatx != NULL)
 8007104:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007106:	b10b      	cbz	r3, 800710c <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007108:	2200      	movs	r2, #0
 800710a:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 800710c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800710e:	b10b      	cbz	r3, 8007114 <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007110:	2200      	movs	r2, #0
 8007112:	639a      	str	r2, [r3, #56]	; 0x38
  I2C_TreatErrorCallback(hi2c);
 8007114:	f7ff fdc8 	bl	8006ca8 <I2C_TreatErrorCallback>
}
 8007118:	bd08      	pop	{r3, pc}

0800711a <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800711a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800711e:	b2db      	uxtb	r3, r3
 8007120:	2b20      	cmp	r3, #32
 8007122:	d124      	bne.n	800716e <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007124:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8007128:	2b01      	cmp	r3, #1
 800712a:	d022      	beq.n	8007172 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 800712c:	2301      	movs	r3, #1
 800712e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007132:	2324      	movs	r3, #36	; 0x24
 8007134:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007138:	6802      	ldr	r2, [r0, #0]
 800713a:	6813      	ldr	r3, [r2, #0]
 800713c:	f023 0301 	bic.w	r3, r3, #1
 8007140:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007142:	6802      	ldr	r2, [r0, #0]
 8007144:	6813      	ldr	r3, [r2, #0]
 8007146:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800714a:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800714c:	6802      	ldr	r2, [r0, #0]
 800714e:	6813      	ldr	r3, [r2, #0]
 8007150:	4319      	orrs	r1, r3
 8007152:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007154:	6802      	ldr	r2, [r0, #0]
 8007156:	6813      	ldr	r3, [r2, #0]
 8007158:	f043 0301 	orr.w	r3, r3, #1
 800715c:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800715e:	2320      	movs	r3, #32
 8007160:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007164:	2300      	movs	r3, #0
 8007166:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 800716a:	4618      	mov	r0, r3
 800716c:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800716e:	2002      	movs	r0, #2
 8007170:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8007172:	2002      	movs	r0, #2
  }
}
 8007174:	4770      	bx	lr

08007176 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007176:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800717a:	b2db      	uxtb	r3, r3
 800717c:	2b20      	cmp	r3, #32
 800717e:	d122      	bne.n	80071c6 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007180:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8007184:	2b01      	cmp	r3, #1
 8007186:	d020      	beq.n	80071ca <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8007188:	2301      	movs	r3, #1
 800718a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800718e:	2324      	movs	r3, #36	; 0x24
 8007190:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007194:	6802      	ldr	r2, [r0, #0]
 8007196:	6813      	ldr	r3, [r2, #0]
 8007198:	f023 0301 	bic.w	r3, r3, #1
 800719c:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800719e:	6802      	ldr	r2, [r0, #0]
 80071a0:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80071a2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80071a6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80071aa:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80071ac:	6802      	ldr	r2, [r0, #0]
 80071ae:	6813      	ldr	r3, [r2, #0]
 80071b0:	f043 0301 	orr.w	r3, r3, #1
 80071b4:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80071b6:	2320      	movs	r3, #32
 80071b8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071bc:	2300      	movs	r3, #0
 80071be:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80071c2:	4618      	mov	r0, r3
 80071c4:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80071c6:	2002      	movs	r0, #2
 80071c8:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80071ca:	2002      	movs	r0, #2
  }
}
 80071cc:	4770      	bx	lr
	...

080071d0 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80071d0:	4b02      	ldr	r3, [pc, #8]	; (80071dc <HAL_PWREx_GetVoltageRange+0xc>)
 80071d2:	6818      	ldr	r0, [r3, #0]
#endif
}
 80071d4:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80071d8:	4770      	bx	lr
 80071da:	bf00      	nop
 80071dc:	40007000 	.word	0x40007000

080071e0 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80071e0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80071e4:	d00f      	beq.n	8007206 <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80071e6:	4b1f      	ldr	r3, [pc, #124]	; (8007264 <HAL_PWREx_ControlVoltageScaling+0x84>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80071ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071f2:	d034      	beq.n	800725e <HAL_PWREx_ControlVoltageScaling+0x7e>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80071f4:	4a1b      	ldr	r2, [pc, #108]	; (8007264 <HAL_PWREx_ControlVoltageScaling+0x84>)
 80071f6:	6813      	ldr	r3, [r2, #0]
 80071f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80071fc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007200:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007202:	2000      	movs	r0, #0
 8007204:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007206:	4b17      	ldr	r3, [pc, #92]	; (8007264 <HAL_PWREx_ControlVoltageScaling+0x84>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800720e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007212:	d020      	beq.n	8007256 <HAL_PWREx_ControlVoltageScaling+0x76>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007214:	4a13      	ldr	r2, [pc, #76]	; (8007264 <HAL_PWREx_ControlVoltageScaling+0x84>)
 8007216:	6813      	ldr	r3, [r2, #0]
 8007218:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800721c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007220:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007222:	4b11      	ldr	r3, [pc, #68]	; (8007268 <HAL_PWREx_ControlVoltageScaling+0x88>)
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	2332      	movs	r3, #50	; 0x32
 8007228:	fb03 f302 	mul.w	r3, r3, r2
 800722c:	4a0f      	ldr	r2, [pc, #60]	; (800726c <HAL_PWREx_ControlVoltageScaling+0x8c>)
 800722e:	fba2 2303 	umull	r2, r3, r2, r3
 8007232:	0c9b      	lsrs	r3, r3, #18
 8007234:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007236:	e000      	b.n	800723a <HAL_PWREx_ControlVoltageScaling+0x5a>
        wait_loop_index--;
 8007238:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800723a:	4a0a      	ldr	r2, [pc, #40]	; (8007264 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800723c:	6952      	ldr	r2, [r2, #20]
 800723e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8007242:	d001      	beq.n	8007248 <HAL_PWREx_ControlVoltageScaling+0x68>
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1f7      	bne.n	8007238 <HAL_PWREx_ControlVoltageScaling+0x58>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007248:	4b06      	ldr	r3, [pc, #24]	; (8007264 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800724a:	695b      	ldr	r3, [r3, #20]
 800724c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8007250:	d103      	bne.n	800725a <HAL_PWREx_ControlVoltageScaling+0x7a>
  return HAL_OK;
 8007252:	2000      	movs	r0, #0
 8007254:	4770      	bx	lr
 8007256:	2000      	movs	r0, #0
 8007258:	4770      	bx	lr
        return HAL_TIMEOUT;
 800725a:	2003      	movs	r0, #3
 800725c:	4770      	bx	lr
  return HAL_OK;
 800725e:	2000      	movs	r0, #0
}
 8007260:	4770      	bx	lr
 8007262:	bf00      	nop
 8007264:	40007000 	.word	0x40007000
 8007268:	2000051c 	.word	0x2000051c
 800726c:	431bde83 	.word	0x431bde83

08007270 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007270:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007274:	4605      	mov	r5, r0
 8007276:	460f      	mov	r7, r1
 8007278:	4616      	mov	r6, r2
 800727a:	4699      	mov	r9, r3
 800727c:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007280:	682c      	ldr	r4, [r5, #0]
 8007282:	68a4      	ldr	r4, [r4, #8]
 8007284:	423c      	tst	r4, r7
 8007286:	bf14      	ite	ne
 8007288:	2401      	movne	r4, #1
 800728a:	2400      	moveq	r4, #0
 800728c:	42b4      	cmp	r4, r6
 800728e:	d014      	beq.n	80072ba <QSPI_WaitFlagStateUntilTimeout+0x4a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007290:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007294:	d0f4      	beq.n	8007280 <QSPI_WaitFlagStateUntilTimeout+0x10>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007296:	f7fe fc25 	bl	8005ae4 <HAL_GetTick>
 800729a:	eba0 0009 	sub.w	r0, r0, r9
 800729e:	4540      	cmp	r0, r8
 80072a0:	d802      	bhi.n	80072a8 <QSPI_WaitFlagStateUntilTimeout+0x38>
 80072a2:	f1b8 0f00 	cmp.w	r8, #0
 80072a6:	d1eb      	bne.n	8007280 <QSPI_WaitFlagStateUntilTimeout+0x10>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80072a8:	2304      	movs	r3, #4
 80072aa:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80072ae:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80072b0:	f043 0301 	orr.w	r3, r3, #1
 80072b4:	63eb      	str	r3, [r5, #60]	; 0x3c

        return HAL_ERROR;
 80072b6:	2001      	movs	r0, #1
 80072b8:	e000      	b.n	80072bc <QSPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }
  return HAL_OK;
 80072ba:	2000      	movs	r0, #0
}
 80072bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080072c0 <HAL_QSPI_ErrorCallback>:
}
 80072c0:	4770      	bx	lr

080072c2 <QSPI_DMAAbortCplt>:
{
 80072c2:	b508      	push	{r3, lr}
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 80072c4:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hqspi->RxXferCount = 0U;
 80072c6:	2300      	movs	r3, #0
 80072c8:	6303      	str	r3, [r0, #48]	; 0x30
  hqspi->TxXferCount = 0U;
 80072ca:	6243      	str	r3, [r0, #36]	; 0x24
  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 80072cc:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80072d0:	b2db      	uxtb	r3, r3
 80072d2:	2b08      	cmp	r3, #8
 80072d4:	d10d      	bne.n	80072f2 <QSPI_DMAAbortCplt+0x30>
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80072d6:	6803      	ldr	r3, [r0, #0]
 80072d8:	2202      	movs	r2, #2
 80072da:	60da      	str	r2, [r3, #12]
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 80072dc:	6802      	ldr	r2, [r0, #0]
 80072de:	6813      	ldr	r3, [r2, #0]
 80072e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072e4:	6013      	str	r3, [r2, #0]
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80072e6:	6802      	ldr	r2, [r0, #0]
 80072e8:	6813      	ldr	r3, [r2, #0]
 80072ea:	f043 0302 	orr.w	r3, r3, #2
 80072ee:	6013      	str	r3, [r2, #0]
}
 80072f0:	bd08      	pop	{r3, pc}
    hqspi->State = HAL_QSPI_STATE_READY;
 80072f2:	2301      	movs	r3, #1
 80072f4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    HAL_QSPI_ErrorCallback(hqspi);
 80072f8:	f7ff ffe2 	bl	80072c0 <HAL_QSPI_ErrorCallback>
}
 80072fc:	e7f8      	b.n	80072f0 <QSPI_DMAAbortCplt+0x2e>

080072fe <HAL_QSPI_AbortCpltCallback>:
}
 80072fe:	4770      	bx	lr

08007300 <HAL_QSPI_CmdCpltCallback>:
}
 8007300:	4770      	bx	lr

08007302 <HAL_QSPI_RxCpltCallback>:
}
 8007302:	4770      	bx	lr

08007304 <HAL_QSPI_TxCpltCallback>:
}
 8007304:	4770      	bx	lr

08007306 <HAL_QSPI_FifoThresholdCallback>:
}
 8007306:	4770      	bx	lr

08007308 <HAL_QSPI_StatusMatchCallback>:
}
 8007308:	4770      	bx	lr

0800730a <HAL_QSPI_TimeOutCallback>:
}
 800730a:	4770      	bx	lr

0800730c <HAL_QSPI_Abort_IT>:
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 800730c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8007310:	f013 0f02 	tst.w	r3, #2
 8007314:	d032      	beq.n	800737c <HAL_QSPI_Abort_IT+0x70>
{
 8007316:	b510      	push	{r4, lr}
 8007318:	4604      	mov	r4, r0
    __HAL_UNLOCK(hqspi);
 800731a:	2300      	movs	r3, #0
 800731c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    hqspi->State = HAL_QSPI_STATE_ABORT;
 8007320:	2308      	movs	r3, #8
 8007322:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 8007326:	6802      	ldr	r2, [r0, #0]
 8007328:	6813      	ldr	r3, [r2, #0]
 800732a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800732e:	6013      	str	r3, [r2, #0]
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007330:	6803      	ldr	r3, [r0, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	f012 0f04 	tst.w	r2, #4
 8007338:	d10d      	bne.n	8007356 <HAL_QSPI_Abort_IT+0x4a>
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800733a:	2202      	movs	r2, #2
 800733c:	60da      	str	r2, [r3, #12]
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800733e:	6802      	ldr	r2, [r0, #0]
 8007340:	6813      	ldr	r3, [r2, #0]
 8007342:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007346:	6013      	str	r3, [r2, #0]
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8007348:	6802      	ldr	r2, [r0, #0]
 800734a:	6813      	ldr	r3, [r2, #0]
 800734c:	f043 0302 	orr.w	r3, r3, #2
 8007350:	6013      	str	r3, [r2, #0]
}
 8007352:	2000      	movs	r0, #0
 8007354:	bd10      	pop	{r4, pc}
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	f022 0204 	bic.w	r2, r2, #4
 800735c:	601a      	str	r2, [r3, #0]
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 800735e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007360:	4a07      	ldr	r2, [pc, #28]	; (8007380 <HAL_QSPI_Abort_IT+0x74>)
 8007362:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 8007364:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8007366:	f7fe fc62 	bl	8005c2e <HAL_DMA_Abort_IT>
 800736a:	2800      	cmp	r0, #0
 800736c:	d0f1      	beq.n	8007352 <HAL_QSPI_Abort_IT+0x46>
        hqspi->State = HAL_QSPI_STATE_READY;
 800736e:	2301      	movs	r3, #1
 8007370:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        HAL_QSPI_AbortCpltCallback(hqspi);
 8007374:	4620      	mov	r0, r4
 8007376:	f7ff ffc2 	bl	80072fe <HAL_QSPI_AbortCpltCallback>
 800737a:	e7ea      	b.n	8007352 <HAL_QSPI_Abort_IT+0x46>
}
 800737c:	2000      	movs	r0, #0
 800737e:	4770      	bx	lr
 8007380:	080072c3 	.word	0x080072c3

08007384 <HAL_QSPI_IRQHandler>:
{
 8007384:	b510      	push	{r4, lr}
 8007386:	4604      	mov	r4, r0
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8007388:	6803      	ldr	r3, [r0, #0]
 800738a:	689a      	ldr	r2, [r3, #8]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 800738c:	6819      	ldr	r1, [r3, #0]
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 800738e:	f012 0f04 	tst.w	r2, #4
 8007392:	d040      	beq.n	8007416 <HAL_QSPI_IRQHandler+0x92>
 8007394:	f411 2f80 	tst.w	r1, #262144	; 0x40000
 8007398:	d03d      	beq.n	8007416 <HAL_QSPI_IRQHandler+0x92>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800739a:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 800739e:	b2d2      	uxtb	r2, r2
 80073a0:	2a12      	cmp	r2, #18
 80073a2:	d00d      	beq.n	80073c0 <HAL_QSPI_IRQHandler+0x3c>
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 80073a4:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 80073a8:	b2d2      	uxtb	r2, r2
 80073aa:	2a22      	cmp	r2, #34	; 0x22
 80073ac:	d020      	beq.n	80073f0 <HAL_QSPI_IRQHandler+0x6c>
    HAL_QSPI_FifoThresholdCallback(hqspi);
 80073ae:	4620      	mov	r0, r4
 80073b0:	f7ff ffa9 	bl	8007306 <HAL_QSPI_FifoThresholdCallback>
}
 80073b4:	bd10      	pop	{r4, pc}
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 80073b6:	6813      	ldr	r3, [r2, #0]
 80073b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073bc:	6013      	str	r3, [r2, #0]
          break;
 80073be:	e7f6      	b.n	80073ae <HAL_QSPI_IRQHandler+0x2a>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80073c0:	6822      	ldr	r2, [r4, #0]
 80073c2:	6891      	ldr	r1, [r2, #8]
 80073c4:	f011 0f04 	tst.w	r1, #4
 80073c8:	d0f1      	beq.n	80073ae <HAL_QSPI_IRQHandler+0x2a>
        if (hqspi->TxXferCount > 0U)
 80073ca:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80073cc:	2900      	cmp	r1, #0
 80073ce:	d0f2      	beq.n	80073b6 <HAL_QSPI_IRQHandler+0x32>
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 80073d0:	69e2      	ldr	r2, [r4, #28]
 80073d2:	7812      	ldrb	r2, [r2, #0]
 80073d4:	f883 2020 	strb.w	r2, [r3, #32]
          hqspi->pTxBuffPtr++;
 80073d8:	69e2      	ldr	r2, [r4, #28]
 80073da:	3201      	adds	r2, #1
 80073dc:	61e2      	str	r2, [r4, #28]
          hqspi->TxXferCount--;
 80073de:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80073e0:	3a01      	subs	r2, #1
 80073e2:	6262      	str	r2, [r4, #36]	; 0x24
 80073e4:	e7ec      	b.n	80073c0 <HAL_QSPI_IRQHandler+0x3c>
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 80073e6:	6813      	ldr	r3, [r2, #0]
 80073e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073ec:	6013      	str	r3, [r2, #0]
          break;
 80073ee:	e7de      	b.n	80073ae <HAL_QSPI_IRQHandler+0x2a>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 80073f0:	6822      	ldr	r2, [r4, #0]
 80073f2:	6891      	ldr	r1, [r2, #8]
 80073f4:	f011 0f04 	tst.w	r1, #4
 80073f8:	d0d9      	beq.n	80073ae <HAL_QSPI_IRQHandler+0x2a>
        if (hqspi->RxXferCount > 0U)
 80073fa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80073fc:	2900      	cmp	r1, #0
 80073fe:	d0f2      	beq.n	80073e6 <HAL_QSPI_IRQHandler+0x62>
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8007400:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8007402:	f893 1020 	ldrb.w	r1, [r3, #32]
 8007406:	7011      	strb	r1, [r2, #0]
          hqspi->pRxBuffPtr++;
 8007408:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800740a:	3201      	adds	r2, #1
 800740c:	62a2      	str	r2, [r4, #40]	; 0x28
          hqspi->RxXferCount--;
 800740e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8007410:	3a01      	subs	r2, #1
 8007412:	6322      	str	r2, [r4, #48]	; 0x30
 8007414:	e7ec      	b.n	80073f0 <HAL_QSPI_IRQHandler+0x6c>
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 8007416:	f012 0f02 	tst.w	r2, #2
 800741a:	d07c      	beq.n	8007516 <HAL_QSPI_IRQHandler+0x192>
 800741c:	f411 3f00 	tst.w	r1, #131072	; 0x20000
 8007420:	d079      	beq.n	8007516 <HAL_QSPI_IRQHandler+0x192>
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8007422:	2202      	movs	r2, #2
 8007424:	60da      	str	r2, [r3, #12]
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8007426:	6822      	ldr	r2, [r4, #0]
 8007428:	6813      	ldr	r3, [r2, #0]
 800742a:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800742e:	6013      	str	r3, [r2, #0]
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8007430:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8007434:	b2db      	uxtb	r3, r3
 8007436:	2b12      	cmp	r3, #18
 8007438:	d01d      	beq.n	8007476 <HAL_QSPI_IRQHandler+0xf2>
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 800743a:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800743e:	b2db      	uxtb	r3, r3
 8007440:	2b22      	cmp	r3, #34	; 0x22
 8007442:	d031      	beq.n	80074a8 <HAL_QSPI_IRQHandler+0x124>
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 8007444:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8007448:	b2db      	uxtb	r3, r3
 800744a:	2b02      	cmp	r3, #2
 800744c:	d058      	beq.n	8007500 <HAL_QSPI_IRQHandler+0x17c>
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800744e:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8007452:	b2db      	uxtb	r3, r3
 8007454:	2b08      	cmp	r3, #8
 8007456:	d1ad      	bne.n	80073b4 <HAL_QSPI_IRQHandler+0x30>
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8007458:	6822      	ldr	r2, [r4, #0]
 800745a:	6953      	ldr	r3, [r2, #20]
 800745c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8007460:	6153      	str	r3, [r2, #20]
      hqspi->State = HAL_QSPI_STATE_READY;
 8007462:	2301      	movs	r3, #1
 8007464:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8007468:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800746a:	2b00      	cmp	r3, #0
 800746c:	d14f      	bne.n	800750e <HAL_QSPI_IRQHandler+0x18a>
        HAL_QSPI_AbortCpltCallback(hqspi);
 800746e:	4620      	mov	r0, r4
 8007470:	f7ff ff45 	bl	80072fe <HAL_QSPI_AbortCpltCallback>
 8007474:	e79e      	b.n	80073b4 <HAL_QSPI_IRQHandler+0x30>
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007476:	6823      	ldr	r3, [r4, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	f012 0f04 	tst.w	r2, #4
 800747e:	d009      	beq.n	8007494 <HAL_QSPI_IRQHandler+0x110>
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	f022 0204 	bic.w	r2, r2, #4
 8007486:	601a      	str	r2, [r3, #0]
        __HAL_DMA_DISABLE(hqspi->hdma);
 8007488:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	6813      	ldr	r3, [r2, #0]
 800748e:	f023 0301 	bic.w	r3, r3, #1
 8007492:	6013      	str	r3, [r2, #0]
      HAL_QSPI_Abort_IT(hqspi);
 8007494:	4620      	mov	r0, r4
 8007496:	f7ff ff39 	bl	800730c <HAL_QSPI_Abort_IT>
      hqspi->State = HAL_QSPI_STATE_READY;
 800749a:	2301      	movs	r3, #1
 800749c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      HAL_QSPI_TxCpltCallback(hqspi);
 80074a0:	4620      	mov	r0, r4
 80074a2:	f7ff ff2f 	bl	8007304 <HAL_QSPI_TxCpltCallback>
 80074a6:	e785      	b.n	80073b4 <HAL_QSPI_IRQHandler+0x30>
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80074a8:	6821      	ldr	r1, [r4, #0]
 80074aa:	680b      	ldr	r3, [r1, #0]
 80074ac:	f013 0f04 	tst.w	r3, #4
 80074b0:	d013      	beq.n	80074da <HAL_QSPI_IRQHandler+0x156>
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80074b2:	680b      	ldr	r3, [r1, #0]
 80074b4:	f023 0304 	bic.w	r3, r3, #4
 80074b8:	600b      	str	r3, [r1, #0]
        __HAL_DMA_DISABLE(hqspi->hdma);
 80074ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	6813      	ldr	r3, [r2, #0]
 80074c0:	f023 0301 	bic.w	r3, r3, #1
 80074c4:	6013      	str	r3, [r2, #0]
      HAL_QSPI_Abort_IT(hqspi);
 80074c6:	4620      	mov	r0, r4
 80074c8:	f7ff ff20 	bl	800730c <HAL_QSPI_Abort_IT>
      hqspi->State = HAL_QSPI_STATE_READY;
 80074cc:	2301      	movs	r3, #1
 80074ce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      HAL_QSPI_RxCpltCallback(hqspi);
 80074d2:	4620      	mov	r0, r4
 80074d4:	f7ff ff15 	bl	8007302 <HAL_QSPI_RxCpltCallback>
 80074d8:	e76c      	b.n	80073b4 <HAL_QSPI_IRQHandler+0x30>
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 80074da:	6823      	ldr	r3, [r4, #0]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	f413 5ff8 	tst.w	r3, #7936	; 0x1f00
 80074e2:	d0f0      	beq.n	80074c6 <HAL_QSPI_IRQHandler+0x142>
          if (hqspi->RxXferCount > 0U)
 80074e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d0ed      	beq.n	80074c6 <HAL_QSPI_IRQHandler+0x142>
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80074ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80074ec:	f891 2020 	ldrb.w	r2, [r1, #32]
 80074f0:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 80074f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80074f4:	3301      	adds	r3, #1
 80074f6:	62a3      	str	r3, [r4, #40]	; 0x28
            hqspi->RxXferCount--;
 80074f8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80074fa:	3b01      	subs	r3, #1
 80074fc:	6323      	str	r3, [r4, #48]	; 0x30
 80074fe:	e7ec      	b.n	80074da <HAL_QSPI_IRQHandler+0x156>
      hqspi->State = HAL_QSPI_STATE_READY;
 8007500:	2301      	movs	r3, #1
 8007502:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      HAL_QSPI_CmdCpltCallback(hqspi);
 8007506:	4620      	mov	r0, r4
 8007508:	f7ff fefa 	bl	8007300 <HAL_QSPI_CmdCpltCallback>
 800750c:	e752      	b.n	80073b4 <HAL_QSPI_IRQHandler+0x30>
        HAL_QSPI_ErrorCallback(hqspi);
 800750e:	4620      	mov	r0, r4
 8007510:	f7ff fed6 	bl	80072c0 <HAL_QSPI_ErrorCallback>
 8007514:	e74e      	b.n	80073b4 <HAL_QSPI_IRQHandler+0x30>
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 8007516:	f012 0f08 	tst.w	r2, #8
 800751a:	d014      	beq.n	8007546 <HAL_QSPI_IRQHandler+0x1c2>
 800751c:	f411 2f00 	tst.w	r1, #524288	; 0x80000
 8007520:	d011      	beq.n	8007546 <HAL_QSPI_IRQHandler+0x1c2>
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8007522:	2208      	movs	r2, #8
 8007524:	60da      	str	r2, [r3, #12]
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 800752e:	d006      	beq.n	800753e <HAL_QSPI_IRQHandler+0x1ba>
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8007536:	601a      	str	r2, [r3, #0]
      hqspi->State = HAL_QSPI_STATE_READY;
 8007538:	2301      	movs	r3, #1
 800753a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_QSPI_StatusMatchCallback(hqspi);
 800753e:	4620      	mov	r0, r4
 8007540:	f7ff fee2 	bl	8007308 <HAL_QSPI_StatusMatchCallback>
 8007544:	e736      	b.n	80073b4 <HAL_QSPI_IRQHandler+0x30>
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 8007546:	f012 0f01 	tst.w	r2, #1
 800754a:	d031      	beq.n	80075b0 <HAL_QSPI_IRQHandler+0x22c>
 800754c:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 8007550:	d02e      	beq.n	80075b0 <HAL_QSPI_IRQHandler+0x22c>
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8007552:	2201      	movs	r2, #1
 8007554:	60da      	str	r2, [r3, #12]
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8007556:	6822      	ldr	r2, [r4, #0]
 8007558:	6813      	ldr	r3, [r2, #0]
 800755a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800755e:	6013      	str	r3, [r2, #0]
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 8007560:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007562:	f043 0302 	orr.w	r3, r3, #2
 8007566:	63e3      	str	r3, [r4, #60]	; 0x3c
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8007568:	6823      	ldr	r3, [r4, #0]
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	f012 0f04 	tst.w	r2, #4
 8007570:	d017      	beq.n	80075a2 <HAL_QSPI_IRQHandler+0x21e>
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	f022 0204 	bic.w	r2, r2, #4
 8007578:	601a      	str	r2, [r3, #0]
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 800757a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800757c:	4a13      	ldr	r2, [pc, #76]	; (80075cc <HAL_QSPI_IRQHandler+0x248>)
 800757e:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 8007580:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8007582:	f7fe fb54 	bl	8005c2e <HAL_DMA_Abort_IT>
 8007586:	2800      	cmp	r0, #0
 8007588:	f43f af14 	beq.w	80073b4 <HAL_QSPI_IRQHandler+0x30>
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800758c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800758e:	f043 0304 	orr.w	r3, r3, #4
 8007592:	63e3      	str	r3, [r4, #60]	; 0x3c
        hqspi->State = HAL_QSPI_STATE_READY;
 8007594:	2301      	movs	r3, #1
 8007596:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        HAL_QSPI_ErrorCallback(hqspi);
 800759a:	4620      	mov	r0, r4
 800759c:	f7ff fe90 	bl	80072c0 <HAL_QSPI_ErrorCallback>
 80075a0:	e708      	b.n	80073b4 <HAL_QSPI_IRQHandler+0x30>
      hqspi->State = HAL_QSPI_STATE_READY;
 80075a2:	2301      	movs	r3, #1
 80075a4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      HAL_QSPI_ErrorCallback(hqspi);
 80075a8:	4620      	mov	r0, r4
 80075aa:	f7ff fe89 	bl	80072c0 <HAL_QSPI_ErrorCallback>
 80075ae:	e701      	b.n	80073b4 <HAL_QSPI_IRQHandler+0x30>
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 80075b0:	f012 0f10 	tst.w	r2, #16
 80075b4:	f43f aefe 	beq.w	80073b4 <HAL_QSPI_IRQHandler+0x30>
 80075b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80075bc:	f43f aefa 	beq.w	80073b4 <HAL_QSPI_IRQHandler+0x30>
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 80075c0:	2210      	movs	r2, #16
 80075c2:	60da      	str	r2, [r3, #12]
    HAL_QSPI_TimeOutCallback(hqspi);
 80075c4:	4620      	mov	r0, r4
 80075c6:	f7ff fea0 	bl	800730a <HAL_QSPI_TimeOutCallback>
}
 80075ca:	e6f3      	b.n	80073b4 <HAL_QSPI_IRQHandler+0x30>
 80075cc:	080072c3 	.word	0x080072c3

080075d0 <HAL_QSPI_SetTimeout>:
  hqspi->Timeout = Timeout;
 80075d0:	6401      	str	r1, [r0, #64]	; 0x40
}
 80075d2:	4770      	bx	lr

080075d4 <HAL_QSPI_Init>:
{
 80075d4:	b530      	push	{r4, r5, lr}
 80075d6:	b083      	sub	sp, #12
 80075d8:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80075da:	f7fe fa83 	bl	8005ae4 <HAL_GetTick>
  if(hqspi == NULL)
 80075de:	2c00      	cmp	r4, #0
 80075e0:	d048      	beq.n	8007674 <HAL_QSPI_Init+0xa0>
 80075e2:	4605      	mov	r5, r0
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80075e4:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d038      	beq.n	800765e <HAL_QSPI_Init+0x8a>
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80075ec:	6821      	ldr	r1, [r4, #0]
 80075ee:	680b      	ldr	r3, [r1, #0]
 80075f0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80075f4:	68a2      	ldr	r2, [r4, #8]
 80075f6:	3a01      	subs	r2, #1
 80075f8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80075fc:	600b      	str	r3, [r1, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80075fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007600:	9300      	str	r3, [sp, #0]
 8007602:	462b      	mov	r3, r5
 8007604:	2200      	movs	r2, #0
 8007606:	2120      	movs	r1, #32
 8007608:	4620      	mov	r0, r4
 800760a:	f7ff fe31 	bl	8007270 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 800760e:	bb08      	cbnz	r0, 8007654 <HAL_QSPI_Init+0x80>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8007610:	6821      	ldr	r1, [r4, #0]
 8007612:	680b      	ldr	r3, [r1, #0]
 8007614:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007618:	f023 0310 	bic.w	r3, r3, #16
 800761c:	6865      	ldr	r5, [r4, #4]
 800761e:	68e2      	ldr	r2, [r4, #12]
 8007620:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 8007624:	4313      	orrs	r3, r2
 8007626:	600b      	str	r3, [r1, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007628:	6821      	ldr	r1, [r4, #0]
 800762a:	684a      	ldr	r2, [r1, #4]
 800762c:	4b12      	ldr	r3, [pc, #72]	; (8007678 <HAL_QSPI_Init+0xa4>)
 800762e:	4013      	ands	r3, r2
 8007630:	6925      	ldr	r5, [r4, #16]
 8007632:	6962      	ldr	r2, [r4, #20]
 8007634:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8007638:	69a5      	ldr	r5, [r4, #24]
 800763a:	432a      	orrs	r2, r5
 800763c:	4313      	orrs	r3, r2
 800763e:	604b      	str	r3, [r1, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8007640:	6822      	ldr	r2, [r4, #0]
 8007642:	6813      	ldr	r3, [r2, #0]
 8007644:	f043 0301 	orr.w	r3, r3, #1
 8007648:	6013      	str	r3, [r2, #0]
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800764a:	2300      	movs	r3, #0
 800764c:	63e3      	str	r3, [r4, #60]	; 0x3c
    hqspi->State = HAL_QSPI_STATE_READY;
 800764e:	2301      	movs	r3, #1
 8007650:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 8007654:	2300      	movs	r3, #0
 8007656:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 800765a:	b003      	add	sp, #12
 800765c:	bd30      	pop	{r4, r5, pc}
    hqspi->Lock = HAL_UNLOCKED;
 800765e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    HAL_QSPI_MspInit(hqspi);
 8007662:	4620      	mov	r0, r4
 8007664:	f7fd ff56 	bl	8005514 <HAL_QSPI_MspInit>
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8007668:	f241 3188 	movw	r1, #5000	; 0x1388
 800766c:	4620      	mov	r0, r4
 800766e:	f7ff ffaf 	bl	80075d0 <HAL_QSPI_SetTimeout>
 8007672:	e7bb      	b.n	80075ec <HAL_QSPI_Init+0x18>
    return HAL_ERROR;
 8007674:	2001      	movs	r0, #1
 8007676:	e7f0      	b.n	800765a <HAL_QSPI_Init+0x86>
 8007678:	ffe0f8fe 	.word	0xffe0f8fe

0800767c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800767c:	b530      	push	{r4, r5, lr}
 800767e:	b083      	sub	sp, #12
 8007680:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007682:	4b20      	ldr	r3, [pc, #128]	; (8007704 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8007684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007686:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800768a:	d00b      	beq.n	80076a4 <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800768c:	f7ff fda0 	bl	80071d0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007690:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007694:	d017      	beq.n	80076c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007696:	2c80      	cmp	r4, #128	; 0x80
 8007698:	d81f      	bhi.n	80076da <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800769a:	d02d      	beq.n	80076f8 <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 800769c:	2c70      	cmp	r4, #112	; 0x70
 800769e:	d02d      	beq.n	80076fc <RCC_SetFlashLatencyFromMSIRange+0x80>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80076a0:	2100      	movs	r1, #0
 80076a2:	e01b      	b.n	80076dc <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 80076a4:	4d17      	ldr	r5, [pc, #92]	; (8007704 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 80076a6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80076a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80076ac:	65ab      	str	r3, [r5, #88]	; 0x58
 80076ae:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80076b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076b4:	9301      	str	r3, [sp, #4]
 80076b6:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 80076b8:	f7ff fd8a 	bl	80071d0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 80076bc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80076be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076c2:	65ab      	str	r3, [r5, #88]	; 0x58
 80076c4:	e7e4      	b.n	8007690 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 80076c6:	2c80      	cmp	r4, #128	; 0x80
 80076c8:	d903      	bls.n	80076d2 <RCC_SetFlashLatencyFromMSIRange+0x56>
      if(msirange > RCC_MSIRANGE_10)
 80076ca:	2ca0      	cmp	r4, #160	; 0xa0
 80076cc:	d903      	bls.n	80076d6 <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 80076ce:	2102      	movs	r1, #2
 80076d0:	e004      	b.n	80076dc <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80076d2:	2100      	movs	r1, #0
 80076d4:	e002      	b.n	80076dc <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 80076d6:	2101      	movs	r1, #1
 80076d8:	e000      	b.n	80076dc <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 80076da:	2103      	movs	r1, #3
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80076dc:	4a0a      	ldr	r2, [pc, #40]	; (8007708 <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 80076de:	6813      	ldr	r3, [r2, #0]
 80076e0:	f023 0307 	bic.w	r3, r3, #7
 80076e4:	430b      	orrs	r3, r1
 80076e6:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80076e8:	6813      	ldr	r3, [r2, #0]
 80076ea:	f003 0307 	and.w	r3, r3, #7
 80076ee:	428b      	cmp	r3, r1
 80076f0:	d106      	bne.n	8007700 <RCC_SetFlashLatencyFromMSIRange+0x84>
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80076f2:	2000      	movs	r0, #0
}
 80076f4:	b003      	add	sp, #12
 80076f6:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 80076f8:	2102      	movs	r1, #2
 80076fa:	e7ef      	b.n	80076dc <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 80076fc:	2101      	movs	r1, #1
 80076fe:	e7ed      	b.n	80076dc <RCC_SetFlashLatencyFromMSIRange+0x60>
    return HAL_ERROR;
 8007700:	2001      	movs	r0, #1
 8007702:	e7f7      	b.n	80076f4 <RCC_SetFlashLatencyFromMSIRange+0x78>
 8007704:	40021000 	.word	0x40021000
 8007708:	40022000 	.word	0x40022000

0800770c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800770c:	4a28      	ldr	r2, [pc, #160]	; (80077b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800770e:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007710:	68d2      	ldr	r2, [r2, #12]
 8007712:	f002 0203 	and.w	r2, r2, #3
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007716:	f013 030c 	ands.w	r3, r3, #12
 800771a:	d00a      	beq.n	8007732 <HAL_RCC_GetSysClockFreq+0x26>
 800771c:	2b0c      	cmp	r3, #12
 800771e:	d006      	beq.n	800772e <HAL_RCC_GetSysClockFreq+0x22>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007720:	2b04      	cmp	r3, #4
 8007722:	d01f      	beq.n	8007764 <HAL_RCC_GetSysClockFreq+0x58>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007724:	2b08      	cmp	r3, #8
 8007726:	d020      	beq.n	800776a <HAL_RCC_GetSysClockFreq+0x5e>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007728:	2000      	movs	r0, #0
 800772a:	4602      	mov	r2, r0
 800772c:	e010      	b.n	8007750 <HAL_RCC_GetSysClockFreq+0x44>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800772e:	2a01      	cmp	r2, #1
 8007730:	d1f6      	bne.n	8007720 <HAL_RCC_GetSysClockFreq+0x14>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007732:	4a1f      	ldr	r2, [pc, #124]	; (80077b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007734:	6812      	ldr	r2, [r2, #0]
 8007736:	f012 0f08 	tst.w	r2, #8
 800773a:	d10c      	bne.n	8007756 <HAL_RCC_GetSysClockFreq+0x4a>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800773c:	4a1c      	ldr	r2, [pc, #112]	; (80077b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800773e:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8007742:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 8007746:	491b      	ldr	r1, [pc, #108]	; (80077b4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8007748:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800774c:	b143      	cbz	r3, 8007760 <HAL_RCC_GetSysClockFreq+0x54>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800774e:	2000      	movs	r0, #0
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007750:	2b0c      	cmp	r3, #12
 8007752:	d00d      	beq.n	8007770 <HAL_RCC_GetSysClockFreq+0x64>
}
 8007754:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007756:	4a16      	ldr	r2, [pc, #88]	; (80077b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007758:	6812      	ldr	r2, [r2, #0]
 800775a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800775e:	e7f2      	b.n	8007746 <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = msirange;
 8007760:	4610      	mov	r0, r2
 8007762:	e7f5      	b.n	8007750 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSI_VALUE;
 8007764:	4814      	ldr	r0, [pc, #80]	; (80077b8 <HAL_RCC_GetSysClockFreq+0xac>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007766:	2200      	movs	r2, #0
 8007768:	e7f2      	b.n	8007750 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSE_VALUE;
 800776a:	4814      	ldr	r0, [pc, #80]	; (80077bc <HAL_RCC_GetSysClockFreq+0xb0>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800776c:	2200      	movs	r2, #0
 800776e:	e7ef      	b.n	8007750 <HAL_RCC_GetSysClockFreq+0x44>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007770:	4b0f      	ldr	r3, [pc, #60]	; (80077b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8007778:	2b02      	cmp	r3, #2
 800777a:	d016      	beq.n	80077aa <HAL_RCC_GetSysClockFreq+0x9e>
 800777c:	2b03      	cmp	r3, #3
 800777e:	d100      	bne.n	8007782 <HAL_RCC_GetSysClockFreq+0x76>
      pllvco = HSE_VALUE;
 8007780:	4a0e      	ldr	r2, [pc, #56]	; (80077bc <HAL_RCC_GetSysClockFreq+0xb0>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007782:	4b0b      	ldr	r3, [pc, #44]	; (80077b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007784:	68d8      	ldr	r0, [r3, #12]
 8007786:	f3c0 1002 	ubfx	r0, r0, #4, #3
 800778a:	3001      	adds	r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800778c:	68d9      	ldr	r1, [r3, #12]
 800778e:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8007792:	fb02 f201 	mul.w	r2, r2, r1
 8007796:	fbb2 f2f0 	udiv	r2, r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800779a:	68d8      	ldr	r0, [r3, #12]
 800779c:	f3c0 6041 	ubfx	r0, r0, #25, #2
 80077a0:	3001      	adds	r0, #1
 80077a2:	0040      	lsls	r0, r0, #1
    sysclockfreq = pllvco / pllr;
 80077a4:	fbb2 f0f0 	udiv	r0, r2, r0
  return sysclockfreq;
 80077a8:	e7d4      	b.n	8007754 <HAL_RCC_GetSysClockFreq+0x48>
    switch (pllsource)
 80077aa:	4a03      	ldr	r2, [pc, #12]	; (80077b8 <HAL_RCC_GetSysClockFreq+0xac>)
 80077ac:	e7e9      	b.n	8007782 <HAL_RCC_GetSysClockFreq+0x76>
 80077ae:	bf00      	nop
 80077b0:	40021000 	.word	0x40021000
 80077b4:	080104f4 	.word	0x080104f4
 80077b8:	00f42400 	.word	0x00f42400
 80077bc:	007a1200 	.word	0x007a1200

080077c0 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 80077c0:	2800      	cmp	r0, #0
 80077c2:	f000 82ff 	beq.w	8007dc4 <HAL_RCC_OscConfig+0x604>
{
 80077c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077c8:	b083      	sub	sp, #12
 80077ca:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80077cc:	4bae      	ldr	r3, [pc, #696]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 80077ce:	689d      	ldr	r5, [r3, #8]
 80077d0:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80077d4:	68de      	ldr	r6, [r3, #12]
 80077d6:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80077da:	6803      	ldr	r3, [r0, #0]
 80077dc:	f013 0f10 	tst.w	r3, #16
 80077e0:	d05a      	beq.n	8007898 <HAL_RCC_OscConfig+0xd8>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80077e2:	b1e5      	cbz	r5, 800781e <HAL_RCC_OscConfig+0x5e>
 80077e4:	2d0c      	cmp	r5, #12
 80077e6:	d018      	beq.n	800781a <HAL_RCC_OscConfig+0x5a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80077e8:	69a3      	ldr	r3, [r4, #24]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	f000 80bb 	beq.w	8007966 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 80077f0:	4aa5      	ldr	r2, [pc, #660]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 80077f2:	6813      	ldr	r3, [r2, #0]
 80077f4:	f043 0301 	orr.w	r3, r3, #1
 80077f8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80077fa:	f7fe f973 	bl	8005ae4 <HAL_GetTick>
 80077fe:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007800:	4ba1      	ldr	r3, [pc, #644]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f013 0f02 	tst.w	r3, #2
 8007808:	f040 809a 	bne.w	8007940 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800780c:	f7fe f96a 	bl	8005ae4 <HAL_GetTick>
 8007810:	1bc0      	subs	r0, r0, r7
 8007812:	2802      	cmp	r0, #2
 8007814:	d9f4      	bls.n	8007800 <HAL_RCC_OscConfig+0x40>
            return HAL_TIMEOUT;
 8007816:	2003      	movs	r0, #3
 8007818:	e2df      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800781a:	2e01      	cmp	r6, #1
 800781c:	d1e4      	bne.n	80077e8 <HAL_RCC_OscConfig+0x28>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800781e:	4b9a      	ldr	r3, [pc, #616]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f013 0f02 	tst.w	r3, #2
 8007826:	d003      	beq.n	8007830 <HAL_RCC_OscConfig+0x70>
 8007828:	69a3      	ldr	r3, [r4, #24]
 800782a:	2b00      	cmp	r3, #0
 800782c:	f000 82cc 	beq.w	8007dc8 <HAL_RCC_OscConfig+0x608>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007830:	6a20      	ldr	r0, [r4, #32]
 8007832:	4b95      	ldr	r3, [pc, #596]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f013 0f08 	tst.w	r3, #8
 800783a:	d05b      	beq.n	80078f4 <HAL_RCC_OscConfig+0x134>
 800783c:	4b92      	ldr	r3, [pc, #584]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007844:	4298      	cmp	r0, r3
 8007846:	d85c      	bhi.n	8007902 <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007848:	4b8f      	ldr	r3, [pc, #572]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	f042 0208 	orr.w	r2, r2, #8
 8007850:	601a      	str	r2, [r3, #0]
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8007858:	6a21      	ldr	r1, [r4, #32]
 800785a:	430a      	orrs	r2, r1
 800785c:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8007864:	69e1      	ldr	r1, [r4, #28]
 8007866:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800786a:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800786c:	2d00      	cmp	r5, #0
 800786e:	d060      	beq.n	8007932 <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007870:	f7ff ff4c 	bl	800770c <HAL_RCC_GetSysClockFreq>
 8007874:	4b84      	ldr	r3, [pc, #528]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800787c:	4a83      	ldr	r2, [pc, #524]	; (8007a8c <HAL_RCC_OscConfig+0x2cc>)
 800787e:	5cd3      	ldrb	r3, [r2, r3]
 8007880:	f003 031f 	and.w	r3, r3, #31
 8007884:	40d8      	lsrs	r0, r3
 8007886:	4b82      	ldr	r3, [pc, #520]	; (8007a90 <HAL_RCC_OscConfig+0x2d0>)
 8007888:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 800788a:	4b82      	ldr	r3, [pc, #520]	; (8007a94 <HAL_RCC_OscConfig+0x2d4>)
 800788c:	6818      	ldr	r0, [r3, #0]
 800788e:	f7fd ffcf 	bl	8005830 <HAL_InitTick>
        if(status != HAL_OK)
 8007892:	2800      	cmp	r0, #0
 8007894:	f040 82a1 	bne.w	8007dda <HAL_RCC_OscConfig+0x61a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007898:	6823      	ldr	r3, [r4, #0]
 800789a:	f013 0f01 	tst.w	r3, #1
 800789e:	f000 8081 	beq.w	80079a4 <HAL_RCC_OscConfig+0x1e4>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80078a2:	2d08      	cmp	r5, #8
 80078a4:	d075      	beq.n	8007992 <HAL_RCC_OscConfig+0x1d2>
 80078a6:	2d0c      	cmp	r5, #12
 80078a8:	d071      	beq.n	800798e <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078aa:	6863      	ldr	r3, [r4, #4]
 80078ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078b0:	f000 8097 	beq.w	80079e2 <HAL_RCC_OscConfig+0x222>
 80078b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078b8:	f000 8099 	beq.w	80079ee <HAL_RCC_OscConfig+0x22e>
 80078bc:	4b72      	ldr	r3, [pc, #456]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80078c4:	601a      	str	r2, [r3, #0]
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80078cc:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80078ce:	6863      	ldr	r3, [r4, #4]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	f000 8099 	beq.w	8007a08 <HAL_RCC_OscConfig+0x248>
        tickstart = HAL_GetTick();
 80078d6:	f7fe f905 	bl	8005ae4 <HAL_GetTick>
 80078da:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80078dc:	4b6a      	ldr	r3, [pc, #424]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80078e4:	d15e      	bne.n	80079a4 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80078e6:	f7fe f8fd 	bl	8005ae4 <HAL_GetTick>
 80078ea:	1bc0      	subs	r0, r0, r7
 80078ec:	2864      	cmp	r0, #100	; 0x64
 80078ee:	d9f5      	bls.n	80078dc <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 80078f0:	2003      	movs	r0, #3
 80078f2:	e272      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80078f4:	4b64      	ldr	r3, [pc, #400]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 80078f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80078fa:	091b      	lsrs	r3, r3, #4
 80078fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007900:	e7a0      	b.n	8007844 <HAL_RCC_OscConfig+0x84>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007902:	f7ff febb 	bl	800767c <RCC_SetFlashLatencyFromMSIRange>
 8007906:	2800      	cmp	r0, #0
 8007908:	f040 8260 	bne.w	8007dcc <HAL_RCC_OscConfig+0x60c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800790c:	4b5e      	ldr	r3, [pc, #376]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	f042 0208 	orr.w	r2, r2, #8
 8007914:	601a      	str	r2, [r3, #0]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800791c:	6a21      	ldr	r1, [r4, #32]
 800791e:	430a      	orrs	r2, r1
 8007920:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007922:	685a      	ldr	r2, [r3, #4]
 8007924:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8007928:	69e1      	ldr	r1, [r4, #28]
 800792a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800792e:	605a      	str	r2, [r3, #4]
 8007930:	e79e      	b.n	8007870 <HAL_RCC_OscConfig+0xb0>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007932:	6a20      	ldr	r0, [r4, #32]
 8007934:	f7ff fea2 	bl	800767c <RCC_SetFlashLatencyFromMSIRange>
 8007938:	2800      	cmp	r0, #0
 800793a:	d099      	beq.n	8007870 <HAL_RCC_OscConfig+0xb0>
              return HAL_ERROR;
 800793c:	2001      	movs	r0, #1
 800793e:	e24c      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007940:	4b51      	ldr	r3, [pc, #324]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	f042 0208 	orr.w	r2, r2, #8
 8007948:	601a      	str	r2, [r3, #0]
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8007950:	6a21      	ldr	r1, [r4, #32]
 8007952:	430a      	orrs	r2, r1
 8007954:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800795c:	69e1      	ldr	r1, [r4, #28]
 800795e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8007962:	605a      	str	r2, [r3, #4]
 8007964:	e798      	b.n	8007898 <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_DISABLE();
 8007966:	4a48      	ldr	r2, [pc, #288]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007968:	6813      	ldr	r3, [r2, #0]
 800796a:	f023 0301 	bic.w	r3, r3, #1
 800796e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007970:	f7fe f8b8 	bl	8005ae4 <HAL_GetTick>
 8007974:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007976:	4b44      	ldr	r3, [pc, #272]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f013 0f02 	tst.w	r3, #2
 800797e:	d08b      	beq.n	8007898 <HAL_RCC_OscConfig+0xd8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007980:	f7fe f8b0 	bl	8005ae4 <HAL_GetTick>
 8007984:	1bc0      	subs	r0, r0, r7
 8007986:	2802      	cmp	r0, #2
 8007988:	d9f5      	bls.n	8007976 <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 800798a:	2003      	movs	r0, #3
 800798c:	e225      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800798e:	2e03      	cmp	r6, #3
 8007990:	d18b      	bne.n	80078aa <HAL_RCC_OscConfig+0xea>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007992:	4b3d      	ldr	r3, [pc, #244]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800799a:	d003      	beq.n	80079a4 <HAL_RCC_OscConfig+0x1e4>
 800799c:	6863      	ldr	r3, [r4, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f000 8216 	beq.w	8007dd0 <HAL_RCC_OscConfig+0x610>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079a4:	6823      	ldr	r3, [r4, #0]
 80079a6:	f013 0f02 	tst.w	r3, #2
 80079aa:	d04f      	beq.n	8007a4c <HAL_RCC_OscConfig+0x28c>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80079ac:	2d04      	cmp	r5, #4
 80079ae:	d03c      	beq.n	8007a2a <HAL_RCC_OscConfig+0x26a>
 80079b0:	2d0c      	cmp	r5, #12
 80079b2:	d038      	beq.n	8007a26 <HAL_RCC_OscConfig+0x266>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80079b4:	68e3      	ldr	r3, [r4, #12]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d077      	beq.n	8007aaa <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_HSI_ENABLE();
 80079ba:	4a33      	ldr	r2, [pc, #204]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 80079bc:	6813      	ldr	r3, [r2, #0]
 80079be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079c2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80079c4:	f7fe f88e 	bl	8005ae4 <HAL_GetTick>
 80079c8:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80079ca:	4b2f      	ldr	r3, [pc, #188]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80079d2:	d161      	bne.n	8007a98 <HAL_RCC_OscConfig+0x2d8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079d4:	f7fe f886 	bl	8005ae4 <HAL_GetTick>
 80079d8:	1b80      	subs	r0, r0, r6
 80079da:	2802      	cmp	r0, #2
 80079dc:	d9f5      	bls.n	80079ca <HAL_RCC_OscConfig+0x20a>
            return HAL_TIMEOUT;
 80079de:	2003      	movs	r0, #3
 80079e0:	e1fb      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80079e2:	4a29      	ldr	r2, [pc, #164]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 80079e4:	6813      	ldr	r3, [r2, #0]
 80079e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80079ea:	6013      	str	r3, [r2, #0]
 80079ec:	e76f      	b.n	80078ce <HAL_RCC_OscConfig+0x10e>
 80079ee:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80079f2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80079fc:	601a      	str	r2, [r3, #0]
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007a04:	601a      	str	r2, [r3, #0]
 8007a06:	e762      	b.n	80078ce <HAL_RCC_OscConfig+0x10e>
        tickstart = HAL_GetTick();
 8007a08:	f7fe f86c 	bl	8005ae4 <HAL_GetTick>
 8007a0c:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007a0e:	4b1e      	ldr	r3, [pc, #120]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8007a16:	d0c5      	beq.n	80079a4 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a18:	f7fe f864 	bl	8005ae4 <HAL_GetTick>
 8007a1c:	1bc0      	subs	r0, r0, r7
 8007a1e:	2864      	cmp	r0, #100	; 0x64
 8007a20:	d9f5      	bls.n	8007a0e <HAL_RCC_OscConfig+0x24e>
            return HAL_TIMEOUT;
 8007a22:	2003      	movs	r0, #3
 8007a24:	e1d9      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007a26:	2e02      	cmp	r6, #2
 8007a28:	d1c4      	bne.n	80079b4 <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a2a:	4b17      	ldr	r3, [pc, #92]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8007a32:	d003      	beq.n	8007a3c <HAL_RCC_OscConfig+0x27c>
 8007a34:	68e3      	ldr	r3, [r4, #12]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	f000 81cc 	beq.w	8007dd4 <HAL_RCC_OscConfig+0x614>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a3c:	4a12      	ldr	r2, [pc, #72]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007a3e:	6853      	ldr	r3, [r2, #4]
 8007a40:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8007a44:	6921      	ldr	r1, [r4, #16]
 8007a46:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007a4a:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a4c:	6823      	ldr	r3, [r4, #0]
 8007a4e:	f013 0f08 	tst.w	r3, #8
 8007a52:	d055      	beq.n	8007b00 <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007a54:	6963      	ldr	r3, [r4, #20]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d03b      	beq.n	8007ad2 <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_LSI_ENABLE();
 8007a5a:	4a0b      	ldr	r2, [pc, #44]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007a5c:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8007a60:	f043 0301 	orr.w	r3, r3, #1
 8007a64:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8007a68:	f7fe f83c 	bl	8005ae4 <HAL_GetTick>
 8007a6c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007a6e:	4b06      	ldr	r3, [pc, #24]	; (8007a88 <HAL_RCC_OscConfig+0x2c8>)
 8007a70:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a74:	f013 0f02 	tst.w	r3, #2
 8007a78:	d142      	bne.n	8007b00 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a7a:	f7fe f833 	bl	8005ae4 <HAL_GetTick>
 8007a7e:	1b80      	subs	r0, r0, r6
 8007a80:	2802      	cmp	r0, #2
 8007a82:	d9f4      	bls.n	8007a6e <HAL_RCC_OscConfig+0x2ae>
          return HAL_TIMEOUT;
 8007a84:	2003      	movs	r0, #3
 8007a86:	e1a8      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
 8007a88:	40021000 	.word	0x40021000
 8007a8c:	080104dc 	.word	0x080104dc
 8007a90:	2000051c 	.word	0x2000051c
 8007a94:	20000524 	.word	0x20000524
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a98:	4ab8      	ldr	r2, [pc, #736]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007a9a:	6853      	ldr	r3, [r2, #4]
 8007a9c:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8007aa0:	6921      	ldr	r1, [r4, #16]
 8007aa2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8007aa6:	6053      	str	r3, [r2, #4]
 8007aa8:	e7d0      	b.n	8007a4c <HAL_RCC_OscConfig+0x28c>
        __HAL_RCC_HSI_DISABLE();
 8007aaa:	4ab4      	ldr	r2, [pc, #720]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007aac:	6813      	ldr	r3, [r2, #0]
 8007aae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ab2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007ab4:	f7fe f816 	bl	8005ae4 <HAL_GetTick>
 8007ab8:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007aba:	4bb0      	ldr	r3, [pc, #704]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8007ac2:	d0c3      	beq.n	8007a4c <HAL_RCC_OscConfig+0x28c>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ac4:	f7fe f80e 	bl	8005ae4 <HAL_GetTick>
 8007ac8:	1b80      	subs	r0, r0, r6
 8007aca:	2802      	cmp	r0, #2
 8007acc:	d9f5      	bls.n	8007aba <HAL_RCC_OscConfig+0x2fa>
            return HAL_TIMEOUT;
 8007ace:	2003      	movs	r0, #3
 8007ad0:	e183      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
      __HAL_RCC_LSI_DISABLE();
 8007ad2:	4aaa      	ldr	r2, [pc, #680]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007ad4:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8007ad8:	f023 0301 	bic.w	r3, r3, #1
 8007adc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8007ae0:	f7fe f800 	bl	8005ae4 <HAL_GetTick>
 8007ae4:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007ae6:	4ba5      	ldr	r3, [pc, #660]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007ae8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007aec:	f013 0f02 	tst.w	r3, #2
 8007af0:	d006      	beq.n	8007b00 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007af2:	f7fd fff7 	bl	8005ae4 <HAL_GetTick>
 8007af6:	1b80      	subs	r0, r0, r6
 8007af8:	2802      	cmp	r0, #2
 8007afa:	d9f4      	bls.n	8007ae6 <HAL_RCC_OscConfig+0x326>
          return HAL_TIMEOUT;
 8007afc:	2003      	movs	r0, #3
 8007afe:	e16c      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b00:	6823      	ldr	r3, [r4, #0]
 8007b02:	f013 0f04 	tst.w	r3, #4
 8007b06:	d07a      	beq.n	8007bfe <HAL_RCC_OscConfig+0x43e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007b08:	4b9c      	ldr	r3, [pc, #624]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b0c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8007b10:	d136      	bne.n	8007b80 <HAL_RCC_OscConfig+0x3c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b12:	4b9a      	ldr	r3, [pc, #616]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007b14:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007b16:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007b1a:	659a      	str	r2, [r3, #88]	; 0x58
 8007b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b22:	9301      	str	r3, [sp, #4]
 8007b24:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007b26:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007b28:	4b95      	ldr	r3, [pc, #596]	; (8007d80 <HAL_RCC_OscConfig+0x5c0>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007b30:	d028      	beq.n	8007b84 <HAL_RCC_OscConfig+0x3c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b32:	68a3      	ldr	r3, [r4, #8]
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d039      	beq.n	8007bac <HAL_RCC_OscConfig+0x3ec>
 8007b38:	2b05      	cmp	r3, #5
 8007b3a:	d03f      	beq.n	8007bbc <HAL_RCC_OscConfig+0x3fc>
 8007b3c:	4b8f      	ldr	r3, [pc, #572]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007b3e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007b42:	f022 0201 	bic.w	r2, r2, #1
 8007b46:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8007b4a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007b4e:	f022 0204 	bic.w	r2, r2, #4
 8007b52:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007b56:	68a3      	ldr	r3, [r4, #8]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d03d      	beq.n	8007bd8 <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 8007b5c:	f7fd ffc2 	bl	8005ae4 <HAL_GetTick>
 8007b60:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007b62:	4b86      	ldr	r3, [pc, #536]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b68:	f013 0f02 	tst.w	r3, #2
 8007b6c:	d146      	bne.n	8007bfc <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b6e:	f7fd ffb9 	bl	8005ae4 <HAL_GetTick>
 8007b72:	1bc0      	subs	r0, r0, r7
 8007b74:	f241 3388 	movw	r3, #5000	; 0x1388
 8007b78:	4298      	cmp	r0, r3
 8007b7a:	d9f2      	bls.n	8007b62 <HAL_RCC_OscConfig+0x3a2>
          return HAL_TIMEOUT;
 8007b7c:	2003      	movs	r0, #3
 8007b7e:	e12c      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
    FlagStatus       pwrclkchanged = RESET;
 8007b80:	2600      	movs	r6, #0
 8007b82:	e7d1      	b.n	8007b28 <HAL_RCC_OscConfig+0x368>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007b84:	4a7e      	ldr	r2, [pc, #504]	; (8007d80 <HAL_RCC_OscConfig+0x5c0>)
 8007b86:	6813      	ldr	r3, [r2, #0]
 8007b88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b8c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8007b8e:	f7fd ffa9 	bl	8005ae4 <HAL_GetTick>
 8007b92:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007b94:	4b7a      	ldr	r3, [pc, #488]	; (8007d80 <HAL_RCC_OscConfig+0x5c0>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007b9c:	d1c9      	bne.n	8007b32 <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b9e:	f7fd ffa1 	bl	8005ae4 <HAL_GetTick>
 8007ba2:	1bc0      	subs	r0, r0, r7
 8007ba4:	2802      	cmp	r0, #2
 8007ba6:	d9f5      	bls.n	8007b94 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 8007ba8:	2003      	movs	r0, #3
 8007baa:	e116      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007bac:	4a73      	ldr	r2, [pc, #460]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007bae:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8007bb2:	f043 0301 	orr.w	r3, r3, #1
 8007bb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007bba:	e7cc      	b.n	8007b56 <HAL_RCC_OscConfig+0x396>
 8007bbc:	4b6f      	ldr	r3, [pc, #444]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007bbe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007bc2:	f042 0204 	orr.w	r2, r2, #4
 8007bc6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8007bca:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8007bce:	f042 0201 	orr.w	r2, r2, #1
 8007bd2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8007bd6:	e7be      	b.n	8007b56 <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 8007bd8:	f7fd ff84 	bl	8005ae4 <HAL_GetTick>
 8007bdc:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007bde:	4b67      	ldr	r3, [pc, #412]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007be4:	f013 0f02 	tst.w	r3, #2
 8007be8:	d008      	beq.n	8007bfc <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bea:	f7fd ff7b 	bl	8005ae4 <HAL_GetTick>
 8007bee:	1bc0      	subs	r0, r0, r7
 8007bf0:	f241 3388 	movw	r3, #5000	; 0x1388
 8007bf4:	4298      	cmp	r0, r3
 8007bf6:	d9f2      	bls.n	8007bde <HAL_RCC_OscConfig+0x41e>
          return HAL_TIMEOUT;
 8007bf8:	2003      	movs	r0, #3
 8007bfa:	e0ee      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
    if(pwrclkchanged == SET)
 8007bfc:	bb6e      	cbnz	r6, 8007c5a <HAL_RCC_OscConfig+0x49a>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007bfe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	f000 80e9 	beq.w	8007dd8 <HAL_RCC_OscConfig+0x618>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007c06:	2b02      	cmp	r3, #2
 8007c08:	d02d      	beq.n	8007c66 <HAL_RCC_OscConfig+0x4a6>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007c0a:	2d0c      	cmp	r5, #12
 8007c0c:	f000 80eb 	beq.w	8007de6 <HAL_RCC_OscConfig+0x626>
        __HAL_RCC_PLL_DISABLE();
 8007c10:	4b5a      	ldr	r3, [pc, #360]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007c18:	601a      	str	r2, [r3, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
 8007c20:	d104      	bne.n	8007c2c <HAL_RCC_OscConfig+0x46c>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007c22:	4a56      	ldr	r2, [pc, #344]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007c24:	68d3      	ldr	r3, [r2, #12]
 8007c26:	f023 0303 	bic.w	r3, r3, #3
 8007c2a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8007c2c:	4a53      	ldr	r2, [pc, #332]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007c2e:	68d3      	ldr	r3, [r2, #12]
 8007c30:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007c34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c38:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8007c3a:	f7fd ff53 	bl	8005ae4 <HAL_GetTick>
 8007c3e:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c40:	4b4e      	ldr	r3, [pc, #312]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007c48:	f000 80ba 	beq.w	8007dc0 <HAL_RCC_OscConfig+0x600>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c4c:	f7fd ff4a 	bl	8005ae4 <HAL_GetTick>
 8007c50:	1b00      	subs	r0, r0, r4
 8007c52:	2802      	cmp	r0, #2
 8007c54:	d9f4      	bls.n	8007c40 <HAL_RCC_OscConfig+0x480>
            return HAL_TIMEOUT;
 8007c56:	2003      	movs	r0, #3
 8007c58:	e0bf      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c5a:	4a48      	ldr	r2, [pc, #288]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007c5c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007c5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c62:	6593      	str	r3, [r2, #88]	; 0x58
 8007c64:	e7cb      	b.n	8007bfe <HAL_RCC_OscConfig+0x43e>
      pll_config = RCC->PLLCFGR;
 8007c66:	4b45      	ldr	r3, [pc, #276]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007c68:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c6a:	f003 0103 	and.w	r1, r3, #3
 8007c6e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8007c70:	4291      	cmp	r1, r2
 8007c72:	d00f      	beq.n	8007c94 <HAL_RCC_OscConfig+0x4d4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007c74:	2d0c      	cmp	r5, #12
 8007c76:	f000 80b2 	beq.w	8007dde <HAL_RCC_OscConfig+0x61e>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007c7a:	4b40      	ldr	r3, [pc, #256]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8007c82:	f040 80ae 	bne.w	8007de2 <HAL_RCC_OscConfig+0x622>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007c86:	4b3d      	ldr	r3, [pc, #244]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8007c8e:	d02d      	beq.n	8007cec <HAL_RCC_OscConfig+0x52c>
            return HAL_ERROR;
 8007c90:	2001      	movs	r0, #1
 8007c92:	e0a2      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007c94:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007c98:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007c9a:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c9c:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8007ca0:	d1e8      	bne.n	8007c74 <HAL_RCC_OscConfig+0x4b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007ca2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007ca6:	6b61      	ldr	r1, [r4, #52]	; 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007ca8:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8007cac:	d1e2      	bne.n	8007c74 <HAL_RCC_OscConfig+0x4b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007cae:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 8007cb2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007cb4:	3a07      	subs	r2, #7
 8007cb6:	bf18      	it	ne
 8007cb8:	2201      	movne	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007cba:	4291      	cmp	r1, r2
 8007cbc:	d1da      	bne.n	8007c74 <HAL_RCC_OscConfig+0x4b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007cbe:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8007cc2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007cc4:	0852      	lsrs	r2, r2, #1
 8007cc6:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007cc8:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8007ccc:	d1d2      	bne.n	8007c74 <HAL_RCC_OscConfig+0x4b4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007cce:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8007cd2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007cd4:	0852      	lsrs	r2, r2, #1
 8007cd6:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007cd8:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8007cdc:	d1ca      	bne.n	8007c74 <HAL_RCC_OscConfig+0x4b4>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007cde:	4b27      	ldr	r3, [pc, #156]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007ce6:	d051      	beq.n	8007d8c <HAL_RCC_OscConfig+0x5cc>
  return HAL_OK;
 8007ce8:	2000      	movs	r0, #0
 8007cea:	e076      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
            __HAL_RCC_PLL_DISABLE();
 8007cec:	4a23      	ldr	r2, [pc, #140]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007cee:	6813      	ldr	r3, [r2, #0]
 8007cf0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007cf4:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 8007cf6:	f7fd fef5 	bl	8005ae4 <HAL_GetTick>
 8007cfa:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007cfc:	4b1f      	ldr	r3, [pc, #124]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007d04:	d006      	beq.n	8007d14 <HAL_RCC_OscConfig+0x554>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d06:	f7fd feed 	bl	8005ae4 <HAL_GetTick>
 8007d0a:	1b40      	subs	r0, r0, r5
 8007d0c:	2802      	cmp	r0, #2
 8007d0e:	d9f5      	bls.n	8007cfc <HAL_RCC_OscConfig+0x53c>
                return HAL_TIMEOUT;
 8007d10:	2003      	movs	r0, #3
 8007d12:	e062      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007d14:	4a19      	ldr	r2, [pc, #100]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007d16:	68d3      	ldr	r3, [r2, #12]
 8007d18:	491a      	ldr	r1, [pc, #104]	; (8007d84 <HAL_RCC_OscConfig+0x5c4>)
 8007d1a:	4019      	ands	r1, r3
 8007d1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007d1e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007d20:	3801      	subs	r0, #1
 8007d22:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8007d26:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8007d28:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8007d2c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007d2e:	0840      	lsrs	r0, r0, #1
 8007d30:	3801      	subs	r0, #1
 8007d32:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8007d36:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8007d38:	0840      	lsrs	r0, r0, #1
 8007d3a:	3801      	subs	r0, #1
 8007d3c:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8007d40:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007d42:	0900      	lsrs	r0, r0, #4
 8007d44:	ea43 4340 	orr.w	r3, r3, r0, lsl #17
 8007d48:	430b      	orrs	r3, r1
 8007d4a:	60d3      	str	r3, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 8007d4c:	6813      	ldr	r3, [r2, #0]
 8007d4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007d52:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007d54:	68d3      	ldr	r3, [r2, #12]
 8007d56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007d5a:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 8007d5c:	f7fd fec2 	bl	8005ae4 <HAL_GetTick>
 8007d60:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d62:	4b06      	ldr	r3, [pc, #24]	; (8007d7c <HAL_RCC_OscConfig+0x5bc>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007d6a:	d10d      	bne.n	8007d88 <HAL_RCC_OscConfig+0x5c8>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d6c:	f7fd feba 	bl	8005ae4 <HAL_GetTick>
 8007d70:	1b00      	subs	r0, r0, r4
 8007d72:	2802      	cmp	r0, #2
 8007d74:	d9f5      	bls.n	8007d62 <HAL_RCC_OscConfig+0x5a2>
                return HAL_TIMEOUT;
 8007d76:	2003      	movs	r0, #3
 8007d78:	e02f      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
 8007d7a:	bf00      	nop
 8007d7c:	40021000 	.word	0x40021000
 8007d80:	40007000 	.word	0x40007000
 8007d84:	f99d808c 	.word	0xf99d808c
  return HAL_OK;
 8007d88:	2000      	movs	r0, #0
 8007d8a:	e026      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
          __HAL_RCC_PLL_ENABLE();
 8007d8c:	4b17      	ldr	r3, [pc, #92]	; (8007dec <HAL_RCC_OscConfig+0x62c>)
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007d94:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007d96:	68da      	ldr	r2, [r3, #12]
 8007d98:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007d9c:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 8007d9e:	f7fd fea1 	bl	8005ae4 <HAL_GetTick>
 8007da2:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007da4:	4b11      	ldr	r3, [pc, #68]	; (8007dec <HAL_RCC_OscConfig+0x62c>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8007dac:	d106      	bne.n	8007dbc <HAL_RCC_OscConfig+0x5fc>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007dae:	f7fd fe99 	bl	8005ae4 <HAL_GetTick>
 8007db2:	1b03      	subs	r3, r0, r4
 8007db4:	2b02      	cmp	r3, #2
 8007db6:	d9f5      	bls.n	8007da4 <HAL_RCC_OscConfig+0x5e4>
              return HAL_TIMEOUT;
 8007db8:	2003      	movs	r0, #3
 8007dba:	e00e      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
  return HAL_OK;
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	e00c      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
 8007dc0:	2000      	movs	r0, #0
 8007dc2:	e00a      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
    return HAL_ERROR;
 8007dc4:	2001      	movs	r0, #1
}
 8007dc6:	4770      	bx	lr
        return HAL_ERROR;
 8007dc8:	2001      	movs	r0, #1
 8007dca:	e006      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
            return HAL_ERROR;
 8007dcc:	2001      	movs	r0, #1
 8007dce:	e004      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
        return HAL_ERROR;
 8007dd0:	2001      	movs	r0, #1
 8007dd2:	e002      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
        return HAL_ERROR;
 8007dd4:	2001      	movs	r0, #1
 8007dd6:	e000      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
  return HAL_OK;
 8007dd8:	2000      	movs	r0, #0
}
 8007dda:	b003      	add	sp, #12
 8007ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return HAL_ERROR;
 8007dde:	2001      	movs	r0, #1
 8007de0:	e7fb      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
            return HAL_ERROR;
 8007de2:	2001      	movs	r0, #1
 8007de4:	e7f9      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
        return HAL_ERROR;
 8007de6:	2001      	movs	r0, #1
 8007de8:	e7f7      	b.n	8007dda <HAL_RCC_OscConfig+0x61a>
 8007dea:	bf00      	nop
 8007dec:	40021000 	.word	0x40021000

08007df0 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8007df0:	2800      	cmp	r0, #0
 8007df2:	f000 8098 	beq.w	8007f26 <HAL_RCC_ClockConfig+0x136>
{
 8007df6:	b570      	push	{r4, r5, r6, lr}
 8007df8:	460c      	mov	r4, r1
 8007dfa:	4605      	mov	r5, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007dfc:	4b4e      	ldr	r3, [pc, #312]	; (8007f38 <HAL_RCC_ClockConfig+0x148>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0307 	and.w	r3, r3, #7
 8007e04:	428b      	cmp	r3, r1
 8007e06:	d20b      	bcs.n	8007e20 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e08:	4a4b      	ldr	r2, [pc, #300]	; (8007f38 <HAL_RCC_ClockConfig+0x148>)
 8007e0a:	6813      	ldr	r3, [r2, #0]
 8007e0c:	f023 0307 	bic.w	r3, r3, #7
 8007e10:	430b      	orrs	r3, r1
 8007e12:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e14:	6813      	ldr	r3, [r2, #0]
 8007e16:	f003 0307 	and.w	r3, r3, #7
 8007e1a:	428b      	cmp	r3, r1
 8007e1c:	f040 8085 	bne.w	8007f2a <HAL_RCC_ClockConfig+0x13a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e20:	682b      	ldr	r3, [r5, #0]
 8007e22:	f013 0f01 	tst.w	r3, #1
 8007e26:	d039      	beq.n	8007e9c <HAL_RCC_ClockConfig+0xac>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e28:	686b      	ldr	r3, [r5, #4]
 8007e2a:	2b03      	cmp	r3, #3
 8007e2c:	d009      	beq.n	8007e42 <HAL_RCC_ClockConfig+0x52>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e2e:	2b02      	cmp	r3, #2
 8007e30:	d026      	beq.n	8007e80 <HAL_RCC_ClockConfig+0x90>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007e32:	bb63      	cbnz	r3, 8007e8e <HAL_RCC_ClockConfig+0x9e>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007e34:	4a41      	ldr	r2, [pc, #260]	; (8007f3c <HAL_RCC_ClockConfig+0x14c>)
 8007e36:	6812      	ldr	r2, [r2, #0]
 8007e38:	f012 0f02 	tst.w	r2, #2
 8007e3c:	d106      	bne.n	8007e4c <HAL_RCC_ClockConfig+0x5c>
          return HAL_ERROR;
 8007e3e:	2001      	movs	r0, #1
 8007e40:	e070      	b.n	8007f24 <HAL_RCC_ClockConfig+0x134>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e42:	4a3e      	ldr	r2, [pc, #248]	; (8007f3c <HAL_RCC_ClockConfig+0x14c>)
 8007e44:	6812      	ldr	r2, [r2, #0]
 8007e46:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8007e4a:	d070      	beq.n	8007f2e <HAL_RCC_ClockConfig+0x13e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007e4c:	493b      	ldr	r1, [pc, #236]	; (8007f3c <HAL_RCC_ClockConfig+0x14c>)
 8007e4e:	688a      	ldr	r2, [r1, #8]
 8007e50:	f022 0203 	bic.w	r2, r2, #3
 8007e54:	4313      	orrs	r3, r2
 8007e56:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8007e58:	f7fd fe44 	bl	8005ae4 <HAL_GetTick>
 8007e5c:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e5e:	4b37      	ldr	r3, [pc, #220]	; (8007f3c <HAL_RCC_ClockConfig+0x14c>)
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	f003 030c 	and.w	r3, r3, #12
 8007e66:	686a      	ldr	r2, [r5, #4]
 8007e68:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8007e6c:	d016      	beq.n	8007e9c <HAL_RCC_ClockConfig+0xac>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e6e:	f7fd fe39 	bl	8005ae4 <HAL_GetTick>
 8007e72:	1b80      	subs	r0, r0, r6
 8007e74:	f241 3388 	movw	r3, #5000	; 0x1388
 8007e78:	4298      	cmp	r0, r3
 8007e7a:	d9f0      	bls.n	8007e5e <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8007e7c:	2003      	movs	r0, #3
 8007e7e:	e051      	b.n	8007f24 <HAL_RCC_ClockConfig+0x134>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007e80:	4a2e      	ldr	r2, [pc, #184]	; (8007f3c <HAL_RCC_ClockConfig+0x14c>)
 8007e82:	6812      	ldr	r2, [r2, #0]
 8007e84:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8007e88:	d1e0      	bne.n	8007e4c <HAL_RCC_ClockConfig+0x5c>
          return HAL_ERROR;
 8007e8a:	2001      	movs	r0, #1
 8007e8c:	e04a      	b.n	8007f24 <HAL_RCC_ClockConfig+0x134>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e8e:	4a2b      	ldr	r2, [pc, #172]	; (8007f3c <HAL_RCC_ClockConfig+0x14c>)
 8007e90:	6812      	ldr	r2, [r2, #0]
 8007e92:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8007e96:	d1d9      	bne.n	8007e4c <HAL_RCC_ClockConfig+0x5c>
          return HAL_ERROR;
 8007e98:	2001      	movs	r0, #1
 8007e9a:	e043      	b.n	8007f24 <HAL_RCC_ClockConfig+0x134>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e9c:	682b      	ldr	r3, [r5, #0]
 8007e9e:	f013 0f02 	tst.w	r3, #2
 8007ea2:	d006      	beq.n	8007eb2 <HAL_RCC_ClockConfig+0xc2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ea4:	4a25      	ldr	r2, [pc, #148]	; (8007f3c <HAL_RCC_ClockConfig+0x14c>)
 8007ea6:	6893      	ldr	r3, [r2, #8]
 8007ea8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007eac:	68a9      	ldr	r1, [r5, #8]
 8007eae:	430b      	orrs	r3, r1
 8007eb0:	6093      	str	r3, [r2, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007eb2:	4b21      	ldr	r3, [pc, #132]	; (8007f38 <HAL_RCC_ClockConfig+0x148>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f003 0307 	and.w	r3, r3, #7
 8007eba:	42a3      	cmp	r3, r4
 8007ebc:	d90a      	bls.n	8007ed4 <HAL_RCC_ClockConfig+0xe4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ebe:	4a1e      	ldr	r2, [pc, #120]	; (8007f38 <HAL_RCC_ClockConfig+0x148>)
 8007ec0:	6813      	ldr	r3, [r2, #0]
 8007ec2:	f023 0307 	bic.w	r3, r3, #7
 8007ec6:	4323      	orrs	r3, r4
 8007ec8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007eca:	6813      	ldr	r3, [r2, #0]
 8007ecc:	f003 0307 	and.w	r3, r3, #7
 8007ed0:	42a3      	cmp	r3, r4
 8007ed2:	d12e      	bne.n	8007f32 <HAL_RCC_ClockConfig+0x142>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ed4:	682b      	ldr	r3, [r5, #0]
 8007ed6:	f013 0f04 	tst.w	r3, #4
 8007eda:	d006      	beq.n	8007eea <HAL_RCC_ClockConfig+0xfa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007edc:	4a17      	ldr	r2, [pc, #92]	; (8007f3c <HAL_RCC_ClockConfig+0x14c>)
 8007ede:	6893      	ldr	r3, [r2, #8]
 8007ee0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007ee4:	68e9      	ldr	r1, [r5, #12]
 8007ee6:	430b      	orrs	r3, r1
 8007ee8:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007eea:	682b      	ldr	r3, [r5, #0]
 8007eec:	f013 0f08 	tst.w	r3, #8
 8007ef0:	d007      	beq.n	8007f02 <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007ef2:	4a12      	ldr	r2, [pc, #72]	; (8007f3c <HAL_RCC_ClockConfig+0x14c>)
 8007ef4:	6893      	ldr	r3, [r2, #8]
 8007ef6:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8007efa:	6929      	ldr	r1, [r5, #16]
 8007efc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8007f00:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007f02:	f7ff fc03 	bl	800770c <HAL_RCC_GetSysClockFreq>
 8007f06:	4b0d      	ldr	r3, [pc, #52]	; (8007f3c <HAL_RCC_ClockConfig+0x14c>)
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8007f0e:	4a0c      	ldr	r2, [pc, #48]	; (8007f40 <HAL_RCC_ClockConfig+0x150>)
 8007f10:	5cd3      	ldrb	r3, [r2, r3]
 8007f12:	f003 031f 	and.w	r3, r3, #31
 8007f16:	40d8      	lsrs	r0, r3
 8007f18:	4b0a      	ldr	r3, [pc, #40]	; (8007f44 <HAL_RCC_ClockConfig+0x154>)
 8007f1a:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8007f1c:	4b0a      	ldr	r3, [pc, #40]	; (8007f48 <HAL_RCC_ClockConfig+0x158>)
 8007f1e:	6818      	ldr	r0, [r3, #0]
 8007f20:	f7fd fc86 	bl	8005830 <HAL_InitTick>
}
 8007f24:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8007f26:	2001      	movs	r0, #1
}
 8007f28:	4770      	bx	lr
      return HAL_ERROR;
 8007f2a:	2001      	movs	r0, #1
 8007f2c:	e7fa      	b.n	8007f24 <HAL_RCC_ClockConfig+0x134>
        return HAL_ERROR;
 8007f2e:	2001      	movs	r0, #1
 8007f30:	e7f8      	b.n	8007f24 <HAL_RCC_ClockConfig+0x134>
      return HAL_ERROR;
 8007f32:	2001      	movs	r0, #1
 8007f34:	e7f6      	b.n	8007f24 <HAL_RCC_ClockConfig+0x134>
 8007f36:	bf00      	nop
 8007f38:	40022000 	.word	0x40022000
 8007f3c:	40021000 	.word	0x40021000
 8007f40:	080104dc 	.word	0x080104dc
 8007f44:	2000051c 	.word	0x2000051c
 8007f48:	20000524 	.word	0x20000524

08007f4c <HAL_RCC_GetHCLKFreq>:
}
 8007f4c:	4b01      	ldr	r3, [pc, #4]	; (8007f54 <HAL_RCC_GetHCLKFreq+0x8>)
 8007f4e:	6818      	ldr	r0, [r3, #0]
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	2000051c 	.word	0x2000051c

08007f58 <HAL_RCC_GetPCLK1Freq>:
{
 8007f58:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007f5a:	f7ff fff7 	bl	8007f4c <HAL_RCC_GetHCLKFreq>
 8007f5e:	4b05      	ldr	r3, [pc, #20]	; (8007f74 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007f66:	4a04      	ldr	r2, [pc, #16]	; (8007f78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007f68:	5cd3      	ldrb	r3, [r2, r3]
 8007f6a:	f003 031f 	and.w	r3, r3, #31
}
 8007f6e:	40d8      	lsrs	r0, r3
 8007f70:	bd08      	pop	{r3, pc}
 8007f72:	bf00      	nop
 8007f74:	40021000 	.word	0x40021000
 8007f78:	080104ec 	.word	0x080104ec

08007f7c <HAL_RCC_GetPCLK2Freq>:
{
 8007f7c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007f7e:	f7ff ffe5 	bl	8007f4c <HAL_RCC_GetHCLKFreq>
 8007f82:	4b05      	ldr	r3, [pc, #20]	; (8007f98 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8007f8a:	4a04      	ldr	r2, [pc, #16]	; (8007f9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007f8c:	5cd3      	ldrb	r3, [r2, r3]
 8007f8e:	f003 031f 	and.w	r3, r3, #31
}
 8007f92:	40d8      	lsrs	r0, r3
 8007f94:	bd08      	pop	{r3, pc}
 8007f96:	bf00      	nop
 8007f98:	40021000 	.word	0x40021000
 8007f9c:	080104ec 	.word	0x080104ec

08007fa0 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007fa0:	230f      	movs	r3, #15
 8007fa2:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007fa4:	4b0b      	ldr	r3, [pc, #44]	; (8007fd4 <HAL_RCC_GetClockConfig+0x34>)
 8007fa6:	689a      	ldr	r2, [r3, #8]
 8007fa8:	f002 0203 	and.w	r2, r2, #3
 8007fac:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007fae:	689a      	ldr	r2, [r3, #8]
 8007fb0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8007fb4:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007fb6:	689a      	ldr	r2, [r3, #8]
 8007fb8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8007fbc:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	08db      	lsrs	r3, r3, #3
 8007fc2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007fc6:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007fc8:	4b03      	ldr	r3, [pc, #12]	; (8007fd8 <HAL_RCC_GetClockConfig+0x38>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f003 0307 	and.w	r3, r3, #7
 8007fd0:	600b      	str	r3, [r1, #0]
}
 8007fd2:	4770      	bx	lr
 8007fd4:	40021000 	.word	0x40021000
 8007fd8:	40022000 	.word	0x40022000

08007fdc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fde:	4604      	mov	r4, r0
 8007fe0:	460f      	mov	r7, r1
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007fe2:	4b59      	ldr	r3, [pc, #356]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	f013 0f03 	tst.w	r3, #3
 8007fea:	d018      	beq.n	800801e <RCCEx_PLLSAI1_Config+0x42>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007fec:	4b56      	ldr	r3, [pc, #344]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 8007fee:	68db      	ldr	r3, [r3, #12]
 8007ff0:	f003 0303 	and.w	r3, r3, #3
 8007ff4:	6802      	ldr	r2, [r0, #0]
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d002      	beq.n	8008000 <RCCEx_PLLSAI1_Config+0x24>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007ffa:	2501      	movs	r5, #1
      }
    }
  }

  return status;
}
 8007ffc:	4628      	mov	r0, r5
 8007ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8008000:	2a00      	cmp	r2, #0
 8008002:	f000 809e 	beq.w	8008142 <RCCEx_PLLSAI1_Config+0x166>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008006:	4b50      	ldr	r3, [pc, #320]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 8008008:	68db      	ldr	r3, [r3, #12]
 800800a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800800e:	3301      	adds	r3, #1
 8008010:	6842      	ldr	r2, [r0, #4]
       ||
 8008012:	4293      	cmp	r3, r2
 8008014:	d001      	beq.n	800801a <RCCEx_PLLSAI1_Config+0x3e>
      status = HAL_ERROR;
 8008016:	2501      	movs	r5, #1
 8008018:	e7f0      	b.n	8007ffc <RCCEx_PLLSAI1_Config+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 800801a:	2500      	movs	r5, #0
 800801c:	e009      	b.n	8008032 <RCCEx_PLLSAI1_Config+0x56>
    switch(PllSai1->PLLSAI1Source)
 800801e:	6803      	ldr	r3, [r0, #0]
 8008020:	2b02      	cmp	r3, #2
 8008022:	d057      	beq.n	80080d4 <RCCEx_PLLSAI1_Config+0xf8>
 8008024:	2b03      	cmp	r3, #3
 8008026:	d05c      	beq.n	80080e2 <RCCEx_PLLSAI1_Config+0x106>
 8008028:	2b01      	cmp	r3, #1
 800802a:	d042      	beq.n	80080b2 <RCCEx_PLLSAI1_Config+0xd6>
 800802c:	2501      	movs	r5, #1
  if(status == HAL_OK)
 800802e:	2d00      	cmp	r5, #0
 8008030:	d1e4      	bne.n	8007ffc <RCCEx_PLLSAI1_Config+0x20>
    __HAL_RCC_PLLSAI1_DISABLE();
 8008032:	4a45      	ldr	r2, [pc, #276]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 8008034:	6813      	ldr	r3, [r2, #0]
 8008036:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800803a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800803c:	f7fd fd52 	bl	8005ae4 <HAL_GetTick>
 8008040:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008042:	4b41      	ldr	r3, [pc, #260]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800804a:	d005      	beq.n	8008058 <RCCEx_PLLSAI1_Config+0x7c>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800804c:	f7fd fd4a 	bl	8005ae4 <HAL_GetTick>
 8008050:	1b83      	subs	r3, r0, r6
 8008052:	2b02      	cmp	r3, #2
 8008054:	d9f5      	bls.n	8008042 <RCCEx_PLLSAI1_Config+0x66>
        status = HAL_TIMEOUT;
 8008056:	2503      	movs	r5, #3
    if(status == HAL_OK)
 8008058:	2d00      	cmp	r5, #0
 800805a:	d1cf      	bne.n	8007ffc <RCCEx_PLLSAI1_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 800805c:	2f00      	cmp	r7, #0
 800805e:	d14e      	bne.n	80080fe <RCCEx_PLLSAI1_Config+0x122>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008060:	4939      	ldr	r1, [pc, #228]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 8008062:	690b      	ldr	r3, [r1, #16]
 8008064:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008068:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800806c:	68a0      	ldr	r0, [r4, #8]
 800806e:	68e2      	ldr	r2, [r4, #12]
 8008070:	0912      	lsrs	r2, r2, #4
 8008072:	0452      	lsls	r2, r2, #17
 8008074:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8008078:	4313      	orrs	r3, r2
 800807a:	610b      	str	r3, [r1, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800807c:	4a32      	ldr	r2, [pc, #200]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 800807e:	6813      	ldr	r3, [r2, #0]
 8008080:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008084:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8008086:	f7fd fd2d 	bl	8005ae4 <HAL_GetTick>
 800808a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800808c:	4b2e      	ldr	r3, [pc, #184]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8008094:	d105      	bne.n	80080a2 <RCCEx_PLLSAI1_Config+0xc6>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008096:	f7fd fd25 	bl	8005ae4 <HAL_GetTick>
 800809a:	1b83      	subs	r3, r0, r6
 800809c:	2b02      	cmp	r3, #2
 800809e:	d9f5      	bls.n	800808c <RCCEx_PLLSAI1_Config+0xb0>
          status = HAL_TIMEOUT;
 80080a0:	2503      	movs	r5, #3
      if(status == HAL_OK)
 80080a2:	2d00      	cmp	r5, #0
 80080a4:	d1aa      	bne.n	8007ffc <RCCEx_PLLSAI1_Config+0x20>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80080a6:	4a28      	ldr	r2, [pc, #160]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 80080a8:	6913      	ldr	r3, [r2, #16]
 80080aa:	69a1      	ldr	r1, [r4, #24]
 80080ac:	430b      	orrs	r3, r1
 80080ae:	6113      	str	r3, [r2, #16]
 80080b0:	e7a4      	b.n	8007ffc <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80080b2:	4a25      	ldr	r2, [pc, #148]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 80080b4:	6812      	ldr	r2, [r2, #0]
 80080b6:	f012 0f02 	tst.w	r2, #2
 80080ba:	d01e      	beq.n	80080fa <RCCEx_PLLSAI1_Config+0x11e>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80080bc:	4822      	ldr	r0, [pc, #136]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 80080be:	68c2      	ldr	r2, [r0, #12]
 80080c0:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 80080c4:	6861      	ldr	r1, [r4, #4]
 80080c6:	3901      	subs	r1, #1
 80080c8:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80080cc:	4313      	orrs	r3, r2
 80080ce:	60c3      	str	r3, [r0, #12]
 80080d0:	2500      	movs	r5, #0
 80080d2:	e7ac      	b.n	800802e <RCCEx_PLLSAI1_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80080d4:	4a1c      	ldr	r2, [pc, #112]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 80080d6:	6812      	ldr	r2, [r2, #0]
 80080d8:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80080dc:	d1ee      	bne.n	80080bc <RCCEx_PLLSAI1_Config+0xe0>
        status = HAL_ERROR;
 80080de:	2501      	movs	r5, #1
 80080e0:	e7a5      	b.n	800802e <RCCEx_PLLSAI1_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80080e2:	4a19      	ldr	r2, [pc, #100]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 80080e4:	6812      	ldr	r2, [r2, #0]
 80080e6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80080ea:	d1e7      	bne.n	80080bc <RCCEx_PLLSAI1_Config+0xe0>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80080ec:	4a16      	ldr	r2, [pc, #88]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 80080ee:	6812      	ldr	r2, [r2, #0]
 80080f0:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80080f4:	d1e2      	bne.n	80080bc <RCCEx_PLLSAI1_Config+0xe0>
          status = HAL_ERROR;
 80080f6:	2501      	movs	r5, #1
 80080f8:	e799      	b.n	800802e <RCCEx_PLLSAI1_Config+0x52>
        status = HAL_ERROR;
 80080fa:	2501      	movs	r5, #1
 80080fc:	e797      	b.n	800802e <RCCEx_PLLSAI1_Config+0x52>
      else if(Divider == DIVIDER_Q_UPDATE)
 80080fe:	2f01      	cmp	r7, #1
 8008100:	d00f      	beq.n	8008122 <RCCEx_PLLSAI1_Config+0x146>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008102:	4811      	ldr	r0, [pc, #68]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 8008104:	6902      	ldr	r2, [r0, #16]
 8008106:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 800810a:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 800810e:	68a1      	ldr	r1, [r4, #8]
 8008110:	6963      	ldr	r3, [r4, #20]
 8008112:	085b      	lsrs	r3, r3, #1
 8008114:	3b01      	subs	r3, #1
 8008116:	065b      	lsls	r3, r3, #25
 8008118:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800811c:	4313      	orrs	r3, r2
 800811e:	6103      	str	r3, [r0, #16]
 8008120:	e7ac      	b.n	800807c <RCCEx_PLLSAI1_Config+0xa0>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008122:	4809      	ldr	r0, [pc, #36]	; (8008148 <RCCEx_PLLSAI1_Config+0x16c>)
 8008124:	6902      	ldr	r2, [r0, #16]
 8008126:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800812a:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 800812e:	68a1      	ldr	r1, [r4, #8]
 8008130:	6923      	ldr	r3, [r4, #16]
 8008132:	085b      	lsrs	r3, r3, #1
 8008134:	3b01      	subs	r3, #1
 8008136:	055b      	lsls	r3, r3, #21
 8008138:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800813c:	4313      	orrs	r3, r2
 800813e:	6103      	str	r3, [r0, #16]
 8008140:	e79c      	b.n	800807c <RCCEx_PLLSAI1_Config+0xa0>
      status = HAL_ERROR;
 8008142:	2501      	movs	r5, #1
 8008144:	e75a      	b.n	8007ffc <RCCEx_PLLSAI1_Config+0x20>
 8008146:	bf00      	nop
 8008148:	40021000 	.word	0x40021000

0800814c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800814c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800814e:	4604      	mov	r4, r0
 8008150:	460f      	mov	r7, r1
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008152:	4b50      	ldr	r3, [pc, #320]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 8008154:	68db      	ldr	r3, [r3, #12]
 8008156:	f013 0f03 	tst.w	r3, #3
 800815a:	d018      	beq.n	800818e <RCCEx_PLLSAI2_Config+0x42>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800815c:	4b4d      	ldr	r3, [pc, #308]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 800815e:	68db      	ldr	r3, [r3, #12]
 8008160:	f003 0303 	and.w	r3, r3, #3
 8008164:	6802      	ldr	r2, [r0, #0]
 8008166:	4293      	cmp	r3, r2
 8008168:	d002      	beq.n	8008170 <RCCEx_PLLSAI2_Config+0x24>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800816a:	2501      	movs	r5, #1
      }
    }
  }

  return status;
}
 800816c:	4628      	mov	r0, r5
 800816e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8008170:	2a00      	cmp	r2, #0
 8008172:	f000 808c 	beq.w	800828e <RCCEx_PLLSAI2_Config+0x142>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008176:	4b47      	ldr	r3, [pc, #284]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 8008178:	68db      	ldr	r3, [r3, #12]
 800817a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800817e:	3301      	adds	r3, #1
 8008180:	6842      	ldr	r2, [r0, #4]
       ||
 8008182:	4293      	cmp	r3, r2
 8008184:	d001      	beq.n	800818a <RCCEx_PLLSAI2_Config+0x3e>
      status = HAL_ERROR;
 8008186:	2501      	movs	r5, #1
 8008188:	e7f0      	b.n	800816c <RCCEx_PLLSAI2_Config+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 800818a:	2500      	movs	r5, #0
 800818c:	e009      	b.n	80081a2 <RCCEx_PLLSAI2_Config+0x56>
    switch(PllSai2->PLLSAI2Source)
 800818e:	6803      	ldr	r3, [r0, #0]
 8008190:	2b02      	cmp	r3, #2
 8008192:	d057      	beq.n	8008244 <RCCEx_PLLSAI2_Config+0xf8>
 8008194:	2b03      	cmp	r3, #3
 8008196:	d05c      	beq.n	8008252 <RCCEx_PLLSAI2_Config+0x106>
 8008198:	2b01      	cmp	r3, #1
 800819a:	d042      	beq.n	8008222 <RCCEx_PLLSAI2_Config+0xd6>
 800819c:	2501      	movs	r5, #1
  if(status == HAL_OK)
 800819e:	2d00      	cmp	r5, #0
 80081a0:	d1e4      	bne.n	800816c <RCCEx_PLLSAI2_Config+0x20>
    __HAL_RCC_PLLSAI2_DISABLE();
 80081a2:	4a3c      	ldr	r2, [pc, #240]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 80081a4:	6813      	ldr	r3, [r2, #0]
 80081a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081aa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80081ac:	f7fd fc9a 	bl	8005ae4 <HAL_GetTick>
 80081b0:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80081b2:	4b38      	ldr	r3, [pc, #224]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80081ba:	d005      	beq.n	80081c8 <RCCEx_PLLSAI2_Config+0x7c>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80081bc:	f7fd fc92 	bl	8005ae4 <HAL_GetTick>
 80081c0:	1b83      	subs	r3, r0, r6
 80081c2:	2b02      	cmp	r3, #2
 80081c4:	d9f5      	bls.n	80081b2 <RCCEx_PLLSAI2_Config+0x66>
        status = HAL_TIMEOUT;
 80081c6:	2503      	movs	r5, #3
    if(status == HAL_OK)
 80081c8:	2d00      	cmp	r5, #0
 80081ca:	d1cf      	bne.n	800816c <RCCEx_PLLSAI2_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 80081cc:	2f00      	cmp	r7, #0
 80081ce:	d14e      	bne.n	800826e <RCCEx_PLLSAI2_Config+0x122>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80081d0:	4930      	ldr	r1, [pc, #192]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 80081d2:	694b      	ldr	r3, [r1, #20]
 80081d4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80081d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081dc:	68a0      	ldr	r0, [r4, #8]
 80081de:	68e2      	ldr	r2, [r4, #12]
 80081e0:	0912      	lsrs	r2, r2, #4
 80081e2:	0452      	lsls	r2, r2, #17
 80081e4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80081e8:	4313      	orrs	r3, r2
 80081ea:	614b      	str	r3, [r1, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 80081ec:	4a29      	ldr	r2, [pc, #164]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 80081ee:	6813      	ldr	r3, [r2, #0]
 80081f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081f4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80081f6:	f7fd fc75 	bl	8005ae4 <HAL_GetTick>
 80081fa:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80081fc:	4b25      	ldr	r3, [pc, #148]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8008204:	d105      	bne.n	8008212 <RCCEx_PLLSAI2_Config+0xc6>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008206:	f7fd fc6d 	bl	8005ae4 <HAL_GetTick>
 800820a:	1b83      	subs	r3, r0, r6
 800820c:	2b02      	cmp	r3, #2
 800820e:	d9f5      	bls.n	80081fc <RCCEx_PLLSAI2_Config+0xb0>
          status = HAL_TIMEOUT;
 8008210:	2503      	movs	r5, #3
      if(status == HAL_OK)
 8008212:	2d00      	cmp	r5, #0
 8008214:	d1aa      	bne.n	800816c <RCCEx_PLLSAI2_Config+0x20>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008216:	4a1f      	ldr	r2, [pc, #124]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 8008218:	6953      	ldr	r3, [r2, #20]
 800821a:	6961      	ldr	r1, [r4, #20]
 800821c:	430b      	orrs	r3, r1
 800821e:	6153      	str	r3, [r2, #20]
 8008220:	e7a4      	b.n	800816c <RCCEx_PLLSAI2_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008222:	4a1c      	ldr	r2, [pc, #112]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 8008224:	6812      	ldr	r2, [r2, #0]
 8008226:	f012 0f02 	tst.w	r2, #2
 800822a:	d01e      	beq.n	800826a <RCCEx_PLLSAI2_Config+0x11e>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800822c:	4819      	ldr	r0, [pc, #100]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 800822e:	68c2      	ldr	r2, [r0, #12]
 8008230:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8008234:	6861      	ldr	r1, [r4, #4]
 8008236:	3901      	subs	r1, #1
 8008238:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800823c:	4313      	orrs	r3, r2
 800823e:	60c3      	str	r3, [r0, #12]
 8008240:	2500      	movs	r5, #0
 8008242:	e7ac      	b.n	800819e <RCCEx_PLLSAI2_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008244:	4a13      	ldr	r2, [pc, #76]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 8008246:	6812      	ldr	r2, [r2, #0]
 8008248:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800824c:	d1ee      	bne.n	800822c <RCCEx_PLLSAI2_Config+0xe0>
        status = HAL_ERROR;
 800824e:	2501      	movs	r5, #1
 8008250:	e7a5      	b.n	800819e <RCCEx_PLLSAI2_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008252:	4a10      	ldr	r2, [pc, #64]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 8008254:	6812      	ldr	r2, [r2, #0]
 8008256:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800825a:	d1e7      	bne.n	800822c <RCCEx_PLLSAI2_Config+0xe0>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800825c:	4a0d      	ldr	r2, [pc, #52]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 800825e:	6812      	ldr	r2, [r2, #0]
 8008260:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8008264:	d1e2      	bne.n	800822c <RCCEx_PLLSAI2_Config+0xe0>
          status = HAL_ERROR;
 8008266:	2501      	movs	r5, #1
 8008268:	e799      	b.n	800819e <RCCEx_PLLSAI2_Config+0x52>
        status = HAL_ERROR;
 800826a:	2501      	movs	r5, #1
 800826c:	e797      	b.n	800819e <RCCEx_PLLSAI2_Config+0x52>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800826e:	4809      	ldr	r0, [pc, #36]	; (8008294 <RCCEx_PLLSAI2_Config+0x148>)
 8008270:	6942      	ldr	r2, [r0, #20]
 8008272:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8008276:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 800827a:	68a1      	ldr	r1, [r4, #8]
 800827c:	6923      	ldr	r3, [r4, #16]
 800827e:	085b      	lsrs	r3, r3, #1
 8008280:	3b01      	subs	r3, #1
 8008282:	065b      	lsls	r3, r3, #25
 8008284:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008288:	4313      	orrs	r3, r2
 800828a:	6143      	str	r3, [r0, #20]
 800828c:	e7ae      	b.n	80081ec <RCCEx_PLLSAI2_Config+0xa0>
      status = HAL_ERROR;
 800828e:	2501      	movs	r5, #1
 8008290:	e76c      	b.n	800816c <RCCEx_PLLSAI2_Config+0x20>
 8008292:	bf00      	nop
 8008294:	40021000 	.word	0x40021000

08008298 <HAL_RCCEx_PeriphCLKConfig>:
{
 8008298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800829c:	b082      	sub	sp, #8
 800829e:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80082a0:	6803      	ldr	r3, [r0, #0]
 80082a2:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80082a6:	d033      	beq.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x78>
    switch(PeriphClkInit->Sai1ClockSelection)
 80082a8:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80082aa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80082ae:	d01f      	beq.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x58>
 80082b0:	d80c      	bhi.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x34>
 80082b2:	b323      	cbz	r3, 80082fe <HAL_RCCEx_PeriphCLKConfig+0x66>
 80082b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80082b8:	d105      	bne.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80082ba:	2100      	movs	r1, #0
 80082bc:	3020      	adds	r0, #32
 80082be:	f7ff ff45 	bl	800814c <RCCEx_PLLSAI2_Config>
 80082c2:	4606      	mov	r6, r0
      break;
 80082c4:	e020      	b.n	8008308 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 80082c6:	2701      	movs	r7, #1
 80082c8:	463e      	mov	r6, r7
 80082ca:	e023      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80082cc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80082d0:	d10b      	bne.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x52>
 80082d2:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80082d4:	4a62      	ldr	r2, [pc, #392]	; (8008460 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80082d6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80082da:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80082de:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80082e0:	430b      	orrs	r3, r1
 80082e2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80082e6:	2700      	movs	r7, #0
 80082e8:	e014      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    switch(PeriphClkInit->Sai1ClockSelection)
 80082ea:	2701      	movs	r7, #1
 80082ec:	463e      	mov	r6, r7
 80082ee:	e011      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80082f0:	4a5b      	ldr	r2, [pc, #364]	; (8008460 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80082f2:	68d3      	ldr	r3, [r2, #12]
 80082f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082f8:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80082fa:	2600      	movs	r6, #0
 80082fc:	e7ea      	b.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80082fe:	2100      	movs	r1, #0
 8008300:	3004      	adds	r0, #4
 8008302:	f7ff fe6b 	bl	8007fdc <RCCEx_PLLSAI1_Config>
 8008306:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008308:	2e00      	cmp	r6, #0
 800830a:	d0e3      	beq.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800830c:	4637      	mov	r7, r6
 800830e:	e001      	b.n	8008314 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008310:	2700      	movs	r7, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008312:	463e      	mov	r6, r7
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800831a:	d021      	beq.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0xc8>
    switch(PeriphClkInit->Sai2ClockSelection)
 800831c:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800831e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008322:	d079      	beq.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8008324:	d80e      	bhi.n	8008344 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8008326:	2b00      	cmp	r3, #0
 8008328:	d07c      	beq.n	8008424 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800832a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800832e:	d106      	bne.n	800833e <HAL_RCCEx_PeriphCLKConfig+0xa6>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8008330:	2100      	movs	r1, #0
 8008332:	f104 0020 	add.w	r0, r4, #32
 8008336:	f7ff ff09 	bl	800814c <RCCEx_PLLSAI2_Config>
 800833a:	4606      	mov	r6, r0
      break;
 800833c:	e005      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0xb2>
    switch(PeriphClkInit->Sai2ClockSelection)
 800833e:	2701      	movs	r7, #1
 8008340:	463e      	mov	r6, r7
 8008342:	e00d      	b.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8008344:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008348:	d163      	bne.n	8008412 <HAL_RCCEx_PeriphCLKConfig+0x17a>
    if(ret == HAL_OK)
 800834a:	2e00      	cmp	r6, #0
 800834c:	d170      	bne.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800834e:	4a44      	ldr	r2, [pc, #272]	; (8008460 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8008350:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008354:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8008358:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800835a:	430b      	orrs	r3, r1
 800835c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008360:	6823      	ldr	r3, [r4, #0]
 8008362:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8008366:	f000 8084 	beq.w	8008472 <HAL_RCCEx_PeriphCLKConfig+0x1da>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800836a:	4b3d      	ldr	r3, [pc, #244]	; (8008460 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800836c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800836e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8008372:	d15f      	bne.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8008374:	4b3a      	ldr	r3, [pc, #232]	; (8008460 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8008376:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008378:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800837c:	659a      	str	r2, [r3, #88]	; 0x58
 800837e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008380:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008384:	9301      	str	r3, [sp, #4]
 8008386:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8008388:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800838c:	4a35      	ldr	r2, [pc, #212]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800838e:	6813      	ldr	r3, [r2, #0]
 8008390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008394:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008396:	f7fd fba5 	bl	8005ae4 <HAL_GetTick>
 800839a:	4605      	mov	r5, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800839c:	4b31      	ldr	r3, [pc, #196]	; (8008464 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80083a4:	d105      	bne.n	80083b2 <HAL_RCCEx_PeriphCLKConfig+0x11a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083a6:	f7fd fb9d 	bl	8005ae4 <HAL_GetTick>
 80083aa:	1b40      	subs	r0, r0, r5
 80083ac:	2802      	cmp	r0, #2
 80083ae:	d9f5      	bls.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x104>
        ret = HAL_TIMEOUT;
 80083b0:	2603      	movs	r6, #3
    if(ret == HAL_OK)
 80083b2:	2e00      	cmp	r6, #0
 80083b4:	d158      	bne.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80083b6:	4b2a      	ldr	r3, [pc, #168]	; (8008460 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80083b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80083bc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80083c0:	d016      	beq.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
 80083c2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d012      	beq.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80083ca:	4a25      	ldr	r2, [pc, #148]	; (8008460 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80083cc:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80083d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80083d4:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 80083d8:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80083dc:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80083e0:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 80083e4:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80083e8:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80083ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80083f0:	f013 0f01 	tst.w	r3, #1
 80083f4:	d121      	bne.n	800843a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      if(ret == HAL_OK)
 80083f6:	2e00      	cmp	r6, #0
 80083f8:	f040 8139 	bne.w	800866e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80083fc:	4a18      	ldr	r2, [pc, #96]	; (8008460 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80083fe:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8008402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008406:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800840a:	430b      	orrs	r3, r1
 800840c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008410:	e02b      	b.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    switch(PeriphClkInit->Sai2ClockSelection)
 8008412:	2701      	movs	r7, #1
 8008414:	463e      	mov	r6, r7
 8008416:	e7a3      	b.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008418:	4a11      	ldr	r2, [pc, #68]	; (8008460 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800841a:	68d3      	ldr	r3, [r2, #12]
 800841c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008420:	60d3      	str	r3, [r2, #12]
      break;
 8008422:	e792      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0xb2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008424:	2100      	movs	r1, #0
 8008426:	1d20      	adds	r0, r4, #4
 8008428:	f7ff fdd8 	bl	8007fdc <RCCEx_PLLSAI1_Config>
 800842c:	4606      	mov	r6, r0
      break;
 800842e:	e78c      	b.n	800834a <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8008430:	4637      	mov	r7, r6
 8008432:	e795      	b.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0xc8>
    FlagStatus       pwrclkchanged = RESET;
 8008434:	f04f 0800 	mov.w	r8, #0
 8008438:	e7a8      	b.n	800838c <HAL_RCCEx_PeriphCLKConfig+0xf4>
        tickstart = HAL_GetTick();
 800843a:	f7fd fb53 	bl	8005ae4 <HAL_GetTick>
 800843e:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008440:	4b07      	ldr	r3, [pc, #28]	; (8008460 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8008442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008446:	f013 0f02 	tst.w	r3, #2
 800844a:	d1d4      	bne.n	80083f6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800844c:	f7fd fb4a 	bl	8005ae4 <HAL_GetTick>
 8008450:	1b40      	subs	r0, r0, r5
 8008452:	f241 3388 	movw	r3, #5000	; 0x1388
 8008456:	4298      	cmp	r0, r3
 8008458:	d9f2      	bls.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
            ret = HAL_TIMEOUT;
 800845a:	2603      	movs	r6, #3
 800845c:	e7cb      	b.n	80083f6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800845e:	bf00      	nop
 8008460:	40021000 	.word	0x40021000
 8008464:	40007000 	.word	0x40007000
      status = ret;
 8008468:	4637      	mov	r7, r6
    if(pwrclkchanged == SET)
 800846a:	f1b8 0f00 	cmp.w	r8, #0
 800846e:	f040 8100 	bne.w	8008672 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008472:	6823      	ldr	r3, [r4, #0]
 8008474:	f013 0f01 	tst.w	r3, #1
 8008478:	d008      	beq.n	800848c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800847a:	4a9d      	ldr	r2, [pc, #628]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800847c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008480:	f023 0303 	bic.w	r3, r3, #3
 8008484:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008486:	430b      	orrs	r3, r1
 8008488:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800848c:	6823      	ldr	r3, [r4, #0]
 800848e:	f013 0f02 	tst.w	r3, #2
 8008492:	d008      	beq.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008494:	4a96      	ldr	r2, [pc, #600]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8008496:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800849a:	f023 030c 	bic.w	r3, r3, #12
 800849e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80084a0:	430b      	orrs	r3, r1
 80084a2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80084a6:	6823      	ldr	r3, [r4, #0]
 80084a8:	f013 0f04 	tst.w	r3, #4
 80084ac:	d008      	beq.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x228>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80084ae:	4a90      	ldr	r2, [pc, #576]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80084b0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80084b4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80084b8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80084ba:	430b      	orrs	r3, r1
 80084bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80084c0:	6823      	ldr	r3, [r4, #0]
 80084c2:	f013 0f08 	tst.w	r3, #8
 80084c6:	d008      	beq.n	80084da <HAL_RCCEx_PeriphCLKConfig+0x242>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80084c8:	4a89      	ldr	r2, [pc, #548]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80084ca:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80084ce:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80084d2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80084d4:	430b      	orrs	r3, r1
 80084d6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80084da:	6823      	ldr	r3, [r4, #0]
 80084dc:	f013 0f10 	tst.w	r3, #16
 80084e0:	d008      	beq.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80084e2:	4a83      	ldr	r2, [pc, #524]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80084e4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80084e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084ec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80084ee:	430b      	orrs	r3, r1
 80084f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80084f4:	6823      	ldr	r3, [r4, #0]
 80084f6:	f013 0f20 	tst.w	r3, #32
 80084fa:	d008      	beq.n	800850e <HAL_RCCEx_PeriphCLKConfig+0x276>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80084fc:	4a7c      	ldr	r2, [pc, #496]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80084fe:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008502:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008506:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008508:	430b      	orrs	r3, r1
 800850a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800850e:	6823      	ldr	r3, [r4, #0]
 8008510:	f413 7f00 	tst.w	r3, #512	; 0x200
 8008514:	d008      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x290>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008516:	4a76      	ldr	r2, [pc, #472]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8008518:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800851c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8008520:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008522:	430b      	orrs	r3, r1
 8008524:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008528:	6823      	ldr	r3, [r4, #0]
 800852a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800852e:	d008      	beq.n	8008542 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008530:	4a6f      	ldr	r2, [pc, #444]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8008532:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008536:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800853a:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800853c:	430b      	orrs	r3, r1
 800853e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008542:	6823      	ldr	r3, [r4, #0]
 8008544:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008548:	d008      	beq.n	800855c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800854a:	4a69      	ldr	r2, [pc, #420]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800854c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008550:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008554:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8008556:	430b      	orrs	r3, r1
 8008558:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800855c:	6823      	ldr	r3, [r4, #0]
 800855e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008562:	d008      	beq.n	8008576 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008564:	4a62      	ldr	r2, [pc, #392]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8008566:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800856a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800856e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8008570:	430b      	orrs	r3, r1
 8008572:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008576:	6823      	ldr	r3, [r4, #0]
 8008578:	f413 7f80 	tst.w	r3, #256	; 0x100
 800857c:	d008      	beq.n	8008590 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800857e:	4a5c      	ldr	r2, [pc, #368]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8008580:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008584:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8008588:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800858a:	430b      	orrs	r3, r1
 800858c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008590:	6823      	ldr	r3, [r4, #0]
 8008592:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8008596:	d00f      	beq.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x320>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008598:	4a55      	ldr	r2, [pc, #340]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800859a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800859e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80085a2:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80085a4:	430b      	orrs	r3, r1
 80085a6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80085aa:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80085ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80085b0:	d065      	beq.n	800867e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80085b2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80085b6:	d067      	beq.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80085b8:	6823      	ldr	r3, [r4, #0]
 80085ba:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80085be:	d00f      	beq.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x348>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80085c0:	4a4b      	ldr	r2, [pc, #300]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80085c2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80085c6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80085ca:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80085cc:	430b      	orrs	r3, r1
 80085ce:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80085d2:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80085d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80085d8:	d05e      	beq.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x400>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80085da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80085de:	d060      	beq.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80085e0:	6823      	ldr	r3, [r4, #0]
 80085e2:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80085e6:	d00f      	beq.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0x370>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80085e8:	4a41      	ldr	r2, [pc, #260]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80085ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80085ee:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80085f2:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80085f4:	430b      	orrs	r3, r1
 80085f6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80085fa:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80085fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008600:	d057      	beq.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008602:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008606:	d059      	beq.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0x424>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008608:	6823      	ldr	r3, [r4, #0]
 800860a:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800860e:	d00f      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x398>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008610:	4a37      	ldr	r2, [pc, #220]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8008612:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008616:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800861a:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800861c:	430b      	orrs	r3, r1
 800861e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008622:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8008624:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008628:	d050      	beq.n	80086cc <HAL_RCCEx_PeriphCLKConfig+0x434>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800862a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800862e:	d055      	beq.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x444>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008630:	6823      	ldr	r3, [r4, #0]
 8008632:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8008636:	d008      	beq.n	800864a <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008638:	4a2d      	ldr	r2, [pc, #180]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800863a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800863e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008642:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8008644:	430b      	orrs	r3, r1
 8008646:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800864a:	6823      	ldr	r3, [r4, #0]
 800864c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8008650:	d009      	beq.n	8008666 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008652:	4a27      	ldr	r2, [pc, #156]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8008654:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008658:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800865c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008660:	430b      	orrs	r3, r1
 8008662:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8008666:	4638      	mov	r0, r7
 8008668:	b002      	add	sp, #8
 800866a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = ret;
 800866e:	4637      	mov	r7, r6
 8008670:	e6fb      	b.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8008672:	4a1f      	ldr	r2, [pc, #124]	; (80086f0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8008674:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8008676:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800867a:	6593      	str	r3, [r2, #88]	; 0x58
 800867c:	e6f9      	b.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0x1da>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800867e:	68d3      	ldr	r3, [r2, #12]
 8008680:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008684:	60d3      	str	r3, [r2, #12]
 8008686:	e797      	b.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x320>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008688:	2101      	movs	r1, #1
 800868a:	1d20      	adds	r0, r4, #4
 800868c:	f7ff fca6 	bl	8007fdc <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8008690:	2800      	cmp	r0, #0
 8008692:	d091      	beq.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x320>
          status = ret;
 8008694:	4607      	mov	r7, r0
 8008696:	e78f      	b.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x320>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008698:	68d3      	ldr	r3, [r2, #12]
 800869a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800869e:	60d3      	str	r3, [r2, #12]
 80086a0:	e79e      	b.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x348>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80086a2:	2101      	movs	r1, #1
 80086a4:	1d20      	adds	r0, r4, #4
 80086a6:	f7ff fc99 	bl	8007fdc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80086aa:	2800      	cmp	r0, #0
 80086ac:	d098      	beq.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x348>
        status = ret;
 80086ae:	4607      	mov	r7, r0
 80086b0:	e796      	b.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x348>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086b2:	68d3      	ldr	r3, [r2, #12]
 80086b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80086b8:	60d3      	str	r3, [r2, #12]
 80086ba:	e7a5      	b.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0x370>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80086bc:	2101      	movs	r1, #1
 80086be:	1d20      	adds	r0, r4, #4
 80086c0:	f7ff fc8c 	bl	8007fdc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80086c4:	2800      	cmp	r0, #0
 80086c6:	d09f      	beq.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0x370>
        status = ret;
 80086c8:	4607      	mov	r7, r0
 80086ca:	e79d      	b.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0x370>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80086cc:	2102      	movs	r1, #2
 80086ce:	1d20      	adds	r0, r4, #4
 80086d0:	f7ff fc84 	bl	8007fdc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80086d4:	2800      	cmp	r0, #0
 80086d6:	d0ab      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x398>
        status = ret;
 80086d8:	4607      	mov	r7, r0
 80086da:	e7a9      	b.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x398>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80086dc:	2102      	movs	r1, #2
 80086de:	f104 0020 	add.w	r0, r4, #32
 80086e2:	f7ff fd33 	bl	800814c <RCCEx_PLLSAI2_Config>
      if(ret != HAL_OK)
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d0a2      	beq.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x398>
        status = ret;
 80086ea:	4607      	mov	r7, r0
 80086ec:	e7a0      	b.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80086ee:	bf00      	nop
 80086f0:	40021000 	.word	0x40021000

080086f4 <HAL_RNG_Init>:
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80086f4:	b378      	cbz	r0, 8008756 <HAL_RNG_Init+0x62>
{
 80086f6:	b538      	push	{r3, r4, r5, lr}
 80086f8:	4604      	mov	r4, r0

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80086fa:	7943      	ldrb	r3, [r0, #5]
 80086fc:	b17b      	cbz	r3, 800871e <HAL_RNG_Init+0x2a>
    HAL_RNG_MspInit(hrng);
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80086fe:	2302      	movs	r3, #2
 8008700:	7163      	strb	r3, [r4, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* defined(RNG_CR_CED) */
#endif /* end of RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8008702:	6822      	ldr	r2, [r4, #0]
 8008704:	6813      	ldr	r3, [r2, #0]
 8008706:	f043 0304 	orr.w	r3, r3, #4
 800870a:	6013      	str	r3, [r2, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 800870c:	6823      	ldr	r3, [r4, #0]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008714:	d007      	beq.n	8008726 <HAL_RNG_Init+0x32>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8008716:	2304      	movs	r3, #4
 8008718:	7163      	strb	r3, [r4, #5]
    return HAL_ERROR;
 800871a:	2001      	movs	r0, #1
  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;

  /* Return function status */
  return HAL_OK;
}
 800871c:	bd38      	pop	{r3, r4, r5, pc}
    hrng->Lock = HAL_UNLOCKED;
 800871e:	7103      	strb	r3, [r0, #4]
    HAL_RNG_MspInit(hrng);
 8008720:	f7fc ff38 	bl	8005594 <HAL_RNG_MspInit>
 8008724:	e7eb      	b.n	80086fe <HAL_RNG_Init+0xa>
  tickstart = HAL_GetTick();
 8008726:	f7fd f9dd 	bl	8005ae4 <HAL_GetTick>
 800872a:	4605      	mov	r5, r0
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800872c:	6823      	ldr	r3, [r4, #0]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	f013 0f04 	tst.w	r3, #4
 8008734:	d00a      	beq.n	800874c <HAL_RNG_Init+0x58>
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8008736:	f7fd f9d5 	bl	8005ae4 <HAL_GetTick>
 800873a:	1b40      	subs	r0, r0, r5
 800873c:	2802      	cmp	r0, #2
 800873e:	d9f5      	bls.n	800872c <HAL_RNG_Init+0x38>
      hrng->State = HAL_RNG_STATE_ERROR;
 8008740:	2304      	movs	r3, #4
 8008742:	7163      	strb	r3, [r4, #5]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8008744:	2302      	movs	r3, #2
 8008746:	60a3      	str	r3, [r4, #8]
      return HAL_ERROR;
 8008748:	2001      	movs	r0, #1
 800874a:	e7e7      	b.n	800871c <HAL_RNG_Init+0x28>
  hrng->State = HAL_RNG_STATE_READY;
 800874c:	2301      	movs	r3, #1
 800874e:	7163      	strb	r3, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8008750:	2000      	movs	r0, #0
 8008752:	60a0      	str	r0, [r4, #8]
  return HAL_OK;
 8008754:	e7e2      	b.n	800871c <HAL_RNG_Init+0x28>
    return HAL_ERROR;
 8008756:	2001      	movs	r0, #1
}
 8008758:	4770      	bx	lr

0800875a <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800875a:	2800      	cmp	r0, #0
 800875c:	d06a      	beq.n	8008834 <HAL_SPI_Init+0xda>
{
 800875e:	b510      	push	{r4, lr}
 8008760:	4604      	mov	r4, r0
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008762:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008764:	b933      	cbnz	r3, 8008774 <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008766:	6843      	ldr	r3, [r0, #4]
 8008768:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800876c:	d005      	beq.n	800877a <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800876e:	2300      	movs	r3, #0
 8008770:	61c3      	str	r3, [r0, #28]
 8008772:	e002      	b.n	800877a <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008774:	2300      	movs	r3, #0
 8008776:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008778:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800877a:	2300      	movs	r3, #0
 800877c:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800877e:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8008782:	2b00      	cmp	r3, #0
 8008784:	d04d      	beq.n	8008822 <HAL_SPI_Init+0xc8>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008786:	2302      	movs	r3, #2
 8008788:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800878c:	6822      	ldr	r2, [r4, #0]
 800878e:	6813      	ldr	r3, [r2, #0]
 8008790:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008794:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008796:	68e3      	ldr	r3, [r4, #12]
 8008798:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800879c:	d947      	bls.n	800882e <HAL_SPI_Init+0xd4>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800879e:	2200      	movs	r2, #0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80087a0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80087a4:	d004      	beq.n	80087b0 <HAL_SPI_Init+0x56>
 80087a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80087aa:	d001      	beq.n	80087b0 <HAL_SPI_Init+0x56>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80087ac:	2300      	movs	r3, #0
 80087ae:	62a3      	str	r3, [r4, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80087b0:	6863      	ldr	r3, [r4, #4]
 80087b2:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80087b6:	68a1      	ldr	r1, [r4, #8]
 80087b8:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 80087bc:	430b      	orrs	r3, r1
 80087be:	6921      	ldr	r1, [r4, #16]
 80087c0:	f001 0102 	and.w	r1, r1, #2
 80087c4:	430b      	orrs	r3, r1
 80087c6:	6961      	ldr	r1, [r4, #20]
 80087c8:	f001 0101 	and.w	r1, r1, #1
 80087cc:	430b      	orrs	r3, r1
 80087ce:	69a1      	ldr	r1, [r4, #24]
 80087d0:	f401 7100 	and.w	r1, r1, #512	; 0x200
 80087d4:	430b      	orrs	r3, r1
 80087d6:	69e1      	ldr	r1, [r4, #28]
 80087d8:	f001 0138 	and.w	r1, r1, #56	; 0x38
 80087dc:	430b      	orrs	r3, r1
 80087de:	6a21      	ldr	r1, [r4, #32]
 80087e0:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80087e4:	430b      	orrs	r3, r1
 80087e6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80087e8:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 80087ec:	6820      	ldr	r0, [r4, #0]
 80087ee:	430b      	orrs	r3, r1
 80087f0:	6003      	str	r3, [r0, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80087f2:	8b63      	ldrh	r3, [r4, #26]
 80087f4:	f003 0304 	and.w	r3, r3, #4
 80087f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80087fa:	f001 0110 	and.w	r1, r1, #16
 80087fe:	430b      	orrs	r3, r1
 8008800:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008802:	f001 0108 	and.w	r1, r1, #8
 8008806:	430b      	orrs	r3, r1
 8008808:	68e1      	ldr	r1, [r4, #12]
 800880a:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 800880e:	430b      	orrs	r3, r1
 8008810:	6821      	ldr	r1, [r4, #0]
 8008812:	4313      	orrs	r3, r2
 8008814:	604b      	str	r3, [r1, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008816:	2000      	movs	r0, #0
 8008818:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800881a:	2301      	movs	r3, #1
 800881c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 8008820:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8008822:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8008826:	4620      	mov	r0, r4
 8008828:	f7fc fecc 	bl	80055c4 <HAL_SPI_MspInit>
 800882c:	e7ab      	b.n	8008786 <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800882e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008832:	e7b5      	b.n	80087a0 <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 8008834:	2001      	movs	r0, #1
}
 8008836:	4770      	bx	lr

08008838 <HAL_SPI_ErrorCallback>:
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008838:	4770      	bx	lr
	...

0800883c <HAL_SPI_IRQHandler>:
{
 800883c:	b530      	push	{r4, r5, lr}
 800883e:	b085      	sub	sp, #20
 8008840:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8008842:	6802      	ldr	r2, [r0, #0]
 8008844:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8008846:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008848:	f3c3 1080 	ubfx	r0, r3, #6, #1
 800884c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008850:	d105      	bne.n	800885e <HAL_SPI_IRQHandler+0x22>
 8008852:	f013 0f01 	tst.w	r3, #1
 8008856:	d002      	beq.n	800885e <HAL_SPI_IRQHandler+0x22>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008858:	f011 0f40 	tst.w	r1, #64	; 0x40
 800885c:	d169      	bne.n	8008932 <HAL_SPI_IRQHandler+0xf6>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800885e:	f013 0f02 	tst.w	r3, #2
 8008862:	d002      	beq.n	800886a <HAL_SPI_IRQHandler+0x2e>
 8008864:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008868:	d167      	bne.n	800893a <HAL_SPI_IRQHandler+0xfe>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800886a:	f3c3 1540 	ubfx	r5, r3, #5, #1
 800886e:	f013 0f20 	tst.w	r3, #32
 8008872:	d103      	bne.n	800887c <HAL_SPI_IRQHandler+0x40>
 8008874:	b910      	cbnz	r0, 800887c <HAL_SPI_IRQHandler+0x40>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008876:	f413 7f80 	tst.w	r3, #256	; 0x100
 800887a:	d061      	beq.n	8008940 <HAL_SPI_IRQHandler+0x104>
 800887c:	f011 0f20 	tst.w	r1, #32
 8008880:	d05e      	beq.n	8008940 <HAL_SPI_IRQHandler+0x104>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008882:	b178      	cbz	r0, 80088a4 <HAL_SPI_IRQHandler+0x68>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008884:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8008888:	b2c0      	uxtb	r0, r0
 800888a:	2803      	cmp	r0, #3
 800888c:	d05a      	beq.n	8008944 <HAL_SPI_IRQHandler+0x108>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800888e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8008890:	f040 0004 	orr.w	r0, r0, #4
 8008894:	6620      	str	r0, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008896:	2000      	movs	r0, #0
 8008898:	9000      	str	r0, [sp, #0]
 800889a:	68d0      	ldr	r0, [r2, #12]
 800889c:	9000      	str	r0, [sp, #0]
 800889e:	6890      	ldr	r0, [r2, #8]
 80088a0:	9000      	str	r0, [sp, #0]
 80088a2:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80088a4:	b165      	cbz	r5, 80088c0 <HAL_SPI_IRQHandler+0x84>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80088a6:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80088a8:	f040 0001 	orr.w	r0, r0, #1
 80088ac:	6620      	str	r0, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80088ae:	2000      	movs	r0, #0
 80088b0:	9002      	str	r0, [sp, #8]
 80088b2:	6890      	ldr	r0, [r2, #8]
 80088b4:	9002      	str	r0, [sp, #8]
 80088b6:	6810      	ldr	r0, [r2, #0]
 80088b8:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 80088bc:	6010      	str	r0, [r2, #0]
 80088be:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80088c0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80088c4:	d009      	beq.n	80088da <HAL_SPI_IRQHandler+0x9e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80088c6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80088c8:	f043 0308 	orr.w	r3, r3, #8
 80088cc:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80088ce:	2300      	movs	r3, #0
 80088d0:	9303      	str	r3, [sp, #12]
 80088d2:	6823      	ldr	r3, [r4, #0]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	9303      	str	r3, [sp, #12]
 80088d8:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088da:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d02f      	beq.n	8008940 <HAL_SPI_IRQHandler+0x104>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80088e0:	6822      	ldr	r2, [r4, #0]
 80088e2:	6853      	ldr	r3, [r2, #4]
 80088e4:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80088e8:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80088ea:	2301      	movs	r3, #1
 80088ec:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80088f0:	f011 0f03 	tst.w	r1, #3
 80088f4:	d02e      	beq.n	8008954 <HAL_SPI_IRQHandler+0x118>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80088f6:	6822      	ldr	r2, [r4, #0]
 80088f8:	6853      	ldr	r3, [r2, #4]
 80088fa:	f023 0303 	bic.w	r3, r3, #3
 80088fe:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8008900:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008902:	b14b      	cbz	r3, 8008918 <HAL_SPI_IRQHandler+0xdc>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008904:	4a15      	ldr	r2, [pc, #84]	; (800895c <HAL_SPI_IRQHandler+0x120>)
 8008906:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008908:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800890a:	f7fd f990 	bl	8005c2e <HAL_DMA_Abort_IT>
 800890e:	b118      	cbz	r0, 8008918 <HAL_SPI_IRQHandler+0xdc>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008910:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8008912:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008916:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8008918:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800891a:	b18b      	cbz	r3, 8008940 <HAL_SPI_IRQHandler+0x104>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800891c:	4a0f      	ldr	r2, [pc, #60]	; (800895c <HAL_SPI_IRQHandler+0x120>)
 800891e:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008920:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008922:	f7fd f984 	bl	8005c2e <HAL_DMA_Abort_IT>
 8008926:	b158      	cbz	r0, 8008940 <HAL_SPI_IRQHandler+0x104>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008928:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800892a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800892e:	6623      	str	r3, [r4, #96]	; 0x60
 8008930:	e006      	b.n	8008940 <HAL_SPI_IRQHandler+0x104>
    hspi->RxISR(hspi);
 8008932:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8008934:	4620      	mov	r0, r4
 8008936:	4798      	blx	r3
    return;
 8008938:	e002      	b.n	8008940 <HAL_SPI_IRQHandler+0x104>
    hspi->TxISR(hspi);
 800893a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800893c:	4620      	mov	r0, r4
 800893e:	4798      	blx	r3
}
 8008940:	b005      	add	sp, #20
 8008942:	bd30      	pop	{r4, r5, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008944:	2300      	movs	r3, #0
 8008946:	9301      	str	r3, [sp, #4]
 8008948:	68d3      	ldr	r3, [r2, #12]
 800894a:	9301      	str	r3, [sp, #4]
 800894c:	6893      	ldr	r3, [r2, #8]
 800894e:	9301      	str	r3, [sp, #4]
 8008950:	9b01      	ldr	r3, [sp, #4]
        return;
 8008952:	e7f5      	b.n	8008940 <HAL_SPI_IRQHandler+0x104>
        HAL_SPI_ErrorCallback(hspi);
 8008954:	4620      	mov	r0, r4
 8008956:	f7ff ff6f 	bl	8008838 <HAL_SPI_ErrorCallback>
    return;
 800895a:	e7f1      	b.n	8008940 <HAL_SPI_IRQHandler+0x104>
 800895c:	08008961 	.word	0x08008961

08008960 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008960:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008962:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hspi->RxXferCount = 0U;
 8008964:	2300      	movs	r3, #0
 8008966:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800896a:	87c3      	strh	r3, [r0, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800896c:	f7ff ff64 	bl	8008838 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008970:	bd08      	pop	{r3, pc}

08008972 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008972:	4770      	bx	lr

08008974 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008974:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008978:	b2db      	uxtb	r3, r3
 800897a:	2b01      	cmp	r3, #1
 800897c:	d136      	bne.n	80089ec <HAL_TIM_Base_Start_IT+0x78>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800897e:	2302      	movs	r3, #2
 8008980:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008984:	6802      	ldr	r2, [r0, #0]
 8008986:	68d3      	ldr	r3, [r2, #12]
 8008988:	f043 0301 	orr.w	r3, r3, #1
 800898c:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800898e:	6803      	ldr	r3, [r0, #0]
 8008990:	4a19      	ldr	r2, [pc, #100]	; (80089f8 <HAL_TIM_Base_Start_IT+0x84>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d01c      	beq.n	80089d0 <HAL_TIM_Base_Start_IT+0x5c>
 8008996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800899a:	d019      	beq.n	80089d0 <HAL_TIM_Base_Start_IT+0x5c>
 800899c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d015      	beq.n	80089d0 <HAL_TIM_Base_Start_IT+0x5c>
 80089a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d011      	beq.n	80089d0 <HAL_TIM_Base_Start_IT+0x5c>
 80089ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d00d      	beq.n	80089d0 <HAL_TIM_Base_Start_IT+0x5c>
 80089b4:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d009      	beq.n	80089d0 <HAL_TIM_Base_Start_IT+0x5c>
 80089bc:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d005      	beq.n	80089d0 <HAL_TIM_Base_Start_IT+0x5c>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	f042 0201 	orr.w	r2, r2, #1
 80089ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089cc:	2000      	movs	r0, #0
 80089ce:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089d0:	6899      	ldr	r1, [r3, #8]
 80089d2:	4a0a      	ldr	r2, [pc, #40]	; (80089fc <HAL_TIM_Base_Start_IT+0x88>)
 80089d4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089d6:	2a06      	cmp	r2, #6
 80089d8:	d00a      	beq.n	80089f0 <HAL_TIM_Base_Start_IT+0x7c>
 80089da:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80089de:	d009      	beq.n	80089f4 <HAL_TIM_Base_Start_IT+0x80>
      __HAL_TIM_ENABLE(htim);
 80089e0:	681a      	ldr	r2, [r3, #0]
 80089e2:	f042 0201 	orr.w	r2, r2, #1
 80089e6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80089e8:	2000      	movs	r0, #0
 80089ea:	4770      	bx	lr
    return HAL_ERROR;
 80089ec:	2001      	movs	r0, #1
 80089ee:	4770      	bx	lr
  return HAL_OK;
 80089f0:	2000      	movs	r0, #0
 80089f2:	4770      	bx	lr
 80089f4:	2000      	movs	r0, #0
}
 80089f6:	4770      	bx	lr
 80089f8:	40012c00 	.word	0x40012c00
 80089fc:	00010007 	.word	0x00010007

08008a00 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008a00:	4770      	bx	lr

08008a02 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008a02:	4770      	bx	lr

08008a04 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008a04:	4770      	bx	lr

08008a06 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a06:	4770      	bx	lr

08008a08 <HAL_TIM_IRQHandler>:
{
 8008a08:	b510      	push	{r4, lr}
 8008a0a:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008a0c:	6803      	ldr	r3, [r0, #0]
 8008a0e:	691a      	ldr	r2, [r3, #16]
 8008a10:	f012 0f02 	tst.w	r2, #2
 8008a14:	d011      	beq.n	8008a3a <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008a16:	68da      	ldr	r2, [r3, #12]
 8008a18:	f012 0f02 	tst.w	r2, #2
 8008a1c:	d00d      	beq.n	8008a3a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008a1e:	f06f 0202 	mvn.w	r2, #2
 8008a22:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a24:	2301      	movs	r3, #1
 8008a26:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a28:	6803      	ldr	r3, [r0, #0]
 8008a2a:	699b      	ldr	r3, [r3, #24]
 8008a2c:	f013 0f03 	tst.w	r3, #3
 8008a30:	d079      	beq.n	8008b26 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8008a32:	f7ff ffe6 	bl	8008a02 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a36:	2300      	movs	r3, #0
 8008a38:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008a3a:	6823      	ldr	r3, [r4, #0]
 8008a3c:	691a      	ldr	r2, [r3, #16]
 8008a3e:	f012 0f04 	tst.w	r2, #4
 8008a42:	d012      	beq.n	8008a6a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008a44:	68da      	ldr	r2, [r3, #12]
 8008a46:	f012 0f04 	tst.w	r2, #4
 8008a4a:	d00e      	beq.n	8008a6a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a4c:	f06f 0204 	mvn.w	r2, #4
 8008a50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a52:	2302      	movs	r3, #2
 8008a54:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a56:	6823      	ldr	r3, [r4, #0]
 8008a58:	699b      	ldr	r3, [r3, #24]
 8008a5a:	f413 7f40 	tst.w	r3, #768	; 0x300
 8008a5e:	d068      	beq.n	8008b32 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8008a60:	4620      	mov	r0, r4
 8008a62:	f7ff ffce 	bl	8008a02 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a66:	2300      	movs	r3, #0
 8008a68:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008a6a:	6823      	ldr	r3, [r4, #0]
 8008a6c:	691a      	ldr	r2, [r3, #16]
 8008a6e:	f012 0f08 	tst.w	r2, #8
 8008a72:	d012      	beq.n	8008a9a <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008a74:	68da      	ldr	r2, [r3, #12]
 8008a76:	f012 0f08 	tst.w	r2, #8
 8008a7a:	d00e      	beq.n	8008a9a <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008a7c:	f06f 0208 	mvn.w	r2, #8
 8008a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a82:	2304      	movs	r3, #4
 8008a84:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a86:	6823      	ldr	r3, [r4, #0]
 8008a88:	69db      	ldr	r3, [r3, #28]
 8008a8a:	f013 0f03 	tst.w	r3, #3
 8008a8e:	d057      	beq.n	8008b40 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8008a90:	4620      	mov	r0, r4
 8008a92:	f7ff ffb6 	bl	8008a02 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a96:	2300      	movs	r3, #0
 8008a98:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008a9a:	6823      	ldr	r3, [r4, #0]
 8008a9c:	691a      	ldr	r2, [r3, #16]
 8008a9e:	f012 0f10 	tst.w	r2, #16
 8008aa2:	d012      	beq.n	8008aca <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008aa4:	68da      	ldr	r2, [r3, #12]
 8008aa6:	f012 0f10 	tst.w	r2, #16
 8008aaa:	d00e      	beq.n	8008aca <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008aac:	f06f 0210 	mvn.w	r2, #16
 8008ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ab2:	2308      	movs	r3, #8
 8008ab4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ab6:	6823      	ldr	r3, [r4, #0]
 8008ab8:	69db      	ldr	r3, [r3, #28]
 8008aba:	f413 7f40 	tst.w	r3, #768	; 0x300
 8008abe:	d046      	beq.n	8008b4e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f7ff ff9e 	bl	8008a02 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008aca:	6823      	ldr	r3, [r4, #0]
 8008acc:	691a      	ldr	r2, [r3, #16]
 8008ace:	f012 0f01 	tst.w	r2, #1
 8008ad2:	d003      	beq.n	8008adc <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008ad4:	68da      	ldr	r2, [r3, #12]
 8008ad6:	f012 0f01 	tst.w	r2, #1
 8008ada:	d13f      	bne.n	8008b5c <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008adc:	6823      	ldr	r3, [r4, #0]
 8008ade:	691a      	ldr	r2, [r3, #16]
 8008ae0:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008ae4:	d003      	beq.n	8008aee <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008ae6:	68da      	ldr	r2, [r3, #12]
 8008ae8:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008aec:	d13d      	bne.n	8008b6a <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	691a      	ldr	r2, [r3, #16]
 8008af2:	f412 7f80 	tst.w	r2, #256	; 0x100
 8008af6:	d003      	beq.n	8008b00 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008af8:	68da      	ldr	r2, [r3, #12]
 8008afa:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008afe:	d13b      	bne.n	8008b78 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008b00:	6823      	ldr	r3, [r4, #0]
 8008b02:	691a      	ldr	r2, [r3, #16]
 8008b04:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008b08:	d003      	beq.n	8008b12 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008b0a:	68da      	ldr	r2, [r3, #12]
 8008b0c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008b10:	d139      	bne.n	8008b86 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008b12:	6823      	ldr	r3, [r4, #0]
 8008b14:	691a      	ldr	r2, [r3, #16]
 8008b16:	f012 0f20 	tst.w	r2, #32
 8008b1a:	d003      	beq.n	8008b24 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008b1c:	68da      	ldr	r2, [r3, #12]
 8008b1e:	f012 0f20 	tst.w	r2, #32
 8008b22:	d137      	bne.n	8008b94 <HAL_TIM_IRQHandler+0x18c>
}
 8008b24:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b26:	f7ff ff6b 	bl	8008a00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	f7ff ff6a 	bl	8008a04 <HAL_TIM_PWM_PulseFinishedCallback>
 8008b30:	e781      	b.n	8008a36 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b32:	4620      	mov	r0, r4
 8008b34:	f7ff ff64 	bl	8008a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f7ff ff63 	bl	8008a04 <HAL_TIM_PWM_PulseFinishedCallback>
 8008b3e:	e792      	b.n	8008a66 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b40:	4620      	mov	r0, r4
 8008b42:	f7ff ff5d 	bl	8008a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b46:	4620      	mov	r0, r4
 8008b48:	f7ff ff5c 	bl	8008a04 <HAL_TIM_PWM_PulseFinishedCallback>
 8008b4c:	e7a3      	b.n	8008a96 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b4e:	4620      	mov	r0, r4
 8008b50:	f7ff ff56 	bl	8008a00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b54:	4620      	mov	r0, r4
 8008b56:	f7ff ff55 	bl	8008a04 <HAL_TIM_PWM_PulseFinishedCallback>
 8008b5a:	e7b4      	b.n	8008ac6 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008b5c:	f06f 0201 	mvn.w	r2, #1
 8008b60:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b62:	4620      	mov	r0, r4
 8008b64:	f7fc fa1c 	bl	8004fa0 <HAL_TIM_PeriodElapsedCallback>
 8008b68:	e7b8      	b.n	8008adc <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008b6a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008b6e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008b70:	4620      	mov	r0, r4
 8008b72:	f000 f8ac 	bl	8008cce <HAL_TIMEx_BreakCallback>
 8008b76:	e7ba      	b.n	8008aee <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008b78:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008b7c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8008b7e:	4620      	mov	r0, r4
 8008b80:	f000 f8a6 	bl	8008cd0 <HAL_TIMEx_Break2Callback>
 8008b84:	e7bc      	b.n	8008b00 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008b86:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008b8a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f7ff ff3a 	bl	8008a06 <HAL_TIM_TriggerCallback>
 8008b92:	e7be      	b.n	8008b12 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008b94:	f06f 0220 	mvn.w	r2, #32
 8008b98:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8008b9a:	4620      	mov	r0, r4
 8008b9c:	f000 f896 	bl	8008ccc <HAL_TIMEx_CommutCallback>
}
 8008ba0:	e7c0      	b.n	8008b24 <HAL_TIM_IRQHandler+0x11c>
	...

08008ba4 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ba4:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ba6:	4a30      	ldr	r2, [pc, #192]	; (8008c68 <TIM_Base_SetConfig+0xc4>)
 8008ba8:	4290      	cmp	r0, r2
 8008baa:	d012      	beq.n	8008bd2 <TIM_Base_SetConfig+0x2e>
 8008bac:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008bb0:	d00f      	beq.n	8008bd2 <TIM_Base_SetConfig+0x2e>
 8008bb2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8008bb6:	4290      	cmp	r0, r2
 8008bb8:	d00b      	beq.n	8008bd2 <TIM_Base_SetConfig+0x2e>
 8008bba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008bbe:	4290      	cmp	r0, r2
 8008bc0:	d007      	beq.n	8008bd2 <TIM_Base_SetConfig+0x2e>
 8008bc2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008bc6:	4290      	cmp	r0, r2
 8008bc8:	d003      	beq.n	8008bd2 <TIM_Base_SetConfig+0x2e>
 8008bca:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8008bce:	4290      	cmp	r0, r2
 8008bd0:	d103      	bne.n	8008bda <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008bd6:	684a      	ldr	r2, [r1, #4]
 8008bd8:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bda:	4a23      	ldr	r2, [pc, #140]	; (8008c68 <TIM_Base_SetConfig+0xc4>)
 8008bdc:	4290      	cmp	r0, r2
 8008bde:	d01e      	beq.n	8008c1e <TIM_Base_SetConfig+0x7a>
 8008be0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008be4:	d01b      	beq.n	8008c1e <TIM_Base_SetConfig+0x7a>
 8008be6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8008bea:	4290      	cmp	r0, r2
 8008bec:	d017      	beq.n	8008c1e <TIM_Base_SetConfig+0x7a>
 8008bee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008bf2:	4290      	cmp	r0, r2
 8008bf4:	d013      	beq.n	8008c1e <TIM_Base_SetConfig+0x7a>
 8008bf6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008bfa:	4290      	cmp	r0, r2
 8008bfc:	d00f      	beq.n	8008c1e <TIM_Base_SetConfig+0x7a>
 8008bfe:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8008c02:	4290      	cmp	r0, r2
 8008c04:	d00b      	beq.n	8008c1e <TIM_Base_SetConfig+0x7a>
 8008c06:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008c0a:	4290      	cmp	r0, r2
 8008c0c:	d007      	beq.n	8008c1e <TIM_Base_SetConfig+0x7a>
 8008c0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008c12:	4290      	cmp	r0, r2
 8008c14:	d003      	beq.n	8008c1e <TIM_Base_SetConfig+0x7a>
 8008c16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008c1a:	4290      	cmp	r0, r2
 8008c1c:	d103      	bne.n	8008c26 <TIM_Base_SetConfig+0x82>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c22:	68ca      	ldr	r2, [r1, #12]
 8008c24:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c2a:	694a      	ldr	r2, [r1, #20]
 8008c2c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8008c2e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c30:	688b      	ldr	r3, [r1, #8]
 8008c32:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c34:	680b      	ldr	r3, [r1, #0]
 8008c36:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c38:	4b0b      	ldr	r3, [pc, #44]	; (8008c68 <TIM_Base_SetConfig+0xc4>)
 8008c3a:	4298      	cmp	r0, r3
 8008c3c:	d00f      	beq.n	8008c5e <TIM_Base_SetConfig+0xba>
 8008c3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c42:	4298      	cmp	r0, r3
 8008c44:	d00b      	beq.n	8008c5e <TIM_Base_SetConfig+0xba>
 8008c46:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8008c4a:	4298      	cmp	r0, r3
 8008c4c:	d007      	beq.n	8008c5e <TIM_Base_SetConfig+0xba>
 8008c4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c52:	4298      	cmp	r0, r3
 8008c54:	d003      	beq.n	8008c5e <TIM_Base_SetConfig+0xba>
 8008c56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c5a:	4298      	cmp	r0, r3
 8008c5c:	d101      	bne.n	8008c62 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c5e:	690b      	ldr	r3, [r1, #16]
 8008c60:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c62:	2301      	movs	r3, #1
 8008c64:	6143      	str	r3, [r0, #20]
}
 8008c66:	4770      	bx	lr
 8008c68:	40012c00 	.word	0x40012c00

08008c6c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8008c6c:	b360      	cbz	r0, 8008cc8 <HAL_TIM_Base_Init+0x5c>
{
 8008c6e:	b510      	push	{r4, lr}
 8008c70:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8008c72:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008c76:	b313      	cbz	r3, 8008cbe <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8008c78:	2302      	movs	r3, #2
 8008c7a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c7e:	4621      	mov	r1, r4
 8008c80:	f851 0b04 	ldr.w	r0, [r1], #4
 8008c84:	f7ff ff8e 	bl	8008ba4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c8e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8008c92:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008c96:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008c9a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8008c9e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ca2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ca6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008caa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008cae:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8008cb2:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008cb6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8008cba:	2000      	movs	r0, #0
}
 8008cbc:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008cbe:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8008cc2:	f7ff fe56 	bl	8008972 <HAL_TIM_Base_MspInit>
 8008cc6:	e7d7      	b.n	8008c78 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8008cc8:	2001      	movs	r0, #1
}
 8008cca:	4770      	bx	lr

08008ccc <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ccc:	4770      	bx	lr

08008cce <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008cce:	4770      	bx	lr

08008cd0 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008cd0:	4770      	bx	lr

08008cd2 <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cd2:	6802      	ldr	r2, [r0, #0]
 8008cd4:	6813      	ldr	r3, [r2, #0]
 8008cd6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008cda:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cdc:	6802      	ldr	r2, [r0, #0]
 8008cde:	6893      	ldr	r3, [r2, #8]
 8008ce0:	f023 0301 	bic.w	r3, r3, #1
 8008ce4:	6093      	str	r3, [r2, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ce6:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d005      	beq.n	8008cf8 <UART_EndRxTransfer+0x26>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cec:	2320      	movs	r3, #32
 8008cee:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008cf4:	6643      	str	r3, [r0, #100]	; 0x64
}
 8008cf6:	4770      	bx	lr
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cf8:	6802      	ldr	r2, [r0, #0]
 8008cfa:	6813      	ldr	r3, [r2, #0]
 8008cfc:	f023 0310 	bic.w	r3, r3, #16
 8008d00:	6013      	str	r3, [r2, #0]
 8008d02:	e7f3      	b.n	8008cec <UART_EndRxTransfer+0x1a>

08008d04 <HAL_UART_TxCpltCallback>:
}
 8008d04:	4770      	bx	lr

08008d06 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d06:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d08:	6801      	ldr	r1, [r0, #0]
 8008d0a:	680a      	ldr	r2, [r1, #0]
 8008d0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d10:	600a      	str	r2, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d12:	2220      	movs	r2, #32
 8008d14:	6782      	str	r2, [r0, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008d16:	2200      	movs	r2, #0
 8008d18:	6682      	str	r2, [r0, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d1a:	f7ff fff3 	bl	8008d04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d1e:	bd08      	pop	{r3, pc}

08008d20 <HAL_UART_ErrorCallback>:
}
 8008d20:	4770      	bx	lr

08008d22 <UART_DMAAbortOnError>:
{
 8008d22:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d24:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8008d26:	2300      	movs	r3, #0
 8008d28:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008d2c:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8008d30:	f7ff fff6 	bl	8008d20 <HAL_UART_ErrorCallback>
}
 8008d34:	bd08      	pop	{r3, pc}

08008d36 <HAL_UARTEx_RxEventCallback>:
}
 8008d36:	4770      	bx	lr

08008d38 <HAL_UART_IRQHandler>:
{
 8008d38:	b570      	push	{r4, r5, r6, lr}
 8008d3a:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008d3c:	6801      	ldr	r1, [r0, #0]
 8008d3e:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d40:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d42:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008d44:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 8008d48:	401a      	ands	r2, r3
 8008d4a:	d105      	bne.n	8008d58 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008d4c:	f013 0f20 	tst.w	r3, #32
 8008d50:	d002      	beq.n	8008d58 <HAL_UART_IRQHandler+0x20>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008d52:	f010 0f20 	tst.w	r0, #32
 8008d56:	d120      	bne.n	8008d9a <HAL_UART_IRQHandler+0x62>
  if ((errorflags != 0U)
 8008d58:	b12a      	cbz	r2, 8008d66 <HAL_UART_IRQHandler+0x2e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008d5a:	f015 0201 	ands.w	r2, r5, #1
 8008d5e:	d122      	bne.n	8008da6 <HAL_UART_IRQHandler+0x6e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008d60:	4e94      	ldr	r6, [pc, #592]	; (8008fb4 <HAL_UART_IRQHandler+0x27c>)
 8008d62:	4230      	tst	r0, r6
 8008d64:	d11f      	bne.n	8008da6 <HAL_UART_IRQHandler+0x6e>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d66:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8008d68:	2a01      	cmp	r2, #1
 8008d6a:	f000 80a2 	beq.w	8008eb2 <HAL_UART_IRQHandler+0x17a>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008d6e:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008d72:	d003      	beq.n	8008d7c <HAL_UART_IRQHandler+0x44>
 8008d74:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8008d78:	f040 810a 	bne.w	8008f90 <HAL_UART_IRQHandler+0x258>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008d7c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008d80:	d003      	beq.n	8008d8a <HAL_UART_IRQHandler+0x52>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008d82:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008d86:	f040 810a 	bne.w	8008f9e <HAL_UART_IRQHandler+0x266>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008d8a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008d8e:	d003      	beq.n	8008d98 <HAL_UART_IRQHandler+0x60>
 8008d90:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008d94:	f040 810a 	bne.w	8008fac <HAL_UART_IRQHandler+0x274>
}
 8008d98:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8008d9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d0fb      	beq.n	8008d98 <HAL_UART_IRQHandler+0x60>
        huart->RxISR(huart);
 8008da0:	4620      	mov	r0, r4
 8008da2:	4798      	blx	r3
      return;
 8008da4:	e7f8      	b.n	8008d98 <HAL_UART_IRQHandler+0x60>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008da6:	f013 0f01 	tst.w	r3, #1
 8008daa:	d009      	beq.n	8008dc0 <HAL_UART_IRQHandler+0x88>
 8008dac:	f410 7f80 	tst.w	r0, #256	; 0x100
 8008db0:	d006      	beq.n	8008dc0 <HAL_UART_IRQHandler+0x88>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008db2:	2501      	movs	r5, #1
 8008db4:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008db6:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008dba:	4329      	orrs	r1, r5
 8008dbc:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008dc0:	f013 0f02 	tst.w	r3, #2
 8008dc4:	d009      	beq.n	8008dda <HAL_UART_IRQHandler+0xa2>
 8008dc6:	b142      	cbz	r2, 8008dda <HAL_UART_IRQHandler+0xa2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008dc8:	6821      	ldr	r1, [r4, #0]
 8008dca:	2502      	movs	r5, #2
 8008dcc:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008dce:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008dd2:	f041 0104 	orr.w	r1, r1, #4
 8008dd6:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008dda:	f013 0f04 	tst.w	r3, #4
 8008dde:	d009      	beq.n	8008df4 <HAL_UART_IRQHandler+0xbc>
 8008de0:	b142      	cbz	r2, 8008df4 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008de2:	6821      	ldr	r1, [r4, #0]
 8008de4:	2504      	movs	r5, #4
 8008de6:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008de8:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008dec:	f041 0102 	orr.w	r1, r1, #2
 8008df0:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008df4:	f013 0f08 	tst.w	r3, #8
 8008df8:	d00b      	beq.n	8008e12 <HAL_UART_IRQHandler+0xda>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008dfa:	f010 0f20 	tst.w	r0, #32
 8008dfe:	d100      	bne.n	8008e02 <HAL_UART_IRQHandler+0xca>
 8008e00:	b13a      	cbz	r2, 8008e12 <HAL_UART_IRQHandler+0xda>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e02:	6822      	ldr	r2, [r4, #0]
 8008e04:	2108      	movs	r1, #8
 8008e06:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e08:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8008e0c:	430a      	orrs	r2, r1
 8008e0e:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008e12:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8008e16:	d00c      	beq.n	8008e32 <HAL_UART_IRQHandler+0xfa>
 8008e18:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8008e1c:	d009      	beq.n	8008e32 <HAL_UART_IRQHandler+0xfa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e1e:	6822      	ldr	r2, [r4, #0]
 8008e20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008e24:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008e26:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8008e2a:	f042 0220 	orr.w	r2, r2, #32
 8008e2e:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e32:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8008e36:	2a00      	cmp	r2, #0
 8008e38:	d0ae      	beq.n	8008d98 <HAL_UART_IRQHandler+0x60>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008e3a:	f013 0f20 	tst.w	r3, #32
 8008e3e:	d006      	beq.n	8008e4e <HAL_UART_IRQHandler+0x116>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008e40:	f010 0f20 	tst.w	r0, #32
 8008e44:	d003      	beq.n	8008e4e <HAL_UART_IRQHandler+0x116>
        if (huart->RxISR != NULL)
 8008e46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e48:	b10b      	cbz	r3, 8008e4e <HAL_UART_IRQHandler+0x116>
          huart->RxISR(huart);
 8008e4a:	4620      	mov	r0, r4
 8008e4c:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8008e4e:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008e52:	6823      	ldr	r3, [r4, #0]
 8008e54:	689b      	ldr	r3, [r3, #8]
 8008e56:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008e5a:	d102      	bne.n	8008e62 <HAL_UART_IRQHandler+0x12a>
 8008e5c:	f012 0f28 	tst.w	r2, #40	; 0x28
 8008e60:	d020      	beq.n	8008ea4 <HAL_UART_IRQHandler+0x16c>
        UART_EndRxTransfer(huart);
 8008e62:	4620      	mov	r0, r4
 8008e64:	f7ff ff35 	bl	8008cd2 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e68:	6823      	ldr	r3, [r4, #0]
 8008e6a:	689a      	ldr	r2, [r3, #8]
 8008e6c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008e70:	d014      	beq.n	8008e9c <HAL_UART_IRQHandler+0x164>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e72:	689a      	ldr	r2, [r3, #8]
 8008e74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e78:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8008e7a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8008e7c:	b153      	cbz	r3, 8008e94 <HAL_UART_IRQHandler+0x15c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008e7e:	4a4e      	ldr	r2, [pc, #312]	; (8008fb8 <HAL_UART_IRQHandler+0x280>)
 8008e80:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008e82:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008e84:	f7fc fed3 	bl	8005c2e <HAL_DMA_Abort_IT>
 8008e88:	2800      	cmp	r0, #0
 8008e8a:	d085      	beq.n	8008d98 <HAL_UART_IRQHandler+0x60>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e8c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008e8e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008e90:	4798      	blx	r3
 8008e92:	e781      	b.n	8008d98 <HAL_UART_IRQHandler+0x60>
            HAL_UART_ErrorCallback(huart);
 8008e94:	4620      	mov	r0, r4
 8008e96:	f7ff ff43 	bl	8008d20 <HAL_UART_ErrorCallback>
 8008e9a:	e77d      	b.n	8008d98 <HAL_UART_IRQHandler+0x60>
          HAL_UART_ErrorCallback(huart);
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	f7ff ff3f 	bl	8008d20 <HAL_UART_ErrorCallback>
 8008ea2:	e779      	b.n	8008d98 <HAL_UART_IRQHandler+0x60>
        HAL_UART_ErrorCallback(huart);
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	f7ff ff3b 	bl	8008d20 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    return;
 8008eb0:	e772      	b.n	8008d98 <HAL_UART_IRQHandler+0x60>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8008eb2:	f013 0f10 	tst.w	r3, #16
 8008eb6:	f43f af5a 	beq.w	8008d6e <HAL_UART_IRQHandler+0x36>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8008eba:	f010 0f10 	tst.w	r0, #16
 8008ebe:	f43f af56 	beq.w	8008d6e <HAL_UART_IRQHandler+0x36>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ec2:	2310      	movs	r3, #16
 8008ec4:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ec6:	6822      	ldr	r2, [r4, #0]
 8008ec8:	6893      	ldr	r3, [r2, #8]
 8008eca:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008ece:	d038      	beq.n	8008f42 <HAL_UART_IRQHandler+0x20a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ed0:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8008ed2:	680b      	ldr	r3, [r1, #0]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	b29b      	uxth	r3, r3
      if (  (nb_remaining_rx_data > 0U)
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	f43f af5d 	beq.w	8008d98 <HAL_UART_IRQHandler+0x60>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008ede:	f8b4 0058 	ldrh.w	r0, [r4, #88]	; 0x58
 8008ee2:	4298      	cmp	r0, r3
 8008ee4:	f67f af58 	bls.w	8008d98 <HAL_UART_IRQHandler+0x60>
        huart->RxXferCount = nb_remaining_rx_data;
 8008ee8:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008eec:	680b      	ldr	r3, [r1, #0]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f013 0f20 	tst.w	r3, #32
 8008ef4:	d00a      	beq.n	8008f0c <HAL_UART_IRQHandler+0x1d4>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ef6:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8008efa:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	1ac9      	subs	r1, r1, r3
 8008f02:	b289      	uxth	r1, r1
 8008f04:	4620      	mov	r0, r4
 8008f06:	f7ff ff16 	bl	8008d36 <HAL_UARTEx_RxEventCallback>
      return;
 8008f0a:	e745      	b.n	8008d98 <HAL_UART_IRQHandler+0x60>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f0c:	6813      	ldr	r3, [r2, #0]
 8008f0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008f12:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f14:	6822      	ldr	r2, [r4, #0]
 8008f16:	6893      	ldr	r3, [r2, #8]
 8008f18:	f023 0301 	bic.w	r3, r3, #1
 8008f1c:	6093      	str	r3, [r2, #8]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f1e:	6822      	ldr	r2, [r4, #0]
 8008f20:	6893      	ldr	r3, [r2, #8]
 8008f22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f26:	6093      	str	r3, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8008f28:	2320      	movs	r3, #32
 8008f2a:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	6623      	str	r3, [r4, #96]	; 0x60
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f30:	6822      	ldr	r2, [r4, #0]
 8008f32:	6813      	ldr	r3, [r2, #0]
 8008f34:	f023 0310 	bic.w	r3, r3, #16
 8008f38:	6013      	str	r3, [r2, #0]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f3a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8008f3c:	f7fc fe52 	bl	8005be4 <HAL_DMA_Abort>
 8008f40:	e7d9      	b.n	8008ef6 <HAL_UART_IRQHandler+0x1be>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008f42:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8008f46:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8008f4a:	b29b      	uxth	r3, r3
 8008f4c:	1ac9      	subs	r1, r1, r3
 8008f4e:	b289      	uxth	r1, r1
      if (  (huart->RxXferCount > 0U)
 8008f50:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	f43f af1e 	beq.w	8008d98 <HAL_UART_IRQHandler+0x60>
          &&(nb_rx_data > 0U) )
 8008f5c:	2900      	cmp	r1, #0
 8008f5e:	f43f af1b 	beq.w	8008d98 <HAL_UART_IRQHandler+0x60>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f62:	6813      	ldr	r3, [r2, #0]
 8008f64:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f68:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f6a:	6822      	ldr	r2, [r4, #0]
 8008f6c:	6893      	ldr	r3, [r2, #8]
 8008f6e:	f023 0301 	bic.w	r3, r3, #1
 8008f72:	6093      	str	r3, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8008f74:	2320      	movs	r3, #32
 8008f76:	67e3      	str	r3, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	6623      	str	r3, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8008f7c:	6663      	str	r3, [r4, #100]	; 0x64
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f7e:	6822      	ldr	r2, [r4, #0]
 8008f80:	6813      	ldr	r3, [r2, #0]
 8008f82:	f023 0310 	bic.w	r3, r3, #16
 8008f86:	6013      	str	r3, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f88:	4620      	mov	r0, r4
 8008f8a:	f7ff fed4 	bl	8008d36 <HAL_UARTEx_RxEventCallback>
      return;
 8008f8e:	e703      	b.n	8008d98 <HAL_UART_IRQHandler+0x60>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008f90:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008f94:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8008f96:	4620      	mov	r0, r4
 8008f98:	f000 fbc2 	bl	8009720 <HAL_UARTEx_WakeupCallback>
    return;
 8008f9c:	e6fc      	b.n	8008d98 <HAL_UART_IRQHandler+0x60>
    if (huart->TxISR != NULL)
 8008f9e:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	f43f aef9 	beq.w	8008d98 <HAL_UART_IRQHandler+0x60>
      huart->TxISR(huart);
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	4798      	blx	r3
    return;
 8008faa:	e6f5      	b.n	8008d98 <HAL_UART_IRQHandler+0x60>
    UART_EndTransmit_IT(huart);
 8008fac:	4620      	mov	r0, r4
 8008fae:	f7ff feaa 	bl	8008d06 <UART_EndTransmit_IT>
    return;
 8008fb2:	e6f1      	b.n	8008d98 <HAL_UART_IRQHandler+0x60>
 8008fb4:	04000120 	.word	0x04000120
 8008fb8:	08008d23 	.word	0x08008d23

08008fbc <UART_SetConfig>:
{
 8008fbc:	b5d0      	push	{r4, r6, r7, lr}
 8008fbe:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8008fc0:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008fc2:	6883      	ldr	r3, [r0, #8]
 8008fc4:	6902      	ldr	r2, [r0, #16]
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	6942      	ldr	r2, [r0, #20]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	69c2      	ldr	r2, [r0, #28]
 8008fce:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008fd0:	6808      	ldr	r0, [r1, #0]
 8008fd2:	4a9b      	ldr	r2, [pc, #620]	; (8009240 <UART_SetConfig+0x284>)
 8008fd4:	4002      	ands	r2, r0
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fda:	6822      	ldr	r2, [r4, #0]
 8008fdc:	6853      	ldr	r3, [r2, #4]
 8008fde:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008fe2:	68e1      	ldr	r1, [r4, #12]
 8008fe4:	430b      	orrs	r3, r1
 8008fe6:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008fe8:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008fea:	6822      	ldr	r2, [r4, #0]
 8008fec:	4b95      	ldr	r3, [pc, #596]	; (8009244 <UART_SetConfig+0x288>)
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d001      	beq.n	8008ff6 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8008ff2:	6a23      	ldr	r3, [r4, #32]
 8008ff4:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008ff6:	6893      	ldr	r3, [r2, #8]
 8008ff8:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008ffc:	430b      	orrs	r3, r1
 8008ffe:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009000:	6822      	ldr	r2, [r4, #0]
 8009002:	4b91      	ldr	r3, [pc, #580]	; (8009248 <UART_SetConfig+0x28c>)
 8009004:	429a      	cmp	r2, r3
 8009006:	d010      	beq.n	800902a <UART_SetConfig+0x6e>
 8009008:	4b90      	ldr	r3, [pc, #576]	; (800924c <UART_SetConfig+0x290>)
 800900a:	429a      	cmp	r2, r3
 800900c:	d021      	beq.n	8009052 <UART_SetConfig+0x96>
 800900e:	4b90      	ldr	r3, [pc, #576]	; (8009250 <UART_SetConfig+0x294>)
 8009010:	429a      	cmp	r2, r3
 8009012:	d037      	beq.n	8009084 <UART_SetConfig+0xc8>
 8009014:	4b8f      	ldr	r3, [pc, #572]	; (8009254 <UART_SetConfig+0x298>)
 8009016:	429a      	cmp	r2, r3
 8009018:	d05c      	beq.n	80090d4 <UART_SetConfig+0x118>
 800901a:	4b8f      	ldr	r3, [pc, #572]	; (8009258 <UART_SetConfig+0x29c>)
 800901c:	429a      	cmp	r2, r3
 800901e:	d06b      	beq.n	80090f8 <UART_SetConfig+0x13c>
 8009020:	4b88      	ldr	r3, [pc, #544]	; (8009244 <UART_SetConfig+0x288>)
 8009022:	429a      	cmp	r2, r3
 8009024:	d07d      	beq.n	8009122 <UART_SetConfig+0x166>
 8009026:	2310      	movs	r3, #16
 8009028:	e03a      	b.n	80090a0 <UART_SetConfig+0xe4>
 800902a:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800902e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009032:	f003 0303 	and.w	r3, r3, #3
 8009036:	2b03      	cmp	r3, #3
 8009038:	d809      	bhi.n	800904e <UART_SetConfig+0x92>
 800903a:	e8df f003 	tbb	[pc, r3]
 800903e:	0402      	.short	0x0402
 8009040:	0687      	.short	0x0687
 8009042:	2301      	movs	r3, #1
 8009044:	e02c      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009046:	2304      	movs	r3, #4
 8009048:	e02a      	b.n	80090a0 <UART_SetConfig+0xe4>
 800904a:	2308      	movs	r3, #8
 800904c:	e028      	b.n	80090a0 <UART_SetConfig+0xe4>
 800904e:	2310      	movs	r3, #16
 8009050:	e026      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009052:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8009056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800905a:	f003 030c 	and.w	r3, r3, #12
 800905e:	2b0c      	cmp	r3, #12
 8009060:	d80e      	bhi.n	8009080 <UART_SetConfig+0xc4>
 8009062:	e8df f003 	tbb	[pc, r3]
 8009066:	0d07      	.short	0x0d07
 8009068:	0d090d0d 	.word	0x0d090d0d
 800906c:	0d750d0d 	.word	0x0d750d0d
 8009070:	0d0d      	.short	0x0d0d
 8009072:	0b          	.byte	0x0b
 8009073:	00          	.byte	0x00
 8009074:	2300      	movs	r3, #0
 8009076:	e013      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009078:	2304      	movs	r3, #4
 800907a:	e011      	b.n	80090a0 <UART_SetConfig+0xe4>
 800907c:	2308      	movs	r3, #8
 800907e:	e00f      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009080:	2310      	movs	r3, #16
 8009082:	e00d      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009084:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8009088:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800908c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009090:	2b20      	cmp	r3, #32
 8009092:	d05f      	beq.n	8009154 <UART_SetConfig+0x198>
 8009094:	d81a      	bhi.n	80090cc <UART_SetConfig+0x110>
 8009096:	2b00      	cmp	r3, #0
 8009098:	d05e      	beq.n	8009158 <UART_SetConfig+0x19c>
 800909a:	2b10      	cmp	r3, #16
 800909c:	d15e      	bne.n	800915c <UART_SetConfig+0x1a0>
 800909e:	2304      	movs	r3, #4
  if (UART_INSTANCE_LOWPOWER(huart))
 80090a0:	4968      	ldr	r1, [pc, #416]	; (8009244 <UART_SetConfig+0x288>)
 80090a2:	428a      	cmp	r2, r1
 80090a4:	d076      	beq.n	8009194 <UART_SetConfig+0x1d8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090a6:	69e0      	ldr	r0, [r4, #28]
 80090a8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80090ac:	f000 80a2 	beq.w	80091f4 <UART_SetConfig+0x238>
    switch (clocksource)
 80090b0:	2b08      	cmp	r3, #8
 80090b2:	f200 810e 	bhi.w	80092d2 <UART_SetConfig+0x316>
 80090b6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80090ba:	00dd      	.short	0x00dd
 80090bc:	00db00f3 	.word	0x00db00f3
 80090c0:	00f6010c 	.word	0x00f6010c
 80090c4:	010c010c 	.word	0x010c010c
 80090c8:	00f9010c 	.word	0x00f9010c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80090cc:	2b30      	cmp	r3, #48	; 0x30
 80090ce:	d147      	bne.n	8009160 <UART_SetConfig+0x1a4>
 80090d0:	2308      	movs	r3, #8
 80090d2:	e7e5      	b.n	80090a0 <UART_SetConfig+0xe4>
 80090d4:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80090d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090dc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80090e0:	2b80      	cmp	r3, #128	; 0x80
 80090e2:	d03f      	beq.n	8009164 <UART_SetConfig+0x1a8>
 80090e4:	d804      	bhi.n	80090f0 <UART_SetConfig+0x134>
 80090e6:	b3fb      	cbz	r3, 8009168 <UART_SetConfig+0x1ac>
 80090e8:	2b40      	cmp	r3, #64	; 0x40
 80090ea:	d13f      	bne.n	800916c <UART_SetConfig+0x1b0>
 80090ec:	2304      	movs	r3, #4
 80090ee:	e7d7      	b.n	80090a0 <UART_SetConfig+0xe4>
 80090f0:	2bc0      	cmp	r3, #192	; 0xc0
 80090f2:	d13d      	bne.n	8009170 <UART_SetConfig+0x1b4>
 80090f4:	2308      	movs	r3, #8
 80090f6:	e7d3      	b.n	80090a0 <UART_SetConfig+0xe4>
 80090f8:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 80090fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009100:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009104:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009108:	d034      	beq.n	8009174 <UART_SetConfig+0x1b8>
 800910a:	d805      	bhi.n	8009118 <UART_SetConfig+0x15c>
 800910c:	b3a3      	cbz	r3, 8009178 <UART_SetConfig+0x1bc>
 800910e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009112:	d133      	bne.n	800917c <UART_SetConfig+0x1c0>
 8009114:	2304      	movs	r3, #4
 8009116:	e7c3      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009118:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800911c:	d130      	bne.n	8009180 <UART_SetConfig+0x1c4>
 800911e:	2308      	movs	r3, #8
 8009120:	e7be      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009122:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8009126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800912a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800912e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009132:	d027      	beq.n	8009184 <UART_SetConfig+0x1c8>
 8009134:	d805      	bhi.n	8009142 <UART_SetConfig+0x186>
 8009136:	b33b      	cbz	r3, 8009188 <UART_SetConfig+0x1cc>
 8009138:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800913c:	d126      	bne.n	800918c <UART_SetConfig+0x1d0>
 800913e:	2304      	movs	r3, #4
 8009140:	e7ae      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009142:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009146:	d123      	bne.n	8009190 <UART_SetConfig+0x1d4>
 8009148:	2308      	movs	r3, #8
 800914a:	e7a9      	b.n	80090a0 <UART_SetConfig+0xe4>
 800914c:	2302      	movs	r3, #2
 800914e:	e7a7      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009150:	2302      	movs	r3, #2
 8009152:	e7a5      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009154:	2302      	movs	r3, #2
 8009156:	e7a3      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009158:	2300      	movs	r3, #0
 800915a:	e7a1      	b.n	80090a0 <UART_SetConfig+0xe4>
 800915c:	2310      	movs	r3, #16
 800915e:	e79f      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009160:	2310      	movs	r3, #16
 8009162:	e79d      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009164:	2302      	movs	r3, #2
 8009166:	e79b      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009168:	2300      	movs	r3, #0
 800916a:	e799      	b.n	80090a0 <UART_SetConfig+0xe4>
 800916c:	2310      	movs	r3, #16
 800916e:	e797      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009170:	2310      	movs	r3, #16
 8009172:	e795      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009174:	2302      	movs	r3, #2
 8009176:	e793      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009178:	2300      	movs	r3, #0
 800917a:	e791      	b.n	80090a0 <UART_SetConfig+0xe4>
 800917c:	2310      	movs	r3, #16
 800917e:	e78f      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009180:	2310      	movs	r3, #16
 8009182:	e78d      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009184:	2302      	movs	r3, #2
 8009186:	e78b      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009188:	2300      	movs	r3, #0
 800918a:	e789      	b.n	80090a0 <UART_SetConfig+0xe4>
 800918c:	2310      	movs	r3, #16
 800918e:	e787      	b.n	80090a0 <UART_SetConfig+0xe4>
 8009190:	2310      	movs	r3, #16
 8009192:	e785      	b.n	80090a0 <UART_SetConfig+0xe4>
    switch (clocksource)
 8009194:	2b08      	cmp	r3, #8
 8009196:	f200 808c 	bhi.w	80092b2 <UART_SetConfig+0x2f6>
 800919a:	e8df f003 	tbb	[pc, r3]
 800919e:	8a08      	.short	0x8a08
 80091a0:	8a268a29 	.word	0x8a268a29
 80091a4:	8a8a      	.short	0x8a8a
 80091a6:	05          	.byte	0x05
 80091a7:	00          	.byte	0x00
  if (UART_INSTANCE_LOWPOWER(huart))
 80091a8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80091ac:	e003      	b.n	80091b6 <UART_SetConfig+0x1fa>
        pclk = HAL_RCC_GetPCLK1Freq();
 80091ae:	f7fe fed3 	bl	8007f58 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80091b2:	2800      	cmp	r0, #0
 80091b4:	d07f      	beq.n	80092b6 <UART_SetConfig+0x2fa>
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80091b6:	6862      	ldr	r2, [r4, #4]
 80091b8:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80091bc:	4283      	cmp	r3, r0
 80091be:	d87c      	bhi.n	80092ba <UART_SetConfig+0x2fe>
 80091c0:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80091c4:	d87b      	bhi.n	80092be <UART_SetConfig+0x302>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80091c6:	2300      	movs	r3, #0
 80091c8:	0e07      	lsrs	r7, r0, #24
 80091ca:	0206      	lsls	r6, r0, #8
 80091cc:	0850      	lsrs	r0, r2, #1
 80091ce:	1830      	adds	r0, r6, r0
 80091d0:	f147 0100 	adc.w	r1, r7, #0
 80091d4:	f7f7 fd58 	bl	8000c88 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80091d8:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 80091dc:	4b1f      	ldr	r3, [pc, #124]	; (800925c <UART_SetConfig+0x2a0>)
 80091de:	429a      	cmp	r2, r3
 80091e0:	d86f      	bhi.n	80092c2 <UART_SetConfig+0x306>
          huart->Instance->BRR = usartdiv;
 80091e2:	6823      	ldr	r3, [r4, #0]
 80091e4:	60d8      	str	r0, [r3, #12]
 80091e6:	2000      	movs	r0, #0
 80091e8:	e056      	b.n	8009298 <UART_SetConfig+0x2dc>
        pclk = HAL_RCC_GetSysClockFreq();
 80091ea:	f7fe fa8f 	bl	800770c <HAL_RCC_GetSysClockFreq>
        break;
 80091ee:	e7e0      	b.n	80091b2 <UART_SetConfig+0x1f6>
        pclk = (uint32_t) HSI_VALUE;
 80091f0:	481b      	ldr	r0, [pc, #108]	; (8009260 <UART_SetConfig+0x2a4>)
 80091f2:	e7e0      	b.n	80091b6 <UART_SetConfig+0x1fa>
    switch (clocksource)
 80091f4:	2b08      	cmp	r3, #8
 80091f6:	d866      	bhi.n	80092c6 <UART_SetConfig+0x30a>
 80091f8:	e8df f003 	tbb	[pc, r3]
 80091fc:	65053407 	.word	0x65053407
 8009200:	65656537 	.word	0x65656537
 8009204:	0b          	.byte	0x0b
 8009205:	00          	.byte	0x00
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009206:	4816      	ldr	r0, [pc, #88]	; (8009260 <UART_SetConfig+0x2a4>)
 8009208:	e003      	b.n	8009212 <UART_SetConfig+0x256>
        pclk = HAL_RCC_GetPCLK1Freq();
 800920a:	f7fe fea5 	bl	8007f58 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800920e:	2800      	cmp	r0, #0
 8009210:	d05b      	beq.n	80092ca <UART_SetConfig+0x30e>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009212:	6862      	ldr	r2, [r4, #4]
 8009214:	0853      	lsrs	r3, r2, #1
 8009216:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800921a:	fbb0 f0f2 	udiv	r0, r0, r2
 800921e:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009220:	f1a0 0210 	sub.w	r2, r0, #16
 8009224:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8009228:	429a      	cmp	r2, r3
 800922a:	d850      	bhi.n	80092ce <UART_SetConfig+0x312>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800922c:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009230:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8009234:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8009236:	6823      	ldr	r3, [r4, #0]
 8009238:	60d8      	str	r0, [r3, #12]
 800923a:	2000      	movs	r0, #0
 800923c:	e02c      	b.n	8009298 <UART_SetConfig+0x2dc>
 800923e:	bf00      	nop
 8009240:	efff69f3 	.word	0xefff69f3
 8009244:	40008000 	.word	0x40008000
 8009248:	40013800 	.word	0x40013800
 800924c:	40004400 	.word	0x40004400
 8009250:	40004800 	.word	0x40004800
 8009254:	40004c00 	.word	0x40004c00
 8009258:	40005000 	.word	0x40005000
 800925c:	000ffcff 	.word	0x000ffcff
 8009260:	00f42400 	.word	0x00f42400
        pclk = HAL_RCC_GetPCLK2Freq();
 8009264:	f7fe fe8a 	bl	8007f7c <HAL_RCC_GetPCLK2Freq>
        break;
 8009268:	e7d1      	b.n	800920e <UART_SetConfig+0x252>
        pclk = HAL_RCC_GetSysClockFreq();
 800926a:	f7fe fa4f 	bl	800770c <HAL_RCC_GetSysClockFreq>
        break;
 800926e:	e7ce      	b.n	800920e <UART_SetConfig+0x252>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009270:	481b      	ldr	r0, [pc, #108]	; (80092e0 <UART_SetConfig+0x324>)
 8009272:	e002      	b.n	800927a <UART_SetConfig+0x2be>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009274:	f7fe fe70 	bl	8007f58 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8009278:	b368      	cbz	r0, 80092d6 <UART_SetConfig+0x31a>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800927a:	6863      	ldr	r3, [r4, #4]
 800927c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8009280:	fbb0 f0f3 	udiv	r0, r0, r3
 8009284:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009286:	f1a0 0210 	sub.w	r2, r0, #16
 800928a:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800928e:	429a      	cmp	r2, r3
 8009290:	d823      	bhi.n	80092da <UART_SetConfig+0x31e>
        huart->Instance->BRR = usartdiv;
 8009292:	6823      	ldr	r3, [r4, #0]
 8009294:	60d8      	str	r0, [r3, #12]
 8009296:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8009298:	2300      	movs	r3, #0
 800929a:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 800929c:	66a3      	str	r3, [r4, #104]	; 0x68
}
 800929e:	bdd0      	pop	{r4, r6, r7, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 80092a0:	f7fe fe6c 	bl	8007f7c <HAL_RCC_GetPCLK2Freq>
        break;
 80092a4:	e7e8      	b.n	8009278 <UART_SetConfig+0x2bc>
        pclk = HAL_RCC_GetSysClockFreq();
 80092a6:	f7fe fa31 	bl	800770c <HAL_RCC_GetSysClockFreq>
        break;
 80092aa:	e7e5      	b.n	8009278 <UART_SetConfig+0x2bc>
        pclk = (uint32_t) LSE_VALUE;
 80092ac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80092b0:	e7e3      	b.n	800927a <UART_SetConfig+0x2be>
  if (UART_INSTANCE_LOWPOWER(huart))
 80092b2:	2001      	movs	r0, #1
 80092b4:	e7f0      	b.n	8009298 <UART_SetConfig+0x2dc>
 80092b6:	2000      	movs	r0, #0
 80092b8:	e7ee      	b.n	8009298 <UART_SetConfig+0x2dc>
        ret = HAL_ERROR;
 80092ba:	2001      	movs	r0, #1
 80092bc:	e7ec      	b.n	8009298 <UART_SetConfig+0x2dc>
 80092be:	2001      	movs	r0, #1
 80092c0:	e7ea      	b.n	8009298 <UART_SetConfig+0x2dc>
          ret = HAL_ERROR;
 80092c2:	2001      	movs	r0, #1
 80092c4:	e7e8      	b.n	8009298 <UART_SetConfig+0x2dc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092c6:	2001      	movs	r0, #1
 80092c8:	e7e6      	b.n	8009298 <UART_SetConfig+0x2dc>
 80092ca:	2000      	movs	r0, #0
 80092cc:	e7e4      	b.n	8009298 <UART_SetConfig+0x2dc>
        ret = HAL_ERROR;
 80092ce:	2001      	movs	r0, #1
 80092d0:	e7e2      	b.n	8009298 <UART_SetConfig+0x2dc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092d2:	2001      	movs	r0, #1
 80092d4:	e7e0      	b.n	8009298 <UART_SetConfig+0x2dc>
 80092d6:	2000      	movs	r0, #0
 80092d8:	e7de      	b.n	8009298 <UART_SetConfig+0x2dc>
        ret = HAL_ERROR;
 80092da:	2001      	movs	r0, #1
 80092dc:	e7dc      	b.n	8009298 <UART_SetConfig+0x2dc>
 80092de:	bf00      	nop
 80092e0:	00f42400 	.word	0x00f42400

080092e4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092e4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80092e6:	f013 0f01 	tst.w	r3, #1
 80092ea:	d006      	beq.n	80092fa <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80092ec:	6802      	ldr	r2, [r0, #0]
 80092ee:	6853      	ldr	r3, [r2, #4]
 80092f0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80092f4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80092f6:	430b      	orrs	r3, r1
 80092f8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80092fa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80092fc:	f013 0f02 	tst.w	r3, #2
 8009300:	d006      	beq.n	8009310 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009302:	6802      	ldr	r2, [r0, #0]
 8009304:	6853      	ldr	r3, [r2, #4]
 8009306:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800930a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800930c:	430b      	orrs	r3, r1
 800930e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009310:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009312:	f013 0f04 	tst.w	r3, #4
 8009316:	d006      	beq.n	8009326 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009318:	6802      	ldr	r2, [r0, #0]
 800931a:	6853      	ldr	r3, [r2, #4]
 800931c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009320:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8009322:	430b      	orrs	r3, r1
 8009324:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009326:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009328:	f013 0f08 	tst.w	r3, #8
 800932c:	d006      	beq.n	800933c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800932e:	6802      	ldr	r2, [r0, #0]
 8009330:	6853      	ldr	r3, [r2, #4]
 8009332:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009336:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8009338:	430b      	orrs	r3, r1
 800933a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800933c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800933e:	f013 0f10 	tst.w	r3, #16
 8009342:	d006      	beq.n	8009352 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009344:	6802      	ldr	r2, [r0, #0]
 8009346:	6893      	ldr	r3, [r2, #8]
 8009348:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800934c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800934e:	430b      	orrs	r3, r1
 8009350:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009352:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009354:	f013 0f20 	tst.w	r3, #32
 8009358:	d006      	beq.n	8009368 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800935a:	6802      	ldr	r2, [r0, #0]
 800935c:	6893      	ldr	r3, [r2, #8]
 800935e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009362:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8009364:	430b      	orrs	r3, r1
 8009366:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009368:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800936a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800936e:	d00a      	beq.n	8009386 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009370:	6802      	ldr	r2, [r0, #0]
 8009372:	6853      	ldr	r3, [r2, #4]
 8009374:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009378:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800937a:	430b      	orrs	r3, r1
 800937c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800937e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009380:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009384:	d00b      	beq.n	800939e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009386:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009388:	f013 0f80 	tst.w	r3, #128	; 0x80
 800938c:	d006      	beq.n	800939c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800938e:	6802      	ldr	r2, [r0, #0]
 8009390:	6853      	ldr	r3, [r2, #4]
 8009392:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8009396:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8009398:	430b      	orrs	r3, r1
 800939a:	6053      	str	r3, [r2, #4]
}
 800939c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800939e:	6802      	ldr	r2, [r0, #0]
 80093a0:	6853      	ldr	r3, [r2, #4]
 80093a2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80093a6:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80093a8:	430b      	orrs	r3, r1
 80093aa:	6053      	str	r3, [r2, #4]
 80093ac:	e7eb      	b.n	8009386 <UART_AdvFeatureConfig+0xa2>

080093ae <UART_WaitOnFlagUntilTimeout>:
{
 80093ae:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093b2:	4605      	mov	r5, r0
 80093b4:	460f      	mov	r7, r1
 80093b6:	4616      	mov	r6, r2
 80093b8:	4699      	mov	r9, r3
 80093ba:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093be:	682c      	ldr	r4, [r5, #0]
 80093c0:	69e4      	ldr	r4, [r4, #28]
 80093c2:	ea37 0304 	bics.w	r3, r7, r4
 80093c6:	bf0c      	ite	eq
 80093c8:	2401      	moveq	r4, #1
 80093ca:	2400      	movne	r4, #0
 80093cc:	42b4      	cmp	r4, r6
 80093ce:	d13d      	bne.n	800944c <UART_WaitOnFlagUntilTimeout+0x9e>
    if (Timeout != HAL_MAX_DELAY)
 80093d0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80093d4:	d0f3      	beq.n	80093be <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093d6:	f7fc fb85 	bl	8005ae4 <HAL_GetTick>
 80093da:	eba0 0009 	sub.w	r0, r0, r9
 80093de:	4540      	cmp	r0, r8
 80093e0:	d822      	bhi.n	8009428 <UART_WaitOnFlagUntilTimeout+0x7a>
 80093e2:	f1b8 0f00 	cmp.w	r8, #0
 80093e6:	d01f      	beq.n	8009428 <UART_WaitOnFlagUntilTimeout+0x7a>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80093e8:	682b      	ldr	r3, [r5, #0]
 80093ea:	681a      	ldr	r2, [r3, #0]
 80093ec:	f012 0f04 	tst.w	r2, #4
 80093f0:	d0e5      	beq.n	80093be <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80093f2:	69da      	ldr	r2, [r3, #28]
 80093f4:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80093f8:	d0e1      	beq.n	80093be <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80093fe:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009400:	682a      	ldr	r2, [r5, #0]
 8009402:	6813      	ldr	r3, [r2, #0]
 8009404:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009408:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800940a:	682a      	ldr	r2, [r5, #0]
 800940c:	6893      	ldr	r3, [r2, #8]
 800940e:	f023 0301 	bic.w	r3, r3, #1
 8009412:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 8009414:	2320      	movs	r3, #32
 8009416:	67ab      	str	r3, [r5, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009418:	67eb      	str	r3, [r5, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800941a:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
          __HAL_UNLOCK(huart);
 800941e:	2300      	movs	r3, #0
 8009420:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74
          return HAL_TIMEOUT;
 8009424:	2003      	movs	r0, #3
 8009426:	e012      	b.n	800944e <UART_WaitOnFlagUntilTimeout+0xa0>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009428:	682a      	ldr	r2, [r5, #0]
 800942a:	6813      	ldr	r3, [r2, #0]
 800942c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009430:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009432:	682a      	ldr	r2, [r5, #0]
 8009434:	6893      	ldr	r3, [r2, #8]
 8009436:	f023 0301 	bic.w	r3, r3, #1
 800943a:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 800943c:	2320      	movs	r3, #32
 800943e:	67ab      	str	r3, [r5, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009440:	67eb      	str	r3, [r5, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8009442:	2300      	movs	r3, #0
 8009444:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74
        return HAL_TIMEOUT;
 8009448:	2003      	movs	r0, #3
 800944a:	e000      	b.n	800944e <UART_WaitOnFlagUntilTimeout+0xa0>
  return HAL_OK;
 800944c:	2000      	movs	r0, #0
}
 800944e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009452 <HAL_UART_Transmit>:
{
 8009452:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009456:	b082      	sub	sp, #8
 8009458:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800945a:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800945c:	2b20      	cmp	r3, #32
 800945e:	d156      	bne.n	800950e <HAL_UART_Transmit+0xbc>
 8009460:	4604      	mov	r4, r0
 8009462:	460d      	mov	r5, r1
 8009464:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8009466:	2900      	cmp	r1, #0
 8009468:	d055      	beq.n	8009516 <HAL_UART_Transmit+0xc4>
 800946a:	2a00      	cmp	r2, #0
 800946c:	d055      	beq.n	800951a <HAL_UART_Transmit+0xc8>
    __HAL_LOCK(huart);
 800946e:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8009472:	2b01      	cmp	r3, #1
 8009474:	d053      	beq.n	800951e <HAL_UART_Transmit+0xcc>
 8009476:	2301      	movs	r3, #1
 8009478:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800947c:	2300      	movs	r3, #0
 800947e:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009482:	2321      	movs	r3, #33	; 0x21
 8009484:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8009486:	f7fc fb2d 	bl	8005ae4 <HAL_GetTick>
 800948a:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 800948c:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8009490:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009494:	68a3      	ldr	r3, [r4, #8]
 8009496:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800949a:	d005      	beq.n	80094a8 <HAL_UART_Transmit+0x56>
      pdata16bits = NULL;
 800949c:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 80094a0:	2300      	movs	r3, #0
 80094a2:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 80094a6:	e014      	b.n	80094d2 <HAL_UART_Transmit+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80094a8:	6923      	ldr	r3, [r4, #16]
 80094aa:	b113      	cbz	r3, 80094b2 <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 80094ac:	f04f 0800 	mov.w	r8, #0
 80094b0:	e7f6      	b.n	80094a0 <HAL_UART_Transmit+0x4e>
      pdata16bits = (uint16_t *) pData;
 80094b2:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80094b4:	2500      	movs	r5, #0
 80094b6:	e7f3      	b.n	80094a0 <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80094b8:	f838 3b02 	ldrh.w	r3, [r8], #2
 80094bc:	6822      	ldr	r2, [r4, #0]
 80094be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094c2:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80094c4:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80094c8:	b292      	uxth	r2, r2
 80094ca:	3a01      	subs	r2, #1
 80094cc:	b292      	uxth	r2, r2
 80094ce:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80094d2:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80094d6:	b29b      	uxth	r3, r3
 80094d8:	b173      	cbz	r3, 80094f8 <HAL_UART_Transmit+0xa6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80094da:	9600      	str	r6, [sp, #0]
 80094dc:	463b      	mov	r3, r7
 80094de:	2200      	movs	r2, #0
 80094e0:	2180      	movs	r1, #128	; 0x80
 80094e2:	4620      	mov	r0, r4
 80094e4:	f7ff ff63 	bl	80093ae <UART_WaitOnFlagUntilTimeout>
 80094e8:	b9d8      	cbnz	r0, 8009522 <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 80094ea:	2d00      	cmp	r5, #0
 80094ec:	d0e4      	beq.n	80094b8 <HAL_UART_Transmit+0x66>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	f815 2b01 	ldrb.w	r2, [r5], #1
 80094f4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80094f6:	e7e5      	b.n	80094c4 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80094f8:	9600      	str	r6, [sp, #0]
 80094fa:	463b      	mov	r3, r7
 80094fc:	2200      	movs	r2, #0
 80094fe:	2140      	movs	r1, #64	; 0x40
 8009500:	4620      	mov	r0, r4
 8009502:	f7ff ff54 	bl	80093ae <UART_WaitOnFlagUntilTimeout>
 8009506:	b970      	cbnz	r0, 8009526 <HAL_UART_Transmit+0xd4>
    huart->gState = HAL_UART_STATE_READY;
 8009508:	2320      	movs	r3, #32
 800950a:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 800950c:	e000      	b.n	8009510 <HAL_UART_Transmit+0xbe>
    return HAL_BUSY;
 800950e:	2002      	movs	r0, #2
}
 8009510:	b002      	add	sp, #8
 8009512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8009516:	2001      	movs	r0, #1
 8009518:	e7fa      	b.n	8009510 <HAL_UART_Transmit+0xbe>
 800951a:	2001      	movs	r0, #1
 800951c:	e7f8      	b.n	8009510 <HAL_UART_Transmit+0xbe>
    __HAL_LOCK(huart);
 800951e:	2002      	movs	r0, #2
 8009520:	e7f6      	b.n	8009510 <HAL_UART_Transmit+0xbe>
        return HAL_TIMEOUT;
 8009522:	2003      	movs	r0, #3
 8009524:	e7f4      	b.n	8009510 <HAL_UART_Transmit+0xbe>
      return HAL_TIMEOUT;
 8009526:	2003      	movs	r0, #3
 8009528:	e7f2      	b.n	8009510 <HAL_UART_Transmit+0xbe>

0800952a <HAL_UART_Receive>:
{
 800952a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800952e:	b083      	sub	sp, #12
 8009530:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8009532:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8009534:	2b20      	cmp	r3, #32
 8009536:	d17e      	bne.n	8009636 <HAL_UART_Receive+0x10c>
 8009538:	4604      	mov	r4, r0
 800953a:	460d      	mov	r5, r1
 800953c:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800953e:	2900      	cmp	r1, #0
 8009540:	d07d      	beq.n	800963e <HAL_UART_Receive+0x114>
 8009542:	2a00      	cmp	r2, #0
 8009544:	d07d      	beq.n	8009642 <HAL_UART_Receive+0x118>
    __HAL_LOCK(huart);
 8009546:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 800954a:	2b01      	cmp	r3, #1
 800954c:	d07b      	beq.n	8009646 <HAL_UART_Receive+0x11c>
 800954e:	2301      	movs	r3, #1
 8009550:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009554:	2300      	movs	r3, #0
 8009556:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800955a:	2222      	movs	r2, #34	; 0x22
 800955c:	67c2      	str	r2, [r0, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800955e:	6603      	str	r3, [r0, #96]	; 0x60
    tickstart = HAL_GetTick();
 8009560:	f7fc fac0 	bl	8005ae4 <HAL_GetTick>
 8009564:	4607      	mov	r7, r0
    huart->RxXferSize  = Size;
 8009566:	f8a4 8058 	strh.w	r8, [r4, #88]	; 0x58
    huart->RxXferCount = Size;
 800956a:	f8a4 805a 	strh.w	r8, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 800956e:	68a3      	ldr	r3, [r4, #8]
 8009570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009574:	d006      	beq.n	8009584 <HAL_UART_Receive+0x5a>
 8009576:	b9a3      	cbnz	r3, 80095a2 <HAL_UART_Receive+0x78>
 8009578:	6922      	ldr	r2, [r4, #16]
 800957a:	b972      	cbnz	r2, 800959a <HAL_UART_Receive+0x70>
 800957c:	22ff      	movs	r2, #255	; 0xff
 800957e:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8009582:	e014      	b.n	80095ae <HAL_UART_Receive+0x84>
 8009584:	6922      	ldr	r2, [r4, #16]
 8009586:	b922      	cbnz	r2, 8009592 <HAL_UART_Receive+0x68>
 8009588:	f240 12ff 	movw	r2, #511	; 0x1ff
 800958c:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8009590:	e00d      	b.n	80095ae <HAL_UART_Receive+0x84>
 8009592:	22ff      	movs	r2, #255	; 0xff
 8009594:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 8009598:	e009      	b.n	80095ae <HAL_UART_Receive+0x84>
 800959a:	227f      	movs	r2, #127	; 0x7f
 800959c:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 80095a0:	e005      	b.n	80095ae <HAL_UART_Receive+0x84>
 80095a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80095a6:	d00d      	beq.n	80095c4 <HAL_UART_Receive+0x9a>
 80095a8:	2200      	movs	r2, #0
 80095aa:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 80095ae:	f8b4 805c 	ldrh.w	r8, [r4, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095b6:	d00f      	beq.n	80095d8 <HAL_UART_Receive+0xae>
      pdata16bits = NULL;
 80095b8:	f04f 0900 	mov.w	r9, #0
    __HAL_UNLOCK(huart);
 80095bc:	2300      	movs	r3, #0
 80095be:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    while (huart->RxXferCount > 0U)
 80095c2:	e01e      	b.n	8009602 <HAL_UART_Receive+0xd8>
    UART_MASK_COMPUTATION(huart);
 80095c4:	6922      	ldr	r2, [r4, #16]
 80095c6:	b91a      	cbnz	r2, 80095d0 <HAL_UART_Receive+0xa6>
 80095c8:	227f      	movs	r2, #127	; 0x7f
 80095ca:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 80095ce:	e7ee      	b.n	80095ae <HAL_UART_Receive+0x84>
 80095d0:	223f      	movs	r2, #63	; 0x3f
 80095d2:	f8a4 205c 	strh.w	r2, [r4, #92]	; 0x5c
 80095d6:	e7ea      	b.n	80095ae <HAL_UART_Receive+0x84>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095d8:	6923      	ldr	r3, [r4, #16]
 80095da:	b113      	cbz	r3, 80095e2 <HAL_UART_Receive+0xb8>
      pdata16bits = NULL;
 80095dc:	f04f 0900 	mov.w	r9, #0
 80095e0:	e7ec      	b.n	80095bc <HAL_UART_Receive+0x92>
      pdata16bits = (uint16_t *) pData;
 80095e2:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 80095e4:	2500      	movs	r5, #0
 80095e6:	e7e9      	b.n	80095bc <HAL_UART_Receive+0x92>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80095e8:	6823      	ldr	r3, [r4, #0]
 80095ea:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80095ec:	ea08 0303 	and.w	r3, r8, r3
 80095f0:	f829 3b02 	strh.w	r3, [r9], #2
      huart->RxXferCount--;
 80095f4:	f8b4 205a 	ldrh.w	r2, [r4, #90]	; 0x5a
 80095f8:	b292      	uxth	r2, r2
 80095fa:	3a01      	subs	r2, #1
 80095fc:	b292      	uxth	r2, r2
 80095fe:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8009602:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8009606:	b29b      	uxth	r3, r3
 8009608:	b18b      	cbz	r3, 800962e <HAL_UART_Receive+0x104>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800960a:	9600      	str	r6, [sp, #0]
 800960c:	463b      	mov	r3, r7
 800960e:	2200      	movs	r2, #0
 8009610:	2120      	movs	r1, #32
 8009612:	4620      	mov	r0, r4
 8009614:	f7ff fecb 	bl	80093ae <UART_WaitOnFlagUntilTimeout>
 8009618:	b9b8      	cbnz	r0, 800964a <HAL_UART_Receive+0x120>
      if (pdata8bits == NULL)
 800961a:	2d00      	cmp	r5, #0
 800961c:	d0e4      	beq.n	80095e8 <HAL_UART_Receive+0xbe>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800961e:	6823      	ldr	r3, [r4, #0]
 8009620:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8009622:	fa5f f388 	uxtb.w	r3, r8
 8009626:	4013      	ands	r3, r2
 8009628:	f805 3b01 	strb.w	r3, [r5], #1
        pdata8bits++;
 800962c:	e7e2      	b.n	80095f4 <HAL_UART_Receive+0xca>
    huart->RxState = HAL_UART_STATE_READY;
 800962e:	2320      	movs	r3, #32
 8009630:	67e3      	str	r3, [r4, #124]	; 0x7c
    return HAL_OK;
 8009632:	2000      	movs	r0, #0
 8009634:	e000      	b.n	8009638 <HAL_UART_Receive+0x10e>
    return HAL_BUSY;
 8009636:	2002      	movs	r0, #2
}
 8009638:	b003      	add	sp, #12
 800963a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 800963e:	2001      	movs	r0, #1
 8009640:	e7fa      	b.n	8009638 <HAL_UART_Receive+0x10e>
 8009642:	2001      	movs	r0, #1
 8009644:	e7f8      	b.n	8009638 <HAL_UART_Receive+0x10e>
    __HAL_LOCK(huart);
 8009646:	2002      	movs	r0, #2
 8009648:	e7f6      	b.n	8009638 <HAL_UART_Receive+0x10e>
        return HAL_TIMEOUT;
 800964a:	2003      	movs	r0, #3
 800964c:	e7f4      	b.n	8009638 <HAL_UART_Receive+0x10e>

0800964e <UART_CheckIdleState>:
{
 800964e:	b530      	push	{r4, r5, lr}
 8009650:	b083      	sub	sp, #12
 8009652:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009654:	2300      	movs	r3, #0
 8009656:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 800965a:	f7fc fa43 	bl	8005ae4 <HAL_GetTick>
 800965e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009660:	6823      	ldr	r3, [r4, #0]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f013 0f08 	tst.w	r3, #8
 8009668:	d10d      	bne.n	8009686 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800966a:	6823      	ldr	r3, [r4, #0]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f013 0f04 	tst.w	r3, #4
 8009672:	d116      	bne.n	80096a2 <UART_CheckIdleState+0x54>
  huart->gState = HAL_UART_STATE_READY;
 8009674:	2320      	movs	r3, #32
 8009676:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009678:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800967a:	2000      	movs	r0, #0
 800967c:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 800967e:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
}
 8009682:	b003      	add	sp, #12
 8009684:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009686:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800968a:	9300      	str	r3, [sp, #0]
 800968c:	4603      	mov	r3, r0
 800968e:	2200      	movs	r2, #0
 8009690:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009694:	4620      	mov	r0, r4
 8009696:	f7ff fe8a 	bl	80093ae <UART_WaitOnFlagUntilTimeout>
 800969a:	2800      	cmp	r0, #0
 800969c:	d0e5      	beq.n	800966a <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 800969e:	2003      	movs	r0, #3
 80096a0:	e7ef      	b.n	8009682 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80096a6:	9300      	str	r3, [sp, #0]
 80096a8:	462b      	mov	r3, r5
 80096aa:	2200      	movs	r2, #0
 80096ac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80096b0:	4620      	mov	r0, r4
 80096b2:	f7ff fe7c 	bl	80093ae <UART_WaitOnFlagUntilTimeout>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	d0dc      	beq.n	8009674 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 80096ba:	2003      	movs	r0, #3
 80096bc:	e7e1      	b.n	8009682 <UART_CheckIdleState+0x34>

080096be <HAL_UART_Init>:
  if (huart == NULL)
 80096be:	b368      	cbz	r0, 800971c <HAL_UART_Init+0x5e>
{
 80096c0:	b510      	push	{r4, lr}
 80096c2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80096c4:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80096c6:	b303      	cbz	r3, 800970a <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 80096c8:	2324      	movs	r3, #36	; 0x24
 80096ca:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80096cc:	6822      	ldr	r2, [r4, #0]
 80096ce:	6813      	ldr	r3, [r2, #0]
 80096d0:	f023 0301 	bic.w	r3, r3, #1
 80096d4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80096d6:	4620      	mov	r0, r4
 80096d8:	f7ff fc70 	bl	8008fbc <UART_SetConfig>
 80096dc:	2801      	cmp	r0, #1
 80096de:	d013      	beq.n	8009708 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80096e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096e2:	b9bb      	cbnz	r3, 8009714 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80096e4:	6822      	ldr	r2, [r4, #0]
 80096e6:	6853      	ldr	r3, [r2, #4]
 80096e8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80096ec:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096ee:	6822      	ldr	r2, [r4, #0]
 80096f0:	6893      	ldr	r3, [r2, #8]
 80096f2:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80096f6:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80096f8:	6822      	ldr	r2, [r4, #0]
 80096fa:	6813      	ldr	r3, [r2, #0]
 80096fc:	f043 0301 	orr.w	r3, r3, #1
 8009700:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8009702:	4620      	mov	r0, r4
 8009704:	f7ff ffa3 	bl	800964e <UART_CheckIdleState>
}
 8009708:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800970a:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 800970e:	f7fb ffc9 	bl	80056a4 <HAL_UART_MspInit>
 8009712:	e7d9      	b.n	80096c8 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8009714:	4620      	mov	r0, r4
 8009716:	f7ff fde5 	bl	80092e4 <UART_AdvFeatureConfig>
 800971a:	e7e3      	b.n	80096e4 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 800971c:	2001      	movs	r0, #1
}
 800971e:	4770      	bx	lr

08009720 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009720:	4770      	bx	lr
	...

08009724 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009724:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 8009726:	4b05      	ldr	r3, [pc, #20]	; (800973c <SysTick_Handler+0x18>)
 8009728:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800972a:	f001 f941 	bl	800a9b0 <xTaskGetSchedulerState>
 800972e:	2801      	cmp	r0, #1
 8009730:	d100      	bne.n	8009734 <SysTick_Handler+0x10>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 8009732:	bd08      	pop	{r3, pc}
    xPortSysTickHandler();
 8009734:	f001 fc96 	bl	800b064 <xPortSysTickHandler>
}
 8009738:	e7fb      	b.n	8009732 <SysTick_Handler+0xe>
 800973a:	bf00      	nop
 800973c:	e000e010 	.word	0xe000e010

08009740 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009740:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8009744:	b92b      	cbnz	r3, 8009752 <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8009746:	4b06      	ldr	r3, [pc, #24]	; (8009760 <osKernelInitialize+0x20>)
 8009748:	6818      	ldr	r0, [r3, #0]
 800974a:	b928      	cbnz	r0, 8009758 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800974c:	2201      	movs	r2, #1
 800974e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009750:	4770      	bx	lr
    stat = osErrorISR;
 8009752:	f06f 0005 	mvn.w	r0, #5
 8009756:	4770      	bx	lr
    } else {
      stat = osError;
 8009758:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 800975c:	4770      	bx	lr
 800975e:	bf00      	nop
 8009760:	20000e18 	.word	0x20000e18

08009764 <osKernelStart>:
 8009764:	f3ef 8305 	mrs	r3, IPSR
}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8009768:	b973      	cbnz	r3, 8009788 <osKernelStart+0x24>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800976a:	4b0a      	ldr	r3, [pc, #40]	; (8009794 <osKernelStart+0x30>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	2b01      	cmp	r3, #1
 8009770:	d10d      	bne.n	800978e <osKernelStart+0x2a>
osStatus_t osKernelStart (void) {
 8009772:	b510      	push	{r4, lr}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009774:	2400      	movs	r4, #0
 8009776:	4b08      	ldr	r3, [pc, #32]	; (8009798 <osKernelStart+0x34>)
 8009778:	77dc      	strb	r4, [r3, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800977a:	4b06      	ldr	r3, [pc, #24]	; (8009794 <osKernelStart+0x30>)
 800977c:	2202      	movs	r2, #2
 800977e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009780:	f000 fe74 	bl	800a46c <vTaskStartScheduler>
      stat = osOK;
 8009784:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8009786:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8009788:	f06f 0005 	mvn.w	r0, #5
 800978c:	4770      	bx	lr
      stat = osError;
 800978e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8009792:	4770      	bx	lr
 8009794:	20000e18 	.word	0x20000e18
 8009798:	e000ed00 	.word	0xe000ed00

0800979c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800979c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800979e:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80097a0:	2400      	movs	r4, #0
 80097a2:	9405      	str	r4, [sp, #20]
 80097a4:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 80097a8:	bb74      	cbnz	r4, 8009808 <osThreadNew+0x6c>
 80097aa:	b368      	cbz	r0, 8009808 <osThreadNew+0x6c>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 80097ac:	b322      	cbz	r2, 80097f8 <osThreadNew+0x5c>
      if (attr->name != NULL) {
 80097ae:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 80097b0:	6993      	ldr	r3, [r2, #24]
 80097b2:	b903      	cbnz	r3, 80097b6 <osThreadNew+0x1a>
    prio  = (UBaseType_t)osPriorityNormal;
 80097b4:	2318      	movs	r3, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80097b6:	1e5c      	subs	r4, r3, #1
 80097b8:	2c37      	cmp	r4, #55	; 0x37
 80097ba:	d849      	bhi.n	8009850 <osThreadNew+0xb4>
 80097bc:	6854      	ldr	r4, [r2, #4]
 80097be:	f014 0f01 	tst.w	r4, #1
 80097c2:	d147      	bne.n	8009854 <osThreadNew+0xb8>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 80097c4:	6956      	ldr	r6, [r2, #20]
 80097c6:	b16e      	cbz	r6, 80097e4 <osThreadNew+0x48>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80097c8:	ea4f 0c96 	mov.w	ip, r6, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80097cc:	6894      	ldr	r4, [r2, #8]
 80097ce:	b12c      	cbz	r4, 80097dc <osThreadNew+0x40>
 80097d0:	68d7      	ldr	r7, [r2, #12]
 80097d2:	2f5b      	cmp	r7, #91	; 0x5b
 80097d4:	d902      	bls.n	80097dc <osThreadNew+0x40>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80097d6:	6917      	ldr	r7, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80097d8:	b107      	cbz	r7, 80097dc <osThreadNew+0x40>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80097da:	b9c6      	cbnz	r6, 800980e <osThreadNew+0x72>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80097dc:	b12c      	cbz	r4, 80097ea <osThreadNew+0x4e>
    mem  = -1;
 80097de:	f04f 34ff 	mov.w	r4, #4294967295
 80097e2:	e00e      	b.n	8009802 <osThreadNew+0x66>
    stack = configMINIMAL_STACK_SIZE;
 80097e4:	f04f 0c80 	mov.w	ip, #128	; 0x80
 80097e8:	e7f0      	b.n	80097cc <osThreadNew+0x30>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80097ea:	68d4      	ldr	r4, [r2, #12]
 80097ec:	b98c      	cbnz	r4, 8009812 <osThreadNew+0x76>
 80097ee:	6914      	ldr	r4, [r2, #16]
 80097f0:	b194      	cbz	r4, 8009818 <osThreadNew+0x7c>
    mem  = -1;
 80097f2:	f04f 34ff 	mov.w	r4, #4294967295
 80097f6:	e004      	b.n	8009802 <osThreadNew+0x66>
    name = NULL;
 80097f8:	4615      	mov	r5, r2
          mem = 0;
        }
      }
    }
    else {
      mem = 0;
 80097fa:	2400      	movs	r4, #0
    prio  = (UBaseType_t)osPriorityNormal;
 80097fc:	2318      	movs	r3, #24
    stack = configMINIMAL_STACK_SIZE;
 80097fe:	f04f 0c80 	mov.w	ip, #128	; 0x80
    }

    if (mem == 1) {
 8009802:	2c01      	cmp	r4, #1
 8009804:	d00a      	beq.n	800981c <osThreadNew+0x80>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                      (StaticTask_t *)attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 8009806:	b1ac      	cbz	r4, 8009834 <osThreadNew+0x98>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009808:	9805      	ldr	r0, [sp, #20]
}
 800980a:	b007      	add	sp, #28
 800980c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        mem = 1;
 800980e:	2401      	movs	r4, #1
 8009810:	e7f7      	b.n	8009802 <osThreadNew+0x66>
    mem  = -1;
 8009812:	f04f 34ff 	mov.w	r4, #4294967295
 8009816:	e7f4      	b.n	8009802 <osThreadNew+0x66>
          mem = 0;
 8009818:	2400      	movs	r4, #0
 800981a:	e7f2      	b.n	8009802 <osThreadNew+0x66>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800981c:	6914      	ldr	r4, [r2, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800981e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009820:	9202      	str	r2, [sp, #8]
 8009822:	9401      	str	r4, [sp, #4]
 8009824:	9300      	str	r3, [sp, #0]
 8009826:	460b      	mov	r3, r1
 8009828:	4662      	mov	r2, ip
 800982a:	4629      	mov	r1, r5
 800982c:	f000 fd54 	bl	800a2d8 <xTaskCreateStatic>
 8009830:	9005      	str	r0, [sp, #20]
 8009832:	e7e9      	b.n	8009808 <osThreadNew+0x6c>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009834:	aa05      	add	r2, sp, #20
 8009836:	9201      	str	r2, [sp, #4]
 8009838:	9300      	str	r3, [sp, #0]
 800983a:	460b      	mov	r3, r1
 800983c:	fa1f f28c 	uxth.w	r2, ip
 8009840:	4629      	mov	r1, r5
 8009842:	f000 fd83 	bl	800a34c <xTaskCreate>
 8009846:	2801      	cmp	r0, #1
 8009848:	d0de      	beq.n	8009808 <osThreadNew+0x6c>
            hTask = NULL;
 800984a:	2300      	movs	r3, #0
 800984c:	9305      	str	r3, [sp, #20]
 800984e:	e7db      	b.n	8009808 <osThreadNew+0x6c>
        return (NULL);
 8009850:	2000      	movs	r0, #0
 8009852:	e7da      	b.n	800980a <osThreadNew+0x6e>
 8009854:	2000      	movs	r0, #0
 8009856:	e7d8      	b.n	800980a <osThreadNew+0x6e>

08009858 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009858:	b508      	push	{r3, lr}
 800985a:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800985e:	b933      	cbnz	r3, 800986e <osDelay+0x16>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8009860:	b908      	cbnz	r0, 8009866 <osDelay+0xe>
    stat = osOK;
 8009862:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8009864:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8009866:	f000 ff63 	bl	800a730 <vTaskDelay>
    stat = osOK;
 800986a:	2000      	movs	r0, #0
 800986c:	e7fa      	b.n	8009864 <osDelay+0xc>
    stat = osErrorISR;
 800986e:	f06f 0005 	mvn.w	r0, #5
 8009872:	e7f7      	b.n	8009864 <osDelay+0xc>

08009874 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009874:	4b03      	ldr	r3, [pc, #12]	; (8009884 <vApplicationGetIdleTaskMemory+0x10>)
 8009876:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009878:	4b03      	ldr	r3, [pc, #12]	; (8009888 <vApplicationGetIdleTaskMemory+0x14>)
 800987a:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800987c:	2380      	movs	r3, #128	; 0x80
 800987e:	6013      	str	r3, [r2, #0]
}
 8009880:	4770      	bx	lr
 8009882:	bf00      	nop
 8009884:	20000dbc 	.word	0x20000dbc
 8009888:	20000bbc 	.word	0x20000bbc

0800988c <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800988c:	4b03      	ldr	r3, [pc, #12]	; (800989c <vApplicationGetTimerTaskMemory+0x10>)
 800988e:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009890:	4b03      	ldr	r3, [pc, #12]	; (80098a0 <vApplicationGetTimerTaskMemory+0x14>)
 8009892:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009894:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009898:	6013      	str	r3, [r2, #0]
}
 800989a:	4770      	bx	lr
 800989c:	2000121c 	.word	0x2000121c
 80098a0:	20000e1c 	.word	0x20000e1c

080098a4 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098a4:	f100 0308 	add.w	r3, r0, #8
 80098a8:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80098aa:	f04f 32ff 	mov.w	r2, #4294967295
 80098ae:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098b0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098b2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80098b4:	2300      	movs	r3, #0
 80098b6:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80098b8:	4770      	bx	lr

080098ba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80098ba:	2300      	movs	r3, #0
 80098bc:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80098be:	4770      	bx	lr

080098c0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80098c0:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80098c2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80098c4:	689a      	ldr	r2, [r3, #8]
 80098c6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80098c8:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80098ca:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80098cc:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80098ce:	6803      	ldr	r3, [r0, #0]
 80098d0:	3301      	adds	r3, #1
 80098d2:	6003      	str	r3, [r0, #0]
}
 80098d4:	4770      	bx	lr

080098d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098d6:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80098d8:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80098da:	f1b5 3fff 	cmp.w	r5, #4294967295
 80098de:	d011      	beq.n	8009904 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80098e0:	f100 0308 	add.w	r3, r0, #8
 80098e4:	461c      	mov	r4, r3
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	681a      	ldr	r2, [r3, #0]
 80098ea:	42aa      	cmp	r2, r5
 80098ec:	d9fa      	bls.n	80098e4 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80098ee:	6863      	ldr	r3, [r4, #4]
 80098f0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80098f2:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80098f4:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80098f6:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80098f8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80098fa:	6803      	ldr	r3, [r0, #0]
 80098fc:	3301      	adds	r3, #1
 80098fe:	6003      	str	r3, [r0, #0]
}
 8009900:	bc30      	pop	{r4, r5}
 8009902:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8009904:	6904      	ldr	r4, [r0, #16]
 8009906:	e7f2      	b.n	80098ee <vListInsert+0x18>

08009908 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009908:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800990a:	6841      	ldr	r1, [r0, #4]
 800990c:	6882      	ldr	r2, [r0, #8]
 800990e:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009910:	6841      	ldr	r1, [r0, #4]
 8009912:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009914:	685a      	ldr	r2, [r3, #4]
 8009916:	4282      	cmp	r2, r0
 8009918:	d006      	beq.n	8009928 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800991a:	2200      	movs	r2, #0
 800991c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800991e:	681a      	ldr	r2, [r3, #0]
 8009920:	3a01      	subs	r2, #1
 8009922:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009924:	6818      	ldr	r0, [r3, #0]
}
 8009926:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009928:	6882      	ldr	r2, [r0, #8]
 800992a:	605a      	str	r2, [r3, #4]
 800992c:	e7f5      	b.n	800991a <uxListRemove+0x12>

0800992e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800992e:	b510      	push	{r4, lr}
 8009930:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009932:	f001 fb27 	bl	800af84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009936:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009938:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800993a:	429a      	cmp	r2, r3
 800993c:	d004      	beq.n	8009948 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 800993e:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8009940:	f001 fb42 	bl	800afc8 <vPortExitCritical>

	return xReturn;
}
 8009944:	4620      	mov	r0, r4
 8009946:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8009948:	2401      	movs	r4, #1
 800994a:	e7f9      	b.n	8009940 <prvIsQueueFull+0x12>

0800994c <prvIsQueueEmpty>:
{
 800994c:	b510      	push	{r4, lr}
 800994e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8009950:	f001 fb18 	bl	800af84 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009954:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009956:	b923      	cbnz	r3, 8009962 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 8009958:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 800995a:	f001 fb35 	bl	800afc8 <vPortExitCritical>
}
 800995e:	4620      	mov	r0, r4
 8009960:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 8009962:	2400      	movs	r4, #0
 8009964:	e7f9      	b.n	800995a <prvIsQueueEmpty+0xe>

08009966 <prvCopyDataToQueue>:
{
 8009966:	b570      	push	{r4, r5, r6, lr}
 8009968:	4604      	mov	r4, r0
 800996a:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800996c:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800996e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8009970:	b95a      	cbnz	r2, 800998a <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009972:	6803      	ldr	r3, [r0, #0]
 8009974:	b11b      	cbz	r3, 800997e <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8009976:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009978:	3601      	adds	r6, #1
 800997a:	63a6      	str	r6, [r4, #56]	; 0x38
}
 800997c:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800997e:	6880      	ldr	r0, [r0, #8]
 8009980:	f001 f826 	bl	800a9d0 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009984:	2300      	movs	r3, #0
 8009986:	60a3      	str	r3, [r4, #8]
 8009988:	e7f6      	b.n	8009978 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 800998a:	b96d      	cbnz	r5, 80099a8 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800998c:	6840      	ldr	r0, [r0, #4]
 800998e:	f001 fd97 	bl	800b4c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009992:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8009994:	6863      	ldr	r3, [r4, #4]
 8009996:	4413      	add	r3, r2
 8009998:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800999a:	68a2      	ldr	r2, [r4, #8]
 800999c:	4293      	cmp	r3, r2
 800999e:	d319      	bcc.n	80099d4 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80099a0:	6823      	ldr	r3, [r4, #0]
 80099a2:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 80099a4:	4628      	mov	r0, r5
 80099a6:	e7e7      	b.n	8009978 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80099a8:	68c0      	ldr	r0, [r0, #12]
 80099aa:	f001 fd89 	bl	800b4c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80099ae:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80099b0:	4251      	negs	r1, r2
 80099b2:	68e3      	ldr	r3, [r4, #12]
 80099b4:	1a9b      	subs	r3, r3, r2
 80099b6:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80099b8:	6822      	ldr	r2, [r4, #0]
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d202      	bcs.n	80099c4 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80099be:	68a3      	ldr	r3, [r4, #8]
 80099c0:	440b      	add	r3, r1
 80099c2:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80099c4:	2d02      	cmp	r5, #2
 80099c6:	d001      	beq.n	80099cc <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 80099c8:	2000      	movs	r0, #0
 80099ca:	e7d5      	b.n	8009978 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80099cc:	b126      	cbz	r6, 80099d8 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 80099ce:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 80099d0:	2000      	movs	r0, #0
 80099d2:	e7d1      	b.n	8009978 <prvCopyDataToQueue+0x12>
 80099d4:	4628      	mov	r0, r5
 80099d6:	e7cf      	b.n	8009978 <prvCopyDataToQueue+0x12>
 80099d8:	2000      	movs	r0, #0
 80099da:	e7cd      	b.n	8009978 <prvCopyDataToQueue+0x12>

080099dc <prvCopyDataFromQueue>:
{
 80099dc:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80099de:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80099e0:	b16a      	cbz	r2, 80099fe <prvCopyDataFromQueue+0x22>
{
 80099e2:	b510      	push	{r4, lr}
 80099e4:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80099e6:	68d9      	ldr	r1, [r3, #12]
 80099e8:	4411      	add	r1, r2
 80099ea:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80099ec:	689c      	ldr	r4, [r3, #8]
 80099ee:	42a1      	cmp	r1, r4
 80099f0:	d301      	bcc.n	80099f6 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80099f2:	6819      	ldr	r1, [r3, #0]
 80099f4:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80099f6:	68d9      	ldr	r1, [r3, #12]
 80099f8:	f001 fd62 	bl	800b4c0 <memcpy>
}
 80099fc:	bd10      	pop	{r4, pc}
 80099fe:	4770      	bx	lr

08009a00 <prvUnlockQueue>:
{
 8009a00:	b538      	push	{r3, r4, r5, lr}
 8009a02:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8009a04:	f001 fabe 	bl	800af84 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8009a08:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8009a0c:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009a0e:	e003      	b.n	8009a18 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8009a10:	f000 ffc8 	bl	800a9a4 <vTaskMissedYield>
			--cTxLock;
 8009a14:	3c01      	subs	r4, #1
 8009a16:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009a18:	2c00      	cmp	r4, #0
 8009a1a:	dd08      	ble.n	8009a2e <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a1c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009a1e:	b133      	cbz	r3, 8009a2e <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a20:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8009a24:	f000 ff2a 	bl	800a87c <xTaskRemoveFromEventList>
 8009a28:	2800      	cmp	r0, #0
 8009a2a:	d0f3      	beq.n	8009a14 <prvUnlockQueue+0x14>
 8009a2c:	e7f0      	b.n	8009a10 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8009a2e:	23ff      	movs	r3, #255	; 0xff
 8009a30:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009a34:	f001 fac8 	bl	800afc8 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009a38:	f001 faa4 	bl	800af84 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8009a3c:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8009a40:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a42:	e003      	b.n	8009a4c <prvUnlockQueue+0x4c>
					vTaskMissedYield();
 8009a44:	f000 ffae 	bl	800a9a4 <vTaskMissedYield>
				--cRxLock;
 8009a48:	3c01      	subs	r4, #1
 8009a4a:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a4c:	2c00      	cmp	r4, #0
 8009a4e:	dd08      	ble.n	8009a62 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a50:	692b      	ldr	r3, [r5, #16]
 8009a52:	b133      	cbz	r3, 8009a62 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a54:	f105 0010 	add.w	r0, r5, #16
 8009a58:	f000 ff10 	bl	800a87c <xTaskRemoveFromEventList>
 8009a5c:	2800      	cmp	r0, #0
 8009a5e:	d0f3      	beq.n	8009a48 <prvUnlockQueue+0x48>
 8009a60:	e7f0      	b.n	8009a44 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8009a62:	23ff      	movs	r3, #255	; 0xff
 8009a64:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 8009a68:	f001 faae 	bl	800afc8 <vPortExitCritical>
}
 8009a6c:	bd38      	pop	{r3, r4, r5, pc}
	...

08009a70 <xQueueGenericReset>:
{
 8009a70:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8009a72:	b1e0      	cbz	r0, 8009aae <xQueueGenericReset+0x3e>
 8009a74:	460d      	mov	r5, r1
 8009a76:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8009a78:	f001 fa84 	bl	800af84 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a7c:	6821      	ldr	r1, [r4, #0]
 8009a7e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8009a80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009a82:	fb03 1002 	mla	r0, r3, r2, r1
 8009a86:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009a88:	2000      	movs	r0, #0
 8009a8a:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009a8c:	6061      	str	r1, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a8e:	3a01      	subs	r2, #1
 8009a90:	fb02 1303 	mla	r3, r2, r3, r1
 8009a94:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a96:	23ff      	movs	r3, #255	; 0xff
 8009a98:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a9c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8009aa0:	b9ed      	cbnz	r5, 8009ade <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009aa2:	6923      	ldr	r3, [r4, #16]
 8009aa4:	b963      	cbnz	r3, 8009ac0 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8009aa6:	f001 fa8f 	bl	800afc8 <vPortExitCritical>
}
 8009aaa:	2001      	movs	r0, #1
 8009aac:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ab2:	f383 8811 	msr	BASEPRI, r3
 8009ab6:	f3bf 8f6f 	isb	sy
 8009aba:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8009abe:	e7fe      	b.n	8009abe <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ac0:	f104 0010 	add.w	r0, r4, #16
 8009ac4:	f000 feda 	bl	800a87c <xTaskRemoveFromEventList>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	d0ec      	beq.n	8009aa6 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8009acc:	4b08      	ldr	r3, [pc, #32]	; (8009af0 <xQueueGenericReset+0x80>)
 8009ace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ad2:	601a      	str	r2, [r3, #0]
 8009ad4:	f3bf 8f4f 	dsb	sy
 8009ad8:	f3bf 8f6f 	isb	sy
 8009adc:	e7e3      	b.n	8009aa6 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009ade:	f104 0010 	add.w	r0, r4, #16
 8009ae2:	f7ff fedf 	bl	80098a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009ae6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009aea:	f7ff fedb 	bl	80098a4 <vListInitialise>
 8009aee:	e7da      	b.n	8009aa6 <xQueueGenericReset+0x36>
 8009af0:	e000ed04 	.word	0xe000ed04

08009af4 <prvInitialiseNewQueue>:
{
 8009af4:	b538      	push	{r3, r4, r5, lr}
 8009af6:	461d      	mov	r5, r3
 8009af8:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8009afa:	460b      	mov	r3, r1
 8009afc:	b949      	cbnz	r1, 8009b12 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009afe:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8009b00:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009b02:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009b04:	2101      	movs	r1, #1
 8009b06:	4620      	mov	r0, r4
 8009b08:	f7ff ffb2 	bl	8009a70 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8009b0c:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 8009b10:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009b12:	6022      	str	r2, [r4, #0]
 8009b14:	e7f4      	b.n	8009b00 <prvInitialiseNewQueue+0xc>

08009b16 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009b16:	b940      	cbnz	r0, 8009b2a <xQueueGenericCreateStatic+0x14>
 8009b18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b1c:	f383 8811 	msr	BASEPRI, r3
 8009b20:	f3bf 8f6f 	isb	sy
 8009b24:	f3bf 8f4f 	dsb	sy
 8009b28:	e7fe      	b.n	8009b28 <xQueueGenericCreateStatic+0x12>
	{
 8009b2a:	b530      	push	{r4, r5, lr}
 8009b2c:	b085      	sub	sp, #20
 8009b2e:	461c      	mov	r4, r3
 8009b30:	4605      	mov	r5, r0
		configASSERT( pxStaticQueue != NULL );
 8009b32:	b153      	cbz	r3, 8009b4a <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009b34:	b192      	cbz	r2, 8009b5c <xQueueGenericCreateStatic+0x46>
 8009b36:	b989      	cbnz	r1, 8009b5c <xQueueGenericCreateStatic+0x46>
 8009b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3c:	f383 8811 	msr	BASEPRI, r3
 8009b40:	f3bf 8f6f 	isb	sy
 8009b44:	f3bf 8f4f 	dsb	sy
 8009b48:	e7fe      	b.n	8009b48 <xQueueGenericCreateStatic+0x32>
 8009b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b4e:	f383 8811 	msr	BASEPRI, r3
 8009b52:	f3bf 8f6f 	isb	sy
 8009b56:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 8009b5a:	e7fe      	b.n	8009b5a <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009b5c:	b16a      	cbz	r2, 8009b7a <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009b5e:	2350      	movs	r3, #80	; 0x50
 8009b60:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009b62:	9b03      	ldr	r3, [sp, #12]
 8009b64:	2b50      	cmp	r3, #80	; 0x50
 8009b66:	d013      	beq.n	8009b90 <xQueueGenericCreateStatic+0x7a>
 8009b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b6c:	f383 8811 	msr	BASEPRI, r3
 8009b70:	f3bf 8f6f 	isb	sy
 8009b74:	f3bf 8f4f 	dsb	sy
 8009b78:	e7fe      	b.n	8009b78 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009b7a:	2900      	cmp	r1, #0
 8009b7c:	d0ef      	beq.n	8009b5e <xQueueGenericCreateStatic+0x48>
 8009b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b82:	f383 8811 	msr	BASEPRI, r3
 8009b86:	f3bf 8f6f 	isb	sy
 8009b8a:	f3bf 8f4f 	dsb	sy
 8009b8e:	e7fe      	b.n	8009b8e <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009b90:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009b92:	2301      	movs	r3, #1
 8009b94:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009b98:	9400      	str	r4, [sp, #0]
 8009b9a:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8009b9e:	4628      	mov	r0, r5
 8009ba0:	f7ff ffa8 	bl	8009af4 <prvInitialiseNewQueue>
	}
 8009ba4:	4620      	mov	r0, r4
 8009ba6:	b005      	add	sp, #20
 8009ba8:	bd30      	pop	{r4, r5, pc}
	...

08009bac <xQueueGenericSend>:
{
 8009bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bae:	b085      	sub	sp, #20
 8009bb0:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8009bb2:	b188      	cbz	r0, 8009bd8 <xQueueGenericSend+0x2c>
 8009bb4:	460e      	mov	r6, r1
 8009bb6:	461d      	mov	r5, r3
 8009bb8:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bba:	b1b1      	cbz	r1, 8009bea <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009bbc:	2d02      	cmp	r5, #2
 8009bbe:	d120      	bne.n	8009c02 <xQueueGenericSend+0x56>
 8009bc0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009bc2:	2b01      	cmp	r3, #1
 8009bc4:	d01d      	beq.n	8009c02 <xQueueGenericSend+0x56>
 8009bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bca:	f383 8811 	msr	BASEPRI, r3
 8009bce:	f3bf 8f6f 	isb	sy
 8009bd2:	f3bf 8f4f 	dsb	sy
 8009bd6:	e7fe      	b.n	8009bd6 <xQueueGenericSend+0x2a>
 8009bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bdc:	f383 8811 	msr	BASEPRI, r3
 8009be0:	f3bf 8f6f 	isb	sy
 8009be4:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8009be8:	e7fe      	b.n	8009be8 <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bea:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d0e5      	beq.n	8009bbc <xQueueGenericSend+0x10>
 8009bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bf4:	f383 8811 	msr	BASEPRI, r3
 8009bf8:	f3bf 8f6f 	isb	sy
 8009bfc:	f3bf 8f4f 	dsb	sy
 8009c00:	e7fe      	b.n	8009c00 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c02:	f000 fed5 	bl	800a9b0 <xTaskGetSchedulerState>
 8009c06:	4607      	mov	r7, r0
 8009c08:	b958      	cbnz	r0, 8009c22 <xQueueGenericSend+0x76>
 8009c0a:	9b01      	ldr	r3, [sp, #4]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d044      	beq.n	8009c9a <xQueueGenericSend+0xee>
 8009c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c14:	f383 8811 	msr	BASEPRI, r3
 8009c18:	f3bf 8f6f 	isb	sy
 8009c1c:	f3bf 8f4f 	dsb	sy
 8009c20:	e7fe      	b.n	8009c20 <xQueueGenericSend+0x74>
 8009c22:	2700      	movs	r7, #0
 8009c24:	e039      	b.n	8009c9a <xQueueGenericSend+0xee>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009c26:	462a      	mov	r2, r5
 8009c28:	4631      	mov	r1, r6
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	f7ff fe9b 	bl	8009966 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009c30:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8009c32:	b96a      	cbnz	r2, 8009c50 <xQueueGenericSend+0xa4>
					else if( xYieldRequired != pdFALSE )
 8009c34:	b138      	cbz	r0, 8009c46 <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
 8009c36:	4b3c      	ldr	r3, [pc, #240]	; (8009d28 <xQueueGenericSend+0x17c>)
 8009c38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c3c:	601a      	str	r2, [r3, #0]
 8009c3e:	f3bf 8f4f 	dsb	sy
 8009c42:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8009c46:	f001 f9bf 	bl	800afc8 <vPortExitCritical>
				return pdPASS;
 8009c4a:	2001      	movs	r0, #1
}
 8009c4c:	b005      	add	sp, #20
 8009c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c50:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009c54:	f000 fe12 	bl	800a87c <xTaskRemoveFromEventList>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	d0f4      	beq.n	8009c46 <xQueueGenericSend+0x9a>
							queueYIELD_IF_USING_PREEMPTION();
 8009c5c:	4b32      	ldr	r3, [pc, #200]	; (8009d28 <xQueueGenericSend+0x17c>)
 8009c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c62:	601a      	str	r2, [r3, #0]
 8009c64:	f3bf 8f4f 	dsb	sy
 8009c68:	f3bf 8f6f 	isb	sy
 8009c6c:	e7eb      	b.n	8009c46 <xQueueGenericSend+0x9a>
					taskEXIT_CRITICAL();
 8009c6e:	f001 f9ab 	bl	800afc8 <vPortExitCritical>
					return errQUEUE_FULL;
 8009c72:	2000      	movs	r0, #0
 8009c74:	e7ea      	b.n	8009c4c <xQueueGenericSend+0xa0>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009c76:	a802      	add	r0, sp, #8
 8009c78:	f000 fe46 	bl	800a908 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009c7c:	2701      	movs	r7, #1
 8009c7e:	e019      	b.n	8009cb4 <xQueueGenericSend+0x108>
		prvLockQueue( pxQueue );
 8009c80:	2300      	movs	r3, #0
 8009c82:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009c86:	e021      	b.n	8009ccc <xQueueGenericSend+0x120>
 8009c88:	2300      	movs	r3, #0
 8009c8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009c8e:	e023      	b.n	8009cd8 <xQueueGenericSend+0x12c>
				prvUnlockQueue( pxQueue );
 8009c90:	4620      	mov	r0, r4
 8009c92:	f7ff feb5 	bl	8009a00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c96:	f000 fccf 	bl	800a638 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8009c9a:	f001 f973 	bl	800af84 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c9e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009ca0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009ca2:	429a      	cmp	r2, r3
 8009ca4:	d3bf      	bcc.n	8009c26 <xQueueGenericSend+0x7a>
 8009ca6:	2d02      	cmp	r5, #2
 8009ca8:	d0bd      	beq.n	8009c26 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009caa:	9b01      	ldr	r3, [sp, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d0de      	beq.n	8009c6e <xQueueGenericSend+0xc2>
				else if( xEntryTimeSet == pdFALSE )
 8009cb0:	2f00      	cmp	r7, #0
 8009cb2:	d0e0      	beq.n	8009c76 <xQueueGenericSend+0xca>
		taskEXIT_CRITICAL();
 8009cb4:	f001 f988 	bl	800afc8 <vPortExitCritical>
		vTaskSuspendAll();
 8009cb8:	f000 fc22 	bl	800a500 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009cbc:	f001 f962 	bl	800af84 <vPortEnterCritical>
 8009cc0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009cc4:	b25b      	sxtb	r3, r3
 8009cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cca:	d0d9      	beq.n	8009c80 <xQueueGenericSend+0xd4>
 8009ccc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009cd0:	b25b      	sxtb	r3, r3
 8009cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd6:	d0d7      	beq.n	8009c88 <xQueueGenericSend+0xdc>
 8009cd8:	f001 f976 	bl	800afc8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009cdc:	a901      	add	r1, sp, #4
 8009cde:	a802      	add	r0, sp, #8
 8009ce0:	f000 fe1e 	bl	800a920 <xTaskCheckForTimeOut>
 8009ce4:	b9c8      	cbnz	r0, 8009d1a <xQueueGenericSend+0x16e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	f7ff fe21 	bl	800992e <prvIsQueueFull>
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d0cf      	beq.n	8009c90 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009cf0:	9901      	ldr	r1, [sp, #4]
 8009cf2:	f104 0010 	add.w	r0, r4, #16
 8009cf6:	f000 fd8d 	bl	800a814 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	f7ff fe80 	bl	8009a00 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009d00:	f000 fc9a 	bl	800a638 <xTaskResumeAll>
 8009d04:	2800      	cmp	r0, #0
 8009d06:	d1c8      	bne.n	8009c9a <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
 8009d08:	4b07      	ldr	r3, [pc, #28]	; (8009d28 <xQueueGenericSend+0x17c>)
 8009d0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d0e:	601a      	str	r2, [r3, #0]
 8009d10:	f3bf 8f4f 	dsb	sy
 8009d14:	f3bf 8f6f 	isb	sy
 8009d18:	e7bf      	b.n	8009c9a <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	f7ff fe70 	bl	8009a00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d20:	f000 fc8a 	bl	800a638 <xTaskResumeAll>
			return errQUEUE_FULL;
 8009d24:	2000      	movs	r0, #0
 8009d26:	e791      	b.n	8009c4c <xQueueGenericSend+0xa0>
 8009d28:	e000ed04 	.word	0xe000ed04

08009d2c <xQueueGenericSendFromISR>:
{
 8009d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8009d30:	b190      	cbz	r0, 8009d58 <xQueueGenericSendFromISR+0x2c>
 8009d32:	4689      	mov	r9, r1
 8009d34:	4690      	mov	r8, r2
 8009d36:	461f      	mov	r7, r3
 8009d38:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d3a:	b1b1      	cbz	r1, 8009d6a <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009d3c:	2f02      	cmp	r7, #2
 8009d3e:	d120      	bne.n	8009d82 <xQueueGenericSendFromISR+0x56>
 8009d40:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009d42:	2b01      	cmp	r3, #1
 8009d44:	d01d      	beq.n	8009d82 <xQueueGenericSendFromISR+0x56>
 8009d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d4a:	f383 8811 	msr	BASEPRI, r3
 8009d4e:	f3bf 8f6f 	isb	sy
 8009d52:	f3bf 8f4f 	dsb	sy
 8009d56:	e7fe      	b.n	8009d56 <xQueueGenericSendFromISR+0x2a>
 8009d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d5c:	f383 8811 	msr	BASEPRI, r3
 8009d60:	f3bf 8f6f 	isb	sy
 8009d64:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8009d68:	e7fe      	b.n	8009d68 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d6a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d0e5      	beq.n	8009d3c <xQueueGenericSendFromISR+0x10>
 8009d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d74:	f383 8811 	msr	BASEPRI, r3
 8009d78:	f3bf 8f6f 	isb	sy
 8009d7c:	f3bf 8f4f 	dsb	sy
 8009d80:	e7fe      	b.n	8009d80 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009d82:	f001 fa29 	bl	800b1d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009d86:	f3ef 8611 	mrs	r6, BASEPRI
 8009d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d8e:	f383 8811 	msr	BASEPRI, r3
 8009d92:	f3bf 8f6f 	isb	sy
 8009d96:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009d9a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009d9c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d306      	bcc.n	8009db0 <xQueueGenericSendFromISR+0x84>
 8009da2:	2f02      	cmp	r7, #2
 8009da4:	d004      	beq.n	8009db0 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8009da6:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009da8:	f386 8811 	msr	BASEPRI, r6
}
 8009dac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8009db0:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8009db4:	b26d      	sxtb	r5, r5
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009db6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009db8:	463a      	mov	r2, r7
 8009dba:	4649      	mov	r1, r9
 8009dbc:	4620      	mov	r0, r4
 8009dbe:	f7ff fdd2 	bl	8009966 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8009dc2:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009dc6:	d005      	beq.n	8009dd4 <xQueueGenericSendFromISR+0xa8>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009dc8:	1c6b      	adds	r3, r5, #1
 8009dca:	b25b      	sxtb	r3, r3
 8009dcc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8009dd0:	2001      	movs	r0, #1
 8009dd2:	e7e9      	b.n	8009da8 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009dd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009dd6:	b90b      	cbnz	r3, 8009ddc <xQueueGenericSendFromISR+0xb0>
			xReturn = pdPASS;
 8009dd8:	2001      	movs	r0, #1
 8009dda:	e7e5      	b.n	8009da8 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ddc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009de0:	f000 fd4c 	bl	800a87c <xTaskRemoveFromEventList>
 8009de4:	b130      	cbz	r0, 8009df4 <xQueueGenericSendFromISR+0xc8>
							if( pxHigherPriorityTaskWoken != NULL )
 8009de6:	f1b8 0f00 	cmp.w	r8, #0
 8009dea:	d005      	beq.n	8009df8 <xQueueGenericSendFromISR+0xcc>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009dec:	2001      	movs	r0, #1
 8009dee:	f8c8 0000 	str.w	r0, [r8]
 8009df2:	e7d9      	b.n	8009da8 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 8009df4:	2001      	movs	r0, #1
 8009df6:	e7d7      	b.n	8009da8 <xQueueGenericSendFromISR+0x7c>
 8009df8:	2001      	movs	r0, #1
 8009dfa:	e7d5      	b.n	8009da8 <xQueueGenericSendFromISR+0x7c>

08009dfc <xQueueReceive>:
{
 8009dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dfe:	b085      	sub	sp, #20
 8009e00:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8009e02:	b190      	cbz	r0, 8009e2a <xQueueReceive+0x2e>
 8009e04:	460e      	mov	r6, r1
 8009e06:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e08:	b1c1      	cbz	r1, 8009e3c <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009e0a:	f000 fdd1 	bl	800a9b0 <xTaskGetSchedulerState>
 8009e0e:	4607      	mov	r7, r0
 8009e10:	bb00      	cbnz	r0, 8009e54 <xQueueReceive+0x58>
 8009e12:	9b01      	ldr	r3, [sp, #4]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d05c      	beq.n	8009ed2 <xQueueReceive+0xd6>
	__asm volatile
 8009e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e1c:	f383 8811 	msr	BASEPRI, r3
 8009e20:	f3bf 8f6f 	isb	sy
 8009e24:	f3bf 8f4f 	dsb	sy
 8009e28:	e7fe      	b.n	8009e28 <xQueueReceive+0x2c>
 8009e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e2e:	f383 8811 	msr	BASEPRI, r3
 8009e32:	f3bf 8f6f 	isb	sy
 8009e36:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8009e3a:	e7fe      	b.n	8009e3a <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e3c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d0e3      	beq.n	8009e0a <xQueueReceive+0xe>
 8009e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e46:	f383 8811 	msr	BASEPRI, r3
 8009e4a:	f3bf 8f6f 	isb	sy
 8009e4e:	f3bf 8f4f 	dsb	sy
 8009e52:	e7fe      	b.n	8009e52 <xQueueReceive+0x56>
 8009e54:	2700      	movs	r7, #0
 8009e56:	e03c      	b.n	8009ed2 <xQueueReceive+0xd6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009e58:	4631      	mov	r1, r6
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	f7ff fdbe 	bl	80099dc <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009e60:	3d01      	subs	r5, #1
 8009e62:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e64:	6923      	ldr	r3, [r4, #16]
 8009e66:	b923      	cbnz	r3, 8009e72 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 8009e68:	f001 f8ae 	bl	800afc8 <vPortExitCritical>
				return pdPASS;
 8009e6c:	2001      	movs	r0, #1
}
 8009e6e:	b005      	add	sp, #20
 8009e70:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e72:	f104 0010 	add.w	r0, r4, #16
 8009e76:	f000 fd01 	bl	800a87c <xTaskRemoveFromEventList>
 8009e7a:	2800      	cmp	r0, #0
 8009e7c:	d0f4      	beq.n	8009e68 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 8009e7e:	4b35      	ldr	r3, [pc, #212]	; (8009f54 <xQueueReceive+0x158>)
 8009e80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e84:	601a      	str	r2, [r3, #0]
 8009e86:	f3bf 8f4f 	dsb	sy
 8009e8a:	f3bf 8f6f 	isb	sy
 8009e8e:	e7eb      	b.n	8009e68 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 8009e90:	f001 f89a 	bl	800afc8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8009e94:	2000      	movs	r0, #0
 8009e96:	e7ea      	b.n	8009e6e <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e98:	a802      	add	r0, sp, #8
 8009e9a:	f000 fd35 	bl	800a908 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e9e:	2701      	movs	r7, #1
 8009ea0:	e021      	b.n	8009ee6 <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009ea8:	e029      	b.n	8009efe <xQueueReceive+0x102>
 8009eaa:	2300      	movs	r3, #0
 8009eac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009eb0:	e02b      	b.n	8009f0a <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	f7ff fda4 	bl	8009a00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009eb8:	f000 fbbe 	bl	800a638 <xTaskResumeAll>
 8009ebc:	e009      	b.n	8009ed2 <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	f7ff fd9e 	bl	8009a00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009ec4:	f000 fbb8 	bl	800a638 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ec8:	4620      	mov	r0, r4
 8009eca:	f7ff fd3f 	bl	800994c <prvIsQueueEmpty>
 8009ece:	2800      	cmp	r0, #0
 8009ed0:	d13d      	bne.n	8009f4e <xQueueReceive+0x152>
		taskENTER_CRITICAL();
 8009ed2:	f001 f857 	bl	800af84 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ed6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ed8:	2d00      	cmp	r5, #0
 8009eda:	d1bd      	bne.n	8009e58 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009edc:	9b01      	ldr	r3, [sp, #4]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d0d6      	beq.n	8009e90 <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
 8009ee2:	2f00      	cmp	r7, #0
 8009ee4:	d0d8      	beq.n	8009e98 <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
 8009ee6:	f001 f86f 	bl	800afc8 <vPortExitCritical>
		vTaskSuspendAll();
 8009eea:	f000 fb09 	bl	800a500 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009eee:	f001 f849 	bl	800af84 <vPortEnterCritical>
 8009ef2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009ef6:	b25b      	sxtb	r3, r3
 8009ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009efc:	d0d1      	beq.n	8009ea2 <xQueueReceive+0xa6>
 8009efe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009f02:	b25b      	sxtb	r3, r3
 8009f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f08:	d0cf      	beq.n	8009eaa <xQueueReceive+0xae>
 8009f0a:	f001 f85d 	bl	800afc8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f0e:	a901      	add	r1, sp, #4
 8009f10:	a802      	add	r0, sp, #8
 8009f12:	f000 fd05 	bl	800a920 <xTaskCheckForTimeOut>
 8009f16:	2800      	cmp	r0, #0
 8009f18:	d1d1      	bne.n	8009ebe <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f1a:	4620      	mov	r0, r4
 8009f1c:	f7ff fd16 	bl	800994c <prvIsQueueEmpty>
 8009f20:	2800      	cmp	r0, #0
 8009f22:	d0c6      	beq.n	8009eb2 <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009f24:	9901      	ldr	r1, [sp, #4]
 8009f26:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009f2a:	f000 fc73 	bl	800a814 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009f2e:	4620      	mov	r0, r4
 8009f30:	f7ff fd66 	bl	8009a00 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009f34:	f000 fb80 	bl	800a638 <xTaskResumeAll>
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	d1ca      	bne.n	8009ed2 <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
 8009f3c:	4b05      	ldr	r3, [pc, #20]	; (8009f54 <xQueueReceive+0x158>)
 8009f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f42:	601a      	str	r2, [r3, #0]
 8009f44:	f3bf 8f4f 	dsb	sy
 8009f48:	f3bf 8f6f 	isb	sy
 8009f4c:	e7c1      	b.n	8009ed2 <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
 8009f4e:	2000      	movs	r0, #0
 8009f50:	e78d      	b.n	8009e6e <xQueueReceive+0x72>
 8009f52:	bf00      	nop
 8009f54:	e000ed04 	.word	0xe000ed04

08009f58 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009f58:	2300      	movs	r3, #0
 8009f5a:	e000      	b.n	8009f5e <vQueueAddToRegistry+0x6>
 8009f5c:	3301      	adds	r3, #1
 8009f5e:	2b07      	cmp	r3, #7
 8009f60:	d80b      	bhi.n	8009f7a <vQueueAddToRegistry+0x22>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009f62:	4a06      	ldr	r2, [pc, #24]	; (8009f7c <vQueueAddToRegistry+0x24>)
 8009f64:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8009f68:	2a00      	cmp	r2, #0
 8009f6a:	d1f7      	bne.n	8009f5c <vQueueAddToRegistry+0x4>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009f6c:	4a03      	ldr	r2, [pc, #12]	; (8009f7c <vQueueAddToRegistry+0x24>)
 8009f6e:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009f72:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009f76:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009f78:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009f7a:	4770      	bx	lr
 8009f7c:	200029b8 	.word	0x200029b8

08009f80 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009f80:	b570      	push	{r4, r5, r6, lr}
 8009f82:	4604      	mov	r4, r0
 8009f84:	460d      	mov	r5, r1
 8009f86:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009f88:	f000 fffc 	bl	800af84 <vPortEnterCritical>
 8009f8c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009f90:	b25b      	sxtb	r3, r3
 8009f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f96:	d00d      	beq.n	8009fb4 <vQueueWaitForMessageRestricted+0x34>
 8009f98:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009f9c:	b25b      	sxtb	r3, r3
 8009f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fa2:	d00b      	beq.n	8009fbc <vQueueWaitForMessageRestricted+0x3c>
 8009fa4:	f001 f810 	bl	800afc8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009fa8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009faa:	b15b      	cbz	r3, 8009fc4 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009fac:	4620      	mov	r0, r4
 8009fae:	f7ff fd27 	bl	8009a00 <prvUnlockQueue>
	}
 8009fb2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009fba:	e7ed      	b.n	8009f98 <vQueueWaitForMessageRestricted+0x18>
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009fc2:	e7ef      	b.n	8009fa4 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009fc4:	4632      	mov	r2, r6
 8009fc6:	4629      	mov	r1, r5
 8009fc8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009fcc:	f000 fc3a 	bl	800a844 <vTaskPlaceOnEventListRestricted>
 8009fd0:	e7ec      	b.n	8009fac <vQueueWaitForMessageRestricted+0x2c>
	...

08009fd4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009fd4:	4b08      	ldr	r3, [pc, #32]	; (8009ff8 <prvResetNextTaskUnblockTime+0x24>)
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	b923      	cbnz	r3, 8009fe6 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009fdc:	4b07      	ldr	r3, [pc, #28]	; (8009ffc <prvResetNextTaskUnblockTime+0x28>)
 8009fde:	f04f 32ff 	mov.w	r2, #4294967295
 8009fe2:	601a      	str	r2, [r3, #0]
 8009fe4:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fe6:	4b04      	ldr	r3, [pc, #16]	; (8009ff8 <prvResetNextTaskUnblockTime+0x24>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	68db      	ldr	r3, [r3, #12]
 8009fec:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009fee:	685a      	ldr	r2, [r3, #4]
 8009ff0:	4b02      	ldr	r3, [pc, #8]	; (8009ffc <prvResetNextTaskUnblockTime+0x28>)
 8009ff2:	601a      	str	r2, [r3, #0]
	}
}
 8009ff4:	4770      	bx	lr
 8009ff6:	bf00      	nop
 8009ff8:	2000127c 	.word	0x2000127c
 8009ffc:	20001720 	.word	0x20001720

0800a000 <prvInitialiseNewTask>:
{
 800a000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a004:	4680      	mov	r8, r0
 800a006:	460d      	mov	r5, r1
 800a008:	4617      	mov	r7, r2
 800a00a:	4699      	mov	r9, r3
 800a00c:	9e08      	ldr	r6, [sp, #32]
 800a00e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800a012:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a014:	0092      	lsls	r2, r2, #2
 800a016:	21a5      	movs	r1, #165	; 0xa5
 800a018:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800a01a:	f001 fa5f 	bl	800b4dc <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a01e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a020:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 800a024:	3a01      	subs	r2, #1
 800a026:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a02a:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 800a02e:	b385      	cbz	r5, 800a092 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a030:	2200      	movs	r2, #0
 800a032:	2a0f      	cmp	r2, #15
 800a034:	d807      	bhi.n	800a046 <prvInitialiseNewTask+0x46>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a036:	5ca9      	ldrb	r1, [r5, r2]
 800a038:	18a3      	adds	r3, r4, r2
 800a03a:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 800a03e:	5cab      	ldrb	r3, [r5, r2]
 800a040:	b10b      	cbz	r3, 800a046 <prvInitialiseNewTask+0x46>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a042:	3201      	adds	r2, #1
 800a044:	e7f5      	b.n	800a032 <prvInitialiseNewTask+0x32>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a046:	2300      	movs	r3, #0
 800a048:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a04c:	2e37      	cmp	r6, #55	; 0x37
 800a04e:	d900      	bls.n	800a052 <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a050:	2637      	movs	r6, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 800a052:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800a054:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a056:	2500      	movs	r5, #0
 800a058:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a05a:	1d20      	adds	r0, r4, #4
 800a05c:	f7ff fc2d 	bl	80098ba <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a060:	f104 0018 	add.w	r0, r4, #24
 800a064:	f7ff fc29 	bl	80098ba <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a068:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a06a:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 800a06e:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a070:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 800a072:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a074:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a078:	464a      	mov	r2, r9
 800a07a:	4641      	mov	r1, r8
 800a07c:	4638      	mov	r0, r7
 800a07e:	f000 ff57 	bl	800af30 <pxPortInitialiseStack>
 800a082:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 800a084:	f1ba 0f00 	cmp.w	sl, #0
 800a088:	d001      	beq.n	800a08e <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a08a:	f8ca 4000 	str.w	r4, [sl]
}
 800a08e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a092:	2300      	movs	r3, #0
 800a094:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800a098:	e7d8      	b.n	800a04c <prvInitialiseNewTask+0x4c>
	...

0800a09c <prvInitialiseTaskLists>:
{
 800a09c:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a09e:	2400      	movs	r4, #0
 800a0a0:	2c37      	cmp	r4, #55	; 0x37
 800a0a2:	d808      	bhi.n	800a0b6 <prvInitialiseTaskLists+0x1a>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a0a4:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800a0a8:	0093      	lsls	r3, r2, #2
 800a0aa:	480e      	ldr	r0, [pc, #56]	; (800a0e4 <prvInitialiseTaskLists+0x48>)
 800a0ac:	4418      	add	r0, r3
 800a0ae:	f7ff fbf9 	bl	80098a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0b2:	3401      	adds	r4, #1
 800a0b4:	e7f4      	b.n	800a0a0 <prvInitialiseTaskLists+0x4>
	vListInitialise( &xDelayedTaskList1 );
 800a0b6:	4d0c      	ldr	r5, [pc, #48]	; (800a0e8 <prvInitialiseTaskLists+0x4c>)
 800a0b8:	4628      	mov	r0, r5
 800a0ba:	f7ff fbf3 	bl	80098a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a0be:	4c0b      	ldr	r4, [pc, #44]	; (800a0ec <prvInitialiseTaskLists+0x50>)
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	f7ff fbef 	bl	80098a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a0c6:	480a      	ldr	r0, [pc, #40]	; (800a0f0 <prvInitialiseTaskLists+0x54>)
 800a0c8:	f7ff fbec 	bl	80098a4 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800a0cc:	4809      	ldr	r0, [pc, #36]	; (800a0f4 <prvInitialiseTaskLists+0x58>)
 800a0ce:	f7ff fbe9 	bl	80098a4 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800a0d2:	4809      	ldr	r0, [pc, #36]	; (800a0f8 <prvInitialiseTaskLists+0x5c>)
 800a0d4:	f7ff fbe6 	bl	80098a4 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800a0d8:	4b08      	ldr	r3, [pc, #32]	; (800a0fc <prvInitialiseTaskLists+0x60>)
 800a0da:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a0dc:	4b08      	ldr	r3, [pc, #32]	; (800a100 <prvInitialiseTaskLists+0x64>)
 800a0de:	601c      	str	r4, [r3, #0]
}
 800a0e0:	bd38      	pop	{r3, r4, r5, pc}
 800a0e2:	bf00      	nop
 800a0e4:	20001284 	.word	0x20001284
 800a0e8:	200016f8 	.word	0x200016f8
 800a0ec:	2000170c 	.word	0x2000170c
 800a0f0:	2000172c 	.word	0x2000172c
 800a0f4:	20001758 	.word	0x20001758
 800a0f8:	20001744 	.word	0x20001744
 800a0fc:	2000127c 	.word	0x2000127c
 800a100:	20001280 	.word	0x20001280

0800a104 <prvAddNewTaskToReadyList>:
{
 800a104:	b510      	push	{r4, lr}
 800a106:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800a108:	f000 ff3c 	bl	800af84 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800a10c:	4a21      	ldr	r2, [pc, #132]	; (800a194 <prvAddNewTaskToReadyList+0x90>)
 800a10e:	6813      	ldr	r3, [r2, #0]
 800a110:	3301      	adds	r3, #1
 800a112:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a114:	4b20      	ldr	r3, [pc, #128]	; (800a198 <prvAddNewTaskToReadyList+0x94>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	b15b      	cbz	r3, 800a132 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 800a11a:	4b20      	ldr	r3, [pc, #128]	; (800a19c <prvAddNewTaskToReadyList+0x98>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	b96b      	cbnz	r3, 800a13c <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a120:	4b1d      	ldr	r3, [pc, #116]	; (800a198 <prvAddNewTaskToReadyList+0x94>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a126:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a128:	429a      	cmp	r2, r3
 800a12a:	d807      	bhi.n	800a13c <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 800a12c:	4b1a      	ldr	r3, [pc, #104]	; (800a198 <prvAddNewTaskToReadyList+0x94>)
 800a12e:	601c      	str	r4, [r3, #0]
 800a130:	e004      	b.n	800a13c <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 800a132:	4b19      	ldr	r3, [pc, #100]	; (800a198 <prvAddNewTaskToReadyList+0x94>)
 800a134:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a136:	6813      	ldr	r3, [r2, #0]
 800a138:	2b01      	cmp	r3, #1
 800a13a:	d027      	beq.n	800a18c <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
 800a13c:	4a18      	ldr	r2, [pc, #96]	; (800a1a0 <prvAddNewTaskToReadyList+0x9c>)
 800a13e:	6813      	ldr	r3, [r2, #0]
 800a140:	3301      	adds	r3, #1
 800a142:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a144:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800a146:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800a148:	4b16      	ldr	r3, [pc, #88]	; (800a1a4 <prvAddNewTaskToReadyList+0xa0>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4298      	cmp	r0, r3
 800a14e:	d901      	bls.n	800a154 <prvAddNewTaskToReadyList+0x50>
 800a150:	4b14      	ldr	r3, [pc, #80]	; (800a1a4 <prvAddNewTaskToReadyList+0xa0>)
 800a152:	6018      	str	r0, [r3, #0]
 800a154:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a158:	1d21      	adds	r1, r4, #4
 800a15a:	4b13      	ldr	r3, [pc, #76]	; (800a1a8 <prvAddNewTaskToReadyList+0xa4>)
 800a15c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a160:	f7ff fbae 	bl	80098c0 <vListInsertEnd>
	taskEXIT_CRITICAL();
 800a164:	f000 ff30 	bl	800afc8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800a168:	4b0c      	ldr	r3, [pc, #48]	; (800a19c <prvAddNewTaskToReadyList+0x98>)
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	b16b      	cbz	r3, 800a18a <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a16e:	4b0a      	ldr	r3, [pc, #40]	; (800a198 <prvAddNewTaskToReadyList+0x94>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a174:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a176:	429a      	cmp	r2, r3
 800a178:	d207      	bcs.n	800a18a <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
 800a17a:	4b0c      	ldr	r3, [pc, #48]	; (800a1ac <prvAddNewTaskToReadyList+0xa8>)
 800a17c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a180:	601a      	str	r2, [r3, #0]
 800a182:	f3bf 8f4f 	dsb	sy
 800a186:	f3bf 8f6f 	isb	sy
}
 800a18a:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 800a18c:	f7ff ff86 	bl	800a09c <prvInitialiseTaskLists>
 800a190:	e7d4      	b.n	800a13c <prvAddNewTaskToReadyList+0x38>
 800a192:	bf00      	nop
 800a194:	200016e4 	.word	0x200016e4
 800a198:	20001278 	.word	0x20001278
 800a19c:	20001740 	.word	0x20001740
 800a1a0:	200016f0 	.word	0x200016f0
 800a1a4:	200016f4 	.word	0x200016f4
 800a1a8:	20001284 	.word	0x20001284
 800a1ac:	e000ed04 	.word	0xe000ed04

0800a1b0 <prvDeleteTCB>:
	{
 800a1b0:	b510      	push	{r4, lr}
 800a1b2:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a1b4:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 800a1b8:	b163      	cbz	r3, 800a1d4 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a1ba:	2b01      	cmp	r3, #1
 800a1bc:	d011      	beq.n	800a1e2 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a1be:	2b02      	cmp	r3, #2
 800a1c0:	d00e      	beq.n	800a1e0 <prvDeleteTCB+0x30>
 800a1c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1c6:	f383 8811 	msr	BASEPRI, r3
 800a1ca:	f3bf 8f6f 	isb	sy
 800a1ce:	f3bf 8f4f 	dsb	sy
 800a1d2:	e7fe      	b.n	800a1d2 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 800a1d4:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800a1d6:	f001 f90b 	bl	800b3f0 <vPortFree>
				vPortFree( pxTCB );
 800a1da:	4620      	mov	r0, r4
 800a1dc:	f001 f908 	bl	800b3f0 <vPortFree>
	}
 800a1e0:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 800a1e2:	f001 f905 	bl	800b3f0 <vPortFree>
 800a1e6:	e7fb      	b.n	800a1e0 <prvDeleteTCB+0x30>

0800a1e8 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a1e8:	4b0f      	ldr	r3, [pc, #60]	; (800a228 <prvCheckTasksWaitingTermination+0x40>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	b1d3      	cbz	r3, 800a224 <prvCheckTasksWaitingTermination+0x3c>
{
 800a1ee:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 800a1f0:	f000 fec8 	bl	800af84 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1f4:	4b0d      	ldr	r3, [pc, #52]	; (800a22c <prvCheckTasksWaitingTermination+0x44>)
 800a1f6:	68db      	ldr	r3, [r3, #12]
 800a1f8:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a1fa:	1d20      	adds	r0, r4, #4
 800a1fc:	f7ff fb84 	bl	8009908 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a200:	4a0b      	ldr	r2, [pc, #44]	; (800a230 <prvCheckTasksWaitingTermination+0x48>)
 800a202:	6813      	ldr	r3, [r2, #0]
 800a204:	3b01      	subs	r3, #1
 800a206:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a208:	4a07      	ldr	r2, [pc, #28]	; (800a228 <prvCheckTasksWaitingTermination+0x40>)
 800a20a:	6813      	ldr	r3, [r2, #0]
 800a20c:	3b01      	subs	r3, #1
 800a20e:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 800a210:	f000 feda 	bl	800afc8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800a214:	4620      	mov	r0, r4
 800a216:	f7ff ffcb 	bl	800a1b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a21a:	4b03      	ldr	r3, [pc, #12]	; (800a228 <prvCheckTasksWaitingTermination+0x40>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d1e6      	bne.n	800a1f0 <prvCheckTasksWaitingTermination+0x8>
}
 800a222:	bd10      	pop	{r4, pc}
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	200016e8 	.word	0x200016e8
 800a22c:	20001758 	.word	0x20001758
 800a230:	200016e4 	.word	0x200016e4

0800a234 <prvIdleTask>:
{
 800a234:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 800a236:	f7ff ffd7 	bl	800a1e8 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a23a:	4b06      	ldr	r3, [pc, #24]	; (800a254 <prvIdleTask+0x20>)
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	2b01      	cmp	r3, #1
 800a240:	d9f9      	bls.n	800a236 <prvIdleTask+0x2>
				taskYIELD();
 800a242:	4b05      	ldr	r3, [pc, #20]	; (800a258 <prvIdleTask+0x24>)
 800a244:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a248:	601a      	str	r2, [r3, #0]
 800a24a:	f3bf 8f4f 	dsb	sy
 800a24e:	f3bf 8f6f 	isb	sy
 800a252:	e7f0      	b.n	800a236 <prvIdleTask+0x2>
 800a254:	20001284 	.word	0x20001284
 800a258:	e000ed04 	.word	0xe000ed04

0800a25c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a25c:	b570      	push	{r4, r5, r6, lr}
 800a25e:	4604      	mov	r4, r0
 800a260:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a262:	4b17      	ldr	r3, [pc, #92]	; (800a2c0 <prvAddCurrentTaskToDelayedList+0x64>)
 800a264:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a266:	4b17      	ldr	r3, [pc, #92]	; (800a2c4 <prvAddCurrentTaskToDelayedList+0x68>)
 800a268:	6818      	ldr	r0, [r3, #0]
 800a26a:	3004      	adds	r0, #4
 800a26c:	f7ff fb4c 	bl	8009908 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a270:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a274:	d00d      	beq.n	800a292 <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a276:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a278:	4b12      	ldr	r3, [pc, #72]	; (800a2c4 <prvAddCurrentTaskToDelayedList+0x68>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800a27e:	42a6      	cmp	r6, r4
 800a280:	d910      	bls.n	800a2a4 <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a282:	4b11      	ldr	r3, [pc, #68]	; (800a2c8 <prvAddCurrentTaskToDelayedList+0x6c>)
 800a284:	6818      	ldr	r0, [r3, #0]
 800a286:	4b0f      	ldr	r3, [pc, #60]	; (800a2c4 <prvAddCurrentTaskToDelayedList+0x68>)
 800a288:	6819      	ldr	r1, [r3, #0]
 800a28a:	3104      	adds	r1, #4
 800a28c:	f7ff fb23 	bl	80098d6 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a290:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a292:	2d00      	cmp	r5, #0
 800a294:	d0ef      	beq.n	800a276 <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a296:	4b0b      	ldr	r3, [pc, #44]	; (800a2c4 <prvAddCurrentTaskToDelayedList+0x68>)
 800a298:	6819      	ldr	r1, [r3, #0]
 800a29a:	3104      	adds	r1, #4
 800a29c:	480b      	ldr	r0, [pc, #44]	; (800a2cc <prvAddCurrentTaskToDelayedList+0x70>)
 800a29e:	f7ff fb0f 	bl	80098c0 <vListInsertEnd>
 800a2a2:	e7f5      	b.n	800a290 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2a4:	4b0a      	ldr	r3, [pc, #40]	; (800a2d0 <prvAddCurrentTaskToDelayedList+0x74>)
 800a2a6:	6818      	ldr	r0, [r3, #0]
 800a2a8:	4b06      	ldr	r3, [pc, #24]	; (800a2c4 <prvAddCurrentTaskToDelayedList+0x68>)
 800a2aa:	6819      	ldr	r1, [r3, #0]
 800a2ac:	3104      	adds	r1, #4
 800a2ae:	f7ff fb12 	bl	80098d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a2b2:	4b08      	ldr	r3, [pc, #32]	; (800a2d4 <prvAddCurrentTaskToDelayedList+0x78>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	42a3      	cmp	r3, r4
 800a2b8:	d9ea      	bls.n	800a290 <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 800a2ba:	4b06      	ldr	r3, [pc, #24]	; (800a2d4 <prvAddCurrentTaskToDelayedList+0x78>)
 800a2bc:	601c      	str	r4, [r3, #0]
}
 800a2be:	e7e7      	b.n	800a290 <prvAddCurrentTaskToDelayedList+0x34>
 800a2c0:	2000176c 	.word	0x2000176c
 800a2c4:	20001278 	.word	0x20001278
 800a2c8:	20001280 	.word	0x20001280
 800a2cc:	20001744 	.word	0x20001744
 800a2d0:	2000127c 	.word	0x2000127c
 800a2d4:	20001720 	.word	0x20001720

0800a2d8 <xTaskCreateStatic>:
	{
 800a2d8:	b570      	push	{r4, r5, r6, lr}
 800a2da:	b086      	sub	sp, #24
 800a2dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800a2de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 800a2e0:	b175      	cbz	r5, 800a300 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a2e2:	b1b4      	cbz	r4, 800a312 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800a2e4:	265c      	movs	r6, #92	; 0x5c
 800a2e6:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a2e8:	9e04      	ldr	r6, [sp, #16]
 800a2ea:	2e5c      	cmp	r6, #92	; 0x5c
 800a2ec:	d01a      	beq.n	800a324 <xTaskCreateStatic+0x4c>
 800a2ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f2:	f383 8811 	msr	BASEPRI, r3
 800a2f6:	f3bf 8f6f 	isb	sy
 800a2fa:	f3bf 8f4f 	dsb	sy
 800a2fe:	e7fe      	b.n	800a2fe <xTaskCreateStatic+0x26>
 800a300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a304:	f383 8811 	msr	BASEPRI, r3
 800a308:	f3bf 8f6f 	isb	sy
 800a30c:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 800a310:	e7fe      	b.n	800a310 <xTaskCreateStatic+0x38>
 800a312:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a316:	f383 8811 	msr	BASEPRI, r3
 800a31a:	f3bf 8f6f 	isb	sy
 800a31e:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800a322:	e7fe      	b.n	800a322 <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a324:	9e04      	ldr	r6, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a326:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a328:	2502      	movs	r5, #2
 800a32a:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a32e:	2500      	movs	r5, #0
 800a330:	9503      	str	r5, [sp, #12]
 800a332:	9402      	str	r4, [sp, #8]
 800a334:	ad05      	add	r5, sp, #20
 800a336:	9501      	str	r5, [sp, #4]
 800a338:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800a33a:	9500      	str	r5, [sp, #0]
 800a33c:	f7ff fe60 	bl	800a000 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a340:	4620      	mov	r0, r4
 800a342:	f7ff fedf 	bl	800a104 <prvAddNewTaskToReadyList>
	}
 800a346:	9805      	ldr	r0, [sp, #20]
 800a348:	b006      	add	sp, #24
 800a34a:	bd70      	pop	{r4, r5, r6, pc}

0800a34c <xTaskCreate>:
	{
 800a34c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a350:	b085      	sub	sp, #20
 800a352:	4607      	mov	r7, r0
 800a354:	4688      	mov	r8, r1
 800a356:	4614      	mov	r4, r2
 800a358:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a35a:	0090      	lsls	r0, r2, #2
 800a35c:	f000 ffca 	bl	800b2f4 <pvPortMalloc>
			if( pxStack != NULL )
 800a360:	b300      	cbz	r0, 800a3a4 <xTaskCreate+0x58>
 800a362:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a364:	205c      	movs	r0, #92	; 0x5c
 800a366:	f000 ffc5 	bl	800b2f4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800a36a:	4605      	mov	r5, r0
 800a36c:	b1b0      	cbz	r0, 800a39c <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 800a36e:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 800a372:	b1e5      	cbz	r5, 800a3ae <xTaskCreate+0x62>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a374:	2300      	movs	r3, #0
 800a376:	f885 3059 	strb.w	r3, [r5, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a37a:	9303      	str	r3, [sp, #12]
 800a37c:	9502      	str	r5, [sp, #8]
 800a37e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a380:	9301      	str	r3, [sp, #4]
 800a382:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a384:	9300      	str	r3, [sp, #0]
 800a386:	4633      	mov	r3, r6
 800a388:	4622      	mov	r2, r4
 800a38a:	4641      	mov	r1, r8
 800a38c:	4638      	mov	r0, r7
 800a38e:	f7ff fe37 	bl	800a000 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a392:	4628      	mov	r0, r5
 800a394:	f7ff feb6 	bl	800a104 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a398:	2001      	movs	r0, #1
 800a39a:	e005      	b.n	800a3a8 <xTaskCreate+0x5c>
					vPortFree( pxStack );
 800a39c:	4648      	mov	r0, r9
 800a39e:	f001 f827 	bl	800b3f0 <vPortFree>
 800a3a2:	e7e6      	b.n	800a372 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a3a4:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800a3a8:	b005      	add	sp, #20
 800a3aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a3ae:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 800a3b2:	e7f9      	b.n	800a3a8 <xTaskCreate+0x5c>

0800a3b4 <vTaskDelete>:
	{
 800a3b4:	b538      	push	{r3, r4, r5, lr}
 800a3b6:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 800a3b8:	f000 fde4 	bl	800af84 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a3bc:	b324      	cbz	r4, 800a408 <vTaskDelete+0x54>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3be:	1d25      	adds	r5, r4, #4
 800a3c0:	4628      	mov	r0, r5
 800a3c2:	f7ff faa1 	bl	8009908 <uxListRemove>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a3c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a3c8:	b11b      	cbz	r3, 800a3d2 <vTaskDelete+0x1e>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a3ca:	f104 0018 	add.w	r0, r4, #24
 800a3ce:	f7ff fa9b 	bl	8009908 <uxListRemove>
			uxTaskNumber++;
 800a3d2:	4a1e      	ldr	r2, [pc, #120]	; (800a44c <vTaskDelete+0x98>)
 800a3d4:	6813      	ldr	r3, [r2, #0]
 800a3d6:	3301      	adds	r3, #1
 800a3d8:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
 800a3da:	4b1d      	ldr	r3, [pc, #116]	; (800a450 <vTaskDelete+0x9c>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	42a3      	cmp	r3, r4
 800a3e0:	d015      	beq.n	800a40e <vTaskDelete+0x5a>
				--uxCurrentNumberOfTasks;
 800a3e2:	4a1c      	ldr	r2, [pc, #112]	; (800a454 <vTaskDelete+0xa0>)
 800a3e4:	6813      	ldr	r3, [r2, #0]
 800a3e6:	3b01      	subs	r3, #1
 800a3e8:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	f7ff fee0 	bl	800a1b0 <prvDeleteTCB>
				prvResetNextTaskUnblockTime();
 800a3f0:	f7ff fdf0 	bl	8009fd4 <prvResetNextTaskUnblockTime>
		taskEXIT_CRITICAL();
 800a3f4:	f000 fde8 	bl	800afc8 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 800a3f8:	4b17      	ldr	r3, [pc, #92]	; (800a458 <vTaskDelete+0xa4>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	b11b      	cbz	r3, 800a406 <vTaskDelete+0x52>
			if( pxTCB == pxCurrentTCB )
 800a3fe:	4b14      	ldr	r3, [pc, #80]	; (800a450 <vTaskDelete+0x9c>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	42a3      	cmp	r3, r4
 800a404:	d00c      	beq.n	800a420 <vTaskDelete+0x6c>
	}
 800a406:	bd38      	pop	{r3, r4, r5, pc}
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a408:	4b11      	ldr	r3, [pc, #68]	; (800a450 <vTaskDelete+0x9c>)
 800a40a:	681c      	ldr	r4, [r3, #0]
 800a40c:	e7d7      	b.n	800a3be <vTaskDelete+0xa>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800a40e:	4629      	mov	r1, r5
 800a410:	4812      	ldr	r0, [pc, #72]	; (800a45c <vTaskDelete+0xa8>)
 800a412:	f7ff fa55 	bl	80098c0 <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
 800a416:	4a12      	ldr	r2, [pc, #72]	; (800a460 <vTaskDelete+0xac>)
 800a418:	6813      	ldr	r3, [r2, #0]
 800a41a:	3301      	adds	r3, #1
 800a41c:	6013      	str	r3, [r2, #0]
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
 800a41e:	e7e9      	b.n	800a3f4 <vTaskDelete+0x40>
				configASSERT( uxSchedulerSuspended == 0 );
 800a420:	4b10      	ldr	r3, [pc, #64]	; (800a464 <vTaskDelete+0xb0>)
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	b143      	cbz	r3, 800a438 <vTaskDelete+0x84>
 800a426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a42a:	f383 8811 	msr	BASEPRI, r3
 800a42e:	f3bf 8f6f 	isb	sy
 800a432:	f3bf 8f4f 	dsb	sy
 800a436:	e7fe      	b.n	800a436 <vTaskDelete+0x82>
				portYIELD_WITHIN_API();
 800a438:	4b0b      	ldr	r3, [pc, #44]	; (800a468 <vTaskDelete+0xb4>)
 800a43a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a43e:	601a      	str	r2, [r3, #0]
 800a440:	f3bf 8f4f 	dsb	sy
 800a444:	f3bf 8f6f 	isb	sy
	}
 800a448:	e7dd      	b.n	800a406 <vTaskDelete+0x52>
 800a44a:	bf00      	nop
 800a44c:	200016f0 	.word	0x200016f0
 800a450:	20001278 	.word	0x20001278
 800a454:	200016e4 	.word	0x200016e4
 800a458:	20001740 	.word	0x20001740
 800a45c:	20001758 	.word	0x20001758
 800a460:	200016e8 	.word	0x200016e8
 800a464:	200016ec 	.word	0x200016ec
 800a468:	e000ed04 	.word	0xe000ed04

0800a46c <vTaskStartScheduler>:
{
 800a46c:	b510      	push	{r4, lr}
 800a46e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a470:	2400      	movs	r4, #0
 800a472:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a474:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a476:	aa07      	add	r2, sp, #28
 800a478:	a906      	add	r1, sp, #24
 800a47a:	a805      	add	r0, sp, #20
 800a47c:	f7ff f9fa 	bl	8009874 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a480:	9b05      	ldr	r3, [sp, #20]
 800a482:	9302      	str	r3, [sp, #8]
 800a484:	9b06      	ldr	r3, [sp, #24]
 800a486:	9301      	str	r3, [sp, #4]
 800a488:	9400      	str	r4, [sp, #0]
 800a48a:	4623      	mov	r3, r4
 800a48c:	9a07      	ldr	r2, [sp, #28]
 800a48e:	4917      	ldr	r1, [pc, #92]	; (800a4ec <vTaskStartScheduler+0x80>)
 800a490:	4817      	ldr	r0, [pc, #92]	; (800a4f0 <vTaskStartScheduler+0x84>)
 800a492:	f7ff ff21 	bl	800a2d8 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800a496:	b148      	cbz	r0, 800a4ac <vTaskStartScheduler+0x40>
			xReturn = xTimerCreateTimerTask();
 800a498:	f000 fb4e 	bl	800ab38 <xTimerCreateTimerTask>
 800a49c:	4603      	mov	r3, r0
	if( xReturn == pdPASS )
 800a49e:	2b01      	cmp	r3, #1
 800a4a0:	d006      	beq.n	800a4b0 <vTaskStartScheduler+0x44>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a4a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4a6:	d018      	beq.n	800a4da <vTaskStartScheduler+0x6e>
}
 800a4a8:	b008      	add	sp, #32
 800a4aa:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	e7f6      	b.n	800a49e <vTaskStartScheduler+0x32>
 800a4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4b4:	f383 8811 	msr	BASEPRI, r3
 800a4b8:	f3bf 8f6f 	isb	sy
 800a4bc:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800a4c0:	4b0c      	ldr	r3, [pc, #48]	; (800a4f4 <vTaskStartScheduler+0x88>)
 800a4c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a4c6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a4c8:	4b0b      	ldr	r3, [pc, #44]	; (800a4f8 <vTaskStartScheduler+0x8c>)
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a4ce:	4b0b      	ldr	r3, [pc, #44]	; (800a4fc <vTaskStartScheduler+0x90>)
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800a4d4:	f000 fdf8 	bl	800b0c8 <xPortStartScheduler>
 800a4d8:	e7e6      	b.n	800a4a8 <vTaskStartScheduler+0x3c>
 800a4da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4de:	f383 8811 	msr	BASEPRI, r3
 800a4e2:	f3bf 8f6f 	isb	sy
 800a4e6:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a4ea:	e7fe      	b.n	800a4ea <vTaskStartScheduler+0x7e>
 800a4ec:	08010524 	.word	0x08010524
 800a4f0:	0800a235 	.word	0x0800a235
 800a4f4:	20001720 	.word	0x20001720
 800a4f8:	20001740 	.word	0x20001740
 800a4fc:	2000176c 	.word	0x2000176c

0800a500 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800a500:	4a02      	ldr	r2, [pc, #8]	; (800a50c <vTaskSuspendAll+0xc>)
 800a502:	6813      	ldr	r3, [r2, #0]
 800a504:	3301      	adds	r3, #1
 800a506:	6013      	str	r3, [r2, #0]
}
 800a508:	4770      	bx	lr
 800a50a:	bf00      	nop
 800a50c:	200016ec 	.word	0x200016ec

0800a510 <xTaskGetTickCount>:
		xTicks = xTickCount;
 800a510:	4b01      	ldr	r3, [pc, #4]	; (800a518 <xTaskGetTickCount+0x8>)
 800a512:	6818      	ldr	r0, [r3, #0]
}
 800a514:	4770      	bx	lr
 800a516:	bf00      	nop
 800a518:	2000176c 	.word	0x2000176c

0800a51c <xTaskIncrementTick>:
{
 800a51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a51e:	4b3b      	ldr	r3, [pc, #236]	; (800a60c <xTaskIncrementTick+0xf0>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d16a      	bne.n	800a5fc <xTaskIncrementTick+0xe0>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a526:	4b3a      	ldr	r3, [pc, #232]	; (800a610 <xTaskIncrementTick+0xf4>)
 800a528:	681d      	ldr	r5, [r3, #0]
 800a52a:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 800a52c:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a52e:	b9c5      	cbnz	r5, 800a562 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800a530:	4b38      	ldr	r3, [pc, #224]	; (800a614 <xTaskIncrementTick+0xf8>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	b143      	cbz	r3, 800a54a <xTaskIncrementTick+0x2e>
 800a538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a53c:	f383 8811 	msr	BASEPRI, r3
 800a540:	f3bf 8f6f 	isb	sy
 800a544:	f3bf 8f4f 	dsb	sy
 800a548:	e7fe      	b.n	800a548 <xTaskIncrementTick+0x2c>
 800a54a:	4a32      	ldr	r2, [pc, #200]	; (800a614 <xTaskIncrementTick+0xf8>)
 800a54c:	6811      	ldr	r1, [r2, #0]
 800a54e:	4b32      	ldr	r3, [pc, #200]	; (800a618 <xTaskIncrementTick+0xfc>)
 800a550:	6818      	ldr	r0, [r3, #0]
 800a552:	6010      	str	r0, [r2, #0]
 800a554:	6019      	str	r1, [r3, #0]
 800a556:	4a31      	ldr	r2, [pc, #196]	; (800a61c <xTaskIncrementTick+0x100>)
 800a558:	6813      	ldr	r3, [r2, #0]
 800a55a:	3301      	adds	r3, #1
 800a55c:	6013      	str	r3, [r2, #0]
 800a55e:	f7ff fd39 	bl	8009fd4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a562:	4b2f      	ldr	r3, [pc, #188]	; (800a620 <xTaskIncrementTick+0x104>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	42ab      	cmp	r3, r5
 800a568:	d911      	bls.n	800a58e <xTaskIncrementTick+0x72>
BaseType_t xSwitchRequired = pdFALSE;
 800a56a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a56c:	4b2d      	ldr	r3, [pc, #180]	; (800a624 <xTaskIncrementTick+0x108>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a572:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a576:	009a      	lsls	r2, r3, #2
 800a578:	4b2b      	ldr	r3, [pc, #172]	; (800a628 <xTaskIncrementTick+0x10c>)
 800a57a:	589b      	ldr	r3, [r3, r2]
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d900      	bls.n	800a582 <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 800a580:	2401      	movs	r4, #1
			if( xYieldPending != pdFALSE )
 800a582:	4b2a      	ldr	r3, [pc, #168]	; (800a62c <xTaskIncrementTick+0x110>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d03d      	beq.n	800a606 <xTaskIncrementTick+0xea>
				xSwitchRequired = pdTRUE;
 800a58a:	2401      	movs	r4, #1
	return xSwitchRequired;
 800a58c:	e03b      	b.n	800a606 <xTaskIncrementTick+0xea>
BaseType_t xSwitchRequired = pdFALSE;
 800a58e:	2400      	movs	r4, #0
 800a590:	e016      	b.n	800a5c0 <xTaskIncrementTick+0xa4>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a592:	4b23      	ldr	r3, [pc, #140]	; (800a620 <xTaskIncrementTick+0x104>)
 800a594:	f04f 32ff 	mov.w	r2, #4294967295
 800a598:	601a      	str	r2, [r3, #0]
					break;
 800a59a:	e7e7      	b.n	800a56c <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 800a59c:	4a20      	ldr	r2, [pc, #128]	; (800a620 <xTaskIncrementTick+0x104>)
 800a59e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a5a0:	e7e4      	b.n	800a56c <xTaskIncrementTick+0x50>
					prvAddTaskToReadyList( pxTCB );
 800a5a2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a5a6:	009a      	lsls	r2, r3, #2
 800a5a8:	4639      	mov	r1, r7
 800a5aa:	481f      	ldr	r0, [pc, #124]	; (800a628 <xTaskIncrementTick+0x10c>)
 800a5ac:	4410      	add	r0, r2
 800a5ae:	f7ff f987 	bl	80098c0 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a5b2:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800a5b4:	4b1b      	ldr	r3, [pc, #108]	; (800a624 <xTaskIncrementTick+0x108>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	d300      	bcc.n	800a5c0 <xTaskIncrementTick+0xa4>
							xSwitchRequired = pdTRUE;
 800a5be:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5c0:	4b14      	ldr	r3, [pc, #80]	; (800a614 <xTaskIncrementTick+0xf8>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d0e3      	beq.n	800a592 <xTaskIncrementTick+0x76>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5ca:	4b12      	ldr	r3, [pc, #72]	; (800a614 <xTaskIncrementTick+0xf8>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	68db      	ldr	r3, [r3, #12]
 800a5d0:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a5d2:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 800a5d4:	429d      	cmp	r5, r3
 800a5d6:	d3e1      	bcc.n	800a59c <xTaskIncrementTick+0x80>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5d8:	1d37      	adds	r7, r6, #4
 800a5da:	4638      	mov	r0, r7
 800a5dc:	f7ff f994 	bl	8009908 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a5e0:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 800a5e2:	b11b      	cbz	r3, 800a5ec <xTaskIncrementTick+0xd0>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a5e4:	f106 0018 	add.w	r0, r6, #24
 800a5e8:	f7ff f98e 	bl	8009908 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a5ec:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800a5ee:	4a10      	ldr	r2, [pc, #64]	; (800a630 <xTaskIncrementTick+0x114>)
 800a5f0:	6812      	ldr	r2, [r2, #0]
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d9d5      	bls.n	800a5a2 <xTaskIncrementTick+0x86>
 800a5f6:	4a0e      	ldr	r2, [pc, #56]	; (800a630 <xTaskIncrementTick+0x114>)
 800a5f8:	6013      	str	r3, [r2, #0]
 800a5fa:	e7d2      	b.n	800a5a2 <xTaskIncrementTick+0x86>
		++xPendedTicks;
 800a5fc:	4a0d      	ldr	r2, [pc, #52]	; (800a634 <xTaskIncrementTick+0x118>)
 800a5fe:	6813      	ldr	r3, [r2, #0]
 800a600:	3301      	adds	r3, #1
 800a602:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800a604:	2400      	movs	r4, #0
}
 800a606:	4620      	mov	r0, r4
 800a608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a60a:	bf00      	nop
 800a60c:	200016ec 	.word	0x200016ec
 800a610:	2000176c 	.word	0x2000176c
 800a614:	2000127c 	.word	0x2000127c
 800a618:	20001280 	.word	0x20001280
 800a61c:	20001724 	.word	0x20001724
 800a620:	20001720 	.word	0x20001720
 800a624:	20001278 	.word	0x20001278
 800a628:	20001284 	.word	0x20001284
 800a62c:	20001770 	.word	0x20001770
 800a630:	200016f4 	.word	0x200016f4
 800a634:	20001728 	.word	0x20001728

0800a638 <xTaskResumeAll>:
{
 800a638:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 800a63a:	4b34      	ldr	r3, [pc, #208]	; (800a70c <xTaskResumeAll+0xd4>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	b943      	cbnz	r3, 800a652 <xTaskResumeAll+0x1a>
 800a640:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a644:	f383 8811 	msr	BASEPRI, r3
 800a648:	f3bf 8f6f 	isb	sy
 800a64c:	f3bf 8f4f 	dsb	sy
 800a650:	e7fe      	b.n	800a650 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 800a652:	f000 fc97 	bl	800af84 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800a656:	4b2d      	ldr	r3, [pc, #180]	; (800a70c <xTaskResumeAll+0xd4>)
 800a658:	681a      	ldr	r2, [r3, #0]
 800a65a:	3a01      	subs	r2, #1
 800a65c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d14d      	bne.n	800a700 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a664:	4b2a      	ldr	r3, [pc, #168]	; (800a710 <xTaskResumeAll+0xd8>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	b90b      	cbnz	r3, 800a66e <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800a66a:	2400      	movs	r4, #0
 800a66c:	e049      	b.n	800a702 <xTaskResumeAll+0xca>
TCB_t *pxTCB = NULL;
 800a66e:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a670:	4b28      	ldr	r3, [pc, #160]	; (800a714 <xTaskResumeAll+0xdc>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	b31b      	cbz	r3, 800a6be <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a676:	4b27      	ldr	r3, [pc, #156]	; (800a714 <xTaskResumeAll+0xdc>)
 800a678:	68db      	ldr	r3, [r3, #12]
 800a67a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a67c:	f104 0018 	add.w	r0, r4, #24
 800a680:	f7ff f942 	bl	8009908 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a684:	1d25      	adds	r5, r4, #4
 800a686:	4628      	mov	r0, r5
 800a688:	f7ff f93e 	bl	8009908 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a68c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800a68e:	4b22      	ldr	r3, [pc, #136]	; (800a718 <xTaskResumeAll+0xe0>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	4298      	cmp	r0, r3
 800a694:	d901      	bls.n	800a69a <xTaskResumeAll+0x62>
 800a696:	4b20      	ldr	r3, [pc, #128]	; (800a718 <xTaskResumeAll+0xe0>)
 800a698:	6018      	str	r0, [r3, #0]
 800a69a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a69e:	4629      	mov	r1, r5
 800a6a0:	4b1e      	ldr	r3, [pc, #120]	; (800a71c <xTaskResumeAll+0xe4>)
 800a6a2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a6a6:	f7ff f90b 	bl	80098c0 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a6aa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a6ac:	4b1c      	ldr	r3, [pc, #112]	; (800a720 <xTaskResumeAll+0xe8>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6b2:	429a      	cmp	r2, r3
 800a6b4:	d3dc      	bcc.n	800a670 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 800a6b6:	4b1b      	ldr	r3, [pc, #108]	; (800a724 <xTaskResumeAll+0xec>)
 800a6b8:	2201      	movs	r2, #1
 800a6ba:	601a      	str	r2, [r3, #0]
 800a6bc:	e7d8      	b.n	800a670 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 800a6be:	b10c      	cbz	r4, 800a6c4 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 800a6c0:	f7ff fc88 	bl	8009fd4 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a6c4:	4b18      	ldr	r3, [pc, #96]	; (800a728 <xTaskResumeAll+0xf0>)
 800a6c6:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800a6c8:	b974      	cbnz	r4, 800a6e8 <xTaskResumeAll+0xb0>
				if( xYieldPending != pdFALSE )
 800a6ca:	4b16      	ldr	r3, [pc, #88]	; (800a724 <xTaskResumeAll+0xec>)
 800a6cc:	681c      	ldr	r4, [r3, #0]
 800a6ce:	b1c4      	cbz	r4, 800a702 <xTaskResumeAll+0xca>
					taskYIELD_IF_USING_PREEMPTION();
 800a6d0:	4b16      	ldr	r3, [pc, #88]	; (800a72c <xTaskResumeAll+0xf4>)
 800a6d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6d6:	601a      	str	r2, [r3, #0]
 800a6d8:	f3bf 8f4f 	dsb	sy
 800a6dc:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800a6e0:	2401      	movs	r4, #1
 800a6e2:	e00e      	b.n	800a702 <xTaskResumeAll+0xca>
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a6e4:	3c01      	subs	r4, #1
 800a6e6:	d007      	beq.n	800a6f8 <xTaskResumeAll+0xc0>
							if( xTaskIncrementTick() != pdFALSE )
 800a6e8:	f7ff ff18 	bl	800a51c <xTaskIncrementTick>
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	d0f9      	beq.n	800a6e4 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
 800a6f0:	4b0c      	ldr	r3, [pc, #48]	; (800a724 <xTaskResumeAll+0xec>)
 800a6f2:	2201      	movs	r2, #1
 800a6f4:	601a      	str	r2, [r3, #0]
 800a6f6:	e7f5      	b.n	800a6e4 <xTaskResumeAll+0xac>
						xPendedTicks = 0;
 800a6f8:	4b0b      	ldr	r3, [pc, #44]	; (800a728 <xTaskResumeAll+0xf0>)
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	601a      	str	r2, [r3, #0]
 800a6fe:	e7e4      	b.n	800a6ca <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 800a700:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800a702:	f000 fc61 	bl	800afc8 <vPortExitCritical>
}
 800a706:	4620      	mov	r0, r4
 800a708:	bd38      	pop	{r3, r4, r5, pc}
 800a70a:	bf00      	nop
 800a70c:	200016ec 	.word	0x200016ec
 800a710:	200016e4 	.word	0x200016e4
 800a714:	2000172c 	.word	0x2000172c
 800a718:	200016f4 	.word	0x200016f4
 800a71c:	20001284 	.word	0x20001284
 800a720:	20001278 	.word	0x20001278
 800a724:	20001770 	.word	0x20001770
 800a728:	20001728 	.word	0x20001728
 800a72c:	e000ed04 	.word	0xe000ed04

0800a730 <vTaskDelay>:
	{
 800a730:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a732:	b1a8      	cbz	r0, 800a760 <vTaskDelay+0x30>
 800a734:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800a736:	4b0f      	ldr	r3, [pc, #60]	; (800a774 <vTaskDelay+0x44>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	b143      	cbz	r3, 800a74e <vTaskDelay+0x1e>
 800a73c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a740:	f383 8811 	msr	BASEPRI, r3
 800a744:	f3bf 8f6f 	isb	sy
 800a748:	f3bf 8f4f 	dsb	sy
 800a74c:	e7fe      	b.n	800a74c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800a74e:	f7ff fed7 	bl	800a500 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a752:	2100      	movs	r1, #0
 800a754:	4620      	mov	r0, r4
 800a756:	f7ff fd81 	bl	800a25c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800a75a:	f7ff ff6d 	bl	800a638 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800a75e:	b938      	cbnz	r0, 800a770 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 800a760:	4b05      	ldr	r3, [pc, #20]	; (800a778 <vTaskDelay+0x48>)
 800a762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a766:	601a      	str	r2, [r3, #0]
 800a768:	f3bf 8f4f 	dsb	sy
 800a76c:	f3bf 8f6f 	isb	sy
	}
 800a770:	bd10      	pop	{r4, pc}
 800a772:	bf00      	nop
 800a774:	200016ec 	.word	0x200016ec
 800a778:	e000ed04 	.word	0xe000ed04

0800a77c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a77c:	4b20      	ldr	r3, [pc, #128]	; (800a800 <vTaskSwitchContext+0x84>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	b11b      	cbz	r3, 800a78a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 800a782:	4b20      	ldr	r3, [pc, #128]	; (800a804 <vTaskSwitchContext+0x88>)
 800a784:	2201      	movs	r2, #1
 800a786:	601a      	str	r2, [r3, #0]
 800a788:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800a78a:	4b1e      	ldr	r3, [pc, #120]	; (800a804 <vTaskSwitchContext+0x88>)
 800a78c:	2200      	movs	r2, #0
 800a78e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a790:	4b1d      	ldr	r3, [pc, #116]	; (800a808 <vTaskSwitchContext+0x8c>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800a798:	008a      	lsls	r2, r1, #2
 800a79a:	491c      	ldr	r1, [pc, #112]	; (800a80c <vTaskSwitchContext+0x90>)
 800a79c:	588a      	ldr	r2, [r1, r2]
 800a79e:	b95a      	cbnz	r2, 800a7b8 <vTaskSwitchContext+0x3c>
 800a7a0:	b10b      	cbz	r3, 800a7a6 <vTaskSwitchContext+0x2a>
 800a7a2:	3b01      	subs	r3, #1
 800a7a4:	e7f6      	b.n	800a794 <vTaskSwitchContext+0x18>
 800a7a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7aa:	f383 8811 	msr	BASEPRI, r3
 800a7ae:	f3bf 8f6f 	isb	sy
 800a7b2:	f3bf 8f4f 	dsb	sy
 800a7b6:	e7fe      	b.n	800a7b6 <vTaskSwitchContext+0x3a>
{
 800a7b8:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7ba:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 800a7be:	0082      	lsls	r2, r0, #2
 800a7c0:	440a      	add	r2, r1
 800a7c2:	6850      	ldr	r0, [r2, #4]
 800a7c4:	6840      	ldr	r0, [r0, #4]
 800a7c6:	6050      	str	r0, [r2, #4]
 800a7c8:	eb03 0483 	add.w	r4, r3, r3, lsl #2
 800a7cc:	00a2      	lsls	r2, r4, #2
 800a7ce:	4614      	mov	r4, r2
 800a7d0:	3208      	adds	r2, #8
 800a7d2:	4411      	add	r1, r2
 800a7d4:	4288      	cmp	r0, r1
 800a7d6:	d00d      	beq.n	800a7f4 <vTaskSwitchContext+0x78>
 800a7d8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800a7dc:	0091      	lsls	r1, r2, #2
 800a7de:	4a0b      	ldr	r2, [pc, #44]	; (800a80c <vTaskSwitchContext+0x90>)
 800a7e0:	440a      	add	r2, r1
 800a7e2:	6852      	ldr	r2, [r2, #4]
 800a7e4:	68d1      	ldr	r1, [r2, #12]
 800a7e6:	4a0a      	ldr	r2, [pc, #40]	; (800a810 <vTaskSwitchContext+0x94>)
 800a7e8:	6011      	str	r1, [r2, #0]
 800a7ea:	4a07      	ldr	r2, [pc, #28]	; (800a808 <vTaskSwitchContext+0x8c>)
 800a7ec:	6013      	str	r3, [r2, #0]
}
 800a7ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7f2:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7f4:	6840      	ldr	r0, [r0, #4]
 800a7f6:	4a05      	ldr	r2, [pc, #20]	; (800a80c <vTaskSwitchContext+0x90>)
 800a7f8:	4422      	add	r2, r4
 800a7fa:	6050      	str	r0, [r2, #4]
 800a7fc:	e7ec      	b.n	800a7d8 <vTaskSwitchContext+0x5c>
 800a7fe:	bf00      	nop
 800a800:	200016ec 	.word	0x200016ec
 800a804:	20001770 	.word	0x20001770
 800a808:	200016f4 	.word	0x200016f4
 800a80c:	20001284 	.word	0x20001284
 800a810:	20001278 	.word	0x20001278

0800a814 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800a814:	b158      	cbz	r0, 800a82e <vTaskPlaceOnEventList+0x1a>
{
 800a816:	b510      	push	{r4, lr}
 800a818:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a81a:	4b09      	ldr	r3, [pc, #36]	; (800a840 <vTaskPlaceOnEventList+0x2c>)
 800a81c:	6819      	ldr	r1, [r3, #0]
 800a81e:	3118      	adds	r1, #24
 800a820:	f7ff f859 	bl	80098d6 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a824:	2101      	movs	r1, #1
 800a826:	4620      	mov	r0, r4
 800a828:	f7ff fd18 	bl	800a25c <prvAddCurrentTaskToDelayedList>
}
 800a82c:	bd10      	pop	{r4, pc}
 800a82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a832:	f383 8811 	msr	BASEPRI, r3
 800a836:	f3bf 8f6f 	isb	sy
 800a83a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 800a83e:	e7fe      	b.n	800a83e <vTaskPlaceOnEventList+0x2a>
 800a840:	20001278 	.word	0x20001278

0800a844 <vTaskPlaceOnEventListRestricted>:
	{
 800a844:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800a846:	b170      	cbz	r0, 800a866 <vTaskPlaceOnEventListRestricted+0x22>
 800a848:	460c      	mov	r4, r1
 800a84a:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a84c:	4b0a      	ldr	r3, [pc, #40]	; (800a878 <vTaskPlaceOnEventListRestricted+0x34>)
 800a84e:	6819      	ldr	r1, [r3, #0]
 800a850:	3118      	adds	r1, #24
 800a852:	f7ff f835 	bl	80098c0 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800a856:	b10d      	cbz	r5, 800a85c <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 800a858:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a85c:	4629      	mov	r1, r5
 800a85e:	4620      	mov	r0, r4
 800a860:	f7ff fcfc 	bl	800a25c <prvAddCurrentTaskToDelayedList>
	}
 800a864:	bd38      	pop	{r3, r4, r5, pc}
 800a866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86a:	f383 8811 	msr	BASEPRI, r3
 800a86e:	f3bf 8f6f 	isb	sy
 800a872:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 800a876:	e7fe      	b.n	800a876 <vTaskPlaceOnEventListRestricted+0x32>
 800a878:	20001278 	.word	0x20001278

0800a87c <xTaskRemoveFromEventList>:
{
 800a87c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a87e:	68c3      	ldr	r3, [r0, #12]
 800a880:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800a882:	b324      	cbz	r4, 800a8ce <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a884:	f104 0518 	add.w	r5, r4, #24
 800a888:	4628      	mov	r0, r5
 800a88a:	f7ff f83d 	bl	8009908 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a88e:	4b18      	ldr	r3, [pc, #96]	; (800a8f0 <xTaskRemoveFromEventList+0x74>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	bb2b      	cbnz	r3, 800a8e0 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a894:	1d25      	adds	r5, r4, #4
 800a896:	4628      	mov	r0, r5
 800a898:	f7ff f836 	bl	8009908 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a89c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800a89e:	4b15      	ldr	r3, [pc, #84]	; (800a8f4 <xTaskRemoveFromEventList+0x78>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	4298      	cmp	r0, r3
 800a8a4:	d901      	bls.n	800a8aa <xTaskRemoveFromEventList+0x2e>
 800a8a6:	4b13      	ldr	r3, [pc, #76]	; (800a8f4 <xTaskRemoveFromEventList+0x78>)
 800a8a8:	6018      	str	r0, [r3, #0]
 800a8aa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800a8ae:	4629      	mov	r1, r5
 800a8b0:	4b11      	ldr	r3, [pc, #68]	; (800a8f8 <xTaskRemoveFromEventList+0x7c>)
 800a8b2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a8b6:	f7ff f803 	bl	80098c0 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a8ba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a8bc:	4b0f      	ldr	r3, [pc, #60]	; (800a8fc <xTaskRemoveFromEventList+0x80>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8c2:	429a      	cmp	r2, r3
 800a8c4:	d911      	bls.n	800a8ea <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 800a8c6:	2001      	movs	r0, #1
 800a8c8:	4b0d      	ldr	r3, [pc, #52]	; (800a900 <xTaskRemoveFromEventList+0x84>)
 800a8ca:	6018      	str	r0, [r3, #0]
 800a8cc:	e00e      	b.n	800a8ec <xTaskRemoveFromEventList+0x70>
 800a8ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d2:	f383 8811 	msr	BASEPRI, r3
 800a8d6:	f3bf 8f6f 	isb	sy
 800a8da:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 800a8de:	e7fe      	b.n	800a8de <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a8e0:	4629      	mov	r1, r5
 800a8e2:	4808      	ldr	r0, [pc, #32]	; (800a904 <xTaskRemoveFromEventList+0x88>)
 800a8e4:	f7fe ffec 	bl	80098c0 <vListInsertEnd>
 800a8e8:	e7e7      	b.n	800a8ba <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 800a8ea:	2000      	movs	r0, #0
}
 800a8ec:	bd38      	pop	{r3, r4, r5, pc}
 800a8ee:	bf00      	nop
 800a8f0:	200016ec 	.word	0x200016ec
 800a8f4:	200016f4 	.word	0x200016f4
 800a8f8:	20001284 	.word	0x20001284
 800a8fc:	20001278 	.word	0x20001278
 800a900:	20001770 	.word	0x20001770
 800a904:	2000172c 	.word	0x2000172c

0800a908 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a908:	4b03      	ldr	r3, [pc, #12]	; (800a918 <vTaskInternalSetTimeOutState+0x10>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a90e:	4b03      	ldr	r3, [pc, #12]	; (800a91c <vTaskInternalSetTimeOutState+0x14>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	6043      	str	r3, [r0, #4]
}
 800a914:	4770      	bx	lr
 800a916:	bf00      	nop
 800a918:	20001724 	.word	0x20001724
 800a91c:	2000176c 	.word	0x2000176c

0800a920 <xTaskCheckForTimeOut>:
{
 800a920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 800a922:	b1c8      	cbz	r0, 800a958 <xTaskCheckForTimeOut+0x38>
 800a924:	460c      	mov	r4, r1
 800a926:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 800a928:	b1f9      	cbz	r1, 800a96a <xTaskCheckForTimeOut+0x4a>
	taskENTER_CRITICAL();
 800a92a:	f000 fb2b 	bl	800af84 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800a92e:	4b1b      	ldr	r3, [pc, #108]	; (800a99c <xTaskCheckForTimeOut+0x7c>)
 800a930:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a932:	686b      	ldr	r3, [r5, #4]
 800a934:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 800a936:	6822      	ldr	r2, [r4, #0]
 800a938:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a93c:	d026      	beq.n	800a98c <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a93e:	682f      	ldr	r7, [r5, #0]
 800a940:	4e17      	ldr	r6, [pc, #92]	; (800a9a0 <xTaskCheckForTimeOut+0x80>)
 800a942:	6836      	ldr	r6, [r6, #0]
 800a944:	42b7      	cmp	r7, r6
 800a946:	d001      	beq.n	800a94c <xTaskCheckForTimeOut+0x2c>
 800a948:	428b      	cmp	r3, r1
 800a94a:	d924      	bls.n	800a996 <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a94c:	4282      	cmp	r2, r0
 800a94e:	d815      	bhi.n	800a97c <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
 800a950:	2300      	movs	r3, #0
 800a952:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800a954:	2401      	movs	r4, #1
 800a956:	e01a      	b.n	800a98e <xTaskCheckForTimeOut+0x6e>
 800a958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a95c:	f383 8811 	msr	BASEPRI, r3
 800a960:	f3bf 8f6f 	isb	sy
 800a964:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 800a968:	e7fe      	b.n	800a968 <xTaskCheckForTimeOut+0x48>
 800a96a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a96e:	f383 8811 	msr	BASEPRI, r3
 800a972:	f3bf 8f6f 	isb	sy
 800a976:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 800a97a:	e7fe      	b.n	800a97a <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
 800a97c:	1a5b      	subs	r3, r3, r1
 800a97e:	4413      	add	r3, r2
 800a980:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a982:	4628      	mov	r0, r5
 800a984:	f7ff ffc0 	bl	800a908 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a988:	2400      	movs	r4, #0
 800a98a:	e000      	b.n	800a98e <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 800a98c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800a98e:	f000 fb1b 	bl	800afc8 <vPortExitCritical>
}
 800a992:	4620      	mov	r0, r4
 800a994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
 800a996:	2401      	movs	r4, #1
 800a998:	e7f9      	b.n	800a98e <xTaskCheckForTimeOut+0x6e>
 800a99a:	bf00      	nop
 800a99c:	2000176c 	.word	0x2000176c
 800a9a0:	20001724 	.word	0x20001724

0800a9a4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800a9a4:	4b01      	ldr	r3, [pc, #4]	; (800a9ac <vTaskMissedYield+0x8>)
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	601a      	str	r2, [r3, #0]
}
 800a9aa:	4770      	bx	lr
 800a9ac:	20001770 	.word	0x20001770

0800a9b0 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800a9b0:	4b05      	ldr	r3, [pc, #20]	; (800a9c8 <xTaskGetSchedulerState+0x18>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	b133      	cbz	r3, 800a9c4 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9b6:	4b05      	ldr	r3, [pc, #20]	; (800a9cc <xTaskGetSchedulerState+0x1c>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	b10b      	cbz	r3, 800a9c0 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 800a9bc:	2000      	movs	r0, #0
	}
 800a9be:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 800a9c0:	2002      	movs	r0, #2
 800a9c2:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a9c4:	2001      	movs	r0, #1
 800a9c6:	4770      	bx	lr
 800a9c8:	20001740 	.word	0x20001740
 800a9cc:	200016ec 	.word	0x200016ec

0800a9d0 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800a9d0:	2800      	cmp	r0, #0
 800a9d2:	d03b      	beq.n	800aa4c <xTaskPriorityDisinherit+0x7c>
	{
 800a9d4:	b538      	push	{r3, r4, r5, lr}
 800a9d6:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 800a9d8:	4b1e      	ldr	r3, [pc, #120]	; (800aa54 <xTaskPriorityDisinherit+0x84>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	4283      	cmp	r3, r0
 800a9de:	d008      	beq.n	800a9f2 <xTaskPriorityDisinherit+0x22>
 800a9e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e4:	f383 8811 	msr	BASEPRI, r3
 800a9e8:	f3bf 8f6f 	isb	sy
 800a9ec:	f3bf 8f4f 	dsb	sy
 800a9f0:	e7fe      	b.n	800a9f0 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 800a9f2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a9f4:	b943      	cbnz	r3, 800aa08 <xTaskPriorityDisinherit+0x38>
 800a9f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9fa:	f383 8811 	msr	BASEPRI, r3
 800a9fe:	f3bf 8f6f 	isb	sy
 800aa02:	f3bf 8f4f 	dsb	sy
 800aa06:	e7fe      	b.n	800aa06 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 800aa08:	3b01      	subs	r3, #1
 800aa0a:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800aa0c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800aa0e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800aa10:	4291      	cmp	r1, r2
 800aa12:	d01d      	beq.n	800aa50 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800aa14:	b10b      	cbz	r3, 800aa1a <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800aa16:	2000      	movs	r0, #0
	}
 800aa18:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa1a:	1d05      	adds	r5, r0, #4
 800aa1c:	4628      	mov	r0, r5
 800aa1e:	f7fe ff73 	bl	8009908 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800aa22:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800aa24:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa26:	f1c0 0338 	rsb	r3, r0, #56	; 0x38
 800aa2a:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800aa2c:	4b0a      	ldr	r3, [pc, #40]	; (800aa58 <xTaskPriorityDisinherit+0x88>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4298      	cmp	r0, r3
 800aa32:	d901      	bls.n	800aa38 <xTaskPriorityDisinherit+0x68>
 800aa34:	4b08      	ldr	r3, [pc, #32]	; (800aa58 <xTaskPriorityDisinherit+0x88>)
 800aa36:	6018      	str	r0, [r3, #0]
 800aa38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800aa3c:	4629      	mov	r1, r5
 800aa3e:	4b07      	ldr	r3, [pc, #28]	; (800aa5c <xTaskPriorityDisinherit+0x8c>)
 800aa40:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800aa44:	f7fe ff3c 	bl	80098c0 <vListInsertEnd>
					xReturn = pdTRUE;
 800aa48:	2001      	movs	r0, #1
 800aa4a:	e7e5      	b.n	800aa18 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 800aa4c:	2000      	movs	r0, #0
	}
 800aa4e:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 800aa50:	2000      	movs	r0, #0
 800aa52:	e7e1      	b.n	800aa18 <xTaskPriorityDisinherit+0x48>
 800aa54:	20001278 	.word	0x20001278
 800aa58:	200016f4 	.word	0x200016f4
 800aa5c:	20001284 	.word	0x20001284

0800aa60 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aa60:	4b06      	ldr	r3, [pc, #24]	; (800aa7c <prvGetNextExpireTime+0x1c>)
 800aa62:	681a      	ldr	r2, [r3, #0]
 800aa64:	6813      	ldr	r3, [r2, #0]
 800aa66:	b92b      	cbnz	r3, 800aa74 <prvGetNextExpireTime+0x14>
 800aa68:	2301      	movs	r3, #1
 800aa6a:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aa6c:	b923      	cbnz	r3, 800aa78 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aa6e:	68d3      	ldr	r3, [r2, #12]
 800aa70:	6818      	ldr	r0, [r3, #0]
 800aa72:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aa74:	2300      	movs	r3, #0
 800aa76:	e7f8      	b.n	800aa6a <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aa78:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 800aa7a:	4770      	bx	lr
 800aa7c:	20001774 	.word	0x20001774

0800aa80 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800aa80:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aa82:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aa84:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aa86:	4291      	cmp	r1, r2
 800aa88:	d80c      	bhi.n	800aaa4 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa8a:	1ad2      	subs	r2, r2, r3
 800aa8c:	6983      	ldr	r3, [r0, #24]
 800aa8e:	429a      	cmp	r2, r3
 800aa90:	d301      	bcc.n	800aa96 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800aa92:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 800aa94:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800aa96:	1d01      	adds	r1, r0, #4
 800aa98:	4b09      	ldr	r3, [pc, #36]	; (800aac0 <prvInsertTimerInActiveList+0x40>)
 800aa9a:	6818      	ldr	r0, [r3, #0]
 800aa9c:	f7fe ff1b 	bl	80098d6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800aaa0:	2000      	movs	r0, #0
 800aaa2:	e7f7      	b.n	800aa94 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d201      	bcs.n	800aaac <prvInsertTimerInActiveList+0x2c>
 800aaa8:	4299      	cmp	r1, r3
 800aaaa:	d206      	bcs.n	800aaba <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aaac:	1d01      	adds	r1, r0, #4
 800aaae:	4b05      	ldr	r3, [pc, #20]	; (800aac4 <prvInsertTimerInActiveList+0x44>)
 800aab0:	6818      	ldr	r0, [r3, #0]
 800aab2:	f7fe ff10 	bl	80098d6 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800aab6:	2000      	movs	r0, #0
 800aab8:	e7ec      	b.n	800aa94 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 800aaba:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800aabc:	e7ea      	b.n	800aa94 <prvInsertTimerInActiveList+0x14>
 800aabe:	bf00      	nop
 800aac0:	20001778 	.word	0x20001778
 800aac4:	20001774 	.word	0x20001774

0800aac8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aac8:	b530      	push	{r4, r5, lr}
 800aaca:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aacc:	f000 fa5a 	bl	800af84 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aad0:	4b11      	ldr	r3, [pc, #68]	; (800ab18 <prvCheckForValidListAndQueue+0x50>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	b11b      	cbz	r3, 800aade <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aad6:	f000 fa77 	bl	800afc8 <vPortExitCritical>
}
 800aada:	b003      	add	sp, #12
 800aadc:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 800aade:	4d0f      	ldr	r5, [pc, #60]	; (800ab1c <prvCheckForValidListAndQueue+0x54>)
 800aae0:	4628      	mov	r0, r5
 800aae2:	f7fe fedf 	bl	80098a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aae6:	4c0e      	ldr	r4, [pc, #56]	; (800ab20 <prvCheckForValidListAndQueue+0x58>)
 800aae8:	4620      	mov	r0, r4
 800aaea:	f7fe fedb 	bl	80098a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aaee:	4b0d      	ldr	r3, [pc, #52]	; (800ab24 <prvCheckForValidListAndQueue+0x5c>)
 800aaf0:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800aaf2:	4b0d      	ldr	r3, [pc, #52]	; (800ab28 <prvCheckForValidListAndQueue+0x60>)
 800aaf4:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	9300      	str	r3, [sp, #0]
 800aafa:	4b0c      	ldr	r3, [pc, #48]	; (800ab2c <prvCheckForValidListAndQueue+0x64>)
 800aafc:	4a0c      	ldr	r2, [pc, #48]	; (800ab30 <prvCheckForValidListAndQueue+0x68>)
 800aafe:	2110      	movs	r1, #16
 800ab00:	200a      	movs	r0, #10
 800ab02:	f7ff f808 	bl	8009b16 <xQueueGenericCreateStatic>
 800ab06:	4b04      	ldr	r3, [pc, #16]	; (800ab18 <prvCheckForValidListAndQueue+0x50>)
 800ab08:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 800ab0a:	2800      	cmp	r0, #0
 800ab0c:	d0e3      	beq.n	800aad6 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ab0e:	4909      	ldr	r1, [pc, #36]	; (800ab34 <prvCheckForValidListAndQueue+0x6c>)
 800ab10:	f7ff fa22 	bl	8009f58 <vQueueAddToRegistry>
 800ab14:	e7df      	b.n	800aad6 <prvCheckForValidListAndQueue+0xe>
 800ab16:	bf00      	nop
 800ab18:	20001898 	.word	0x20001898
 800ab1c:	2000181c 	.word	0x2000181c
 800ab20:	20001830 	.word	0x20001830
 800ab24:	20001774 	.word	0x20001774
 800ab28:	20001778 	.word	0x20001778
 800ab2c:	20001848 	.word	0x20001848
 800ab30:	2000177c 	.word	0x2000177c
 800ab34:	0801052c 	.word	0x0801052c

0800ab38 <xTimerCreateTimerTask>:
{
 800ab38:	b510      	push	{r4, lr}
 800ab3a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800ab3c:	f7ff ffc4 	bl	800aac8 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800ab40:	4b12      	ldr	r3, [pc, #72]	; (800ab8c <xTimerCreateTimerTask+0x54>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	b1cb      	cbz	r3, 800ab7a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ab46:	2400      	movs	r4, #0
 800ab48:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ab4a:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ab4c:	aa07      	add	r2, sp, #28
 800ab4e:	a906      	add	r1, sp, #24
 800ab50:	a805      	add	r0, sp, #20
 800ab52:	f7fe fe9b 	bl	800988c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ab56:	9b05      	ldr	r3, [sp, #20]
 800ab58:	9302      	str	r3, [sp, #8]
 800ab5a:	9b06      	ldr	r3, [sp, #24]
 800ab5c:	9301      	str	r3, [sp, #4]
 800ab5e:	2302      	movs	r3, #2
 800ab60:	9300      	str	r3, [sp, #0]
 800ab62:	4623      	mov	r3, r4
 800ab64:	9a07      	ldr	r2, [sp, #28]
 800ab66:	490a      	ldr	r1, [pc, #40]	; (800ab90 <xTimerCreateTimerTask+0x58>)
 800ab68:	480a      	ldr	r0, [pc, #40]	; (800ab94 <xTimerCreateTimerTask+0x5c>)
 800ab6a:	f7ff fbb5 	bl	800a2d8 <xTaskCreateStatic>
 800ab6e:	4a0a      	ldr	r2, [pc, #40]	; (800ab98 <xTimerCreateTimerTask+0x60>)
 800ab70:	6010      	str	r0, [r2, #0]
			if( xTimerTaskHandle != NULL )
 800ab72:	b110      	cbz	r0, 800ab7a <xTimerCreateTimerTask+0x42>
}
 800ab74:	2001      	movs	r0, #1
 800ab76:	b008      	add	sp, #32
 800ab78:	bd10      	pop	{r4, pc}
 800ab7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab7e:	f383 8811 	msr	BASEPRI, r3
 800ab82:	f3bf 8f6f 	isb	sy
 800ab86:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800ab8a:	e7fe      	b.n	800ab8a <xTimerCreateTimerTask+0x52>
 800ab8c:	20001898 	.word	0x20001898
 800ab90:	08010534 	.word	0x08010534
 800ab94:	0800ae9d 	.word	0x0800ae9d
 800ab98:	2000189c 	.word	0x2000189c

0800ab9c <xTimerGenericCommand>:
	configASSERT( xTimer );
 800ab9c:	b1c0      	cbz	r0, 800abd0 <xTimerGenericCommand+0x34>
{
 800ab9e:	b510      	push	{r4, lr}
 800aba0:	b084      	sub	sp, #16
 800aba2:	4614      	mov	r4, r2
 800aba4:	461a      	mov	r2, r3
 800aba6:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 800aba8:	4816      	ldr	r0, [pc, #88]	; (800ac04 <xTimerGenericCommand+0x68>)
 800abaa:	6800      	ldr	r0, [r0, #0]
 800abac:	b338      	cbz	r0, 800abfe <xTimerGenericCommand+0x62>
		xMessage.xMessageID = xCommandID;
 800abae:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800abb0:	9401      	str	r4, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800abb2:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800abb4:	2905      	cmp	r1, #5
 800abb6:	dc1c      	bgt.n	800abf2 <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800abb8:	f7ff fefa 	bl	800a9b0 <xTaskGetSchedulerState>
 800abbc:	2802      	cmp	r0, #2
 800abbe:	d010      	beq.n	800abe2 <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800abc0:	2300      	movs	r3, #0
 800abc2:	461a      	mov	r2, r3
 800abc4:	4669      	mov	r1, sp
 800abc6:	480f      	ldr	r0, [pc, #60]	; (800ac04 <xTimerGenericCommand+0x68>)
 800abc8:	6800      	ldr	r0, [r0, #0]
 800abca:	f7fe ffef 	bl	8009bac <xQueueGenericSend>
 800abce:	e014      	b.n	800abfa <xTimerGenericCommand+0x5e>
 800abd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abd4:	f383 8811 	msr	BASEPRI, r3
 800abd8:	f3bf 8f6f 	isb	sy
 800abdc:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 800abe0:	e7fe      	b.n	800abe0 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800abe2:	2300      	movs	r3, #0
 800abe4:	9a06      	ldr	r2, [sp, #24]
 800abe6:	4669      	mov	r1, sp
 800abe8:	4806      	ldr	r0, [pc, #24]	; (800ac04 <xTimerGenericCommand+0x68>)
 800abea:	6800      	ldr	r0, [r0, #0]
 800abec:	f7fe ffde 	bl	8009bac <xQueueGenericSend>
 800abf0:	e003      	b.n	800abfa <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800abf2:	2300      	movs	r3, #0
 800abf4:	4669      	mov	r1, sp
 800abf6:	f7ff f899 	bl	8009d2c <xQueueGenericSendFromISR>
}
 800abfa:	b004      	add	sp, #16
 800abfc:	bd10      	pop	{r4, pc}
BaseType_t xReturn = pdFAIL;
 800abfe:	2000      	movs	r0, #0
	return xReturn;
 800ac00:	e7fb      	b.n	800abfa <xTimerGenericCommand+0x5e>
 800ac02:	bf00      	nop
 800ac04:	20001898 	.word	0x20001898

0800ac08 <prvSwitchTimerLists>:
{
 800ac08:	b570      	push	{r4, r5, r6, lr}
 800ac0a:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ac0c:	4b1b      	ldr	r3, [pc, #108]	; (800ac7c <prvSwitchTimerLists+0x74>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	681a      	ldr	r2, [r3, #0]
 800ac12:	b362      	cbz	r2, 800ac6e <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ac14:	68db      	ldr	r3, [r3, #12]
 800ac16:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac18:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ac1a:	1d25      	adds	r5, r4, #4
 800ac1c:	4628      	mov	r0, r5
 800ac1e:	f7fe fe73 	bl	8009908 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac22:	6a23      	ldr	r3, [r4, #32]
 800ac24:	4620      	mov	r0, r4
 800ac26:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ac28:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800ac2c:	f013 0f04 	tst.w	r3, #4
 800ac30:	d0ec      	beq.n	800ac0c <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ac32:	69a3      	ldr	r3, [r4, #24]
 800ac34:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800ac36:	429e      	cmp	r6, r3
 800ac38:	d207      	bcs.n	800ac4a <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ac3a:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ac3c:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ac3e:	4629      	mov	r1, r5
 800ac40:	4b0e      	ldr	r3, [pc, #56]	; (800ac7c <prvSwitchTimerLists+0x74>)
 800ac42:	6818      	ldr	r0, [r3, #0]
 800ac44:	f7fe fe47 	bl	80098d6 <vListInsert>
 800ac48:	e7e0      	b.n	800ac0c <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ac4a:	2100      	movs	r1, #0
 800ac4c:	9100      	str	r1, [sp, #0]
 800ac4e:	460b      	mov	r3, r1
 800ac50:	4632      	mov	r2, r6
 800ac52:	4620      	mov	r0, r4
 800ac54:	f7ff ffa2 	bl	800ab9c <xTimerGenericCommand>
				configASSERT( xResult );
 800ac58:	2800      	cmp	r0, #0
 800ac5a:	d1d7      	bne.n	800ac0c <prvSwitchTimerLists+0x4>
 800ac5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac60:	f383 8811 	msr	BASEPRI, r3
 800ac64:	f3bf 8f6f 	isb	sy
 800ac68:	f3bf 8f4f 	dsb	sy
 800ac6c:	e7fe      	b.n	800ac6c <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 800ac6e:	4a04      	ldr	r2, [pc, #16]	; (800ac80 <prvSwitchTimerLists+0x78>)
 800ac70:	6810      	ldr	r0, [r2, #0]
 800ac72:	4902      	ldr	r1, [pc, #8]	; (800ac7c <prvSwitchTimerLists+0x74>)
 800ac74:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800ac76:	6013      	str	r3, [r2, #0]
}
 800ac78:	b002      	add	sp, #8
 800ac7a:	bd70      	pop	{r4, r5, r6, pc}
 800ac7c:	20001774 	.word	0x20001774
 800ac80:	20001778 	.word	0x20001778

0800ac84 <prvSampleTimeNow>:
{
 800ac84:	b538      	push	{r3, r4, r5, lr}
 800ac86:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 800ac88:	f7ff fc42 	bl	800a510 <xTaskGetTickCount>
 800ac8c:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 800ac8e:	4b07      	ldr	r3, [pc, #28]	; (800acac <prvSampleTimeNow+0x28>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4283      	cmp	r3, r0
 800ac94:	d805      	bhi.n	800aca2 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 800ac96:	2300      	movs	r3, #0
 800ac98:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 800ac9a:	4b04      	ldr	r3, [pc, #16]	; (800acac <prvSampleTimeNow+0x28>)
 800ac9c:	601c      	str	r4, [r3, #0]
}
 800ac9e:	4620      	mov	r0, r4
 800aca0:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 800aca2:	f7ff ffb1 	bl	800ac08 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aca6:	2301      	movs	r3, #1
 800aca8:	602b      	str	r3, [r5, #0]
 800acaa:	e7f6      	b.n	800ac9a <prvSampleTimeNow+0x16>
 800acac:	20001844 	.word	0x20001844

0800acb0 <prvProcessExpiredTimer>:
{
 800acb0:	b570      	push	{r4, r5, r6, lr}
 800acb2:	b082      	sub	sp, #8
 800acb4:	4605      	mov	r5, r0
 800acb6:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800acb8:	4b17      	ldr	r3, [pc, #92]	; (800ad18 <prvProcessExpiredTimer+0x68>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	68db      	ldr	r3, [r3, #12]
 800acbe:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800acc0:	1d20      	adds	r0, r4, #4
 800acc2:	f7fe fe21 	bl	8009908 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800acc6:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800acca:	f013 0f04 	tst.w	r3, #4
 800acce:	d108      	bne.n	800ace2 <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800acd0:	f023 0301 	bic.w	r3, r3, #1
 800acd4:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800acd8:	6a23      	ldr	r3, [r4, #32]
 800acda:	4620      	mov	r0, r4
 800acdc:	4798      	blx	r3
}
 800acde:	b002      	add	sp, #8
 800ace0:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ace2:	69a1      	ldr	r1, [r4, #24]
 800ace4:	462b      	mov	r3, r5
 800ace6:	4632      	mov	r2, r6
 800ace8:	4429      	add	r1, r5
 800acea:	4620      	mov	r0, r4
 800acec:	f7ff fec8 	bl	800aa80 <prvInsertTimerInActiveList>
 800acf0:	2800      	cmp	r0, #0
 800acf2:	d0f1      	beq.n	800acd8 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800acf4:	2100      	movs	r1, #0
 800acf6:	9100      	str	r1, [sp, #0]
 800acf8:	460b      	mov	r3, r1
 800acfa:	462a      	mov	r2, r5
 800acfc:	4620      	mov	r0, r4
 800acfe:	f7ff ff4d 	bl	800ab9c <xTimerGenericCommand>
			configASSERT( xResult );
 800ad02:	2800      	cmp	r0, #0
 800ad04:	d1e8      	bne.n	800acd8 <prvProcessExpiredTimer+0x28>
 800ad06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad0a:	f383 8811 	msr	BASEPRI, r3
 800ad0e:	f3bf 8f6f 	isb	sy
 800ad12:	f3bf 8f4f 	dsb	sy
 800ad16:	e7fe      	b.n	800ad16 <prvProcessExpiredTimer+0x66>
 800ad18:	20001774 	.word	0x20001774

0800ad1c <prvProcessTimerOrBlockTask>:
{
 800ad1c:	b570      	push	{r4, r5, r6, lr}
 800ad1e:	b082      	sub	sp, #8
 800ad20:	4606      	mov	r6, r0
 800ad22:	460c      	mov	r4, r1
	vTaskSuspendAll();
 800ad24:	f7ff fbec 	bl	800a500 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ad28:	a801      	add	r0, sp, #4
 800ad2a:	f7ff ffab 	bl	800ac84 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 800ad2e:	9b01      	ldr	r3, [sp, #4]
 800ad30:	bb23      	cbnz	r3, 800ad7c <prvProcessTimerOrBlockTask+0x60>
 800ad32:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ad34:	b90c      	cbnz	r4, 800ad3a <prvProcessTimerOrBlockTask+0x1e>
 800ad36:	42b0      	cmp	r0, r6
 800ad38:	d217      	bcs.n	800ad6a <prvProcessTimerOrBlockTask+0x4e>
				if( xListWasEmpty != pdFALSE )
 800ad3a:	b124      	cbz	r4, 800ad46 <prvProcessTimerOrBlockTask+0x2a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ad3c:	4a11      	ldr	r2, [pc, #68]	; (800ad84 <prvProcessTimerOrBlockTask+0x68>)
 800ad3e:	6812      	ldr	r2, [r2, #0]
 800ad40:	6812      	ldr	r2, [r2, #0]
 800ad42:	b9ca      	cbnz	r2, 800ad78 <prvProcessTimerOrBlockTask+0x5c>
 800ad44:	2401      	movs	r4, #1
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ad46:	4622      	mov	r2, r4
 800ad48:	1b71      	subs	r1, r6, r5
 800ad4a:	4b0f      	ldr	r3, [pc, #60]	; (800ad88 <prvProcessTimerOrBlockTask+0x6c>)
 800ad4c:	6818      	ldr	r0, [r3, #0]
 800ad4e:	f7ff f917 	bl	8009f80 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ad52:	f7ff fc71 	bl	800a638 <xTaskResumeAll>
 800ad56:	b998      	cbnz	r0, 800ad80 <prvProcessTimerOrBlockTask+0x64>
					portYIELD_WITHIN_API();
 800ad58:	4b0c      	ldr	r3, [pc, #48]	; (800ad8c <prvProcessTimerOrBlockTask+0x70>)
 800ad5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad5e:	601a      	str	r2, [r3, #0]
 800ad60:	f3bf 8f4f 	dsb	sy
 800ad64:	f3bf 8f6f 	isb	sy
 800ad68:	e00a      	b.n	800ad80 <prvProcessTimerOrBlockTask+0x64>
				( void ) xTaskResumeAll();
 800ad6a:	f7ff fc65 	bl	800a638 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ad6e:	4629      	mov	r1, r5
 800ad70:	4630      	mov	r0, r6
 800ad72:	f7ff ff9d 	bl	800acb0 <prvProcessExpiredTimer>
 800ad76:	e003      	b.n	800ad80 <prvProcessTimerOrBlockTask+0x64>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ad78:	461c      	mov	r4, r3
 800ad7a:	e7e4      	b.n	800ad46 <prvProcessTimerOrBlockTask+0x2a>
			( void ) xTaskResumeAll();
 800ad7c:	f7ff fc5c 	bl	800a638 <xTaskResumeAll>
}
 800ad80:	b002      	add	sp, #8
 800ad82:	bd70      	pop	{r4, r5, r6, pc}
 800ad84:	20001778 	.word	0x20001778
 800ad88:	20001898 	.word	0x20001898
 800ad8c:	e000ed04 	.word	0xe000ed04

0800ad90 <prvProcessReceivedCommands>:
{
 800ad90:	b510      	push	{r4, lr}
 800ad92:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad94:	e006      	b.n	800ada4 <prvProcessReceivedCommands+0x14>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ad96:	9907      	ldr	r1, [sp, #28]
 800ad98:	9806      	ldr	r0, [sp, #24]
 800ad9a:	9b05      	ldr	r3, [sp, #20]
 800ad9c:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ad9e:	9b04      	ldr	r3, [sp, #16]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	da0b      	bge.n	800adbc <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ada4:	2200      	movs	r2, #0
 800ada6:	a904      	add	r1, sp, #16
 800ada8:	4b3b      	ldr	r3, [pc, #236]	; (800ae98 <prvProcessReceivedCommands+0x108>)
 800adaa:	6818      	ldr	r0, [r3, #0]
 800adac:	f7ff f826 	bl	8009dfc <xQueueReceive>
 800adb0:	2800      	cmp	r0, #0
 800adb2:	d06f      	beq.n	800ae94 <prvProcessReceivedCommands+0x104>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800adb4:	9b04      	ldr	r3, [sp, #16]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	daf1      	bge.n	800ad9e <prvProcessReceivedCommands+0xe>
 800adba:	e7ec      	b.n	800ad96 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800adbc:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800adbe:	6963      	ldr	r3, [r4, #20]
 800adc0:	b113      	cbz	r3, 800adc8 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800adc2:	1d20      	adds	r0, r4, #4
 800adc4:	f7fe fda0 	bl	8009908 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800adc8:	a803      	add	r0, sp, #12
 800adca:	f7ff ff5b 	bl	800ac84 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 800adce:	9b04      	ldr	r3, [sp, #16]
 800add0:	2b09      	cmp	r3, #9
 800add2:	d8e7      	bhi.n	800ada4 <prvProcessReceivedCommands+0x14>
 800add4:	e8df f003 	tbb	[pc, r3]
 800add8:	30050505 	.word	0x30050505
 800addc:	05055037 	.word	0x05055037
 800ade0:	3730      	.short	0x3730
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ade2:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800ade6:	f043 0301 	orr.w	r3, r3, #1
 800adea:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800adee:	9b05      	ldr	r3, [sp, #20]
 800adf0:	69a1      	ldr	r1, [r4, #24]
 800adf2:	4602      	mov	r2, r0
 800adf4:	4419      	add	r1, r3
 800adf6:	4620      	mov	r0, r4
 800adf8:	f7ff fe42 	bl	800aa80 <prvInsertTimerInActiveList>
 800adfc:	2800      	cmp	r0, #0
 800adfe:	d0d1      	beq.n	800ada4 <prvProcessReceivedCommands+0x14>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae00:	6a23      	ldr	r3, [r4, #32]
 800ae02:	4620      	mov	r0, r4
 800ae04:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae06:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800ae0a:	f013 0f04 	tst.w	r3, #4
 800ae0e:	d0c9      	beq.n	800ada4 <prvProcessReceivedCommands+0x14>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ae10:	69a2      	ldr	r2, [r4, #24]
 800ae12:	2100      	movs	r1, #0
 800ae14:	9100      	str	r1, [sp, #0]
 800ae16:	460b      	mov	r3, r1
 800ae18:	9805      	ldr	r0, [sp, #20]
 800ae1a:	4402      	add	r2, r0
 800ae1c:	4620      	mov	r0, r4
 800ae1e:	f7ff febd 	bl	800ab9c <xTimerGenericCommand>
							configASSERT( xResult );
 800ae22:	2800      	cmp	r0, #0
 800ae24:	d1be      	bne.n	800ada4 <prvProcessReceivedCommands+0x14>
 800ae26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae2a:	f383 8811 	msr	BASEPRI, r3
 800ae2e:	f3bf 8f6f 	isb	sy
 800ae32:	f3bf 8f4f 	dsb	sy
 800ae36:	e7fe      	b.n	800ae36 <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae38:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800ae3c:	f023 0301 	bic.w	r3, r3, #1
 800ae40:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					break;
 800ae44:	e7ae      	b.n	800ada4 <prvProcessReceivedCommands+0x14>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ae46:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800ae4a:	f043 0301 	orr.w	r3, r3, #1
 800ae4e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ae52:	9905      	ldr	r1, [sp, #20]
 800ae54:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ae56:	b131      	cbz	r1, 800ae66 <prvProcessReceivedCommands+0xd6>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ae58:	4603      	mov	r3, r0
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	4401      	add	r1, r0
 800ae5e:	4620      	mov	r0, r4
 800ae60:	f7ff fe0e 	bl	800aa80 <prvInsertTimerInActiveList>
					break;
 800ae64:	e79e      	b.n	800ada4 <prvProcessReceivedCommands+0x14>
 800ae66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae6a:	f383 8811 	msr	BASEPRI, r3
 800ae6e:	f3bf 8f6f 	isb	sy
 800ae72:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ae76:	e7fe      	b.n	800ae76 <prvProcessReceivedCommands+0xe6>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ae78:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800ae7c:	f013 0f02 	tst.w	r3, #2
 800ae80:	d004      	beq.n	800ae8c <prvProcessReceivedCommands+0xfc>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae82:	f023 0301 	bic.w	r3, r3, #1
 800ae86:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
 800ae8a:	e78b      	b.n	800ada4 <prvProcessReceivedCommands+0x14>
							vPortFree( pxTimer );
 800ae8c:	4620      	mov	r0, r4
 800ae8e:	f000 faaf 	bl	800b3f0 <vPortFree>
 800ae92:	e787      	b.n	800ada4 <prvProcessReceivedCommands+0x14>
}
 800ae94:	b008      	add	sp, #32
 800ae96:	bd10      	pop	{r4, pc}
 800ae98:	20001898 	.word	0x20001898

0800ae9c <prvTimerTask>:
{
 800ae9c:	b500      	push	{lr}
 800ae9e:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aea0:	a801      	add	r0, sp, #4
 800aea2:	f7ff fddd 	bl	800aa60 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aea6:	9901      	ldr	r1, [sp, #4]
 800aea8:	f7ff ff38 	bl	800ad1c <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 800aeac:	f7ff ff70 	bl	800ad90 <prvProcessReceivedCommands>
	for( ;; )
 800aeb0:	e7f6      	b.n	800aea0 <prvTimerTask+0x4>
	...

0800aeb4 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800aeb4:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aeba:	4b0d      	ldr	r3, [pc, #52]	; (800aef0 <prvTaskExitError+0x3c>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aec2:	d008      	beq.n	800aed6 <prvTaskExitError+0x22>
 800aec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aec8:	f383 8811 	msr	BASEPRI, r3
 800aecc:	f3bf 8f6f 	isb	sy
 800aed0:	f3bf 8f4f 	dsb	sy
 800aed4:	e7fe      	b.n	800aed4 <prvTaskExitError+0x20>
 800aed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeda:	f383 8811 	msr	BASEPRI, r3
 800aede:	f3bf 8f6f 	isb	sy
 800aee2:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aee6:	9b01      	ldr	r3, [sp, #4]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d0fc      	beq.n	800aee6 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aeec:	b002      	add	sp, #8
 800aeee:	4770      	bx	lr
 800aef0:	20000528 	.word	0x20000528

0800aef4 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aef4:	4808      	ldr	r0, [pc, #32]	; (800af18 <prvPortStartFirstTask+0x24>)
 800aef6:	6800      	ldr	r0, [r0, #0]
 800aef8:	6800      	ldr	r0, [r0, #0]
 800aefa:	f380 8808 	msr	MSP, r0
 800aefe:	f04f 0000 	mov.w	r0, #0
 800af02:	f380 8814 	msr	CONTROL, r0
 800af06:	b662      	cpsie	i
 800af08:	b661      	cpsie	f
 800af0a:	f3bf 8f4f 	dsb	sy
 800af0e:	f3bf 8f6f 	isb	sy
 800af12:	df00      	svc	0
 800af14:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800af16:	0000      	.short	0x0000
 800af18:	e000ed08 	.word	0xe000ed08

0800af1c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800af1c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800af2c <vPortEnableVFP+0x10>
 800af20:	6801      	ldr	r1, [r0, #0]
 800af22:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800af26:	6001      	str	r1, [r0, #0]
 800af28:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800af2a:	0000      	.short	0x0000
 800af2c:	e000ed88 	.word	0xe000ed88

0800af30 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800af30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800af34:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800af38:	f021 0101 	bic.w	r1, r1, #1
 800af3c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800af40:	4b05      	ldr	r3, [pc, #20]	; (800af58 <pxPortInitialiseStack+0x28>)
 800af42:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800af46:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800af4a:	f06f 0302 	mvn.w	r3, #2
 800af4e:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800af52:	3844      	subs	r0, #68	; 0x44
 800af54:	4770      	bx	lr
 800af56:	bf00      	nop
 800af58:	0800aeb5 	.word	0x0800aeb5
 800af5c:	00000000 	.word	0x00000000

0800af60 <SVC_Handler>:
	__asm volatile (
 800af60:	4b07      	ldr	r3, [pc, #28]	; (800af80 <pxCurrentTCBConst2>)
 800af62:	6819      	ldr	r1, [r3, #0]
 800af64:	6808      	ldr	r0, [r1, #0]
 800af66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af6a:	f380 8809 	msr	PSP, r0
 800af6e:	f3bf 8f6f 	isb	sy
 800af72:	f04f 0000 	mov.w	r0, #0
 800af76:	f380 8811 	msr	BASEPRI, r0
 800af7a:	4770      	bx	lr
 800af7c:	f3af 8000 	nop.w

0800af80 <pxCurrentTCBConst2>:
 800af80:	20001278 	.word	0x20001278

0800af84 <vPortEnterCritical>:
 800af84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af88:	f383 8811 	msr	BASEPRI, r3
 800af8c:	f3bf 8f6f 	isb	sy
 800af90:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800af94:	4a0a      	ldr	r2, [pc, #40]	; (800afc0 <vPortEnterCritical+0x3c>)
 800af96:	6813      	ldr	r3, [r2, #0]
 800af98:	3301      	adds	r3, #1
 800af9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800af9c:	2b01      	cmp	r3, #1
 800af9e:	d000      	beq.n	800afa2 <vPortEnterCritical+0x1e>
}
 800afa0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800afa2:	4b08      	ldr	r3, [pc, #32]	; (800afc4 <vPortEnterCritical+0x40>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800afaa:	d0f9      	beq.n	800afa0 <vPortEnterCritical+0x1c>
 800afac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afb0:	f383 8811 	msr	BASEPRI, r3
 800afb4:	f3bf 8f6f 	isb	sy
 800afb8:	f3bf 8f4f 	dsb	sy
 800afbc:	e7fe      	b.n	800afbc <vPortEnterCritical+0x38>
 800afbe:	bf00      	nop
 800afc0:	20000528 	.word	0x20000528
 800afc4:	e000ed04 	.word	0xe000ed04

0800afc8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800afc8:	4b09      	ldr	r3, [pc, #36]	; (800aff0 <vPortExitCritical+0x28>)
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	b943      	cbnz	r3, 800afe0 <vPortExitCritical+0x18>
 800afce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd2:	f383 8811 	msr	BASEPRI, r3
 800afd6:	f3bf 8f6f 	isb	sy
 800afda:	f3bf 8f4f 	dsb	sy
 800afde:	e7fe      	b.n	800afde <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800afe0:	3b01      	subs	r3, #1
 800afe2:	4a03      	ldr	r2, [pc, #12]	; (800aff0 <vPortExitCritical+0x28>)
 800afe4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800afe6:	b90b      	cbnz	r3, 800afec <vPortExitCritical+0x24>
	__asm volatile
 800afe8:	f383 8811 	msr	BASEPRI, r3
}
 800afec:	4770      	bx	lr
 800afee:	bf00      	nop
 800aff0:	20000528 	.word	0x20000528
	...

0800b000 <PendSV_Handler>:
	__asm volatile
 800b000:	f3ef 8009 	mrs	r0, PSP
 800b004:	f3bf 8f6f 	isb	sy
 800b008:	4b15      	ldr	r3, [pc, #84]	; (800b060 <pxCurrentTCBConst>)
 800b00a:	681a      	ldr	r2, [r3, #0]
 800b00c:	f01e 0f10 	tst.w	lr, #16
 800b010:	bf08      	it	eq
 800b012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b01a:	6010      	str	r0, [r2, #0]
 800b01c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b020:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b024:	f380 8811 	msr	BASEPRI, r0
 800b028:	f3bf 8f4f 	dsb	sy
 800b02c:	f3bf 8f6f 	isb	sy
 800b030:	f7ff fba4 	bl	800a77c <vTaskSwitchContext>
 800b034:	f04f 0000 	mov.w	r0, #0
 800b038:	f380 8811 	msr	BASEPRI, r0
 800b03c:	bc09      	pop	{r0, r3}
 800b03e:	6819      	ldr	r1, [r3, #0]
 800b040:	6808      	ldr	r0, [r1, #0]
 800b042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b046:	f01e 0f10 	tst.w	lr, #16
 800b04a:	bf08      	it	eq
 800b04c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b050:	f380 8809 	msr	PSP, r0
 800b054:	f3bf 8f6f 	isb	sy
 800b058:	4770      	bx	lr
 800b05a:	bf00      	nop
 800b05c:	f3af 8000 	nop.w

0800b060 <pxCurrentTCBConst>:
 800b060:	20001278 	.word	0x20001278

0800b064 <xPortSysTickHandler>:
{
 800b064:	b508      	push	{r3, lr}
	__asm volatile
 800b066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b06a:	f383 8811 	msr	BASEPRI, r3
 800b06e:	f3bf 8f6f 	isb	sy
 800b072:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800b076:	f7ff fa51 	bl	800a51c <xTaskIncrementTick>
 800b07a:	b118      	cbz	r0, 800b084 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b07c:	4b03      	ldr	r3, [pc, #12]	; (800b08c <xPortSysTickHandler+0x28>)
 800b07e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b082:	601a      	str	r2, [r3, #0]
	__asm volatile
 800b084:	2300      	movs	r3, #0
 800b086:	f383 8811 	msr	BASEPRI, r3
}
 800b08a:	bd08      	pop	{r3, pc}
 800b08c:	e000ed04 	.word	0xe000ed04

0800b090 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b090:	4a08      	ldr	r2, [pc, #32]	; (800b0b4 <vPortSetupTimerInterrupt+0x24>)
 800b092:	2300      	movs	r3, #0
 800b094:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b096:	4908      	ldr	r1, [pc, #32]	; (800b0b8 <vPortSetupTimerInterrupt+0x28>)
 800b098:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b09a:	4b08      	ldr	r3, [pc, #32]	; (800b0bc <vPortSetupTimerInterrupt+0x2c>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	4908      	ldr	r1, [pc, #32]	; (800b0c0 <vPortSetupTimerInterrupt+0x30>)
 800b0a0:	fba1 1303 	umull	r1, r3, r1, r3
 800b0a4:	099b      	lsrs	r3, r3, #6
 800b0a6:	3b01      	subs	r3, #1
 800b0a8:	4906      	ldr	r1, [pc, #24]	; (800b0c4 <vPortSetupTimerInterrupt+0x34>)
 800b0aa:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b0ac:	2307      	movs	r3, #7
 800b0ae:	6013      	str	r3, [r2, #0]
}
 800b0b0:	4770      	bx	lr
 800b0b2:	bf00      	nop
 800b0b4:	e000e010 	.word	0xe000e010
 800b0b8:	e000e018 	.word	0xe000e018
 800b0bc:	2000051c 	.word	0x2000051c
 800b0c0:	10624dd3 	.word	0x10624dd3
 800b0c4:	e000e014 	.word	0xe000e014

0800b0c8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b0c8:	4b3a      	ldr	r3, [pc, #232]	; (800b1b4 <xPortStartScheduler+0xec>)
 800b0ca:	681a      	ldr	r2, [r3, #0]
 800b0cc:	4b3a      	ldr	r3, [pc, #232]	; (800b1b8 <xPortStartScheduler+0xf0>)
 800b0ce:	429a      	cmp	r2, r3
 800b0d0:	d029      	beq.n	800b126 <xPortStartScheduler+0x5e>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b0d2:	4b38      	ldr	r3, [pc, #224]	; (800b1b4 <xPortStartScheduler+0xec>)
 800b0d4:	681a      	ldr	r2, [r3, #0]
 800b0d6:	4b39      	ldr	r3, [pc, #228]	; (800b1bc <xPortStartScheduler+0xf4>)
 800b0d8:	429a      	cmp	r2, r3
 800b0da:	d02d      	beq.n	800b138 <xPortStartScheduler+0x70>
{
 800b0dc:	b510      	push	{r4, lr}
 800b0de:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b0e0:	4b37      	ldr	r3, [pc, #220]	; (800b1c0 <xPortStartScheduler+0xf8>)
 800b0e2:	781a      	ldrb	r2, [r3, #0]
 800b0e4:	b2d2      	uxtb	r2, r2
 800b0e6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b0e8:	22ff      	movs	r2, #255	; 0xff
 800b0ea:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b0ec:	781b      	ldrb	r3, [r3, #0]
 800b0ee:	b2db      	uxtb	r3, r3
 800b0f0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b0f4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800b0f8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b0fc:	4a31      	ldr	r2, [pc, #196]	; (800b1c4 <xPortStartScheduler+0xfc>)
 800b0fe:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b100:	4b31      	ldr	r3, [pc, #196]	; (800b1c8 <xPortStartScheduler+0x100>)
 800b102:	2207      	movs	r2, #7
 800b104:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b106:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800b10a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b10e:	d01c      	beq.n	800b14a <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
 800b110:	4a2d      	ldr	r2, [pc, #180]	; (800b1c8 <xPortStartScheduler+0x100>)
 800b112:	6813      	ldr	r3, [r2, #0]
 800b114:	3b01      	subs	r3, #1
 800b116:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b118:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800b11c:	005b      	lsls	r3, r3, #1
 800b11e:	b2db      	uxtb	r3, r3
 800b120:	f88d 3003 	strb.w	r3, [sp, #3]
 800b124:	e7ef      	b.n	800b106 <xPortStartScheduler+0x3e>
	__asm volatile
 800b126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b12a:	f383 8811 	msr	BASEPRI, r3
 800b12e:	f3bf 8f6f 	isb	sy
 800b132:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b136:	e7fe      	b.n	800b136 <xPortStartScheduler+0x6e>
 800b138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b13c:	f383 8811 	msr	BASEPRI, r3
 800b140:	f3bf 8f6f 	isb	sy
 800b144:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b148:	e7fe      	b.n	800b148 <xPortStartScheduler+0x80>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b14a:	4b1f      	ldr	r3, [pc, #124]	; (800b1c8 <xPortStartScheduler+0x100>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	2b03      	cmp	r3, #3
 800b150:	d008      	beq.n	800b164 <xPortStartScheduler+0x9c>
 800b152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b156:	f383 8811 	msr	BASEPRI, r3
 800b15a:	f3bf 8f6f 	isb	sy
 800b15e:	f3bf 8f4f 	dsb	sy
 800b162:	e7fe      	b.n	800b162 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b164:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b166:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b16a:	4a17      	ldr	r2, [pc, #92]	; (800b1c8 <xPortStartScheduler+0x100>)
 800b16c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b16e:	9b01      	ldr	r3, [sp, #4]
 800b170:	b2db      	uxtb	r3, r3
 800b172:	4a13      	ldr	r2, [pc, #76]	; (800b1c0 <xPortStartScheduler+0xf8>)
 800b174:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b176:	4b15      	ldr	r3, [pc, #84]	; (800b1cc <xPortStartScheduler+0x104>)
 800b178:	681a      	ldr	r2, [r3, #0]
 800b17a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800b17e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b180:	681a      	ldr	r2, [r3, #0]
 800b182:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800b186:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 800b188:	f7ff ff82 	bl	800b090 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800b18c:	2400      	movs	r4, #0
 800b18e:	4b10      	ldr	r3, [pc, #64]	; (800b1d0 <xPortStartScheduler+0x108>)
 800b190:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 800b192:	f7ff fec3 	bl	800af1c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b196:	4a0f      	ldr	r2, [pc, #60]	; (800b1d4 <xPortStartScheduler+0x10c>)
 800b198:	6813      	ldr	r3, [r2, #0]
 800b19a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b19e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 800b1a0:	f7ff fea8 	bl	800aef4 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800b1a4:	f7ff faea 	bl	800a77c <vTaskSwitchContext>
	prvTaskExitError();
 800b1a8:	f7ff fe84 	bl	800aeb4 <prvTaskExitError>
}
 800b1ac:	4620      	mov	r0, r4
 800b1ae:	b002      	add	sp, #8
 800b1b0:	bd10      	pop	{r4, pc}
 800b1b2:	bf00      	nop
 800b1b4:	e000ed00 	.word	0xe000ed00
 800b1b8:	410fc271 	.word	0x410fc271
 800b1bc:	410fc270 	.word	0x410fc270
 800b1c0:	e000e400 	.word	0xe000e400
 800b1c4:	200018a0 	.word	0x200018a0
 800b1c8:	200018a4 	.word	0x200018a4
 800b1cc:	e000ed20 	.word	0xe000ed20
 800b1d0:	20000528 	.word	0x20000528
 800b1d4:	e000ef34 	.word	0xe000ef34

0800b1d8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b1d8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b1dc:	2b0f      	cmp	r3, #15
 800b1de:	d90f      	bls.n	800b200 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b1e0:	4a10      	ldr	r2, [pc, #64]	; (800b224 <vPortValidateInterruptPriority+0x4c>)
 800b1e2:	5c9b      	ldrb	r3, [r3, r2]
 800b1e4:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b1e6:	4a10      	ldr	r2, [pc, #64]	; (800b228 <vPortValidateInterruptPriority+0x50>)
 800b1e8:	7812      	ldrb	r2, [r2, #0]
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d908      	bls.n	800b200 <vPortValidateInterruptPriority+0x28>
 800b1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f2:	f383 8811 	msr	BASEPRI, r3
 800b1f6:	f3bf 8f6f 	isb	sy
 800b1fa:	f3bf 8f4f 	dsb	sy
 800b1fe:	e7fe      	b.n	800b1fe <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b200:	4b0a      	ldr	r3, [pc, #40]	; (800b22c <vPortValidateInterruptPriority+0x54>)
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b208:	4a09      	ldr	r2, [pc, #36]	; (800b230 <vPortValidateInterruptPriority+0x58>)
 800b20a:	6812      	ldr	r2, [r2, #0]
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d908      	bls.n	800b222 <vPortValidateInterruptPriority+0x4a>
 800b210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b214:	f383 8811 	msr	BASEPRI, r3
 800b218:	f3bf 8f6f 	isb	sy
 800b21c:	f3bf 8f4f 	dsb	sy
 800b220:	e7fe      	b.n	800b220 <vPortValidateInterruptPriority+0x48>
	}
 800b222:	4770      	bx	lr
 800b224:	e000e3f0 	.word	0xe000e3f0
 800b228:	200018a0 	.word	0x200018a0
 800b22c:	e000ed0c 	.word	0xe000ed0c
 800b230:	200018a4 	.word	0x200018a4

0800b234 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b234:	4a13      	ldr	r2, [pc, #76]	; (800b284 <prvHeapInit+0x50>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b236:	f012 0f07 	tst.w	r2, #7
 800b23a:	d01f      	beq.n	800b27c <prvHeapInit+0x48>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b23c:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b23e:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b242:	f5c1 633b 	rsb	r3, r1, #2992	; 0xbb0
 800b246:	3308      	adds	r3, #8
 800b248:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b24a:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b24c:	480e      	ldr	r0, [pc, #56]	; (800b288 <prvHeapInit+0x54>)
 800b24e:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b250:	2100      	movs	r1, #0
 800b252:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b254:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800b256:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b258:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 800b25c:	480b      	ldr	r0, [pc, #44]	; (800b28c <prvHeapInit+0x58>)
 800b25e:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 800b260:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b262:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b264:	1a99      	subs	r1, r3, r2
 800b266:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b268:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b26a:	4b09      	ldr	r3, [pc, #36]	; (800b290 <prvHeapInit+0x5c>)
 800b26c:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b26e:	4b09      	ldr	r3, [pc, #36]	; (800b294 <prvHeapInit+0x60>)
 800b270:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b272:	4b09      	ldr	r3, [pc, #36]	; (800b298 <prvHeapInit+0x64>)
 800b274:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b278:	601a      	str	r2, [r3, #0]
}
 800b27a:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b27c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800b280:	e7e4      	b.n	800b24c <prvHeapInit+0x18>
 800b282:	bf00      	nop
 800b284:	200018ac 	.word	0x200018ac
 800b288:	20002478 	.word	0x20002478
 800b28c:	200018a8 	.word	0x200018a8
 800b290:	2000246c 	.word	0x2000246c
 800b294:	20002468 	.word	0x20002468
 800b298:	20002464 	.word	0x20002464

0800b29c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b29c:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b29e:	4b13      	ldr	r3, [pc, #76]	; (800b2ec <prvInsertBlockIntoFreeList+0x50>)
 800b2a0:	461a      	mov	r2, r3
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	4283      	cmp	r3, r0
 800b2a6:	d3fb      	bcc.n	800b2a0 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b2a8:	6851      	ldr	r1, [r2, #4]
 800b2aa:	1854      	adds	r4, r2, r1
 800b2ac:	4284      	cmp	r4, r0
 800b2ae:	d00a      	beq.n	800b2c6 <prvInsertBlockIntoFreeList+0x2a>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b2b0:	6841      	ldr	r1, [r0, #4]
 800b2b2:	1844      	adds	r4, r0, r1
 800b2b4:	42a3      	cmp	r3, r4
 800b2b6:	d00b      	beq.n	800b2d0 <prvInsertBlockIntoFreeList+0x34>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b2b8:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b2ba:	4290      	cmp	r0, r2
 800b2bc:	d000      	beq.n	800b2c0 <prvInsertBlockIntoFreeList+0x24>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b2be:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2c4:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b2c6:	6840      	ldr	r0, [r0, #4]
 800b2c8:	4401      	add	r1, r0
 800b2ca:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 800b2cc:	4610      	mov	r0, r2
 800b2ce:	e7ef      	b.n	800b2b0 <prvInsertBlockIntoFreeList+0x14>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b2d0:	4c07      	ldr	r4, [pc, #28]	; (800b2f0 <prvInsertBlockIntoFreeList+0x54>)
 800b2d2:	6824      	ldr	r4, [r4, #0]
 800b2d4:	42a3      	cmp	r3, r4
 800b2d6:	d006      	beq.n	800b2e6 <prvInsertBlockIntoFreeList+0x4a>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b2d8:	685b      	ldr	r3, [r3, #4]
 800b2da:	4419      	add	r1, r3
 800b2dc:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b2de:	6813      	ldr	r3, [r2, #0]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	6003      	str	r3, [r0, #0]
 800b2e4:	e7e9      	b.n	800b2ba <prvInsertBlockIntoFreeList+0x1e>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b2e6:	6004      	str	r4, [r0, #0]
 800b2e8:	e7e7      	b.n	800b2ba <prvInsertBlockIntoFreeList+0x1e>
 800b2ea:	bf00      	nop
 800b2ec:	20002478 	.word	0x20002478
 800b2f0:	200018a8 	.word	0x200018a8

0800b2f4 <pvPortMalloc>:
{
 800b2f4:	b570      	push	{r4, r5, r6, lr}
 800b2f6:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800b2f8:	f7ff f902 	bl	800a500 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800b2fc:	4b36      	ldr	r3, [pc, #216]	; (800b3d8 <pvPortMalloc+0xe4>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	b1a3      	cbz	r3, 800b32c <pvPortMalloc+0x38>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b302:	4b36      	ldr	r3, [pc, #216]	; (800b3dc <pvPortMalloc+0xe8>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	421c      	tst	r4, r3
 800b308:	d14e      	bne.n	800b3a8 <pvPortMalloc+0xb4>
			if( xWantedSize > 0 )
 800b30a:	b134      	cbz	r4, 800b31a <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
 800b30c:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b30e:	f014 0f07 	tst.w	r4, #7
 800b312:	d002      	beq.n	800b31a <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b314:	f024 0407 	bic.w	r4, r4, #7
 800b318:	3408      	adds	r4, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b31a:	2c00      	cmp	r4, #0
 800b31c:	d046      	beq.n	800b3ac <pvPortMalloc+0xb8>
 800b31e:	4b30      	ldr	r3, [pc, #192]	; (800b3e0 <pvPortMalloc+0xec>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	42a3      	cmp	r3, r4
 800b324:	d351      	bcc.n	800b3ca <pvPortMalloc+0xd6>
				pxBlock = xStart.pxNextFreeBlock;
 800b326:	4b2f      	ldr	r3, [pc, #188]	; (800b3e4 <pvPortMalloc+0xf0>)
 800b328:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b32a:	e004      	b.n	800b336 <pvPortMalloc+0x42>
			prvHeapInit();
 800b32c:	f7ff ff82 	bl	800b234 <prvHeapInit>
 800b330:	e7e7      	b.n	800b302 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 800b332:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 800b334:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b336:	686a      	ldr	r2, [r5, #4]
 800b338:	42a2      	cmp	r2, r4
 800b33a:	d202      	bcs.n	800b342 <pvPortMalloc+0x4e>
 800b33c:	682a      	ldr	r2, [r5, #0]
 800b33e:	2a00      	cmp	r2, #0
 800b340:	d1f7      	bne.n	800b332 <pvPortMalloc+0x3e>
				if( pxBlock != pxEnd )
 800b342:	4a25      	ldr	r2, [pc, #148]	; (800b3d8 <pvPortMalloc+0xe4>)
 800b344:	6812      	ldr	r2, [r2, #0]
 800b346:	42aa      	cmp	r2, r5
 800b348:	d041      	beq.n	800b3ce <pvPortMalloc+0xda>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b34a:	681e      	ldr	r6, [r3, #0]
 800b34c:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b34e:	682a      	ldr	r2, [r5, #0]
 800b350:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b352:	686b      	ldr	r3, [r5, #4]
 800b354:	1b1b      	subs	r3, r3, r4
 800b356:	2b10      	cmp	r3, #16
 800b358:	d910      	bls.n	800b37c <pvPortMalloc+0x88>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b35a:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b35c:	f010 0f07 	tst.w	r0, #7
 800b360:	d008      	beq.n	800b374 <pvPortMalloc+0x80>
 800b362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b366:	f383 8811 	msr	BASEPRI, r3
 800b36a:	f3bf 8f6f 	isb	sy
 800b36e:	f3bf 8f4f 	dsb	sy
 800b372:	e7fe      	b.n	800b372 <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b374:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b376:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b378:	f7ff ff90 	bl	800b29c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b37c:	686a      	ldr	r2, [r5, #4]
 800b37e:	4918      	ldr	r1, [pc, #96]	; (800b3e0 <pvPortMalloc+0xec>)
 800b380:	680b      	ldr	r3, [r1, #0]
 800b382:	1a9b      	subs	r3, r3, r2
 800b384:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b386:	4918      	ldr	r1, [pc, #96]	; (800b3e8 <pvPortMalloc+0xf4>)
 800b388:	6809      	ldr	r1, [r1, #0]
 800b38a:	428b      	cmp	r3, r1
 800b38c:	d201      	bcs.n	800b392 <pvPortMalloc+0x9e>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b38e:	4916      	ldr	r1, [pc, #88]	; (800b3e8 <pvPortMalloc+0xf4>)
 800b390:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b392:	4b12      	ldr	r3, [pc, #72]	; (800b3dc <pvPortMalloc+0xe8>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	4313      	orrs	r3, r2
 800b398:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b39a:	2300      	movs	r3, #0
 800b39c:	602b      	str	r3, [r5, #0]
					xNumberOfSuccessfulAllocations++;
 800b39e:	4a13      	ldr	r2, [pc, #76]	; (800b3ec <pvPortMalloc+0xf8>)
 800b3a0:	6813      	ldr	r3, [r2, #0]
 800b3a2:	3301      	adds	r3, #1
 800b3a4:	6013      	str	r3, [r2, #0]
 800b3a6:	e002      	b.n	800b3ae <pvPortMalloc+0xba>
void *pvReturn = NULL;
 800b3a8:	2600      	movs	r6, #0
 800b3aa:	e000      	b.n	800b3ae <pvPortMalloc+0xba>
 800b3ac:	2600      	movs	r6, #0
	( void ) xTaskResumeAll();
 800b3ae:	f7ff f943 	bl	800a638 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b3b2:	f016 0f07 	tst.w	r6, #7
 800b3b6:	d00c      	beq.n	800b3d2 <pvPortMalloc+0xde>
 800b3b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3bc:	f383 8811 	msr	BASEPRI, r3
 800b3c0:	f3bf 8f6f 	isb	sy
 800b3c4:	f3bf 8f4f 	dsb	sy
 800b3c8:	e7fe      	b.n	800b3c8 <pvPortMalloc+0xd4>
void *pvReturn = NULL;
 800b3ca:	2600      	movs	r6, #0
 800b3cc:	e7ef      	b.n	800b3ae <pvPortMalloc+0xba>
 800b3ce:	2600      	movs	r6, #0
 800b3d0:	e7ed      	b.n	800b3ae <pvPortMalloc+0xba>
}
 800b3d2:	4630      	mov	r0, r6
 800b3d4:	bd70      	pop	{r4, r5, r6, pc}
 800b3d6:	bf00      	nop
 800b3d8:	200018a8 	.word	0x200018a8
 800b3dc:	20002464 	.word	0x20002464
 800b3e0:	20002468 	.word	0x20002468
 800b3e4:	20002478 	.word	0x20002478
 800b3e8:	2000246c 	.word	0x2000246c
 800b3ec:	20002470 	.word	0x20002470

0800b3f0 <vPortFree>:
	if( pv != NULL )
 800b3f0:	2800      	cmp	r0, #0
 800b3f2:	d034      	beq.n	800b45e <vPortFree+0x6e>
{
 800b3f4:	b538      	push	{r3, r4, r5, lr}
 800b3f6:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 800b3f8:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b3fc:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800b400:	4a17      	ldr	r2, [pc, #92]	; (800b460 <vPortFree+0x70>)
 800b402:	6812      	ldr	r2, [r2, #0]
 800b404:	4213      	tst	r3, r2
 800b406:	d108      	bne.n	800b41a <vPortFree+0x2a>
 800b408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b40c:	f383 8811 	msr	BASEPRI, r3
 800b410:	f3bf 8f6f 	isb	sy
 800b414:	f3bf 8f4f 	dsb	sy
 800b418:	e7fe      	b.n	800b418 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b41a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800b41e:	b141      	cbz	r1, 800b432 <vPortFree+0x42>
 800b420:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b424:	f383 8811 	msr	BASEPRI, r3
 800b428:	f3bf 8f6f 	isb	sy
 800b42c:	f3bf 8f4f 	dsb	sy
 800b430:	e7fe      	b.n	800b430 <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b432:	ea23 0302 	bic.w	r3, r3, r2
 800b436:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800b43a:	f7ff f861 	bl	800a500 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b43e:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800b442:	4a08      	ldr	r2, [pc, #32]	; (800b464 <vPortFree+0x74>)
 800b444:	6813      	ldr	r3, [r2, #0]
 800b446:	440b      	add	r3, r1
 800b448:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b44a:	4628      	mov	r0, r5
 800b44c:	f7ff ff26 	bl	800b29c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b450:	4a05      	ldr	r2, [pc, #20]	; (800b468 <vPortFree+0x78>)
 800b452:	6813      	ldr	r3, [r2, #0]
 800b454:	3301      	adds	r3, #1
 800b456:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 800b458:	f7ff f8ee 	bl	800a638 <xTaskResumeAll>
}
 800b45c:	bd38      	pop	{r3, r4, r5, pc}
 800b45e:	4770      	bx	lr
 800b460:	20002464 	.word	0x20002464
 800b464:	20002468 	.word	0x20002468
 800b468:	20002474 	.word	0x20002474

0800b46c <__errno>:
 800b46c:	4b01      	ldr	r3, [pc, #4]	; (800b474 <__errno+0x8>)
 800b46e:	6818      	ldr	r0, [r3, #0]
 800b470:	4770      	bx	lr
 800b472:	bf00      	nop
 800b474:	2000052c 	.word	0x2000052c

0800b478 <__libc_init_array>:
 800b478:	b570      	push	{r4, r5, r6, lr}
 800b47a:	4d0d      	ldr	r5, [pc, #52]	; (800b4b0 <__libc_init_array+0x38>)
 800b47c:	4c0d      	ldr	r4, [pc, #52]	; (800b4b4 <__libc_init_array+0x3c>)
 800b47e:	1b64      	subs	r4, r4, r5
 800b480:	10a4      	asrs	r4, r4, #2
 800b482:	2600      	movs	r6, #0
 800b484:	42a6      	cmp	r6, r4
 800b486:	d109      	bne.n	800b49c <__libc_init_array+0x24>
 800b488:	4d0b      	ldr	r5, [pc, #44]	; (800b4b8 <__libc_init_array+0x40>)
 800b48a:	4c0c      	ldr	r4, [pc, #48]	; (800b4bc <__libc_init_array+0x44>)
 800b48c:	f004 fdd8 	bl	8010040 <_init>
 800b490:	1b64      	subs	r4, r4, r5
 800b492:	10a4      	asrs	r4, r4, #2
 800b494:	2600      	movs	r6, #0
 800b496:	42a6      	cmp	r6, r4
 800b498:	d105      	bne.n	800b4a6 <__libc_init_array+0x2e>
 800b49a:	bd70      	pop	{r4, r5, r6, pc}
 800b49c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b4a0:	4798      	blx	r3
 800b4a2:	3601      	adds	r6, #1
 800b4a4:	e7ee      	b.n	800b484 <__libc_init_array+0xc>
 800b4a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b4aa:	4798      	blx	r3
 800b4ac:	3601      	adds	r6, #1
 800b4ae:	e7f2      	b.n	800b496 <__libc_init_array+0x1e>
 800b4b0:	08010a00 	.word	0x08010a00
 800b4b4:	08010a00 	.word	0x08010a00
 800b4b8:	08010a00 	.word	0x08010a00
 800b4bc:	08010a04 	.word	0x08010a04

0800b4c0 <memcpy>:
 800b4c0:	440a      	add	r2, r1
 800b4c2:	4291      	cmp	r1, r2
 800b4c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b4c8:	d100      	bne.n	800b4cc <memcpy+0xc>
 800b4ca:	4770      	bx	lr
 800b4cc:	b510      	push	{r4, lr}
 800b4ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b4d6:	4291      	cmp	r1, r2
 800b4d8:	d1f9      	bne.n	800b4ce <memcpy+0xe>
 800b4da:	bd10      	pop	{r4, pc}

0800b4dc <memset>:
 800b4dc:	4402      	add	r2, r0
 800b4de:	4603      	mov	r3, r0
 800b4e0:	4293      	cmp	r3, r2
 800b4e2:	d100      	bne.n	800b4e6 <memset+0xa>
 800b4e4:	4770      	bx	lr
 800b4e6:	f803 1b01 	strb.w	r1, [r3], #1
 800b4ea:	e7f9      	b.n	800b4e0 <memset+0x4>

0800b4ec <__cvt>:
 800b4ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4f0:	ec55 4b10 	vmov	r4, r5, d0
 800b4f4:	2d00      	cmp	r5, #0
 800b4f6:	460e      	mov	r6, r1
 800b4f8:	4619      	mov	r1, r3
 800b4fa:	462b      	mov	r3, r5
 800b4fc:	bfbb      	ittet	lt
 800b4fe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b502:	461d      	movlt	r5, r3
 800b504:	2300      	movge	r3, #0
 800b506:	232d      	movlt	r3, #45	; 0x2d
 800b508:	700b      	strb	r3, [r1, #0]
 800b50a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b50c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b510:	4691      	mov	r9, r2
 800b512:	f023 0820 	bic.w	r8, r3, #32
 800b516:	bfbc      	itt	lt
 800b518:	4622      	movlt	r2, r4
 800b51a:	4614      	movlt	r4, r2
 800b51c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b520:	d005      	beq.n	800b52e <__cvt+0x42>
 800b522:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b526:	d100      	bne.n	800b52a <__cvt+0x3e>
 800b528:	3601      	adds	r6, #1
 800b52a:	2102      	movs	r1, #2
 800b52c:	e000      	b.n	800b530 <__cvt+0x44>
 800b52e:	2103      	movs	r1, #3
 800b530:	ab03      	add	r3, sp, #12
 800b532:	9301      	str	r3, [sp, #4]
 800b534:	ab02      	add	r3, sp, #8
 800b536:	9300      	str	r3, [sp, #0]
 800b538:	ec45 4b10 	vmov	d0, r4, r5
 800b53c:	4653      	mov	r3, sl
 800b53e:	4632      	mov	r2, r6
 800b540:	f002 f83a 	bl	800d5b8 <_dtoa_r>
 800b544:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b548:	4607      	mov	r7, r0
 800b54a:	d102      	bne.n	800b552 <__cvt+0x66>
 800b54c:	f019 0f01 	tst.w	r9, #1
 800b550:	d022      	beq.n	800b598 <__cvt+0xac>
 800b552:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b556:	eb07 0906 	add.w	r9, r7, r6
 800b55a:	d110      	bne.n	800b57e <__cvt+0x92>
 800b55c:	783b      	ldrb	r3, [r7, #0]
 800b55e:	2b30      	cmp	r3, #48	; 0x30
 800b560:	d10a      	bne.n	800b578 <__cvt+0x8c>
 800b562:	2200      	movs	r2, #0
 800b564:	2300      	movs	r3, #0
 800b566:	4620      	mov	r0, r4
 800b568:	4629      	mov	r1, r5
 800b56a:	f7f5 faad 	bl	8000ac8 <__aeabi_dcmpeq>
 800b56e:	b918      	cbnz	r0, 800b578 <__cvt+0x8c>
 800b570:	f1c6 0601 	rsb	r6, r6, #1
 800b574:	f8ca 6000 	str.w	r6, [sl]
 800b578:	f8da 3000 	ldr.w	r3, [sl]
 800b57c:	4499      	add	r9, r3
 800b57e:	2200      	movs	r2, #0
 800b580:	2300      	movs	r3, #0
 800b582:	4620      	mov	r0, r4
 800b584:	4629      	mov	r1, r5
 800b586:	f7f5 fa9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b58a:	b108      	cbz	r0, 800b590 <__cvt+0xa4>
 800b58c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b590:	2230      	movs	r2, #48	; 0x30
 800b592:	9b03      	ldr	r3, [sp, #12]
 800b594:	454b      	cmp	r3, r9
 800b596:	d307      	bcc.n	800b5a8 <__cvt+0xbc>
 800b598:	9b03      	ldr	r3, [sp, #12]
 800b59a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b59c:	1bdb      	subs	r3, r3, r7
 800b59e:	4638      	mov	r0, r7
 800b5a0:	6013      	str	r3, [r2, #0]
 800b5a2:	b004      	add	sp, #16
 800b5a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5a8:	1c59      	adds	r1, r3, #1
 800b5aa:	9103      	str	r1, [sp, #12]
 800b5ac:	701a      	strb	r2, [r3, #0]
 800b5ae:	e7f0      	b.n	800b592 <__cvt+0xa6>

0800b5b0 <__exponent>:
 800b5b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	2900      	cmp	r1, #0
 800b5b6:	bfb8      	it	lt
 800b5b8:	4249      	neglt	r1, r1
 800b5ba:	f803 2b02 	strb.w	r2, [r3], #2
 800b5be:	bfb4      	ite	lt
 800b5c0:	222d      	movlt	r2, #45	; 0x2d
 800b5c2:	222b      	movge	r2, #43	; 0x2b
 800b5c4:	2909      	cmp	r1, #9
 800b5c6:	7042      	strb	r2, [r0, #1]
 800b5c8:	dd2a      	ble.n	800b620 <__exponent+0x70>
 800b5ca:	f10d 0407 	add.w	r4, sp, #7
 800b5ce:	46a4      	mov	ip, r4
 800b5d0:	270a      	movs	r7, #10
 800b5d2:	46a6      	mov	lr, r4
 800b5d4:	460a      	mov	r2, r1
 800b5d6:	fb91 f6f7 	sdiv	r6, r1, r7
 800b5da:	fb07 1516 	mls	r5, r7, r6, r1
 800b5de:	3530      	adds	r5, #48	; 0x30
 800b5e0:	2a63      	cmp	r2, #99	; 0x63
 800b5e2:	f104 34ff 	add.w	r4, r4, #4294967295
 800b5e6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b5ea:	4631      	mov	r1, r6
 800b5ec:	dcf1      	bgt.n	800b5d2 <__exponent+0x22>
 800b5ee:	3130      	adds	r1, #48	; 0x30
 800b5f0:	f1ae 0502 	sub.w	r5, lr, #2
 800b5f4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b5f8:	1c44      	adds	r4, r0, #1
 800b5fa:	4629      	mov	r1, r5
 800b5fc:	4561      	cmp	r1, ip
 800b5fe:	d30a      	bcc.n	800b616 <__exponent+0x66>
 800b600:	f10d 0209 	add.w	r2, sp, #9
 800b604:	eba2 020e 	sub.w	r2, r2, lr
 800b608:	4565      	cmp	r5, ip
 800b60a:	bf88      	it	hi
 800b60c:	2200      	movhi	r2, #0
 800b60e:	4413      	add	r3, r2
 800b610:	1a18      	subs	r0, r3, r0
 800b612:	b003      	add	sp, #12
 800b614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b616:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b61a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b61e:	e7ed      	b.n	800b5fc <__exponent+0x4c>
 800b620:	2330      	movs	r3, #48	; 0x30
 800b622:	3130      	adds	r1, #48	; 0x30
 800b624:	7083      	strb	r3, [r0, #2]
 800b626:	70c1      	strb	r1, [r0, #3]
 800b628:	1d03      	adds	r3, r0, #4
 800b62a:	e7f1      	b.n	800b610 <__exponent+0x60>

0800b62c <_printf_float>:
 800b62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b630:	ed2d 8b02 	vpush	{d8}
 800b634:	b08d      	sub	sp, #52	; 0x34
 800b636:	460c      	mov	r4, r1
 800b638:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b63c:	4616      	mov	r6, r2
 800b63e:	461f      	mov	r7, r3
 800b640:	4605      	mov	r5, r0
 800b642:	f003 fadd 	bl	800ec00 <_localeconv_r>
 800b646:	f8d0 a000 	ldr.w	sl, [r0]
 800b64a:	4650      	mov	r0, sl
 800b64c:	f7f4 fdc0 	bl	80001d0 <strlen>
 800b650:	2300      	movs	r3, #0
 800b652:	930a      	str	r3, [sp, #40]	; 0x28
 800b654:	6823      	ldr	r3, [r4, #0]
 800b656:	9305      	str	r3, [sp, #20]
 800b658:	f8d8 3000 	ldr.w	r3, [r8]
 800b65c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b660:	3307      	adds	r3, #7
 800b662:	f023 0307 	bic.w	r3, r3, #7
 800b666:	f103 0208 	add.w	r2, r3, #8
 800b66a:	f8c8 2000 	str.w	r2, [r8]
 800b66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b672:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b676:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b67a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b67e:	9307      	str	r3, [sp, #28]
 800b680:	f8cd 8018 	str.w	r8, [sp, #24]
 800b684:	ee08 0a10 	vmov	s16, r0
 800b688:	4b9f      	ldr	r3, [pc, #636]	; (800b908 <_printf_float+0x2dc>)
 800b68a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b68e:	f04f 32ff 	mov.w	r2, #4294967295
 800b692:	f7f5 fa4b 	bl	8000b2c <__aeabi_dcmpun>
 800b696:	bb88      	cbnz	r0, 800b6fc <_printf_float+0xd0>
 800b698:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b69c:	4b9a      	ldr	r3, [pc, #616]	; (800b908 <_printf_float+0x2dc>)
 800b69e:	f04f 32ff 	mov.w	r2, #4294967295
 800b6a2:	f7f5 fa25 	bl	8000af0 <__aeabi_dcmple>
 800b6a6:	bb48      	cbnz	r0, 800b6fc <_printf_float+0xd0>
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	4640      	mov	r0, r8
 800b6ae:	4649      	mov	r1, r9
 800b6b0:	f7f5 fa14 	bl	8000adc <__aeabi_dcmplt>
 800b6b4:	b110      	cbz	r0, 800b6bc <_printf_float+0x90>
 800b6b6:	232d      	movs	r3, #45	; 0x2d
 800b6b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6bc:	4b93      	ldr	r3, [pc, #588]	; (800b90c <_printf_float+0x2e0>)
 800b6be:	4894      	ldr	r0, [pc, #592]	; (800b910 <_printf_float+0x2e4>)
 800b6c0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b6c4:	bf94      	ite	ls
 800b6c6:	4698      	movls	r8, r3
 800b6c8:	4680      	movhi	r8, r0
 800b6ca:	2303      	movs	r3, #3
 800b6cc:	6123      	str	r3, [r4, #16]
 800b6ce:	9b05      	ldr	r3, [sp, #20]
 800b6d0:	f023 0204 	bic.w	r2, r3, #4
 800b6d4:	6022      	str	r2, [r4, #0]
 800b6d6:	f04f 0900 	mov.w	r9, #0
 800b6da:	9700      	str	r7, [sp, #0]
 800b6dc:	4633      	mov	r3, r6
 800b6de:	aa0b      	add	r2, sp, #44	; 0x2c
 800b6e0:	4621      	mov	r1, r4
 800b6e2:	4628      	mov	r0, r5
 800b6e4:	f000 f9d8 	bl	800ba98 <_printf_common>
 800b6e8:	3001      	adds	r0, #1
 800b6ea:	f040 8090 	bne.w	800b80e <_printf_float+0x1e2>
 800b6ee:	f04f 30ff 	mov.w	r0, #4294967295
 800b6f2:	b00d      	add	sp, #52	; 0x34
 800b6f4:	ecbd 8b02 	vpop	{d8}
 800b6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6fc:	4642      	mov	r2, r8
 800b6fe:	464b      	mov	r3, r9
 800b700:	4640      	mov	r0, r8
 800b702:	4649      	mov	r1, r9
 800b704:	f7f5 fa12 	bl	8000b2c <__aeabi_dcmpun>
 800b708:	b140      	cbz	r0, 800b71c <_printf_float+0xf0>
 800b70a:	464b      	mov	r3, r9
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	bfbc      	itt	lt
 800b710:	232d      	movlt	r3, #45	; 0x2d
 800b712:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b716:	487f      	ldr	r0, [pc, #508]	; (800b914 <_printf_float+0x2e8>)
 800b718:	4b7f      	ldr	r3, [pc, #508]	; (800b918 <_printf_float+0x2ec>)
 800b71a:	e7d1      	b.n	800b6c0 <_printf_float+0x94>
 800b71c:	6863      	ldr	r3, [r4, #4]
 800b71e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b722:	9206      	str	r2, [sp, #24]
 800b724:	1c5a      	adds	r2, r3, #1
 800b726:	d13f      	bne.n	800b7a8 <_printf_float+0x17c>
 800b728:	2306      	movs	r3, #6
 800b72a:	6063      	str	r3, [r4, #4]
 800b72c:	9b05      	ldr	r3, [sp, #20]
 800b72e:	6861      	ldr	r1, [r4, #4]
 800b730:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b734:	2300      	movs	r3, #0
 800b736:	9303      	str	r3, [sp, #12]
 800b738:	ab0a      	add	r3, sp, #40	; 0x28
 800b73a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b73e:	ab09      	add	r3, sp, #36	; 0x24
 800b740:	ec49 8b10 	vmov	d0, r8, r9
 800b744:	9300      	str	r3, [sp, #0]
 800b746:	6022      	str	r2, [r4, #0]
 800b748:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b74c:	4628      	mov	r0, r5
 800b74e:	f7ff fecd 	bl	800b4ec <__cvt>
 800b752:	9b06      	ldr	r3, [sp, #24]
 800b754:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b756:	2b47      	cmp	r3, #71	; 0x47
 800b758:	4680      	mov	r8, r0
 800b75a:	d108      	bne.n	800b76e <_printf_float+0x142>
 800b75c:	1cc8      	adds	r0, r1, #3
 800b75e:	db02      	blt.n	800b766 <_printf_float+0x13a>
 800b760:	6863      	ldr	r3, [r4, #4]
 800b762:	4299      	cmp	r1, r3
 800b764:	dd41      	ble.n	800b7ea <_printf_float+0x1be>
 800b766:	f1ab 0b02 	sub.w	fp, fp, #2
 800b76a:	fa5f fb8b 	uxtb.w	fp, fp
 800b76e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b772:	d820      	bhi.n	800b7b6 <_printf_float+0x18a>
 800b774:	3901      	subs	r1, #1
 800b776:	465a      	mov	r2, fp
 800b778:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b77c:	9109      	str	r1, [sp, #36]	; 0x24
 800b77e:	f7ff ff17 	bl	800b5b0 <__exponent>
 800b782:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b784:	1813      	adds	r3, r2, r0
 800b786:	2a01      	cmp	r2, #1
 800b788:	4681      	mov	r9, r0
 800b78a:	6123      	str	r3, [r4, #16]
 800b78c:	dc02      	bgt.n	800b794 <_printf_float+0x168>
 800b78e:	6822      	ldr	r2, [r4, #0]
 800b790:	07d2      	lsls	r2, r2, #31
 800b792:	d501      	bpl.n	800b798 <_printf_float+0x16c>
 800b794:	3301      	adds	r3, #1
 800b796:	6123      	str	r3, [r4, #16]
 800b798:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d09c      	beq.n	800b6da <_printf_float+0xae>
 800b7a0:	232d      	movs	r3, #45	; 0x2d
 800b7a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7a6:	e798      	b.n	800b6da <_printf_float+0xae>
 800b7a8:	9a06      	ldr	r2, [sp, #24]
 800b7aa:	2a47      	cmp	r2, #71	; 0x47
 800b7ac:	d1be      	bne.n	800b72c <_printf_float+0x100>
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d1bc      	bne.n	800b72c <_printf_float+0x100>
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	e7b9      	b.n	800b72a <_printf_float+0xfe>
 800b7b6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b7ba:	d118      	bne.n	800b7ee <_printf_float+0x1c2>
 800b7bc:	2900      	cmp	r1, #0
 800b7be:	6863      	ldr	r3, [r4, #4]
 800b7c0:	dd0b      	ble.n	800b7da <_printf_float+0x1ae>
 800b7c2:	6121      	str	r1, [r4, #16]
 800b7c4:	b913      	cbnz	r3, 800b7cc <_printf_float+0x1a0>
 800b7c6:	6822      	ldr	r2, [r4, #0]
 800b7c8:	07d0      	lsls	r0, r2, #31
 800b7ca:	d502      	bpl.n	800b7d2 <_printf_float+0x1a6>
 800b7cc:	3301      	adds	r3, #1
 800b7ce:	440b      	add	r3, r1
 800b7d0:	6123      	str	r3, [r4, #16]
 800b7d2:	65a1      	str	r1, [r4, #88]	; 0x58
 800b7d4:	f04f 0900 	mov.w	r9, #0
 800b7d8:	e7de      	b.n	800b798 <_printf_float+0x16c>
 800b7da:	b913      	cbnz	r3, 800b7e2 <_printf_float+0x1b6>
 800b7dc:	6822      	ldr	r2, [r4, #0]
 800b7de:	07d2      	lsls	r2, r2, #31
 800b7e0:	d501      	bpl.n	800b7e6 <_printf_float+0x1ba>
 800b7e2:	3302      	adds	r3, #2
 800b7e4:	e7f4      	b.n	800b7d0 <_printf_float+0x1a4>
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	e7f2      	b.n	800b7d0 <_printf_float+0x1a4>
 800b7ea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b7ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7f0:	4299      	cmp	r1, r3
 800b7f2:	db05      	blt.n	800b800 <_printf_float+0x1d4>
 800b7f4:	6823      	ldr	r3, [r4, #0]
 800b7f6:	6121      	str	r1, [r4, #16]
 800b7f8:	07d8      	lsls	r0, r3, #31
 800b7fa:	d5ea      	bpl.n	800b7d2 <_printf_float+0x1a6>
 800b7fc:	1c4b      	adds	r3, r1, #1
 800b7fe:	e7e7      	b.n	800b7d0 <_printf_float+0x1a4>
 800b800:	2900      	cmp	r1, #0
 800b802:	bfd4      	ite	le
 800b804:	f1c1 0202 	rsble	r2, r1, #2
 800b808:	2201      	movgt	r2, #1
 800b80a:	4413      	add	r3, r2
 800b80c:	e7e0      	b.n	800b7d0 <_printf_float+0x1a4>
 800b80e:	6823      	ldr	r3, [r4, #0]
 800b810:	055a      	lsls	r2, r3, #21
 800b812:	d407      	bmi.n	800b824 <_printf_float+0x1f8>
 800b814:	6923      	ldr	r3, [r4, #16]
 800b816:	4642      	mov	r2, r8
 800b818:	4631      	mov	r1, r6
 800b81a:	4628      	mov	r0, r5
 800b81c:	47b8      	blx	r7
 800b81e:	3001      	adds	r0, #1
 800b820:	d12c      	bne.n	800b87c <_printf_float+0x250>
 800b822:	e764      	b.n	800b6ee <_printf_float+0xc2>
 800b824:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b828:	f240 80e0 	bls.w	800b9ec <_printf_float+0x3c0>
 800b82c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b830:	2200      	movs	r2, #0
 800b832:	2300      	movs	r3, #0
 800b834:	f7f5 f948 	bl	8000ac8 <__aeabi_dcmpeq>
 800b838:	2800      	cmp	r0, #0
 800b83a:	d034      	beq.n	800b8a6 <_printf_float+0x27a>
 800b83c:	4a37      	ldr	r2, [pc, #220]	; (800b91c <_printf_float+0x2f0>)
 800b83e:	2301      	movs	r3, #1
 800b840:	4631      	mov	r1, r6
 800b842:	4628      	mov	r0, r5
 800b844:	47b8      	blx	r7
 800b846:	3001      	adds	r0, #1
 800b848:	f43f af51 	beq.w	800b6ee <_printf_float+0xc2>
 800b84c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b850:	429a      	cmp	r2, r3
 800b852:	db02      	blt.n	800b85a <_printf_float+0x22e>
 800b854:	6823      	ldr	r3, [r4, #0]
 800b856:	07d8      	lsls	r0, r3, #31
 800b858:	d510      	bpl.n	800b87c <_printf_float+0x250>
 800b85a:	ee18 3a10 	vmov	r3, s16
 800b85e:	4652      	mov	r2, sl
 800b860:	4631      	mov	r1, r6
 800b862:	4628      	mov	r0, r5
 800b864:	47b8      	blx	r7
 800b866:	3001      	adds	r0, #1
 800b868:	f43f af41 	beq.w	800b6ee <_printf_float+0xc2>
 800b86c:	f04f 0800 	mov.w	r8, #0
 800b870:	f104 091a 	add.w	r9, r4, #26
 800b874:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b876:	3b01      	subs	r3, #1
 800b878:	4543      	cmp	r3, r8
 800b87a:	dc09      	bgt.n	800b890 <_printf_float+0x264>
 800b87c:	6823      	ldr	r3, [r4, #0]
 800b87e:	079b      	lsls	r3, r3, #30
 800b880:	f100 8105 	bmi.w	800ba8e <_printf_float+0x462>
 800b884:	68e0      	ldr	r0, [r4, #12]
 800b886:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b888:	4298      	cmp	r0, r3
 800b88a:	bfb8      	it	lt
 800b88c:	4618      	movlt	r0, r3
 800b88e:	e730      	b.n	800b6f2 <_printf_float+0xc6>
 800b890:	2301      	movs	r3, #1
 800b892:	464a      	mov	r2, r9
 800b894:	4631      	mov	r1, r6
 800b896:	4628      	mov	r0, r5
 800b898:	47b8      	blx	r7
 800b89a:	3001      	adds	r0, #1
 800b89c:	f43f af27 	beq.w	800b6ee <_printf_float+0xc2>
 800b8a0:	f108 0801 	add.w	r8, r8, #1
 800b8a4:	e7e6      	b.n	800b874 <_printf_float+0x248>
 800b8a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	dc39      	bgt.n	800b920 <_printf_float+0x2f4>
 800b8ac:	4a1b      	ldr	r2, [pc, #108]	; (800b91c <_printf_float+0x2f0>)
 800b8ae:	2301      	movs	r3, #1
 800b8b0:	4631      	mov	r1, r6
 800b8b2:	4628      	mov	r0, r5
 800b8b4:	47b8      	blx	r7
 800b8b6:	3001      	adds	r0, #1
 800b8b8:	f43f af19 	beq.w	800b6ee <_printf_float+0xc2>
 800b8bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b8c0:	4313      	orrs	r3, r2
 800b8c2:	d102      	bne.n	800b8ca <_printf_float+0x29e>
 800b8c4:	6823      	ldr	r3, [r4, #0]
 800b8c6:	07d9      	lsls	r1, r3, #31
 800b8c8:	d5d8      	bpl.n	800b87c <_printf_float+0x250>
 800b8ca:	ee18 3a10 	vmov	r3, s16
 800b8ce:	4652      	mov	r2, sl
 800b8d0:	4631      	mov	r1, r6
 800b8d2:	4628      	mov	r0, r5
 800b8d4:	47b8      	blx	r7
 800b8d6:	3001      	adds	r0, #1
 800b8d8:	f43f af09 	beq.w	800b6ee <_printf_float+0xc2>
 800b8dc:	f04f 0900 	mov.w	r9, #0
 800b8e0:	f104 0a1a 	add.w	sl, r4, #26
 800b8e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8e6:	425b      	negs	r3, r3
 800b8e8:	454b      	cmp	r3, r9
 800b8ea:	dc01      	bgt.n	800b8f0 <_printf_float+0x2c4>
 800b8ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8ee:	e792      	b.n	800b816 <_printf_float+0x1ea>
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	4652      	mov	r2, sl
 800b8f4:	4631      	mov	r1, r6
 800b8f6:	4628      	mov	r0, r5
 800b8f8:	47b8      	blx	r7
 800b8fa:	3001      	adds	r0, #1
 800b8fc:	f43f aef7 	beq.w	800b6ee <_printf_float+0xc2>
 800b900:	f109 0901 	add.w	r9, r9, #1
 800b904:	e7ee      	b.n	800b8e4 <_printf_float+0x2b8>
 800b906:	bf00      	nop
 800b908:	7fefffff 	.word	0x7fefffff
 800b90c:	08010540 	.word	0x08010540
 800b910:	08010544 	.word	0x08010544
 800b914:	0801054c 	.word	0x0801054c
 800b918:	08010548 	.word	0x08010548
 800b91c:	08010550 	.word	0x08010550
 800b920:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b922:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b924:	429a      	cmp	r2, r3
 800b926:	bfa8      	it	ge
 800b928:	461a      	movge	r2, r3
 800b92a:	2a00      	cmp	r2, #0
 800b92c:	4691      	mov	r9, r2
 800b92e:	dc37      	bgt.n	800b9a0 <_printf_float+0x374>
 800b930:	f04f 0b00 	mov.w	fp, #0
 800b934:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b938:	f104 021a 	add.w	r2, r4, #26
 800b93c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b93e:	9305      	str	r3, [sp, #20]
 800b940:	eba3 0309 	sub.w	r3, r3, r9
 800b944:	455b      	cmp	r3, fp
 800b946:	dc33      	bgt.n	800b9b0 <_printf_float+0x384>
 800b948:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b94c:	429a      	cmp	r2, r3
 800b94e:	db3b      	blt.n	800b9c8 <_printf_float+0x39c>
 800b950:	6823      	ldr	r3, [r4, #0]
 800b952:	07da      	lsls	r2, r3, #31
 800b954:	d438      	bmi.n	800b9c8 <_printf_float+0x39c>
 800b956:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b958:	9b05      	ldr	r3, [sp, #20]
 800b95a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b95c:	1ad3      	subs	r3, r2, r3
 800b95e:	eba2 0901 	sub.w	r9, r2, r1
 800b962:	4599      	cmp	r9, r3
 800b964:	bfa8      	it	ge
 800b966:	4699      	movge	r9, r3
 800b968:	f1b9 0f00 	cmp.w	r9, #0
 800b96c:	dc35      	bgt.n	800b9da <_printf_float+0x3ae>
 800b96e:	f04f 0800 	mov.w	r8, #0
 800b972:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b976:	f104 0a1a 	add.w	sl, r4, #26
 800b97a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b97e:	1a9b      	subs	r3, r3, r2
 800b980:	eba3 0309 	sub.w	r3, r3, r9
 800b984:	4543      	cmp	r3, r8
 800b986:	f77f af79 	ble.w	800b87c <_printf_float+0x250>
 800b98a:	2301      	movs	r3, #1
 800b98c:	4652      	mov	r2, sl
 800b98e:	4631      	mov	r1, r6
 800b990:	4628      	mov	r0, r5
 800b992:	47b8      	blx	r7
 800b994:	3001      	adds	r0, #1
 800b996:	f43f aeaa 	beq.w	800b6ee <_printf_float+0xc2>
 800b99a:	f108 0801 	add.w	r8, r8, #1
 800b99e:	e7ec      	b.n	800b97a <_printf_float+0x34e>
 800b9a0:	4613      	mov	r3, r2
 800b9a2:	4631      	mov	r1, r6
 800b9a4:	4642      	mov	r2, r8
 800b9a6:	4628      	mov	r0, r5
 800b9a8:	47b8      	blx	r7
 800b9aa:	3001      	adds	r0, #1
 800b9ac:	d1c0      	bne.n	800b930 <_printf_float+0x304>
 800b9ae:	e69e      	b.n	800b6ee <_printf_float+0xc2>
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	4631      	mov	r1, r6
 800b9b4:	4628      	mov	r0, r5
 800b9b6:	9205      	str	r2, [sp, #20]
 800b9b8:	47b8      	blx	r7
 800b9ba:	3001      	adds	r0, #1
 800b9bc:	f43f ae97 	beq.w	800b6ee <_printf_float+0xc2>
 800b9c0:	9a05      	ldr	r2, [sp, #20]
 800b9c2:	f10b 0b01 	add.w	fp, fp, #1
 800b9c6:	e7b9      	b.n	800b93c <_printf_float+0x310>
 800b9c8:	ee18 3a10 	vmov	r3, s16
 800b9cc:	4652      	mov	r2, sl
 800b9ce:	4631      	mov	r1, r6
 800b9d0:	4628      	mov	r0, r5
 800b9d2:	47b8      	blx	r7
 800b9d4:	3001      	adds	r0, #1
 800b9d6:	d1be      	bne.n	800b956 <_printf_float+0x32a>
 800b9d8:	e689      	b.n	800b6ee <_printf_float+0xc2>
 800b9da:	9a05      	ldr	r2, [sp, #20]
 800b9dc:	464b      	mov	r3, r9
 800b9de:	4442      	add	r2, r8
 800b9e0:	4631      	mov	r1, r6
 800b9e2:	4628      	mov	r0, r5
 800b9e4:	47b8      	blx	r7
 800b9e6:	3001      	adds	r0, #1
 800b9e8:	d1c1      	bne.n	800b96e <_printf_float+0x342>
 800b9ea:	e680      	b.n	800b6ee <_printf_float+0xc2>
 800b9ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b9ee:	2a01      	cmp	r2, #1
 800b9f0:	dc01      	bgt.n	800b9f6 <_printf_float+0x3ca>
 800b9f2:	07db      	lsls	r3, r3, #31
 800b9f4:	d538      	bpl.n	800ba68 <_printf_float+0x43c>
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	4642      	mov	r2, r8
 800b9fa:	4631      	mov	r1, r6
 800b9fc:	4628      	mov	r0, r5
 800b9fe:	47b8      	blx	r7
 800ba00:	3001      	adds	r0, #1
 800ba02:	f43f ae74 	beq.w	800b6ee <_printf_float+0xc2>
 800ba06:	ee18 3a10 	vmov	r3, s16
 800ba0a:	4652      	mov	r2, sl
 800ba0c:	4631      	mov	r1, r6
 800ba0e:	4628      	mov	r0, r5
 800ba10:	47b8      	blx	r7
 800ba12:	3001      	adds	r0, #1
 800ba14:	f43f ae6b 	beq.w	800b6ee <_printf_float+0xc2>
 800ba18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	2300      	movs	r3, #0
 800ba20:	f7f5 f852 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba24:	b9d8      	cbnz	r0, 800ba5e <_printf_float+0x432>
 800ba26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba28:	f108 0201 	add.w	r2, r8, #1
 800ba2c:	3b01      	subs	r3, #1
 800ba2e:	4631      	mov	r1, r6
 800ba30:	4628      	mov	r0, r5
 800ba32:	47b8      	blx	r7
 800ba34:	3001      	adds	r0, #1
 800ba36:	d10e      	bne.n	800ba56 <_printf_float+0x42a>
 800ba38:	e659      	b.n	800b6ee <_printf_float+0xc2>
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	4652      	mov	r2, sl
 800ba3e:	4631      	mov	r1, r6
 800ba40:	4628      	mov	r0, r5
 800ba42:	47b8      	blx	r7
 800ba44:	3001      	adds	r0, #1
 800ba46:	f43f ae52 	beq.w	800b6ee <_printf_float+0xc2>
 800ba4a:	f108 0801 	add.w	r8, r8, #1
 800ba4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba50:	3b01      	subs	r3, #1
 800ba52:	4543      	cmp	r3, r8
 800ba54:	dcf1      	bgt.n	800ba3a <_printf_float+0x40e>
 800ba56:	464b      	mov	r3, r9
 800ba58:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ba5c:	e6dc      	b.n	800b818 <_printf_float+0x1ec>
 800ba5e:	f04f 0800 	mov.w	r8, #0
 800ba62:	f104 0a1a 	add.w	sl, r4, #26
 800ba66:	e7f2      	b.n	800ba4e <_printf_float+0x422>
 800ba68:	2301      	movs	r3, #1
 800ba6a:	4642      	mov	r2, r8
 800ba6c:	e7df      	b.n	800ba2e <_printf_float+0x402>
 800ba6e:	2301      	movs	r3, #1
 800ba70:	464a      	mov	r2, r9
 800ba72:	4631      	mov	r1, r6
 800ba74:	4628      	mov	r0, r5
 800ba76:	47b8      	blx	r7
 800ba78:	3001      	adds	r0, #1
 800ba7a:	f43f ae38 	beq.w	800b6ee <_printf_float+0xc2>
 800ba7e:	f108 0801 	add.w	r8, r8, #1
 800ba82:	68e3      	ldr	r3, [r4, #12]
 800ba84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ba86:	1a5b      	subs	r3, r3, r1
 800ba88:	4543      	cmp	r3, r8
 800ba8a:	dcf0      	bgt.n	800ba6e <_printf_float+0x442>
 800ba8c:	e6fa      	b.n	800b884 <_printf_float+0x258>
 800ba8e:	f04f 0800 	mov.w	r8, #0
 800ba92:	f104 0919 	add.w	r9, r4, #25
 800ba96:	e7f4      	b.n	800ba82 <_printf_float+0x456>

0800ba98 <_printf_common>:
 800ba98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba9c:	4616      	mov	r6, r2
 800ba9e:	4699      	mov	r9, r3
 800baa0:	688a      	ldr	r2, [r1, #8]
 800baa2:	690b      	ldr	r3, [r1, #16]
 800baa4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800baa8:	4293      	cmp	r3, r2
 800baaa:	bfb8      	it	lt
 800baac:	4613      	movlt	r3, r2
 800baae:	6033      	str	r3, [r6, #0]
 800bab0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bab4:	4607      	mov	r7, r0
 800bab6:	460c      	mov	r4, r1
 800bab8:	b10a      	cbz	r2, 800babe <_printf_common+0x26>
 800baba:	3301      	adds	r3, #1
 800babc:	6033      	str	r3, [r6, #0]
 800babe:	6823      	ldr	r3, [r4, #0]
 800bac0:	0699      	lsls	r1, r3, #26
 800bac2:	bf42      	ittt	mi
 800bac4:	6833      	ldrmi	r3, [r6, #0]
 800bac6:	3302      	addmi	r3, #2
 800bac8:	6033      	strmi	r3, [r6, #0]
 800baca:	6825      	ldr	r5, [r4, #0]
 800bacc:	f015 0506 	ands.w	r5, r5, #6
 800bad0:	d106      	bne.n	800bae0 <_printf_common+0x48>
 800bad2:	f104 0a19 	add.w	sl, r4, #25
 800bad6:	68e3      	ldr	r3, [r4, #12]
 800bad8:	6832      	ldr	r2, [r6, #0]
 800bada:	1a9b      	subs	r3, r3, r2
 800badc:	42ab      	cmp	r3, r5
 800bade:	dc26      	bgt.n	800bb2e <_printf_common+0x96>
 800bae0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bae4:	1e13      	subs	r3, r2, #0
 800bae6:	6822      	ldr	r2, [r4, #0]
 800bae8:	bf18      	it	ne
 800baea:	2301      	movne	r3, #1
 800baec:	0692      	lsls	r2, r2, #26
 800baee:	d42b      	bmi.n	800bb48 <_printf_common+0xb0>
 800baf0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800baf4:	4649      	mov	r1, r9
 800baf6:	4638      	mov	r0, r7
 800baf8:	47c0      	blx	r8
 800bafa:	3001      	adds	r0, #1
 800bafc:	d01e      	beq.n	800bb3c <_printf_common+0xa4>
 800bafe:	6823      	ldr	r3, [r4, #0]
 800bb00:	68e5      	ldr	r5, [r4, #12]
 800bb02:	6832      	ldr	r2, [r6, #0]
 800bb04:	f003 0306 	and.w	r3, r3, #6
 800bb08:	2b04      	cmp	r3, #4
 800bb0a:	bf08      	it	eq
 800bb0c:	1aad      	subeq	r5, r5, r2
 800bb0e:	68a3      	ldr	r3, [r4, #8]
 800bb10:	6922      	ldr	r2, [r4, #16]
 800bb12:	bf0c      	ite	eq
 800bb14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb18:	2500      	movne	r5, #0
 800bb1a:	4293      	cmp	r3, r2
 800bb1c:	bfc4      	itt	gt
 800bb1e:	1a9b      	subgt	r3, r3, r2
 800bb20:	18ed      	addgt	r5, r5, r3
 800bb22:	2600      	movs	r6, #0
 800bb24:	341a      	adds	r4, #26
 800bb26:	42b5      	cmp	r5, r6
 800bb28:	d11a      	bne.n	800bb60 <_printf_common+0xc8>
 800bb2a:	2000      	movs	r0, #0
 800bb2c:	e008      	b.n	800bb40 <_printf_common+0xa8>
 800bb2e:	2301      	movs	r3, #1
 800bb30:	4652      	mov	r2, sl
 800bb32:	4649      	mov	r1, r9
 800bb34:	4638      	mov	r0, r7
 800bb36:	47c0      	blx	r8
 800bb38:	3001      	adds	r0, #1
 800bb3a:	d103      	bne.n	800bb44 <_printf_common+0xac>
 800bb3c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb44:	3501      	adds	r5, #1
 800bb46:	e7c6      	b.n	800bad6 <_printf_common+0x3e>
 800bb48:	18e1      	adds	r1, r4, r3
 800bb4a:	1c5a      	adds	r2, r3, #1
 800bb4c:	2030      	movs	r0, #48	; 0x30
 800bb4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bb52:	4422      	add	r2, r4
 800bb54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bb58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bb5c:	3302      	adds	r3, #2
 800bb5e:	e7c7      	b.n	800baf0 <_printf_common+0x58>
 800bb60:	2301      	movs	r3, #1
 800bb62:	4622      	mov	r2, r4
 800bb64:	4649      	mov	r1, r9
 800bb66:	4638      	mov	r0, r7
 800bb68:	47c0      	blx	r8
 800bb6a:	3001      	adds	r0, #1
 800bb6c:	d0e6      	beq.n	800bb3c <_printf_common+0xa4>
 800bb6e:	3601      	adds	r6, #1
 800bb70:	e7d9      	b.n	800bb26 <_printf_common+0x8e>
	...

0800bb74 <_printf_i>:
 800bb74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb78:	460c      	mov	r4, r1
 800bb7a:	4691      	mov	r9, r2
 800bb7c:	7e27      	ldrb	r7, [r4, #24]
 800bb7e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bb80:	2f78      	cmp	r7, #120	; 0x78
 800bb82:	4680      	mov	r8, r0
 800bb84:	469a      	mov	sl, r3
 800bb86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bb8a:	d807      	bhi.n	800bb9c <_printf_i+0x28>
 800bb8c:	2f62      	cmp	r7, #98	; 0x62
 800bb8e:	d80a      	bhi.n	800bba6 <_printf_i+0x32>
 800bb90:	2f00      	cmp	r7, #0
 800bb92:	f000 80d8 	beq.w	800bd46 <_printf_i+0x1d2>
 800bb96:	2f58      	cmp	r7, #88	; 0x58
 800bb98:	f000 80a3 	beq.w	800bce2 <_printf_i+0x16e>
 800bb9c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bba0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bba4:	e03a      	b.n	800bc1c <_printf_i+0xa8>
 800bba6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bbaa:	2b15      	cmp	r3, #21
 800bbac:	d8f6      	bhi.n	800bb9c <_printf_i+0x28>
 800bbae:	a001      	add	r0, pc, #4	; (adr r0, 800bbb4 <_printf_i+0x40>)
 800bbb0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800bbb4:	0800bc0d 	.word	0x0800bc0d
 800bbb8:	0800bc21 	.word	0x0800bc21
 800bbbc:	0800bb9d 	.word	0x0800bb9d
 800bbc0:	0800bb9d 	.word	0x0800bb9d
 800bbc4:	0800bb9d 	.word	0x0800bb9d
 800bbc8:	0800bb9d 	.word	0x0800bb9d
 800bbcc:	0800bc21 	.word	0x0800bc21
 800bbd0:	0800bb9d 	.word	0x0800bb9d
 800bbd4:	0800bb9d 	.word	0x0800bb9d
 800bbd8:	0800bb9d 	.word	0x0800bb9d
 800bbdc:	0800bb9d 	.word	0x0800bb9d
 800bbe0:	0800bd2d 	.word	0x0800bd2d
 800bbe4:	0800bc51 	.word	0x0800bc51
 800bbe8:	0800bd0f 	.word	0x0800bd0f
 800bbec:	0800bb9d 	.word	0x0800bb9d
 800bbf0:	0800bb9d 	.word	0x0800bb9d
 800bbf4:	0800bd4f 	.word	0x0800bd4f
 800bbf8:	0800bb9d 	.word	0x0800bb9d
 800bbfc:	0800bc51 	.word	0x0800bc51
 800bc00:	0800bb9d 	.word	0x0800bb9d
 800bc04:	0800bb9d 	.word	0x0800bb9d
 800bc08:	0800bd17 	.word	0x0800bd17
 800bc0c:	680b      	ldr	r3, [r1, #0]
 800bc0e:	1d1a      	adds	r2, r3, #4
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	600a      	str	r2, [r1, #0]
 800bc14:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bc18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	e0a3      	b.n	800bd68 <_printf_i+0x1f4>
 800bc20:	6825      	ldr	r5, [r4, #0]
 800bc22:	6808      	ldr	r0, [r1, #0]
 800bc24:	062e      	lsls	r6, r5, #24
 800bc26:	f100 0304 	add.w	r3, r0, #4
 800bc2a:	d50a      	bpl.n	800bc42 <_printf_i+0xce>
 800bc2c:	6805      	ldr	r5, [r0, #0]
 800bc2e:	600b      	str	r3, [r1, #0]
 800bc30:	2d00      	cmp	r5, #0
 800bc32:	da03      	bge.n	800bc3c <_printf_i+0xc8>
 800bc34:	232d      	movs	r3, #45	; 0x2d
 800bc36:	426d      	negs	r5, r5
 800bc38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc3c:	485e      	ldr	r0, [pc, #376]	; (800bdb8 <_printf_i+0x244>)
 800bc3e:	230a      	movs	r3, #10
 800bc40:	e019      	b.n	800bc76 <_printf_i+0x102>
 800bc42:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bc46:	6805      	ldr	r5, [r0, #0]
 800bc48:	600b      	str	r3, [r1, #0]
 800bc4a:	bf18      	it	ne
 800bc4c:	b22d      	sxthne	r5, r5
 800bc4e:	e7ef      	b.n	800bc30 <_printf_i+0xbc>
 800bc50:	680b      	ldr	r3, [r1, #0]
 800bc52:	6825      	ldr	r5, [r4, #0]
 800bc54:	1d18      	adds	r0, r3, #4
 800bc56:	6008      	str	r0, [r1, #0]
 800bc58:	0628      	lsls	r0, r5, #24
 800bc5a:	d501      	bpl.n	800bc60 <_printf_i+0xec>
 800bc5c:	681d      	ldr	r5, [r3, #0]
 800bc5e:	e002      	b.n	800bc66 <_printf_i+0xf2>
 800bc60:	0669      	lsls	r1, r5, #25
 800bc62:	d5fb      	bpl.n	800bc5c <_printf_i+0xe8>
 800bc64:	881d      	ldrh	r5, [r3, #0]
 800bc66:	4854      	ldr	r0, [pc, #336]	; (800bdb8 <_printf_i+0x244>)
 800bc68:	2f6f      	cmp	r7, #111	; 0x6f
 800bc6a:	bf0c      	ite	eq
 800bc6c:	2308      	moveq	r3, #8
 800bc6e:	230a      	movne	r3, #10
 800bc70:	2100      	movs	r1, #0
 800bc72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bc76:	6866      	ldr	r6, [r4, #4]
 800bc78:	60a6      	str	r6, [r4, #8]
 800bc7a:	2e00      	cmp	r6, #0
 800bc7c:	bfa2      	ittt	ge
 800bc7e:	6821      	ldrge	r1, [r4, #0]
 800bc80:	f021 0104 	bicge.w	r1, r1, #4
 800bc84:	6021      	strge	r1, [r4, #0]
 800bc86:	b90d      	cbnz	r5, 800bc8c <_printf_i+0x118>
 800bc88:	2e00      	cmp	r6, #0
 800bc8a:	d04d      	beq.n	800bd28 <_printf_i+0x1b4>
 800bc8c:	4616      	mov	r6, r2
 800bc8e:	fbb5 f1f3 	udiv	r1, r5, r3
 800bc92:	fb03 5711 	mls	r7, r3, r1, r5
 800bc96:	5dc7      	ldrb	r7, [r0, r7]
 800bc98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bc9c:	462f      	mov	r7, r5
 800bc9e:	42bb      	cmp	r3, r7
 800bca0:	460d      	mov	r5, r1
 800bca2:	d9f4      	bls.n	800bc8e <_printf_i+0x11a>
 800bca4:	2b08      	cmp	r3, #8
 800bca6:	d10b      	bne.n	800bcc0 <_printf_i+0x14c>
 800bca8:	6823      	ldr	r3, [r4, #0]
 800bcaa:	07df      	lsls	r7, r3, #31
 800bcac:	d508      	bpl.n	800bcc0 <_printf_i+0x14c>
 800bcae:	6923      	ldr	r3, [r4, #16]
 800bcb0:	6861      	ldr	r1, [r4, #4]
 800bcb2:	4299      	cmp	r1, r3
 800bcb4:	bfde      	ittt	le
 800bcb6:	2330      	movle	r3, #48	; 0x30
 800bcb8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bcbc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bcc0:	1b92      	subs	r2, r2, r6
 800bcc2:	6122      	str	r2, [r4, #16]
 800bcc4:	f8cd a000 	str.w	sl, [sp]
 800bcc8:	464b      	mov	r3, r9
 800bcca:	aa03      	add	r2, sp, #12
 800bccc:	4621      	mov	r1, r4
 800bcce:	4640      	mov	r0, r8
 800bcd0:	f7ff fee2 	bl	800ba98 <_printf_common>
 800bcd4:	3001      	adds	r0, #1
 800bcd6:	d14c      	bne.n	800bd72 <_printf_i+0x1fe>
 800bcd8:	f04f 30ff 	mov.w	r0, #4294967295
 800bcdc:	b004      	add	sp, #16
 800bcde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bce2:	4835      	ldr	r0, [pc, #212]	; (800bdb8 <_printf_i+0x244>)
 800bce4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bce8:	6823      	ldr	r3, [r4, #0]
 800bcea:	680e      	ldr	r6, [r1, #0]
 800bcec:	061f      	lsls	r7, r3, #24
 800bcee:	f856 5b04 	ldr.w	r5, [r6], #4
 800bcf2:	600e      	str	r6, [r1, #0]
 800bcf4:	d514      	bpl.n	800bd20 <_printf_i+0x1ac>
 800bcf6:	07d9      	lsls	r1, r3, #31
 800bcf8:	bf44      	itt	mi
 800bcfa:	f043 0320 	orrmi.w	r3, r3, #32
 800bcfe:	6023      	strmi	r3, [r4, #0]
 800bd00:	b91d      	cbnz	r5, 800bd0a <_printf_i+0x196>
 800bd02:	6823      	ldr	r3, [r4, #0]
 800bd04:	f023 0320 	bic.w	r3, r3, #32
 800bd08:	6023      	str	r3, [r4, #0]
 800bd0a:	2310      	movs	r3, #16
 800bd0c:	e7b0      	b.n	800bc70 <_printf_i+0xfc>
 800bd0e:	6823      	ldr	r3, [r4, #0]
 800bd10:	f043 0320 	orr.w	r3, r3, #32
 800bd14:	6023      	str	r3, [r4, #0]
 800bd16:	2378      	movs	r3, #120	; 0x78
 800bd18:	4828      	ldr	r0, [pc, #160]	; (800bdbc <_printf_i+0x248>)
 800bd1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bd1e:	e7e3      	b.n	800bce8 <_printf_i+0x174>
 800bd20:	065e      	lsls	r6, r3, #25
 800bd22:	bf48      	it	mi
 800bd24:	b2ad      	uxthmi	r5, r5
 800bd26:	e7e6      	b.n	800bcf6 <_printf_i+0x182>
 800bd28:	4616      	mov	r6, r2
 800bd2a:	e7bb      	b.n	800bca4 <_printf_i+0x130>
 800bd2c:	680b      	ldr	r3, [r1, #0]
 800bd2e:	6826      	ldr	r6, [r4, #0]
 800bd30:	6960      	ldr	r0, [r4, #20]
 800bd32:	1d1d      	adds	r5, r3, #4
 800bd34:	600d      	str	r5, [r1, #0]
 800bd36:	0635      	lsls	r5, r6, #24
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	d501      	bpl.n	800bd40 <_printf_i+0x1cc>
 800bd3c:	6018      	str	r0, [r3, #0]
 800bd3e:	e002      	b.n	800bd46 <_printf_i+0x1d2>
 800bd40:	0671      	lsls	r1, r6, #25
 800bd42:	d5fb      	bpl.n	800bd3c <_printf_i+0x1c8>
 800bd44:	8018      	strh	r0, [r3, #0]
 800bd46:	2300      	movs	r3, #0
 800bd48:	6123      	str	r3, [r4, #16]
 800bd4a:	4616      	mov	r6, r2
 800bd4c:	e7ba      	b.n	800bcc4 <_printf_i+0x150>
 800bd4e:	680b      	ldr	r3, [r1, #0]
 800bd50:	1d1a      	adds	r2, r3, #4
 800bd52:	600a      	str	r2, [r1, #0]
 800bd54:	681e      	ldr	r6, [r3, #0]
 800bd56:	6862      	ldr	r2, [r4, #4]
 800bd58:	2100      	movs	r1, #0
 800bd5a:	4630      	mov	r0, r6
 800bd5c:	f7f4 fa40 	bl	80001e0 <memchr>
 800bd60:	b108      	cbz	r0, 800bd66 <_printf_i+0x1f2>
 800bd62:	1b80      	subs	r0, r0, r6
 800bd64:	6060      	str	r0, [r4, #4]
 800bd66:	6863      	ldr	r3, [r4, #4]
 800bd68:	6123      	str	r3, [r4, #16]
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd70:	e7a8      	b.n	800bcc4 <_printf_i+0x150>
 800bd72:	6923      	ldr	r3, [r4, #16]
 800bd74:	4632      	mov	r2, r6
 800bd76:	4649      	mov	r1, r9
 800bd78:	4640      	mov	r0, r8
 800bd7a:	47d0      	blx	sl
 800bd7c:	3001      	adds	r0, #1
 800bd7e:	d0ab      	beq.n	800bcd8 <_printf_i+0x164>
 800bd80:	6823      	ldr	r3, [r4, #0]
 800bd82:	079b      	lsls	r3, r3, #30
 800bd84:	d413      	bmi.n	800bdae <_printf_i+0x23a>
 800bd86:	68e0      	ldr	r0, [r4, #12]
 800bd88:	9b03      	ldr	r3, [sp, #12]
 800bd8a:	4298      	cmp	r0, r3
 800bd8c:	bfb8      	it	lt
 800bd8e:	4618      	movlt	r0, r3
 800bd90:	e7a4      	b.n	800bcdc <_printf_i+0x168>
 800bd92:	2301      	movs	r3, #1
 800bd94:	4632      	mov	r2, r6
 800bd96:	4649      	mov	r1, r9
 800bd98:	4640      	mov	r0, r8
 800bd9a:	47d0      	blx	sl
 800bd9c:	3001      	adds	r0, #1
 800bd9e:	d09b      	beq.n	800bcd8 <_printf_i+0x164>
 800bda0:	3501      	adds	r5, #1
 800bda2:	68e3      	ldr	r3, [r4, #12]
 800bda4:	9903      	ldr	r1, [sp, #12]
 800bda6:	1a5b      	subs	r3, r3, r1
 800bda8:	42ab      	cmp	r3, r5
 800bdaa:	dcf2      	bgt.n	800bd92 <_printf_i+0x21e>
 800bdac:	e7eb      	b.n	800bd86 <_printf_i+0x212>
 800bdae:	2500      	movs	r5, #0
 800bdb0:	f104 0619 	add.w	r6, r4, #25
 800bdb4:	e7f5      	b.n	800bda2 <_printf_i+0x22e>
 800bdb6:	bf00      	nop
 800bdb8:	08010552 	.word	0x08010552
 800bdbc:	08010563 	.word	0x08010563

0800bdc0 <_scanf_float>:
 800bdc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdc4:	b087      	sub	sp, #28
 800bdc6:	4617      	mov	r7, r2
 800bdc8:	9303      	str	r3, [sp, #12]
 800bdca:	688b      	ldr	r3, [r1, #8]
 800bdcc:	1e5a      	subs	r2, r3, #1
 800bdce:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800bdd2:	bf83      	ittte	hi
 800bdd4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bdd8:	195b      	addhi	r3, r3, r5
 800bdda:	9302      	strhi	r3, [sp, #8]
 800bddc:	2300      	movls	r3, #0
 800bdde:	bf86      	itte	hi
 800bde0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bde4:	608b      	strhi	r3, [r1, #8]
 800bde6:	9302      	strls	r3, [sp, #8]
 800bde8:	680b      	ldr	r3, [r1, #0]
 800bdea:	468b      	mov	fp, r1
 800bdec:	2500      	movs	r5, #0
 800bdee:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800bdf2:	f84b 3b1c 	str.w	r3, [fp], #28
 800bdf6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bdfa:	4680      	mov	r8, r0
 800bdfc:	460c      	mov	r4, r1
 800bdfe:	465e      	mov	r6, fp
 800be00:	46aa      	mov	sl, r5
 800be02:	46a9      	mov	r9, r5
 800be04:	9501      	str	r5, [sp, #4]
 800be06:	68a2      	ldr	r2, [r4, #8]
 800be08:	b152      	cbz	r2, 800be20 <_scanf_float+0x60>
 800be0a:	683b      	ldr	r3, [r7, #0]
 800be0c:	781b      	ldrb	r3, [r3, #0]
 800be0e:	2b4e      	cmp	r3, #78	; 0x4e
 800be10:	d864      	bhi.n	800bedc <_scanf_float+0x11c>
 800be12:	2b40      	cmp	r3, #64	; 0x40
 800be14:	d83c      	bhi.n	800be90 <_scanf_float+0xd0>
 800be16:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800be1a:	b2c8      	uxtb	r0, r1
 800be1c:	280e      	cmp	r0, #14
 800be1e:	d93a      	bls.n	800be96 <_scanf_float+0xd6>
 800be20:	f1b9 0f00 	cmp.w	r9, #0
 800be24:	d003      	beq.n	800be2e <_scanf_float+0x6e>
 800be26:	6823      	ldr	r3, [r4, #0]
 800be28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800be2c:	6023      	str	r3, [r4, #0]
 800be2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be32:	f1ba 0f01 	cmp.w	sl, #1
 800be36:	f200 8113 	bhi.w	800c060 <_scanf_float+0x2a0>
 800be3a:	455e      	cmp	r6, fp
 800be3c:	f200 8105 	bhi.w	800c04a <_scanf_float+0x28a>
 800be40:	2501      	movs	r5, #1
 800be42:	4628      	mov	r0, r5
 800be44:	b007      	add	sp, #28
 800be46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be4a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800be4e:	2a0d      	cmp	r2, #13
 800be50:	d8e6      	bhi.n	800be20 <_scanf_float+0x60>
 800be52:	a101      	add	r1, pc, #4	; (adr r1, 800be58 <_scanf_float+0x98>)
 800be54:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800be58:	0800bf97 	.word	0x0800bf97
 800be5c:	0800be21 	.word	0x0800be21
 800be60:	0800be21 	.word	0x0800be21
 800be64:	0800be21 	.word	0x0800be21
 800be68:	0800bff7 	.word	0x0800bff7
 800be6c:	0800bfcf 	.word	0x0800bfcf
 800be70:	0800be21 	.word	0x0800be21
 800be74:	0800be21 	.word	0x0800be21
 800be78:	0800bfa5 	.word	0x0800bfa5
 800be7c:	0800be21 	.word	0x0800be21
 800be80:	0800be21 	.word	0x0800be21
 800be84:	0800be21 	.word	0x0800be21
 800be88:	0800be21 	.word	0x0800be21
 800be8c:	0800bf5d 	.word	0x0800bf5d
 800be90:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800be94:	e7db      	b.n	800be4e <_scanf_float+0x8e>
 800be96:	290e      	cmp	r1, #14
 800be98:	d8c2      	bhi.n	800be20 <_scanf_float+0x60>
 800be9a:	a001      	add	r0, pc, #4	; (adr r0, 800bea0 <_scanf_float+0xe0>)
 800be9c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bea0:	0800bf4f 	.word	0x0800bf4f
 800bea4:	0800be21 	.word	0x0800be21
 800bea8:	0800bf4f 	.word	0x0800bf4f
 800beac:	0800bfe3 	.word	0x0800bfe3
 800beb0:	0800be21 	.word	0x0800be21
 800beb4:	0800befd 	.word	0x0800befd
 800beb8:	0800bf39 	.word	0x0800bf39
 800bebc:	0800bf39 	.word	0x0800bf39
 800bec0:	0800bf39 	.word	0x0800bf39
 800bec4:	0800bf39 	.word	0x0800bf39
 800bec8:	0800bf39 	.word	0x0800bf39
 800becc:	0800bf39 	.word	0x0800bf39
 800bed0:	0800bf39 	.word	0x0800bf39
 800bed4:	0800bf39 	.word	0x0800bf39
 800bed8:	0800bf39 	.word	0x0800bf39
 800bedc:	2b6e      	cmp	r3, #110	; 0x6e
 800bede:	d809      	bhi.n	800bef4 <_scanf_float+0x134>
 800bee0:	2b60      	cmp	r3, #96	; 0x60
 800bee2:	d8b2      	bhi.n	800be4a <_scanf_float+0x8a>
 800bee4:	2b54      	cmp	r3, #84	; 0x54
 800bee6:	d077      	beq.n	800bfd8 <_scanf_float+0x218>
 800bee8:	2b59      	cmp	r3, #89	; 0x59
 800beea:	d199      	bne.n	800be20 <_scanf_float+0x60>
 800beec:	2d07      	cmp	r5, #7
 800beee:	d197      	bne.n	800be20 <_scanf_float+0x60>
 800bef0:	2508      	movs	r5, #8
 800bef2:	e029      	b.n	800bf48 <_scanf_float+0x188>
 800bef4:	2b74      	cmp	r3, #116	; 0x74
 800bef6:	d06f      	beq.n	800bfd8 <_scanf_float+0x218>
 800bef8:	2b79      	cmp	r3, #121	; 0x79
 800befa:	e7f6      	b.n	800beea <_scanf_float+0x12a>
 800befc:	6821      	ldr	r1, [r4, #0]
 800befe:	05c8      	lsls	r0, r1, #23
 800bf00:	d51a      	bpl.n	800bf38 <_scanf_float+0x178>
 800bf02:	9b02      	ldr	r3, [sp, #8]
 800bf04:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800bf08:	6021      	str	r1, [r4, #0]
 800bf0a:	f109 0901 	add.w	r9, r9, #1
 800bf0e:	b11b      	cbz	r3, 800bf18 <_scanf_float+0x158>
 800bf10:	3b01      	subs	r3, #1
 800bf12:	3201      	adds	r2, #1
 800bf14:	9302      	str	r3, [sp, #8]
 800bf16:	60a2      	str	r2, [r4, #8]
 800bf18:	68a3      	ldr	r3, [r4, #8]
 800bf1a:	3b01      	subs	r3, #1
 800bf1c:	60a3      	str	r3, [r4, #8]
 800bf1e:	6923      	ldr	r3, [r4, #16]
 800bf20:	3301      	adds	r3, #1
 800bf22:	6123      	str	r3, [r4, #16]
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	3b01      	subs	r3, #1
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	607b      	str	r3, [r7, #4]
 800bf2c:	f340 8084 	ble.w	800c038 <_scanf_float+0x278>
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	3301      	adds	r3, #1
 800bf34:	603b      	str	r3, [r7, #0]
 800bf36:	e766      	b.n	800be06 <_scanf_float+0x46>
 800bf38:	eb1a 0f05 	cmn.w	sl, r5
 800bf3c:	f47f af70 	bne.w	800be20 <_scanf_float+0x60>
 800bf40:	6822      	ldr	r2, [r4, #0]
 800bf42:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800bf46:	6022      	str	r2, [r4, #0]
 800bf48:	f806 3b01 	strb.w	r3, [r6], #1
 800bf4c:	e7e4      	b.n	800bf18 <_scanf_float+0x158>
 800bf4e:	6822      	ldr	r2, [r4, #0]
 800bf50:	0610      	lsls	r0, r2, #24
 800bf52:	f57f af65 	bpl.w	800be20 <_scanf_float+0x60>
 800bf56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bf5a:	e7f4      	b.n	800bf46 <_scanf_float+0x186>
 800bf5c:	f1ba 0f00 	cmp.w	sl, #0
 800bf60:	d10e      	bne.n	800bf80 <_scanf_float+0x1c0>
 800bf62:	f1b9 0f00 	cmp.w	r9, #0
 800bf66:	d10e      	bne.n	800bf86 <_scanf_float+0x1c6>
 800bf68:	6822      	ldr	r2, [r4, #0]
 800bf6a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bf6e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bf72:	d108      	bne.n	800bf86 <_scanf_float+0x1c6>
 800bf74:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bf78:	6022      	str	r2, [r4, #0]
 800bf7a:	f04f 0a01 	mov.w	sl, #1
 800bf7e:	e7e3      	b.n	800bf48 <_scanf_float+0x188>
 800bf80:	f1ba 0f02 	cmp.w	sl, #2
 800bf84:	d055      	beq.n	800c032 <_scanf_float+0x272>
 800bf86:	2d01      	cmp	r5, #1
 800bf88:	d002      	beq.n	800bf90 <_scanf_float+0x1d0>
 800bf8a:	2d04      	cmp	r5, #4
 800bf8c:	f47f af48 	bne.w	800be20 <_scanf_float+0x60>
 800bf90:	3501      	adds	r5, #1
 800bf92:	b2ed      	uxtb	r5, r5
 800bf94:	e7d8      	b.n	800bf48 <_scanf_float+0x188>
 800bf96:	f1ba 0f01 	cmp.w	sl, #1
 800bf9a:	f47f af41 	bne.w	800be20 <_scanf_float+0x60>
 800bf9e:	f04f 0a02 	mov.w	sl, #2
 800bfa2:	e7d1      	b.n	800bf48 <_scanf_float+0x188>
 800bfa4:	b97d      	cbnz	r5, 800bfc6 <_scanf_float+0x206>
 800bfa6:	f1b9 0f00 	cmp.w	r9, #0
 800bfaa:	f47f af3c 	bne.w	800be26 <_scanf_float+0x66>
 800bfae:	6822      	ldr	r2, [r4, #0]
 800bfb0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bfb4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bfb8:	f47f af39 	bne.w	800be2e <_scanf_float+0x6e>
 800bfbc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bfc0:	6022      	str	r2, [r4, #0]
 800bfc2:	2501      	movs	r5, #1
 800bfc4:	e7c0      	b.n	800bf48 <_scanf_float+0x188>
 800bfc6:	2d03      	cmp	r5, #3
 800bfc8:	d0e2      	beq.n	800bf90 <_scanf_float+0x1d0>
 800bfca:	2d05      	cmp	r5, #5
 800bfcc:	e7de      	b.n	800bf8c <_scanf_float+0x1cc>
 800bfce:	2d02      	cmp	r5, #2
 800bfd0:	f47f af26 	bne.w	800be20 <_scanf_float+0x60>
 800bfd4:	2503      	movs	r5, #3
 800bfd6:	e7b7      	b.n	800bf48 <_scanf_float+0x188>
 800bfd8:	2d06      	cmp	r5, #6
 800bfda:	f47f af21 	bne.w	800be20 <_scanf_float+0x60>
 800bfde:	2507      	movs	r5, #7
 800bfe0:	e7b2      	b.n	800bf48 <_scanf_float+0x188>
 800bfe2:	6822      	ldr	r2, [r4, #0]
 800bfe4:	0591      	lsls	r1, r2, #22
 800bfe6:	f57f af1b 	bpl.w	800be20 <_scanf_float+0x60>
 800bfea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800bfee:	6022      	str	r2, [r4, #0]
 800bff0:	f8cd 9004 	str.w	r9, [sp, #4]
 800bff4:	e7a8      	b.n	800bf48 <_scanf_float+0x188>
 800bff6:	6822      	ldr	r2, [r4, #0]
 800bff8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bffc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c000:	d006      	beq.n	800c010 <_scanf_float+0x250>
 800c002:	0550      	lsls	r0, r2, #21
 800c004:	f57f af0c 	bpl.w	800be20 <_scanf_float+0x60>
 800c008:	f1b9 0f00 	cmp.w	r9, #0
 800c00c:	f43f af0f 	beq.w	800be2e <_scanf_float+0x6e>
 800c010:	0591      	lsls	r1, r2, #22
 800c012:	bf58      	it	pl
 800c014:	9901      	ldrpl	r1, [sp, #4]
 800c016:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c01a:	bf58      	it	pl
 800c01c:	eba9 0101 	subpl.w	r1, r9, r1
 800c020:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c024:	bf58      	it	pl
 800c026:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c02a:	6022      	str	r2, [r4, #0]
 800c02c:	f04f 0900 	mov.w	r9, #0
 800c030:	e78a      	b.n	800bf48 <_scanf_float+0x188>
 800c032:	f04f 0a03 	mov.w	sl, #3
 800c036:	e787      	b.n	800bf48 <_scanf_float+0x188>
 800c038:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c03c:	4639      	mov	r1, r7
 800c03e:	4640      	mov	r0, r8
 800c040:	4798      	blx	r3
 800c042:	2800      	cmp	r0, #0
 800c044:	f43f aedf 	beq.w	800be06 <_scanf_float+0x46>
 800c048:	e6ea      	b.n	800be20 <_scanf_float+0x60>
 800c04a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c04e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c052:	463a      	mov	r2, r7
 800c054:	4640      	mov	r0, r8
 800c056:	4798      	blx	r3
 800c058:	6923      	ldr	r3, [r4, #16]
 800c05a:	3b01      	subs	r3, #1
 800c05c:	6123      	str	r3, [r4, #16]
 800c05e:	e6ec      	b.n	800be3a <_scanf_float+0x7a>
 800c060:	1e6b      	subs	r3, r5, #1
 800c062:	2b06      	cmp	r3, #6
 800c064:	d825      	bhi.n	800c0b2 <_scanf_float+0x2f2>
 800c066:	2d02      	cmp	r5, #2
 800c068:	d836      	bhi.n	800c0d8 <_scanf_float+0x318>
 800c06a:	455e      	cmp	r6, fp
 800c06c:	f67f aee8 	bls.w	800be40 <_scanf_float+0x80>
 800c070:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c074:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c078:	463a      	mov	r2, r7
 800c07a:	4640      	mov	r0, r8
 800c07c:	4798      	blx	r3
 800c07e:	6923      	ldr	r3, [r4, #16]
 800c080:	3b01      	subs	r3, #1
 800c082:	6123      	str	r3, [r4, #16]
 800c084:	e7f1      	b.n	800c06a <_scanf_float+0x2aa>
 800c086:	9802      	ldr	r0, [sp, #8]
 800c088:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c08c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c090:	9002      	str	r0, [sp, #8]
 800c092:	463a      	mov	r2, r7
 800c094:	4640      	mov	r0, r8
 800c096:	4798      	blx	r3
 800c098:	6923      	ldr	r3, [r4, #16]
 800c09a:	3b01      	subs	r3, #1
 800c09c:	6123      	str	r3, [r4, #16]
 800c09e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c0a2:	fa5f fa8a 	uxtb.w	sl, sl
 800c0a6:	f1ba 0f02 	cmp.w	sl, #2
 800c0aa:	d1ec      	bne.n	800c086 <_scanf_float+0x2c6>
 800c0ac:	3d03      	subs	r5, #3
 800c0ae:	b2ed      	uxtb	r5, r5
 800c0b0:	1b76      	subs	r6, r6, r5
 800c0b2:	6823      	ldr	r3, [r4, #0]
 800c0b4:	05da      	lsls	r2, r3, #23
 800c0b6:	d52f      	bpl.n	800c118 <_scanf_float+0x358>
 800c0b8:	055b      	lsls	r3, r3, #21
 800c0ba:	d510      	bpl.n	800c0de <_scanf_float+0x31e>
 800c0bc:	455e      	cmp	r6, fp
 800c0be:	f67f aebf 	bls.w	800be40 <_scanf_float+0x80>
 800c0c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c0c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c0ca:	463a      	mov	r2, r7
 800c0cc:	4640      	mov	r0, r8
 800c0ce:	4798      	blx	r3
 800c0d0:	6923      	ldr	r3, [r4, #16]
 800c0d2:	3b01      	subs	r3, #1
 800c0d4:	6123      	str	r3, [r4, #16]
 800c0d6:	e7f1      	b.n	800c0bc <_scanf_float+0x2fc>
 800c0d8:	46aa      	mov	sl, r5
 800c0da:	9602      	str	r6, [sp, #8]
 800c0dc:	e7df      	b.n	800c09e <_scanf_float+0x2de>
 800c0de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c0e2:	6923      	ldr	r3, [r4, #16]
 800c0e4:	2965      	cmp	r1, #101	; 0x65
 800c0e6:	f103 33ff 	add.w	r3, r3, #4294967295
 800c0ea:	f106 35ff 	add.w	r5, r6, #4294967295
 800c0ee:	6123      	str	r3, [r4, #16]
 800c0f0:	d00c      	beq.n	800c10c <_scanf_float+0x34c>
 800c0f2:	2945      	cmp	r1, #69	; 0x45
 800c0f4:	d00a      	beq.n	800c10c <_scanf_float+0x34c>
 800c0f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c0fa:	463a      	mov	r2, r7
 800c0fc:	4640      	mov	r0, r8
 800c0fe:	4798      	blx	r3
 800c100:	6923      	ldr	r3, [r4, #16]
 800c102:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c106:	3b01      	subs	r3, #1
 800c108:	1eb5      	subs	r5, r6, #2
 800c10a:	6123      	str	r3, [r4, #16]
 800c10c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c110:	463a      	mov	r2, r7
 800c112:	4640      	mov	r0, r8
 800c114:	4798      	blx	r3
 800c116:	462e      	mov	r6, r5
 800c118:	6825      	ldr	r5, [r4, #0]
 800c11a:	f015 0510 	ands.w	r5, r5, #16
 800c11e:	d158      	bne.n	800c1d2 <_scanf_float+0x412>
 800c120:	7035      	strb	r5, [r6, #0]
 800c122:	6823      	ldr	r3, [r4, #0]
 800c124:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c128:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c12c:	d11c      	bne.n	800c168 <_scanf_float+0x3a8>
 800c12e:	9b01      	ldr	r3, [sp, #4]
 800c130:	454b      	cmp	r3, r9
 800c132:	eba3 0209 	sub.w	r2, r3, r9
 800c136:	d124      	bne.n	800c182 <_scanf_float+0x3c2>
 800c138:	2200      	movs	r2, #0
 800c13a:	4659      	mov	r1, fp
 800c13c:	4640      	mov	r0, r8
 800c13e:	f001 f845 	bl	800d1cc <_strtod_r>
 800c142:	9b03      	ldr	r3, [sp, #12]
 800c144:	6821      	ldr	r1, [r4, #0]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	f011 0f02 	tst.w	r1, #2
 800c14c:	ec57 6b10 	vmov	r6, r7, d0
 800c150:	f103 0204 	add.w	r2, r3, #4
 800c154:	d020      	beq.n	800c198 <_scanf_float+0x3d8>
 800c156:	9903      	ldr	r1, [sp, #12]
 800c158:	600a      	str	r2, [r1, #0]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	e9c3 6700 	strd	r6, r7, [r3]
 800c160:	68e3      	ldr	r3, [r4, #12]
 800c162:	3301      	adds	r3, #1
 800c164:	60e3      	str	r3, [r4, #12]
 800c166:	e66c      	b.n	800be42 <_scanf_float+0x82>
 800c168:	9b04      	ldr	r3, [sp, #16]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d0e4      	beq.n	800c138 <_scanf_float+0x378>
 800c16e:	9905      	ldr	r1, [sp, #20]
 800c170:	230a      	movs	r3, #10
 800c172:	462a      	mov	r2, r5
 800c174:	3101      	adds	r1, #1
 800c176:	4640      	mov	r0, r8
 800c178:	f001 f8b2 	bl	800d2e0 <_strtol_r>
 800c17c:	9b04      	ldr	r3, [sp, #16]
 800c17e:	9e05      	ldr	r6, [sp, #20]
 800c180:	1ac2      	subs	r2, r0, r3
 800c182:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c186:	429e      	cmp	r6, r3
 800c188:	bf28      	it	cs
 800c18a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c18e:	4912      	ldr	r1, [pc, #72]	; (800c1d8 <_scanf_float+0x418>)
 800c190:	4630      	mov	r0, r6
 800c192:	f000 f9bb 	bl	800c50c <siprintf>
 800c196:	e7cf      	b.n	800c138 <_scanf_float+0x378>
 800c198:	f011 0f04 	tst.w	r1, #4
 800c19c:	9903      	ldr	r1, [sp, #12]
 800c19e:	600a      	str	r2, [r1, #0]
 800c1a0:	d1db      	bne.n	800c15a <_scanf_float+0x39a>
 800c1a2:	f8d3 8000 	ldr.w	r8, [r3]
 800c1a6:	ee10 2a10 	vmov	r2, s0
 800c1aa:	ee10 0a10 	vmov	r0, s0
 800c1ae:	463b      	mov	r3, r7
 800c1b0:	4639      	mov	r1, r7
 800c1b2:	f7f4 fcbb 	bl	8000b2c <__aeabi_dcmpun>
 800c1b6:	b128      	cbz	r0, 800c1c4 <_scanf_float+0x404>
 800c1b8:	4808      	ldr	r0, [pc, #32]	; (800c1dc <_scanf_float+0x41c>)
 800c1ba:	f000 f96d 	bl	800c498 <nanf>
 800c1be:	ed88 0a00 	vstr	s0, [r8]
 800c1c2:	e7cd      	b.n	800c160 <_scanf_float+0x3a0>
 800c1c4:	4630      	mov	r0, r6
 800c1c6:	4639      	mov	r1, r7
 800c1c8:	f7f4 fd0e 	bl	8000be8 <__aeabi_d2f>
 800c1cc:	f8c8 0000 	str.w	r0, [r8]
 800c1d0:	e7c6      	b.n	800c160 <_scanf_float+0x3a0>
 800c1d2:	2500      	movs	r5, #0
 800c1d4:	e635      	b.n	800be42 <_scanf_float+0x82>
 800c1d6:	bf00      	nop
 800c1d8:	08010574 	.word	0x08010574
 800c1dc:	0801060b 	.word	0x0801060b

0800c1e0 <iprintf>:
 800c1e0:	b40f      	push	{r0, r1, r2, r3}
 800c1e2:	4b0a      	ldr	r3, [pc, #40]	; (800c20c <iprintf+0x2c>)
 800c1e4:	b513      	push	{r0, r1, r4, lr}
 800c1e6:	681c      	ldr	r4, [r3, #0]
 800c1e8:	b124      	cbz	r4, 800c1f4 <iprintf+0x14>
 800c1ea:	69a3      	ldr	r3, [r4, #24]
 800c1ec:	b913      	cbnz	r3, 800c1f4 <iprintf+0x14>
 800c1ee:	4620      	mov	r0, r4
 800c1f0:	f002 f8e8 	bl	800e3c4 <__sinit>
 800c1f4:	ab05      	add	r3, sp, #20
 800c1f6:	9a04      	ldr	r2, [sp, #16]
 800c1f8:	68a1      	ldr	r1, [r4, #8]
 800c1fa:	9301      	str	r3, [sp, #4]
 800c1fc:	4620      	mov	r0, r4
 800c1fe:	f003 fc7f 	bl	800fb00 <_vfiprintf_r>
 800c202:	b002      	add	sp, #8
 800c204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c208:	b004      	add	sp, #16
 800c20a:	4770      	bx	lr
 800c20c:	2000052c 	.word	0x2000052c

0800c210 <_puts_r>:
 800c210:	b570      	push	{r4, r5, r6, lr}
 800c212:	460e      	mov	r6, r1
 800c214:	4605      	mov	r5, r0
 800c216:	b118      	cbz	r0, 800c220 <_puts_r+0x10>
 800c218:	6983      	ldr	r3, [r0, #24]
 800c21a:	b90b      	cbnz	r3, 800c220 <_puts_r+0x10>
 800c21c:	f002 f8d2 	bl	800e3c4 <__sinit>
 800c220:	69ab      	ldr	r3, [r5, #24]
 800c222:	68ac      	ldr	r4, [r5, #8]
 800c224:	b913      	cbnz	r3, 800c22c <_puts_r+0x1c>
 800c226:	4628      	mov	r0, r5
 800c228:	f002 f8cc 	bl	800e3c4 <__sinit>
 800c22c:	4b2c      	ldr	r3, [pc, #176]	; (800c2e0 <_puts_r+0xd0>)
 800c22e:	429c      	cmp	r4, r3
 800c230:	d120      	bne.n	800c274 <_puts_r+0x64>
 800c232:	686c      	ldr	r4, [r5, #4]
 800c234:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c236:	07db      	lsls	r3, r3, #31
 800c238:	d405      	bmi.n	800c246 <_puts_r+0x36>
 800c23a:	89a3      	ldrh	r3, [r4, #12]
 800c23c:	0598      	lsls	r0, r3, #22
 800c23e:	d402      	bmi.n	800c246 <_puts_r+0x36>
 800c240:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c242:	f002 fce2 	bl	800ec0a <__retarget_lock_acquire_recursive>
 800c246:	89a3      	ldrh	r3, [r4, #12]
 800c248:	0719      	lsls	r1, r3, #28
 800c24a:	d51d      	bpl.n	800c288 <_puts_r+0x78>
 800c24c:	6923      	ldr	r3, [r4, #16]
 800c24e:	b1db      	cbz	r3, 800c288 <_puts_r+0x78>
 800c250:	3e01      	subs	r6, #1
 800c252:	68a3      	ldr	r3, [r4, #8]
 800c254:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c258:	3b01      	subs	r3, #1
 800c25a:	60a3      	str	r3, [r4, #8]
 800c25c:	bb39      	cbnz	r1, 800c2ae <_puts_r+0x9e>
 800c25e:	2b00      	cmp	r3, #0
 800c260:	da38      	bge.n	800c2d4 <_puts_r+0xc4>
 800c262:	4622      	mov	r2, r4
 800c264:	210a      	movs	r1, #10
 800c266:	4628      	mov	r0, r5
 800c268:	f001 f83c 	bl	800d2e4 <__swbuf_r>
 800c26c:	3001      	adds	r0, #1
 800c26e:	d011      	beq.n	800c294 <_puts_r+0x84>
 800c270:	250a      	movs	r5, #10
 800c272:	e011      	b.n	800c298 <_puts_r+0x88>
 800c274:	4b1b      	ldr	r3, [pc, #108]	; (800c2e4 <_puts_r+0xd4>)
 800c276:	429c      	cmp	r4, r3
 800c278:	d101      	bne.n	800c27e <_puts_r+0x6e>
 800c27a:	68ac      	ldr	r4, [r5, #8]
 800c27c:	e7da      	b.n	800c234 <_puts_r+0x24>
 800c27e:	4b1a      	ldr	r3, [pc, #104]	; (800c2e8 <_puts_r+0xd8>)
 800c280:	429c      	cmp	r4, r3
 800c282:	bf08      	it	eq
 800c284:	68ec      	ldreq	r4, [r5, #12]
 800c286:	e7d5      	b.n	800c234 <_puts_r+0x24>
 800c288:	4621      	mov	r1, r4
 800c28a:	4628      	mov	r0, r5
 800c28c:	f001 f87c 	bl	800d388 <__swsetup_r>
 800c290:	2800      	cmp	r0, #0
 800c292:	d0dd      	beq.n	800c250 <_puts_r+0x40>
 800c294:	f04f 35ff 	mov.w	r5, #4294967295
 800c298:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c29a:	07da      	lsls	r2, r3, #31
 800c29c:	d405      	bmi.n	800c2aa <_puts_r+0x9a>
 800c29e:	89a3      	ldrh	r3, [r4, #12]
 800c2a0:	059b      	lsls	r3, r3, #22
 800c2a2:	d402      	bmi.n	800c2aa <_puts_r+0x9a>
 800c2a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2a6:	f002 fcb1 	bl	800ec0c <__retarget_lock_release_recursive>
 800c2aa:	4628      	mov	r0, r5
 800c2ac:	bd70      	pop	{r4, r5, r6, pc}
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	da04      	bge.n	800c2bc <_puts_r+0xac>
 800c2b2:	69a2      	ldr	r2, [r4, #24]
 800c2b4:	429a      	cmp	r2, r3
 800c2b6:	dc06      	bgt.n	800c2c6 <_puts_r+0xb6>
 800c2b8:	290a      	cmp	r1, #10
 800c2ba:	d004      	beq.n	800c2c6 <_puts_r+0xb6>
 800c2bc:	6823      	ldr	r3, [r4, #0]
 800c2be:	1c5a      	adds	r2, r3, #1
 800c2c0:	6022      	str	r2, [r4, #0]
 800c2c2:	7019      	strb	r1, [r3, #0]
 800c2c4:	e7c5      	b.n	800c252 <_puts_r+0x42>
 800c2c6:	4622      	mov	r2, r4
 800c2c8:	4628      	mov	r0, r5
 800c2ca:	f001 f80b 	bl	800d2e4 <__swbuf_r>
 800c2ce:	3001      	adds	r0, #1
 800c2d0:	d1bf      	bne.n	800c252 <_puts_r+0x42>
 800c2d2:	e7df      	b.n	800c294 <_puts_r+0x84>
 800c2d4:	6823      	ldr	r3, [r4, #0]
 800c2d6:	250a      	movs	r5, #10
 800c2d8:	1c5a      	adds	r2, r3, #1
 800c2da:	6022      	str	r2, [r4, #0]
 800c2dc:	701d      	strb	r5, [r3, #0]
 800c2de:	e7db      	b.n	800c298 <_puts_r+0x88>
 800c2e0:	080107c4 	.word	0x080107c4
 800c2e4:	080107e4 	.word	0x080107e4
 800c2e8:	080107a4 	.word	0x080107a4

0800c2ec <puts>:
 800c2ec:	4b02      	ldr	r3, [pc, #8]	; (800c2f8 <puts+0xc>)
 800c2ee:	4601      	mov	r1, r0
 800c2f0:	6818      	ldr	r0, [r3, #0]
 800c2f2:	f7ff bf8d 	b.w	800c210 <_puts_r>
 800c2f6:	bf00      	nop
 800c2f8:	2000052c 	.word	0x2000052c

0800c2fc <setbuf>:
 800c2fc:	2900      	cmp	r1, #0
 800c2fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c302:	bf0c      	ite	eq
 800c304:	2202      	moveq	r2, #2
 800c306:	2200      	movne	r2, #0
 800c308:	f000 b800 	b.w	800c30c <setvbuf>

0800c30c <setvbuf>:
 800c30c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c310:	461d      	mov	r5, r3
 800c312:	4b5d      	ldr	r3, [pc, #372]	; (800c488 <setvbuf+0x17c>)
 800c314:	681f      	ldr	r7, [r3, #0]
 800c316:	4604      	mov	r4, r0
 800c318:	460e      	mov	r6, r1
 800c31a:	4690      	mov	r8, r2
 800c31c:	b127      	cbz	r7, 800c328 <setvbuf+0x1c>
 800c31e:	69bb      	ldr	r3, [r7, #24]
 800c320:	b913      	cbnz	r3, 800c328 <setvbuf+0x1c>
 800c322:	4638      	mov	r0, r7
 800c324:	f002 f84e 	bl	800e3c4 <__sinit>
 800c328:	4b58      	ldr	r3, [pc, #352]	; (800c48c <setvbuf+0x180>)
 800c32a:	429c      	cmp	r4, r3
 800c32c:	d167      	bne.n	800c3fe <setvbuf+0xf2>
 800c32e:	687c      	ldr	r4, [r7, #4]
 800c330:	f1b8 0f02 	cmp.w	r8, #2
 800c334:	d006      	beq.n	800c344 <setvbuf+0x38>
 800c336:	f1b8 0f01 	cmp.w	r8, #1
 800c33a:	f200 809f 	bhi.w	800c47c <setvbuf+0x170>
 800c33e:	2d00      	cmp	r5, #0
 800c340:	f2c0 809c 	blt.w	800c47c <setvbuf+0x170>
 800c344:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c346:	07db      	lsls	r3, r3, #31
 800c348:	d405      	bmi.n	800c356 <setvbuf+0x4a>
 800c34a:	89a3      	ldrh	r3, [r4, #12]
 800c34c:	0598      	lsls	r0, r3, #22
 800c34e:	d402      	bmi.n	800c356 <setvbuf+0x4a>
 800c350:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c352:	f002 fc5a 	bl	800ec0a <__retarget_lock_acquire_recursive>
 800c356:	4621      	mov	r1, r4
 800c358:	4638      	mov	r0, r7
 800c35a:	f001 ff9f 	bl	800e29c <_fflush_r>
 800c35e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c360:	b141      	cbz	r1, 800c374 <setvbuf+0x68>
 800c362:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c366:	4299      	cmp	r1, r3
 800c368:	d002      	beq.n	800c370 <setvbuf+0x64>
 800c36a:	4638      	mov	r0, r7
 800c36c:	f003 f998 	bl	800f6a0 <_free_r>
 800c370:	2300      	movs	r3, #0
 800c372:	6363      	str	r3, [r4, #52]	; 0x34
 800c374:	2300      	movs	r3, #0
 800c376:	61a3      	str	r3, [r4, #24]
 800c378:	6063      	str	r3, [r4, #4]
 800c37a:	89a3      	ldrh	r3, [r4, #12]
 800c37c:	0619      	lsls	r1, r3, #24
 800c37e:	d503      	bpl.n	800c388 <setvbuf+0x7c>
 800c380:	6921      	ldr	r1, [r4, #16]
 800c382:	4638      	mov	r0, r7
 800c384:	f003 f98c 	bl	800f6a0 <_free_r>
 800c388:	89a3      	ldrh	r3, [r4, #12]
 800c38a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800c38e:	f023 0303 	bic.w	r3, r3, #3
 800c392:	f1b8 0f02 	cmp.w	r8, #2
 800c396:	81a3      	strh	r3, [r4, #12]
 800c398:	d06c      	beq.n	800c474 <setvbuf+0x168>
 800c39a:	ab01      	add	r3, sp, #4
 800c39c:	466a      	mov	r2, sp
 800c39e:	4621      	mov	r1, r4
 800c3a0:	4638      	mov	r0, r7
 800c3a2:	f002 fc34 	bl	800ec0e <__swhatbuf_r>
 800c3a6:	89a3      	ldrh	r3, [r4, #12]
 800c3a8:	4318      	orrs	r0, r3
 800c3aa:	81a0      	strh	r0, [r4, #12]
 800c3ac:	2d00      	cmp	r5, #0
 800c3ae:	d130      	bne.n	800c412 <setvbuf+0x106>
 800c3b0:	9d00      	ldr	r5, [sp, #0]
 800c3b2:	4628      	mov	r0, r5
 800c3b4:	f002 fc90 	bl	800ecd8 <malloc>
 800c3b8:	4606      	mov	r6, r0
 800c3ba:	2800      	cmp	r0, #0
 800c3bc:	d155      	bne.n	800c46a <setvbuf+0x15e>
 800c3be:	f8dd 9000 	ldr.w	r9, [sp]
 800c3c2:	45a9      	cmp	r9, r5
 800c3c4:	d14a      	bne.n	800c45c <setvbuf+0x150>
 800c3c6:	f04f 35ff 	mov.w	r5, #4294967295
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	60a2      	str	r2, [r4, #8]
 800c3ce:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800c3d2:	6022      	str	r2, [r4, #0]
 800c3d4:	6122      	str	r2, [r4, #16]
 800c3d6:	2201      	movs	r2, #1
 800c3d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3dc:	6162      	str	r2, [r4, #20]
 800c3de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c3e0:	f043 0302 	orr.w	r3, r3, #2
 800c3e4:	07d2      	lsls	r2, r2, #31
 800c3e6:	81a3      	strh	r3, [r4, #12]
 800c3e8:	d405      	bmi.n	800c3f6 <setvbuf+0xea>
 800c3ea:	f413 7f00 	tst.w	r3, #512	; 0x200
 800c3ee:	d102      	bne.n	800c3f6 <setvbuf+0xea>
 800c3f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c3f2:	f002 fc0b 	bl	800ec0c <__retarget_lock_release_recursive>
 800c3f6:	4628      	mov	r0, r5
 800c3f8:	b003      	add	sp, #12
 800c3fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c3fe:	4b24      	ldr	r3, [pc, #144]	; (800c490 <setvbuf+0x184>)
 800c400:	429c      	cmp	r4, r3
 800c402:	d101      	bne.n	800c408 <setvbuf+0xfc>
 800c404:	68bc      	ldr	r4, [r7, #8]
 800c406:	e793      	b.n	800c330 <setvbuf+0x24>
 800c408:	4b22      	ldr	r3, [pc, #136]	; (800c494 <setvbuf+0x188>)
 800c40a:	429c      	cmp	r4, r3
 800c40c:	bf08      	it	eq
 800c40e:	68fc      	ldreq	r4, [r7, #12]
 800c410:	e78e      	b.n	800c330 <setvbuf+0x24>
 800c412:	2e00      	cmp	r6, #0
 800c414:	d0cd      	beq.n	800c3b2 <setvbuf+0xa6>
 800c416:	69bb      	ldr	r3, [r7, #24]
 800c418:	b913      	cbnz	r3, 800c420 <setvbuf+0x114>
 800c41a:	4638      	mov	r0, r7
 800c41c:	f001 ffd2 	bl	800e3c4 <__sinit>
 800c420:	f1b8 0f01 	cmp.w	r8, #1
 800c424:	bf08      	it	eq
 800c426:	89a3      	ldrheq	r3, [r4, #12]
 800c428:	6026      	str	r6, [r4, #0]
 800c42a:	bf04      	itt	eq
 800c42c:	f043 0301 	orreq.w	r3, r3, #1
 800c430:	81a3      	strheq	r3, [r4, #12]
 800c432:	89a2      	ldrh	r2, [r4, #12]
 800c434:	f012 0308 	ands.w	r3, r2, #8
 800c438:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800c43c:	d01c      	beq.n	800c478 <setvbuf+0x16c>
 800c43e:	07d3      	lsls	r3, r2, #31
 800c440:	bf41      	itttt	mi
 800c442:	2300      	movmi	r3, #0
 800c444:	426d      	negmi	r5, r5
 800c446:	60a3      	strmi	r3, [r4, #8]
 800c448:	61a5      	strmi	r5, [r4, #24]
 800c44a:	bf58      	it	pl
 800c44c:	60a5      	strpl	r5, [r4, #8]
 800c44e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c450:	f015 0501 	ands.w	r5, r5, #1
 800c454:	d115      	bne.n	800c482 <setvbuf+0x176>
 800c456:	f412 7f00 	tst.w	r2, #512	; 0x200
 800c45a:	e7c8      	b.n	800c3ee <setvbuf+0xe2>
 800c45c:	4648      	mov	r0, r9
 800c45e:	f002 fc3b 	bl	800ecd8 <malloc>
 800c462:	4606      	mov	r6, r0
 800c464:	2800      	cmp	r0, #0
 800c466:	d0ae      	beq.n	800c3c6 <setvbuf+0xba>
 800c468:	464d      	mov	r5, r9
 800c46a:	89a3      	ldrh	r3, [r4, #12]
 800c46c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c470:	81a3      	strh	r3, [r4, #12]
 800c472:	e7d0      	b.n	800c416 <setvbuf+0x10a>
 800c474:	2500      	movs	r5, #0
 800c476:	e7a8      	b.n	800c3ca <setvbuf+0xbe>
 800c478:	60a3      	str	r3, [r4, #8]
 800c47a:	e7e8      	b.n	800c44e <setvbuf+0x142>
 800c47c:	f04f 35ff 	mov.w	r5, #4294967295
 800c480:	e7b9      	b.n	800c3f6 <setvbuf+0xea>
 800c482:	2500      	movs	r5, #0
 800c484:	e7b7      	b.n	800c3f6 <setvbuf+0xea>
 800c486:	bf00      	nop
 800c488:	2000052c 	.word	0x2000052c
 800c48c:	080107c4 	.word	0x080107c4
 800c490:	080107e4 	.word	0x080107e4
 800c494:	080107a4 	.word	0x080107a4

0800c498 <nanf>:
 800c498:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c4a0 <nanf+0x8>
 800c49c:	4770      	bx	lr
 800c49e:	bf00      	nop
 800c4a0:	7fc00000 	.word	0x7fc00000

0800c4a4 <sniprintf>:
 800c4a4:	b40c      	push	{r2, r3}
 800c4a6:	b530      	push	{r4, r5, lr}
 800c4a8:	4b17      	ldr	r3, [pc, #92]	; (800c508 <sniprintf+0x64>)
 800c4aa:	1e0c      	subs	r4, r1, #0
 800c4ac:	681d      	ldr	r5, [r3, #0]
 800c4ae:	b09d      	sub	sp, #116	; 0x74
 800c4b0:	da08      	bge.n	800c4c4 <sniprintf+0x20>
 800c4b2:	238b      	movs	r3, #139	; 0x8b
 800c4b4:	602b      	str	r3, [r5, #0]
 800c4b6:	f04f 30ff 	mov.w	r0, #4294967295
 800c4ba:	b01d      	add	sp, #116	; 0x74
 800c4bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c4c0:	b002      	add	sp, #8
 800c4c2:	4770      	bx	lr
 800c4c4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c4c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c4cc:	bf14      	ite	ne
 800c4ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c4d2:	4623      	moveq	r3, r4
 800c4d4:	9304      	str	r3, [sp, #16]
 800c4d6:	9307      	str	r3, [sp, #28]
 800c4d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c4dc:	9002      	str	r0, [sp, #8]
 800c4de:	9006      	str	r0, [sp, #24]
 800c4e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c4e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c4e6:	ab21      	add	r3, sp, #132	; 0x84
 800c4e8:	a902      	add	r1, sp, #8
 800c4ea:	4628      	mov	r0, r5
 800c4ec:	9301      	str	r3, [sp, #4]
 800c4ee:	f003 f9dd 	bl	800f8ac <_svfiprintf_r>
 800c4f2:	1c43      	adds	r3, r0, #1
 800c4f4:	bfbc      	itt	lt
 800c4f6:	238b      	movlt	r3, #139	; 0x8b
 800c4f8:	602b      	strlt	r3, [r5, #0]
 800c4fa:	2c00      	cmp	r4, #0
 800c4fc:	d0dd      	beq.n	800c4ba <sniprintf+0x16>
 800c4fe:	9b02      	ldr	r3, [sp, #8]
 800c500:	2200      	movs	r2, #0
 800c502:	701a      	strb	r2, [r3, #0]
 800c504:	e7d9      	b.n	800c4ba <sniprintf+0x16>
 800c506:	bf00      	nop
 800c508:	2000052c 	.word	0x2000052c

0800c50c <siprintf>:
 800c50c:	b40e      	push	{r1, r2, r3}
 800c50e:	b500      	push	{lr}
 800c510:	b09c      	sub	sp, #112	; 0x70
 800c512:	ab1d      	add	r3, sp, #116	; 0x74
 800c514:	9002      	str	r0, [sp, #8]
 800c516:	9006      	str	r0, [sp, #24]
 800c518:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c51c:	4809      	ldr	r0, [pc, #36]	; (800c544 <siprintf+0x38>)
 800c51e:	9107      	str	r1, [sp, #28]
 800c520:	9104      	str	r1, [sp, #16]
 800c522:	4909      	ldr	r1, [pc, #36]	; (800c548 <siprintf+0x3c>)
 800c524:	f853 2b04 	ldr.w	r2, [r3], #4
 800c528:	9105      	str	r1, [sp, #20]
 800c52a:	6800      	ldr	r0, [r0, #0]
 800c52c:	9301      	str	r3, [sp, #4]
 800c52e:	a902      	add	r1, sp, #8
 800c530:	f003 f9bc 	bl	800f8ac <_svfiprintf_r>
 800c534:	9b02      	ldr	r3, [sp, #8]
 800c536:	2200      	movs	r2, #0
 800c538:	701a      	strb	r2, [r3, #0]
 800c53a:	b01c      	add	sp, #112	; 0x70
 800c53c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c540:	b003      	add	sp, #12
 800c542:	4770      	bx	lr
 800c544:	2000052c 	.word	0x2000052c
 800c548:	ffff0208 	.word	0xffff0208

0800c54c <strcpy>:
 800c54c:	4603      	mov	r3, r0
 800c54e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c552:	f803 2b01 	strb.w	r2, [r3], #1
 800c556:	2a00      	cmp	r2, #0
 800c558:	d1f9      	bne.n	800c54e <strcpy+0x2>
 800c55a:	4770      	bx	lr

0800c55c <strncmp>:
 800c55c:	b510      	push	{r4, lr}
 800c55e:	b16a      	cbz	r2, 800c57c <strncmp+0x20>
 800c560:	3901      	subs	r1, #1
 800c562:	1884      	adds	r4, r0, r2
 800c564:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c568:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c56c:	4293      	cmp	r3, r2
 800c56e:	d103      	bne.n	800c578 <strncmp+0x1c>
 800c570:	42a0      	cmp	r0, r4
 800c572:	d001      	beq.n	800c578 <strncmp+0x1c>
 800c574:	2b00      	cmp	r3, #0
 800c576:	d1f5      	bne.n	800c564 <strncmp+0x8>
 800c578:	1a98      	subs	r0, r3, r2
 800c57a:	bd10      	pop	{r4, pc}
 800c57c:	4610      	mov	r0, r2
 800c57e:	e7fc      	b.n	800c57a <strncmp+0x1e>

0800c580 <sulp>:
 800c580:	b570      	push	{r4, r5, r6, lr}
 800c582:	4604      	mov	r4, r0
 800c584:	460d      	mov	r5, r1
 800c586:	ec45 4b10 	vmov	d0, r4, r5
 800c58a:	4616      	mov	r6, r2
 800c58c:	f002 ff2a 	bl	800f3e4 <__ulp>
 800c590:	ec51 0b10 	vmov	r0, r1, d0
 800c594:	b17e      	cbz	r6, 800c5b6 <sulp+0x36>
 800c596:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c59a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	dd09      	ble.n	800c5b6 <sulp+0x36>
 800c5a2:	051b      	lsls	r3, r3, #20
 800c5a4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c5a8:	2400      	movs	r4, #0
 800c5aa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c5ae:	4622      	mov	r2, r4
 800c5b0:	462b      	mov	r3, r5
 800c5b2:	f7f4 f821 	bl	80005f8 <__aeabi_dmul>
 800c5b6:	bd70      	pop	{r4, r5, r6, pc}

0800c5b8 <_strtod_l>:
 800c5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5bc:	b0a3      	sub	sp, #140	; 0x8c
 800c5be:	461f      	mov	r7, r3
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	931e      	str	r3, [sp, #120]	; 0x78
 800c5c4:	4ba4      	ldr	r3, [pc, #656]	; (800c858 <_strtod_l+0x2a0>)
 800c5c6:	9219      	str	r2, [sp, #100]	; 0x64
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	9307      	str	r3, [sp, #28]
 800c5cc:	4604      	mov	r4, r0
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	4688      	mov	r8, r1
 800c5d2:	f7f3 fdfd 	bl	80001d0 <strlen>
 800c5d6:	f04f 0a00 	mov.w	sl, #0
 800c5da:	4605      	mov	r5, r0
 800c5dc:	f04f 0b00 	mov.w	fp, #0
 800c5e0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800c5e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c5e6:	781a      	ldrb	r2, [r3, #0]
 800c5e8:	2a2b      	cmp	r2, #43	; 0x2b
 800c5ea:	d04c      	beq.n	800c686 <_strtod_l+0xce>
 800c5ec:	d839      	bhi.n	800c662 <_strtod_l+0xaa>
 800c5ee:	2a0d      	cmp	r2, #13
 800c5f0:	d832      	bhi.n	800c658 <_strtod_l+0xa0>
 800c5f2:	2a08      	cmp	r2, #8
 800c5f4:	d832      	bhi.n	800c65c <_strtod_l+0xa4>
 800c5f6:	2a00      	cmp	r2, #0
 800c5f8:	d03c      	beq.n	800c674 <_strtod_l+0xbc>
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	930e      	str	r3, [sp, #56]	; 0x38
 800c5fe:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800c600:	7833      	ldrb	r3, [r6, #0]
 800c602:	2b30      	cmp	r3, #48	; 0x30
 800c604:	f040 80b4 	bne.w	800c770 <_strtod_l+0x1b8>
 800c608:	7873      	ldrb	r3, [r6, #1]
 800c60a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c60e:	2b58      	cmp	r3, #88	; 0x58
 800c610:	d16c      	bne.n	800c6ec <_strtod_l+0x134>
 800c612:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c614:	9301      	str	r3, [sp, #4]
 800c616:	ab1e      	add	r3, sp, #120	; 0x78
 800c618:	9702      	str	r7, [sp, #8]
 800c61a:	9300      	str	r3, [sp, #0]
 800c61c:	4a8f      	ldr	r2, [pc, #572]	; (800c85c <_strtod_l+0x2a4>)
 800c61e:	ab1f      	add	r3, sp, #124	; 0x7c
 800c620:	a91d      	add	r1, sp, #116	; 0x74
 800c622:	4620      	mov	r0, r4
 800c624:	f001 ffe4 	bl	800e5f0 <__gethex>
 800c628:	f010 0707 	ands.w	r7, r0, #7
 800c62c:	4605      	mov	r5, r0
 800c62e:	d005      	beq.n	800c63c <_strtod_l+0x84>
 800c630:	2f06      	cmp	r7, #6
 800c632:	d12a      	bne.n	800c68a <_strtod_l+0xd2>
 800c634:	3601      	adds	r6, #1
 800c636:	2300      	movs	r3, #0
 800c638:	961d      	str	r6, [sp, #116]	; 0x74
 800c63a:	930e      	str	r3, [sp, #56]	; 0x38
 800c63c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c63e:	2b00      	cmp	r3, #0
 800c640:	f040 8596 	bne.w	800d170 <_strtod_l+0xbb8>
 800c644:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c646:	b1db      	cbz	r3, 800c680 <_strtod_l+0xc8>
 800c648:	4652      	mov	r2, sl
 800c64a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c64e:	ec43 2b10 	vmov	d0, r2, r3
 800c652:	b023      	add	sp, #140	; 0x8c
 800c654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c658:	2a20      	cmp	r2, #32
 800c65a:	d1ce      	bne.n	800c5fa <_strtod_l+0x42>
 800c65c:	3301      	adds	r3, #1
 800c65e:	931d      	str	r3, [sp, #116]	; 0x74
 800c660:	e7c0      	b.n	800c5e4 <_strtod_l+0x2c>
 800c662:	2a2d      	cmp	r2, #45	; 0x2d
 800c664:	d1c9      	bne.n	800c5fa <_strtod_l+0x42>
 800c666:	2201      	movs	r2, #1
 800c668:	920e      	str	r2, [sp, #56]	; 0x38
 800c66a:	1c5a      	adds	r2, r3, #1
 800c66c:	921d      	str	r2, [sp, #116]	; 0x74
 800c66e:	785b      	ldrb	r3, [r3, #1]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d1c4      	bne.n	800c5fe <_strtod_l+0x46>
 800c674:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c676:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	f040 8576 	bne.w	800d16c <_strtod_l+0xbb4>
 800c680:	4652      	mov	r2, sl
 800c682:	465b      	mov	r3, fp
 800c684:	e7e3      	b.n	800c64e <_strtod_l+0x96>
 800c686:	2200      	movs	r2, #0
 800c688:	e7ee      	b.n	800c668 <_strtod_l+0xb0>
 800c68a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c68c:	b13a      	cbz	r2, 800c69e <_strtod_l+0xe6>
 800c68e:	2135      	movs	r1, #53	; 0x35
 800c690:	a820      	add	r0, sp, #128	; 0x80
 800c692:	f002 ffb2 	bl	800f5fa <__copybits>
 800c696:	991e      	ldr	r1, [sp, #120]	; 0x78
 800c698:	4620      	mov	r0, r4
 800c69a:	f002 fb77 	bl	800ed8c <_Bfree>
 800c69e:	3f01      	subs	r7, #1
 800c6a0:	2f05      	cmp	r7, #5
 800c6a2:	d807      	bhi.n	800c6b4 <_strtod_l+0xfc>
 800c6a4:	e8df f007 	tbb	[pc, r7]
 800c6a8:	1d180b0e 	.word	0x1d180b0e
 800c6ac:	030e      	.short	0x030e
 800c6ae:	f04f 0b00 	mov.w	fp, #0
 800c6b2:	46da      	mov	sl, fp
 800c6b4:	0728      	lsls	r0, r5, #28
 800c6b6:	d5c1      	bpl.n	800c63c <_strtod_l+0x84>
 800c6b8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c6bc:	e7be      	b.n	800c63c <_strtod_l+0x84>
 800c6be:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800c6c2:	e7f7      	b.n	800c6b4 <_strtod_l+0xfc>
 800c6c4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800c6c8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800c6ca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c6ce:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c6d2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c6d6:	e7ed      	b.n	800c6b4 <_strtod_l+0xfc>
 800c6d8:	f8df b184 	ldr.w	fp, [pc, #388]	; 800c860 <_strtod_l+0x2a8>
 800c6dc:	f04f 0a00 	mov.w	sl, #0
 800c6e0:	e7e8      	b.n	800c6b4 <_strtod_l+0xfc>
 800c6e2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c6e6:	f04f 3aff 	mov.w	sl, #4294967295
 800c6ea:	e7e3      	b.n	800c6b4 <_strtod_l+0xfc>
 800c6ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c6ee:	1c5a      	adds	r2, r3, #1
 800c6f0:	921d      	str	r2, [sp, #116]	; 0x74
 800c6f2:	785b      	ldrb	r3, [r3, #1]
 800c6f4:	2b30      	cmp	r3, #48	; 0x30
 800c6f6:	d0f9      	beq.n	800c6ec <_strtod_l+0x134>
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d09f      	beq.n	800c63c <_strtod_l+0x84>
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	f04f 0900 	mov.w	r9, #0
 800c702:	9304      	str	r3, [sp, #16]
 800c704:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c706:	930a      	str	r3, [sp, #40]	; 0x28
 800c708:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800c70c:	464f      	mov	r7, r9
 800c70e:	220a      	movs	r2, #10
 800c710:	981d      	ldr	r0, [sp, #116]	; 0x74
 800c712:	7806      	ldrb	r6, [r0, #0]
 800c714:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c718:	b2d9      	uxtb	r1, r3
 800c71a:	2909      	cmp	r1, #9
 800c71c:	d92a      	bls.n	800c774 <_strtod_l+0x1bc>
 800c71e:	9907      	ldr	r1, [sp, #28]
 800c720:	462a      	mov	r2, r5
 800c722:	f7ff ff1b 	bl	800c55c <strncmp>
 800c726:	b398      	cbz	r0, 800c790 <_strtod_l+0x1d8>
 800c728:	2000      	movs	r0, #0
 800c72a:	4633      	mov	r3, r6
 800c72c:	463d      	mov	r5, r7
 800c72e:	9007      	str	r0, [sp, #28]
 800c730:	4602      	mov	r2, r0
 800c732:	2b65      	cmp	r3, #101	; 0x65
 800c734:	d001      	beq.n	800c73a <_strtod_l+0x182>
 800c736:	2b45      	cmp	r3, #69	; 0x45
 800c738:	d118      	bne.n	800c76c <_strtod_l+0x1b4>
 800c73a:	b91d      	cbnz	r5, 800c744 <_strtod_l+0x18c>
 800c73c:	9b04      	ldr	r3, [sp, #16]
 800c73e:	4303      	orrs	r3, r0
 800c740:	d098      	beq.n	800c674 <_strtod_l+0xbc>
 800c742:	2500      	movs	r5, #0
 800c744:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800c748:	f108 0301 	add.w	r3, r8, #1
 800c74c:	931d      	str	r3, [sp, #116]	; 0x74
 800c74e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c752:	2b2b      	cmp	r3, #43	; 0x2b
 800c754:	d075      	beq.n	800c842 <_strtod_l+0x28a>
 800c756:	2b2d      	cmp	r3, #45	; 0x2d
 800c758:	d07b      	beq.n	800c852 <_strtod_l+0x29a>
 800c75a:	f04f 0c00 	mov.w	ip, #0
 800c75e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800c762:	2909      	cmp	r1, #9
 800c764:	f240 8082 	bls.w	800c86c <_strtod_l+0x2b4>
 800c768:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800c76c:	2600      	movs	r6, #0
 800c76e:	e09d      	b.n	800c8ac <_strtod_l+0x2f4>
 800c770:	2300      	movs	r3, #0
 800c772:	e7c4      	b.n	800c6fe <_strtod_l+0x146>
 800c774:	2f08      	cmp	r7, #8
 800c776:	bfd8      	it	le
 800c778:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800c77a:	f100 0001 	add.w	r0, r0, #1
 800c77e:	bfda      	itte	le
 800c780:	fb02 3301 	mlale	r3, r2, r1, r3
 800c784:	9309      	strle	r3, [sp, #36]	; 0x24
 800c786:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c78a:	3701      	adds	r7, #1
 800c78c:	901d      	str	r0, [sp, #116]	; 0x74
 800c78e:	e7bf      	b.n	800c710 <_strtod_l+0x158>
 800c790:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c792:	195a      	adds	r2, r3, r5
 800c794:	921d      	str	r2, [sp, #116]	; 0x74
 800c796:	5d5b      	ldrb	r3, [r3, r5]
 800c798:	2f00      	cmp	r7, #0
 800c79a:	d037      	beq.n	800c80c <_strtod_l+0x254>
 800c79c:	9007      	str	r0, [sp, #28]
 800c79e:	463d      	mov	r5, r7
 800c7a0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800c7a4:	2a09      	cmp	r2, #9
 800c7a6:	d912      	bls.n	800c7ce <_strtod_l+0x216>
 800c7a8:	2201      	movs	r2, #1
 800c7aa:	e7c2      	b.n	800c732 <_strtod_l+0x17a>
 800c7ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c7ae:	1c5a      	adds	r2, r3, #1
 800c7b0:	921d      	str	r2, [sp, #116]	; 0x74
 800c7b2:	785b      	ldrb	r3, [r3, #1]
 800c7b4:	3001      	adds	r0, #1
 800c7b6:	2b30      	cmp	r3, #48	; 0x30
 800c7b8:	d0f8      	beq.n	800c7ac <_strtod_l+0x1f4>
 800c7ba:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800c7be:	2a08      	cmp	r2, #8
 800c7c0:	f200 84db 	bhi.w	800d17a <_strtod_l+0xbc2>
 800c7c4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800c7c6:	9007      	str	r0, [sp, #28]
 800c7c8:	2000      	movs	r0, #0
 800c7ca:	920a      	str	r2, [sp, #40]	; 0x28
 800c7cc:	4605      	mov	r5, r0
 800c7ce:	3b30      	subs	r3, #48	; 0x30
 800c7d0:	f100 0201 	add.w	r2, r0, #1
 800c7d4:	d014      	beq.n	800c800 <_strtod_l+0x248>
 800c7d6:	9907      	ldr	r1, [sp, #28]
 800c7d8:	4411      	add	r1, r2
 800c7da:	9107      	str	r1, [sp, #28]
 800c7dc:	462a      	mov	r2, r5
 800c7de:	eb00 0e05 	add.w	lr, r0, r5
 800c7e2:	210a      	movs	r1, #10
 800c7e4:	4572      	cmp	r2, lr
 800c7e6:	d113      	bne.n	800c810 <_strtod_l+0x258>
 800c7e8:	182a      	adds	r2, r5, r0
 800c7ea:	2a08      	cmp	r2, #8
 800c7ec:	f105 0501 	add.w	r5, r5, #1
 800c7f0:	4405      	add	r5, r0
 800c7f2:	dc1c      	bgt.n	800c82e <_strtod_l+0x276>
 800c7f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c7f6:	220a      	movs	r2, #10
 800c7f8:	fb02 3301 	mla	r3, r2, r1, r3
 800c7fc:	9309      	str	r3, [sp, #36]	; 0x24
 800c7fe:	2200      	movs	r2, #0
 800c800:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c802:	1c59      	adds	r1, r3, #1
 800c804:	911d      	str	r1, [sp, #116]	; 0x74
 800c806:	785b      	ldrb	r3, [r3, #1]
 800c808:	4610      	mov	r0, r2
 800c80a:	e7c9      	b.n	800c7a0 <_strtod_l+0x1e8>
 800c80c:	4638      	mov	r0, r7
 800c80e:	e7d2      	b.n	800c7b6 <_strtod_l+0x1fe>
 800c810:	2a08      	cmp	r2, #8
 800c812:	dc04      	bgt.n	800c81e <_strtod_l+0x266>
 800c814:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800c816:	434e      	muls	r6, r1
 800c818:	9609      	str	r6, [sp, #36]	; 0x24
 800c81a:	3201      	adds	r2, #1
 800c81c:	e7e2      	b.n	800c7e4 <_strtod_l+0x22c>
 800c81e:	f102 0c01 	add.w	ip, r2, #1
 800c822:	f1bc 0f10 	cmp.w	ip, #16
 800c826:	bfd8      	it	le
 800c828:	fb01 f909 	mulle.w	r9, r1, r9
 800c82c:	e7f5      	b.n	800c81a <_strtod_l+0x262>
 800c82e:	2d10      	cmp	r5, #16
 800c830:	bfdc      	itt	le
 800c832:	220a      	movle	r2, #10
 800c834:	fb02 3909 	mlale	r9, r2, r9, r3
 800c838:	e7e1      	b.n	800c7fe <_strtod_l+0x246>
 800c83a:	2300      	movs	r3, #0
 800c83c:	9307      	str	r3, [sp, #28]
 800c83e:	2201      	movs	r2, #1
 800c840:	e77c      	b.n	800c73c <_strtod_l+0x184>
 800c842:	f04f 0c00 	mov.w	ip, #0
 800c846:	f108 0302 	add.w	r3, r8, #2
 800c84a:	931d      	str	r3, [sp, #116]	; 0x74
 800c84c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800c850:	e785      	b.n	800c75e <_strtod_l+0x1a6>
 800c852:	f04f 0c01 	mov.w	ip, #1
 800c856:	e7f6      	b.n	800c846 <_strtod_l+0x28e>
 800c858:	08010870 	.word	0x08010870
 800c85c:	0801057c 	.word	0x0801057c
 800c860:	7ff00000 	.word	0x7ff00000
 800c864:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c866:	1c59      	adds	r1, r3, #1
 800c868:	911d      	str	r1, [sp, #116]	; 0x74
 800c86a:	785b      	ldrb	r3, [r3, #1]
 800c86c:	2b30      	cmp	r3, #48	; 0x30
 800c86e:	d0f9      	beq.n	800c864 <_strtod_l+0x2ac>
 800c870:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800c874:	2908      	cmp	r1, #8
 800c876:	f63f af79 	bhi.w	800c76c <_strtod_l+0x1b4>
 800c87a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800c87e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c880:	9308      	str	r3, [sp, #32]
 800c882:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c884:	1c59      	adds	r1, r3, #1
 800c886:	911d      	str	r1, [sp, #116]	; 0x74
 800c888:	785b      	ldrb	r3, [r3, #1]
 800c88a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800c88e:	2e09      	cmp	r6, #9
 800c890:	d937      	bls.n	800c902 <_strtod_l+0x34a>
 800c892:	9e08      	ldr	r6, [sp, #32]
 800c894:	1b89      	subs	r1, r1, r6
 800c896:	2908      	cmp	r1, #8
 800c898:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c89c:	dc02      	bgt.n	800c8a4 <_strtod_l+0x2ec>
 800c89e:	4576      	cmp	r6, lr
 800c8a0:	bfa8      	it	ge
 800c8a2:	4676      	movge	r6, lr
 800c8a4:	f1bc 0f00 	cmp.w	ip, #0
 800c8a8:	d000      	beq.n	800c8ac <_strtod_l+0x2f4>
 800c8aa:	4276      	negs	r6, r6
 800c8ac:	2d00      	cmp	r5, #0
 800c8ae:	d14f      	bne.n	800c950 <_strtod_l+0x398>
 800c8b0:	9904      	ldr	r1, [sp, #16]
 800c8b2:	4301      	orrs	r1, r0
 800c8b4:	f47f aec2 	bne.w	800c63c <_strtod_l+0x84>
 800c8b8:	2a00      	cmp	r2, #0
 800c8ba:	f47f aedb 	bne.w	800c674 <_strtod_l+0xbc>
 800c8be:	2b69      	cmp	r3, #105	; 0x69
 800c8c0:	d027      	beq.n	800c912 <_strtod_l+0x35a>
 800c8c2:	dc24      	bgt.n	800c90e <_strtod_l+0x356>
 800c8c4:	2b49      	cmp	r3, #73	; 0x49
 800c8c6:	d024      	beq.n	800c912 <_strtod_l+0x35a>
 800c8c8:	2b4e      	cmp	r3, #78	; 0x4e
 800c8ca:	f47f aed3 	bne.w	800c674 <_strtod_l+0xbc>
 800c8ce:	499e      	ldr	r1, [pc, #632]	; (800cb48 <_strtod_l+0x590>)
 800c8d0:	a81d      	add	r0, sp, #116	; 0x74
 800c8d2:	f002 f8e5 	bl	800eaa0 <__match>
 800c8d6:	2800      	cmp	r0, #0
 800c8d8:	f43f aecc 	beq.w	800c674 <_strtod_l+0xbc>
 800c8dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c8de:	781b      	ldrb	r3, [r3, #0]
 800c8e0:	2b28      	cmp	r3, #40	; 0x28
 800c8e2:	d12d      	bne.n	800c940 <_strtod_l+0x388>
 800c8e4:	4999      	ldr	r1, [pc, #612]	; (800cb4c <_strtod_l+0x594>)
 800c8e6:	aa20      	add	r2, sp, #128	; 0x80
 800c8e8:	a81d      	add	r0, sp, #116	; 0x74
 800c8ea:	f002 f8ed 	bl	800eac8 <__hexnan>
 800c8ee:	2805      	cmp	r0, #5
 800c8f0:	d126      	bne.n	800c940 <_strtod_l+0x388>
 800c8f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8f4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800c8f8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c8fc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c900:	e69c      	b.n	800c63c <_strtod_l+0x84>
 800c902:	210a      	movs	r1, #10
 800c904:	fb01 3e0e 	mla	lr, r1, lr, r3
 800c908:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c90c:	e7b9      	b.n	800c882 <_strtod_l+0x2ca>
 800c90e:	2b6e      	cmp	r3, #110	; 0x6e
 800c910:	e7db      	b.n	800c8ca <_strtod_l+0x312>
 800c912:	498f      	ldr	r1, [pc, #572]	; (800cb50 <_strtod_l+0x598>)
 800c914:	a81d      	add	r0, sp, #116	; 0x74
 800c916:	f002 f8c3 	bl	800eaa0 <__match>
 800c91a:	2800      	cmp	r0, #0
 800c91c:	f43f aeaa 	beq.w	800c674 <_strtod_l+0xbc>
 800c920:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c922:	498c      	ldr	r1, [pc, #560]	; (800cb54 <_strtod_l+0x59c>)
 800c924:	3b01      	subs	r3, #1
 800c926:	a81d      	add	r0, sp, #116	; 0x74
 800c928:	931d      	str	r3, [sp, #116]	; 0x74
 800c92a:	f002 f8b9 	bl	800eaa0 <__match>
 800c92e:	b910      	cbnz	r0, 800c936 <_strtod_l+0x37e>
 800c930:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c932:	3301      	adds	r3, #1
 800c934:	931d      	str	r3, [sp, #116]	; 0x74
 800c936:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800cb64 <_strtod_l+0x5ac>
 800c93a:	f04f 0a00 	mov.w	sl, #0
 800c93e:	e67d      	b.n	800c63c <_strtod_l+0x84>
 800c940:	4885      	ldr	r0, [pc, #532]	; (800cb58 <_strtod_l+0x5a0>)
 800c942:	f003 fa0d 	bl	800fd60 <nan>
 800c946:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c94a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800c94e:	e675      	b.n	800c63c <_strtod_l+0x84>
 800c950:	9b07      	ldr	r3, [sp, #28]
 800c952:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c954:	1af3      	subs	r3, r6, r3
 800c956:	2f00      	cmp	r7, #0
 800c958:	bf08      	it	eq
 800c95a:	462f      	moveq	r7, r5
 800c95c:	2d10      	cmp	r5, #16
 800c95e:	9308      	str	r3, [sp, #32]
 800c960:	46a8      	mov	r8, r5
 800c962:	bfa8      	it	ge
 800c964:	f04f 0810 	movge.w	r8, #16
 800c968:	f7f3 fdcc 	bl	8000504 <__aeabi_ui2d>
 800c96c:	2d09      	cmp	r5, #9
 800c96e:	4682      	mov	sl, r0
 800c970:	468b      	mov	fp, r1
 800c972:	dd13      	ble.n	800c99c <_strtod_l+0x3e4>
 800c974:	4b79      	ldr	r3, [pc, #484]	; (800cb5c <_strtod_l+0x5a4>)
 800c976:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c97a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c97e:	f7f3 fe3b 	bl	80005f8 <__aeabi_dmul>
 800c982:	4682      	mov	sl, r0
 800c984:	4648      	mov	r0, r9
 800c986:	468b      	mov	fp, r1
 800c988:	f7f3 fdbc 	bl	8000504 <__aeabi_ui2d>
 800c98c:	4602      	mov	r2, r0
 800c98e:	460b      	mov	r3, r1
 800c990:	4650      	mov	r0, sl
 800c992:	4659      	mov	r1, fp
 800c994:	f7f3 fc7a 	bl	800028c <__adddf3>
 800c998:	4682      	mov	sl, r0
 800c99a:	468b      	mov	fp, r1
 800c99c:	2d0f      	cmp	r5, #15
 800c99e:	dc38      	bgt.n	800ca12 <_strtod_l+0x45a>
 800c9a0:	9b08      	ldr	r3, [sp, #32]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	f43f ae4a 	beq.w	800c63c <_strtod_l+0x84>
 800c9a8:	dd24      	ble.n	800c9f4 <_strtod_l+0x43c>
 800c9aa:	2b16      	cmp	r3, #22
 800c9ac:	dc0b      	bgt.n	800c9c6 <_strtod_l+0x40e>
 800c9ae:	4d6b      	ldr	r5, [pc, #428]	; (800cb5c <_strtod_l+0x5a4>)
 800c9b0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800c9b4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800c9b8:	4652      	mov	r2, sl
 800c9ba:	465b      	mov	r3, fp
 800c9bc:	f7f3 fe1c 	bl	80005f8 <__aeabi_dmul>
 800c9c0:	4682      	mov	sl, r0
 800c9c2:	468b      	mov	fp, r1
 800c9c4:	e63a      	b.n	800c63c <_strtod_l+0x84>
 800c9c6:	9a08      	ldr	r2, [sp, #32]
 800c9c8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c9cc:	4293      	cmp	r3, r2
 800c9ce:	db20      	blt.n	800ca12 <_strtod_l+0x45a>
 800c9d0:	4c62      	ldr	r4, [pc, #392]	; (800cb5c <_strtod_l+0x5a4>)
 800c9d2:	f1c5 050f 	rsb	r5, r5, #15
 800c9d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c9da:	4652      	mov	r2, sl
 800c9dc:	465b      	mov	r3, fp
 800c9de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9e2:	f7f3 fe09 	bl	80005f8 <__aeabi_dmul>
 800c9e6:	9b08      	ldr	r3, [sp, #32]
 800c9e8:	1b5d      	subs	r5, r3, r5
 800c9ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c9ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c9f2:	e7e3      	b.n	800c9bc <_strtod_l+0x404>
 800c9f4:	9b08      	ldr	r3, [sp, #32]
 800c9f6:	3316      	adds	r3, #22
 800c9f8:	db0b      	blt.n	800ca12 <_strtod_l+0x45a>
 800c9fa:	9b07      	ldr	r3, [sp, #28]
 800c9fc:	4a57      	ldr	r2, [pc, #348]	; (800cb5c <_strtod_l+0x5a4>)
 800c9fe:	1b9e      	subs	r6, r3, r6
 800ca00:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800ca04:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ca08:	4650      	mov	r0, sl
 800ca0a:	4659      	mov	r1, fp
 800ca0c:	f7f3 ff1e 	bl	800084c <__aeabi_ddiv>
 800ca10:	e7d6      	b.n	800c9c0 <_strtod_l+0x408>
 800ca12:	9b08      	ldr	r3, [sp, #32]
 800ca14:	eba5 0808 	sub.w	r8, r5, r8
 800ca18:	4498      	add	r8, r3
 800ca1a:	f1b8 0f00 	cmp.w	r8, #0
 800ca1e:	dd71      	ble.n	800cb04 <_strtod_l+0x54c>
 800ca20:	f018 030f 	ands.w	r3, r8, #15
 800ca24:	d00a      	beq.n	800ca3c <_strtod_l+0x484>
 800ca26:	494d      	ldr	r1, [pc, #308]	; (800cb5c <_strtod_l+0x5a4>)
 800ca28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca2c:	4652      	mov	r2, sl
 800ca2e:	465b      	mov	r3, fp
 800ca30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca34:	f7f3 fde0 	bl	80005f8 <__aeabi_dmul>
 800ca38:	4682      	mov	sl, r0
 800ca3a:	468b      	mov	fp, r1
 800ca3c:	f038 080f 	bics.w	r8, r8, #15
 800ca40:	d04d      	beq.n	800cade <_strtod_l+0x526>
 800ca42:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ca46:	dd22      	ble.n	800ca8e <_strtod_l+0x4d6>
 800ca48:	2500      	movs	r5, #0
 800ca4a:	462e      	mov	r6, r5
 800ca4c:	9509      	str	r5, [sp, #36]	; 0x24
 800ca4e:	9507      	str	r5, [sp, #28]
 800ca50:	2322      	movs	r3, #34	; 0x22
 800ca52:	f8df b110 	ldr.w	fp, [pc, #272]	; 800cb64 <_strtod_l+0x5ac>
 800ca56:	6023      	str	r3, [r4, #0]
 800ca58:	f04f 0a00 	mov.w	sl, #0
 800ca5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	f43f adec 	beq.w	800c63c <_strtod_l+0x84>
 800ca64:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ca66:	4620      	mov	r0, r4
 800ca68:	f002 f990 	bl	800ed8c <_Bfree>
 800ca6c:	9907      	ldr	r1, [sp, #28]
 800ca6e:	4620      	mov	r0, r4
 800ca70:	f002 f98c 	bl	800ed8c <_Bfree>
 800ca74:	4631      	mov	r1, r6
 800ca76:	4620      	mov	r0, r4
 800ca78:	f002 f988 	bl	800ed8c <_Bfree>
 800ca7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca7e:	4620      	mov	r0, r4
 800ca80:	f002 f984 	bl	800ed8c <_Bfree>
 800ca84:	4629      	mov	r1, r5
 800ca86:	4620      	mov	r0, r4
 800ca88:	f002 f980 	bl	800ed8c <_Bfree>
 800ca8c:	e5d6      	b.n	800c63c <_strtod_l+0x84>
 800ca8e:	2300      	movs	r3, #0
 800ca90:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ca94:	4650      	mov	r0, sl
 800ca96:	4659      	mov	r1, fp
 800ca98:	4699      	mov	r9, r3
 800ca9a:	f1b8 0f01 	cmp.w	r8, #1
 800ca9e:	dc21      	bgt.n	800cae4 <_strtod_l+0x52c>
 800caa0:	b10b      	cbz	r3, 800caa6 <_strtod_l+0x4ee>
 800caa2:	4682      	mov	sl, r0
 800caa4:	468b      	mov	fp, r1
 800caa6:	4b2e      	ldr	r3, [pc, #184]	; (800cb60 <_strtod_l+0x5a8>)
 800caa8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800caac:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800cab0:	4652      	mov	r2, sl
 800cab2:	465b      	mov	r3, fp
 800cab4:	e9d9 0100 	ldrd	r0, r1, [r9]
 800cab8:	f7f3 fd9e 	bl	80005f8 <__aeabi_dmul>
 800cabc:	4b29      	ldr	r3, [pc, #164]	; (800cb64 <_strtod_l+0x5ac>)
 800cabe:	460a      	mov	r2, r1
 800cac0:	400b      	ands	r3, r1
 800cac2:	4929      	ldr	r1, [pc, #164]	; (800cb68 <_strtod_l+0x5b0>)
 800cac4:	428b      	cmp	r3, r1
 800cac6:	4682      	mov	sl, r0
 800cac8:	d8be      	bhi.n	800ca48 <_strtod_l+0x490>
 800caca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cace:	428b      	cmp	r3, r1
 800cad0:	bf86      	itte	hi
 800cad2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800cb6c <_strtod_l+0x5b4>
 800cad6:	f04f 3aff 	movhi.w	sl, #4294967295
 800cada:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800cade:	2300      	movs	r3, #0
 800cae0:	9304      	str	r3, [sp, #16]
 800cae2:	e081      	b.n	800cbe8 <_strtod_l+0x630>
 800cae4:	f018 0f01 	tst.w	r8, #1
 800cae8:	d007      	beq.n	800cafa <_strtod_l+0x542>
 800caea:	4b1d      	ldr	r3, [pc, #116]	; (800cb60 <_strtod_l+0x5a8>)
 800caec:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800caf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf4:	f7f3 fd80 	bl	80005f8 <__aeabi_dmul>
 800caf8:	2301      	movs	r3, #1
 800cafa:	f109 0901 	add.w	r9, r9, #1
 800cafe:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cb02:	e7ca      	b.n	800ca9a <_strtod_l+0x4e2>
 800cb04:	d0eb      	beq.n	800cade <_strtod_l+0x526>
 800cb06:	f1c8 0800 	rsb	r8, r8, #0
 800cb0a:	f018 020f 	ands.w	r2, r8, #15
 800cb0e:	d00a      	beq.n	800cb26 <_strtod_l+0x56e>
 800cb10:	4b12      	ldr	r3, [pc, #72]	; (800cb5c <_strtod_l+0x5a4>)
 800cb12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb16:	4650      	mov	r0, sl
 800cb18:	4659      	mov	r1, fp
 800cb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb1e:	f7f3 fe95 	bl	800084c <__aeabi_ddiv>
 800cb22:	4682      	mov	sl, r0
 800cb24:	468b      	mov	fp, r1
 800cb26:	ea5f 1828 	movs.w	r8, r8, asr #4
 800cb2a:	d0d8      	beq.n	800cade <_strtod_l+0x526>
 800cb2c:	f1b8 0f1f 	cmp.w	r8, #31
 800cb30:	dd1e      	ble.n	800cb70 <_strtod_l+0x5b8>
 800cb32:	2500      	movs	r5, #0
 800cb34:	462e      	mov	r6, r5
 800cb36:	9509      	str	r5, [sp, #36]	; 0x24
 800cb38:	9507      	str	r5, [sp, #28]
 800cb3a:	2322      	movs	r3, #34	; 0x22
 800cb3c:	f04f 0a00 	mov.w	sl, #0
 800cb40:	f04f 0b00 	mov.w	fp, #0
 800cb44:	6023      	str	r3, [r4, #0]
 800cb46:	e789      	b.n	800ca5c <_strtod_l+0x4a4>
 800cb48:	0801054d 	.word	0x0801054d
 800cb4c:	08010590 	.word	0x08010590
 800cb50:	08010545 	.word	0x08010545
 800cb54:	08010710 	.word	0x08010710
 800cb58:	0801060b 	.word	0x0801060b
 800cb5c:	08010910 	.word	0x08010910
 800cb60:	080108e8 	.word	0x080108e8
 800cb64:	7ff00000 	.word	0x7ff00000
 800cb68:	7ca00000 	.word	0x7ca00000
 800cb6c:	7fefffff 	.word	0x7fefffff
 800cb70:	f018 0310 	ands.w	r3, r8, #16
 800cb74:	bf18      	it	ne
 800cb76:	236a      	movne	r3, #106	; 0x6a
 800cb78:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800cf30 <_strtod_l+0x978>
 800cb7c:	9304      	str	r3, [sp, #16]
 800cb7e:	4650      	mov	r0, sl
 800cb80:	4659      	mov	r1, fp
 800cb82:	2300      	movs	r3, #0
 800cb84:	f018 0f01 	tst.w	r8, #1
 800cb88:	d004      	beq.n	800cb94 <_strtod_l+0x5dc>
 800cb8a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800cb8e:	f7f3 fd33 	bl	80005f8 <__aeabi_dmul>
 800cb92:	2301      	movs	r3, #1
 800cb94:	ea5f 0868 	movs.w	r8, r8, asr #1
 800cb98:	f109 0908 	add.w	r9, r9, #8
 800cb9c:	d1f2      	bne.n	800cb84 <_strtod_l+0x5cc>
 800cb9e:	b10b      	cbz	r3, 800cba4 <_strtod_l+0x5ec>
 800cba0:	4682      	mov	sl, r0
 800cba2:	468b      	mov	fp, r1
 800cba4:	9b04      	ldr	r3, [sp, #16]
 800cba6:	b1bb      	cbz	r3, 800cbd8 <_strtod_l+0x620>
 800cba8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800cbac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	4659      	mov	r1, fp
 800cbb4:	dd10      	ble.n	800cbd8 <_strtod_l+0x620>
 800cbb6:	2b1f      	cmp	r3, #31
 800cbb8:	f340 8128 	ble.w	800ce0c <_strtod_l+0x854>
 800cbbc:	2b34      	cmp	r3, #52	; 0x34
 800cbbe:	bfde      	ittt	le
 800cbc0:	3b20      	suble	r3, #32
 800cbc2:	f04f 32ff 	movle.w	r2, #4294967295
 800cbc6:	fa02 f303 	lslle.w	r3, r2, r3
 800cbca:	f04f 0a00 	mov.w	sl, #0
 800cbce:	bfcc      	ite	gt
 800cbd0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800cbd4:	ea03 0b01 	andle.w	fp, r3, r1
 800cbd8:	2200      	movs	r2, #0
 800cbda:	2300      	movs	r3, #0
 800cbdc:	4650      	mov	r0, sl
 800cbde:	4659      	mov	r1, fp
 800cbe0:	f7f3 ff72 	bl	8000ac8 <__aeabi_dcmpeq>
 800cbe4:	2800      	cmp	r0, #0
 800cbe6:	d1a4      	bne.n	800cb32 <_strtod_l+0x57a>
 800cbe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbea:	9300      	str	r3, [sp, #0]
 800cbec:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cbee:	462b      	mov	r3, r5
 800cbf0:	463a      	mov	r2, r7
 800cbf2:	4620      	mov	r0, r4
 800cbf4:	f002 f936 	bl	800ee64 <__s2b>
 800cbf8:	9009      	str	r0, [sp, #36]	; 0x24
 800cbfa:	2800      	cmp	r0, #0
 800cbfc:	f43f af24 	beq.w	800ca48 <_strtod_l+0x490>
 800cc00:	9b07      	ldr	r3, [sp, #28]
 800cc02:	1b9e      	subs	r6, r3, r6
 800cc04:	9b08      	ldr	r3, [sp, #32]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	bfb4      	ite	lt
 800cc0a:	4633      	movlt	r3, r6
 800cc0c:	2300      	movge	r3, #0
 800cc0e:	9310      	str	r3, [sp, #64]	; 0x40
 800cc10:	9b08      	ldr	r3, [sp, #32]
 800cc12:	2500      	movs	r5, #0
 800cc14:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800cc18:	9318      	str	r3, [sp, #96]	; 0x60
 800cc1a:	462e      	mov	r6, r5
 800cc1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc1e:	4620      	mov	r0, r4
 800cc20:	6859      	ldr	r1, [r3, #4]
 800cc22:	f002 f873 	bl	800ed0c <_Balloc>
 800cc26:	9007      	str	r0, [sp, #28]
 800cc28:	2800      	cmp	r0, #0
 800cc2a:	f43f af11 	beq.w	800ca50 <_strtod_l+0x498>
 800cc2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc30:	691a      	ldr	r2, [r3, #16]
 800cc32:	3202      	adds	r2, #2
 800cc34:	f103 010c 	add.w	r1, r3, #12
 800cc38:	0092      	lsls	r2, r2, #2
 800cc3a:	300c      	adds	r0, #12
 800cc3c:	f7fe fc40 	bl	800b4c0 <memcpy>
 800cc40:	ec4b ab10 	vmov	d0, sl, fp
 800cc44:	aa20      	add	r2, sp, #128	; 0x80
 800cc46:	a91f      	add	r1, sp, #124	; 0x7c
 800cc48:	4620      	mov	r0, r4
 800cc4a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800cc4e:	f002 fc45 	bl	800f4dc <__d2b>
 800cc52:	901e      	str	r0, [sp, #120]	; 0x78
 800cc54:	2800      	cmp	r0, #0
 800cc56:	f43f aefb 	beq.w	800ca50 <_strtod_l+0x498>
 800cc5a:	2101      	movs	r1, #1
 800cc5c:	4620      	mov	r0, r4
 800cc5e:	f002 f99b 	bl	800ef98 <__i2b>
 800cc62:	4606      	mov	r6, r0
 800cc64:	2800      	cmp	r0, #0
 800cc66:	f43f aef3 	beq.w	800ca50 <_strtod_l+0x498>
 800cc6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800cc6c:	9904      	ldr	r1, [sp, #16]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	bfab      	itete	ge
 800cc72:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800cc74:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800cc76:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800cc78:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800cc7c:	bfac      	ite	ge
 800cc7e:	eb03 0902 	addge.w	r9, r3, r2
 800cc82:	1ad7      	sublt	r7, r2, r3
 800cc84:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800cc86:	eba3 0801 	sub.w	r8, r3, r1
 800cc8a:	4490      	add	r8, r2
 800cc8c:	4ba3      	ldr	r3, [pc, #652]	; (800cf1c <_strtod_l+0x964>)
 800cc8e:	f108 38ff 	add.w	r8, r8, #4294967295
 800cc92:	4598      	cmp	r8, r3
 800cc94:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800cc98:	f280 80cc 	bge.w	800ce34 <_strtod_l+0x87c>
 800cc9c:	eba3 0308 	sub.w	r3, r3, r8
 800cca0:	2b1f      	cmp	r3, #31
 800cca2:	eba2 0203 	sub.w	r2, r2, r3
 800cca6:	f04f 0101 	mov.w	r1, #1
 800ccaa:	f300 80b6 	bgt.w	800ce1a <_strtod_l+0x862>
 800ccae:	fa01 f303 	lsl.w	r3, r1, r3
 800ccb2:	9311      	str	r3, [sp, #68]	; 0x44
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	930c      	str	r3, [sp, #48]	; 0x30
 800ccb8:	eb09 0802 	add.w	r8, r9, r2
 800ccbc:	9b04      	ldr	r3, [sp, #16]
 800ccbe:	45c1      	cmp	r9, r8
 800ccc0:	4417      	add	r7, r2
 800ccc2:	441f      	add	r7, r3
 800ccc4:	464b      	mov	r3, r9
 800ccc6:	bfa8      	it	ge
 800ccc8:	4643      	movge	r3, r8
 800ccca:	42bb      	cmp	r3, r7
 800cccc:	bfa8      	it	ge
 800ccce:	463b      	movge	r3, r7
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	bfc2      	ittt	gt
 800ccd4:	eba8 0803 	subgt.w	r8, r8, r3
 800ccd8:	1aff      	subgt	r7, r7, r3
 800ccda:	eba9 0903 	subgt.w	r9, r9, r3
 800ccde:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	dd17      	ble.n	800cd14 <_strtod_l+0x75c>
 800cce4:	4631      	mov	r1, r6
 800cce6:	461a      	mov	r2, r3
 800cce8:	4620      	mov	r0, r4
 800ccea:	f002 fa11 	bl	800f110 <__pow5mult>
 800ccee:	4606      	mov	r6, r0
 800ccf0:	2800      	cmp	r0, #0
 800ccf2:	f43f aead 	beq.w	800ca50 <_strtod_l+0x498>
 800ccf6:	4601      	mov	r1, r0
 800ccf8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ccfa:	4620      	mov	r0, r4
 800ccfc:	f002 f962 	bl	800efc4 <__multiply>
 800cd00:	900f      	str	r0, [sp, #60]	; 0x3c
 800cd02:	2800      	cmp	r0, #0
 800cd04:	f43f aea4 	beq.w	800ca50 <_strtod_l+0x498>
 800cd08:	991e      	ldr	r1, [sp, #120]	; 0x78
 800cd0a:	4620      	mov	r0, r4
 800cd0c:	f002 f83e 	bl	800ed8c <_Bfree>
 800cd10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd12:	931e      	str	r3, [sp, #120]	; 0x78
 800cd14:	f1b8 0f00 	cmp.w	r8, #0
 800cd18:	f300 8091 	bgt.w	800ce3e <_strtod_l+0x886>
 800cd1c:	9b08      	ldr	r3, [sp, #32]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	dd08      	ble.n	800cd34 <_strtod_l+0x77c>
 800cd22:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cd24:	9907      	ldr	r1, [sp, #28]
 800cd26:	4620      	mov	r0, r4
 800cd28:	f002 f9f2 	bl	800f110 <__pow5mult>
 800cd2c:	9007      	str	r0, [sp, #28]
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	f43f ae8e 	beq.w	800ca50 <_strtod_l+0x498>
 800cd34:	2f00      	cmp	r7, #0
 800cd36:	dd08      	ble.n	800cd4a <_strtod_l+0x792>
 800cd38:	9907      	ldr	r1, [sp, #28]
 800cd3a:	463a      	mov	r2, r7
 800cd3c:	4620      	mov	r0, r4
 800cd3e:	f002 fa41 	bl	800f1c4 <__lshift>
 800cd42:	9007      	str	r0, [sp, #28]
 800cd44:	2800      	cmp	r0, #0
 800cd46:	f43f ae83 	beq.w	800ca50 <_strtod_l+0x498>
 800cd4a:	f1b9 0f00 	cmp.w	r9, #0
 800cd4e:	dd08      	ble.n	800cd62 <_strtod_l+0x7aa>
 800cd50:	4631      	mov	r1, r6
 800cd52:	464a      	mov	r2, r9
 800cd54:	4620      	mov	r0, r4
 800cd56:	f002 fa35 	bl	800f1c4 <__lshift>
 800cd5a:	4606      	mov	r6, r0
 800cd5c:	2800      	cmp	r0, #0
 800cd5e:	f43f ae77 	beq.w	800ca50 <_strtod_l+0x498>
 800cd62:	9a07      	ldr	r2, [sp, #28]
 800cd64:	991e      	ldr	r1, [sp, #120]	; 0x78
 800cd66:	4620      	mov	r0, r4
 800cd68:	f002 fab4 	bl	800f2d4 <__mdiff>
 800cd6c:	4605      	mov	r5, r0
 800cd6e:	2800      	cmp	r0, #0
 800cd70:	f43f ae6e 	beq.w	800ca50 <_strtod_l+0x498>
 800cd74:	68c3      	ldr	r3, [r0, #12]
 800cd76:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd78:	2300      	movs	r3, #0
 800cd7a:	60c3      	str	r3, [r0, #12]
 800cd7c:	4631      	mov	r1, r6
 800cd7e:	f002 fa8d 	bl	800f29c <__mcmp>
 800cd82:	2800      	cmp	r0, #0
 800cd84:	da65      	bge.n	800ce52 <_strtod_l+0x89a>
 800cd86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd88:	ea53 030a 	orrs.w	r3, r3, sl
 800cd8c:	f040 8087 	bne.w	800ce9e <_strtod_l+0x8e6>
 800cd90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	f040 8082 	bne.w	800ce9e <_strtod_l+0x8e6>
 800cd9a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cd9e:	0d1b      	lsrs	r3, r3, #20
 800cda0:	051b      	lsls	r3, r3, #20
 800cda2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800cda6:	d97a      	bls.n	800ce9e <_strtod_l+0x8e6>
 800cda8:	696b      	ldr	r3, [r5, #20]
 800cdaa:	b913      	cbnz	r3, 800cdb2 <_strtod_l+0x7fa>
 800cdac:	692b      	ldr	r3, [r5, #16]
 800cdae:	2b01      	cmp	r3, #1
 800cdb0:	dd75      	ble.n	800ce9e <_strtod_l+0x8e6>
 800cdb2:	4629      	mov	r1, r5
 800cdb4:	2201      	movs	r2, #1
 800cdb6:	4620      	mov	r0, r4
 800cdb8:	f002 fa04 	bl	800f1c4 <__lshift>
 800cdbc:	4631      	mov	r1, r6
 800cdbe:	4605      	mov	r5, r0
 800cdc0:	f002 fa6c 	bl	800f29c <__mcmp>
 800cdc4:	2800      	cmp	r0, #0
 800cdc6:	dd6a      	ble.n	800ce9e <_strtod_l+0x8e6>
 800cdc8:	9904      	ldr	r1, [sp, #16]
 800cdca:	4a55      	ldr	r2, [pc, #340]	; (800cf20 <_strtod_l+0x968>)
 800cdcc:	465b      	mov	r3, fp
 800cdce:	2900      	cmp	r1, #0
 800cdd0:	f000 8085 	beq.w	800cede <_strtod_l+0x926>
 800cdd4:	ea02 010b 	and.w	r1, r2, fp
 800cdd8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800cddc:	dc7f      	bgt.n	800cede <_strtod_l+0x926>
 800cdde:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800cde2:	f77f aeaa 	ble.w	800cb3a <_strtod_l+0x582>
 800cde6:	4a4f      	ldr	r2, [pc, #316]	; (800cf24 <_strtod_l+0x96c>)
 800cde8:	2300      	movs	r3, #0
 800cdea:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800cdee:	4650      	mov	r0, sl
 800cdf0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800cdf4:	4659      	mov	r1, fp
 800cdf6:	f7f3 fbff 	bl	80005f8 <__aeabi_dmul>
 800cdfa:	460b      	mov	r3, r1
 800cdfc:	4303      	orrs	r3, r0
 800cdfe:	bf08      	it	eq
 800ce00:	2322      	moveq	r3, #34	; 0x22
 800ce02:	4682      	mov	sl, r0
 800ce04:	468b      	mov	fp, r1
 800ce06:	bf08      	it	eq
 800ce08:	6023      	streq	r3, [r4, #0]
 800ce0a:	e62b      	b.n	800ca64 <_strtod_l+0x4ac>
 800ce0c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce10:	fa02 f303 	lsl.w	r3, r2, r3
 800ce14:	ea03 0a0a 	and.w	sl, r3, sl
 800ce18:	e6de      	b.n	800cbd8 <_strtod_l+0x620>
 800ce1a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ce1e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ce22:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ce26:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ce2a:	fa01 f308 	lsl.w	r3, r1, r8
 800ce2e:	930c      	str	r3, [sp, #48]	; 0x30
 800ce30:	9111      	str	r1, [sp, #68]	; 0x44
 800ce32:	e741      	b.n	800ccb8 <_strtod_l+0x700>
 800ce34:	2300      	movs	r3, #0
 800ce36:	930c      	str	r3, [sp, #48]	; 0x30
 800ce38:	2301      	movs	r3, #1
 800ce3a:	9311      	str	r3, [sp, #68]	; 0x44
 800ce3c:	e73c      	b.n	800ccb8 <_strtod_l+0x700>
 800ce3e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ce40:	4642      	mov	r2, r8
 800ce42:	4620      	mov	r0, r4
 800ce44:	f002 f9be 	bl	800f1c4 <__lshift>
 800ce48:	901e      	str	r0, [sp, #120]	; 0x78
 800ce4a:	2800      	cmp	r0, #0
 800ce4c:	f47f af66 	bne.w	800cd1c <_strtod_l+0x764>
 800ce50:	e5fe      	b.n	800ca50 <_strtod_l+0x498>
 800ce52:	465f      	mov	r7, fp
 800ce54:	d16e      	bne.n	800cf34 <_strtod_l+0x97c>
 800ce56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ce58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce5c:	b342      	cbz	r2, 800ceb0 <_strtod_l+0x8f8>
 800ce5e:	4a32      	ldr	r2, [pc, #200]	; (800cf28 <_strtod_l+0x970>)
 800ce60:	4293      	cmp	r3, r2
 800ce62:	d128      	bne.n	800ceb6 <_strtod_l+0x8fe>
 800ce64:	9b04      	ldr	r3, [sp, #16]
 800ce66:	4650      	mov	r0, sl
 800ce68:	b1eb      	cbz	r3, 800cea6 <_strtod_l+0x8ee>
 800ce6a:	4a2d      	ldr	r2, [pc, #180]	; (800cf20 <_strtod_l+0x968>)
 800ce6c:	403a      	ands	r2, r7
 800ce6e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ce72:	f04f 31ff 	mov.w	r1, #4294967295
 800ce76:	d819      	bhi.n	800ceac <_strtod_l+0x8f4>
 800ce78:	0d12      	lsrs	r2, r2, #20
 800ce7a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ce7e:	fa01 f303 	lsl.w	r3, r1, r3
 800ce82:	4298      	cmp	r0, r3
 800ce84:	d117      	bne.n	800ceb6 <_strtod_l+0x8fe>
 800ce86:	4b29      	ldr	r3, [pc, #164]	; (800cf2c <_strtod_l+0x974>)
 800ce88:	429f      	cmp	r7, r3
 800ce8a:	d102      	bne.n	800ce92 <_strtod_l+0x8da>
 800ce8c:	3001      	adds	r0, #1
 800ce8e:	f43f addf 	beq.w	800ca50 <_strtod_l+0x498>
 800ce92:	4b23      	ldr	r3, [pc, #140]	; (800cf20 <_strtod_l+0x968>)
 800ce94:	403b      	ands	r3, r7
 800ce96:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ce9a:	f04f 0a00 	mov.w	sl, #0
 800ce9e:	9b04      	ldr	r3, [sp, #16]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d1a0      	bne.n	800cde6 <_strtod_l+0x82e>
 800cea4:	e5de      	b.n	800ca64 <_strtod_l+0x4ac>
 800cea6:	f04f 33ff 	mov.w	r3, #4294967295
 800ceaa:	e7ea      	b.n	800ce82 <_strtod_l+0x8ca>
 800ceac:	460b      	mov	r3, r1
 800ceae:	e7e8      	b.n	800ce82 <_strtod_l+0x8ca>
 800ceb0:	ea53 030a 	orrs.w	r3, r3, sl
 800ceb4:	d088      	beq.n	800cdc8 <_strtod_l+0x810>
 800ceb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ceb8:	b1db      	cbz	r3, 800cef2 <_strtod_l+0x93a>
 800ceba:	423b      	tst	r3, r7
 800cebc:	d0ef      	beq.n	800ce9e <_strtod_l+0x8e6>
 800cebe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cec0:	9a04      	ldr	r2, [sp, #16]
 800cec2:	4650      	mov	r0, sl
 800cec4:	4659      	mov	r1, fp
 800cec6:	b1c3      	cbz	r3, 800cefa <_strtod_l+0x942>
 800cec8:	f7ff fb5a 	bl	800c580 <sulp>
 800cecc:	4602      	mov	r2, r0
 800cece:	460b      	mov	r3, r1
 800ced0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ced4:	f7f3 f9da 	bl	800028c <__adddf3>
 800ced8:	4682      	mov	sl, r0
 800ceda:	468b      	mov	fp, r1
 800cedc:	e7df      	b.n	800ce9e <_strtod_l+0x8e6>
 800cede:	4013      	ands	r3, r2
 800cee0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cee4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cee8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ceec:	f04f 3aff 	mov.w	sl, #4294967295
 800cef0:	e7d5      	b.n	800ce9e <_strtod_l+0x8e6>
 800cef2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cef4:	ea13 0f0a 	tst.w	r3, sl
 800cef8:	e7e0      	b.n	800cebc <_strtod_l+0x904>
 800cefa:	f7ff fb41 	bl	800c580 <sulp>
 800cefe:	4602      	mov	r2, r0
 800cf00:	460b      	mov	r3, r1
 800cf02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cf06:	f7f3 f9bf 	bl	8000288 <__aeabi_dsub>
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	4682      	mov	sl, r0
 800cf10:	468b      	mov	fp, r1
 800cf12:	f7f3 fdd9 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf16:	2800      	cmp	r0, #0
 800cf18:	d0c1      	beq.n	800ce9e <_strtod_l+0x8e6>
 800cf1a:	e60e      	b.n	800cb3a <_strtod_l+0x582>
 800cf1c:	fffffc02 	.word	0xfffffc02
 800cf20:	7ff00000 	.word	0x7ff00000
 800cf24:	39500000 	.word	0x39500000
 800cf28:	000fffff 	.word	0x000fffff
 800cf2c:	7fefffff 	.word	0x7fefffff
 800cf30:	080105a8 	.word	0x080105a8
 800cf34:	4631      	mov	r1, r6
 800cf36:	4628      	mov	r0, r5
 800cf38:	f002 fb2c 	bl	800f594 <__ratio>
 800cf3c:	ec59 8b10 	vmov	r8, r9, d0
 800cf40:	ee10 0a10 	vmov	r0, s0
 800cf44:	2200      	movs	r2, #0
 800cf46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cf4a:	4649      	mov	r1, r9
 800cf4c:	f7f3 fdd0 	bl	8000af0 <__aeabi_dcmple>
 800cf50:	2800      	cmp	r0, #0
 800cf52:	d07c      	beq.n	800d04e <_strtod_l+0xa96>
 800cf54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d04c      	beq.n	800cff4 <_strtod_l+0xa3c>
 800cf5a:	4b95      	ldr	r3, [pc, #596]	; (800d1b0 <_strtod_l+0xbf8>)
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800cf62:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d1b0 <_strtod_l+0xbf8>
 800cf66:	f04f 0800 	mov.w	r8, #0
 800cf6a:	4b92      	ldr	r3, [pc, #584]	; (800d1b4 <_strtod_l+0xbfc>)
 800cf6c:	403b      	ands	r3, r7
 800cf6e:	9311      	str	r3, [sp, #68]	; 0x44
 800cf70:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800cf72:	4b91      	ldr	r3, [pc, #580]	; (800d1b8 <_strtod_l+0xc00>)
 800cf74:	429a      	cmp	r2, r3
 800cf76:	f040 80b2 	bne.w	800d0de <_strtod_l+0xb26>
 800cf7a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cf7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cf82:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800cf86:	ec4b ab10 	vmov	d0, sl, fp
 800cf8a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800cf8e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cf92:	f002 fa27 	bl	800f3e4 <__ulp>
 800cf96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cf9a:	ec53 2b10 	vmov	r2, r3, d0
 800cf9e:	f7f3 fb2b 	bl	80005f8 <__aeabi_dmul>
 800cfa2:	4652      	mov	r2, sl
 800cfa4:	465b      	mov	r3, fp
 800cfa6:	f7f3 f971 	bl	800028c <__adddf3>
 800cfaa:	460b      	mov	r3, r1
 800cfac:	4981      	ldr	r1, [pc, #516]	; (800d1b4 <_strtod_l+0xbfc>)
 800cfae:	4a83      	ldr	r2, [pc, #524]	; (800d1bc <_strtod_l+0xc04>)
 800cfb0:	4019      	ands	r1, r3
 800cfb2:	4291      	cmp	r1, r2
 800cfb4:	4682      	mov	sl, r0
 800cfb6:	d95e      	bls.n	800d076 <_strtod_l+0xabe>
 800cfb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cfba:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800cfbe:	4293      	cmp	r3, r2
 800cfc0:	d103      	bne.n	800cfca <_strtod_l+0xa12>
 800cfc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfc4:	3301      	adds	r3, #1
 800cfc6:	f43f ad43 	beq.w	800ca50 <_strtod_l+0x498>
 800cfca:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800d1c8 <_strtod_l+0xc10>
 800cfce:	f04f 3aff 	mov.w	sl, #4294967295
 800cfd2:	991e      	ldr	r1, [sp, #120]	; 0x78
 800cfd4:	4620      	mov	r0, r4
 800cfd6:	f001 fed9 	bl	800ed8c <_Bfree>
 800cfda:	9907      	ldr	r1, [sp, #28]
 800cfdc:	4620      	mov	r0, r4
 800cfde:	f001 fed5 	bl	800ed8c <_Bfree>
 800cfe2:	4631      	mov	r1, r6
 800cfe4:	4620      	mov	r0, r4
 800cfe6:	f001 fed1 	bl	800ed8c <_Bfree>
 800cfea:	4629      	mov	r1, r5
 800cfec:	4620      	mov	r0, r4
 800cfee:	f001 fecd 	bl	800ed8c <_Bfree>
 800cff2:	e613      	b.n	800cc1c <_strtod_l+0x664>
 800cff4:	f1ba 0f00 	cmp.w	sl, #0
 800cff8:	d11b      	bne.n	800d032 <_strtod_l+0xa7a>
 800cffa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cffe:	b9f3      	cbnz	r3, 800d03e <_strtod_l+0xa86>
 800d000:	4b6b      	ldr	r3, [pc, #428]	; (800d1b0 <_strtod_l+0xbf8>)
 800d002:	2200      	movs	r2, #0
 800d004:	4640      	mov	r0, r8
 800d006:	4649      	mov	r1, r9
 800d008:	f7f3 fd68 	bl	8000adc <__aeabi_dcmplt>
 800d00c:	b9d0      	cbnz	r0, 800d044 <_strtod_l+0xa8c>
 800d00e:	4640      	mov	r0, r8
 800d010:	4649      	mov	r1, r9
 800d012:	4b6b      	ldr	r3, [pc, #428]	; (800d1c0 <_strtod_l+0xc08>)
 800d014:	2200      	movs	r2, #0
 800d016:	f7f3 faef 	bl	80005f8 <__aeabi_dmul>
 800d01a:	4680      	mov	r8, r0
 800d01c:	4689      	mov	r9, r1
 800d01e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d022:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800d026:	931b      	str	r3, [sp, #108]	; 0x6c
 800d028:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800d02c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800d030:	e79b      	b.n	800cf6a <_strtod_l+0x9b2>
 800d032:	f1ba 0f01 	cmp.w	sl, #1
 800d036:	d102      	bne.n	800d03e <_strtod_l+0xa86>
 800d038:	2f00      	cmp	r7, #0
 800d03a:	f43f ad7e 	beq.w	800cb3a <_strtod_l+0x582>
 800d03e:	4b61      	ldr	r3, [pc, #388]	; (800d1c4 <_strtod_l+0xc0c>)
 800d040:	2200      	movs	r2, #0
 800d042:	e78c      	b.n	800cf5e <_strtod_l+0x9a6>
 800d044:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800d1c0 <_strtod_l+0xc08>
 800d048:	f04f 0800 	mov.w	r8, #0
 800d04c:	e7e7      	b.n	800d01e <_strtod_l+0xa66>
 800d04e:	4b5c      	ldr	r3, [pc, #368]	; (800d1c0 <_strtod_l+0xc08>)
 800d050:	4640      	mov	r0, r8
 800d052:	4649      	mov	r1, r9
 800d054:	2200      	movs	r2, #0
 800d056:	f7f3 facf 	bl	80005f8 <__aeabi_dmul>
 800d05a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d05c:	4680      	mov	r8, r0
 800d05e:	4689      	mov	r9, r1
 800d060:	b933      	cbnz	r3, 800d070 <_strtod_l+0xab8>
 800d062:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d066:	9012      	str	r0, [sp, #72]	; 0x48
 800d068:	9313      	str	r3, [sp, #76]	; 0x4c
 800d06a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800d06e:	e7dd      	b.n	800d02c <_strtod_l+0xa74>
 800d070:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800d074:	e7f9      	b.n	800d06a <_strtod_l+0xab2>
 800d076:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d07a:	9b04      	ldr	r3, [sp, #16]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d1a8      	bne.n	800cfd2 <_strtod_l+0xa1a>
 800d080:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d084:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d086:	0d1b      	lsrs	r3, r3, #20
 800d088:	051b      	lsls	r3, r3, #20
 800d08a:	429a      	cmp	r2, r3
 800d08c:	d1a1      	bne.n	800cfd2 <_strtod_l+0xa1a>
 800d08e:	4640      	mov	r0, r8
 800d090:	4649      	mov	r1, r9
 800d092:	f7f3 fe11 	bl	8000cb8 <__aeabi_d2lz>
 800d096:	f7f3 fa81 	bl	800059c <__aeabi_l2d>
 800d09a:	4602      	mov	r2, r0
 800d09c:	460b      	mov	r3, r1
 800d09e:	4640      	mov	r0, r8
 800d0a0:	4649      	mov	r1, r9
 800d0a2:	f7f3 f8f1 	bl	8000288 <__aeabi_dsub>
 800d0a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d0a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d0ac:	ea43 030a 	orr.w	r3, r3, sl
 800d0b0:	4313      	orrs	r3, r2
 800d0b2:	4680      	mov	r8, r0
 800d0b4:	4689      	mov	r9, r1
 800d0b6:	d053      	beq.n	800d160 <_strtod_l+0xba8>
 800d0b8:	a335      	add	r3, pc, #212	; (adr r3, 800d190 <_strtod_l+0xbd8>)
 800d0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0be:	f7f3 fd0d 	bl	8000adc <__aeabi_dcmplt>
 800d0c2:	2800      	cmp	r0, #0
 800d0c4:	f47f acce 	bne.w	800ca64 <_strtod_l+0x4ac>
 800d0c8:	a333      	add	r3, pc, #204	; (adr r3, 800d198 <_strtod_l+0xbe0>)
 800d0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ce:	4640      	mov	r0, r8
 800d0d0:	4649      	mov	r1, r9
 800d0d2:	f7f3 fd21 	bl	8000b18 <__aeabi_dcmpgt>
 800d0d6:	2800      	cmp	r0, #0
 800d0d8:	f43f af7b 	beq.w	800cfd2 <_strtod_l+0xa1a>
 800d0dc:	e4c2      	b.n	800ca64 <_strtod_l+0x4ac>
 800d0de:	9b04      	ldr	r3, [sp, #16]
 800d0e0:	b333      	cbz	r3, 800d130 <_strtod_l+0xb78>
 800d0e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d0e4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d0e8:	d822      	bhi.n	800d130 <_strtod_l+0xb78>
 800d0ea:	a32d      	add	r3, pc, #180	; (adr r3, 800d1a0 <_strtod_l+0xbe8>)
 800d0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0f0:	4640      	mov	r0, r8
 800d0f2:	4649      	mov	r1, r9
 800d0f4:	f7f3 fcfc 	bl	8000af0 <__aeabi_dcmple>
 800d0f8:	b1a0      	cbz	r0, 800d124 <_strtod_l+0xb6c>
 800d0fa:	4649      	mov	r1, r9
 800d0fc:	4640      	mov	r0, r8
 800d0fe:	f7f3 fd53 	bl	8000ba8 <__aeabi_d2uiz>
 800d102:	2801      	cmp	r0, #1
 800d104:	bf38      	it	cc
 800d106:	2001      	movcc	r0, #1
 800d108:	f7f3 f9fc 	bl	8000504 <__aeabi_ui2d>
 800d10c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d10e:	4680      	mov	r8, r0
 800d110:	4689      	mov	r9, r1
 800d112:	bb13      	cbnz	r3, 800d15a <_strtod_l+0xba2>
 800d114:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d118:	9014      	str	r0, [sp, #80]	; 0x50
 800d11a:	9315      	str	r3, [sp, #84]	; 0x54
 800d11c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d120:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800d124:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d126:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d128:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d12c:	1a9b      	subs	r3, r3, r2
 800d12e:	930d      	str	r3, [sp, #52]	; 0x34
 800d130:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d134:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d138:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d13c:	f002 f952 	bl	800f3e4 <__ulp>
 800d140:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d144:	ec53 2b10 	vmov	r2, r3, d0
 800d148:	f7f3 fa56 	bl	80005f8 <__aeabi_dmul>
 800d14c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d150:	f7f3 f89c 	bl	800028c <__adddf3>
 800d154:	4682      	mov	sl, r0
 800d156:	468b      	mov	fp, r1
 800d158:	e78f      	b.n	800d07a <_strtod_l+0xac2>
 800d15a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800d15e:	e7dd      	b.n	800d11c <_strtod_l+0xb64>
 800d160:	a311      	add	r3, pc, #68	; (adr r3, 800d1a8 <_strtod_l+0xbf0>)
 800d162:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d166:	f7f3 fcb9 	bl	8000adc <__aeabi_dcmplt>
 800d16a:	e7b4      	b.n	800d0d6 <_strtod_l+0xb1e>
 800d16c:	2300      	movs	r3, #0
 800d16e:	930e      	str	r3, [sp, #56]	; 0x38
 800d170:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d172:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d174:	6013      	str	r3, [r2, #0]
 800d176:	f7ff ba65 	b.w	800c644 <_strtod_l+0x8c>
 800d17a:	2b65      	cmp	r3, #101	; 0x65
 800d17c:	f43f ab5d 	beq.w	800c83a <_strtod_l+0x282>
 800d180:	2b45      	cmp	r3, #69	; 0x45
 800d182:	f43f ab5a 	beq.w	800c83a <_strtod_l+0x282>
 800d186:	2201      	movs	r2, #1
 800d188:	f7ff bb92 	b.w	800c8b0 <_strtod_l+0x2f8>
 800d18c:	f3af 8000 	nop.w
 800d190:	94a03595 	.word	0x94a03595
 800d194:	3fdfffff 	.word	0x3fdfffff
 800d198:	35afe535 	.word	0x35afe535
 800d19c:	3fe00000 	.word	0x3fe00000
 800d1a0:	ffc00000 	.word	0xffc00000
 800d1a4:	41dfffff 	.word	0x41dfffff
 800d1a8:	94a03595 	.word	0x94a03595
 800d1ac:	3fcfffff 	.word	0x3fcfffff
 800d1b0:	3ff00000 	.word	0x3ff00000
 800d1b4:	7ff00000 	.word	0x7ff00000
 800d1b8:	7fe00000 	.word	0x7fe00000
 800d1bc:	7c9fffff 	.word	0x7c9fffff
 800d1c0:	3fe00000 	.word	0x3fe00000
 800d1c4:	bff00000 	.word	0xbff00000
 800d1c8:	7fefffff 	.word	0x7fefffff

0800d1cc <_strtod_r>:
 800d1cc:	4b01      	ldr	r3, [pc, #4]	; (800d1d4 <_strtod_r+0x8>)
 800d1ce:	f7ff b9f3 	b.w	800c5b8 <_strtod_l>
 800d1d2:	bf00      	nop
 800d1d4:	20000594 	.word	0x20000594

0800d1d8 <_strtol_l.isra.0>:
 800d1d8:	2b01      	cmp	r3, #1
 800d1da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1de:	d001      	beq.n	800d1e4 <_strtol_l.isra.0+0xc>
 800d1e0:	2b24      	cmp	r3, #36	; 0x24
 800d1e2:	d906      	bls.n	800d1f2 <_strtol_l.isra.0+0x1a>
 800d1e4:	f7fe f942 	bl	800b46c <__errno>
 800d1e8:	2316      	movs	r3, #22
 800d1ea:	6003      	str	r3, [r0, #0]
 800d1ec:	2000      	movs	r0, #0
 800d1ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1f2:	4f3a      	ldr	r7, [pc, #232]	; (800d2dc <_strtol_l.isra.0+0x104>)
 800d1f4:	468e      	mov	lr, r1
 800d1f6:	4676      	mov	r6, lr
 800d1f8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800d1fc:	5de5      	ldrb	r5, [r4, r7]
 800d1fe:	f015 0508 	ands.w	r5, r5, #8
 800d202:	d1f8      	bne.n	800d1f6 <_strtol_l.isra.0+0x1e>
 800d204:	2c2d      	cmp	r4, #45	; 0x2d
 800d206:	d134      	bne.n	800d272 <_strtol_l.isra.0+0x9a>
 800d208:	f89e 4000 	ldrb.w	r4, [lr]
 800d20c:	f04f 0801 	mov.w	r8, #1
 800d210:	f106 0e02 	add.w	lr, r6, #2
 800d214:	2b00      	cmp	r3, #0
 800d216:	d05c      	beq.n	800d2d2 <_strtol_l.isra.0+0xfa>
 800d218:	2b10      	cmp	r3, #16
 800d21a:	d10c      	bne.n	800d236 <_strtol_l.isra.0+0x5e>
 800d21c:	2c30      	cmp	r4, #48	; 0x30
 800d21e:	d10a      	bne.n	800d236 <_strtol_l.isra.0+0x5e>
 800d220:	f89e 4000 	ldrb.w	r4, [lr]
 800d224:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d228:	2c58      	cmp	r4, #88	; 0x58
 800d22a:	d14d      	bne.n	800d2c8 <_strtol_l.isra.0+0xf0>
 800d22c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800d230:	2310      	movs	r3, #16
 800d232:	f10e 0e02 	add.w	lr, lr, #2
 800d236:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800d23a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d23e:	2600      	movs	r6, #0
 800d240:	fbbc f9f3 	udiv	r9, ip, r3
 800d244:	4635      	mov	r5, r6
 800d246:	fb03 ca19 	mls	sl, r3, r9, ip
 800d24a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800d24e:	2f09      	cmp	r7, #9
 800d250:	d818      	bhi.n	800d284 <_strtol_l.isra.0+0xac>
 800d252:	463c      	mov	r4, r7
 800d254:	42a3      	cmp	r3, r4
 800d256:	dd24      	ble.n	800d2a2 <_strtol_l.isra.0+0xca>
 800d258:	2e00      	cmp	r6, #0
 800d25a:	db1f      	blt.n	800d29c <_strtol_l.isra.0+0xc4>
 800d25c:	45a9      	cmp	r9, r5
 800d25e:	d31d      	bcc.n	800d29c <_strtol_l.isra.0+0xc4>
 800d260:	d101      	bne.n	800d266 <_strtol_l.isra.0+0x8e>
 800d262:	45a2      	cmp	sl, r4
 800d264:	db1a      	blt.n	800d29c <_strtol_l.isra.0+0xc4>
 800d266:	fb05 4503 	mla	r5, r5, r3, r4
 800d26a:	2601      	movs	r6, #1
 800d26c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800d270:	e7eb      	b.n	800d24a <_strtol_l.isra.0+0x72>
 800d272:	2c2b      	cmp	r4, #43	; 0x2b
 800d274:	bf08      	it	eq
 800d276:	f89e 4000 	ldrbeq.w	r4, [lr]
 800d27a:	46a8      	mov	r8, r5
 800d27c:	bf08      	it	eq
 800d27e:	f106 0e02 	addeq.w	lr, r6, #2
 800d282:	e7c7      	b.n	800d214 <_strtol_l.isra.0+0x3c>
 800d284:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800d288:	2f19      	cmp	r7, #25
 800d28a:	d801      	bhi.n	800d290 <_strtol_l.isra.0+0xb8>
 800d28c:	3c37      	subs	r4, #55	; 0x37
 800d28e:	e7e1      	b.n	800d254 <_strtol_l.isra.0+0x7c>
 800d290:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800d294:	2f19      	cmp	r7, #25
 800d296:	d804      	bhi.n	800d2a2 <_strtol_l.isra.0+0xca>
 800d298:	3c57      	subs	r4, #87	; 0x57
 800d29a:	e7db      	b.n	800d254 <_strtol_l.isra.0+0x7c>
 800d29c:	f04f 36ff 	mov.w	r6, #4294967295
 800d2a0:	e7e4      	b.n	800d26c <_strtol_l.isra.0+0x94>
 800d2a2:	2e00      	cmp	r6, #0
 800d2a4:	da05      	bge.n	800d2b2 <_strtol_l.isra.0+0xda>
 800d2a6:	2322      	movs	r3, #34	; 0x22
 800d2a8:	6003      	str	r3, [r0, #0]
 800d2aa:	4665      	mov	r5, ip
 800d2ac:	b942      	cbnz	r2, 800d2c0 <_strtol_l.isra.0+0xe8>
 800d2ae:	4628      	mov	r0, r5
 800d2b0:	e79d      	b.n	800d1ee <_strtol_l.isra.0+0x16>
 800d2b2:	f1b8 0f00 	cmp.w	r8, #0
 800d2b6:	d000      	beq.n	800d2ba <_strtol_l.isra.0+0xe2>
 800d2b8:	426d      	negs	r5, r5
 800d2ba:	2a00      	cmp	r2, #0
 800d2bc:	d0f7      	beq.n	800d2ae <_strtol_l.isra.0+0xd6>
 800d2be:	b10e      	cbz	r6, 800d2c4 <_strtol_l.isra.0+0xec>
 800d2c0:	f10e 31ff 	add.w	r1, lr, #4294967295
 800d2c4:	6011      	str	r1, [r2, #0]
 800d2c6:	e7f2      	b.n	800d2ae <_strtol_l.isra.0+0xd6>
 800d2c8:	2430      	movs	r4, #48	; 0x30
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d1b3      	bne.n	800d236 <_strtol_l.isra.0+0x5e>
 800d2ce:	2308      	movs	r3, #8
 800d2d0:	e7b1      	b.n	800d236 <_strtol_l.isra.0+0x5e>
 800d2d2:	2c30      	cmp	r4, #48	; 0x30
 800d2d4:	d0a4      	beq.n	800d220 <_strtol_l.isra.0+0x48>
 800d2d6:	230a      	movs	r3, #10
 800d2d8:	e7ad      	b.n	800d236 <_strtol_l.isra.0+0x5e>
 800d2da:	bf00      	nop
 800d2dc:	0801060d 	.word	0x0801060d

0800d2e0 <_strtol_r>:
 800d2e0:	f7ff bf7a 	b.w	800d1d8 <_strtol_l.isra.0>

0800d2e4 <__swbuf_r>:
 800d2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2e6:	460e      	mov	r6, r1
 800d2e8:	4614      	mov	r4, r2
 800d2ea:	4605      	mov	r5, r0
 800d2ec:	b118      	cbz	r0, 800d2f6 <__swbuf_r+0x12>
 800d2ee:	6983      	ldr	r3, [r0, #24]
 800d2f0:	b90b      	cbnz	r3, 800d2f6 <__swbuf_r+0x12>
 800d2f2:	f001 f867 	bl	800e3c4 <__sinit>
 800d2f6:	4b21      	ldr	r3, [pc, #132]	; (800d37c <__swbuf_r+0x98>)
 800d2f8:	429c      	cmp	r4, r3
 800d2fa:	d12b      	bne.n	800d354 <__swbuf_r+0x70>
 800d2fc:	686c      	ldr	r4, [r5, #4]
 800d2fe:	69a3      	ldr	r3, [r4, #24]
 800d300:	60a3      	str	r3, [r4, #8]
 800d302:	89a3      	ldrh	r3, [r4, #12]
 800d304:	071a      	lsls	r2, r3, #28
 800d306:	d52f      	bpl.n	800d368 <__swbuf_r+0x84>
 800d308:	6923      	ldr	r3, [r4, #16]
 800d30a:	b36b      	cbz	r3, 800d368 <__swbuf_r+0x84>
 800d30c:	6923      	ldr	r3, [r4, #16]
 800d30e:	6820      	ldr	r0, [r4, #0]
 800d310:	1ac0      	subs	r0, r0, r3
 800d312:	6963      	ldr	r3, [r4, #20]
 800d314:	b2f6      	uxtb	r6, r6
 800d316:	4283      	cmp	r3, r0
 800d318:	4637      	mov	r7, r6
 800d31a:	dc04      	bgt.n	800d326 <__swbuf_r+0x42>
 800d31c:	4621      	mov	r1, r4
 800d31e:	4628      	mov	r0, r5
 800d320:	f000 ffbc 	bl	800e29c <_fflush_r>
 800d324:	bb30      	cbnz	r0, 800d374 <__swbuf_r+0x90>
 800d326:	68a3      	ldr	r3, [r4, #8]
 800d328:	3b01      	subs	r3, #1
 800d32a:	60a3      	str	r3, [r4, #8]
 800d32c:	6823      	ldr	r3, [r4, #0]
 800d32e:	1c5a      	adds	r2, r3, #1
 800d330:	6022      	str	r2, [r4, #0]
 800d332:	701e      	strb	r6, [r3, #0]
 800d334:	6963      	ldr	r3, [r4, #20]
 800d336:	3001      	adds	r0, #1
 800d338:	4283      	cmp	r3, r0
 800d33a:	d004      	beq.n	800d346 <__swbuf_r+0x62>
 800d33c:	89a3      	ldrh	r3, [r4, #12]
 800d33e:	07db      	lsls	r3, r3, #31
 800d340:	d506      	bpl.n	800d350 <__swbuf_r+0x6c>
 800d342:	2e0a      	cmp	r6, #10
 800d344:	d104      	bne.n	800d350 <__swbuf_r+0x6c>
 800d346:	4621      	mov	r1, r4
 800d348:	4628      	mov	r0, r5
 800d34a:	f000 ffa7 	bl	800e29c <_fflush_r>
 800d34e:	b988      	cbnz	r0, 800d374 <__swbuf_r+0x90>
 800d350:	4638      	mov	r0, r7
 800d352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d354:	4b0a      	ldr	r3, [pc, #40]	; (800d380 <__swbuf_r+0x9c>)
 800d356:	429c      	cmp	r4, r3
 800d358:	d101      	bne.n	800d35e <__swbuf_r+0x7a>
 800d35a:	68ac      	ldr	r4, [r5, #8]
 800d35c:	e7cf      	b.n	800d2fe <__swbuf_r+0x1a>
 800d35e:	4b09      	ldr	r3, [pc, #36]	; (800d384 <__swbuf_r+0xa0>)
 800d360:	429c      	cmp	r4, r3
 800d362:	bf08      	it	eq
 800d364:	68ec      	ldreq	r4, [r5, #12]
 800d366:	e7ca      	b.n	800d2fe <__swbuf_r+0x1a>
 800d368:	4621      	mov	r1, r4
 800d36a:	4628      	mov	r0, r5
 800d36c:	f000 f80c 	bl	800d388 <__swsetup_r>
 800d370:	2800      	cmp	r0, #0
 800d372:	d0cb      	beq.n	800d30c <__swbuf_r+0x28>
 800d374:	f04f 37ff 	mov.w	r7, #4294967295
 800d378:	e7ea      	b.n	800d350 <__swbuf_r+0x6c>
 800d37a:	bf00      	nop
 800d37c:	080107c4 	.word	0x080107c4
 800d380:	080107e4 	.word	0x080107e4
 800d384:	080107a4 	.word	0x080107a4

0800d388 <__swsetup_r>:
 800d388:	4b32      	ldr	r3, [pc, #200]	; (800d454 <__swsetup_r+0xcc>)
 800d38a:	b570      	push	{r4, r5, r6, lr}
 800d38c:	681d      	ldr	r5, [r3, #0]
 800d38e:	4606      	mov	r6, r0
 800d390:	460c      	mov	r4, r1
 800d392:	b125      	cbz	r5, 800d39e <__swsetup_r+0x16>
 800d394:	69ab      	ldr	r3, [r5, #24]
 800d396:	b913      	cbnz	r3, 800d39e <__swsetup_r+0x16>
 800d398:	4628      	mov	r0, r5
 800d39a:	f001 f813 	bl	800e3c4 <__sinit>
 800d39e:	4b2e      	ldr	r3, [pc, #184]	; (800d458 <__swsetup_r+0xd0>)
 800d3a0:	429c      	cmp	r4, r3
 800d3a2:	d10f      	bne.n	800d3c4 <__swsetup_r+0x3c>
 800d3a4:	686c      	ldr	r4, [r5, #4]
 800d3a6:	89a3      	ldrh	r3, [r4, #12]
 800d3a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d3ac:	0719      	lsls	r1, r3, #28
 800d3ae:	d42c      	bmi.n	800d40a <__swsetup_r+0x82>
 800d3b0:	06dd      	lsls	r5, r3, #27
 800d3b2:	d411      	bmi.n	800d3d8 <__swsetup_r+0x50>
 800d3b4:	2309      	movs	r3, #9
 800d3b6:	6033      	str	r3, [r6, #0]
 800d3b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d3bc:	81a3      	strh	r3, [r4, #12]
 800d3be:	f04f 30ff 	mov.w	r0, #4294967295
 800d3c2:	e03e      	b.n	800d442 <__swsetup_r+0xba>
 800d3c4:	4b25      	ldr	r3, [pc, #148]	; (800d45c <__swsetup_r+0xd4>)
 800d3c6:	429c      	cmp	r4, r3
 800d3c8:	d101      	bne.n	800d3ce <__swsetup_r+0x46>
 800d3ca:	68ac      	ldr	r4, [r5, #8]
 800d3cc:	e7eb      	b.n	800d3a6 <__swsetup_r+0x1e>
 800d3ce:	4b24      	ldr	r3, [pc, #144]	; (800d460 <__swsetup_r+0xd8>)
 800d3d0:	429c      	cmp	r4, r3
 800d3d2:	bf08      	it	eq
 800d3d4:	68ec      	ldreq	r4, [r5, #12]
 800d3d6:	e7e6      	b.n	800d3a6 <__swsetup_r+0x1e>
 800d3d8:	0758      	lsls	r0, r3, #29
 800d3da:	d512      	bpl.n	800d402 <__swsetup_r+0x7a>
 800d3dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d3de:	b141      	cbz	r1, 800d3f2 <__swsetup_r+0x6a>
 800d3e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d3e4:	4299      	cmp	r1, r3
 800d3e6:	d002      	beq.n	800d3ee <__swsetup_r+0x66>
 800d3e8:	4630      	mov	r0, r6
 800d3ea:	f002 f959 	bl	800f6a0 <_free_r>
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	6363      	str	r3, [r4, #52]	; 0x34
 800d3f2:	89a3      	ldrh	r3, [r4, #12]
 800d3f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d3f8:	81a3      	strh	r3, [r4, #12]
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	6063      	str	r3, [r4, #4]
 800d3fe:	6923      	ldr	r3, [r4, #16]
 800d400:	6023      	str	r3, [r4, #0]
 800d402:	89a3      	ldrh	r3, [r4, #12]
 800d404:	f043 0308 	orr.w	r3, r3, #8
 800d408:	81a3      	strh	r3, [r4, #12]
 800d40a:	6923      	ldr	r3, [r4, #16]
 800d40c:	b94b      	cbnz	r3, 800d422 <__swsetup_r+0x9a>
 800d40e:	89a3      	ldrh	r3, [r4, #12]
 800d410:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d414:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d418:	d003      	beq.n	800d422 <__swsetup_r+0x9a>
 800d41a:	4621      	mov	r1, r4
 800d41c:	4630      	mov	r0, r6
 800d41e:	f001 fc1b 	bl	800ec58 <__smakebuf_r>
 800d422:	89a0      	ldrh	r0, [r4, #12]
 800d424:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d428:	f010 0301 	ands.w	r3, r0, #1
 800d42c:	d00a      	beq.n	800d444 <__swsetup_r+0xbc>
 800d42e:	2300      	movs	r3, #0
 800d430:	60a3      	str	r3, [r4, #8]
 800d432:	6963      	ldr	r3, [r4, #20]
 800d434:	425b      	negs	r3, r3
 800d436:	61a3      	str	r3, [r4, #24]
 800d438:	6923      	ldr	r3, [r4, #16]
 800d43a:	b943      	cbnz	r3, 800d44e <__swsetup_r+0xc6>
 800d43c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d440:	d1ba      	bne.n	800d3b8 <__swsetup_r+0x30>
 800d442:	bd70      	pop	{r4, r5, r6, pc}
 800d444:	0781      	lsls	r1, r0, #30
 800d446:	bf58      	it	pl
 800d448:	6963      	ldrpl	r3, [r4, #20]
 800d44a:	60a3      	str	r3, [r4, #8]
 800d44c:	e7f4      	b.n	800d438 <__swsetup_r+0xb0>
 800d44e:	2000      	movs	r0, #0
 800d450:	e7f7      	b.n	800d442 <__swsetup_r+0xba>
 800d452:	bf00      	nop
 800d454:	2000052c 	.word	0x2000052c
 800d458:	080107c4 	.word	0x080107c4
 800d45c:	080107e4 	.word	0x080107e4
 800d460:	080107a4 	.word	0x080107a4

0800d464 <__assert_func>:
 800d464:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d466:	4614      	mov	r4, r2
 800d468:	461a      	mov	r2, r3
 800d46a:	4b09      	ldr	r3, [pc, #36]	; (800d490 <__assert_func+0x2c>)
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	4605      	mov	r5, r0
 800d470:	68d8      	ldr	r0, [r3, #12]
 800d472:	b14c      	cbz	r4, 800d488 <__assert_func+0x24>
 800d474:	4b07      	ldr	r3, [pc, #28]	; (800d494 <__assert_func+0x30>)
 800d476:	9100      	str	r1, [sp, #0]
 800d478:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d47c:	4906      	ldr	r1, [pc, #24]	; (800d498 <__assert_func+0x34>)
 800d47e:	462b      	mov	r3, r5
 800d480:	f001 f81e 	bl	800e4c0 <fiprintf>
 800d484:	f002 fce6 	bl	800fe54 <abort>
 800d488:	4b04      	ldr	r3, [pc, #16]	; (800d49c <__assert_func+0x38>)
 800d48a:	461c      	mov	r4, r3
 800d48c:	e7f3      	b.n	800d476 <__assert_func+0x12>
 800d48e:	bf00      	nop
 800d490:	2000052c 	.word	0x2000052c
 800d494:	080105d0 	.word	0x080105d0
 800d498:	080105dd 	.word	0x080105dd
 800d49c:	0801060b 	.word	0x0801060b

0800d4a0 <quorem>:
 800d4a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4a4:	6903      	ldr	r3, [r0, #16]
 800d4a6:	690c      	ldr	r4, [r1, #16]
 800d4a8:	42a3      	cmp	r3, r4
 800d4aa:	4607      	mov	r7, r0
 800d4ac:	f2c0 8081 	blt.w	800d5b2 <quorem+0x112>
 800d4b0:	3c01      	subs	r4, #1
 800d4b2:	f101 0814 	add.w	r8, r1, #20
 800d4b6:	f100 0514 	add.w	r5, r0, #20
 800d4ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d4be:	9301      	str	r3, [sp, #4]
 800d4c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d4c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d4c8:	3301      	adds	r3, #1
 800d4ca:	429a      	cmp	r2, r3
 800d4cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d4d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d4d4:	fbb2 f6f3 	udiv	r6, r2, r3
 800d4d8:	d331      	bcc.n	800d53e <quorem+0x9e>
 800d4da:	f04f 0e00 	mov.w	lr, #0
 800d4de:	4640      	mov	r0, r8
 800d4e0:	46ac      	mov	ip, r5
 800d4e2:	46f2      	mov	sl, lr
 800d4e4:	f850 2b04 	ldr.w	r2, [r0], #4
 800d4e8:	b293      	uxth	r3, r2
 800d4ea:	fb06 e303 	mla	r3, r6, r3, lr
 800d4ee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d4f2:	b29b      	uxth	r3, r3
 800d4f4:	ebaa 0303 	sub.w	r3, sl, r3
 800d4f8:	0c12      	lsrs	r2, r2, #16
 800d4fa:	f8dc a000 	ldr.w	sl, [ip]
 800d4fe:	fb06 e202 	mla	r2, r6, r2, lr
 800d502:	fa13 f38a 	uxtah	r3, r3, sl
 800d506:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d50a:	fa1f fa82 	uxth.w	sl, r2
 800d50e:	f8dc 2000 	ldr.w	r2, [ip]
 800d512:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d516:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d51a:	b29b      	uxth	r3, r3
 800d51c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d520:	4581      	cmp	r9, r0
 800d522:	f84c 3b04 	str.w	r3, [ip], #4
 800d526:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d52a:	d2db      	bcs.n	800d4e4 <quorem+0x44>
 800d52c:	f855 300b 	ldr.w	r3, [r5, fp]
 800d530:	b92b      	cbnz	r3, 800d53e <quorem+0x9e>
 800d532:	9b01      	ldr	r3, [sp, #4]
 800d534:	3b04      	subs	r3, #4
 800d536:	429d      	cmp	r5, r3
 800d538:	461a      	mov	r2, r3
 800d53a:	d32e      	bcc.n	800d59a <quorem+0xfa>
 800d53c:	613c      	str	r4, [r7, #16]
 800d53e:	4638      	mov	r0, r7
 800d540:	f001 feac 	bl	800f29c <__mcmp>
 800d544:	2800      	cmp	r0, #0
 800d546:	db24      	blt.n	800d592 <quorem+0xf2>
 800d548:	3601      	adds	r6, #1
 800d54a:	4628      	mov	r0, r5
 800d54c:	f04f 0c00 	mov.w	ip, #0
 800d550:	f858 2b04 	ldr.w	r2, [r8], #4
 800d554:	f8d0 e000 	ldr.w	lr, [r0]
 800d558:	b293      	uxth	r3, r2
 800d55a:	ebac 0303 	sub.w	r3, ip, r3
 800d55e:	0c12      	lsrs	r2, r2, #16
 800d560:	fa13 f38e 	uxtah	r3, r3, lr
 800d564:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d568:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d56c:	b29b      	uxth	r3, r3
 800d56e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d572:	45c1      	cmp	r9, r8
 800d574:	f840 3b04 	str.w	r3, [r0], #4
 800d578:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d57c:	d2e8      	bcs.n	800d550 <quorem+0xb0>
 800d57e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d582:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d586:	b922      	cbnz	r2, 800d592 <quorem+0xf2>
 800d588:	3b04      	subs	r3, #4
 800d58a:	429d      	cmp	r5, r3
 800d58c:	461a      	mov	r2, r3
 800d58e:	d30a      	bcc.n	800d5a6 <quorem+0x106>
 800d590:	613c      	str	r4, [r7, #16]
 800d592:	4630      	mov	r0, r6
 800d594:	b003      	add	sp, #12
 800d596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d59a:	6812      	ldr	r2, [r2, #0]
 800d59c:	3b04      	subs	r3, #4
 800d59e:	2a00      	cmp	r2, #0
 800d5a0:	d1cc      	bne.n	800d53c <quorem+0x9c>
 800d5a2:	3c01      	subs	r4, #1
 800d5a4:	e7c7      	b.n	800d536 <quorem+0x96>
 800d5a6:	6812      	ldr	r2, [r2, #0]
 800d5a8:	3b04      	subs	r3, #4
 800d5aa:	2a00      	cmp	r2, #0
 800d5ac:	d1f0      	bne.n	800d590 <quorem+0xf0>
 800d5ae:	3c01      	subs	r4, #1
 800d5b0:	e7eb      	b.n	800d58a <quorem+0xea>
 800d5b2:	2000      	movs	r0, #0
 800d5b4:	e7ee      	b.n	800d594 <quorem+0xf4>
	...

0800d5b8 <_dtoa_r>:
 800d5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5bc:	ed2d 8b02 	vpush	{d8}
 800d5c0:	ec57 6b10 	vmov	r6, r7, d0
 800d5c4:	b095      	sub	sp, #84	; 0x54
 800d5c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d5c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d5cc:	9105      	str	r1, [sp, #20]
 800d5ce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800d5d2:	4604      	mov	r4, r0
 800d5d4:	9209      	str	r2, [sp, #36]	; 0x24
 800d5d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d5d8:	b975      	cbnz	r5, 800d5f8 <_dtoa_r+0x40>
 800d5da:	2010      	movs	r0, #16
 800d5dc:	f001 fb7c 	bl	800ecd8 <malloc>
 800d5e0:	4602      	mov	r2, r0
 800d5e2:	6260      	str	r0, [r4, #36]	; 0x24
 800d5e4:	b920      	cbnz	r0, 800d5f0 <_dtoa_r+0x38>
 800d5e6:	4bb2      	ldr	r3, [pc, #712]	; (800d8b0 <_dtoa_r+0x2f8>)
 800d5e8:	21ea      	movs	r1, #234	; 0xea
 800d5ea:	48b2      	ldr	r0, [pc, #712]	; (800d8b4 <_dtoa_r+0x2fc>)
 800d5ec:	f7ff ff3a 	bl	800d464 <__assert_func>
 800d5f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d5f4:	6005      	str	r5, [r0, #0]
 800d5f6:	60c5      	str	r5, [r0, #12]
 800d5f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5fa:	6819      	ldr	r1, [r3, #0]
 800d5fc:	b151      	cbz	r1, 800d614 <_dtoa_r+0x5c>
 800d5fe:	685a      	ldr	r2, [r3, #4]
 800d600:	604a      	str	r2, [r1, #4]
 800d602:	2301      	movs	r3, #1
 800d604:	4093      	lsls	r3, r2
 800d606:	608b      	str	r3, [r1, #8]
 800d608:	4620      	mov	r0, r4
 800d60a:	f001 fbbf 	bl	800ed8c <_Bfree>
 800d60e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d610:	2200      	movs	r2, #0
 800d612:	601a      	str	r2, [r3, #0]
 800d614:	1e3b      	subs	r3, r7, #0
 800d616:	bfb9      	ittee	lt
 800d618:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d61c:	9303      	strlt	r3, [sp, #12]
 800d61e:	2300      	movge	r3, #0
 800d620:	f8c8 3000 	strge.w	r3, [r8]
 800d624:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800d628:	4ba3      	ldr	r3, [pc, #652]	; (800d8b8 <_dtoa_r+0x300>)
 800d62a:	bfbc      	itt	lt
 800d62c:	2201      	movlt	r2, #1
 800d62e:	f8c8 2000 	strlt.w	r2, [r8]
 800d632:	ea33 0309 	bics.w	r3, r3, r9
 800d636:	d11b      	bne.n	800d670 <_dtoa_r+0xb8>
 800d638:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d63a:	f242 730f 	movw	r3, #9999	; 0x270f
 800d63e:	6013      	str	r3, [r2, #0]
 800d640:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d644:	4333      	orrs	r3, r6
 800d646:	f000 857a 	beq.w	800e13e <_dtoa_r+0xb86>
 800d64a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d64c:	b963      	cbnz	r3, 800d668 <_dtoa_r+0xb0>
 800d64e:	4b9b      	ldr	r3, [pc, #620]	; (800d8bc <_dtoa_r+0x304>)
 800d650:	e024      	b.n	800d69c <_dtoa_r+0xe4>
 800d652:	4b9b      	ldr	r3, [pc, #620]	; (800d8c0 <_dtoa_r+0x308>)
 800d654:	9300      	str	r3, [sp, #0]
 800d656:	3308      	adds	r3, #8
 800d658:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d65a:	6013      	str	r3, [r2, #0]
 800d65c:	9800      	ldr	r0, [sp, #0]
 800d65e:	b015      	add	sp, #84	; 0x54
 800d660:	ecbd 8b02 	vpop	{d8}
 800d664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d668:	4b94      	ldr	r3, [pc, #592]	; (800d8bc <_dtoa_r+0x304>)
 800d66a:	9300      	str	r3, [sp, #0]
 800d66c:	3303      	adds	r3, #3
 800d66e:	e7f3      	b.n	800d658 <_dtoa_r+0xa0>
 800d670:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d674:	2200      	movs	r2, #0
 800d676:	ec51 0b17 	vmov	r0, r1, d7
 800d67a:	2300      	movs	r3, #0
 800d67c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800d680:	f7f3 fa22 	bl	8000ac8 <__aeabi_dcmpeq>
 800d684:	4680      	mov	r8, r0
 800d686:	b158      	cbz	r0, 800d6a0 <_dtoa_r+0xe8>
 800d688:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d68a:	2301      	movs	r3, #1
 800d68c:	6013      	str	r3, [r2, #0]
 800d68e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d690:	2b00      	cmp	r3, #0
 800d692:	f000 8551 	beq.w	800e138 <_dtoa_r+0xb80>
 800d696:	488b      	ldr	r0, [pc, #556]	; (800d8c4 <_dtoa_r+0x30c>)
 800d698:	6018      	str	r0, [r3, #0]
 800d69a:	1e43      	subs	r3, r0, #1
 800d69c:	9300      	str	r3, [sp, #0]
 800d69e:	e7dd      	b.n	800d65c <_dtoa_r+0xa4>
 800d6a0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d6a4:	aa12      	add	r2, sp, #72	; 0x48
 800d6a6:	a913      	add	r1, sp, #76	; 0x4c
 800d6a8:	4620      	mov	r0, r4
 800d6aa:	f001 ff17 	bl	800f4dc <__d2b>
 800d6ae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d6b2:	4683      	mov	fp, r0
 800d6b4:	2d00      	cmp	r5, #0
 800d6b6:	d07c      	beq.n	800d7b2 <_dtoa_r+0x1fa>
 800d6b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d6ba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800d6be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d6c2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800d6c6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d6ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d6ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d6d2:	4b7d      	ldr	r3, [pc, #500]	; (800d8c8 <_dtoa_r+0x310>)
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	4630      	mov	r0, r6
 800d6d8:	4639      	mov	r1, r7
 800d6da:	f7f2 fdd5 	bl	8000288 <__aeabi_dsub>
 800d6de:	a36e      	add	r3, pc, #440	; (adr r3, 800d898 <_dtoa_r+0x2e0>)
 800d6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e4:	f7f2 ff88 	bl	80005f8 <__aeabi_dmul>
 800d6e8:	a36d      	add	r3, pc, #436	; (adr r3, 800d8a0 <_dtoa_r+0x2e8>)
 800d6ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ee:	f7f2 fdcd 	bl	800028c <__adddf3>
 800d6f2:	4606      	mov	r6, r0
 800d6f4:	4628      	mov	r0, r5
 800d6f6:	460f      	mov	r7, r1
 800d6f8:	f7f2 ff14 	bl	8000524 <__aeabi_i2d>
 800d6fc:	a36a      	add	r3, pc, #424	; (adr r3, 800d8a8 <_dtoa_r+0x2f0>)
 800d6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d702:	f7f2 ff79 	bl	80005f8 <__aeabi_dmul>
 800d706:	4602      	mov	r2, r0
 800d708:	460b      	mov	r3, r1
 800d70a:	4630      	mov	r0, r6
 800d70c:	4639      	mov	r1, r7
 800d70e:	f7f2 fdbd 	bl	800028c <__adddf3>
 800d712:	4606      	mov	r6, r0
 800d714:	460f      	mov	r7, r1
 800d716:	f7f3 fa1f 	bl	8000b58 <__aeabi_d2iz>
 800d71a:	2200      	movs	r2, #0
 800d71c:	4682      	mov	sl, r0
 800d71e:	2300      	movs	r3, #0
 800d720:	4630      	mov	r0, r6
 800d722:	4639      	mov	r1, r7
 800d724:	f7f3 f9da 	bl	8000adc <__aeabi_dcmplt>
 800d728:	b148      	cbz	r0, 800d73e <_dtoa_r+0x186>
 800d72a:	4650      	mov	r0, sl
 800d72c:	f7f2 fefa 	bl	8000524 <__aeabi_i2d>
 800d730:	4632      	mov	r2, r6
 800d732:	463b      	mov	r3, r7
 800d734:	f7f3 f9c8 	bl	8000ac8 <__aeabi_dcmpeq>
 800d738:	b908      	cbnz	r0, 800d73e <_dtoa_r+0x186>
 800d73a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d73e:	f1ba 0f16 	cmp.w	sl, #22
 800d742:	d854      	bhi.n	800d7ee <_dtoa_r+0x236>
 800d744:	4b61      	ldr	r3, [pc, #388]	; (800d8cc <_dtoa_r+0x314>)
 800d746:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d74e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d752:	f7f3 f9c3 	bl	8000adc <__aeabi_dcmplt>
 800d756:	2800      	cmp	r0, #0
 800d758:	d04b      	beq.n	800d7f2 <_dtoa_r+0x23a>
 800d75a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d75e:	2300      	movs	r3, #0
 800d760:	930e      	str	r3, [sp, #56]	; 0x38
 800d762:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d764:	1b5d      	subs	r5, r3, r5
 800d766:	1e6b      	subs	r3, r5, #1
 800d768:	9304      	str	r3, [sp, #16]
 800d76a:	bf43      	ittte	mi
 800d76c:	2300      	movmi	r3, #0
 800d76e:	f1c5 0801 	rsbmi	r8, r5, #1
 800d772:	9304      	strmi	r3, [sp, #16]
 800d774:	f04f 0800 	movpl.w	r8, #0
 800d778:	f1ba 0f00 	cmp.w	sl, #0
 800d77c:	db3b      	blt.n	800d7f6 <_dtoa_r+0x23e>
 800d77e:	9b04      	ldr	r3, [sp, #16]
 800d780:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800d784:	4453      	add	r3, sl
 800d786:	9304      	str	r3, [sp, #16]
 800d788:	2300      	movs	r3, #0
 800d78a:	9306      	str	r3, [sp, #24]
 800d78c:	9b05      	ldr	r3, [sp, #20]
 800d78e:	2b09      	cmp	r3, #9
 800d790:	d869      	bhi.n	800d866 <_dtoa_r+0x2ae>
 800d792:	2b05      	cmp	r3, #5
 800d794:	bfc4      	itt	gt
 800d796:	3b04      	subgt	r3, #4
 800d798:	9305      	strgt	r3, [sp, #20]
 800d79a:	9b05      	ldr	r3, [sp, #20]
 800d79c:	f1a3 0302 	sub.w	r3, r3, #2
 800d7a0:	bfcc      	ite	gt
 800d7a2:	2500      	movgt	r5, #0
 800d7a4:	2501      	movle	r5, #1
 800d7a6:	2b03      	cmp	r3, #3
 800d7a8:	d869      	bhi.n	800d87e <_dtoa_r+0x2c6>
 800d7aa:	e8df f003 	tbb	[pc, r3]
 800d7ae:	4e2c      	.short	0x4e2c
 800d7b0:	5a4c      	.short	0x5a4c
 800d7b2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800d7b6:	441d      	add	r5, r3
 800d7b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d7bc:	2b20      	cmp	r3, #32
 800d7be:	bfc1      	itttt	gt
 800d7c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d7c4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d7c8:	fa09 f303 	lslgt.w	r3, r9, r3
 800d7cc:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d7d0:	bfda      	itte	le
 800d7d2:	f1c3 0320 	rsble	r3, r3, #32
 800d7d6:	fa06 f003 	lslle.w	r0, r6, r3
 800d7da:	4318      	orrgt	r0, r3
 800d7dc:	f7f2 fe92 	bl	8000504 <__aeabi_ui2d>
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	4606      	mov	r6, r0
 800d7e4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d7e8:	3d01      	subs	r5, #1
 800d7ea:	9310      	str	r3, [sp, #64]	; 0x40
 800d7ec:	e771      	b.n	800d6d2 <_dtoa_r+0x11a>
 800d7ee:	2301      	movs	r3, #1
 800d7f0:	e7b6      	b.n	800d760 <_dtoa_r+0x1a8>
 800d7f2:	900e      	str	r0, [sp, #56]	; 0x38
 800d7f4:	e7b5      	b.n	800d762 <_dtoa_r+0x1aa>
 800d7f6:	f1ca 0300 	rsb	r3, sl, #0
 800d7fa:	9306      	str	r3, [sp, #24]
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	eba8 080a 	sub.w	r8, r8, sl
 800d802:	930d      	str	r3, [sp, #52]	; 0x34
 800d804:	e7c2      	b.n	800d78c <_dtoa_r+0x1d4>
 800d806:	2300      	movs	r3, #0
 800d808:	9308      	str	r3, [sp, #32]
 800d80a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	dc39      	bgt.n	800d884 <_dtoa_r+0x2cc>
 800d810:	f04f 0901 	mov.w	r9, #1
 800d814:	f8cd 9004 	str.w	r9, [sp, #4]
 800d818:	464b      	mov	r3, r9
 800d81a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800d81e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d820:	2200      	movs	r2, #0
 800d822:	6042      	str	r2, [r0, #4]
 800d824:	2204      	movs	r2, #4
 800d826:	f102 0614 	add.w	r6, r2, #20
 800d82a:	429e      	cmp	r6, r3
 800d82c:	6841      	ldr	r1, [r0, #4]
 800d82e:	d92f      	bls.n	800d890 <_dtoa_r+0x2d8>
 800d830:	4620      	mov	r0, r4
 800d832:	f001 fa6b 	bl	800ed0c <_Balloc>
 800d836:	9000      	str	r0, [sp, #0]
 800d838:	2800      	cmp	r0, #0
 800d83a:	d14b      	bne.n	800d8d4 <_dtoa_r+0x31c>
 800d83c:	4b24      	ldr	r3, [pc, #144]	; (800d8d0 <_dtoa_r+0x318>)
 800d83e:	4602      	mov	r2, r0
 800d840:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d844:	e6d1      	b.n	800d5ea <_dtoa_r+0x32>
 800d846:	2301      	movs	r3, #1
 800d848:	e7de      	b.n	800d808 <_dtoa_r+0x250>
 800d84a:	2300      	movs	r3, #0
 800d84c:	9308      	str	r3, [sp, #32]
 800d84e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d850:	eb0a 0903 	add.w	r9, sl, r3
 800d854:	f109 0301 	add.w	r3, r9, #1
 800d858:	2b01      	cmp	r3, #1
 800d85a:	9301      	str	r3, [sp, #4]
 800d85c:	bfb8      	it	lt
 800d85e:	2301      	movlt	r3, #1
 800d860:	e7dd      	b.n	800d81e <_dtoa_r+0x266>
 800d862:	2301      	movs	r3, #1
 800d864:	e7f2      	b.n	800d84c <_dtoa_r+0x294>
 800d866:	2501      	movs	r5, #1
 800d868:	2300      	movs	r3, #0
 800d86a:	9305      	str	r3, [sp, #20]
 800d86c:	9508      	str	r5, [sp, #32]
 800d86e:	f04f 39ff 	mov.w	r9, #4294967295
 800d872:	2200      	movs	r2, #0
 800d874:	f8cd 9004 	str.w	r9, [sp, #4]
 800d878:	2312      	movs	r3, #18
 800d87a:	9209      	str	r2, [sp, #36]	; 0x24
 800d87c:	e7cf      	b.n	800d81e <_dtoa_r+0x266>
 800d87e:	2301      	movs	r3, #1
 800d880:	9308      	str	r3, [sp, #32]
 800d882:	e7f4      	b.n	800d86e <_dtoa_r+0x2b6>
 800d884:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d888:	f8cd 9004 	str.w	r9, [sp, #4]
 800d88c:	464b      	mov	r3, r9
 800d88e:	e7c6      	b.n	800d81e <_dtoa_r+0x266>
 800d890:	3101      	adds	r1, #1
 800d892:	6041      	str	r1, [r0, #4]
 800d894:	0052      	lsls	r2, r2, #1
 800d896:	e7c6      	b.n	800d826 <_dtoa_r+0x26e>
 800d898:	636f4361 	.word	0x636f4361
 800d89c:	3fd287a7 	.word	0x3fd287a7
 800d8a0:	8b60c8b3 	.word	0x8b60c8b3
 800d8a4:	3fc68a28 	.word	0x3fc68a28
 800d8a8:	509f79fb 	.word	0x509f79fb
 800d8ac:	3fd34413 	.word	0x3fd34413
 800d8b0:	0801071a 	.word	0x0801071a
 800d8b4:	08010731 	.word	0x08010731
 800d8b8:	7ff00000 	.word	0x7ff00000
 800d8bc:	08010716 	.word	0x08010716
 800d8c0:	0801070d 	.word	0x0801070d
 800d8c4:	08010551 	.word	0x08010551
 800d8c8:	3ff80000 	.word	0x3ff80000
 800d8cc:	08010910 	.word	0x08010910
 800d8d0:	08010790 	.word	0x08010790
 800d8d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d8d6:	9a00      	ldr	r2, [sp, #0]
 800d8d8:	601a      	str	r2, [r3, #0]
 800d8da:	9b01      	ldr	r3, [sp, #4]
 800d8dc:	2b0e      	cmp	r3, #14
 800d8de:	f200 80ad 	bhi.w	800da3c <_dtoa_r+0x484>
 800d8e2:	2d00      	cmp	r5, #0
 800d8e4:	f000 80aa 	beq.w	800da3c <_dtoa_r+0x484>
 800d8e8:	f1ba 0f00 	cmp.w	sl, #0
 800d8ec:	dd36      	ble.n	800d95c <_dtoa_r+0x3a4>
 800d8ee:	4ac3      	ldr	r2, [pc, #780]	; (800dbfc <_dtoa_r+0x644>)
 800d8f0:	f00a 030f 	and.w	r3, sl, #15
 800d8f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d8f8:	ed93 7b00 	vldr	d7, [r3]
 800d8fc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800d900:	ea4f 172a 	mov.w	r7, sl, asr #4
 800d904:	eeb0 8a47 	vmov.f32	s16, s14
 800d908:	eef0 8a67 	vmov.f32	s17, s15
 800d90c:	d016      	beq.n	800d93c <_dtoa_r+0x384>
 800d90e:	4bbc      	ldr	r3, [pc, #752]	; (800dc00 <_dtoa_r+0x648>)
 800d910:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d914:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d918:	f7f2 ff98 	bl	800084c <__aeabi_ddiv>
 800d91c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d920:	f007 070f 	and.w	r7, r7, #15
 800d924:	2503      	movs	r5, #3
 800d926:	4eb6      	ldr	r6, [pc, #728]	; (800dc00 <_dtoa_r+0x648>)
 800d928:	b957      	cbnz	r7, 800d940 <_dtoa_r+0x388>
 800d92a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d92e:	ec53 2b18 	vmov	r2, r3, d8
 800d932:	f7f2 ff8b 	bl	800084c <__aeabi_ddiv>
 800d936:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d93a:	e029      	b.n	800d990 <_dtoa_r+0x3d8>
 800d93c:	2502      	movs	r5, #2
 800d93e:	e7f2      	b.n	800d926 <_dtoa_r+0x36e>
 800d940:	07f9      	lsls	r1, r7, #31
 800d942:	d508      	bpl.n	800d956 <_dtoa_r+0x39e>
 800d944:	ec51 0b18 	vmov	r0, r1, d8
 800d948:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d94c:	f7f2 fe54 	bl	80005f8 <__aeabi_dmul>
 800d950:	ec41 0b18 	vmov	d8, r0, r1
 800d954:	3501      	adds	r5, #1
 800d956:	107f      	asrs	r7, r7, #1
 800d958:	3608      	adds	r6, #8
 800d95a:	e7e5      	b.n	800d928 <_dtoa_r+0x370>
 800d95c:	f000 80a6 	beq.w	800daac <_dtoa_r+0x4f4>
 800d960:	f1ca 0600 	rsb	r6, sl, #0
 800d964:	4ba5      	ldr	r3, [pc, #660]	; (800dbfc <_dtoa_r+0x644>)
 800d966:	4fa6      	ldr	r7, [pc, #664]	; (800dc00 <_dtoa_r+0x648>)
 800d968:	f006 020f 	and.w	r2, r6, #15
 800d96c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d974:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d978:	f7f2 fe3e 	bl	80005f8 <__aeabi_dmul>
 800d97c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d980:	1136      	asrs	r6, r6, #4
 800d982:	2300      	movs	r3, #0
 800d984:	2502      	movs	r5, #2
 800d986:	2e00      	cmp	r6, #0
 800d988:	f040 8085 	bne.w	800da96 <_dtoa_r+0x4de>
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d1d2      	bne.n	800d936 <_dtoa_r+0x37e>
 800d990:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d992:	2b00      	cmp	r3, #0
 800d994:	f000 808c 	beq.w	800dab0 <_dtoa_r+0x4f8>
 800d998:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d99c:	4b99      	ldr	r3, [pc, #612]	; (800dc04 <_dtoa_r+0x64c>)
 800d99e:	2200      	movs	r2, #0
 800d9a0:	4630      	mov	r0, r6
 800d9a2:	4639      	mov	r1, r7
 800d9a4:	f7f3 f89a 	bl	8000adc <__aeabi_dcmplt>
 800d9a8:	2800      	cmp	r0, #0
 800d9aa:	f000 8081 	beq.w	800dab0 <_dtoa_r+0x4f8>
 800d9ae:	9b01      	ldr	r3, [sp, #4]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d07d      	beq.n	800dab0 <_dtoa_r+0x4f8>
 800d9b4:	f1b9 0f00 	cmp.w	r9, #0
 800d9b8:	dd3c      	ble.n	800da34 <_dtoa_r+0x47c>
 800d9ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 800d9be:	9307      	str	r3, [sp, #28]
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	4b91      	ldr	r3, [pc, #580]	; (800dc08 <_dtoa_r+0x650>)
 800d9c4:	4630      	mov	r0, r6
 800d9c6:	4639      	mov	r1, r7
 800d9c8:	f7f2 fe16 	bl	80005f8 <__aeabi_dmul>
 800d9cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9d0:	3501      	adds	r5, #1
 800d9d2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800d9d6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d9da:	4628      	mov	r0, r5
 800d9dc:	f7f2 fda2 	bl	8000524 <__aeabi_i2d>
 800d9e0:	4632      	mov	r2, r6
 800d9e2:	463b      	mov	r3, r7
 800d9e4:	f7f2 fe08 	bl	80005f8 <__aeabi_dmul>
 800d9e8:	4b88      	ldr	r3, [pc, #544]	; (800dc0c <_dtoa_r+0x654>)
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	f7f2 fc4e 	bl	800028c <__adddf3>
 800d9f0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d9f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9f8:	9303      	str	r3, [sp, #12]
 800d9fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d15c      	bne.n	800daba <_dtoa_r+0x502>
 800da00:	4b83      	ldr	r3, [pc, #524]	; (800dc10 <_dtoa_r+0x658>)
 800da02:	2200      	movs	r2, #0
 800da04:	4630      	mov	r0, r6
 800da06:	4639      	mov	r1, r7
 800da08:	f7f2 fc3e 	bl	8000288 <__aeabi_dsub>
 800da0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800da10:	4606      	mov	r6, r0
 800da12:	460f      	mov	r7, r1
 800da14:	f7f3 f880 	bl	8000b18 <__aeabi_dcmpgt>
 800da18:	2800      	cmp	r0, #0
 800da1a:	f040 8296 	bne.w	800df4a <_dtoa_r+0x992>
 800da1e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800da22:	4630      	mov	r0, r6
 800da24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800da28:	4639      	mov	r1, r7
 800da2a:	f7f3 f857 	bl	8000adc <__aeabi_dcmplt>
 800da2e:	2800      	cmp	r0, #0
 800da30:	f040 8288 	bne.w	800df44 <_dtoa_r+0x98c>
 800da34:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800da38:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800da3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800da3e:	2b00      	cmp	r3, #0
 800da40:	f2c0 8158 	blt.w	800dcf4 <_dtoa_r+0x73c>
 800da44:	f1ba 0f0e 	cmp.w	sl, #14
 800da48:	f300 8154 	bgt.w	800dcf4 <_dtoa_r+0x73c>
 800da4c:	4b6b      	ldr	r3, [pc, #428]	; (800dbfc <_dtoa_r+0x644>)
 800da4e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800da52:	e9d3 8900 	ldrd	r8, r9, [r3]
 800da56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da58:	2b00      	cmp	r3, #0
 800da5a:	f280 80e3 	bge.w	800dc24 <_dtoa_r+0x66c>
 800da5e:	9b01      	ldr	r3, [sp, #4]
 800da60:	2b00      	cmp	r3, #0
 800da62:	f300 80df 	bgt.w	800dc24 <_dtoa_r+0x66c>
 800da66:	f040 826d 	bne.w	800df44 <_dtoa_r+0x98c>
 800da6a:	4b69      	ldr	r3, [pc, #420]	; (800dc10 <_dtoa_r+0x658>)
 800da6c:	2200      	movs	r2, #0
 800da6e:	4640      	mov	r0, r8
 800da70:	4649      	mov	r1, r9
 800da72:	f7f2 fdc1 	bl	80005f8 <__aeabi_dmul>
 800da76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800da7a:	f7f3 f843 	bl	8000b04 <__aeabi_dcmpge>
 800da7e:	9e01      	ldr	r6, [sp, #4]
 800da80:	4637      	mov	r7, r6
 800da82:	2800      	cmp	r0, #0
 800da84:	f040 8243 	bne.w	800df0e <_dtoa_r+0x956>
 800da88:	9d00      	ldr	r5, [sp, #0]
 800da8a:	2331      	movs	r3, #49	; 0x31
 800da8c:	f805 3b01 	strb.w	r3, [r5], #1
 800da90:	f10a 0a01 	add.w	sl, sl, #1
 800da94:	e23f      	b.n	800df16 <_dtoa_r+0x95e>
 800da96:	07f2      	lsls	r2, r6, #31
 800da98:	d505      	bpl.n	800daa6 <_dtoa_r+0x4ee>
 800da9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da9e:	f7f2 fdab 	bl	80005f8 <__aeabi_dmul>
 800daa2:	3501      	adds	r5, #1
 800daa4:	2301      	movs	r3, #1
 800daa6:	1076      	asrs	r6, r6, #1
 800daa8:	3708      	adds	r7, #8
 800daaa:	e76c      	b.n	800d986 <_dtoa_r+0x3ce>
 800daac:	2502      	movs	r5, #2
 800daae:	e76f      	b.n	800d990 <_dtoa_r+0x3d8>
 800dab0:	9b01      	ldr	r3, [sp, #4]
 800dab2:	f8cd a01c 	str.w	sl, [sp, #28]
 800dab6:	930c      	str	r3, [sp, #48]	; 0x30
 800dab8:	e78d      	b.n	800d9d6 <_dtoa_r+0x41e>
 800daba:	9900      	ldr	r1, [sp, #0]
 800dabc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800dabe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dac0:	4b4e      	ldr	r3, [pc, #312]	; (800dbfc <_dtoa_r+0x644>)
 800dac2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dac6:	4401      	add	r1, r0
 800dac8:	9102      	str	r1, [sp, #8]
 800daca:	9908      	ldr	r1, [sp, #32]
 800dacc:	eeb0 8a47 	vmov.f32	s16, s14
 800dad0:	eef0 8a67 	vmov.f32	s17, s15
 800dad4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dad8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dadc:	2900      	cmp	r1, #0
 800dade:	d045      	beq.n	800db6c <_dtoa_r+0x5b4>
 800dae0:	494c      	ldr	r1, [pc, #304]	; (800dc14 <_dtoa_r+0x65c>)
 800dae2:	2000      	movs	r0, #0
 800dae4:	f7f2 feb2 	bl	800084c <__aeabi_ddiv>
 800dae8:	ec53 2b18 	vmov	r2, r3, d8
 800daec:	f7f2 fbcc 	bl	8000288 <__aeabi_dsub>
 800daf0:	9d00      	ldr	r5, [sp, #0]
 800daf2:	ec41 0b18 	vmov	d8, r0, r1
 800daf6:	4639      	mov	r1, r7
 800daf8:	4630      	mov	r0, r6
 800dafa:	f7f3 f82d 	bl	8000b58 <__aeabi_d2iz>
 800dafe:	900c      	str	r0, [sp, #48]	; 0x30
 800db00:	f7f2 fd10 	bl	8000524 <__aeabi_i2d>
 800db04:	4602      	mov	r2, r0
 800db06:	460b      	mov	r3, r1
 800db08:	4630      	mov	r0, r6
 800db0a:	4639      	mov	r1, r7
 800db0c:	f7f2 fbbc 	bl	8000288 <__aeabi_dsub>
 800db10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800db12:	3330      	adds	r3, #48	; 0x30
 800db14:	f805 3b01 	strb.w	r3, [r5], #1
 800db18:	ec53 2b18 	vmov	r2, r3, d8
 800db1c:	4606      	mov	r6, r0
 800db1e:	460f      	mov	r7, r1
 800db20:	f7f2 ffdc 	bl	8000adc <__aeabi_dcmplt>
 800db24:	2800      	cmp	r0, #0
 800db26:	d165      	bne.n	800dbf4 <_dtoa_r+0x63c>
 800db28:	4632      	mov	r2, r6
 800db2a:	463b      	mov	r3, r7
 800db2c:	4935      	ldr	r1, [pc, #212]	; (800dc04 <_dtoa_r+0x64c>)
 800db2e:	2000      	movs	r0, #0
 800db30:	f7f2 fbaa 	bl	8000288 <__aeabi_dsub>
 800db34:	ec53 2b18 	vmov	r2, r3, d8
 800db38:	f7f2 ffd0 	bl	8000adc <__aeabi_dcmplt>
 800db3c:	2800      	cmp	r0, #0
 800db3e:	f040 80b9 	bne.w	800dcb4 <_dtoa_r+0x6fc>
 800db42:	9b02      	ldr	r3, [sp, #8]
 800db44:	429d      	cmp	r5, r3
 800db46:	f43f af75 	beq.w	800da34 <_dtoa_r+0x47c>
 800db4a:	4b2f      	ldr	r3, [pc, #188]	; (800dc08 <_dtoa_r+0x650>)
 800db4c:	ec51 0b18 	vmov	r0, r1, d8
 800db50:	2200      	movs	r2, #0
 800db52:	f7f2 fd51 	bl	80005f8 <__aeabi_dmul>
 800db56:	4b2c      	ldr	r3, [pc, #176]	; (800dc08 <_dtoa_r+0x650>)
 800db58:	ec41 0b18 	vmov	d8, r0, r1
 800db5c:	2200      	movs	r2, #0
 800db5e:	4630      	mov	r0, r6
 800db60:	4639      	mov	r1, r7
 800db62:	f7f2 fd49 	bl	80005f8 <__aeabi_dmul>
 800db66:	4606      	mov	r6, r0
 800db68:	460f      	mov	r7, r1
 800db6a:	e7c4      	b.n	800daf6 <_dtoa_r+0x53e>
 800db6c:	ec51 0b17 	vmov	r0, r1, d7
 800db70:	f7f2 fd42 	bl	80005f8 <__aeabi_dmul>
 800db74:	9b02      	ldr	r3, [sp, #8]
 800db76:	9d00      	ldr	r5, [sp, #0]
 800db78:	930c      	str	r3, [sp, #48]	; 0x30
 800db7a:	ec41 0b18 	vmov	d8, r0, r1
 800db7e:	4639      	mov	r1, r7
 800db80:	4630      	mov	r0, r6
 800db82:	f7f2 ffe9 	bl	8000b58 <__aeabi_d2iz>
 800db86:	9011      	str	r0, [sp, #68]	; 0x44
 800db88:	f7f2 fccc 	bl	8000524 <__aeabi_i2d>
 800db8c:	4602      	mov	r2, r0
 800db8e:	460b      	mov	r3, r1
 800db90:	4630      	mov	r0, r6
 800db92:	4639      	mov	r1, r7
 800db94:	f7f2 fb78 	bl	8000288 <__aeabi_dsub>
 800db98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db9a:	3330      	adds	r3, #48	; 0x30
 800db9c:	f805 3b01 	strb.w	r3, [r5], #1
 800dba0:	9b02      	ldr	r3, [sp, #8]
 800dba2:	429d      	cmp	r5, r3
 800dba4:	4606      	mov	r6, r0
 800dba6:	460f      	mov	r7, r1
 800dba8:	f04f 0200 	mov.w	r2, #0
 800dbac:	d134      	bne.n	800dc18 <_dtoa_r+0x660>
 800dbae:	4b19      	ldr	r3, [pc, #100]	; (800dc14 <_dtoa_r+0x65c>)
 800dbb0:	ec51 0b18 	vmov	r0, r1, d8
 800dbb4:	f7f2 fb6a 	bl	800028c <__adddf3>
 800dbb8:	4602      	mov	r2, r0
 800dbba:	460b      	mov	r3, r1
 800dbbc:	4630      	mov	r0, r6
 800dbbe:	4639      	mov	r1, r7
 800dbc0:	f7f2 ffaa 	bl	8000b18 <__aeabi_dcmpgt>
 800dbc4:	2800      	cmp	r0, #0
 800dbc6:	d175      	bne.n	800dcb4 <_dtoa_r+0x6fc>
 800dbc8:	ec53 2b18 	vmov	r2, r3, d8
 800dbcc:	4911      	ldr	r1, [pc, #68]	; (800dc14 <_dtoa_r+0x65c>)
 800dbce:	2000      	movs	r0, #0
 800dbd0:	f7f2 fb5a 	bl	8000288 <__aeabi_dsub>
 800dbd4:	4602      	mov	r2, r0
 800dbd6:	460b      	mov	r3, r1
 800dbd8:	4630      	mov	r0, r6
 800dbda:	4639      	mov	r1, r7
 800dbdc:	f7f2 ff7e 	bl	8000adc <__aeabi_dcmplt>
 800dbe0:	2800      	cmp	r0, #0
 800dbe2:	f43f af27 	beq.w	800da34 <_dtoa_r+0x47c>
 800dbe6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dbe8:	1e6b      	subs	r3, r5, #1
 800dbea:	930c      	str	r3, [sp, #48]	; 0x30
 800dbec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dbf0:	2b30      	cmp	r3, #48	; 0x30
 800dbf2:	d0f8      	beq.n	800dbe6 <_dtoa_r+0x62e>
 800dbf4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800dbf8:	e04a      	b.n	800dc90 <_dtoa_r+0x6d8>
 800dbfa:	bf00      	nop
 800dbfc:	08010910 	.word	0x08010910
 800dc00:	080108e8 	.word	0x080108e8
 800dc04:	3ff00000 	.word	0x3ff00000
 800dc08:	40240000 	.word	0x40240000
 800dc0c:	401c0000 	.word	0x401c0000
 800dc10:	40140000 	.word	0x40140000
 800dc14:	3fe00000 	.word	0x3fe00000
 800dc18:	4baf      	ldr	r3, [pc, #700]	; (800ded8 <_dtoa_r+0x920>)
 800dc1a:	f7f2 fced 	bl	80005f8 <__aeabi_dmul>
 800dc1e:	4606      	mov	r6, r0
 800dc20:	460f      	mov	r7, r1
 800dc22:	e7ac      	b.n	800db7e <_dtoa_r+0x5c6>
 800dc24:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dc28:	9d00      	ldr	r5, [sp, #0]
 800dc2a:	4642      	mov	r2, r8
 800dc2c:	464b      	mov	r3, r9
 800dc2e:	4630      	mov	r0, r6
 800dc30:	4639      	mov	r1, r7
 800dc32:	f7f2 fe0b 	bl	800084c <__aeabi_ddiv>
 800dc36:	f7f2 ff8f 	bl	8000b58 <__aeabi_d2iz>
 800dc3a:	9002      	str	r0, [sp, #8]
 800dc3c:	f7f2 fc72 	bl	8000524 <__aeabi_i2d>
 800dc40:	4642      	mov	r2, r8
 800dc42:	464b      	mov	r3, r9
 800dc44:	f7f2 fcd8 	bl	80005f8 <__aeabi_dmul>
 800dc48:	4602      	mov	r2, r0
 800dc4a:	460b      	mov	r3, r1
 800dc4c:	4630      	mov	r0, r6
 800dc4e:	4639      	mov	r1, r7
 800dc50:	f7f2 fb1a 	bl	8000288 <__aeabi_dsub>
 800dc54:	9e02      	ldr	r6, [sp, #8]
 800dc56:	9f01      	ldr	r7, [sp, #4]
 800dc58:	3630      	adds	r6, #48	; 0x30
 800dc5a:	f805 6b01 	strb.w	r6, [r5], #1
 800dc5e:	9e00      	ldr	r6, [sp, #0]
 800dc60:	1bae      	subs	r6, r5, r6
 800dc62:	42b7      	cmp	r7, r6
 800dc64:	4602      	mov	r2, r0
 800dc66:	460b      	mov	r3, r1
 800dc68:	d137      	bne.n	800dcda <_dtoa_r+0x722>
 800dc6a:	f7f2 fb0f 	bl	800028c <__adddf3>
 800dc6e:	4642      	mov	r2, r8
 800dc70:	464b      	mov	r3, r9
 800dc72:	4606      	mov	r6, r0
 800dc74:	460f      	mov	r7, r1
 800dc76:	f7f2 ff4f 	bl	8000b18 <__aeabi_dcmpgt>
 800dc7a:	b9c8      	cbnz	r0, 800dcb0 <_dtoa_r+0x6f8>
 800dc7c:	4642      	mov	r2, r8
 800dc7e:	464b      	mov	r3, r9
 800dc80:	4630      	mov	r0, r6
 800dc82:	4639      	mov	r1, r7
 800dc84:	f7f2 ff20 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc88:	b110      	cbz	r0, 800dc90 <_dtoa_r+0x6d8>
 800dc8a:	9b02      	ldr	r3, [sp, #8]
 800dc8c:	07d9      	lsls	r1, r3, #31
 800dc8e:	d40f      	bmi.n	800dcb0 <_dtoa_r+0x6f8>
 800dc90:	4620      	mov	r0, r4
 800dc92:	4659      	mov	r1, fp
 800dc94:	f001 f87a 	bl	800ed8c <_Bfree>
 800dc98:	2300      	movs	r3, #0
 800dc9a:	702b      	strb	r3, [r5, #0]
 800dc9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc9e:	f10a 0001 	add.w	r0, sl, #1
 800dca2:	6018      	str	r0, [r3, #0]
 800dca4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	f43f acd8 	beq.w	800d65c <_dtoa_r+0xa4>
 800dcac:	601d      	str	r5, [r3, #0]
 800dcae:	e4d5      	b.n	800d65c <_dtoa_r+0xa4>
 800dcb0:	f8cd a01c 	str.w	sl, [sp, #28]
 800dcb4:	462b      	mov	r3, r5
 800dcb6:	461d      	mov	r5, r3
 800dcb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dcbc:	2a39      	cmp	r2, #57	; 0x39
 800dcbe:	d108      	bne.n	800dcd2 <_dtoa_r+0x71a>
 800dcc0:	9a00      	ldr	r2, [sp, #0]
 800dcc2:	429a      	cmp	r2, r3
 800dcc4:	d1f7      	bne.n	800dcb6 <_dtoa_r+0x6fe>
 800dcc6:	9a07      	ldr	r2, [sp, #28]
 800dcc8:	9900      	ldr	r1, [sp, #0]
 800dcca:	3201      	adds	r2, #1
 800dccc:	9207      	str	r2, [sp, #28]
 800dcce:	2230      	movs	r2, #48	; 0x30
 800dcd0:	700a      	strb	r2, [r1, #0]
 800dcd2:	781a      	ldrb	r2, [r3, #0]
 800dcd4:	3201      	adds	r2, #1
 800dcd6:	701a      	strb	r2, [r3, #0]
 800dcd8:	e78c      	b.n	800dbf4 <_dtoa_r+0x63c>
 800dcda:	4b7f      	ldr	r3, [pc, #508]	; (800ded8 <_dtoa_r+0x920>)
 800dcdc:	2200      	movs	r2, #0
 800dcde:	f7f2 fc8b 	bl	80005f8 <__aeabi_dmul>
 800dce2:	2200      	movs	r2, #0
 800dce4:	2300      	movs	r3, #0
 800dce6:	4606      	mov	r6, r0
 800dce8:	460f      	mov	r7, r1
 800dcea:	f7f2 feed 	bl	8000ac8 <__aeabi_dcmpeq>
 800dcee:	2800      	cmp	r0, #0
 800dcf0:	d09b      	beq.n	800dc2a <_dtoa_r+0x672>
 800dcf2:	e7cd      	b.n	800dc90 <_dtoa_r+0x6d8>
 800dcf4:	9a08      	ldr	r2, [sp, #32]
 800dcf6:	2a00      	cmp	r2, #0
 800dcf8:	f000 80c4 	beq.w	800de84 <_dtoa_r+0x8cc>
 800dcfc:	9a05      	ldr	r2, [sp, #20]
 800dcfe:	2a01      	cmp	r2, #1
 800dd00:	f300 80a8 	bgt.w	800de54 <_dtoa_r+0x89c>
 800dd04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dd06:	2a00      	cmp	r2, #0
 800dd08:	f000 80a0 	beq.w	800de4c <_dtoa_r+0x894>
 800dd0c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dd10:	9e06      	ldr	r6, [sp, #24]
 800dd12:	4645      	mov	r5, r8
 800dd14:	9a04      	ldr	r2, [sp, #16]
 800dd16:	2101      	movs	r1, #1
 800dd18:	441a      	add	r2, r3
 800dd1a:	4620      	mov	r0, r4
 800dd1c:	4498      	add	r8, r3
 800dd1e:	9204      	str	r2, [sp, #16]
 800dd20:	f001 f93a 	bl	800ef98 <__i2b>
 800dd24:	4607      	mov	r7, r0
 800dd26:	2d00      	cmp	r5, #0
 800dd28:	dd0b      	ble.n	800dd42 <_dtoa_r+0x78a>
 800dd2a:	9b04      	ldr	r3, [sp, #16]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	dd08      	ble.n	800dd42 <_dtoa_r+0x78a>
 800dd30:	42ab      	cmp	r3, r5
 800dd32:	9a04      	ldr	r2, [sp, #16]
 800dd34:	bfa8      	it	ge
 800dd36:	462b      	movge	r3, r5
 800dd38:	eba8 0803 	sub.w	r8, r8, r3
 800dd3c:	1aed      	subs	r5, r5, r3
 800dd3e:	1ad3      	subs	r3, r2, r3
 800dd40:	9304      	str	r3, [sp, #16]
 800dd42:	9b06      	ldr	r3, [sp, #24]
 800dd44:	b1fb      	cbz	r3, 800dd86 <_dtoa_r+0x7ce>
 800dd46:	9b08      	ldr	r3, [sp, #32]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	f000 809f 	beq.w	800de8c <_dtoa_r+0x8d4>
 800dd4e:	2e00      	cmp	r6, #0
 800dd50:	dd11      	ble.n	800dd76 <_dtoa_r+0x7be>
 800dd52:	4639      	mov	r1, r7
 800dd54:	4632      	mov	r2, r6
 800dd56:	4620      	mov	r0, r4
 800dd58:	f001 f9da 	bl	800f110 <__pow5mult>
 800dd5c:	465a      	mov	r2, fp
 800dd5e:	4601      	mov	r1, r0
 800dd60:	4607      	mov	r7, r0
 800dd62:	4620      	mov	r0, r4
 800dd64:	f001 f92e 	bl	800efc4 <__multiply>
 800dd68:	4659      	mov	r1, fp
 800dd6a:	9007      	str	r0, [sp, #28]
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	f001 f80d 	bl	800ed8c <_Bfree>
 800dd72:	9b07      	ldr	r3, [sp, #28]
 800dd74:	469b      	mov	fp, r3
 800dd76:	9b06      	ldr	r3, [sp, #24]
 800dd78:	1b9a      	subs	r2, r3, r6
 800dd7a:	d004      	beq.n	800dd86 <_dtoa_r+0x7ce>
 800dd7c:	4659      	mov	r1, fp
 800dd7e:	4620      	mov	r0, r4
 800dd80:	f001 f9c6 	bl	800f110 <__pow5mult>
 800dd84:	4683      	mov	fp, r0
 800dd86:	2101      	movs	r1, #1
 800dd88:	4620      	mov	r0, r4
 800dd8a:	f001 f905 	bl	800ef98 <__i2b>
 800dd8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	4606      	mov	r6, r0
 800dd94:	dd7c      	ble.n	800de90 <_dtoa_r+0x8d8>
 800dd96:	461a      	mov	r2, r3
 800dd98:	4601      	mov	r1, r0
 800dd9a:	4620      	mov	r0, r4
 800dd9c:	f001 f9b8 	bl	800f110 <__pow5mult>
 800dda0:	9b05      	ldr	r3, [sp, #20]
 800dda2:	2b01      	cmp	r3, #1
 800dda4:	4606      	mov	r6, r0
 800dda6:	dd76      	ble.n	800de96 <_dtoa_r+0x8de>
 800dda8:	2300      	movs	r3, #0
 800ddaa:	9306      	str	r3, [sp, #24]
 800ddac:	6933      	ldr	r3, [r6, #16]
 800ddae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ddb2:	6918      	ldr	r0, [r3, #16]
 800ddb4:	f001 f8a0 	bl	800eef8 <__hi0bits>
 800ddb8:	f1c0 0020 	rsb	r0, r0, #32
 800ddbc:	9b04      	ldr	r3, [sp, #16]
 800ddbe:	4418      	add	r0, r3
 800ddc0:	f010 001f 	ands.w	r0, r0, #31
 800ddc4:	f000 8086 	beq.w	800ded4 <_dtoa_r+0x91c>
 800ddc8:	f1c0 0320 	rsb	r3, r0, #32
 800ddcc:	2b04      	cmp	r3, #4
 800ddce:	dd7f      	ble.n	800ded0 <_dtoa_r+0x918>
 800ddd0:	f1c0 001c 	rsb	r0, r0, #28
 800ddd4:	9b04      	ldr	r3, [sp, #16]
 800ddd6:	4403      	add	r3, r0
 800ddd8:	4480      	add	r8, r0
 800ddda:	4405      	add	r5, r0
 800dddc:	9304      	str	r3, [sp, #16]
 800ddde:	f1b8 0f00 	cmp.w	r8, #0
 800dde2:	dd05      	ble.n	800ddf0 <_dtoa_r+0x838>
 800dde4:	4659      	mov	r1, fp
 800dde6:	4642      	mov	r2, r8
 800dde8:	4620      	mov	r0, r4
 800ddea:	f001 f9eb 	bl	800f1c4 <__lshift>
 800ddee:	4683      	mov	fp, r0
 800ddf0:	9b04      	ldr	r3, [sp, #16]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	dd05      	ble.n	800de02 <_dtoa_r+0x84a>
 800ddf6:	4631      	mov	r1, r6
 800ddf8:	461a      	mov	r2, r3
 800ddfa:	4620      	mov	r0, r4
 800ddfc:	f001 f9e2 	bl	800f1c4 <__lshift>
 800de00:	4606      	mov	r6, r0
 800de02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de04:	2b00      	cmp	r3, #0
 800de06:	d069      	beq.n	800dedc <_dtoa_r+0x924>
 800de08:	4631      	mov	r1, r6
 800de0a:	4658      	mov	r0, fp
 800de0c:	f001 fa46 	bl	800f29c <__mcmp>
 800de10:	2800      	cmp	r0, #0
 800de12:	da63      	bge.n	800dedc <_dtoa_r+0x924>
 800de14:	2300      	movs	r3, #0
 800de16:	4659      	mov	r1, fp
 800de18:	220a      	movs	r2, #10
 800de1a:	4620      	mov	r0, r4
 800de1c:	f000 ffd8 	bl	800edd0 <__multadd>
 800de20:	9b08      	ldr	r3, [sp, #32]
 800de22:	f10a 3aff 	add.w	sl, sl, #4294967295
 800de26:	4683      	mov	fp, r0
 800de28:	2b00      	cmp	r3, #0
 800de2a:	f000 818f 	beq.w	800e14c <_dtoa_r+0xb94>
 800de2e:	4639      	mov	r1, r7
 800de30:	2300      	movs	r3, #0
 800de32:	220a      	movs	r2, #10
 800de34:	4620      	mov	r0, r4
 800de36:	f000 ffcb 	bl	800edd0 <__multadd>
 800de3a:	f1b9 0f00 	cmp.w	r9, #0
 800de3e:	4607      	mov	r7, r0
 800de40:	f300 808e 	bgt.w	800df60 <_dtoa_r+0x9a8>
 800de44:	9b05      	ldr	r3, [sp, #20]
 800de46:	2b02      	cmp	r3, #2
 800de48:	dc50      	bgt.n	800deec <_dtoa_r+0x934>
 800de4a:	e089      	b.n	800df60 <_dtoa_r+0x9a8>
 800de4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800de4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800de52:	e75d      	b.n	800dd10 <_dtoa_r+0x758>
 800de54:	9b01      	ldr	r3, [sp, #4]
 800de56:	1e5e      	subs	r6, r3, #1
 800de58:	9b06      	ldr	r3, [sp, #24]
 800de5a:	42b3      	cmp	r3, r6
 800de5c:	bfbf      	itttt	lt
 800de5e:	9b06      	ldrlt	r3, [sp, #24]
 800de60:	9606      	strlt	r6, [sp, #24]
 800de62:	1af2      	sublt	r2, r6, r3
 800de64:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800de66:	bfb6      	itet	lt
 800de68:	189b      	addlt	r3, r3, r2
 800de6a:	1b9e      	subge	r6, r3, r6
 800de6c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800de6e:	9b01      	ldr	r3, [sp, #4]
 800de70:	bfb8      	it	lt
 800de72:	2600      	movlt	r6, #0
 800de74:	2b00      	cmp	r3, #0
 800de76:	bfb5      	itete	lt
 800de78:	eba8 0503 	sublt.w	r5, r8, r3
 800de7c:	9b01      	ldrge	r3, [sp, #4]
 800de7e:	2300      	movlt	r3, #0
 800de80:	4645      	movge	r5, r8
 800de82:	e747      	b.n	800dd14 <_dtoa_r+0x75c>
 800de84:	9e06      	ldr	r6, [sp, #24]
 800de86:	9f08      	ldr	r7, [sp, #32]
 800de88:	4645      	mov	r5, r8
 800de8a:	e74c      	b.n	800dd26 <_dtoa_r+0x76e>
 800de8c:	9a06      	ldr	r2, [sp, #24]
 800de8e:	e775      	b.n	800dd7c <_dtoa_r+0x7c4>
 800de90:	9b05      	ldr	r3, [sp, #20]
 800de92:	2b01      	cmp	r3, #1
 800de94:	dc18      	bgt.n	800dec8 <_dtoa_r+0x910>
 800de96:	9b02      	ldr	r3, [sp, #8]
 800de98:	b9b3      	cbnz	r3, 800dec8 <_dtoa_r+0x910>
 800de9a:	9b03      	ldr	r3, [sp, #12]
 800de9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dea0:	b9a3      	cbnz	r3, 800decc <_dtoa_r+0x914>
 800dea2:	9b03      	ldr	r3, [sp, #12]
 800dea4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dea8:	0d1b      	lsrs	r3, r3, #20
 800deaa:	051b      	lsls	r3, r3, #20
 800deac:	b12b      	cbz	r3, 800deba <_dtoa_r+0x902>
 800deae:	9b04      	ldr	r3, [sp, #16]
 800deb0:	3301      	adds	r3, #1
 800deb2:	9304      	str	r3, [sp, #16]
 800deb4:	f108 0801 	add.w	r8, r8, #1
 800deb8:	2301      	movs	r3, #1
 800deba:	9306      	str	r3, [sp, #24]
 800debc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800debe:	2b00      	cmp	r3, #0
 800dec0:	f47f af74 	bne.w	800ddac <_dtoa_r+0x7f4>
 800dec4:	2001      	movs	r0, #1
 800dec6:	e779      	b.n	800ddbc <_dtoa_r+0x804>
 800dec8:	2300      	movs	r3, #0
 800deca:	e7f6      	b.n	800deba <_dtoa_r+0x902>
 800decc:	9b02      	ldr	r3, [sp, #8]
 800dece:	e7f4      	b.n	800deba <_dtoa_r+0x902>
 800ded0:	d085      	beq.n	800ddde <_dtoa_r+0x826>
 800ded2:	4618      	mov	r0, r3
 800ded4:	301c      	adds	r0, #28
 800ded6:	e77d      	b.n	800ddd4 <_dtoa_r+0x81c>
 800ded8:	40240000 	.word	0x40240000
 800dedc:	9b01      	ldr	r3, [sp, #4]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	dc38      	bgt.n	800df54 <_dtoa_r+0x99c>
 800dee2:	9b05      	ldr	r3, [sp, #20]
 800dee4:	2b02      	cmp	r3, #2
 800dee6:	dd35      	ble.n	800df54 <_dtoa_r+0x99c>
 800dee8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800deec:	f1b9 0f00 	cmp.w	r9, #0
 800def0:	d10d      	bne.n	800df0e <_dtoa_r+0x956>
 800def2:	4631      	mov	r1, r6
 800def4:	464b      	mov	r3, r9
 800def6:	2205      	movs	r2, #5
 800def8:	4620      	mov	r0, r4
 800defa:	f000 ff69 	bl	800edd0 <__multadd>
 800defe:	4601      	mov	r1, r0
 800df00:	4606      	mov	r6, r0
 800df02:	4658      	mov	r0, fp
 800df04:	f001 f9ca 	bl	800f29c <__mcmp>
 800df08:	2800      	cmp	r0, #0
 800df0a:	f73f adbd 	bgt.w	800da88 <_dtoa_r+0x4d0>
 800df0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df10:	9d00      	ldr	r5, [sp, #0]
 800df12:	ea6f 0a03 	mvn.w	sl, r3
 800df16:	f04f 0800 	mov.w	r8, #0
 800df1a:	4631      	mov	r1, r6
 800df1c:	4620      	mov	r0, r4
 800df1e:	f000 ff35 	bl	800ed8c <_Bfree>
 800df22:	2f00      	cmp	r7, #0
 800df24:	f43f aeb4 	beq.w	800dc90 <_dtoa_r+0x6d8>
 800df28:	f1b8 0f00 	cmp.w	r8, #0
 800df2c:	d005      	beq.n	800df3a <_dtoa_r+0x982>
 800df2e:	45b8      	cmp	r8, r7
 800df30:	d003      	beq.n	800df3a <_dtoa_r+0x982>
 800df32:	4641      	mov	r1, r8
 800df34:	4620      	mov	r0, r4
 800df36:	f000 ff29 	bl	800ed8c <_Bfree>
 800df3a:	4639      	mov	r1, r7
 800df3c:	4620      	mov	r0, r4
 800df3e:	f000 ff25 	bl	800ed8c <_Bfree>
 800df42:	e6a5      	b.n	800dc90 <_dtoa_r+0x6d8>
 800df44:	2600      	movs	r6, #0
 800df46:	4637      	mov	r7, r6
 800df48:	e7e1      	b.n	800df0e <_dtoa_r+0x956>
 800df4a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800df4c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800df50:	4637      	mov	r7, r6
 800df52:	e599      	b.n	800da88 <_dtoa_r+0x4d0>
 800df54:	9b08      	ldr	r3, [sp, #32]
 800df56:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	f000 80fd 	beq.w	800e15a <_dtoa_r+0xba2>
 800df60:	2d00      	cmp	r5, #0
 800df62:	dd05      	ble.n	800df70 <_dtoa_r+0x9b8>
 800df64:	4639      	mov	r1, r7
 800df66:	462a      	mov	r2, r5
 800df68:	4620      	mov	r0, r4
 800df6a:	f001 f92b 	bl	800f1c4 <__lshift>
 800df6e:	4607      	mov	r7, r0
 800df70:	9b06      	ldr	r3, [sp, #24]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d05c      	beq.n	800e030 <_dtoa_r+0xa78>
 800df76:	6879      	ldr	r1, [r7, #4]
 800df78:	4620      	mov	r0, r4
 800df7a:	f000 fec7 	bl	800ed0c <_Balloc>
 800df7e:	4605      	mov	r5, r0
 800df80:	b928      	cbnz	r0, 800df8e <_dtoa_r+0x9d6>
 800df82:	4b80      	ldr	r3, [pc, #512]	; (800e184 <_dtoa_r+0xbcc>)
 800df84:	4602      	mov	r2, r0
 800df86:	f240 21ea 	movw	r1, #746	; 0x2ea
 800df8a:	f7ff bb2e 	b.w	800d5ea <_dtoa_r+0x32>
 800df8e:	693a      	ldr	r2, [r7, #16]
 800df90:	3202      	adds	r2, #2
 800df92:	0092      	lsls	r2, r2, #2
 800df94:	f107 010c 	add.w	r1, r7, #12
 800df98:	300c      	adds	r0, #12
 800df9a:	f7fd fa91 	bl	800b4c0 <memcpy>
 800df9e:	2201      	movs	r2, #1
 800dfa0:	4629      	mov	r1, r5
 800dfa2:	4620      	mov	r0, r4
 800dfa4:	f001 f90e 	bl	800f1c4 <__lshift>
 800dfa8:	9b00      	ldr	r3, [sp, #0]
 800dfaa:	3301      	adds	r3, #1
 800dfac:	9301      	str	r3, [sp, #4]
 800dfae:	9b00      	ldr	r3, [sp, #0]
 800dfb0:	444b      	add	r3, r9
 800dfb2:	9307      	str	r3, [sp, #28]
 800dfb4:	9b02      	ldr	r3, [sp, #8]
 800dfb6:	f003 0301 	and.w	r3, r3, #1
 800dfba:	46b8      	mov	r8, r7
 800dfbc:	9306      	str	r3, [sp, #24]
 800dfbe:	4607      	mov	r7, r0
 800dfc0:	9b01      	ldr	r3, [sp, #4]
 800dfc2:	4631      	mov	r1, r6
 800dfc4:	3b01      	subs	r3, #1
 800dfc6:	4658      	mov	r0, fp
 800dfc8:	9302      	str	r3, [sp, #8]
 800dfca:	f7ff fa69 	bl	800d4a0 <quorem>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	3330      	adds	r3, #48	; 0x30
 800dfd2:	9004      	str	r0, [sp, #16]
 800dfd4:	4641      	mov	r1, r8
 800dfd6:	4658      	mov	r0, fp
 800dfd8:	9308      	str	r3, [sp, #32]
 800dfda:	f001 f95f 	bl	800f29c <__mcmp>
 800dfde:	463a      	mov	r2, r7
 800dfe0:	4681      	mov	r9, r0
 800dfe2:	4631      	mov	r1, r6
 800dfe4:	4620      	mov	r0, r4
 800dfe6:	f001 f975 	bl	800f2d4 <__mdiff>
 800dfea:	68c2      	ldr	r2, [r0, #12]
 800dfec:	9b08      	ldr	r3, [sp, #32]
 800dfee:	4605      	mov	r5, r0
 800dff0:	bb02      	cbnz	r2, 800e034 <_dtoa_r+0xa7c>
 800dff2:	4601      	mov	r1, r0
 800dff4:	4658      	mov	r0, fp
 800dff6:	f001 f951 	bl	800f29c <__mcmp>
 800dffa:	9b08      	ldr	r3, [sp, #32]
 800dffc:	4602      	mov	r2, r0
 800dffe:	4629      	mov	r1, r5
 800e000:	4620      	mov	r0, r4
 800e002:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800e006:	f000 fec1 	bl	800ed8c <_Bfree>
 800e00a:	9b05      	ldr	r3, [sp, #20]
 800e00c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e00e:	9d01      	ldr	r5, [sp, #4]
 800e010:	ea43 0102 	orr.w	r1, r3, r2
 800e014:	9b06      	ldr	r3, [sp, #24]
 800e016:	430b      	orrs	r3, r1
 800e018:	9b08      	ldr	r3, [sp, #32]
 800e01a:	d10d      	bne.n	800e038 <_dtoa_r+0xa80>
 800e01c:	2b39      	cmp	r3, #57	; 0x39
 800e01e:	d029      	beq.n	800e074 <_dtoa_r+0xabc>
 800e020:	f1b9 0f00 	cmp.w	r9, #0
 800e024:	dd01      	ble.n	800e02a <_dtoa_r+0xa72>
 800e026:	9b04      	ldr	r3, [sp, #16]
 800e028:	3331      	adds	r3, #49	; 0x31
 800e02a:	9a02      	ldr	r2, [sp, #8]
 800e02c:	7013      	strb	r3, [r2, #0]
 800e02e:	e774      	b.n	800df1a <_dtoa_r+0x962>
 800e030:	4638      	mov	r0, r7
 800e032:	e7b9      	b.n	800dfa8 <_dtoa_r+0x9f0>
 800e034:	2201      	movs	r2, #1
 800e036:	e7e2      	b.n	800dffe <_dtoa_r+0xa46>
 800e038:	f1b9 0f00 	cmp.w	r9, #0
 800e03c:	db06      	blt.n	800e04c <_dtoa_r+0xa94>
 800e03e:	9905      	ldr	r1, [sp, #20]
 800e040:	ea41 0909 	orr.w	r9, r1, r9
 800e044:	9906      	ldr	r1, [sp, #24]
 800e046:	ea59 0101 	orrs.w	r1, r9, r1
 800e04a:	d120      	bne.n	800e08e <_dtoa_r+0xad6>
 800e04c:	2a00      	cmp	r2, #0
 800e04e:	ddec      	ble.n	800e02a <_dtoa_r+0xa72>
 800e050:	4659      	mov	r1, fp
 800e052:	2201      	movs	r2, #1
 800e054:	4620      	mov	r0, r4
 800e056:	9301      	str	r3, [sp, #4]
 800e058:	f001 f8b4 	bl	800f1c4 <__lshift>
 800e05c:	4631      	mov	r1, r6
 800e05e:	4683      	mov	fp, r0
 800e060:	f001 f91c 	bl	800f29c <__mcmp>
 800e064:	2800      	cmp	r0, #0
 800e066:	9b01      	ldr	r3, [sp, #4]
 800e068:	dc02      	bgt.n	800e070 <_dtoa_r+0xab8>
 800e06a:	d1de      	bne.n	800e02a <_dtoa_r+0xa72>
 800e06c:	07da      	lsls	r2, r3, #31
 800e06e:	d5dc      	bpl.n	800e02a <_dtoa_r+0xa72>
 800e070:	2b39      	cmp	r3, #57	; 0x39
 800e072:	d1d8      	bne.n	800e026 <_dtoa_r+0xa6e>
 800e074:	9a02      	ldr	r2, [sp, #8]
 800e076:	2339      	movs	r3, #57	; 0x39
 800e078:	7013      	strb	r3, [r2, #0]
 800e07a:	462b      	mov	r3, r5
 800e07c:	461d      	mov	r5, r3
 800e07e:	3b01      	subs	r3, #1
 800e080:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e084:	2a39      	cmp	r2, #57	; 0x39
 800e086:	d050      	beq.n	800e12a <_dtoa_r+0xb72>
 800e088:	3201      	adds	r2, #1
 800e08a:	701a      	strb	r2, [r3, #0]
 800e08c:	e745      	b.n	800df1a <_dtoa_r+0x962>
 800e08e:	2a00      	cmp	r2, #0
 800e090:	dd03      	ble.n	800e09a <_dtoa_r+0xae2>
 800e092:	2b39      	cmp	r3, #57	; 0x39
 800e094:	d0ee      	beq.n	800e074 <_dtoa_r+0xabc>
 800e096:	3301      	adds	r3, #1
 800e098:	e7c7      	b.n	800e02a <_dtoa_r+0xa72>
 800e09a:	9a01      	ldr	r2, [sp, #4]
 800e09c:	9907      	ldr	r1, [sp, #28]
 800e09e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e0a2:	428a      	cmp	r2, r1
 800e0a4:	d02a      	beq.n	800e0fc <_dtoa_r+0xb44>
 800e0a6:	4659      	mov	r1, fp
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	220a      	movs	r2, #10
 800e0ac:	4620      	mov	r0, r4
 800e0ae:	f000 fe8f 	bl	800edd0 <__multadd>
 800e0b2:	45b8      	cmp	r8, r7
 800e0b4:	4683      	mov	fp, r0
 800e0b6:	f04f 0300 	mov.w	r3, #0
 800e0ba:	f04f 020a 	mov.w	r2, #10
 800e0be:	4641      	mov	r1, r8
 800e0c0:	4620      	mov	r0, r4
 800e0c2:	d107      	bne.n	800e0d4 <_dtoa_r+0xb1c>
 800e0c4:	f000 fe84 	bl	800edd0 <__multadd>
 800e0c8:	4680      	mov	r8, r0
 800e0ca:	4607      	mov	r7, r0
 800e0cc:	9b01      	ldr	r3, [sp, #4]
 800e0ce:	3301      	adds	r3, #1
 800e0d0:	9301      	str	r3, [sp, #4]
 800e0d2:	e775      	b.n	800dfc0 <_dtoa_r+0xa08>
 800e0d4:	f000 fe7c 	bl	800edd0 <__multadd>
 800e0d8:	4639      	mov	r1, r7
 800e0da:	4680      	mov	r8, r0
 800e0dc:	2300      	movs	r3, #0
 800e0de:	220a      	movs	r2, #10
 800e0e0:	4620      	mov	r0, r4
 800e0e2:	f000 fe75 	bl	800edd0 <__multadd>
 800e0e6:	4607      	mov	r7, r0
 800e0e8:	e7f0      	b.n	800e0cc <_dtoa_r+0xb14>
 800e0ea:	f1b9 0f00 	cmp.w	r9, #0
 800e0ee:	9a00      	ldr	r2, [sp, #0]
 800e0f0:	bfcc      	ite	gt
 800e0f2:	464d      	movgt	r5, r9
 800e0f4:	2501      	movle	r5, #1
 800e0f6:	4415      	add	r5, r2
 800e0f8:	f04f 0800 	mov.w	r8, #0
 800e0fc:	4659      	mov	r1, fp
 800e0fe:	2201      	movs	r2, #1
 800e100:	4620      	mov	r0, r4
 800e102:	9301      	str	r3, [sp, #4]
 800e104:	f001 f85e 	bl	800f1c4 <__lshift>
 800e108:	4631      	mov	r1, r6
 800e10a:	4683      	mov	fp, r0
 800e10c:	f001 f8c6 	bl	800f29c <__mcmp>
 800e110:	2800      	cmp	r0, #0
 800e112:	dcb2      	bgt.n	800e07a <_dtoa_r+0xac2>
 800e114:	d102      	bne.n	800e11c <_dtoa_r+0xb64>
 800e116:	9b01      	ldr	r3, [sp, #4]
 800e118:	07db      	lsls	r3, r3, #31
 800e11a:	d4ae      	bmi.n	800e07a <_dtoa_r+0xac2>
 800e11c:	462b      	mov	r3, r5
 800e11e:	461d      	mov	r5, r3
 800e120:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e124:	2a30      	cmp	r2, #48	; 0x30
 800e126:	d0fa      	beq.n	800e11e <_dtoa_r+0xb66>
 800e128:	e6f7      	b.n	800df1a <_dtoa_r+0x962>
 800e12a:	9a00      	ldr	r2, [sp, #0]
 800e12c:	429a      	cmp	r2, r3
 800e12e:	d1a5      	bne.n	800e07c <_dtoa_r+0xac4>
 800e130:	f10a 0a01 	add.w	sl, sl, #1
 800e134:	2331      	movs	r3, #49	; 0x31
 800e136:	e779      	b.n	800e02c <_dtoa_r+0xa74>
 800e138:	4b13      	ldr	r3, [pc, #76]	; (800e188 <_dtoa_r+0xbd0>)
 800e13a:	f7ff baaf 	b.w	800d69c <_dtoa_r+0xe4>
 800e13e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e140:	2b00      	cmp	r3, #0
 800e142:	f47f aa86 	bne.w	800d652 <_dtoa_r+0x9a>
 800e146:	4b11      	ldr	r3, [pc, #68]	; (800e18c <_dtoa_r+0xbd4>)
 800e148:	f7ff baa8 	b.w	800d69c <_dtoa_r+0xe4>
 800e14c:	f1b9 0f00 	cmp.w	r9, #0
 800e150:	dc03      	bgt.n	800e15a <_dtoa_r+0xba2>
 800e152:	9b05      	ldr	r3, [sp, #20]
 800e154:	2b02      	cmp	r3, #2
 800e156:	f73f aec9 	bgt.w	800deec <_dtoa_r+0x934>
 800e15a:	9d00      	ldr	r5, [sp, #0]
 800e15c:	4631      	mov	r1, r6
 800e15e:	4658      	mov	r0, fp
 800e160:	f7ff f99e 	bl	800d4a0 <quorem>
 800e164:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e168:	f805 3b01 	strb.w	r3, [r5], #1
 800e16c:	9a00      	ldr	r2, [sp, #0]
 800e16e:	1aaa      	subs	r2, r5, r2
 800e170:	4591      	cmp	r9, r2
 800e172:	ddba      	ble.n	800e0ea <_dtoa_r+0xb32>
 800e174:	4659      	mov	r1, fp
 800e176:	2300      	movs	r3, #0
 800e178:	220a      	movs	r2, #10
 800e17a:	4620      	mov	r0, r4
 800e17c:	f000 fe28 	bl	800edd0 <__multadd>
 800e180:	4683      	mov	fp, r0
 800e182:	e7eb      	b.n	800e15c <_dtoa_r+0xba4>
 800e184:	08010790 	.word	0x08010790
 800e188:	08010550 	.word	0x08010550
 800e18c:	0801070d 	.word	0x0801070d

0800e190 <__sflush_r>:
 800e190:	898a      	ldrh	r2, [r1, #12]
 800e192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e196:	4605      	mov	r5, r0
 800e198:	0710      	lsls	r0, r2, #28
 800e19a:	460c      	mov	r4, r1
 800e19c:	d458      	bmi.n	800e250 <__sflush_r+0xc0>
 800e19e:	684b      	ldr	r3, [r1, #4]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	dc05      	bgt.n	800e1b0 <__sflush_r+0x20>
 800e1a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	dc02      	bgt.n	800e1b0 <__sflush_r+0x20>
 800e1aa:	2000      	movs	r0, #0
 800e1ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e1b2:	2e00      	cmp	r6, #0
 800e1b4:	d0f9      	beq.n	800e1aa <__sflush_r+0x1a>
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e1bc:	682f      	ldr	r7, [r5, #0]
 800e1be:	602b      	str	r3, [r5, #0]
 800e1c0:	d032      	beq.n	800e228 <__sflush_r+0x98>
 800e1c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e1c4:	89a3      	ldrh	r3, [r4, #12]
 800e1c6:	075a      	lsls	r2, r3, #29
 800e1c8:	d505      	bpl.n	800e1d6 <__sflush_r+0x46>
 800e1ca:	6863      	ldr	r3, [r4, #4]
 800e1cc:	1ac0      	subs	r0, r0, r3
 800e1ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e1d0:	b10b      	cbz	r3, 800e1d6 <__sflush_r+0x46>
 800e1d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e1d4:	1ac0      	subs	r0, r0, r3
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	4602      	mov	r2, r0
 800e1da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e1dc:	6a21      	ldr	r1, [r4, #32]
 800e1de:	4628      	mov	r0, r5
 800e1e0:	47b0      	blx	r6
 800e1e2:	1c43      	adds	r3, r0, #1
 800e1e4:	89a3      	ldrh	r3, [r4, #12]
 800e1e6:	d106      	bne.n	800e1f6 <__sflush_r+0x66>
 800e1e8:	6829      	ldr	r1, [r5, #0]
 800e1ea:	291d      	cmp	r1, #29
 800e1ec:	d82c      	bhi.n	800e248 <__sflush_r+0xb8>
 800e1ee:	4a2a      	ldr	r2, [pc, #168]	; (800e298 <__sflush_r+0x108>)
 800e1f0:	40ca      	lsrs	r2, r1
 800e1f2:	07d6      	lsls	r6, r2, #31
 800e1f4:	d528      	bpl.n	800e248 <__sflush_r+0xb8>
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	6062      	str	r2, [r4, #4]
 800e1fa:	04d9      	lsls	r1, r3, #19
 800e1fc:	6922      	ldr	r2, [r4, #16]
 800e1fe:	6022      	str	r2, [r4, #0]
 800e200:	d504      	bpl.n	800e20c <__sflush_r+0x7c>
 800e202:	1c42      	adds	r2, r0, #1
 800e204:	d101      	bne.n	800e20a <__sflush_r+0x7a>
 800e206:	682b      	ldr	r3, [r5, #0]
 800e208:	b903      	cbnz	r3, 800e20c <__sflush_r+0x7c>
 800e20a:	6560      	str	r0, [r4, #84]	; 0x54
 800e20c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e20e:	602f      	str	r7, [r5, #0]
 800e210:	2900      	cmp	r1, #0
 800e212:	d0ca      	beq.n	800e1aa <__sflush_r+0x1a>
 800e214:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e218:	4299      	cmp	r1, r3
 800e21a:	d002      	beq.n	800e222 <__sflush_r+0x92>
 800e21c:	4628      	mov	r0, r5
 800e21e:	f001 fa3f 	bl	800f6a0 <_free_r>
 800e222:	2000      	movs	r0, #0
 800e224:	6360      	str	r0, [r4, #52]	; 0x34
 800e226:	e7c1      	b.n	800e1ac <__sflush_r+0x1c>
 800e228:	6a21      	ldr	r1, [r4, #32]
 800e22a:	2301      	movs	r3, #1
 800e22c:	4628      	mov	r0, r5
 800e22e:	47b0      	blx	r6
 800e230:	1c41      	adds	r1, r0, #1
 800e232:	d1c7      	bne.n	800e1c4 <__sflush_r+0x34>
 800e234:	682b      	ldr	r3, [r5, #0]
 800e236:	2b00      	cmp	r3, #0
 800e238:	d0c4      	beq.n	800e1c4 <__sflush_r+0x34>
 800e23a:	2b1d      	cmp	r3, #29
 800e23c:	d001      	beq.n	800e242 <__sflush_r+0xb2>
 800e23e:	2b16      	cmp	r3, #22
 800e240:	d101      	bne.n	800e246 <__sflush_r+0xb6>
 800e242:	602f      	str	r7, [r5, #0]
 800e244:	e7b1      	b.n	800e1aa <__sflush_r+0x1a>
 800e246:	89a3      	ldrh	r3, [r4, #12]
 800e248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e24c:	81a3      	strh	r3, [r4, #12]
 800e24e:	e7ad      	b.n	800e1ac <__sflush_r+0x1c>
 800e250:	690f      	ldr	r7, [r1, #16]
 800e252:	2f00      	cmp	r7, #0
 800e254:	d0a9      	beq.n	800e1aa <__sflush_r+0x1a>
 800e256:	0793      	lsls	r3, r2, #30
 800e258:	680e      	ldr	r6, [r1, #0]
 800e25a:	bf08      	it	eq
 800e25c:	694b      	ldreq	r3, [r1, #20]
 800e25e:	600f      	str	r7, [r1, #0]
 800e260:	bf18      	it	ne
 800e262:	2300      	movne	r3, #0
 800e264:	eba6 0807 	sub.w	r8, r6, r7
 800e268:	608b      	str	r3, [r1, #8]
 800e26a:	f1b8 0f00 	cmp.w	r8, #0
 800e26e:	dd9c      	ble.n	800e1aa <__sflush_r+0x1a>
 800e270:	6a21      	ldr	r1, [r4, #32]
 800e272:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e274:	4643      	mov	r3, r8
 800e276:	463a      	mov	r2, r7
 800e278:	4628      	mov	r0, r5
 800e27a:	47b0      	blx	r6
 800e27c:	2800      	cmp	r0, #0
 800e27e:	dc06      	bgt.n	800e28e <__sflush_r+0xfe>
 800e280:	89a3      	ldrh	r3, [r4, #12]
 800e282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e286:	81a3      	strh	r3, [r4, #12]
 800e288:	f04f 30ff 	mov.w	r0, #4294967295
 800e28c:	e78e      	b.n	800e1ac <__sflush_r+0x1c>
 800e28e:	4407      	add	r7, r0
 800e290:	eba8 0800 	sub.w	r8, r8, r0
 800e294:	e7e9      	b.n	800e26a <__sflush_r+0xda>
 800e296:	bf00      	nop
 800e298:	20400001 	.word	0x20400001

0800e29c <_fflush_r>:
 800e29c:	b538      	push	{r3, r4, r5, lr}
 800e29e:	690b      	ldr	r3, [r1, #16]
 800e2a0:	4605      	mov	r5, r0
 800e2a2:	460c      	mov	r4, r1
 800e2a4:	b913      	cbnz	r3, 800e2ac <_fflush_r+0x10>
 800e2a6:	2500      	movs	r5, #0
 800e2a8:	4628      	mov	r0, r5
 800e2aa:	bd38      	pop	{r3, r4, r5, pc}
 800e2ac:	b118      	cbz	r0, 800e2b6 <_fflush_r+0x1a>
 800e2ae:	6983      	ldr	r3, [r0, #24]
 800e2b0:	b90b      	cbnz	r3, 800e2b6 <_fflush_r+0x1a>
 800e2b2:	f000 f887 	bl	800e3c4 <__sinit>
 800e2b6:	4b14      	ldr	r3, [pc, #80]	; (800e308 <_fflush_r+0x6c>)
 800e2b8:	429c      	cmp	r4, r3
 800e2ba:	d11b      	bne.n	800e2f4 <_fflush_r+0x58>
 800e2bc:	686c      	ldr	r4, [r5, #4]
 800e2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d0ef      	beq.n	800e2a6 <_fflush_r+0xa>
 800e2c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e2c8:	07d0      	lsls	r0, r2, #31
 800e2ca:	d404      	bmi.n	800e2d6 <_fflush_r+0x3a>
 800e2cc:	0599      	lsls	r1, r3, #22
 800e2ce:	d402      	bmi.n	800e2d6 <_fflush_r+0x3a>
 800e2d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e2d2:	f000 fc9a 	bl	800ec0a <__retarget_lock_acquire_recursive>
 800e2d6:	4628      	mov	r0, r5
 800e2d8:	4621      	mov	r1, r4
 800e2da:	f7ff ff59 	bl	800e190 <__sflush_r>
 800e2de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e2e0:	07da      	lsls	r2, r3, #31
 800e2e2:	4605      	mov	r5, r0
 800e2e4:	d4e0      	bmi.n	800e2a8 <_fflush_r+0xc>
 800e2e6:	89a3      	ldrh	r3, [r4, #12]
 800e2e8:	059b      	lsls	r3, r3, #22
 800e2ea:	d4dd      	bmi.n	800e2a8 <_fflush_r+0xc>
 800e2ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e2ee:	f000 fc8d 	bl	800ec0c <__retarget_lock_release_recursive>
 800e2f2:	e7d9      	b.n	800e2a8 <_fflush_r+0xc>
 800e2f4:	4b05      	ldr	r3, [pc, #20]	; (800e30c <_fflush_r+0x70>)
 800e2f6:	429c      	cmp	r4, r3
 800e2f8:	d101      	bne.n	800e2fe <_fflush_r+0x62>
 800e2fa:	68ac      	ldr	r4, [r5, #8]
 800e2fc:	e7df      	b.n	800e2be <_fflush_r+0x22>
 800e2fe:	4b04      	ldr	r3, [pc, #16]	; (800e310 <_fflush_r+0x74>)
 800e300:	429c      	cmp	r4, r3
 800e302:	bf08      	it	eq
 800e304:	68ec      	ldreq	r4, [r5, #12]
 800e306:	e7da      	b.n	800e2be <_fflush_r+0x22>
 800e308:	080107c4 	.word	0x080107c4
 800e30c:	080107e4 	.word	0x080107e4
 800e310:	080107a4 	.word	0x080107a4

0800e314 <std>:
 800e314:	2300      	movs	r3, #0
 800e316:	b510      	push	{r4, lr}
 800e318:	4604      	mov	r4, r0
 800e31a:	e9c0 3300 	strd	r3, r3, [r0]
 800e31e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e322:	6083      	str	r3, [r0, #8]
 800e324:	8181      	strh	r1, [r0, #12]
 800e326:	6643      	str	r3, [r0, #100]	; 0x64
 800e328:	81c2      	strh	r2, [r0, #14]
 800e32a:	6183      	str	r3, [r0, #24]
 800e32c:	4619      	mov	r1, r3
 800e32e:	2208      	movs	r2, #8
 800e330:	305c      	adds	r0, #92	; 0x5c
 800e332:	f7fd f8d3 	bl	800b4dc <memset>
 800e336:	4b05      	ldr	r3, [pc, #20]	; (800e34c <std+0x38>)
 800e338:	6263      	str	r3, [r4, #36]	; 0x24
 800e33a:	4b05      	ldr	r3, [pc, #20]	; (800e350 <std+0x3c>)
 800e33c:	62a3      	str	r3, [r4, #40]	; 0x28
 800e33e:	4b05      	ldr	r3, [pc, #20]	; (800e354 <std+0x40>)
 800e340:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e342:	4b05      	ldr	r3, [pc, #20]	; (800e358 <std+0x44>)
 800e344:	6224      	str	r4, [r4, #32]
 800e346:	6323      	str	r3, [r4, #48]	; 0x30
 800e348:	bd10      	pop	{r4, pc}
 800e34a:	bf00      	nop
 800e34c:	0800fd91 	.word	0x0800fd91
 800e350:	0800fdb3 	.word	0x0800fdb3
 800e354:	0800fdeb 	.word	0x0800fdeb
 800e358:	0800fe0f 	.word	0x0800fe0f

0800e35c <_cleanup_r>:
 800e35c:	4901      	ldr	r1, [pc, #4]	; (800e364 <_cleanup_r+0x8>)
 800e35e:	f000 b8c1 	b.w	800e4e4 <_fwalk_reent>
 800e362:	bf00      	nop
 800e364:	0800e29d 	.word	0x0800e29d

0800e368 <__sfmoreglue>:
 800e368:	b570      	push	{r4, r5, r6, lr}
 800e36a:	1e4a      	subs	r2, r1, #1
 800e36c:	2568      	movs	r5, #104	; 0x68
 800e36e:	4355      	muls	r5, r2
 800e370:	460e      	mov	r6, r1
 800e372:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e376:	f001 f9e3 	bl	800f740 <_malloc_r>
 800e37a:	4604      	mov	r4, r0
 800e37c:	b140      	cbz	r0, 800e390 <__sfmoreglue+0x28>
 800e37e:	2100      	movs	r1, #0
 800e380:	e9c0 1600 	strd	r1, r6, [r0]
 800e384:	300c      	adds	r0, #12
 800e386:	60a0      	str	r0, [r4, #8]
 800e388:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e38c:	f7fd f8a6 	bl	800b4dc <memset>
 800e390:	4620      	mov	r0, r4
 800e392:	bd70      	pop	{r4, r5, r6, pc}

0800e394 <__sfp_lock_acquire>:
 800e394:	4801      	ldr	r0, [pc, #4]	; (800e39c <__sfp_lock_acquire+0x8>)
 800e396:	f000 bc38 	b.w	800ec0a <__retarget_lock_acquire_recursive>
 800e39a:	bf00      	nop
 800e39c:	20002a00 	.word	0x20002a00

0800e3a0 <__sfp_lock_release>:
 800e3a0:	4801      	ldr	r0, [pc, #4]	; (800e3a8 <__sfp_lock_release+0x8>)
 800e3a2:	f000 bc33 	b.w	800ec0c <__retarget_lock_release_recursive>
 800e3a6:	bf00      	nop
 800e3a8:	20002a00 	.word	0x20002a00

0800e3ac <__sinit_lock_acquire>:
 800e3ac:	4801      	ldr	r0, [pc, #4]	; (800e3b4 <__sinit_lock_acquire+0x8>)
 800e3ae:	f000 bc2c 	b.w	800ec0a <__retarget_lock_acquire_recursive>
 800e3b2:	bf00      	nop
 800e3b4:	200029fb 	.word	0x200029fb

0800e3b8 <__sinit_lock_release>:
 800e3b8:	4801      	ldr	r0, [pc, #4]	; (800e3c0 <__sinit_lock_release+0x8>)
 800e3ba:	f000 bc27 	b.w	800ec0c <__retarget_lock_release_recursive>
 800e3be:	bf00      	nop
 800e3c0:	200029fb 	.word	0x200029fb

0800e3c4 <__sinit>:
 800e3c4:	b510      	push	{r4, lr}
 800e3c6:	4604      	mov	r4, r0
 800e3c8:	f7ff fff0 	bl	800e3ac <__sinit_lock_acquire>
 800e3cc:	69a3      	ldr	r3, [r4, #24]
 800e3ce:	b11b      	cbz	r3, 800e3d8 <__sinit+0x14>
 800e3d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3d4:	f7ff bff0 	b.w	800e3b8 <__sinit_lock_release>
 800e3d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e3dc:	6523      	str	r3, [r4, #80]	; 0x50
 800e3de:	4b13      	ldr	r3, [pc, #76]	; (800e42c <__sinit+0x68>)
 800e3e0:	4a13      	ldr	r2, [pc, #76]	; (800e430 <__sinit+0x6c>)
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	62a2      	str	r2, [r4, #40]	; 0x28
 800e3e6:	42a3      	cmp	r3, r4
 800e3e8:	bf04      	itt	eq
 800e3ea:	2301      	moveq	r3, #1
 800e3ec:	61a3      	streq	r3, [r4, #24]
 800e3ee:	4620      	mov	r0, r4
 800e3f0:	f000 f820 	bl	800e434 <__sfp>
 800e3f4:	6060      	str	r0, [r4, #4]
 800e3f6:	4620      	mov	r0, r4
 800e3f8:	f000 f81c 	bl	800e434 <__sfp>
 800e3fc:	60a0      	str	r0, [r4, #8]
 800e3fe:	4620      	mov	r0, r4
 800e400:	f000 f818 	bl	800e434 <__sfp>
 800e404:	2200      	movs	r2, #0
 800e406:	60e0      	str	r0, [r4, #12]
 800e408:	2104      	movs	r1, #4
 800e40a:	6860      	ldr	r0, [r4, #4]
 800e40c:	f7ff ff82 	bl	800e314 <std>
 800e410:	68a0      	ldr	r0, [r4, #8]
 800e412:	2201      	movs	r2, #1
 800e414:	2109      	movs	r1, #9
 800e416:	f7ff ff7d 	bl	800e314 <std>
 800e41a:	68e0      	ldr	r0, [r4, #12]
 800e41c:	2202      	movs	r2, #2
 800e41e:	2112      	movs	r1, #18
 800e420:	f7ff ff78 	bl	800e314 <std>
 800e424:	2301      	movs	r3, #1
 800e426:	61a3      	str	r3, [r4, #24]
 800e428:	e7d2      	b.n	800e3d0 <__sinit+0xc>
 800e42a:	bf00      	nop
 800e42c:	0801053c 	.word	0x0801053c
 800e430:	0800e35d 	.word	0x0800e35d

0800e434 <__sfp>:
 800e434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e436:	4607      	mov	r7, r0
 800e438:	f7ff ffac 	bl	800e394 <__sfp_lock_acquire>
 800e43c:	4b1e      	ldr	r3, [pc, #120]	; (800e4b8 <__sfp+0x84>)
 800e43e:	681e      	ldr	r6, [r3, #0]
 800e440:	69b3      	ldr	r3, [r6, #24]
 800e442:	b913      	cbnz	r3, 800e44a <__sfp+0x16>
 800e444:	4630      	mov	r0, r6
 800e446:	f7ff ffbd 	bl	800e3c4 <__sinit>
 800e44a:	3648      	adds	r6, #72	; 0x48
 800e44c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e450:	3b01      	subs	r3, #1
 800e452:	d503      	bpl.n	800e45c <__sfp+0x28>
 800e454:	6833      	ldr	r3, [r6, #0]
 800e456:	b30b      	cbz	r3, 800e49c <__sfp+0x68>
 800e458:	6836      	ldr	r6, [r6, #0]
 800e45a:	e7f7      	b.n	800e44c <__sfp+0x18>
 800e45c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e460:	b9d5      	cbnz	r5, 800e498 <__sfp+0x64>
 800e462:	4b16      	ldr	r3, [pc, #88]	; (800e4bc <__sfp+0x88>)
 800e464:	60e3      	str	r3, [r4, #12]
 800e466:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e46a:	6665      	str	r5, [r4, #100]	; 0x64
 800e46c:	f000 fbcc 	bl	800ec08 <__retarget_lock_init_recursive>
 800e470:	f7ff ff96 	bl	800e3a0 <__sfp_lock_release>
 800e474:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e478:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e47c:	6025      	str	r5, [r4, #0]
 800e47e:	61a5      	str	r5, [r4, #24]
 800e480:	2208      	movs	r2, #8
 800e482:	4629      	mov	r1, r5
 800e484:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e488:	f7fd f828 	bl	800b4dc <memset>
 800e48c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e490:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e494:	4620      	mov	r0, r4
 800e496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e498:	3468      	adds	r4, #104	; 0x68
 800e49a:	e7d9      	b.n	800e450 <__sfp+0x1c>
 800e49c:	2104      	movs	r1, #4
 800e49e:	4638      	mov	r0, r7
 800e4a0:	f7ff ff62 	bl	800e368 <__sfmoreglue>
 800e4a4:	4604      	mov	r4, r0
 800e4a6:	6030      	str	r0, [r6, #0]
 800e4a8:	2800      	cmp	r0, #0
 800e4aa:	d1d5      	bne.n	800e458 <__sfp+0x24>
 800e4ac:	f7ff ff78 	bl	800e3a0 <__sfp_lock_release>
 800e4b0:	230c      	movs	r3, #12
 800e4b2:	603b      	str	r3, [r7, #0]
 800e4b4:	e7ee      	b.n	800e494 <__sfp+0x60>
 800e4b6:	bf00      	nop
 800e4b8:	0801053c 	.word	0x0801053c
 800e4bc:	ffff0001 	.word	0xffff0001

0800e4c0 <fiprintf>:
 800e4c0:	b40e      	push	{r1, r2, r3}
 800e4c2:	b503      	push	{r0, r1, lr}
 800e4c4:	4601      	mov	r1, r0
 800e4c6:	ab03      	add	r3, sp, #12
 800e4c8:	4805      	ldr	r0, [pc, #20]	; (800e4e0 <fiprintf+0x20>)
 800e4ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4ce:	6800      	ldr	r0, [r0, #0]
 800e4d0:	9301      	str	r3, [sp, #4]
 800e4d2:	f001 fb15 	bl	800fb00 <_vfiprintf_r>
 800e4d6:	b002      	add	sp, #8
 800e4d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4dc:	b003      	add	sp, #12
 800e4de:	4770      	bx	lr
 800e4e0:	2000052c 	.word	0x2000052c

0800e4e4 <_fwalk_reent>:
 800e4e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e4e8:	4606      	mov	r6, r0
 800e4ea:	4688      	mov	r8, r1
 800e4ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e4f0:	2700      	movs	r7, #0
 800e4f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e4f6:	f1b9 0901 	subs.w	r9, r9, #1
 800e4fa:	d505      	bpl.n	800e508 <_fwalk_reent+0x24>
 800e4fc:	6824      	ldr	r4, [r4, #0]
 800e4fe:	2c00      	cmp	r4, #0
 800e500:	d1f7      	bne.n	800e4f2 <_fwalk_reent+0xe>
 800e502:	4638      	mov	r0, r7
 800e504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e508:	89ab      	ldrh	r3, [r5, #12]
 800e50a:	2b01      	cmp	r3, #1
 800e50c:	d907      	bls.n	800e51e <_fwalk_reent+0x3a>
 800e50e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e512:	3301      	adds	r3, #1
 800e514:	d003      	beq.n	800e51e <_fwalk_reent+0x3a>
 800e516:	4629      	mov	r1, r5
 800e518:	4630      	mov	r0, r6
 800e51a:	47c0      	blx	r8
 800e51c:	4307      	orrs	r7, r0
 800e51e:	3568      	adds	r5, #104	; 0x68
 800e520:	e7e9      	b.n	800e4f6 <_fwalk_reent+0x12>

0800e522 <rshift>:
 800e522:	6903      	ldr	r3, [r0, #16]
 800e524:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e528:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e52c:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e530:	f100 0414 	add.w	r4, r0, #20
 800e534:	dd45      	ble.n	800e5c2 <rshift+0xa0>
 800e536:	f011 011f 	ands.w	r1, r1, #31
 800e53a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e53e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e542:	d10c      	bne.n	800e55e <rshift+0x3c>
 800e544:	f100 0710 	add.w	r7, r0, #16
 800e548:	4629      	mov	r1, r5
 800e54a:	42b1      	cmp	r1, r6
 800e54c:	d334      	bcc.n	800e5b8 <rshift+0x96>
 800e54e:	1a9b      	subs	r3, r3, r2
 800e550:	009b      	lsls	r3, r3, #2
 800e552:	1eea      	subs	r2, r5, #3
 800e554:	4296      	cmp	r6, r2
 800e556:	bf38      	it	cc
 800e558:	2300      	movcc	r3, #0
 800e55a:	4423      	add	r3, r4
 800e55c:	e015      	b.n	800e58a <rshift+0x68>
 800e55e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e562:	f1c1 0820 	rsb	r8, r1, #32
 800e566:	40cf      	lsrs	r7, r1
 800e568:	f105 0e04 	add.w	lr, r5, #4
 800e56c:	46a1      	mov	r9, r4
 800e56e:	4576      	cmp	r6, lr
 800e570:	46f4      	mov	ip, lr
 800e572:	d815      	bhi.n	800e5a0 <rshift+0x7e>
 800e574:	1a9b      	subs	r3, r3, r2
 800e576:	009a      	lsls	r2, r3, #2
 800e578:	3a04      	subs	r2, #4
 800e57a:	3501      	adds	r5, #1
 800e57c:	42ae      	cmp	r6, r5
 800e57e:	bf38      	it	cc
 800e580:	2200      	movcc	r2, #0
 800e582:	18a3      	adds	r3, r4, r2
 800e584:	50a7      	str	r7, [r4, r2]
 800e586:	b107      	cbz	r7, 800e58a <rshift+0x68>
 800e588:	3304      	adds	r3, #4
 800e58a:	1b1a      	subs	r2, r3, r4
 800e58c:	42a3      	cmp	r3, r4
 800e58e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e592:	bf08      	it	eq
 800e594:	2300      	moveq	r3, #0
 800e596:	6102      	str	r2, [r0, #16]
 800e598:	bf08      	it	eq
 800e59a:	6143      	streq	r3, [r0, #20]
 800e59c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e5a0:	f8dc c000 	ldr.w	ip, [ip]
 800e5a4:	fa0c fc08 	lsl.w	ip, ip, r8
 800e5a8:	ea4c 0707 	orr.w	r7, ip, r7
 800e5ac:	f849 7b04 	str.w	r7, [r9], #4
 800e5b0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e5b4:	40cf      	lsrs	r7, r1
 800e5b6:	e7da      	b.n	800e56e <rshift+0x4c>
 800e5b8:	f851 cb04 	ldr.w	ip, [r1], #4
 800e5bc:	f847 cf04 	str.w	ip, [r7, #4]!
 800e5c0:	e7c3      	b.n	800e54a <rshift+0x28>
 800e5c2:	4623      	mov	r3, r4
 800e5c4:	e7e1      	b.n	800e58a <rshift+0x68>

0800e5c6 <__hexdig_fun>:
 800e5c6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e5ca:	2b09      	cmp	r3, #9
 800e5cc:	d802      	bhi.n	800e5d4 <__hexdig_fun+0xe>
 800e5ce:	3820      	subs	r0, #32
 800e5d0:	b2c0      	uxtb	r0, r0
 800e5d2:	4770      	bx	lr
 800e5d4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e5d8:	2b05      	cmp	r3, #5
 800e5da:	d801      	bhi.n	800e5e0 <__hexdig_fun+0x1a>
 800e5dc:	3847      	subs	r0, #71	; 0x47
 800e5de:	e7f7      	b.n	800e5d0 <__hexdig_fun+0xa>
 800e5e0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e5e4:	2b05      	cmp	r3, #5
 800e5e6:	d801      	bhi.n	800e5ec <__hexdig_fun+0x26>
 800e5e8:	3827      	subs	r0, #39	; 0x27
 800e5ea:	e7f1      	b.n	800e5d0 <__hexdig_fun+0xa>
 800e5ec:	2000      	movs	r0, #0
 800e5ee:	4770      	bx	lr

0800e5f0 <__gethex>:
 800e5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5f4:	ed2d 8b02 	vpush	{d8}
 800e5f8:	b089      	sub	sp, #36	; 0x24
 800e5fa:	ee08 0a10 	vmov	s16, r0
 800e5fe:	9304      	str	r3, [sp, #16]
 800e600:	4bbc      	ldr	r3, [pc, #752]	; (800e8f4 <__gethex+0x304>)
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	9301      	str	r3, [sp, #4]
 800e606:	4618      	mov	r0, r3
 800e608:	468b      	mov	fp, r1
 800e60a:	4690      	mov	r8, r2
 800e60c:	f7f1 fde0 	bl	80001d0 <strlen>
 800e610:	9b01      	ldr	r3, [sp, #4]
 800e612:	f8db 2000 	ldr.w	r2, [fp]
 800e616:	4403      	add	r3, r0
 800e618:	4682      	mov	sl, r0
 800e61a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e61e:	9305      	str	r3, [sp, #20]
 800e620:	1c93      	adds	r3, r2, #2
 800e622:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e626:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e62a:	32fe      	adds	r2, #254	; 0xfe
 800e62c:	18d1      	adds	r1, r2, r3
 800e62e:	461f      	mov	r7, r3
 800e630:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e634:	9100      	str	r1, [sp, #0]
 800e636:	2830      	cmp	r0, #48	; 0x30
 800e638:	d0f8      	beq.n	800e62c <__gethex+0x3c>
 800e63a:	f7ff ffc4 	bl	800e5c6 <__hexdig_fun>
 800e63e:	4604      	mov	r4, r0
 800e640:	2800      	cmp	r0, #0
 800e642:	d13a      	bne.n	800e6ba <__gethex+0xca>
 800e644:	9901      	ldr	r1, [sp, #4]
 800e646:	4652      	mov	r2, sl
 800e648:	4638      	mov	r0, r7
 800e64a:	f7fd ff87 	bl	800c55c <strncmp>
 800e64e:	4605      	mov	r5, r0
 800e650:	2800      	cmp	r0, #0
 800e652:	d168      	bne.n	800e726 <__gethex+0x136>
 800e654:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e658:	eb07 060a 	add.w	r6, r7, sl
 800e65c:	f7ff ffb3 	bl	800e5c6 <__hexdig_fun>
 800e660:	2800      	cmp	r0, #0
 800e662:	d062      	beq.n	800e72a <__gethex+0x13a>
 800e664:	4633      	mov	r3, r6
 800e666:	7818      	ldrb	r0, [r3, #0]
 800e668:	2830      	cmp	r0, #48	; 0x30
 800e66a:	461f      	mov	r7, r3
 800e66c:	f103 0301 	add.w	r3, r3, #1
 800e670:	d0f9      	beq.n	800e666 <__gethex+0x76>
 800e672:	f7ff ffa8 	bl	800e5c6 <__hexdig_fun>
 800e676:	2301      	movs	r3, #1
 800e678:	fab0 f480 	clz	r4, r0
 800e67c:	0964      	lsrs	r4, r4, #5
 800e67e:	4635      	mov	r5, r6
 800e680:	9300      	str	r3, [sp, #0]
 800e682:	463a      	mov	r2, r7
 800e684:	4616      	mov	r6, r2
 800e686:	3201      	adds	r2, #1
 800e688:	7830      	ldrb	r0, [r6, #0]
 800e68a:	f7ff ff9c 	bl	800e5c6 <__hexdig_fun>
 800e68e:	2800      	cmp	r0, #0
 800e690:	d1f8      	bne.n	800e684 <__gethex+0x94>
 800e692:	9901      	ldr	r1, [sp, #4]
 800e694:	4652      	mov	r2, sl
 800e696:	4630      	mov	r0, r6
 800e698:	f7fd ff60 	bl	800c55c <strncmp>
 800e69c:	b980      	cbnz	r0, 800e6c0 <__gethex+0xd0>
 800e69e:	b94d      	cbnz	r5, 800e6b4 <__gethex+0xc4>
 800e6a0:	eb06 050a 	add.w	r5, r6, sl
 800e6a4:	462a      	mov	r2, r5
 800e6a6:	4616      	mov	r6, r2
 800e6a8:	3201      	adds	r2, #1
 800e6aa:	7830      	ldrb	r0, [r6, #0]
 800e6ac:	f7ff ff8b 	bl	800e5c6 <__hexdig_fun>
 800e6b0:	2800      	cmp	r0, #0
 800e6b2:	d1f8      	bne.n	800e6a6 <__gethex+0xb6>
 800e6b4:	1bad      	subs	r5, r5, r6
 800e6b6:	00ad      	lsls	r5, r5, #2
 800e6b8:	e004      	b.n	800e6c4 <__gethex+0xd4>
 800e6ba:	2400      	movs	r4, #0
 800e6bc:	4625      	mov	r5, r4
 800e6be:	e7e0      	b.n	800e682 <__gethex+0x92>
 800e6c0:	2d00      	cmp	r5, #0
 800e6c2:	d1f7      	bne.n	800e6b4 <__gethex+0xc4>
 800e6c4:	7833      	ldrb	r3, [r6, #0]
 800e6c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e6ca:	2b50      	cmp	r3, #80	; 0x50
 800e6cc:	d13b      	bne.n	800e746 <__gethex+0x156>
 800e6ce:	7873      	ldrb	r3, [r6, #1]
 800e6d0:	2b2b      	cmp	r3, #43	; 0x2b
 800e6d2:	d02c      	beq.n	800e72e <__gethex+0x13e>
 800e6d4:	2b2d      	cmp	r3, #45	; 0x2d
 800e6d6:	d02e      	beq.n	800e736 <__gethex+0x146>
 800e6d8:	1c71      	adds	r1, r6, #1
 800e6da:	f04f 0900 	mov.w	r9, #0
 800e6de:	7808      	ldrb	r0, [r1, #0]
 800e6e0:	f7ff ff71 	bl	800e5c6 <__hexdig_fun>
 800e6e4:	1e43      	subs	r3, r0, #1
 800e6e6:	b2db      	uxtb	r3, r3
 800e6e8:	2b18      	cmp	r3, #24
 800e6ea:	d82c      	bhi.n	800e746 <__gethex+0x156>
 800e6ec:	f1a0 0210 	sub.w	r2, r0, #16
 800e6f0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e6f4:	f7ff ff67 	bl	800e5c6 <__hexdig_fun>
 800e6f8:	1e43      	subs	r3, r0, #1
 800e6fa:	b2db      	uxtb	r3, r3
 800e6fc:	2b18      	cmp	r3, #24
 800e6fe:	d91d      	bls.n	800e73c <__gethex+0x14c>
 800e700:	f1b9 0f00 	cmp.w	r9, #0
 800e704:	d000      	beq.n	800e708 <__gethex+0x118>
 800e706:	4252      	negs	r2, r2
 800e708:	4415      	add	r5, r2
 800e70a:	f8cb 1000 	str.w	r1, [fp]
 800e70e:	b1e4      	cbz	r4, 800e74a <__gethex+0x15a>
 800e710:	9b00      	ldr	r3, [sp, #0]
 800e712:	2b00      	cmp	r3, #0
 800e714:	bf14      	ite	ne
 800e716:	2700      	movne	r7, #0
 800e718:	2706      	moveq	r7, #6
 800e71a:	4638      	mov	r0, r7
 800e71c:	b009      	add	sp, #36	; 0x24
 800e71e:	ecbd 8b02 	vpop	{d8}
 800e722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e726:	463e      	mov	r6, r7
 800e728:	4625      	mov	r5, r4
 800e72a:	2401      	movs	r4, #1
 800e72c:	e7ca      	b.n	800e6c4 <__gethex+0xd4>
 800e72e:	f04f 0900 	mov.w	r9, #0
 800e732:	1cb1      	adds	r1, r6, #2
 800e734:	e7d3      	b.n	800e6de <__gethex+0xee>
 800e736:	f04f 0901 	mov.w	r9, #1
 800e73a:	e7fa      	b.n	800e732 <__gethex+0x142>
 800e73c:	230a      	movs	r3, #10
 800e73e:	fb03 0202 	mla	r2, r3, r2, r0
 800e742:	3a10      	subs	r2, #16
 800e744:	e7d4      	b.n	800e6f0 <__gethex+0x100>
 800e746:	4631      	mov	r1, r6
 800e748:	e7df      	b.n	800e70a <__gethex+0x11a>
 800e74a:	1bf3      	subs	r3, r6, r7
 800e74c:	3b01      	subs	r3, #1
 800e74e:	4621      	mov	r1, r4
 800e750:	2b07      	cmp	r3, #7
 800e752:	dc0b      	bgt.n	800e76c <__gethex+0x17c>
 800e754:	ee18 0a10 	vmov	r0, s16
 800e758:	f000 fad8 	bl	800ed0c <_Balloc>
 800e75c:	4604      	mov	r4, r0
 800e75e:	b940      	cbnz	r0, 800e772 <__gethex+0x182>
 800e760:	4b65      	ldr	r3, [pc, #404]	; (800e8f8 <__gethex+0x308>)
 800e762:	4602      	mov	r2, r0
 800e764:	21de      	movs	r1, #222	; 0xde
 800e766:	4865      	ldr	r0, [pc, #404]	; (800e8fc <__gethex+0x30c>)
 800e768:	f7fe fe7c 	bl	800d464 <__assert_func>
 800e76c:	3101      	adds	r1, #1
 800e76e:	105b      	asrs	r3, r3, #1
 800e770:	e7ee      	b.n	800e750 <__gethex+0x160>
 800e772:	f100 0914 	add.w	r9, r0, #20
 800e776:	f04f 0b00 	mov.w	fp, #0
 800e77a:	f1ca 0301 	rsb	r3, sl, #1
 800e77e:	f8cd 9008 	str.w	r9, [sp, #8]
 800e782:	f8cd b000 	str.w	fp, [sp]
 800e786:	9306      	str	r3, [sp, #24]
 800e788:	42b7      	cmp	r7, r6
 800e78a:	d340      	bcc.n	800e80e <__gethex+0x21e>
 800e78c:	9802      	ldr	r0, [sp, #8]
 800e78e:	9b00      	ldr	r3, [sp, #0]
 800e790:	f840 3b04 	str.w	r3, [r0], #4
 800e794:	eba0 0009 	sub.w	r0, r0, r9
 800e798:	1080      	asrs	r0, r0, #2
 800e79a:	0146      	lsls	r6, r0, #5
 800e79c:	6120      	str	r0, [r4, #16]
 800e79e:	4618      	mov	r0, r3
 800e7a0:	f000 fbaa 	bl	800eef8 <__hi0bits>
 800e7a4:	1a30      	subs	r0, r6, r0
 800e7a6:	f8d8 6000 	ldr.w	r6, [r8]
 800e7aa:	42b0      	cmp	r0, r6
 800e7ac:	dd63      	ble.n	800e876 <__gethex+0x286>
 800e7ae:	1b87      	subs	r7, r0, r6
 800e7b0:	4639      	mov	r1, r7
 800e7b2:	4620      	mov	r0, r4
 800e7b4:	f000 ff44 	bl	800f640 <__any_on>
 800e7b8:	4682      	mov	sl, r0
 800e7ba:	b1a8      	cbz	r0, 800e7e8 <__gethex+0x1f8>
 800e7bc:	1e7b      	subs	r3, r7, #1
 800e7be:	1159      	asrs	r1, r3, #5
 800e7c0:	f003 021f 	and.w	r2, r3, #31
 800e7c4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e7c8:	f04f 0a01 	mov.w	sl, #1
 800e7cc:	fa0a f202 	lsl.w	r2, sl, r2
 800e7d0:	420a      	tst	r2, r1
 800e7d2:	d009      	beq.n	800e7e8 <__gethex+0x1f8>
 800e7d4:	4553      	cmp	r3, sl
 800e7d6:	dd05      	ble.n	800e7e4 <__gethex+0x1f4>
 800e7d8:	1eb9      	subs	r1, r7, #2
 800e7da:	4620      	mov	r0, r4
 800e7dc:	f000 ff30 	bl	800f640 <__any_on>
 800e7e0:	2800      	cmp	r0, #0
 800e7e2:	d145      	bne.n	800e870 <__gethex+0x280>
 800e7e4:	f04f 0a02 	mov.w	sl, #2
 800e7e8:	4639      	mov	r1, r7
 800e7ea:	4620      	mov	r0, r4
 800e7ec:	f7ff fe99 	bl	800e522 <rshift>
 800e7f0:	443d      	add	r5, r7
 800e7f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e7f6:	42ab      	cmp	r3, r5
 800e7f8:	da4c      	bge.n	800e894 <__gethex+0x2a4>
 800e7fa:	ee18 0a10 	vmov	r0, s16
 800e7fe:	4621      	mov	r1, r4
 800e800:	f000 fac4 	bl	800ed8c <_Bfree>
 800e804:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e806:	2300      	movs	r3, #0
 800e808:	6013      	str	r3, [r2, #0]
 800e80a:	27a3      	movs	r7, #163	; 0xa3
 800e80c:	e785      	b.n	800e71a <__gethex+0x12a>
 800e80e:	1e73      	subs	r3, r6, #1
 800e810:	9a05      	ldr	r2, [sp, #20]
 800e812:	9303      	str	r3, [sp, #12]
 800e814:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e818:	4293      	cmp	r3, r2
 800e81a:	d019      	beq.n	800e850 <__gethex+0x260>
 800e81c:	f1bb 0f20 	cmp.w	fp, #32
 800e820:	d107      	bne.n	800e832 <__gethex+0x242>
 800e822:	9b02      	ldr	r3, [sp, #8]
 800e824:	9a00      	ldr	r2, [sp, #0]
 800e826:	f843 2b04 	str.w	r2, [r3], #4
 800e82a:	9302      	str	r3, [sp, #8]
 800e82c:	2300      	movs	r3, #0
 800e82e:	9300      	str	r3, [sp, #0]
 800e830:	469b      	mov	fp, r3
 800e832:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e836:	f7ff fec6 	bl	800e5c6 <__hexdig_fun>
 800e83a:	9b00      	ldr	r3, [sp, #0]
 800e83c:	f000 000f 	and.w	r0, r0, #15
 800e840:	fa00 f00b 	lsl.w	r0, r0, fp
 800e844:	4303      	orrs	r3, r0
 800e846:	9300      	str	r3, [sp, #0]
 800e848:	f10b 0b04 	add.w	fp, fp, #4
 800e84c:	9b03      	ldr	r3, [sp, #12]
 800e84e:	e00d      	b.n	800e86c <__gethex+0x27c>
 800e850:	9b03      	ldr	r3, [sp, #12]
 800e852:	9a06      	ldr	r2, [sp, #24]
 800e854:	4413      	add	r3, r2
 800e856:	42bb      	cmp	r3, r7
 800e858:	d3e0      	bcc.n	800e81c <__gethex+0x22c>
 800e85a:	4618      	mov	r0, r3
 800e85c:	9901      	ldr	r1, [sp, #4]
 800e85e:	9307      	str	r3, [sp, #28]
 800e860:	4652      	mov	r2, sl
 800e862:	f7fd fe7b 	bl	800c55c <strncmp>
 800e866:	9b07      	ldr	r3, [sp, #28]
 800e868:	2800      	cmp	r0, #0
 800e86a:	d1d7      	bne.n	800e81c <__gethex+0x22c>
 800e86c:	461e      	mov	r6, r3
 800e86e:	e78b      	b.n	800e788 <__gethex+0x198>
 800e870:	f04f 0a03 	mov.w	sl, #3
 800e874:	e7b8      	b.n	800e7e8 <__gethex+0x1f8>
 800e876:	da0a      	bge.n	800e88e <__gethex+0x29e>
 800e878:	1a37      	subs	r7, r6, r0
 800e87a:	4621      	mov	r1, r4
 800e87c:	ee18 0a10 	vmov	r0, s16
 800e880:	463a      	mov	r2, r7
 800e882:	f000 fc9f 	bl	800f1c4 <__lshift>
 800e886:	1bed      	subs	r5, r5, r7
 800e888:	4604      	mov	r4, r0
 800e88a:	f100 0914 	add.w	r9, r0, #20
 800e88e:	f04f 0a00 	mov.w	sl, #0
 800e892:	e7ae      	b.n	800e7f2 <__gethex+0x202>
 800e894:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e898:	42a8      	cmp	r0, r5
 800e89a:	dd72      	ble.n	800e982 <__gethex+0x392>
 800e89c:	1b45      	subs	r5, r0, r5
 800e89e:	42ae      	cmp	r6, r5
 800e8a0:	dc36      	bgt.n	800e910 <__gethex+0x320>
 800e8a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e8a6:	2b02      	cmp	r3, #2
 800e8a8:	d02a      	beq.n	800e900 <__gethex+0x310>
 800e8aa:	2b03      	cmp	r3, #3
 800e8ac:	d02c      	beq.n	800e908 <__gethex+0x318>
 800e8ae:	2b01      	cmp	r3, #1
 800e8b0:	d115      	bne.n	800e8de <__gethex+0x2ee>
 800e8b2:	42ae      	cmp	r6, r5
 800e8b4:	d113      	bne.n	800e8de <__gethex+0x2ee>
 800e8b6:	2e01      	cmp	r6, #1
 800e8b8:	d10b      	bne.n	800e8d2 <__gethex+0x2e2>
 800e8ba:	9a04      	ldr	r2, [sp, #16]
 800e8bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e8c0:	6013      	str	r3, [r2, #0]
 800e8c2:	2301      	movs	r3, #1
 800e8c4:	6123      	str	r3, [r4, #16]
 800e8c6:	f8c9 3000 	str.w	r3, [r9]
 800e8ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e8cc:	2762      	movs	r7, #98	; 0x62
 800e8ce:	601c      	str	r4, [r3, #0]
 800e8d0:	e723      	b.n	800e71a <__gethex+0x12a>
 800e8d2:	1e71      	subs	r1, r6, #1
 800e8d4:	4620      	mov	r0, r4
 800e8d6:	f000 feb3 	bl	800f640 <__any_on>
 800e8da:	2800      	cmp	r0, #0
 800e8dc:	d1ed      	bne.n	800e8ba <__gethex+0x2ca>
 800e8de:	ee18 0a10 	vmov	r0, s16
 800e8e2:	4621      	mov	r1, r4
 800e8e4:	f000 fa52 	bl	800ed8c <_Bfree>
 800e8e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	6013      	str	r3, [r2, #0]
 800e8ee:	2750      	movs	r7, #80	; 0x50
 800e8f0:	e713      	b.n	800e71a <__gethex+0x12a>
 800e8f2:	bf00      	nop
 800e8f4:	08010870 	.word	0x08010870
 800e8f8:	08010790 	.word	0x08010790
 800e8fc:	08010804 	.word	0x08010804
 800e900:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e902:	2b00      	cmp	r3, #0
 800e904:	d1eb      	bne.n	800e8de <__gethex+0x2ee>
 800e906:	e7d8      	b.n	800e8ba <__gethex+0x2ca>
 800e908:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d1d5      	bne.n	800e8ba <__gethex+0x2ca>
 800e90e:	e7e6      	b.n	800e8de <__gethex+0x2ee>
 800e910:	1e6f      	subs	r7, r5, #1
 800e912:	f1ba 0f00 	cmp.w	sl, #0
 800e916:	d131      	bne.n	800e97c <__gethex+0x38c>
 800e918:	b127      	cbz	r7, 800e924 <__gethex+0x334>
 800e91a:	4639      	mov	r1, r7
 800e91c:	4620      	mov	r0, r4
 800e91e:	f000 fe8f 	bl	800f640 <__any_on>
 800e922:	4682      	mov	sl, r0
 800e924:	117b      	asrs	r3, r7, #5
 800e926:	2101      	movs	r1, #1
 800e928:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e92c:	f007 071f 	and.w	r7, r7, #31
 800e930:	fa01 f707 	lsl.w	r7, r1, r7
 800e934:	421f      	tst	r7, r3
 800e936:	4629      	mov	r1, r5
 800e938:	4620      	mov	r0, r4
 800e93a:	bf18      	it	ne
 800e93c:	f04a 0a02 	orrne.w	sl, sl, #2
 800e940:	1b76      	subs	r6, r6, r5
 800e942:	f7ff fdee 	bl	800e522 <rshift>
 800e946:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e94a:	2702      	movs	r7, #2
 800e94c:	f1ba 0f00 	cmp.w	sl, #0
 800e950:	d048      	beq.n	800e9e4 <__gethex+0x3f4>
 800e952:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e956:	2b02      	cmp	r3, #2
 800e958:	d015      	beq.n	800e986 <__gethex+0x396>
 800e95a:	2b03      	cmp	r3, #3
 800e95c:	d017      	beq.n	800e98e <__gethex+0x39e>
 800e95e:	2b01      	cmp	r3, #1
 800e960:	d109      	bne.n	800e976 <__gethex+0x386>
 800e962:	f01a 0f02 	tst.w	sl, #2
 800e966:	d006      	beq.n	800e976 <__gethex+0x386>
 800e968:	f8d9 0000 	ldr.w	r0, [r9]
 800e96c:	ea4a 0a00 	orr.w	sl, sl, r0
 800e970:	f01a 0f01 	tst.w	sl, #1
 800e974:	d10e      	bne.n	800e994 <__gethex+0x3a4>
 800e976:	f047 0710 	orr.w	r7, r7, #16
 800e97a:	e033      	b.n	800e9e4 <__gethex+0x3f4>
 800e97c:	f04f 0a01 	mov.w	sl, #1
 800e980:	e7d0      	b.n	800e924 <__gethex+0x334>
 800e982:	2701      	movs	r7, #1
 800e984:	e7e2      	b.n	800e94c <__gethex+0x35c>
 800e986:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e988:	f1c3 0301 	rsb	r3, r3, #1
 800e98c:	9315      	str	r3, [sp, #84]	; 0x54
 800e98e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e990:	2b00      	cmp	r3, #0
 800e992:	d0f0      	beq.n	800e976 <__gethex+0x386>
 800e994:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e998:	f104 0314 	add.w	r3, r4, #20
 800e99c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e9a0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e9a4:	f04f 0c00 	mov.w	ip, #0
 800e9a8:	4618      	mov	r0, r3
 800e9aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9ae:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e9b2:	d01c      	beq.n	800e9ee <__gethex+0x3fe>
 800e9b4:	3201      	adds	r2, #1
 800e9b6:	6002      	str	r2, [r0, #0]
 800e9b8:	2f02      	cmp	r7, #2
 800e9ba:	f104 0314 	add.w	r3, r4, #20
 800e9be:	d13f      	bne.n	800ea40 <__gethex+0x450>
 800e9c0:	f8d8 2000 	ldr.w	r2, [r8]
 800e9c4:	3a01      	subs	r2, #1
 800e9c6:	42b2      	cmp	r2, r6
 800e9c8:	d10a      	bne.n	800e9e0 <__gethex+0x3f0>
 800e9ca:	1171      	asrs	r1, r6, #5
 800e9cc:	2201      	movs	r2, #1
 800e9ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e9d2:	f006 061f 	and.w	r6, r6, #31
 800e9d6:	fa02 f606 	lsl.w	r6, r2, r6
 800e9da:	421e      	tst	r6, r3
 800e9dc:	bf18      	it	ne
 800e9de:	4617      	movne	r7, r2
 800e9e0:	f047 0720 	orr.w	r7, r7, #32
 800e9e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e9e6:	601c      	str	r4, [r3, #0]
 800e9e8:	9b04      	ldr	r3, [sp, #16]
 800e9ea:	601d      	str	r5, [r3, #0]
 800e9ec:	e695      	b.n	800e71a <__gethex+0x12a>
 800e9ee:	4299      	cmp	r1, r3
 800e9f0:	f843 cc04 	str.w	ip, [r3, #-4]
 800e9f4:	d8d8      	bhi.n	800e9a8 <__gethex+0x3b8>
 800e9f6:	68a3      	ldr	r3, [r4, #8]
 800e9f8:	459b      	cmp	fp, r3
 800e9fa:	db19      	blt.n	800ea30 <__gethex+0x440>
 800e9fc:	6861      	ldr	r1, [r4, #4]
 800e9fe:	ee18 0a10 	vmov	r0, s16
 800ea02:	3101      	adds	r1, #1
 800ea04:	f000 f982 	bl	800ed0c <_Balloc>
 800ea08:	4681      	mov	r9, r0
 800ea0a:	b918      	cbnz	r0, 800ea14 <__gethex+0x424>
 800ea0c:	4b1a      	ldr	r3, [pc, #104]	; (800ea78 <__gethex+0x488>)
 800ea0e:	4602      	mov	r2, r0
 800ea10:	2184      	movs	r1, #132	; 0x84
 800ea12:	e6a8      	b.n	800e766 <__gethex+0x176>
 800ea14:	6922      	ldr	r2, [r4, #16]
 800ea16:	3202      	adds	r2, #2
 800ea18:	f104 010c 	add.w	r1, r4, #12
 800ea1c:	0092      	lsls	r2, r2, #2
 800ea1e:	300c      	adds	r0, #12
 800ea20:	f7fc fd4e 	bl	800b4c0 <memcpy>
 800ea24:	4621      	mov	r1, r4
 800ea26:	ee18 0a10 	vmov	r0, s16
 800ea2a:	f000 f9af 	bl	800ed8c <_Bfree>
 800ea2e:	464c      	mov	r4, r9
 800ea30:	6923      	ldr	r3, [r4, #16]
 800ea32:	1c5a      	adds	r2, r3, #1
 800ea34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ea38:	6122      	str	r2, [r4, #16]
 800ea3a:	2201      	movs	r2, #1
 800ea3c:	615a      	str	r2, [r3, #20]
 800ea3e:	e7bb      	b.n	800e9b8 <__gethex+0x3c8>
 800ea40:	6922      	ldr	r2, [r4, #16]
 800ea42:	455a      	cmp	r2, fp
 800ea44:	dd0b      	ble.n	800ea5e <__gethex+0x46e>
 800ea46:	2101      	movs	r1, #1
 800ea48:	4620      	mov	r0, r4
 800ea4a:	f7ff fd6a 	bl	800e522 <rshift>
 800ea4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ea52:	3501      	adds	r5, #1
 800ea54:	42ab      	cmp	r3, r5
 800ea56:	f6ff aed0 	blt.w	800e7fa <__gethex+0x20a>
 800ea5a:	2701      	movs	r7, #1
 800ea5c:	e7c0      	b.n	800e9e0 <__gethex+0x3f0>
 800ea5e:	f016 061f 	ands.w	r6, r6, #31
 800ea62:	d0fa      	beq.n	800ea5a <__gethex+0x46a>
 800ea64:	449a      	add	sl, r3
 800ea66:	f1c6 0620 	rsb	r6, r6, #32
 800ea6a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800ea6e:	f000 fa43 	bl	800eef8 <__hi0bits>
 800ea72:	42b0      	cmp	r0, r6
 800ea74:	dbe7      	blt.n	800ea46 <__gethex+0x456>
 800ea76:	e7f0      	b.n	800ea5a <__gethex+0x46a>
 800ea78:	08010790 	.word	0x08010790

0800ea7c <L_shift>:
 800ea7c:	f1c2 0208 	rsb	r2, r2, #8
 800ea80:	0092      	lsls	r2, r2, #2
 800ea82:	b570      	push	{r4, r5, r6, lr}
 800ea84:	f1c2 0620 	rsb	r6, r2, #32
 800ea88:	6843      	ldr	r3, [r0, #4]
 800ea8a:	6804      	ldr	r4, [r0, #0]
 800ea8c:	fa03 f506 	lsl.w	r5, r3, r6
 800ea90:	432c      	orrs	r4, r5
 800ea92:	40d3      	lsrs	r3, r2
 800ea94:	6004      	str	r4, [r0, #0]
 800ea96:	f840 3f04 	str.w	r3, [r0, #4]!
 800ea9a:	4288      	cmp	r0, r1
 800ea9c:	d3f4      	bcc.n	800ea88 <L_shift+0xc>
 800ea9e:	bd70      	pop	{r4, r5, r6, pc}

0800eaa0 <__match>:
 800eaa0:	b530      	push	{r4, r5, lr}
 800eaa2:	6803      	ldr	r3, [r0, #0]
 800eaa4:	3301      	adds	r3, #1
 800eaa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eaaa:	b914      	cbnz	r4, 800eab2 <__match+0x12>
 800eaac:	6003      	str	r3, [r0, #0]
 800eaae:	2001      	movs	r0, #1
 800eab0:	bd30      	pop	{r4, r5, pc}
 800eab2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eab6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800eaba:	2d19      	cmp	r5, #25
 800eabc:	bf98      	it	ls
 800eabe:	3220      	addls	r2, #32
 800eac0:	42a2      	cmp	r2, r4
 800eac2:	d0f0      	beq.n	800eaa6 <__match+0x6>
 800eac4:	2000      	movs	r0, #0
 800eac6:	e7f3      	b.n	800eab0 <__match+0x10>

0800eac8 <__hexnan>:
 800eac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eacc:	680b      	ldr	r3, [r1, #0]
 800eace:	6801      	ldr	r1, [r0, #0]
 800ead0:	115e      	asrs	r6, r3, #5
 800ead2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ead6:	f013 031f 	ands.w	r3, r3, #31
 800eada:	b087      	sub	sp, #28
 800eadc:	bf18      	it	ne
 800eade:	3604      	addne	r6, #4
 800eae0:	2500      	movs	r5, #0
 800eae2:	1f37      	subs	r7, r6, #4
 800eae4:	4682      	mov	sl, r0
 800eae6:	4690      	mov	r8, r2
 800eae8:	9301      	str	r3, [sp, #4]
 800eaea:	f846 5c04 	str.w	r5, [r6, #-4]
 800eaee:	46b9      	mov	r9, r7
 800eaf0:	463c      	mov	r4, r7
 800eaf2:	9502      	str	r5, [sp, #8]
 800eaf4:	46ab      	mov	fp, r5
 800eaf6:	784a      	ldrb	r2, [r1, #1]
 800eaf8:	1c4b      	adds	r3, r1, #1
 800eafa:	9303      	str	r3, [sp, #12]
 800eafc:	b342      	cbz	r2, 800eb50 <__hexnan+0x88>
 800eafe:	4610      	mov	r0, r2
 800eb00:	9105      	str	r1, [sp, #20]
 800eb02:	9204      	str	r2, [sp, #16]
 800eb04:	f7ff fd5f 	bl	800e5c6 <__hexdig_fun>
 800eb08:	2800      	cmp	r0, #0
 800eb0a:	d14f      	bne.n	800ebac <__hexnan+0xe4>
 800eb0c:	9a04      	ldr	r2, [sp, #16]
 800eb0e:	9905      	ldr	r1, [sp, #20]
 800eb10:	2a20      	cmp	r2, #32
 800eb12:	d818      	bhi.n	800eb46 <__hexnan+0x7e>
 800eb14:	9b02      	ldr	r3, [sp, #8]
 800eb16:	459b      	cmp	fp, r3
 800eb18:	dd13      	ble.n	800eb42 <__hexnan+0x7a>
 800eb1a:	454c      	cmp	r4, r9
 800eb1c:	d206      	bcs.n	800eb2c <__hexnan+0x64>
 800eb1e:	2d07      	cmp	r5, #7
 800eb20:	dc04      	bgt.n	800eb2c <__hexnan+0x64>
 800eb22:	462a      	mov	r2, r5
 800eb24:	4649      	mov	r1, r9
 800eb26:	4620      	mov	r0, r4
 800eb28:	f7ff ffa8 	bl	800ea7c <L_shift>
 800eb2c:	4544      	cmp	r4, r8
 800eb2e:	d950      	bls.n	800ebd2 <__hexnan+0x10a>
 800eb30:	2300      	movs	r3, #0
 800eb32:	f1a4 0904 	sub.w	r9, r4, #4
 800eb36:	f844 3c04 	str.w	r3, [r4, #-4]
 800eb3a:	f8cd b008 	str.w	fp, [sp, #8]
 800eb3e:	464c      	mov	r4, r9
 800eb40:	461d      	mov	r5, r3
 800eb42:	9903      	ldr	r1, [sp, #12]
 800eb44:	e7d7      	b.n	800eaf6 <__hexnan+0x2e>
 800eb46:	2a29      	cmp	r2, #41	; 0x29
 800eb48:	d156      	bne.n	800ebf8 <__hexnan+0x130>
 800eb4a:	3102      	adds	r1, #2
 800eb4c:	f8ca 1000 	str.w	r1, [sl]
 800eb50:	f1bb 0f00 	cmp.w	fp, #0
 800eb54:	d050      	beq.n	800ebf8 <__hexnan+0x130>
 800eb56:	454c      	cmp	r4, r9
 800eb58:	d206      	bcs.n	800eb68 <__hexnan+0xa0>
 800eb5a:	2d07      	cmp	r5, #7
 800eb5c:	dc04      	bgt.n	800eb68 <__hexnan+0xa0>
 800eb5e:	462a      	mov	r2, r5
 800eb60:	4649      	mov	r1, r9
 800eb62:	4620      	mov	r0, r4
 800eb64:	f7ff ff8a 	bl	800ea7c <L_shift>
 800eb68:	4544      	cmp	r4, r8
 800eb6a:	d934      	bls.n	800ebd6 <__hexnan+0x10e>
 800eb6c:	f1a8 0204 	sub.w	r2, r8, #4
 800eb70:	4623      	mov	r3, r4
 800eb72:	f853 1b04 	ldr.w	r1, [r3], #4
 800eb76:	f842 1f04 	str.w	r1, [r2, #4]!
 800eb7a:	429f      	cmp	r7, r3
 800eb7c:	d2f9      	bcs.n	800eb72 <__hexnan+0xaa>
 800eb7e:	1b3b      	subs	r3, r7, r4
 800eb80:	f023 0303 	bic.w	r3, r3, #3
 800eb84:	3304      	adds	r3, #4
 800eb86:	3401      	adds	r4, #1
 800eb88:	3e03      	subs	r6, #3
 800eb8a:	42b4      	cmp	r4, r6
 800eb8c:	bf88      	it	hi
 800eb8e:	2304      	movhi	r3, #4
 800eb90:	4443      	add	r3, r8
 800eb92:	2200      	movs	r2, #0
 800eb94:	f843 2b04 	str.w	r2, [r3], #4
 800eb98:	429f      	cmp	r7, r3
 800eb9a:	d2fb      	bcs.n	800eb94 <__hexnan+0xcc>
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	b91b      	cbnz	r3, 800eba8 <__hexnan+0xe0>
 800eba0:	4547      	cmp	r7, r8
 800eba2:	d127      	bne.n	800ebf4 <__hexnan+0x12c>
 800eba4:	2301      	movs	r3, #1
 800eba6:	603b      	str	r3, [r7, #0]
 800eba8:	2005      	movs	r0, #5
 800ebaa:	e026      	b.n	800ebfa <__hexnan+0x132>
 800ebac:	3501      	adds	r5, #1
 800ebae:	2d08      	cmp	r5, #8
 800ebb0:	f10b 0b01 	add.w	fp, fp, #1
 800ebb4:	dd06      	ble.n	800ebc4 <__hexnan+0xfc>
 800ebb6:	4544      	cmp	r4, r8
 800ebb8:	d9c3      	bls.n	800eb42 <__hexnan+0x7a>
 800ebba:	2300      	movs	r3, #0
 800ebbc:	f844 3c04 	str.w	r3, [r4, #-4]
 800ebc0:	2501      	movs	r5, #1
 800ebc2:	3c04      	subs	r4, #4
 800ebc4:	6822      	ldr	r2, [r4, #0]
 800ebc6:	f000 000f 	and.w	r0, r0, #15
 800ebca:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ebce:	6022      	str	r2, [r4, #0]
 800ebd0:	e7b7      	b.n	800eb42 <__hexnan+0x7a>
 800ebd2:	2508      	movs	r5, #8
 800ebd4:	e7b5      	b.n	800eb42 <__hexnan+0x7a>
 800ebd6:	9b01      	ldr	r3, [sp, #4]
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d0df      	beq.n	800eb9c <__hexnan+0xd4>
 800ebdc:	f04f 32ff 	mov.w	r2, #4294967295
 800ebe0:	f1c3 0320 	rsb	r3, r3, #32
 800ebe4:	fa22 f303 	lsr.w	r3, r2, r3
 800ebe8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ebec:	401a      	ands	r2, r3
 800ebee:	f846 2c04 	str.w	r2, [r6, #-4]
 800ebf2:	e7d3      	b.n	800eb9c <__hexnan+0xd4>
 800ebf4:	3f04      	subs	r7, #4
 800ebf6:	e7d1      	b.n	800eb9c <__hexnan+0xd4>
 800ebf8:	2004      	movs	r0, #4
 800ebfa:	b007      	add	sp, #28
 800ebfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ec00 <_localeconv_r>:
 800ec00:	4800      	ldr	r0, [pc, #0]	; (800ec04 <_localeconv_r+0x4>)
 800ec02:	4770      	bx	lr
 800ec04:	20000684 	.word	0x20000684

0800ec08 <__retarget_lock_init_recursive>:
 800ec08:	4770      	bx	lr

0800ec0a <__retarget_lock_acquire_recursive>:
 800ec0a:	4770      	bx	lr

0800ec0c <__retarget_lock_release_recursive>:
 800ec0c:	4770      	bx	lr

0800ec0e <__swhatbuf_r>:
 800ec0e:	b570      	push	{r4, r5, r6, lr}
 800ec10:	460e      	mov	r6, r1
 800ec12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec16:	2900      	cmp	r1, #0
 800ec18:	b096      	sub	sp, #88	; 0x58
 800ec1a:	4614      	mov	r4, r2
 800ec1c:	461d      	mov	r5, r3
 800ec1e:	da07      	bge.n	800ec30 <__swhatbuf_r+0x22>
 800ec20:	2300      	movs	r3, #0
 800ec22:	602b      	str	r3, [r5, #0]
 800ec24:	89b3      	ldrh	r3, [r6, #12]
 800ec26:	061a      	lsls	r2, r3, #24
 800ec28:	d410      	bmi.n	800ec4c <__swhatbuf_r+0x3e>
 800ec2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ec2e:	e00e      	b.n	800ec4e <__swhatbuf_r+0x40>
 800ec30:	466a      	mov	r2, sp
 800ec32:	f001 f927 	bl	800fe84 <_fstat_r>
 800ec36:	2800      	cmp	r0, #0
 800ec38:	dbf2      	blt.n	800ec20 <__swhatbuf_r+0x12>
 800ec3a:	9a01      	ldr	r2, [sp, #4]
 800ec3c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ec40:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ec44:	425a      	negs	r2, r3
 800ec46:	415a      	adcs	r2, r3
 800ec48:	602a      	str	r2, [r5, #0]
 800ec4a:	e7ee      	b.n	800ec2a <__swhatbuf_r+0x1c>
 800ec4c:	2340      	movs	r3, #64	; 0x40
 800ec4e:	2000      	movs	r0, #0
 800ec50:	6023      	str	r3, [r4, #0]
 800ec52:	b016      	add	sp, #88	; 0x58
 800ec54:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ec58 <__smakebuf_r>:
 800ec58:	898b      	ldrh	r3, [r1, #12]
 800ec5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ec5c:	079d      	lsls	r5, r3, #30
 800ec5e:	4606      	mov	r6, r0
 800ec60:	460c      	mov	r4, r1
 800ec62:	d507      	bpl.n	800ec74 <__smakebuf_r+0x1c>
 800ec64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ec68:	6023      	str	r3, [r4, #0]
 800ec6a:	6123      	str	r3, [r4, #16]
 800ec6c:	2301      	movs	r3, #1
 800ec6e:	6163      	str	r3, [r4, #20]
 800ec70:	b002      	add	sp, #8
 800ec72:	bd70      	pop	{r4, r5, r6, pc}
 800ec74:	ab01      	add	r3, sp, #4
 800ec76:	466a      	mov	r2, sp
 800ec78:	f7ff ffc9 	bl	800ec0e <__swhatbuf_r>
 800ec7c:	9900      	ldr	r1, [sp, #0]
 800ec7e:	4605      	mov	r5, r0
 800ec80:	4630      	mov	r0, r6
 800ec82:	f000 fd5d 	bl	800f740 <_malloc_r>
 800ec86:	b948      	cbnz	r0, 800ec9c <__smakebuf_r+0x44>
 800ec88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec8c:	059a      	lsls	r2, r3, #22
 800ec8e:	d4ef      	bmi.n	800ec70 <__smakebuf_r+0x18>
 800ec90:	f023 0303 	bic.w	r3, r3, #3
 800ec94:	f043 0302 	orr.w	r3, r3, #2
 800ec98:	81a3      	strh	r3, [r4, #12]
 800ec9a:	e7e3      	b.n	800ec64 <__smakebuf_r+0xc>
 800ec9c:	4b0d      	ldr	r3, [pc, #52]	; (800ecd4 <__smakebuf_r+0x7c>)
 800ec9e:	62b3      	str	r3, [r6, #40]	; 0x28
 800eca0:	89a3      	ldrh	r3, [r4, #12]
 800eca2:	6020      	str	r0, [r4, #0]
 800eca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eca8:	81a3      	strh	r3, [r4, #12]
 800ecaa:	9b00      	ldr	r3, [sp, #0]
 800ecac:	6163      	str	r3, [r4, #20]
 800ecae:	9b01      	ldr	r3, [sp, #4]
 800ecb0:	6120      	str	r0, [r4, #16]
 800ecb2:	b15b      	cbz	r3, 800eccc <__smakebuf_r+0x74>
 800ecb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ecb8:	4630      	mov	r0, r6
 800ecba:	f001 f8f5 	bl	800fea8 <_isatty_r>
 800ecbe:	b128      	cbz	r0, 800eccc <__smakebuf_r+0x74>
 800ecc0:	89a3      	ldrh	r3, [r4, #12]
 800ecc2:	f023 0303 	bic.w	r3, r3, #3
 800ecc6:	f043 0301 	orr.w	r3, r3, #1
 800ecca:	81a3      	strh	r3, [r4, #12]
 800eccc:	89a0      	ldrh	r0, [r4, #12]
 800ecce:	4305      	orrs	r5, r0
 800ecd0:	81a5      	strh	r5, [r4, #12]
 800ecd2:	e7cd      	b.n	800ec70 <__smakebuf_r+0x18>
 800ecd4:	0800e35d 	.word	0x0800e35d

0800ecd8 <malloc>:
 800ecd8:	4b02      	ldr	r3, [pc, #8]	; (800ece4 <malloc+0xc>)
 800ecda:	4601      	mov	r1, r0
 800ecdc:	6818      	ldr	r0, [r3, #0]
 800ecde:	f000 bd2f 	b.w	800f740 <_malloc_r>
 800ece2:	bf00      	nop
 800ece4:	2000052c 	.word	0x2000052c

0800ece8 <__ascii_mbtowc>:
 800ece8:	b082      	sub	sp, #8
 800ecea:	b901      	cbnz	r1, 800ecee <__ascii_mbtowc+0x6>
 800ecec:	a901      	add	r1, sp, #4
 800ecee:	b142      	cbz	r2, 800ed02 <__ascii_mbtowc+0x1a>
 800ecf0:	b14b      	cbz	r3, 800ed06 <__ascii_mbtowc+0x1e>
 800ecf2:	7813      	ldrb	r3, [r2, #0]
 800ecf4:	600b      	str	r3, [r1, #0]
 800ecf6:	7812      	ldrb	r2, [r2, #0]
 800ecf8:	1e10      	subs	r0, r2, #0
 800ecfa:	bf18      	it	ne
 800ecfc:	2001      	movne	r0, #1
 800ecfe:	b002      	add	sp, #8
 800ed00:	4770      	bx	lr
 800ed02:	4610      	mov	r0, r2
 800ed04:	e7fb      	b.n	800ecfe <__ascii_mbtowc+0x16>
 800ed06:	f06f 0001 	mvn.w	r0, #1
 800ed0a:	e7f8      	b.n	800ecfe <__ascii_mbtowc+0x16>

0800ed0c <_Balloc>:
 800ed0c:	b570      	push	{r4, r5, r6, lr}
 800ed0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ed10:	4604      	mov	r4, r0
 800ed12:	460d      	mov	r5, r1
 800ed14:	b976      	cbnz	r6, 800ed34 <_Balloc+0x28>
 800ed16:	2010      	movs	r0, #16
 800ed18:	f7ff ffde 	bl	800ecd8 <malloc>
 800ed1c:	4602      	mov	r2, r0
 800ed1e:	6260      	str	r0, [r4, #36]	; 0x24
 800ed20:	b920      	cbnz	r0, 800ed2c <_Balloc+0x20>
 800ed22:	4b18      	ldr	r3, [pc, #96]	; (800ed84 <_Balloc+0x78>)
 800ed24:	4818      	ldr	r0, [pc, #96]	; (800ed88 <_Balloc+0x7c>)
 800ed26:	2166      	movs	r1, #102	; 0x66
 800ed28:	f7fe fb9c 	bl	800d464 <__assert_func>
 800ed2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ed30:	6006      	str	r6, [r0, #0]
 800ed32:	60c6      	str	r6, [r0, #12]
 800ed34:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ed36:	68f3      	ldr	r3, [r6, #12]
 800ed38:	b183      	cbz	r3, 800ed5c <_Balloc+0x50>
 800ed3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed3c:	68db      	ldr	r3, [r3, #12]
 800ed3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ed42:	b9b8      	cbnz	r0, 800ed74 <_Balloc+0x68>
 800ed44:	2101      	movs	r1, #1
 800ed46:	fa01 f605 	lsl.w	r6, r1, r5
 800ed4a:	1d72      	adds	r2, r6, #5
 800ed4c:	0092      	lsls	r2, r2, #2
 800ed4e:	4620      	mov	r0, r4
 800ed50:	f000 fc97 	bl	800f682 <_calloc_r>
 800ed54:	b160      	cbz	r0, 800ed70 <_Balloc+0x64>
 800ed56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ed5a:	e00e      	b.n	800ed7a <_Balloc+0x6e>
 800ed5c:	2221      	movs	r2, #33	; 0x21
 800ed5e:	2104      	movs	r1, #4
 800ed60:	4620      	mov	r0, r4
 800ed62:	f000 fc8e 	bl	800f682 <_calloc_r>
 800ed66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ed68:	60f0      	str	r0, [r6, #12]
 800ed6a:	68db      	ldr	r3, [r3, #12]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d1e4      	bne.n	800ed3a <_Balloc+0x2e>
 800ed70:	2000      	movs	r0, #0
 800ed72:	bd70      	pop	{r4, r5, r6, pc}
 800ed74:	6802      	ldr	r2, [r0, #0]
 800ed76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ed80:	e7f7      	b.n	800ed72 <_Balloc+0x66>
 800ed82:	bf00      	nop
 800ed84:	0801071a 	.word	0x0801071a
 800ed88:	08010884 	.word	0x08010884

0800ed8c <_Bfree>:
 800ed8c:	b570      	push	{r4, r5, r6, lr}
 800ed8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ed90:	4605      	mov	r5, r0
 800ed92:	460c      	mov	r4, r1
 800ed94:	b976      	cbnz	r6, 800edb4 <_Bfree+0x28>
 800ed96:	2010      	movs	r0, #16
 800ed98:	f7ff ff9e 	bl	800ecd8 <malloc>
 800ed9c:	4602      	mov	r2, r0
 800ed9e:	6268      	str	r0, [r5, #36]	; 0x24
 800eda0:	b920      	cbnz	r0, 800edac <_Bfree+0x20>
 800eda2:	4b09      	ldr	r3, [pc, #36]	; (800edc8 <_Bfree+0x3c>)
 800eda4:	4809      	ldr	r0, [pc, #36]	; (800edcc <_Bfree+0x40>)
 800eda6:	218a      	movs	r1, #138	; 0x8a
 800eda8:	f7fe fb5c 	bl	800d464 <__assert_func>
 800edac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800edb0:	6006      	str	r6, [r0, #0]
 800edb2:	60c6      	str	r6, [r0, #12]
 800edb4:	b13c      	cbz	r4, 800edc6 <_Bfree+0x3a>
 800edb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800edb8:	6862      	ldr	r2, [r4, #4]
 800edba:	68db      	ldr	r3, [r3, #12]
 800edbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800edc0:	6021      	str	r1, [r4, #0]
 800edc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800edc6:	bd70      	pop	{r4, r5, r6, pc}
 800edc8:	0801071a 	.word	0x0801071a
 800edcc:	08010884 	.word	0x08010884

0800edd0 <__multadd>:
 800edd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edd4:	690e      	ldr	r6, [r1, #16]
 800edd6:	4607      	mov	r7, r0
 800edd8:	4698      	mov	r8, r3
 800edda:	460c      	mov	r4, r1
 800eddc:	f101 0014 	add.w	r0, r1, #20
 800ede0:	2300      	movs	r3, #0
 800ede2:	6805      	ldr	r5, [r0, #0]
 800ede4:	b2a9      	uxth	r1, r5
 800ede6:	fb02 8101 	mla	r1, r2, r1, r8
 800edea:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800edee:	0c2d      	lsrs	r5, r5, #16
 800edf0:	fb02 c505 	mla	r5, r2, r5, ip
 800edf4:	b289      	uxth	r1, r1
 800edf6:	3301      	adds	r3, #1
 800edf8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800edfc:	429e      	cmp	r6, r3
 800edfe:	f840 1b04 	str.w	r1, [r0], #4
 800ee02:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800ee06:	dcec      	bgt.n	800ede2 <__multadd+0x12>
 800ee08:	f1b8 0f00 	cmp.w	r8, #0
 800ee0c:	d022      	beq.n	800ee54 <__multadd+0x84>
 800ee0e:	68a3      	ldr	r3, [r4, #8]
 800ee10:	42b3      	cmp	r3, r6
 800ee12:	dc19      	bgt.n	800ee48 <__multadd+0x78>
 800ee14:	6861      	ldr	r1, [r4, #4]
 800ee16:	4638      	mov	r0, r7
 800ee18:	3101      	adds	r1, #1
 800ee1a:	f7ff ff77 	bl	800ed0c <_Balloc>
 800ee1e:	4605      	mov	r5, r0
 800ee20:	b928      	cbnz	r0, 800ee2e <__multadd+0x5e>
 800ee22:	4602      	mov	r2, r0
 800ee24:	4b0d      	ldr	r3, [pc, #52]	; (800ee5c <__multadd+0x8c>)
 800ee26:	480e      	ldr	r0, [pc, #56]	; (800ee60 <__multadd+0x90>)
 800ee28:	21b5      	movs	r1, #181	; 0xb5
 800ee2a:	f7fe fb1b 	bl	800d464 <__assert_func>
 800ee2e:	6922      	ldr	r2, [r4, #16]
 800ee30:	3202      	adds	r2, #2
 800ee32:	f104 010c 	add.w	r1, r4, #12
 800ee36:	0092      	lsls	r2, r2, #2
 800ee38:	300c      	adds	r0, #12
 800ee3a:	f7fc fb41 	bl	800b4c0 <memcpy>
 800ee3e:	4621      	mov	r1, r4
 800ee40:	4638      	mov	r0, r7
 800ee42:	f7ff ffa3 	bl	800ed8c <_Bfree>
 800ee46:	462c      	mov	r4, r5
 800ee48:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800ee4c:	3601      	adds	r6, #1
 800ee4e:	f8c3 8014 	str.w	r8, [r3, #20]
 800ee52:	6126      	str	r6, [r4, #16]
 800ee54:	4620      	mov	r0, r4
 800ee56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee5a:	bf00      	nop
 800ee5c:	08010790 	.word	0x08010790
 800ee60:	08010884 	.word	0x08010884

0800ee64 <__s2b>:
 800ee64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee68:	460c      	mov	r4, r1
 800ee6a:	4615      	mov	r5, r2
 800ee6c:	461f      	mov	r7, r3
 800ee6e:	2209      	movs	r2, #9
 800ee70:	3308      	adds	r3, #8
 800ee72:	4606      	mov	r6, r0
 800ee74:	fb93 f3f2 	sdiv	r3, r3, r2
 800ee78:	2100      	movs	r1, #0
 800ee7a:	2201      	movs	r2, #1
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	db09      	blt.n	800ee94 <__s2b+0x30>
 800ee80:	4630      	mov	r0, r6
 800ee82:	f7ff ff43 	bl	800ed0c <_Balloc>
 800ee86:	b940      	cbnz	r0, 800ee9a <__s2b+0x36>
 800ee88:	4602      	mov	r2, r0
 800ee8a:	4b19      	ldr	r3, [pc, #100]	; (800eef0 <__s2b+0x8c>)
 800ee8c:	4819      	ldr	r0, [pc, #100]	; (800eef4 <__s2b+0x90>)
 800ee8e:	21ce      	movs	r1, #206	; 0xce
 800ee90:	f7fe fae8 	bl	800d464 <__assert_func>
 800ee94:	0052      	lsls	r2, r2, #1
 800ee96:	3101      	adds	r1, #1
 800ee98:	e7f0      	b.n	800ee7c <__s2b+0x18>
 800ee9a:	9b08      	ldr	r3, [sp, #32]
 800ee9c:	6143      	str	r3, [r0, #20]
 800ee9e:	2d09      	cmp	r5, #9
 800eea0:	f04f 0301 	mov.w	r3, #1
 800eea4:	6103      	str	r3, [r0, #16]
 800eea6:	dd16      	ble.n	800eed6 <__s2b+0x72>
 800eea8:	f104 0909 	add.w	r9, r4, #9
 800eeac:	46c8      	mov	r8, r9
 800eeae:	442c      	add	r4, r5
 800eeb0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800eeb4:	4601      	mov	r1, r0
 800eeb6:	3b30      	subs	r3, #48	; 0x30
 800eeb8:	220a      	movs	r2, #10
 800eeba:	4630      	mov	r0, r6
 800eebc:	f7ff ff88 	bl	800edd0 <__multadd>
 800eec0:	45a0      	cmp	r8, r4
 800eec2:	d1f5      	bne.n	800eeb0 <__s2b+0x4c>
 800eec4:	f1a5 0408 	sub.w	r4, r5, #8
 800eec8:	444c      	add	r4, r9
 800eeca:	1b2d      	subs	r5, r5, r4
 800eecc:	1963      	adds	r3, r4, r5
 800eece:	42bb      	cmp	r3, r7
 800eed0:	db04      	blt.n	800eedc <__s2b+0x78>
 800eed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eed6:	340a      	adds	r4, #10
 800eed8:	2509      	movs	r5, #9
 800eeda:	e7f6      	b.n	800eeca <__s2b+0x66>
 800eedc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800eee0:	4601      	mov	r1, r0
 800eee2:	3b30      	subs	r3, #48	; 0x30
 800eee4:	220a      	movs	r2, #10
 800eee6:	4630      	mov	r0, r6
 800eee8:	f7ff ff72 	bl	800edd0 <__multadd>
 800eeec:	e7ee      	b.n	800eecc <__s2b+0x68>
 800eeee:	bf00      	nop
 800eef0:	08010790 	.word	0x08010790
 800eef4:	08010884 	.word	0x08010884

0800eef8 <__hi0bits>:
 800eef8:	0c03      	lsrs	r3, r0, #16
 800eefa:	041b      	lsls	r3, r3, #16
 800eefc:	b9d3      	cbnz	r3, 800ef34 <__hi0bits+0x3c>
 800eefe:	0400      	lsls	r0, r0, #16
 800ef00:	2310      	movs	r3, #16
 800ef02:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ef06:	bf04      	itt	eq
 800ef08:	0200      	lsleq	r0, r0, #8
 800ef0a:	3308      	addeq	r3, #8
 800ef0c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ef10:	bf04      	itt	eq
 800ef12:	0100      	lsleq	r0, r0, #4
 800ef14:	3304      	addeq	r3, #4
 800ef16:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ef1a:	bf04      	itt	eq
 800ef1c:	0080      	lsleq	r0, r0, #2
 800ef1e:	3302      	addeq	r3, #2
 800ef20:	2800      	cmp	r0, #0
 800ef22:	db05      	blt.n	800ef30 <__hi0bits+0x38>
 800ef24:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ef28:	f103 0301 	add.w	r3, r3, #1
 800ef2c:	bf08      	it	eq
 800ef2e:	2320      	moveq	r3, #32
 800ef30:	4618      	mov	r0, r3
 800ef32:	4770      	bx	lr
 800ef34:	2300      	movs	r3, #0
 800ef36:	e7e4      	b.n	800ef02 <__hi0bits+0xa>

0800ef38 <__lo0bits>:
 800ef38:	6803      	ldr	r3, [r0, #0]
 800ef3a:	f013 0207 	ands.w	r2, r3, #7
 800ef3e:	4601      	mov	r1, r0
 800ef40:	d00b      	beq.n	800ef5a <__lo0bits+0x22>
 800ef42:	07da      	lsls	r2, r3, #31
 800ef44:	d424      	bmi.n	800ef90 <__lo0bits+0x58>
 800ef46:	0798      	lsls	r0, r3, #30
 800ef48:	bf49      	itett	mi
 800ef4a:	085b      	lsrmi	r3, r3, #1
 800ef4c:	089b      	lsrpl	r3, r3, #2
 800ef4e:	2001      	movmi	r0, #1
 800ef50:	600b      	strmi	r3, [r1, #0]
 800ef52:	bf5c      	itt	pl
 800ef54:	600b      	strpl	r3, [r1, #0]
 800ef56:	2002      	movpl	r0, #2
 800ef58:	4770      	bx	lr
 800ef5a:	b298      	uxth	r0, r3
 800ef5c:	b9b0      	cbnz	r0, 800ef8c <__lo0bits+0x54>
 800ef5e:	0c1b      	lsrs	r3, r3, #16
 800ef60:	2010      	movs	r0, #16
 800ef62:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ef66:	bf04      	itt	eq
 800ef68:	0a1b      	lsreq	r3, r3, #8
 800ef6a:	3008      	addeq	r0, #8
 800ef6c:	071a      	lsls	r2, r3, #28
 800ef6e:	bf04      	itt	eq
 800ef70:	091b      	lsreq	r3, r3, #4
 800ef72:	3004      	addeq	r0, #4
 800ef74:	079a      	lsls	r2, r3, #30
 800ef76:	bf04      	itt	eq
 800ef78:	089b      	lsreq	r3, r3, #2
 800ef7a:	3002      	addeq	r0, #2
 800ef7c:	07da      	lsls	r2, r3, #31
 800ef7e:	d403      	bmi.n	800ef88 <__lo0bits+0x50>
 800ef80:	085b      	lsrs	r3, r3, #1
 800ef82:	f100 0001 	add.w	r0, r0, #1
 800ef86:	d005      	beq.n	800ef94 <__lo0bits+0x5c>
 800ef88:	600b      	str	r3, [r1, #0]
 800ef8a:	4770      	bx	lr
 800ef8c:	4610      	mov	r0, r2
 800ef8e:	e7e8      	b.n	800ef62 <__lo0bits+0x2a>
 800ef90:	2000      	movs	r0, #0
 800ef92:	4770      	bx	lr
 800ef94:	2020      	movs	r0, #32
 800ef96:	4770      	bx	lr

0800ef98 <__i2b>:
 800ef98:	b510      	push	{r4, lr}
 800ef9a:	460c      	mov	r4, r1
 800ef9c:	2101      	movs	r1, #1
 800ef9e:	f7ff feb5 	bl	800ed0c <_Balloc>
 800efa2:	4602      	mov	r2, r0
 800efa4:	b928      	cbnz	r0, 800efb2 <__i2b+0x1a>
 800efa6:	4b05      	ldr	r3, [pc, #20]	; (800efbc <__i2b+0x24>)
 800efa8:	4805      	ldr	r0, [pc, #20]	; (800efc0 <__i2b+0x28>)
 800efaa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800efae:	f7fe fa59 	bl	800d464 <__assert_func>
 800efb2:	2301      	movs	r3, #1
 800efb4:	6144      	str	r4, [r0, #20]
 800efb6:	6103      	str	r3, [r0, #16]
 800efb8:	bd10      	pop	{r4, pc}
 800efba:	bf00      	nop
 800efbc:	08010790 	.word	0x08010790
 800efc0:	08010884 	.word	0x08010884

0800efc4 <__multiply>:
 800efc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efc8:	4614      	mov	r4, r2
 800efca:	690a      	ldr	r2, [r1, #16]
 800efcc:	6923      	ldr	r3, [r4, #16]
 800efce:	429a      	cmp	r2, r3
 800efd0:	bfb8      	it	lt
 800efd2:	460b      	movlt	r3, r1
 800efd4:	460d      	mov	r5, r1
 800efd6:	bfbc      	itt	lt
 800efd8:	4625      	movlt	r5, r4
 800efda:	461c      	movlt	r4, r3
 800efdc:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800efe0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800efe4:	68ab      	ldr	r3, [r5, #8]
 800efe6:	6869      	ldr	r1, [r5, #4]
 800efe8:	eb0a 0709 	add.w	r7, sl, r9
 800efec:	42bb      	cmp	r3, r7
 800efee:	b085      	sub	sp, #20
 800eff0:	bfb8      	it	lt
 800eff2:	3101      	addlt	r1, #1
 800eff4:	f7ff fe8a 	bl	800ed0c <_Balloc>
 800eff8:	b930      	cbnz	r0, 800f008 <__multiply+0x44>
 800effa:	4602      	mov	r2, r0
 800effc:	4b42      	ldr	r3, [pc, #264]	; (800f108 <__multiply+0x144>)
 800effe:	4843      	ldr	r0, [pc, #268]	; (800f10c <__multiply+0x148>)
 800f000:	f240 115d 	movw	r1, #349	; 0x15d
 800f004:	f7fe fa2e 	bl	800d464 <__assert_func>
 800f008:	f100 0614 	add.w	r6, r0, #20
 800f00c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800f010:	4633      	mov	r3, r6
 800f012:	2200      	movs	r2, #0
 800f014:	4543      	cmp	r3, r8
 800f016:	d31e      	bcc.n	800f056 <__multiply+0x92>
 800f018:	f105 0c14 	add.w	ip, r5, #20
 800f01c:	f104 0314 	add.w	r3, r4, #20
 800f020:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800f024:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800f028:	9202      	str	r2, [sp, #8]
 800f02a:	ebac 0205 	sub.w	r2, ip, r5
 800f02e:	3a15      	subs	r2, #21
 800f030:	f022 0203 	bic.w	r2, r2, #3
 800f034:	3204      	adds	r2, #4
 800f036:	f105 0115 	add.w	r1, r5, #21
 800f03a:	458c      	cmp	ip, r1
 800f03c:	bf38      	it	cc
 800f03e:	2204      	movcc	r2, #4
 800f040:	9201      	str	r2, [sp, #4]
 800f042:	9a02      	ldr	r2, [sp, #8]
 800f044:	9303      	str	r3, [sp, #12]
 800f046:	429a      	cmp	r2, r3
 800f048:	d808      	bhi.n	800f05c <__multiply+0x98>
 800f04a:	2f00      	cmp	r7, #0
 800f04c:	dc55      	bgt.n	800f0fa <__multiply+0x136>
 800f04e:	6107      	str	r7, [r0, #16]
 800f050:	b005      	add	sp, #20
 800f052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f056:	f843 2b04 	str.w	r2, [r3], #4
 800f05a:	e7db      	b.n	800f014 <__multiply+0x50>
 800f05c:	f8b3 a000 	ldrh.w	sl, [r3]
 800f060:	f1ba 0f00 	cmp.w	sl, #0
 800f064:	d020      	beq.n	800f0a8 <__multiply+0xe4>
 800f066:	f105 0e14 	add.w	lr, r5, #20
 800f06a:	46b1      	mov	r9, r6
 800f06c:	2200      	movs	r2, #0
 800f06e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f072:	f8d9 b000 	ldr.w	fp, [r9]
 800f076:	b2a1      	uxth	r1, r4
 800f078:	fa1f fb8b 	uxth.w	fp, fp
 800f07c:	fb0a b101 	mla	r1, sl, r1, fp
 800f080:	4411      	add	r1, r2
 800f082:	f8d9 2000 	ldr.w	r2, [r9]
 800f086:	0c24      	lsrs	r4, r4, #16
 800f088:	0c12      	lsrs	r2, r2, #16
 800f08a:	fb0a 2404 	mla	r4, sl, r4, r2
 800f08e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800f092:	b289      	uxth	r1, r1
 800f094:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f098:	45f4      	cmp	ip, lr
 800f09a:	f849 1b04 	str.w	r1, [r9], #4
 800f09e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800f0a2:	d8e4      	bhi.n	800f06e <__multiply+0xaa>
 800f0a4:	9901      	ldr	r1, [sp, #4]
 800f0a6:	5072      	str	r2, [r6, r1]
 800f0a8:	9a03      	ldr	r2, [sp, #12]
 800f0aa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f0ae:	3304      	adds	r3, #4
 800f0b0:	f1b9 0f00 	cmp.w	r9, #0
 800f0b4:	d01f      	beq.n	800f0f6 <__multiply+0x132>
 800f0b6:	6834      	ldr	r4, [r6, #0]
 800f0b8:	f105 0114 	add.w	r1, r5, #20
 800f0bc:	46b6      	mov	lr, r6
 800f0be:	f04f 0a00 	mov.w	sl, #0
 800f0c2:	880a      	ldrh	r2, [r1, #0]
 800f0c4:	f8be b002 	ldrh.w	fp, [lr, #2]
 800f0c8:	fb09 b202 	mla	r2, r9, r2, fp
 800f0cc:	4492      	add	sl, r2
 800f0ce:	b2a4      	uxth	r4, r4
 800f0d0:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f0d4:	f84e 4b04 	str.w	r4, [lr], #4
 800f0d8:	f851 4b04 	ldr.w	r4, [r1], #4
 800f0dc:	f8be 2000 	ldrh.w	r2, [lr]
 800f0e0:	0c24      	lsrs	r4, r4, #16
 800f0e2:	fb09 2404 	mla	r4, r9, r4, r2
 800f0e6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800f0ea:	458c      	cmp	ip, r1
 800f0ec:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f0f0:	d8e7      	bhi.n	800f0c2 <__multiply+0xfe>
 800f0f2:	9a01      	ldr	r2, [sp, #4]
 800f0f4:	50b4      	str	r4, [r6, r2]
 800f0f6:	3604      	adds	r6, #4
 800f0f8:	e7a3      	b.n	800f042 <__multiply+0x7e>
 800f0fa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d1a5      	bne.n	800f04e <__multiply+0x8a>
 800f102:	3f01      	subs	r7, #1
 800f104:	e7a1      	b.n	800f04a <__multiply+0x86>
 800f106:	bf00      	nop
 800f108:	08010790 	.word	0x08010790
 800f10c:	08010884 	.word	0x08010884

0800f110 <__pow5mult>:
 800f110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f114:	4615      	mov	r5, r2
 800f116:	f012 0203 	ands.w	r2, r2, #3
 800f11a:	4606      	mov	r6, r0
 800f11c:	460f      	mov	r7, r1
 800f11e:	d007      	beq.n	800f130 <__pow5mult+0x20>
 800f120:	4c25      	ldr	r4, [pc, #148]	; (800f1b8 <__pow5mult+0xa8>)
 800f122:	3a01      	subs	r2, #1
 800f124:	2300      	movs	r3, #0
 800f126:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f12a:	f7ff fe51 	bl	800edd0 <__multadd>
 800f12e:	4607      	mov	r7, r0
 800f130:	10ad      	asrs	r5, r5, #2
 800f132:	d03d      	beq.n	800f1b0 <__pow5mult+0xa0>
 800f134:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f136:	b97c      	cbnz	r4, 800f158 <__pow5mult+0x48>
 800f138:	2010      	movs	r0, #16
 800f13a:	f7ff fdcd 	bl	800ecd8 <malloc>
 800f13e:	4602      	mov	r2, r0
 800f140:	6270      	str	r0, [r6, #36]	; 0x24
 800f142:	b928      	cbnz	r0, 800f150 <__pow5mult+0x40>
 800f144:	4b1d      	ldr	r3, [pc, #116]	; (800f1bc <__pow5mult+0xac>)
 800f146:	481e      	ldr	r0, [pc, #120]	; (800f1c0 <__pow5mult+0xb0>)
 800f148:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f14c:	f7fe f98a 	bl	800d464 <__assert_func>
 800f150:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f154:	6004      	str	r4, [r0, #0]
 800f156:	60c4      	str	r4, [r0, #12]
 800f158:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f15c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f160:	b94c      	cbnz	r4, 800f176 <__pow5mult+0x66>
 800f162:	f240 2171 	movw	r1, #625	; 0x271
 800f166:	4630      	mov	r0, r6
 800f168:	f7ff ff16 	bl	800ef98 <__i2b>
 800f16c:	2300      	movs	r3, #0
 800f16e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f172:	4604      	mov	r4, r0
 800f174:	6003      	str	r3, [r0, #0]
 800f176:	f04f 0900 	mov.w	r9, #0
 800f17a:	07eb      	lsls	r3, r5, #31
 800f17c:	d50a      	bpl.n	800f194 <__pow5mult+0x84>
 800f17e:	4639      	mov	r1, r7
 800f180:	4622      	mov	r2, r4
 800f182:	4630      	mov	r0, r6
 800f184:	f7ff ff1e 	bl	800efc4 <__multiply>
 800f188:	4639      	mov	r1, r7
 800f18a:	4680      	mov	r8, r0
 800f18c:	4630      	mov	r0, r6
 800f18e:	f7ff fdfd 	bl	800ed8c <_Bfree>
 800f192:	4647      	mov	r7, r8
 800f194:	106d      	asrs	r5, r5, #1
 800f196:	d00b      	beq.n	800f1b0 <__pow5mult+0xa0>
 800f198:	6820      	ldr	r0, [r4, #0]
 800f19a:	b938      	cbnz	r0, 800f1ac <__pow5mult+0x9c>
 800f19c:	4622      	mov	r2, r4
 800f19e:	4621      	mov	r1, r4
 800f1a0:	4630      	mov	r0, r6
 800f1a2:	f7ff ff0f 	bl	800efc4 <__multiply>
 800f1a6:	6020      	str	r0, [r4, #0]
 800f1a8:	f8c0 9000 	str.w	r9, [r0]
 800f1ac:	4604      	mov	r4, r0
 800f1ae:	e7e4      	b.n	800f17a <__pow5mult+0x6a>
 800f1b0:	4638      	mov	r0, r7
 800f1b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f1b6:	bf00      	nop
 800f1b8:	080109d8 	.word	0x080109d8
 800f1bc:	0801071a 	.word	0x0801071a
 800f1c0:	08010884 	.word	0x08010884

0800f1c4 <__lshift>:
 800f1c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1c8:	460c      	mov	r4, r1
 800f1ca:	6849      	ldr	r1, [r1, #4]
 800f1cc:	6923      	ldr	r3, [r4, #16]
 800f1ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f1d2:	68a3      	ldr	r3, [r4, #8]
 800f1d4:	4607      	mov	r7, r0
 800f1d6:	4691      	mov	r9, r2
 800f1d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f1dc:	f108 0601 	add.w	r6, r8, #1
 800f1e0:	42b3      	cmp	r3, r6
 800f1e2:	db0b      	blt.n	800f1fc <__lshift+0x38>
 800f1e4:	4638      	mov	r0, r7
 800f1e6:	f7ff fd91 	bl	800ed0c <_Balloc>
 800f1ea:	4605      	mov	r5, r0
 800f1ec:	b948      	cbnz	r0, 800f202 <__lshift+0x3e>
 800f1ee:	4602      	mov	r2, r0
 800f1f0:	4b28      	ldr	r3, [pc, #160]	; (800f294 <__lshift+0xd0>)
 800f1f2:	4829      	ldr	r0, [pc, #164]	; (800f298 <__lshift+0xd4>)
 800f1f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f1f8:	f7fe f934 	bl	800d464 <__assert_func>
 800f1fc:	3101      	adds	r1, #1
 800f1fe:	005b      	lsls	r3, r3, #1
 800f200:	e7ee      	b.n	800f1e0 <__lshift+0x1c>
 800f202:	2300      	movs	r3, #0
 800f204:	f100 0114 	add.w	r1, r0, #20
 800f208:	f100 0210 	add.w	r2, r0, #16
 800f20c:	4618      	mov	r0, r3
 800f20e:	4553      	cmp	r3, sl
 800f210:	db33      	blt.n	800f27a <__lshift+0xb6>
 800f212:	6920      	ldr	r0, [r4, #16]
 800f214:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f218:	f104 0314 	add.w	r3, r4, #20
 800f21c:	f019 091f 	ands.w	r9, r9, #31
 800f220:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f224:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f228:	d02b      	beq.n	800f282 <__lshift+0xbe>
 800f22a:	f1c9 0e20 	rsb	lr, r9, #32
 800f22e:	468a      	mov	sl, r1
 800f230:	2200      	movs	r2, #0
 800f232:	6818      	ldr	r0, [r3, #0]
 800f234:	fa00 f009 	lsl.w	r0, r0, r9
 800f238:	4302      	orrs	r2, r0
 800f23a:	f84a 2b04 	str.w	r2, [sl], #4
 800f23e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f242:	459c      	cmp	ip, r3
 800f244:	fa22 f20e 	lsr.w	r2, r2, lr
 800f248:	d8f3      	bhi.n	800f232 <__lshift+0x6e>
 800f24a:	ebac 0304 	sub.w	r3, ip, r4
 800f24e:	3b15      	subs	r3, #21
 800f250:	f023 0303 	bic.w	r3, r3, #3
 800f254:	3304      	adds	r3, #4
 800f256:	f104 0015 	add.w	r0, r4, #21
 800f25a:	4584      	cmp	ip, r0
 800f25c:	bf38      	it	cc
 800f25e:	2304      	movcc	r3, #4
 800f260:	50ca      	str	r2, [r1, r3]
 800f262:	b10a      	cbz	r2, 800f268 <__lshift+0xa4>
 800f264:	f108 0602 	add.w	r6, r8, #2
 800f268:	3e01      	subs	r6, #1
 800f26a:	4638      	mov	r0, r7
 800f26c:	612e      	str	r6, [r5, #16]
 800f26e:	4621      	mov	r1, r4
 800f270:	f7ff fd8c 	bl	800ed8c <_Bfree>
 800f274:	4628      	mov	r0, r5
 800f276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f27a:	f842 0f04 	str.w	r0, [r2, #4]!
 800f27e:	3301      	adds	r3, #1
 800f280:	e7c5      	b.n	800f20e <__lshift+0x4a>
 800f282:	3904      	subs	r1, #4
 800f284:	f853 2b04 	ldr.w	r2, [r3], #4
 800f288:	f841 2f04 	str.w	r2, [r1, #4]!
 800f28c:	459c      	cmp	ip, r3
 800f28e:	d8f9      	bhi.n	800f284 <__lshift+0xc0>
 800f290:	e7ea      	b.n	800f268 <__lshift+0xa4>
 800f292:	bf00      	nop
 800f294:	08010790 	.word	0x08010790
 800f298:	08010884 	.word	0x08010884

0800f29c <__mcmp>:
 800f29c:	b530      	push	{r4, r5, lr}
 800f29e:	6902      	ldr	r2, [r0, #16]
 800f2a0:	690c      	ldr	r4, [r1, #16]
 800f2a2:	1b12      	subs	r2, r2, r4
 800f2a4:	d10e      	bne.n	800f2c4 <__mcmp+0x28>
 800f2a6:	f100 0314 	add.w	r3, r0, #20
 800f2aa:	3114      	adds	r1, #20
 800f2ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f2b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f2b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f2b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f2bc:	42a5      	cmp	r5, r4
 800f2be:	d003      	beq.n	800f2c8 <__mcmp+0x2c>
 800f2c0:	d305      	bcc.n	800f2ce <__mcmp+0x32>
 800f2c2:	2201      	movs	r2, #1
 800f2c4:	4610      	mov	r0, r2
 800f2c6:	bd30      	pop	{r4, r5, pc}
 800f2c8:	4283      	cmp	r3, r0
 800f2ca:	d3f3      	bcc.n	800f2b4 <__mcmp+0x18>
 800f2cc:	e7fa      	b.n	800f2c4 <__mcmp+0x28>
 800f2ce:	f04f 32ff 	mov.w	r2, #4294967295
 800f2d2:	e7f7      	b.n	800f2c4 <__mcmp+0x28>

0800f2d4 <__mdiff>:
 800f2d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2d8:	460c      	mov	r4, r1
 800f2da:	4606      	mov	r6, r0
 800f2dc:	4611      	mov	r1, r2
 800f2de:	4620      	mov	r0, r4
 800f2e0:	4617      	mov	r7, r2
 800f2e2:	f7ff ffdb 	bl	800f29c <__mcmp>
 800f2e6:	1e05      	subs	r5, r0, #0
 800f2e8:	d110      	bne.n	800f30c <__mdiff+0x38>
 800f2ea:	4629      	mov	r1, r5
 800f2ec:	4630      	mov	r0, r6
 800f2ee:	f7ff fd0d 	bl	800ed0c <_Balloc>
 800f2f2:	b930      	cbnz	r0, 800f302 <__mdiff+0x2e>
 800f2f4:	4b39      	ldr	r3, [pc, #228]	; (800f3dc <__mdiff+0x108>)
 800f2f6:	4602      	mov	r2, r0
 800f2f8:	f240 2132 	movw	r1, #562	; 0x232
 800f2fc:	4838      	ldr	r0, [pc, #224]	; (800f3e0 <__mdiff+0x10c>)
 800f2fe:	f7fe f8b1 	bl	800d464 <__assert_func>
 800f302:	2301      	movs	r3, #1
 800f304:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f308:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f30c:	bfa4      	itt	ge
 800f30e:	463b      	movge	r3, r7
 800f310:	4627      	movge	r7, r4
 800f312:	4630      	mov	r0, r6
 800f314:	6879      	ldr	r1, [r7, #4]
 800f316:	bfa6      	itte	ge
 800f318:	461c      	movge	r4, r3
 800f31a:	2500      	movge	r5, #0
 800f31c:	2501      	movlt	r5, #1
 800f31e:	f7ff fcf5 	bl	800ed0c <_Balloc>
 800f322:	b920      	cbnz	r0, 800f32e <__mdiff+0x5a>
 800f324:	4b2d      	ldr	r3, [pc, #180]	; (800f3dc <__mdiff+0x108>)
 800f326:	4602      	mov	r2, r0
 800f328:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f32c:	e7e6      	b.n	800f2fc <__mdiff+0x28>
 800f32e:	693e      	ldr	r6, [r7, #16]
 800f330:	60c5      	str	r5, [r0, #12]
 800f332:	6925      	ldr	r5, [r4, #16]
 800f334:	f107 0114 	add.w	r1, r7, #20
 800f338:	f104 0914 	add.w	r9, r4, #20
 800f33c:	f100 0e14 	add.w	lr, r0, #20
 800f340:	f107 0210 	add.w	r2, r7, #16
 800f344:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800f348:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800f34c:	46f2      	mov	sl, lr
 800f34e:	2700      	movs	r7, #0
 800f350:	f859 3b04 	ldr.w	r3, [r9], #4
 800f354:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f358:	fa1f f883 	uxth.w	r8, r3
 800f35c:	fa17 f78b 	uxtah	r7, r7, fp
 800f360:	0c1b      	lsrs	r3, r3, #16
 800f362:	eba7 0808 	sub.w	r8, r7, r8
 800f366:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f36a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f36e:	fa1f f888 	uxth.w	r8, r8
 800f372:	141f      	asrs	r7, r3, #16
 800f374:	454d      	cmp	r5, r9
 800f376:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f37a:	f84a 3b04 	str.w	r3, [sl], #4
 800f37e:	d8e7      	bhi.n	800f350 <__mdiff+0x7c>
 800f380:	1b2b      	subs	r3, r5, r4
 800f382:	3b15      	subs	r3, #21
 800f384:	f023 0303 	bic.w	r3, r3, #3
 800f388:	3304      	adds	r3, #4
 800f38a:	3415      	adds	r4, #21
 800f38c:	42a5      	cmp	r5, r4
 800f38e:	bf38      	it	cc
 800f390:	2304      	movcc	r3, #4
 800f392:	4419      	add	r1, r3
 800f394:	4473      	add	r3, lr
 800f396:	469e      	mov	lr, r3
 800f398:	460d      	mov	r5, r1
 800f39a:	4565      	cmp	r5, ip
 800f39c:	d30e      	bcc.n	800f3bc <__mdiff+0xe8>
 800f39e:	f10c 0203 	add.w	r2, ip, #3
 800f3a2:	1a52      	subs	r2, r2, r1
 800f3a4:	f022 0203 	bic.w	r2, r2, #3
 800f3a8:	3903      	subs	r1, #3
 800f3aa:	458c      	cmp	ip, r1
 800f3ac:	bf38      	it	cc
 800f3ae:	2200      	movcc	r2, #0
 800f3b0:	441a      	add	r2, r3
 800f3b2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f3b6:	b17b      	cbz	r3, 800f3d8 <__mdiff+0x104>
 800f3b8:	6106      	str	r6, [r0, #16]
 800f3ba:	e7a5      	b.n	800f308 <__mdiff+0x34>
 800f3bc:	f855 8b04 	ldr.w	r8, [r5], #4
 800f3c0:	fa17 f488 	uxtah	r4, r7, r8
 800f3c4:	1422      	asrs	r2, r4, #16
 800f3c6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800f3ca:	b2a4      	uxth	r4, r4
 800f3cc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800f3d0:	f84e 4b04 	str.w	r4, [lr], #4
 800f3d4:	1417      	asrs	r7, r2, #16
 800f3d6:	e7e0      	b.n	800f39a <__mdiff+0xc6>
 800f3d8:	3e01      	subs	r6, #1
 800f3da:	e7ea      	b.n	800f3b2 <__mdiff+0xde>
 800f3dc:	08010790 	.word	0x08010790
 800f3e0:	08010884 	.word	0x08010884

0800f3e4 <__ulp>:
 800f3e4:	b082      	sub	sp, #8
 800f3e6:	ed8d 0b00 	vstr	d0, [sp]
 800f3ea:	9b01      	ldr	r3, [sp, #4]
 800f3ec:	4912      	ldr	r1, [pc, #72]	; (800f438 <__ulp+0x54>)
 800f3ee:	4019      	ands	r1, r3
 800f3f0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f3f4:	2900      	cmp	r1, #0
 800f3f6:	dd05      	ble.n	800f404 <__ulp+0x20>
 800f3f8:	2200      	movs	r2, #0
 800f3fa:	460b      	mov	r3, r1
 800f3fc:	ec43 2b10 	vmov	d0, r2, r3
 800f400:	b002      	add	sp, #8
 800f402:	4770      	bx	lr
 800f404:	4249      	negs	r1, r1
 800f406:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f40a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f40e:	f04f 0200 	mov.w	r2, #0
 800f412:	f04f 0300 	mov.w	r3, #0
 800f416:	da04      	bge.n	800f422 <__ulp+0x3e>
 800f418:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f41c:	fa41 f300 	asr.w	r3, r1, r0
 800f420:	e7ec      	b.n	800f3fc <__ulp+0x18>
 800f422:	f1a0 0114 	sub.w	r1, r0, #20
 800f426:	291e      	cmp	r1, #30
 800f428:	bfda      	itte	le
 800f42a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800f42e:	fa20 f101 	lsrle.w	r1, r0, r1
 800f432:	2101      	movgt	r1, #1
 800f434:	460a      	mov	r2, r1
 800f436:	e7e1      	b.n	800f3fc <__ulp+0x18>
 800f438:	7ff00000 	.word	0x7ff00000

0800f43c <__b2d>:
 800f43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f43e:	6905      	ldr	r5, [r0, #16]
 800f440:	f100 0714 	add.w	r7, r0, #20
 800f444:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800f448:	1f2e      	subs	r6, r5, #4
 800f44a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800f44e:	4620      	mov	r0, r4
 800f450:	f7ff fd52 	bl	800eef8 <__hi0bits>
 800f454:	f1c0 0320 	rsb	r3, r0, #32
 800f458:	280a      	cmp	r0, #10
 800f45a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f4d8 <__b2d+0x9c>
 800f45e:	600b      	str	r3, [r1, #0]
 800f460:	dc14      	bgt.n	800f48c <__b2d+0x50>
 800f462:	f1c0 0e0b 	rsb	lr, r0, #11
 800f466:	fa24 f10e 	lsr.w	r1, r4, lr
 800f46a:	42b7      	cmp	r7, r6
 800f46c:	ea41 030c 	orr.w	r3, r1, ip
 800f470:	bf34      	ite	cc
 800f472:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f476:	2100      	movcs	r1, #0
 800f478:	3015      	adds	r0, #21
 800f47a:	fa04 f000 	lsl.w	r0, r4, r0
 800f47e:	fa21 f10e 	lsr.w	r1, r1, lr
 800f482:	ea40 0201 	orr.w	r2, r0, r1
 800f486:	ec43 2b10 	vmov	d0, r2, r3
 800f48a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f48c:	42b7      	cmp	r7, r6
 800f48e:	bf3a      	itte	cc
 800f490:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800f494:	f1a5 0608 	subcc.w	r6, r5, #8
 800f498:	2100      	movcs	r1, #0
 800f49a:	380b      	subs	r0, #11
 800f49c:	d017      	beq.n	800f4ce <__b2d+0x92>
 800f49e:	f1c0 0c20 	rsb	ip, r0, #32
 800f4a2:	fa04 f500 	lsl.w	r5, r4, r0
 800f4a6:	42be      	cmp	r6, r7
 800f4a8:	fa21 f40c 	lsr.w	r4, r1, ip
 800f4ac:	ea45 0504 	orr.w	r5, r5, r4
 800f4b0:	bf8c      	ite	hi
 800f4b2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800f4b6:	2400      	movls	r4, #0
 800f4b8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800f4bc:	fa01 f000 	lsl.w	r0, r1, r0
 800f4c0:	fa24 f40c 	lsr.w	r4, r4, ip
 800f4c4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f4c8:	ea40 0204 	orr.w	r2, r0, r4
 800f4cc:	e7db      	b.n	800f486 <__b2d+0x4a>
 800f4ce:	ea44 030c 	orr.w	r3, r4, ip
 800f4d2:	460a      	mov	r2, r1
 800f4d4:	e7d7      	b.n	800f486 <__b2d+0x4a>
 800f4d6:	bf00      	nop
 800f4d8:	3ff00000 	.word	0x3ff00000

0800f4dc <__d2b>:
 800f4dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f4e0:	4689      	mov	r9, r1
 800f4e2:	2101      	movs	r1, #1
 800f4e4:	ec57 6b10 	vmov	r6, r7, d0
 800f4e8:	4690      	mov	r8, r2
 800f4ea:	f7ff fc0f 	bl	800ed0c <_Balloc>
 800f4ee:	4604      	mov	r4, r0
 800f4f0:	b930      	cbnz	r0, 800f500 <__d2b+0x24>
 800f4f2:	4602      	mov	r2, r0
 800f4f4:	4b25      	ldr	r3, [pc, #148]	; (800f58c <__d2b+0xb0>)
 800f4f6:	4826      	ldr	r0, [pc, #152]	; (800f590 <__d2b+0xb4>)
 800f4f8:	f240 310a 	movw	r1, #778	; 0x30a
 800f4fc:	f7fd ffb2 	bl	800d464 <__assert_func>
 800f500:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f504:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f508:	bb35      	cbnz	r5, 800f558 <__d2b+0x7c>
 800f50a:	2e00      	cmp	r6, #0
 800f50c:	9301      	str	r3, [sp, #4]
 800f50e:	d028      	beq.n	800f562 <__d2b+0x86>
 800f510:	4668      	mov	r0, sp
 800f512:	9600      	str	r6, [sp, #0]
 800f514:	f7ff fd10 	bl	800ef38 <__lo0bits>
 800f518:	9900      	ldr	r1, [sp, #0]
 800f51a:	b300      	cbz	r0, 800f55e <__d2b+0x82>
 800f51c:	9a01      	ldr	r2, [sp, #4]
 800f51e:	f1c0 0320 	rsb	r3, r0, #32
 800f522:	fa02 f303 	lsl.w	r3, r2, r3
 800f526:	430b      	orrs	r3, r1
 800f528:	40c2      	lsrs	r2, r0
 800f52a:	6163      	str	r3, [r4, #20]
 800f52c:	9201      	str	r2, [sp, #4]
 800f52e:	9b01      	ldr	r3, [sp, #4]
 800f530:	61a3      	str	r3, [r4, #24]
 800f532:	2b00      	cmp	r3, #0
 800f534:	bf14      	ite	ne
 800f536:	2202      	movne	r2, #2
 800f538:	2201      	moveq	r2, #1
 800f53a:	6122      	str	r2, [r4, #16]
 800f53c:	b1d5      	cbz	r5, 800f574 <__d2b+0x98>
 800f53e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f542:	4405      	add	r5, r0
 800f544:	f8c9 5000 	str.w	r5, [r9]
 800f548:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f54c:	f8c8 0000 	str.w	r0, [r8]
 800f550:	4620      	mov	r0, r4
 800f552:	b003      	add	sp, #12
 800f554:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f558:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f55c:	e7d5      	b.n	800f50a <__d2b+0x2e>
 800f55e:	6161      	str	r1, [r4, #20]
 800f560:	e7e5      	b.n	800f52e <__d2b+0x52>
 800f562:	a801      	add	r0, sp, #4
 800f564:	f7ff fce8 	bl	800ef38 <__lo0bits>
 800f568:	9b01      	ldr	r3, [sp, #4]
 800f56a:	6163      	str	r3, [r4, #20]
 800f56c:	2201      	movs	r2, #1
 800f56e:	6122      	str	r2, [r4, #16]
 800f570:	3020      	adds	r0, #32
 800f572:	e7e3      	b.n	800f53c <__d2b+0x60>
 800f574:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f578:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f57c:	f8c9 0000 	str.w	r0, [r9]
 800f580:	6918      	ldr	r0, [r3, #16]
 800f582:	f7ff fcb9 	bl	800eef8 <__hi0bits>
 800f586:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f58a:	e7df      	b.n	800f54c <__d2b+0x70>
 800f58c:	08010790 	.word	0x08010790
 800f590:	08010884 	.word	0x08010884

0800f594 <__ratio>:
 800f594:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f598:	4688      	mov	r8, r1
 800f59a:	4669      	mov	r1, sp
 800f59c:	4681      	mov	r9, r0
 800f59e:	f7ff ff4d 	bl	800f43c <__b2d>
 800f5a2:	a901      	add	r1, sp, #4
 800f5a4:	4640      	mov	r0, r8
 800f5a6:	ec55 4b10 	vmov	r4, r5, d0
 800f5aa:	f7ff ff47 	bl	800f43c <__b2d>
 800f5ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f5b2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f5b6:	eba3 0c02 	sub.w	ip, r3, r2
 800f5ba:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f5be:	1a9b      	subs	r3, r3, r2
 800f5c0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f5c4:	ec51 0b10 	vmov	r0, r1, d0
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	bfd6      	itet	le
 800f5cc:	460a      	movle	r2, r1
 800f5ce:	462a      	movgt	r2, r5
 800f5d0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f5d4:	468b      	mov	fp, r1
 800f5d6:	462f      	mov	r7, r5
 800f5d8:	bfd4      	ite	le
 800f5da:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f5de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f5e2:	4620      	mov	r0, r4
 800f5e4:	ee10 2a10 	vmov	r2, s0
 800f5e8:	465b      	mov	r3, fp
 800f5ea:	4639      	mov	r1, r7
 800f5ec:	f7f1 f92e 	bl	800084c <__aeabi_ddiv>
 800f5f0:	ec41 0b10 	vmov	d0, r0, r1
 800f5f4:	b003      	add	sp, #12
 800f5f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f5fa <__copybits>:
 800f5fa:	3901      	subs	r1, #1
 800f5fc:	b570      	push	{r4, r5, r6, lr}
 800f5fe:	1149      	asrs	r1, r1, #5
 800f600:	6914      	ldr	r4, [r2, #16]
 800f602:	3101      	adds	r1, #1
 800f604:	f102 0314 	add.w	r3, r2, #20
 800f608:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f60c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f610:	1f05      	subs	r5, r0, #4
 800f612:	42a3      	cmp	r3, r4
 800f614:	d30c      	bcc.n	800f630 <__copybits+0x36>
 800f616:	1aa3      	subs	r3, r4, r2
 800f618:	3b11      	subs	r3, #17
 800f61a:	f023 0303 	bic.w	r3, r3, #3
 800f61e:	3211      	adds	r2, #17
 800f620:	42a2      	cmp	r2, r4
 800f622:	bf88      	it	hi
 800f624:	2300      	movhi	r3, #0
 800f626:	4418      	add	r0, r3
 800f628:	2300      	movs	r3, #0
 800f62a:	4288      	cmp	r0, r1
 800f62c:	d305      	bcc.n	800f63a <__copybits+0x40>
 800f62e:	bd70      	pop	{r4, r5, r6, pc}
 800f630:	f853 6b04 	ldr.w	r6, [r3], #4
 800f634:	f845 6f04 	str.w	r6, [r5, #4]!
 800f638:	e7eb      	b.n	800f612 <__copybits+0x18>
 800f63a:	f840 3b04 	str.w	r3, [r0], #4
 800f63e:	e7f4      	b.n	800f62a <__copybits+0x30>

0800f640 <__any_on>:
 800f640:	f100 0214 	add.w	r2, r0, #20
 800f644:	6900      	ldr	r0, [r0, #16]
 800f646:	114b      	asrs	r3, r1, #5
 800f648:	4298      	cmp	r0, r3
 800f64a:	b510      	push	{r4, lr}
 800f64c:	db11      	blt.n	800f672 <__any_on+0x32>
 800f64e:	dd0a      	ble.n	800f666 <__any_on+0x26>
 800f650:	f011 011f 	ands.w	r1, r1, #31
 800f654:	d007      	beq.n	800f666 <__any_on+0x26>
 800f656:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f65a:	fa24 f001 	lsr.w	r0, r4, r1
 800f65e:	fa00 f101 	lsl.w	r1, r0, r1
 800f662:	428c      	cmp	r4, r1
 800f664:	d10b      	bne.n	800f67e <__any_on+0x3e>
 800f666:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f66a:	4293      	cmp	r3, r2
 800f66c:	d803      	bhi.n	800f676 <__any_on+0x36>
 800f66e:	2000      	movs	r0, #0
 800f670:	bd10      	pop	{r4, pc}
 800f672:	4603      	mov	r3, r0
 800f674:	e7f7      	b.n	800f666 <__any_on+0x26>
 800f676:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f67a:	2900      	cmp	r1, #0
 800f67c:	d0f5      	beq.n	800f66a <__any_on+0x2a>
 800f67e:	2001      	movs	r0, #1
 800f680:	e7f6      	b.n	800f670 <__any_on+0x30>

0800f682 <_calloc_r>:
 800f682:	b513      	push	{r0, r1, r4, lr}
 800f684:	434a      	muls	r2, r1
 800f686:	4611      	mov	r1, r2
 800f688:	9201      	str	r2, [sp, #4]
 800f68a:	f000 f859 	bl	800f740 <_malloc_r>
 800f68e:	4604      	mov	r4, r0
 800f690:	b118      	cbz	r0, 800f69a <_calloc_r+0x18>
 800f692:	9a01      	ldr	r2, [sp, #4]
 800f694:	2100      	movs	r1, #0
 800f696:	f7fb ff21 	bl	800b4dc <memset>
 800f69a:	4620      	mov	r0, r4
 800f69c:	b002      	add	sp, #8
 800f69e:	bd10      	pop	{r4, pc}

0800f6a0 <_free_r>:
 800f6a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f6a2:	2900      	cmp	r1, #0
 800f6a4:	d048      	beq.n	800f738 <_free_r+0x98>
 800f6a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f6aa:	9001      	str	r0, [sp, #4]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	f1a1 0404 	sub.w	r4, r1, #4
 800f6b2:	bfb8      	it	lt
 800f6b4:	18e4      	addlt	r4, r4, r3
 800f6b6:	f000 fc33 	bl	800ff20 <__malloc_lock>
 800f6ba:	4a20      	ldr	r2, [pc, #128]	; (800f73c <_free_r+0x9c>)
 800f6bc:	9801      	ldr	r0, [sp, #4]
 800f6be:	6813      	ldr	r3, [r2, #0]
 800f6c0:	4615      	mov	r5, r2
 800f6c2:	b933      	cbnz	r3, 800f6d2 <_free_r+0x32>
 800f6c4:	6063      	str	r3, [r4, #4]
 800f6c6:	6014      	str	r4, [r2, #0]
 800f6c8:	b003      	add	sp, #12
 800f6ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f6ce:	f000 bc2d 	b.w	800ff2c <__malloc_unlock>
 800f6d2:	42a3      	cmp	r3, r4
 800f6d4:	d90b      	bls.n	800f6ee <_free_r+0x4e>
 800f6d6:	6821      	ldr	r1, [r4, #0]
 800f6d8:	1862      	adds	r2, r4, r1
 800f6da:	4293      	cmp	r3, r2
 800f6dc:	bf04      	itt	eq
 800f6de:	681a      	ldreq	r2, [r3, #0]
 800f6e0:	685b      	ldreq	r3, [r3, #4]
 800f6e2:	6063      	str	r3, [r4, #4]
 800f6e4:	bf04      	itt	eq
 800f6e6:	1852      	addeq	r2, r2, r1
 800f6e8:	6022      	streq	r2, [r4, #0]
 800f6ea:	602c      	str	r4, [r5, #0]
 800f6ec:	e7ec      	b.n	800f6c8 <_free_r+0x28>
 800f6ee:	461a      	mov	r2, r3
 800f6f0:	685b      	ldr	r3, [r3, #4]
 800f6f2:	b10b      	cbz	r3, 800f6f8 <_free_r+0x58>
 800f6f4:	42a3      	cmp	r3, r4
 800f6f6:	d9fa      	bls.n	800f6ee <_free_r+0x4e>
 800f6f8:	6811      	ldr	r1, [r2, #0]
 800f6fa:	1855      	adds	r5, r2, r1
 800f6fc:	42a5      	cmp	r5, r4
 800f6fe:	d10b      	bne.n	800f718 <_free_r+0x78>
 800f700:	6824      	ldr	r4, [r4, #0]
 800f702:	4421      	add	r1, r4
 800f704:	1854      	adds	r4, r2, r1
 800f706:	42a3      	cmp	r3, r4
 800f708:	6011      	str	r1, [r2, #0]
 800f70a:	d1dd      	bne.n	800f6c8 <_free_r+0x28>
 800f70c:	681c      	ldr	r4, [r3, #0]
 800f70e:	685b      	ldr	r3, [r3, #4]
 800f710:	6053      	str	r3, [r2, #4]
 800f712:	4421      	add	r1, r4
 800f714:	6011      	str	r1, [r2, #0]
 800f716:	e7d7      	b.n	800f6c8 <_free_r+0x28>
 800f718:	d902      	bls.n	800f720 <_free_r+0x80>
 800f71a:	230c      	movs	r3, #12
 800f71c:	6003      	str	r3, [r0, #0]
 800f71e:	e7d3      	b.n	800f6c8 <_free_r+0x28>
 800f720:	6825      	ldr	r5, [r4, #0]
 800f722:	1961      	adds	r1, r4, r5
 800f724:	428b      	cmp	r3, r1
 800f726:	bf04      	itt	eq
 800f728:	6819      	ldreq	r1, [r3, #0]
 800f72a:	685b      	ldreq	r3, [r3, #4]
 800f72c:	6063      	str	r3, [r4, #4]
 800f72e:	bf04      	itt	eq
 800f730:	1949      	addeq	r1, r1, r5
 800f732:	6021      	streq	r1, [r4, #0]
 800f734:	6054      	str	r4, [r2, #4]
 800f736:	e7c7      	b.n	800f6c8 <_free_r+0x28>
 800f738:	b003      	add	sp, #12
 800f73a:	bd30      	pop	{r4, r5, pc}
 800f73c:	20002480 	.word	0x20002480

0800f740 <_malloc_r>:
 800f740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f742:	1ccd      	adds	r5, r1, #3
 800f744:	f025 0503 	bic.w	r5, r5, #3
 800f748:	3508      	adds	r5, #8
 800f74a:	2d0c      	cmp	r5, #12
 800f74c:	bf38      	it	cc
 800f74e:	250c      	movcc	r5, #12
 800f750:	2d00      	cmp	r5, #0
 800f752:	4606      	mov	r6, r0
 800f754:	db01      	blt.n	800f75a <_malloc_r+0x1a>
 800f756:	42a9      	cmp	r1, r5
 800f758:	d903      	bls.n	800f762 <_malloc_r+0x22>
 800f75a:	230c      	movs	r3, #12
 800f75c:	6033      	str	r3, [r6, #0]
 800f75e:	2000      	movs	r0, #0
 800f760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f762:	f000 fbdd 	bl	800ff20 <__malloc_lock>
 800f766:	4921      	ldr	r1, [pc, #132]	; (800f7ec <_malloc_r+0xac>)
 800f768:	680a      	ldr	r2, [r1, #0]
 800f76a:	4614      	mov	r4, r2
 800f76c:	b99c      	cbnz	r4, 800f796 <_malloc_r+0x56>
 800f76e:	4f20      	ldr	r7, [pc, #128]	; (800f7f0 <_malloc_r+0xb0>)
 800f770:	683b      	ldr	r3, [r7, #0]
 800f772:	b923      	cbnz	r3, 800f77e <_malloc_r+0x3e>
 800f774:	4621      	mov	r1, r4
 800f776:	4630      	mov	r0, r6
 800f778:	f000 fafa 	bl	800fd70 <_sbrk_r>
 800f77c:	6038      	str	r0, [r7, #0]
 800f77e:	4629      	mov	r1, r5
 800f780:	4630      	mov	r0, r6
 800f782:	f000 faf5 	bl	800fd70 <_sbrk_r>
 800f786:	1c43      	adds	r3, r0, #1
 800f788:	d123      	bne.n	800f7d2 <_malloc_r+0x92>
 800f78a:	230c      	movs	r3, #12
 800f78c:	6033      	str	r3, [r6, #0]
 800f78e:	4630      	mov	r0, r6
 800f790:	f000 fbcc 	bl	800ff2c <__malloc_unlock>
 800f794:	e7e3      	b.n	800f75e <_malloc_r+0x1e>
 800f796:	6823      	ldr	r3, [r4, #0]
 800f798:	1b5b      	subs	r3, r3, r5
 800f79a:	d417      	bmi.n	800f7cc <_malloc_r+0x8c>
 800f79c:	2b0b      	cmp	r3, #11
 800f79e:	d903      	bls.n	800f7a8 <_malloc_r+0x68>
 800f7a0:	6023      	str	r3, [r4, #0]
 800f7a2:	441c      	add	r4, r3
 800f7a4:	6025      	str	r5, [r4, #0]
 800f7a6:	e004      	b.n	800f7b2 <_malloc_r+0x72>
 800f7a8:	6863      	ldr	r3, [r4, #4]
 800f7aa:	42a2      	cmp	r2, r4
 800f7ac:	bf0c      	ite	eq
 800f7ae:	600b      	streq	r3, [r1, #0]
 800f7b0:	6053      	strne	r3, [r2, #4]
 800f7b2:	4630      	mov	r0, r6
 800f7b4:	f000 fbba 	bl	800ff2c <__malloc_unlock>
 800f7b8:	f104 000b 	add.w	r0, r4, #11
 800f7bc:	1d23      	adds	r3, r4, #4
 800f7be:	f020 0007 	bic.w	r0, r0, #7
 800f7c2:	1ac2      	subs	r2, r0, r3
 800f7c4:	d0cc      	beq.n	800f760 <_malloc_r+0x20>
 800f7c6:	1a1b      	subs	r3, r3, r0
 800f7c8:	50a3      	str	r3, [r4, r2]
 800f7ca:	e7c9      	b.n	800f760 <_malloc_r+0x20>
 800f7cc:	4622      	mov	r2, r4
 800f7ce:	6864      	ldr	r4, [r4, #4]
 800f7d0:	e7cc      	b.n	800f76c <_malloc_r+0x2c>
 800f7d2:	1cc4      	adds	r4, r0, #3
 800f7d4:	f024 0403 	bic.w	r4, r4, #3
 800f7d8:	42a0      	cmp	r0, r4
 800f7da:	d0e3      	beq.n	800f7a4 <_malloc_r+0x64>
 800f7dc:	1a21      	subs	r1, r4, r0
 800f7de:	4630      	mov	r0, r6
 800f7e0:	f000 fac6 	bl	800fd70 <_sbrk_r>
 800f7e4:	3001      	adds	r0, #1
 800f7e6:	d1dd      	bne.n	800f7a4 <_malloc_r+0x64>
 800f7e8:	e7cf      	b.n	800f78a <_malloc_r+0x4a>
 800f7ea:	bf00      	nop
 800f7ec:	20002480 	.word	0x20002480
 800f7f0:	20002484 	.word	0x20002484

0800f7f4 <__ssputs_r>:
 800f7f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7f8:	688e      	ldr	r6, [r1, #8]
 800f7fa:	429e      	cmp	r6, r3
 800f7fc:	4682      	mov	sl, r0
 800f7fe:	460c      	mov	r4, r1
 800f800:	4690      	mov	r8, r2
 800f802:	461f      	mov	r7, r3
 800f804:	d838      	bhi.n	800f878 <__ssputs_r+0x84>
 800f806:	898a      	ldrh	r2, [r1, #12]
 800f808:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f80c:	d032      	beq.n	800f874 <__ssputs_r+0x80>
 800f80e:	6825      	ldr	r5, [r4, #0]
 800f810:	6909      	ldr	r1, [r1, #16]
 800f812:	eba5 0901 	sub.w	r9, r5, r1
 800f816:	6965      	ldr	r5, [r4, #20]
 800f818:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f81c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f820:	3301      	adds	r3, #1
 800f822:	444b      	add	r3, r9
 800f824:	106d      	asrs	r5, r5, #1
 800f826:	429d      	cmp	r5, r3
 800f828:	bf38      	it	cc
 800f82a:	461d      	movcc	r5, r3
 800f82c:	0553      	lsls	r3, r2, #21
 800f82e:	d531      	bpl.n	800f894 <__ssputs_r+0xa0>
 800f830:	4629      	mov	r1, r5
 800f832:	f7ff ff85 	bl	800f740 <_malloc_r>
 800f836:	4606      	mov	r6, r0
 800f838:	b950      	cbnz	r0, 800f850 <__ssputs_r+0x5c>
 800f83a:	230c      	movs	r3, #12
 800f83c:	f8ca 3000 	str.w	r3, [sl]
 800f840:	89a3      	ldrh	r3, [r4, #12]
 800f842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f846:	81a3      	strh	r3, [r4, #12]
 800f848:	f04f 30ff 	mov.w	r0, #4294967295
 800f84c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f850:	6921      	ldr	r1, [r4, #16]
 800f852:	464a      	mov	r2, r9
 800f854:	f7fb fe34 	bl	800b4c0 <memcpy>
 800f858:	89a3      	ldrh	r3, [r4, #12]
 800f85a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f85e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f862:	81a3      	strh	r3, [r4, #12]
 800f864:	6126      	str	r6, [r4, #16]
 800f866:	6165      	str	r5, [r4, #20]
 800f868:	444e      	add	r6, r9
 800f86a:	eba5 0509 	sub.w	r5, r5, r9
 800f86e:	6026      	str	r6, [r4, #0]
 800f870:	60a5      	str	r5, [r4, #8]
 800f872:	463e      	mov	r6, r7
 800f874:	42be      	cmp	r6, r7
 800f876:	d900      	bls.n	800f87a <__ssputs_r+0x86>
 800f878:	463e      	mov	r6, r7
 800f87a:	4632      	mov	r2, r6
 800f87c:	6820      	ldr	r0, [r4, #0]
 800f87e:	4641      	mov	r1, r8
 800f880:	f000 fb34 	bl	800feec <memmove>
 800f884:	68a3      	ldr	r3, [r4, #8]
 800f886:	6822      	ldr	r2, [r4, #0]
 800f888:	1b9b      	subs	r3, r3, r6
 800f88a:	4432      	add	r2, r6
 800f88c:	60a3      	str	r3, [r4, #8]
 800f88e:	6022      	str	r2, [r4, #0]
 800f890:	2000      	movs	r0, #0
 800f892:	e7db      	b.n	800f84c <__ssputs_r+0x58>
 800f894:	462a      	mov	r2, r5
 800f896:	f000 fb4f 	bl	800ff38 <_realloc_r>
 800f89a:	4606      	mov	r6, r0
 800f89c:	2800      	cmp	r0, #0
 800f89e:	d1e1      	bne.n	800f864 <__ssputs_r+0x70>
 800f8a0:	6921      	ldr	r1, [r4, #16]
 800f8a2:	4650      	mov	r0, sl
 800f8a4:	f7ff fefc 	bl	800f6a0 <_free_r>
 800f8a8:	e7c7      	b.n	800f83a <__ssputs_r+0x46>
	...

0800f8ac <_svfiprintf_r>:
 800f8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8b0:	4698      	mov	r8, r3
 800f8b2:	898b      	ldrh	r3, [r1, #12]
 800f8b4:	061b      	lsls	r3, r3, #24
 800f8b6:	b09d      	sub	sp, #116	; 0x74
 800f8b8:	4607      	mov	r7, r0
 800f8ba:	460d      	mov	r5, r1
 800f8bc:	4614      	mov	r4, r2
 800f8be:	d50e      	bpl.n	800f8de <_svfiprintf_r+0x32>
 800f8c0:	690b      	ldr	r3, [r1, #16]
 800f8c2:	b963      	cbnz	r3, 800f8de <_svfiprintf_r+0x32>
 800f8c4:	2140      	movs	r1, #64	; 0x40
 800f8c6:	f7ff ff3b 	bl	800f740 <_malloc_r>
 800f8ca:	6028      	str	r0, [r5, #0]
 800f8cc:	6128      	str	r0, [r5, #16]
 800f8ce:	b920      	cbnz	r0, 800f8da <_svfiprintf_r+0x2e>
 800f8d0:	230c      	movs	r3, #12
 800f8d2:	603b      	str	r3, [r7, #0]
 800f8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800f8d8:	e0d1      	b.n	800fa7e <_svfiprintf_r+0x1d2>
 800f8da:	2340      	movs	r3, #64	; 0x40
 800f8dc:	616b      	str	r3, [r5, #20]
 800f8de:	2300      	movs	r3, #0
 800f8e0:	9309      	str	r3, [sp, #36]	; 0x24
 800f8e2:	2320      	movs	r3, #32
 800f8e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f8e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800f8ec:	2330      	movs	r3, #48	; 0x30
 800f8ee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800fa98 <_svfiprintf_r+0x1ec>
 800f8f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f8f6:	f04f 0901 	mov.w	r9, #1
 800f8fa:	4623      	mov	r3, r4
 800f8fc:	469a      	mov	sl, r3
 800f8fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f902:	b10a      	cbz	r2, 800f908 <_svfiprintf_r+0x5c>
 800f904:	2a25      	cmp	r2, #37	; 0x25
 800f906:	d1f9      	bne.n	800f8fc <_svfiprintf_r+0x50>
 800f908:	ebba 0b04 	subs.w	fp, sl, r4
 800f90c:	d00b      	beq.n	800f926 <_svfiprintf_r+0x7a>
 800f90e:	465b      	mov	r3, fp
 800f910:	4622      	mov	r2, r4
 800f912:	4629      	mov	r1, r5
 800f914:	4638      	mov	r0, r7
 800f916:	f7ff ff6d 	bl	800f7f4 <__ssputs_r>
 800f91a:	3001      	adds	r0, #1
 800f91c:	f000 80aa 	beq.w	800fa74 <_svfiprintf_r+0x1c8>
 800f920:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f922:	445a      	add	r2, fp
 800f924:	9209      	str	r2, [sp, #36]	; 0x24
 800f926:	f89a 3000 	ldrb.w	r3, [sl]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	f000 80a2 	beq.w	800fa74 <_svfiprintf_r+0x1c8>
 800f930:	2300      	movs	r3, #0
 800f932:	f04f 32ff 	mov.w	r2, #4294967295
 800f936:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f93a:	f10a 0a01 	add.w	sl, sl, #1
 800f93e:	9304      	str	r3, [sp, #16]
 800f940:	9307      	str	r3, [sp, #28]
 800f942:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f946:	931a      	str	r3, [sp, #104]	; 0x68
 800f948:	4654      	mov	r4, sl
 800f94a:	2205      	movs	r2, #5
 800f94c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f950:	4851      	ldr	r0, [pc, #324]	; (800fa98 <_svfiprintf_r+0x1ec>)
 800f952:	f7f0 fc45 	bl	80001e0 <memchr>
 800f956:	9a04      	ldr	r2, [sp, #16]
 800f958:	b9d8      	cbnz	r0, 800f992 <_svfiprintf_r+0xe6>
 800f95a:	06d0      	lsls	r0, r2, #27
 800f95c:	bf44      	itt	mi
 800f95e:	2320      	movmi	r3, #32
 800f960:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f964:	0711      	lsls	r1, r2, #28
 800f966:	bf44      	itt	mi
 800f968:	232b      	movmi	r3, #43	; 0x2b
 800f96a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f96e:	f89a 3000 	ldrb.w	r3, [sl]
 800f972:	2b2a      	cmp	r3, #42	; 0x2a
 800f974:	d015      	beq.n	800f9a2 <_svfiprintf_r+0xf6>
 800f976:	9a07      	ldr	r2, [sp, #28]
 800f978:	4654      	mov	r4, sl
 800f97a:	2000      	movs	r0, #0
 800f97c:	f04f 0c0a 	mov.w	ip, #10
 800f980:	4621      	mov	r1, r4
 800f982:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f986:	3b30      	subs	r3, #48	; 0x30
 800f988:	2b09      	cmp	r3, #9
 800f98a:	d94e      	bls.n	800fa2a <_svfiprintf_r+0x17e>
 800f98c:	b1b0      	cbz	r0, 800f9bc <_svfiprintf_r+0x110>
 800f98e:	9207      	str	r2, [sp, #28]
 800f990:	e014      	b.n	800f9bc <_svfiprintf_r+0x110>
 800f992:	eba0 0308 	sub.w	r3, r0, r8
 800f996:	fa09 f303 	lsl.w	r3, r9, r3
 800f99a:	4313      	orrs	r3, r2
 800f99c:	9304      	str	r3, [sp, #16]
 800f99e:	46a2      	mov	sl, r4
 800f9a0:	e7d2      	b.n	800f948 <_svfiprintf_r+0x9c>
 800f9a2:	9b03      	ldr	r3, [sp, #12]
 800f9a4:	1d19      	adds	r1, r3, #4
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	9103      	str	r1, [sp, #12]
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	bfbb      	ittet	lt
 800f9ae:	425b      	neglt	r3, r3
 800f9b0:	f042 0202 	orrlt.w	r2, r2, #2
 800f9b4:	9307      	strge	r3, [sp, #28]
 800f9b6:	9307      	strlt	r3, [sp, #28]
 800f9b8:	bfb8      	it	lt
 800f9ba:	9204      	strlt	r2, [sp, #16]
 800f9bc:	7823      	ldrb	r3, [r4, #0]
 800f9be:	2b2e      	cmp	r3, #46	; 0x2e
 800f9c0:	d10c      	bne.n	800f9dc <_svfiprintf_r+0x130>
 800f9c2:	7863      	ldrb	r3, [r4, #1]
 800f9c4:	2b2a      	cmp	r3, #42	; 0x2a
 800f9c6:	d135      	bne.n	800fa34 <_svfiprintf_r+0x188>
 800f9c8:	9b03      	ldr	r3, [sp, #12]
 800f9ca:	1d1a      	adds	r2, r3, #4
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	9203      	str	r2, [sp, #12]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	bfb8      	it	lt
 800f9d4:	f04f 33ff 	movlt.w	r3, #4294967295
 800f9d8:	3402      	adds	r4, #2
 800f9da:	9305      	str	r3, [sp, #20]
 800f9dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800faa8 <_svfiprintf_r+0x1fc>
 800f9e0:	7821      	ldrb	r1, [r4, #0]
 800f9e2:	2203      	movs	r2, #3
 800f9e4:	4650      	mov	r0, sl
 800f9e6:	f7f0 fbfb 	bl	80001e0 <memchr>
 800f9ea:	b140      	cbz	r0, 800f9fe <_svfiprintf_r+0x152>
 800f9ec:	2340      	movs	r3, #64	; 0x40
 800f9ee:	eba0 000a 	sub.w	r0, r0, sl
 800f9f2:	fa03 f000 	lsl.w	r0, r3, r0
 800f9f6:	9b04      	ldr	r3, [sp, #16]
 800f9f8:	4303      	orrs	r3, r0
 800f9fa:	3401      	adds	r4, #1
 800f9fc:	9304      	str	r3, [sp, #16]
 800f9fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa02:	4826      	ldr	r0, [pc, #152]	; (800fa9c <_svfiprintf_r+0x1f0>)
 800fa04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fa08:	2206      	movs	r2, #6
 800fa0a:	f7f0 fbe9 	bl	80001e0 <memchr>
 800fa0e:	2800      	cmp	r0, #0
 800fa10:	d038      	beq.n	800fa84 <_svfiprintf_r+0x1d8>
 800fa12:	4b23      	ldr	r3, [pc, #140]	; (800faa0 <_svfiprintf_r+0x1f4>)
 800fa14:	bb1b      	cbnz	r3, 800fa5e <_svfiprintf_r+0x1b2>
 800fa16:	9b03      	ldr	r3, [sp, #12]
 800fa18:	3307      	adds	r3, #7
 800fa1a:	f023 0307 	bic.w	r3, r3, #7
 800fa1e:	3308      	adds	r3, #8
 800fa20:	9303      	str	r3, [sp, #12]
 800fa22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa24:	4433      	add	r3, r6
 800fa26:	9309      	str	r3, [sp, #36]	; 0x24
 800fa28:	e767      	b.n	800f8fa <_svfiprintf_r+0x4e>
 800fa2a:	fb0c 3202 	mla	r2, ip, r2, r3
 800fa2e:	460c      	mov	r4, r1
 800fa30:	2001      	movs	r0, #1
 800fa32:	e7a5      	b.n	800f980 <_svfiprintf_r+0xd4>
 800fa34:	2300      	movs	r3, #0
 800fa36:	3401      	adds	r4, #1
 800fa38:	9305      	str	r3, [sp, #20]
 800fa3a:	4619      	mov	r1, r3
 800fa3c:	f04f 0c0a 	mov.w	ip, #10
 800fa40:	4620      	mov	r0, r4
 800fa42:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa46:	3a30      	subs	r2, #48	; 0x30
 800fa48:	2a09      	cmp	r2, #9
 800fa4a:	d903      	bls.n	800fa54 <_svfiprintf_r+0x1a8>
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d0c5      	beq.n	800f9dc <_svfiprintf_r+0x130>
 800fa50:	9105      	str	r1, [sp, #20]
 800fa52:	e7c3      	b.n	800f9dc <_svfiprintf_r+0x130>
 800fa54:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa58:	4604      	mov	r4, r0
 800fa5a:	2301      	movs	r3, #1
 800fa5c:	e7f0      	b.n	800fa40 <_svfiprintf_r+0x194>
 800fa5e:	ab03      	add	r3, sp, #12
 800fa60:	9300      	str	r3, [sp, #0]
 800fa62:	462a      	mov	r2, r5
 800fa64:	4b0f      	ldr	r3, [pc, #60]	; (800faa4 <_svfiprintf_r+0x1f8>)
 800fa66:	a904      	add	r1, sp, #16
 800fa68:	4638      	mov	r0, r7
 800fa6a:	f7fb fddf 	bl	800b62c <_printf_float>
 800fa6e:	1c42      	adds	r2, r0, #1
 800fa70:	4606      	mov	r6, r0
 800fa72:	d1d6      	bne.n	800fa22 <_svfiprintf_r+0x176>
 800fa74:	89ab      	ldrh	r3, [r5, #12]
 800fa76:	065b      	lsls	r3, r3, #25
 800fa78:	f53f af2c 	bmi.w	800f8d4 <_svfiprintf_r+0x28>
 800fa7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fa7e:	b01d      	add	sp, #116	; 0x74
 800fa80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa84:	ab03      	add	r3, sp, #12
 800fa86:	9300      	str	r3, [sp, #0]
 800fa88:	462a      	mov	r2, r5
 800fa8a:	4b06      	ldr	r3, [pc, #24]	; (800faa4 <_svfiprintf_r+0x1f8>)
 800fa8c:	a904      	add	r1, sp, #16
 800fa8e:	4638      	mov	r0, r7
 800fa90:	f7fc f870 	bl	800bb74 <_printf_i>
 800fa94:	e7eb      	b.n	800fa6e <_svfiprintf_r+0x1c2>
 800fa96:	bf00      	nop
 800fa98:	080109e4 	.word	0x080109e4
 800fa9c:	080109ee 	.word	0x080109ee
 800faa0:	0800b62d 	.word	0x0800b62d
 800faa4:	0800f7f5 	.word	0x0800f7f5
 800faa8:	080109ea 	.word	0x080109ea

0800faac <__sfputc_r>:
 800faac:	6893      	ldr	r3, [r2, #8]
 800faae:	3b01      	subs	r3, #1
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	b410      	push	{r4}
 800fab4:	6093      	str	r3, [r2, #8]
 800fab6:	da08      	bge.n	800faca <__sfputc_r+0x1e>
 800fab8:	6994      	ldr	r4, [r2, #24]
 800faba:	42a3      	cmp	r3, r4
 800fabc:	db01      	blt.n	800fac2 <__sfputc_r+0x16>
 800fabe:	290a      	cmp	r1, #10
 800fac0:	d103      	bne.n	800faca <__sfputc_r+0x1e>
 800fac2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fac6:	f7fd bc0d 	b.w	800d2e4 <__swbuf_r>
 800faca:	6813      	ldr	r3, [r2, #0]
 800facc:	1c58      	adds	r0, r3, #1
 800face:	6010      	str	r0, [r2, #0]
 800fad0:	7019      	strb	r1, [r3, #0]
 800fad2:	4608      	mov	r0, r1
 800fad4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fad8:	4770      	bx	lr

0800fada <__sfputs_r>:
 800fada:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fadc:	4606      	mov	r6, r0
 800fade:	460f      	mov	r7, r1
 800fae0:	4614      	mov	r4, r2
 800fae2:	18d5      	adds	r5, r2, r3
 800fae4:	42ac      	cmp	r4, r5
 800fae6:	d101      	bne.n	800faec <__sfputs_r+0x12>
 800fae8:	2000      	movs	r0, #0
 800faea:	e007      	b.n	800fafc <__sfputs_r+0x22>
 800faec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800faf0:	463a      	mov	r2, r7
 800faf2:	4630      	mov	r0, r6
 800faf4:	f7ff ffda 	bl	800faac <__sfputc_r>
 800faf8:	1c43      	adds	r3, r0, #1
 800fafa:	d1f3      	bne.n	800fae4 <__sfputs_r+0xa>
 800fafc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fb00 <_vfiprintf_r>:
 800fb00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb04:	460d      	mov	r5, r1
 800fb06:	b09d      	sub	sp, #116	; 0x74
 800fb08:	4614      	mov	r4, r2
 800fb0a:	4698      	mov	r8, r3
 800fb0c:	4606      	mov	r6, r0
 800fb0e:	b118      	cbz	r0, 800fb18 <_vfiprintf_r+0x18>
 800fb10:	6983      	ldr	r3, [r0, #24]
 800fb12:	b90b      	cbnz	r3, 800fb18 <_vfiprintf_r+0x18>
 800fb14:	f7fe fc56 	bl	800e3c4 <__sinit>
 800fb18:	4b89      	ldr	r3, [pc, #548]	; (800fd40 <_vfiprintf_r+0x240>)
 800fb1a:	429d      	cmp	r5, r3
 800fb1c:	d11b      	bne.n	800fb56 <_vfiprintf_r+0x56>
 800fb1e:	6875      	ldr	r5, [r6, #4]
 800fb20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb22:	07d9      	lsls	r1, r3, #31
 800fb24:	d405      	bmi.n	800fb32 <_vfiprintf_r+0x32>
 800fb26:	89ab      	ldrh	r3, [r5, #12]
 800fb28:	059a      	lsls	r2, r3, #22
 800fb2a:	d402      	bmi.n	800fb32 <_vfiprintf_r+0x32>
 800fb2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fb2e:	f7ff f86c 	bl	800ec0a <__retarget_lock_acquire_recursive>
 800fb32:	89ab      	ldrh	r3, [r5, #12]
 800fb34:	071b      	lsls	r3, r3, #28
 800fb36:	d501      	bpl.n	800fb3c <_vfiprintf_r+0x3c>
 800fb38:	692b      	ldr	r3, [r5, #16]
 800fb3a:	b9eb      	cbnz	r3, 800fb78 <_vfiprintf_r+0x78>
 800fb3c:	4629      	mov	r1, r5
 800fb3e:	4630      	mov	r0, r6
 800fb40:	f7fd fc22 	bl	800d388 <__swsetup_r>
 800fb44:	b1c0      	cbz	r0, 800fb78 <_vfiprintf_r+0x78>
 800fb46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb48:	07dc      	lsls	r4, r3, #31
 800fb4a:	d50e      	bpl.n	800fb6a <_vfiprintf_r+0x6a>
 800fb4c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb50:	b01d      	add	sp, #116	; 0x74
 800fb52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb56:	4b7b      	ldr	r3, [pc, #492]	; (800fd44 <_vfiprintf_r+0x244>)
 800fb58:	429d      	cmp	r5, r3
 800fb5a:	d101      	bne.n	800fb60 <_vfiprintf_r+0x60>
 800fb5c:	68b5      	ldr	r5, [r6, #8]
 800fb5e:	e7df      	b.n	800fb20 <_vfiprintf_r+0x20>
 800fb60:	4b79      	ldr	r3, [pc, #484]	; (800fd48 <_vfiprintf_r+0x248>)
 800fb62:	429d      	cmp	r5, r3
 800fb64:	bf08      	it	eq
 800fb66:	68f5      	ldreq	r5, [r6, #12]
 800fb68:	e7da      	b.n	800fb20 <_vfiprintf_r+0x20>
 800fb6a:	89ab      	ldrh	r3, [r5, #12]
 800fb6c:	0598      	lsls	r0, r3, #22
 800fb6e:	d4ed      	bmi.n	800fb4c <_vfiprintf_r+0x4c>
 800fb70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fb72:	f7ff f84b 	bl	800ec0c <__retarget_lock_release_recursive>
 800fb76:	e7e9      	b.n	800fb4c <_vfiprintf_r+0x4c>
 800fb78:	2300      	movs	r3, #0
 800fb7a:	9309      	str	r3, [sp, #36]	; 0x24
 800fb7c:	2320      	movs	r3, #32
 800fb7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fb82:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb86:	2330      	movs	r3, #48	; 0x30
 800fb88:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fd4c <_vfiprintf_r+0x24c>
 800fb8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fb90:	f04f 0901 	mov.w	r9, #1
 800fb94:	4623      	mov	r3, r4
 800fb96:	469a      	mov	sl, r3
 800fb98:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb9c:	b10a      	cbz	r2, 800fba2 <_vfiprintf_r+0xa2>
 800fb9e:	2a25      	cmp	r2, #37	; 0x25
 800fba0:	d1f9      	bne.n	800fb96 <_vfiprintf_r+0x96>
 800fba2:	ebba 0b04 	subs.w	fp, sl, r4
 800fba6:	d00b      	beq.n	800fbc0 <_vfiprintf_r+0xc0>
 800fba8:	465b      	mov	r3, fp
 800fbaa:	4622      	mov	r2, r4
 800fbac:	4629      	mov	r1, r5
 800fbae:	4630      	mov	r0, r6
 800fbb0:	f7ff ff93 	bl	800fada <__sfputs_r>
 800fbb4:	3001      	adds	r0, #1
 800fbb6:	f000 80aa 	beq.w	800fd0e <_vfiprintf_r+0x20e>
 800fbba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fbbc:	445a      	add	r2, fp
 800fbbe:	9209      	str	r2, [sp, #36]	; 0x24
 800fbc0:	f89a 3000 	ldrb.w	r3, [sl]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	f000 80a2 	beq.w	800fd0e <_vfiprintf_r+0x20e>
 800fbca:	2300      	movs	r3, #0
 800fbcc:	f04f 32ff 	mov.w	r2, #4294967295
 800fbd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fbd4:	f10a 0a01 	add.w	sl, sl, #1
 800fbd8:	9304      	str	r3, [sp, #16]
 800fbda:	9307      	str	r3, [sp, #28]
 800fbdc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fbe0:	931a      	str	r3, [sp, #104]	; 0x68
 800fbe2:	4654      	mov	r4, sl
 800fbe4:	2205      	movs	r2, #5
 800fbe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbea:	4858      	ldr	r0, [pc, #352]	; (800fd4c <_vfiprintf_r+0x24c>)
 800fbec:	f7f0 faf8 	bl	80001e0 <memchr>
 800fbf0:	9a04      	ldr	r2, [sp, #16]
 800fbf2:	b9d8      	cbnz	r0, 800fc2c <_vfiprintf_r+0x12c>
 800fbf4:	06d1      	lsls	r1, r2, #27
 800fbf6:	bf44      	itt	mi
 800fbf8:	2320      	movmi	r3, #32
 800fbfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fbfe:	0713      	lsls	r3, r2, #28
 800fc00:	bf44      	itt	mi
 800fc02:	232b      	movmi	r3, #43	; 0x2b
 800fc04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc08:	f89a 3000 	ldrb.w	r3, [sl]
 800fc0c:	2b2a      	cmp	r3, #42	; 0x2a
 800fc0e:	d015      	beq.n	800fc3c <_vfiprintf_r+0x13c>
 800fc10:	9a07      	ldr	r2, [sp, #28]
 800fc12:	4654      	mov	r4, sl
 800fc14:	2000      	movs	r0, #0
 800fc16:	f04f 0c0a 	mov.w	ip, #10
 800fc1a:	4621      	mov	r1, r4
 800fc1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc20:	3b30      	subs	r3, #48	; 0x30
 800fc22:	2b09      	cmp	r3, #9
 800fc24:	d94e      	bls.n	800fcc4 <_vfiprintf_r+0x1c4>
 800fc26:	b1b0      	cbz	r0, 800fc56 <_vfiprintf_r+0x156>
 800fc28:	9207      	str	r2, [sp, #28]
 800fc2a:	e014      	b.n	800fc56 <_vfiprintf_r+0x156>
 800fc2c:	eba0 0308 	sub.w	r3, r0, r8
 800fc30:	fa09 f303 	lsl.w	r3, r9, r3
 800fc34:	4313      	orrs	r3, r2
 800fc36:	9304      	str	r3, [sp, #16]
 800fc38:	46a2      	mov	sl, r4
 800fc3a:	e7d2      	b.n	800fbe2 <_vfiprintf_r+0xe2>
 800fc3c:	9b03      	ldr	r3, [sp, #12]
 800fc3e:	1d19      	adds	r1, r3, #4
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	9103      	str	r1, [sp, #12]
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	bfbb      	ittet	lt
 800fc48:	425b      	neglt	r3, r3
 800fc4a:	f042 0202 	orrlt.w	r2, r2, #2
 800fc4e:	9307      	strge	r3, [sp, #28]
 800fc50:	9307      	strlt	r3, [sp, #28]
 800fc52:	bfb8      	it	lt
 800fc54:	9204      	strlt	r2, [sp, #16]
 800fc56:	7823      	ldrb	r3, [r4, #0]
 800fc58:	2b2e      	cmp	r3, #46	; 0x2e
 800fc5a:	d10c      	bne.n	800fc76 <_vfiprintf_r+0x176>
 800fc5c:	7863      	ldrb	r3, [r4, #1]
 800fc5e:	2b2a      	cmp	r3, #42	; 0x2a
 800fc60:	d135      	bne.n	800fcce <_vfiprintf_r+0x1ce>
 800fc62:	9b03      	ldr	r3, [sp, #12]
 800fc64:	1d1a      	adds	r2, r3, #4
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	9203      	str	r2, [sp, #12]
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	bfb8      	it	lt
 800fc6e:	f04f 33ff 	movlt.w	r3, #4294967295
 800fc72:	3402      	adds	r4, #2
 800fc74:	9305      	str	r3, [sp, #20]
 800fc76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fd5c <_vfiprintf_r+0x25c>
 800fc7a:	7821      	ldrb	r1, [r4, #0]
 800fc7c:	2203      	movs	r2, #3
 800fc7e:	4650      	mov	r0, sl
 800fc80:	f7f0 faae 	bl	80001e0 <memchr>
 800fc84:	b140      	cbz	r0, 800fc98 <_vfiprintf_r+0x198>
 800fc86:	2340      	movs	r3, #64	; 0x40
 800fc88:	eba0 000a 	sub.w	r0, r0, sl
 800fc8c:	fa03 f000 	lsl.w	r0, r3, r0
 800fc90:	9b04      	ldr	r3, [sp, #16]
 800fc92:	4303      	orrs	r3, r0
 800fc94:	3401      	adds	r4, #1
 800fc96:	9304      	str	r3, [sp, #16]
 800fc98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc9c:	482c      	ldr	r0, [pc, #176]	; (800fd50 <_vfiprintf_r+0x250>)
 800fc9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fca2:	2206      	movs	r2, #6
 800fca4:	f7f0 fa9c 	bl	80001e0 <memchr>
 800fca8:	2800      	cmp	r0, #0
 800fcaa:	d03f      	beq.n	800fd2c <_vfiprintf_r+0x22c>
 800fcac:	4b29      	ldr	r3, [pc, #164]	; (800fd54 <_vfiprintf_r+0x254>)
 800fcae:	bb1b      	cbnz	r3, 800fcf8 <_vfiprintf_r+0x1f8>
 800fcb0:	9b03      	ldr	r3, [sp, #12]
 800fcb2:	3307      	adds	r3, #7
 800fcb4:	f023 0307 	bic.w	r3, r3, #7
 800fcb8:	3308      	adds	r3, #8
 800fcba:	9303      	str	r3, [sp, #12]
 800fcbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcbe:	443b      	add	r3, r7
 800fcc0:	9309      	str	r3, [sp, #36]	; 0x24
 800fcc2:	e767      	b.n	800fb94 <_vfiprintf_r+0x94>
 800fcc4:	fb0c 3202 	mla	r2, ip, r2, r3
 800fcc8:	460c      	mov	r4, r1
 800fcca:	2001      	movs	r0, #1
 800fccc:	e7a5      	b.n	800fc1a <_vfiprintf_r+0x11a>
 800fcce:	2300      	movs	r3, #0
 800fcd0:	3401      	adds	r4, #1
 800fcd2:	9305      	str	r3, [sp, #20]
 800fcd4:	4619      	mov	r1, r3
 800fcd6:	f04f 0c0a 	mov.w	ip, #10
 800fcda:	4620      	mov	r0, r4
 800fcdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fce0:	3a30      	subs	r2, #48	; 0x30
 800fce2:	2a09      	cmp	r2, #9
 800fce4:	d903      	bls.n	800fcee <_vfiprintf_r+0x1ee>
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d0c5      	beq.n	800fc76 <_vfiprintf_r+0x176>
 800fcea:	9105      	str	r1, [sp, #20]
 800fcec:	e7c3      	b.n	800fc76 <_vfiprintf_r+0x176>
 800fcee:	fb0c 2101 	mla	r1, ip, r1, r2
 800fcf2:	4604      	mov	r4, r0
 800fcf4:	2301      	movs	r3, #1
 800fcf6:	e7f0      	b.n	800fcda <_vfiprintf_r+0x1da>
 800fcf8:	ab03      	add	r3, sp, #12
 800fcfa:	9300      	str	r3, [sp, #0]
 800fcfc:	462a      	mov	r2, r5
 800fcfe:	4b16      	ldr	r3, [pc, #88]	; (800fd58 <_vfiprintf_r+0x258>)
 800fd00:	a904      	add	r1, sp, #16
 800fd02:	4630      	mov	r0, r6
 800fd04:	f7fb fc92 	bl	800b62c <_printf_float>
 800fd08:	4607      	mov	r7, r0
 800fd0a:	1c78      	adds	r0, r7, #1
 800fd0c:	d1d6      	bne.n	800fcbc <_vfiprintf_r+0x1bc>
 800fd0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fd10:	07d9      	lsls	r1, r3, #31
 800fd12:	d405      	bmi.n	800fd20 <_vfiprintf_r+0x220>
 800fd14:	89ab      	ldrh	r3, [r5, #12]
 800fd16:	059a      	lsls	r2, r3, #22
 800fd18:	d402      	bmi.n	800fd20 <_vfiprintf_r+0x220>
 800fd1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fd1c:	f7fe ff76 	bl	800ec0c <__retarget_lock_release_recursive>
 800fd20:	89ab      	ldrh	r3, [r5, #12]
 800fd22:	065b      	lsls	r3, r3, #25
 800fd24:	f53f af12 	bmi.w	800fb4c <_vfiprintf_r+0x4c>
 800fd28:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fd2a:	e711      	b.n	800fb50 <_vfiprintf_r+0x50>
 800fd2c:	ab03      	add	r3, sp, #12
 800fd2e:	9300      	str	r3, [sp, #0]
 800fd30:	462a      	mov	r2, r5
 800fd32:	4b09      	ldr	r3, [pc, #36]	; (800fd58 <_vfiprintf_r+0x258>)
 800fd34:	a904      	add	r1, sp, #16
 800fd36:	4630      	mov	r0, r6
 800fd38:	f7fb ff1c 	bl	800bb74 <_printf_i>
 800fd3c:	e7e4      	b.n	800fd08 <_vfiprintf_r+0x208>
 800fd3e:	bf00      	nop
 800fd40:	080107c4 	.word	0x080107c4
 800fd44:	080107e4 	.word	0x080107e4
 800fd48:	080107a4 	.word	0x080107a4
 800fd4c:	080109e4 	.word	0x080109e4
 800fd50:	080109ee 	.word	0x080109ee
 800fd54:	0800b62d 	.word	0x0800b62d
 800fd58:	0800fadb 	.word	0x0800fadb
 800fd5c:	080109ea 	.word	0x080109ea

0800fd60 <nan>:
 800fd60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fd68 <nan+0x8>
 800fd64:	4770      	bx	lr
 800fd66:	bf00      	nop
 800fd68:	00000000 	.word	0x00000000
 800fd6c:	7ff80000 	.word	0x7ff80000

0800fd70 <_sbrk_r>:
 800fd70:	b538      	push	{r3, r4, r5, lr}
 800fd72:	4d06      	ldr	r5, [pc, #24]	; (800fd8c <_sbrk_r+0x1c>)
 800fd74:	2300      	movs	r3, #0
 800fd76:	4604      	mov	r4, r0
 800fd78:	4608      	mov	r0, r1
 800fd7a:	602b      	str	r3, [r5, #0]
 800fd7c:	f7f5 fe28 	bl	80059d0 <_sbrk>
 800fd80:	1c43      	adds	r3, r0, #1
 800fd82:	d102      	bne.n	800fd8a <_sbrk_r+0x1a>
 800fd84:	682b      	ldr	r3, [r5, #0]
 800fd86:	b103      	cbz	r3, 800fd8a <_sbrk_r+0x1a>
 800fd88:	6023      	str	r3, [r4, #0]
 800fd8a:	bd38      	pop	{r3, r4, r5, pc}
 800fd8c:	20002a04 	.word	0x20002a04

0800fd90 <__sread>:
 800fd90:	b510      	push	{r4, lr}
 800fd92:	460c      	mov	r4, r1
 800fd94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd98:	f000 f8f4 	bl	800ff84 <_read_r>
 800fd9c:	2800      	cmp	r0, #0
 800fd9e:	bfab      	itete	ge
 800fda0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fda2:	89a3      	ldrhlt	r3, [r4, #12]
 800fda4:	181b      	addge	r3, r3, r0
 800fda6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fdaa:	bfac      	ite	ge
 800fdac:	6563      	strge	r3, [r4, #84]	; 0x54
 800fdae:	81a3      	strhlt	r3, [r4, #12]
 800fdb0:	bd10      	pop	{r4, pc}

0800fdb2 <__swrite>:
 800fdb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdb6:	461f      	mov	r7, r3
 800fdb8:	898b      	ldrh	r3, [r1, #12]
 800fdba:	05db      	lsls	r3, r3, #23
 800fdbc:	4605      	mov	r5, r0
 800fdbe:	460c      	mov	r4, r1
 800fdc0:	4616      	mov	r6, r2
 800fdc2:	d505      	bpl.n	800fdd0 <__swrite+0x1e>
 800fdc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdc8:	2302      	movs	r3, #2
 800fdca:	2200      	movs	r2, #0
 800fdcc:	f000 f87c 	bl	800fec8 <_lseek_r>
 800fdd0:	89a3      	ldrh	r3, [r4, #12]
 800fdd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fdd6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fdda:	81a3      	strh	r3, [r4, #12]
 800fddc:	4632      	mov	r2, r6
 800fdde:	463b      	mov	r3, r7
 800fde0:	4628      	mov	r0, r5
 800fde2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fde6:	f000 b823 	b.w	800fe30 <_write_r>

0800fdea <__sseek>:
 800fdea:	b510      	push	{r4, lr}
 800fdec:	460c      	mov	r4, r1
 800fdee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fdf2:	f000 f869 	bl	800fec8 <_lseek_r>
 800fdf6:	1c43      	adds	r3, r0, #1
 800fdf8:	89a3      	ldrh	r3, [r4, #12]
 800fdfa:	bf15      	itete	ne
 800fdfc:	6560      	strne	r0, [r4, #84]	; 0x54
 800fdfe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fe02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fe06:	81a3      	strheq	r3, [r4, #12]
 800fe08:	bf18      	it	ne
 800fe0a:	81a3      	strhne	r3, [r4, #12]
 800fe0c:	bd10      	pop	{r4, pc}

0800fe0e <__sclose>:
 800fe0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe12:	f000 b827 	b.w	800fe64 <_close_r>

0800fe16 <__ascii_wctomb>:
 800fe16:	b149      	cbz	r1, 800fe2c <__ascii_wctomb+0x16>
 800fe18:	2aff      	cmp	r2, #255	; 0xff
 800fe1a:	bf85      	ittet	hi
 800fe1c:	238a      	movhi	r3, #138	; 0x8a
 800fe1e:	6003      	strhi	r3, [r0, #0]
 800fe20:	700a      	strbls	r2, [r1, #0]
 800fe22:	f04f 30ff 	movhi.w	r0, #4294967295
 800fe26:	bf98      	it	ls
 800fe28:	2001      	movls	r0, #1
 800fe2a:	4770      	bx	lr
 800fe2c:	4608      	mov	r0, r1
 800fe2e:	4770      	bx	lr

0800fe30 <_write_r>:
 800fe30:	b538      	push	{r3, r4, r5, lr}
 800fe32:	4d07      	ldr	r5, [pc, #28]	; (800fe50 <_write_r+0x20>)
 800fe34:	4604      	mov	r4, r0
 800fe36:	4608      	mov	r0, r1
 800fe38:	4611      	mov	r1, r2
 800fe3a:	2200      	movs	r2, #0
 800fe3c:	602a      	str	r2, [r5, #0]
 800fe3e:	461a      	mov	r2, r3
 800fe40:	f7f4 ff06 	bl	8004c50 <_write>
 800fe44:	1c43      	adds	r3, r0, #1
 800fe46:	d102      	bne.n	800fe4e <_write_r+0x1e>
 800fe48:	682b      	ldr	r3, [r5, #0]
 800fe4a:	b103      	cbz	r3, 800fe4e <_write_r+0x1e>
 800fe4c:	6023      	str	r3, [r4, #0]
 800fe4e:	bd38      	pop	{r3, r4, r5, pc}
 800fe50:	20002a04 	.word	0x20002a04

0800fe54 <abort>:
 800fe54:	b508      	push	{r3, lr}
 800fe56:	2006      	movs	r0, #6
 800fe58:	f000 f8ce 	bl	800fff8 <raise>
 800fe5c:	2001      	movs	r0, #1
 800fe5e:	f7f5 fda5 	bl	80059ac <_exit>
	...

0800fe64 <_close_r>:
 800fe64:	b538      	push	{r3, r4, r5, lr}
 800fe66:	4d06      	ldr	r5, [pc, #24]	; (800fe80 <_close_r+0x1c>)
 800fe68:	2300      	movs	r3, #0
 800fe6a:	4604      	mov	r4, r0
 800fe6c:	4608      	mov	r0, r1
 800fe6e:	602b      	str	r3, [r5, #0]
 800fe70:	f7f5 fda2 	bl	80059b8 <_close>
 800fe74:	1c43      	adds	r3, r0, #1
 800fe76:	d102      	bne.n	800fe7e <_close_r+0x1a>
 800fe78:	682b      	ldr	r3, [r5, #0]
 800fe7a:	b103      	cbz	r3, 800fe7e <_close_r+0x1a>
 800fe7c:	6023      	str	r3, [r4, #0]
 800fe7e:	bd38      	pop	{r3, r4, r5, pc}
 800fe80:	20002a04 	.word	0x20002a04

0800fe84 <_fstat_r>:
 800fe84:	b538      	push	{r3, r4, r5, lr}
 800fe86:	4d07      	ldr	r5, [pc, #28]	; (800fea4 <_fstat_r+0x20>)
 800fe88:	2300      	movs	r3, #0
 800fe8a:	4604      	mov	r4, r0
 800fe8c:	4608      	mov	r0, r1
 800fe8e:	4611      	mov	r1, r2
 800fe90:	602b      	str	r3, [r5, #0]
 800fe92:	f7f5 fd94 	bl	80059be <_fstat>
 800fe96:	1c43      	adds	r3, r0, #1
 800fe98:	d102      	bne.n	800fea0 <_fstat_r+0x1c>
 800fe9a:	682b      	ldr	r3, [r5, #0]
 800fe9c:	b103      	cbz	r3, 800fea0 <_fstat_r+0x1c>
 800fe9e:	6023      	str	r3, [r4, #0]
 800fea0:	bd38      	pop	{r3, r4, r5, pc}
 800fea2:	bf00      	nop
 800fea4:	20002a04 	.word	0x20002a04

0800fea8 <_isatty_r>:
 800fea8:	b538      	push	{r3, r4, r5, lr}
 800feaa:	4d06      	ldr	r5, [pc, #24]	; (800fec4 <_isatty_r+0x1c>)
 800feac:	2300      	movs	r3, #0
 800feae:	4604      	mov	r4, r0
 800feb0:	4608      	mov	r0, r1
 800feb2:	602b      	str	r3, [r5, #0]
 800feb4:	f7f5 fd88 	bl	80059c8 <_isatty>
 800feb8:	1c43      	adds	r3, r0, #1
 800feba:	d102      	bne.n	800fec2 <_isatty_r+0x1a>
 800febc:	682b      	ldr	r3, [r5, #0]
 800febe:	b103      	cbz	r3, 800fec2 <_isatty_r+0x1a>
 800fec0:	6023      	str	r3, [r4, #0]
 800fec2:	bd38      	pop	{r3, r4, r5, pc}
 800fec4:	20002a04 	.word	0x20002a04

0800fec8 <_lseek_r>:
 800fec8:	b538      	push	{r3, r4, r5, lr}
 800feca:	4d07      	ldr	r5, [pc, #28]	; (800fee8 <_lseek_r+0x20>)
 800fecc:	4604      	mov	r4, r0
 800fece:	4608      	mov	r0, r1
 800fed0:	4611      	mov	r1, r2
 800fed2:	2200      	movs	r2, #0
 800fed4:	602a      	str	r2, [r5, #0]
 800fed6:	461a      	mov	r2, r3
 800fed8:	f7f5 fd78 	bl	80059cc <_lseek>
 800fedc:	1c43      	adds	r3, r0, #1
 800fede:	d102      	bne.n	800fee6 <_lseek_r+0x1e>
 800fee0:	682b      	ldr	r3, [r5, #0]
 800fee2:	b103      	cbz	r3, 800fee6 <_lseek_r+0x1e>
 800fee4:	6023      	str	r3, [r4, #0]
 800fee6:	bd38      	pop	{r3, r4, r5, pc}
 800fee8:	20002a04 	.word	0x20002a04

0800feec <memmove>:
 800feec:	4288      	cmp	r0, r1
 800feee:	b510      	push	{r4, lr}
 800fef0:	eb01 0402 	add.w	r4, r1, r2
 800fef4:	d902      	bls.n	800fefc <memmove+0x10>
 800fef6:	4284      	cmp	r4, r0
 800fef8:	4623      	mov	r3, r4
 800fefa:	d807      	bhi.n	800ff0c <memmove+0x20>
 800fefc:	1e43      	subs	r3, r0, #1
 800fefe:	42a1      	cmp	r1, r4
 800ff00:	d008      	beq.n	800ff14 <memmove+0x28>
 800ff02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff06:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ff0a:	e7f8      	b.n	800fefe <memmove+0x12>
 800ff0c:	4402      	add	r2, r0
 800ff0e:	4601      	mov	r1, r0
 800ff10:	428a      	cmp	r2, r1
 800ff12:	d100      	bne.n	800ff16 <memmove+0x2a>
 800ff14:	bd10      	pop	{r4, pc}
 800ff16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ff1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ff1e:	e7f7      	b.n	800ff10 <memmove+0x24>

0800ff20 <__malloc_lock>:
 800ff20:	4801      	ldr	r0, [pc, #4]	; (800ff28 <__malloc_lock+0x8>)
 800ff22:	f7fe be72 	b.w	800ec0a <__retarget_lock_acquire_recursive>
 800ff26:	bf00      	nop
 800ff28:	200029fc 	.word	0x200029fc

0800ff2c <__malloc_unlock>:
 800ff2c:	4801      	ldr	r0, [pc, #4]	; (800ff34 <__malloc_unlock+0x8>)
 800ff2e:	f7fe be6d 	b.w	800ec0c <__retarget_lock_release_recursive>
 800ff32:	bf00      	nop
 800ff34:	200029fc 	.word	0x200029fc

0800ff38 <_realloc_r>:
 800ff38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff3a:	4607      	mov	r7, r0
 800ff3c:	4614      	mov	r4, r2
 800ff3e:	460e      	mov	r6, r1
 800ff40:	b921      	cbnz	r1, 800ff4c <_realloc_r+0x14>
 800ff42:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ff46:	4611      	mov	r1, r2
 800ff48:	f7ff bbfa 	b.w	800f740 <_malloc_r>
 800ff4c:	b922      	cbnz	r2, 800ff58 <_realloc_r+0x20>
 800ff4e:	f7ff fba7 	bl	800f6a0 <_free_r>
 800ff52:	4625      	mov	r5, r4
 800ff54:	4628      	mov	r0, r5
 800ff56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff58:	f000 f86a 	bl	8010030 <_malloc_usable_size_r>
 800ff5c:	42a0      	cmp	r0, r4
 800ff5e:	d20f      	bcs.n	800ff80 <_realloc_r+0x48>
 800ff60:	4621      	mov	r1, r4
 800ff62:	4638      	mov	r0, r7
 800ff64:	f7ff fbec 	bl	800f740 <_malloc_r>
 800ff68:	4605      	mov	r5, r0
 800ff6a:	2800      	cmp	r0, #0
 800ff6c:	d0f2      	beq.n	800ff54 <_realloc_r+0x1c>
 800ff6e:	4631      	mov	r1, r6
 800ff70:	4622      	mov	r2, r4
 800ff72:	f7fb faa5 	bl	800b4c0 <memcpy>
 800ff76:	4631      	mov	r1, r6
 800ff78:	4638      	mov	r0, r7
 800ff7a:	f7ff fb91 	bl	800f6a0 <_free_r>
 800ff7e:	e7e9      	b.n	800ff54 <_realloc_r+0x1c>
 800ff80:	4635      	mov	r5, r6
 800ff82:	e7e7      	b.n	800ff54 <_realloc_r+0x1c>

0800ff84 <_read_r>:
 800ff84:	b538      	push	{r3, r4, r5, lr}
 800ff86:	4d07      	ldr	r5, [pc, #28]	; (800ffa4 <_read_r+0x20>)
 800ff88:	4604      	mov	r4, r0
 800ff8a:	4608      	mov	r0, r1
 800ff8c:	4611      	mov	r1, r2
 800ff8e:	2200      	movs	r2, #0
 800ff90:	602a      	str	r2, [r5, #0]
 800ff92:	461a      	mov	r2, r3
 800ff94:	f7f4 fe3c 	bl	8004c10 <_read>
 800ff98:	1c43      	adds	r3, r0, #1
 800ff9a:	d102      	bne.n	800ffa2 <_read_r+0x1e>
 800ff9c:	682b      	ldr	r3, [r5, #0]
 800ff9e:	b103      	cbz	r3, 800ffa2 <_read_r+0x1e>
 800ffa0:	6023      	str	r3, [r4, #0]
 800ffa2:	bd38      	pop	{r3, r4, r5, pc}
 800ffa4:	20002a04 	.word	0x20002a04

0800ffa8 <_raise_r>:
 800ffa8:	291f      	cmp	r1, #31
 800ffaa:	b538      	push	{r3, r4, r5, lr}
 800ffac:	4604      	mov	r4, r0
 800ffae:	460d      	mov	r5, r1
 800ffb0:	d904      	bls.n	800ffbc <_raise_r+0x14>
 800ffb2:	2316      	movs	r3, #22
 800ffb4:	6003      	str	r3, [r0, #0]
 800ffb6:	f04f 30ff 	mov.w	r0, #4294967295
 800ffba:	bd38      	pop	{r3, r4, r5, pc}
 800ffbc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ffbe:	b112      	cbz	r2, 800ffc6 <_raise_r+0x1e>
 800ffc0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ffc4:	b94b      	cbnz	r3, 800ffda <_raise_r+0x32>
 800ffc6:	4620      	mov	r0, r4
 800ffc8:	f000 f830 	bl	801002c <_getpid_r>
 800ffcc:	462a      	mov	r2, r5
 800ffce:	4601      	mov	r1, r0
 800ffd0:	4620      	mov	r0, r4
 800ffd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ffd6:	f000 b817 	b.w	8010008 <_kill_r>
 800ffda:	2b01      	cmp	r3, #1
 800ffdc:	d00a      	beq.n	800fff4 <_raise_r+0x4c>
 800ffde:	1c59      	adds	r1, r3, #1
 800ffe0:	d103      	bne.n	800ffea <_raise_r+0x42>
 800ffe2:	2316      	movs	r3, #22
 800ffe4:	6003      	str	r3, [r0, #0]
 800ffe6:	2001      	movs	r0, #1
 800ffe8:	e7e7      	b.n	800ffba <_raise_r+0x12>
 800ffea:	2400      	movs	r4, #0
 800ffec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fff0:	4628      	mov	r0, r5
 800fff2:	4798      	blx	r3
 800fff4:	2000      	movs	r0, #0
 800fff6:	e7e0      	b.n	800ffba <_raise_r+0x12>

0800fff8 <raise>:
 800fff8:	4b02      	ldr	r3, [pc, #8]	; (8010004 <raise+0xc>)
 800fffa:	4601      	mov	r1, r0
 800fffc:	6818      	ldr	r0, [r3, #0]
 800fffe:	f7ff bfd3 	b.w	800ffa8 <_raise_r>
 8010002:	bf00      	nop
 8010004:	2000052c 	.word	0x2000052c

08010008 <_kill_r>:
 8010008:	b538      	push	{r3, r4, r5, lr}
 801000a:	4d07      	ldr	r5, [pc, #28]	; (8010028 <_kill_r+0x20>)
 801000c:	2300      	movs	r3, #0
 801000e:	4604      	mov	r4, r0
 8010010:	4608      	mov	r0, r1
 8010012:	4611      	mov	r1, r2
 8010014:	602b      	str	r3, [r5, #0]
 8010016:	f7f5 fcc1 	bl	800599c <_kill>
 801001a:	1c43      	adds	r3, r0, #1
 801001c:	d102      	bne.n	8010024 <_kill_r+0x1c>
 801001e:	682b      	ldr	r3, [r5, #0]
 8010020:	b103      	cbz	r3, 8010024 <_kill_r+0x1c>
 8010022:	6023      	str	r3, [r4, #0]
 8010024:	bd38      	pop	{r3, r4, r5, pc}
 8010026:	bf00      	nop
 8010028:	20002a04 	.word	0x20002a04

0801002c <_getpid_r>:
 801002c:	f7f5 bcb4 	b.w	8005998 <_getpid>

08010030 <_malloc_usable_size_r>:
 8010030:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010034:	1f18      	subs	r0, r3, #4
 8010036:	2b00      	cmp	r3, #0
 8010038:	bfbc      	itt	lt
 801003a:	580b      	ldrlt	r3, [r1, r0]
 801003c:	18c0      	addlt	r0, r0, r3
 801003e:	4770      	bx	lr

08010040 <_init>:
 8010040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010042:	bf00      	nop
 8010044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010046:	bc08      	pop	{r3}
 8010048:	469e      	mov	lr, r3
 801004a:	4770      	bx	lr

0801004c <_fini>:
 801004c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801004e:	bf00      	nop
 8010050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010052:	bc08      	pop	{r3}
 8010054:	469e      	mov	lr, r3
 8010056:	4770      	bx	lr
