Analysis & Synthesis report for SIFO_Lab_5
Thu Dec 22 15:38:58 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |all_blocks|master:master_1|cur_state
  9. State Machine - |all_blocks|master:master_2|cur_state
 10. State Machine - |all_blocks|master:master_3|cur_state
 11. State Machine - |all_blocks|master:master_4|cur_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Parameter Settings for User Entity Instance: master:master_4
 16. Parameter Settings for User Entity Instance: master:master_3
 17. Parameter Settings for User Entity Instance: master:master_2
 18. Parameter Settings for User Entity Instance: master:master_1
 19. Parameter Settings for User Entity Instance: slave:slave_generate[0].slave_
 20. Parameter Settings for User Entity Instance: slave:slave_generate[1].slave_
 21. Parameter Settings for User Entity Instance: slave:slave_generate[2].slave_
 22. Parameter Settings for User Entity Instance: slave:slave_generate[3].slave_
 23. Port Connectivity Checks: "slave:slave_generate[3].slave_"
 24. Port Connectivity Checks: "slave:slave_generate[2].slave_"
 25. Port Connectivity Checks: "slave:slave_generate[1].slave_"
 26. Port Connectivity Checks: "slave:slave_generate[0].slave_"
 27. Port Connectivity Checks: "master:master_4"
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Dec 22 15:38:58 2022       ;
; Quartus Prime Version       ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name               ; SIFO_Lab_5                                  ;
; Top-level Entity Name       ; all_blocks                                  ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 0                                           ;
; Total pins                  ; 1                                           ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; all_blocks         ; SIFO_Lab_5         ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+
; src/src_logic/all_blocks.v       ; yes             ; User Verilog HDL File  ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v ;         ;
; src/src_logic/arbiter.v          ; yes             ; User Verilog HDL File  ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/arbiter.v    ;         ;
; src/src_logic/master.v           ; yes             ; User Verilog HDL File  ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/master.v     ;         ;
; src/src_logic/slave.v            ; yes             ; User Verilog HDL File  ; /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/slave.v      ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 0     ;
;     -- Combinational with no register       ; 0     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 0     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 1     ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
; |all_blocks                ; 0 (0)       ; 0            ; 0          ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |all_blocks         ; all_blocks  ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |all_blocks|master:master_1|cur_state ;
+--------------------+----------------------------------+
; Name               ; cur_state.Grant_st               ;
+--------------------+----------------------------------+
; cur_state.Calm_st  ; 0                                ;
; cur_state.Grant_st ; 1                                ;
+--------------------+----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |all_blocks|master:master_2|cur_state ;
+--------------------+----------------------------------+
; Name               ; cur_state.Grant_st               ;
+--------------------+----------------------------------+
; cur_state.Calm_st  ; 0                                ;
; cur_state.Grant_st ; 1                                ;
+--------------------+----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |all_blocks|master:master_3|cur_state ;
+--------------------+----------------------------------+
; Name               ; cur_state.Grant_st               ;
+--------------------+----------------------------------+
; cur_state.Calm_st  ; 0                                ;
; cur_state.Grant_st ; 1                                ;
+--------------------+----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |all_blocks|master:master_4|cur_state ;
+--------------------+----------------------------------+
; Name               ; cur_state.Grant_st               ;
+--------------------+----------------------------------+
; cur_state.Calm_st  ; 0                                ;
; cur_state.Grant_st ; 1                                ;
+--------------------+----------------------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; master:master_1|own_request[2]         ; Merged with master:master_1|own_request[1] ;
; master:master_2|own_request[2]         ; Merged with master:master_2|own_request[0] ;
; master:master_3|own_request[1]         ; Merged with master:master_3|own_request[0] ;
; master:master_4|own_request[1]         ; Merged with master:master_4|own_request[0] ;
; master:master_1|own_request[1]         ; Stuck at GND due to stuck port data_in     ;
; master:master_2|own_request[0]         ; Stuck at GND due to stuck port data_in     ;
; master:master_3|own_request[2]         ; Stuck at GND due to stuck port data_in     ;
; master:master_4|own_request[0]         ; Stuck at GND due to stuck port data_in     ;
; master:master_1|cur_state~5            ; Lost fanout                                ;
; master:master_2|cur_state~5            ; Lost fanout                                ;
; master:master_3|cur_state~5            ; Lost fanout                                ;
; master:master_4|cur_state~5            ; Lost fanout                                ;
; arbiter:arbiter|master_number[0..2]    ; Lost fanout                                ;
; master:master_1|own_request[0]         ; Lost fanout                                ;
; master:master_2|own_request[1]         ; Lost fanout                                ;
; master:master_3|own_request[0]         ; Lost fanout                                ;
; master:master_4|own_request[2]         ; Lost fanout                                ;
; arbiter:arbiter|cur_state              ; Lost fanout                                ;
; master:master_1|counter[0..2]          ; Lost fanout                                ;
; master:master_2|counter[0..2]          ; Lost fanout                                ;
; master:master_3|counter[0..2]          ; Lost fanout                                ;
; master:master_4|counter[0..2]          ; Lost fanout                                ;
; arbiter:arbiter|grant_counter[0,1]     ; Lost fanout                                ;
; master:master_1|cur_state.Grant_st     ; Lost fanout                                ;
; master:master_2|cur_state.Grant_st     ; Lost fanout                                ;
; master:master_3|cur_state.Grant_st     ; Lost fanout                                ;
; master:master_4|cur_state.Grant_st     ; Lost fanout                                ;
; Total Number of Removed Registers = 38 ;                                            ;
+----------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; master:master_1|own_request[1] ; Stuck at GND              ; arbiter:arbiter|master_number[0], arbiter:arbiter|master_number[1],                 ;
;                                ; due to stuck port data_in ; master:master_1|own_request[0], master:master_2|own_request[1],                     ;
;                                ;                           ; master:master_3|own_request[0], master:master_4|own_request[2],                     ;
;                                ;                           ; arbiter:arbiter|cur_state, master:master_1|counter[0], master:master_1|counter[1],  ;
;                                ;                           ; master:master_1|counter[2], master:master_2|counter[0], master:master_2|counter[1], ;
;                                ;                           ; master:master_2|counter[2], master:master_3|counter[0], master:master_3|counter[1], ;
;                                ;                           ; master:master_3|counter[2], master:master_4|counter[0], master:master_4|counter[1], ;
;                                ;                           ; master:master_4|counter[2], arbiter:arbiter|grant_counter[0],                       ;
;                                ;                           ; arbiter:arbiter|grant_counter[1], master:master_1|cur_state.Grant_st,               ;
;                                ;                           ; master:master_2|cur_state.Grant_st, master:master_3|cur_state.Grant_st,             ;
;                                ;                           ; master:master_4|cur_state.Grant_st                                                  ;
; master:master_4|own_request[0] ; Stuck at GND              ; arbiter:arbiter|master_number[2]                                                    ;
;                                ; due to stuck port data_in ;                                                                                     ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:master_4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; Number         ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:master_3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; Number         ; 3     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:master_2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; Number         ; 2     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:master_1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; Number         ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:slave_generate[0].slave_ ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; Number         ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:slave_generate[1].slave_ ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; Number         ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:slave_generate[2].slave_ ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; Number         ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:slave_generate[3].slave_ ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; Number         ; 3     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave:slave_generate[3].slave_"                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave:slave_generate[2].slave_"                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave:slave_generate[1].slave_"                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave:slave_generate[0].slave_"                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "master:master_4"  ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in_request ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Dec 22 15:38:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_5 -c SIFO_Lab_5
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file src/src_logic/all_blocks.v
    Info (12023): Found entity 1: arbiter File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/arbiter.v Line: 1
    Info (12023): Found entity 2: slave File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/slave.v Line: 1
    Info (12023): Found entity 3: master File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/master.v Line: 1
    Info (12023): Found entity 4: all_blocks File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 5
Info (12127): Elaborating entity "all_blocks" for the top level hierarchy
Info (12128): Elaborating entity "master" for hierarchy "master:master_4" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 20
Info (12128): Elaborating entity "master" for hierarchy "master:master_3" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 28
Info (12128): Elaborating entity "master" for hierarchy "master:master_2" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 36
Info (12128): Elaborating entity "master" for hierarchy "master:master_1" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 44
Info (12128): Elaborating entity "arbiter" for hierarchy "arbiter:arbiter" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 50
Info (12128): Elaborating entity "slave" for hierarchy "slave:slave_generate[0].slave_" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 55
Info (12128): Elaborating entity "slave" for hierarchy "slave:slave_generate[1].slave_" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 55
Info (12128): Elaborating entity "slave" for hierarchy "slave:slave_generate[2].slave_" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 55
Info (12128): Elaborating entity "slave" for hierarchy "slave:slave_generate[3].slave_" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 55
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/src/src_logic/all_blocks.v Line: 7
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info (144001): Generated suppressed messages file /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/output_files/SIFO_Lab_5.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 347 megabytes
    Info: Processing ended: Thu Dec 22 15:38:58 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/dimuki_ken/Quartus/Projects/SIFO_Lab_5/output_files/SIFO_Lab_5.map.smsg.


