Analysis & Synthesis report for Project
Wed Dec  4 16:48:35 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Project:proj|ClockDividers:getClocks|PLLClock:mainClock|altpll:altpll_component
 13. Parameter Settings for Inferred Entity Instance: Project:proj|Engine:engine|obstacleMovement:obs|lpm_divide:Mod0
 14. altpll Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "Project:proj|Sprites:spriteLoader|DeathScreen:ded"
 16. Port Connectivity Checks: "Project:proj|Sprites:spriteLoader|Cactus:drawCactus"
 17. Port Connectivity Checks: "Project:proj|Sprites:spriteLoader|Dino:drawDino"
 18. Port Connectivity Checks: "Project:proj|Sprites:spriteLoader|Floor:drawFloor"
 19. Port Connectivity Checks: "Project:proj|ScoreCounter:scoreCount|decimalCounter:dig5"
 20. Port Connectivity Checks: "Project:proj|Engine:engine|obstacleMovement:obs"
 21. Port Connectivity Checks: "Project:proj|ClockDividers:getClocks|PLLClock:mainClock"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec  4 16:48:35 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; Project                                        ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                           ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 567                                            ;
;     Total combinational functions  ; 555                                            ;
;     Dedicated logic registers      ; 178                                            ;
; Total registers                    ; 178                                            ;
; Total pins                         ; 185                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+----------------------+--------------------+
; Option                                                           ; Setting              ; Default Value      ;
+------------------------------------------------------------------+----------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES     ;                    ;
; Top-level entity name                                            ; DE10_LITE_Golden_Top ; Project            ;
; Family name                                                      ; MAX 10               ; Cyclone V          ;
; Use smart compilation                                            ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                      ; Off                  ; Off                ;
; Restructure Multiplexers                                         ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                ;
; Preserve fewer node names                                        ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable             ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                 ; Auto               ;
; Safe State Machine                                               ; Off                  ; Off                ;
; Extract Verilog State Machines                                   ; On                   ; On                 ;
; Extract VHDL State Machines                                      ; On                   ; On                 ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                 ;
; Parallel Synthesis                                               ; On                   ; On                 ;
; DSP Block Balancing                                              ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                               ; On                   ; On                 ;
; Power-Up Don't Care                                              ; On                   ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                ;
; Remove Duplicate Registers                                       ; On                   ; On                 ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                ;
; Ignore SOFT Buffers                                              ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                ;
; Optimization Technique                                           ; Balanced             ; Balanced           ;
; Carry Chain Length                                               ; 70                   ; 70                 ;
; Auto Carry Chains                                                ; On                   ; On                 ;
; Auto Open-Drain Pins                                             ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                ;
; Auto ROM Replacement                                             ; On                   ; On                 ;
; Auto RAM Replacement                                             ; On                   ; On                 ;
; Auto DSP Block Replacement                                       ; On                   ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                   ; On                 ;
; Strict RAM Replacement                                           ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                ;
; Auto RAM Block Balancing                                         ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                ;
; Auto Resource Sharing                                            ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                ;
; Timing-Driven Synthesis                                          ; On                   ; On                 ;
; Report Parameter Settings                                        ; On                   ; On                 ;
; Report Source Assignments                                        ; On                   ; On                 ;
; Report Connectivity Checks                                       ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                ;
; Synchronization Register Chain Length                            ; 2                    ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                ;
; Clock MUX Protection                                             ; On                   ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                ;
; Block Design Naming                                              ; Auto                 ; Auto               ;
; SDC constraint protection                                        ; Off                  ; Off                ;
; Synthesis Effort                                                 ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                 ;
+------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; DE10_LITE_Golden_Top.v           ; yes             ; User Verilog HDL File        ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v     ;         ;
; Project.v                        ; yes             ; User Verilog HDL File        ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Project.v                  ;         ;
; ClockDividers.v                  ; yes             ; User Verilog HDL File        ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ClockDividers.v            ;         ;
; ScoreDisplay.v                   ; yes             ; User Verilog HDL File        ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ScoreDisplay.v             ;         ;
; ScoreCounter.v                   ; yes             ; User Verilog HDL File        ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ScoreCounter.v             ;         ;
; VGAController.v                  ; yes             ; User Verilog HDL File        ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/VGAController.v            ;         ;
; RandomGenerator.v                ; yes             ; User Verilog HDL File        ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/RandomGenerator.v          ;         ;
; Engine.v                         ; yes             ; User Verilog HDL File        ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v                   ;         ;
; Sprites.v                        ; yes             ; User Verilog HDL File        ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v                  ;         ;
; PLLClock.v                       ; yes             ; User Wizard-Generated File   ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/PLLClock.v                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/abdi/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf           ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; /home/abdi/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc       ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/abdi/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratix_pll.inc      ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/abdi/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratixii_pll.inc    ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/abdi/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/cycloneii_pll.inc    ;         ;
; db/clock_divider_altpll.v        ; yes             ; Auto-Generated Megafunction  ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/clock_divider_altpll.v  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/abdi/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/abdi/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/abdi/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; db/lpm_divide_fkl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/lpm_divide_fkl.tdf      ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/sign_div_unsign_ekh.tdf ;         ;
; db/alt_u_div_6fe.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/alt_u_div_6fe.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/add_sub_u3c.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 567                          ;
;                                             ;                              ;
; Total combinational functions               ; 555                          ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 166                          ;
;     -- 3 input functions                    ; 154                          ;
;     -- <=2 input functions                  ; 235                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 306                          ;
;     -- arithmetic mode                      ; 249                          ;
;                                             ;                              ;
; Total registers                             ; 178                          ;
;     -- Dedicated logic registers            ; 178                          ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 185                          ;
;                                             ;                              ;
; Embedded Multiplier 9-bit elements          ; 0                            ;
;                                             ;                              ;
; Total PLLs                                  ; 1                            ;
;     -- PLLs                                 ; 1                            ;
;                                             ;                              ;
; Maximum fan-out node                        ; Project:proj|clk10HzBuffered ;
; Maximum fan-out                             ; 68                           ;
; Total fan-out                               ; 2417                         ;
; Average fan-out                             ; 2.06                         ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                   ; Entity Name          ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |DE10_LITE_Golden_Top                                ; 555 (1)             ; 178 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                                                                                                 ; DE10_LITE_Golden_Top ; work         ;
;    |Project:proj|                                    ; 554 (2)             ; 178 (8)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj                                                                                                                                    ; Project              ; work         ;
;       |ClockDividers:getClocks|                      ; 39 (0)              ; 30 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ClockDividers:getClocks                                                                                                            ; ClockDividers        ; work         ;
;          |PLLClock:mainClock|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ClockDividers:getClocks|PLLClock:mainClock                                                                                         ; PLLClock             ; work         ;
;             |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ClockDividers:getClocks|PLLClock:mainClock|altpll:altpll_component                                                                 ; altpll               ; work         ;
;                |clock_divider_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ClockDividers:getClocks|PLLClock:mainClock|altpll:altpll_component|clock_divider_altpll:auto_generated                             ; clock_divider_altpll ; work         ;
;          |clockDivider10Hz:scoreClock|               ; 39 (39)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ClockDividers:getClocks|clockDivider10Hz:scoreClock                                                                                ; clockDivider10Hz     ; work         ;
;       |Engine:engine|                                ; 180 (1)             ; 71 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine                                                                                                                      ; Engine               ; work         ;
;          |RandomGenerator:random2|                   ; 4 (4)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|RandomGenerator:random2                                                                                              ; RandomGenerator      ; work         ;
;          |collisionDetection:col|                    ; 15 (15)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|collisionDetection:col                                                                                               ; collisionDetection   ; work         ;
;          |dinoPhysics:dino|                          ; 57 (57)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|dinoPhysics:dino                                                                                                     ; dinoPhysics          ; work         ;
;          |obstacleMovement:obs|                      ; 103 (65)            ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|obstacleMovement:obs                                                                                                 ; obstacleMovement     ; work         ;
;             |lpm_divide:Mod0|                        ; 38 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|obstacleMovement:obs|lpm_divide:Mod0                                                                                 ; lpm_divide           ; work         ;
;                |lpm_divide_fkl:auto_generated|       ; 38 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|obstacleMovement:obs|lpm_divide:Mod0|lpm_divide_fkl:auto_generated                                                   ; lpm_divide_fkl       ; work         ;
;                   |sign_div_unsign_ekh:divider|      ; 38 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|obstacleMovement:obs|lpm_divide:Mod0|lpm_divide_fkl:auto_generated|sign_div_unsign_ekh:divider                       ; sign_div_unsign_ekh  ; work         ;
;                      |alt_u_div_6fe:divider|         ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|obstacleMovement:obs|lpm_divide:Mod0|lpm_divide_fkl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_6fe:divider ; alt_u_div_6fe        ; work         ;
;       |ScoreCounter:scoreCount|                      ; 42 (0)              ; 29 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount                                                                                                            ; ScoreCounter         ; work         ;
;          |decimalCounter:dig0|                       ; 9 (9)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig0                                                                                        ; decimalCounter       ; work         ;
;          |decimalCounter:dig1|                       ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig1                                                                                        ; decimalCounter       ; work         ;
;          |decimalCounter:dig2|                       ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig2                                                                                        ; decimalCounter       ; work         ;
;          |decimalCounter:dig3|                       ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig3                                                                                        ; decimalCounter       ; work         ;
;          |decimalCounter:dig4|                       ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig4                                                                                        ; decimalCounter       ; work         ;
;          |decimalCounter:dig5|                       ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig5                                                                                        ; decimalCounter       ; work         ;
;       |ScoreDisplay:displayHex|                      ; 46 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreDisplay:displayHex                                                                                                            ; ScoreDisplay         ; work         ;
;          |hexDisplay:hexDis0|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreDisplay:displayHex|hexDisplay:hexDis0                                                                                         ; hexDisplay           ; work         ;
;          |hexDisplay:hexDis1|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreDisplay:displayHex|hexDisplay:hexDis1                                                                                         ; hexDisplay           ; work         ;
;          |hexDisplay:hexDis2|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreDisplay:displayHex|hexDisplay:hexDis2                                                                                         ; hexDisplay           ; work         ;
;          |hexDisplay:hexDis3|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreDisplay:displayHex|hexDisplay:hexDis3                                                                                         ; hexDisplay           ; work         ;
;          |hexDisplay:hexDis4|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreDisplay:displayHex|hexDisplay:hexDis4                                                                                         ; hexDisplay           ; work         ;
;          |hexDisplay:hexDis5|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|ScoreDisplay:displayHex|hexDisplay:hexDis5                                                                                         ; hexDisplay           ; work         ;
;       |Sprites:spriteLoader|                         ; 188 (188)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|Sprites:spriteLoader                                                                                                               ; Sprites              ; work         ;
;       |VGAController:VGA|                            ; 57 (57)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|Project:proj|VGAController:VGA                                                                                                                  ; VGAController        ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                ;
+------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                                   ;
+------------------------------------------------------------+----------------------------------------------------------------------+
; Project:proj|VGABlue[0..3]                                 ; Stuck at GND due to stuck port data_in                               ;
; Project:proj|Engine:engine|obstacleMovement:obs|obsY[9,11] ; Merged with Project:proj|Engine:engine|obstacleMovement:obs|obsY[10] ;
; Project:proj|Engine:engine|obstacleMovement:obs|obsY[10]   ; Stuck at GND due to stuck port data_in                               ;
; Total Number of Removed Registers = 7                      ;                                                                      ;
+------------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 178   ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; Project:proj|Engine:engine|dinoPhysics:dino|positionY[8]   ; 6       ;
; Project:proj|Engine:engine|dinoPhysics:dino|positionY[7]   ; 6       ;
; Project:proj|Engine:engine|dinoPhysics:dino|positionY[6]   ; 6       ;
; Project:proj|Engine:engine|dinoPhysics:dino|positionY[3]   ; 6       ;
; Project:proj|Engine:engine|dinoPhysics:dino|positionY[2]   ; 6       ;
; Project:proj|Engine:engine|obstacleMovement:obs|obsY[8]    ; 2       ;
; Project:proj|Engine:engine|obstacleMovement:obs|obsY[6]    ; 2       ;
; Project:proj|Engine:engine|obstacleMovement:obs|obsY[5]    ; 2       ;
; Project:proj|Engine:engine|obstacleMovement:obs|obsY[4]    ; 2       ;
; Project:proj|Engine:engine|obstacleMovement:obs|obsY[3]    ; 2       ;
; Project:proj|Engine:engine|obstacleMovement:obs|obsY[1]    ; 2       ;
; Project:proj|Engine:engine|obstacleMovement:obs|obsY[0]    ; 2       ;
; Project:proj|Engine:engine|RandomGenerator:random2|bits[7] ; 6       ;
; Project:proj|Engine:engine|RandomGenerator:random2|bits[6] ; 5       ;
; Project:proj|Engine:engine|RandomGenerator:random2|bits[1] ; 5       ;
; Project:proj|Engine:engine|RandomGenerator:random2|bits[0] ; 5       ;
; Total number of inverted registers = 16                    ;         ;
+------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|obstacleMovement:obs|lastHeight[1]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig0|counter[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig1|counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig2|counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig3|counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig4|counter[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|ScoreCounter:scoreCount|decimalCounter:dig5|counter[1] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|obstacleMovement:obs|obsX[0]             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|dinoPhysics:dino|gravity[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|dinoPhysics:dino|velocity[0]             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|dinoPhysics:dino|positionY[4]            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|obstacleMovement:obs|objectDelay[0]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|obstacleMovement:obs|obsY[0]             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|Project:proj|Engine:engine|dinoPhysics:dino|positionY[8]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Project:proj|ClockDividers:getClocks|PLLClock:mainClock|altpll:altpll_component ;
+-------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                       ;
+-------------------------------+---------------------------------+------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                    ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_divider ; Untyped                                                    ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                    ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                    ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                    ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                    ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                    ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                    ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                    ;
; LOCK_LOW                      ; 1                               ; Untyped                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                    ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                    ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                    ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                    ;
; BANDWIDTH                     ; 0                               ; Untyped                                                    ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                    ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                    ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                    ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                    ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                    ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                    ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                    ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                    ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                    ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                    ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                    ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                    ;
; CLK0_MULTIPLY_BY              ; 1007                            ; Signed Integer                                             ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                    ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                    ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                    ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                    ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                    ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                    ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                    ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                    ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                    ;
; CLK0_DIVIDE_BY                ; 2004                            ; Signed Integer                                             ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                    ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                    ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                    ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                    ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                    ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                    ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                    ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                    ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                    ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                    ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                    ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                    ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                    ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                    ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                    ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                    ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                    ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                    ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                    ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                    ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                    ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                    ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                    ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                    ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                    ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                    ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                    ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                    ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                    ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                    ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                    ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                    ;
; VCO_MIN                       ; 0                               ; Untyped                                                    ;
; VCO_MAX                       ; 0                               ; Untyped                                                    ;
; VCO_CENTER                    ; 0                               ; Untyped                                                    ;
; PFD_MIN                       ; 0                               ; Untyped                                                    ;
; PFD_MAX                       ; 0                               ; Untyped                                                    ;
; M_INITIAL                     ; 0                               ; Untyped                                                    ;
; M                             ; 0                               ; Untyped                                                    ;
; N                             ; 1                               ; Untyped                                                    ;
; M2                            ; 1                               ; Untyped                                                    ;
; N2                            ; 1                               ; Untyped                                                    ;
; SS                            ; 1                               ; Untyped                                                    ;
; C0_HIGH                       ; 0                               ; Untyped                                                    ;
; C1_HIGH                       ; 0                               ; Untyped                                                    ;
; C2_HIGH                       ; 0                               ; Untyped                                                    ;
; C3_HIGH                       ; 0                               ; Untyped                                                    ;
; C4_HIGH                       ; 0                               ; Untyped                                                    ;
; C5_HIGH                       ; 0                               ; Untyped                                                    ;
; C6_HIGH                       ; 0                               ; Untyped                                                    ;
; C7_HIGH                       ; 0                               ; Untyped                                                    ;
; C8_HIGH                       ; 0                               ; Untyped                                                    ;
; C9_HIGH                       ; 0                               ; Untyped                                                    ;
; C0_LOW                        ; 0                               ; Untyped                                                    ;
; C1_LOW                        ; 0                               ; Untyped                                                    ;
; C2_LOW                        ; 0                               ; Untyped                                                    ;
; C3_LOW                        ; 0                               ; Untyped                                                    ;
; C4_LOW                        ; 0                               ; Untyped                                                    ;
; C5_LOW                        ; 0                               ; Untyped                                                    ;
; C6_LOW                        ; 0                               ; Untyped                                                    ;
; C7_LOW                        ; 0                               ; Untyped                                                    ;
; C8_LOW                        ; 0                               ; Untyped                                                    ;
; C9_LOW                        ; 0                               ; Untyped                                                    ;
; C0_INITIAL                    ; 0                               ; Untyped                                                    ;
; C1_INITIAL                    ; 0                               ; Untyped                                                    ;
; C2_INITIAL                    ; 0                               ; Untyped                                                    ;
; C3_INITIAL                    ; 0                               ; Untyped                                                    ;
; C4_INITIAL                    ; 0                               ; Untyped                                                    ;
; C5_INITIAL                    ; 0                               ; Untyped                                                    ;
; C6_INITIAL                    ; 0                               ; Untyped                                                    ;
; C7_INITIAL                    ; 0                               ; Untyped                                                    ;
; C8_INITIAL                    ; 0                               ; Untyped                                                    ;
; C9_INITIAL                    ; 0                               ; Untyped                                                    ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                    ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                    ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                    ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                    ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                    ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                    ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                    ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                    ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                    ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                    ;
; C0_PH                         ; 0                               ; Untyped                                                    ;
; C1_PH                         ; 0                               ; Untyped                                                    ;
; C2_PH                         ; 0                               ; Untyped                                                    ;
; C3_PH                         ; 0                               ; Untyped                                                    ;
; C4_PH                         ; 0                               ; Untyped                                                    ;
; C5_PH                         ; 0                               ; Untyped                                                    ;
; C6_PH                         ; 0                               ; Untyped                                                    ;
; C7_PH                         ; 0                               ; Untyped                                                    ;
; C8_PH                         ; 0                               ; Untyped                                                    ;
; C9_PH                         ; 0                               ; Untyped                                                    ;
; L0_HIGH                       ; 1                               ; Untyped                                                    ;
; L1_HIGH                       ; 1                               ; Untyped                                                    ;
; G0_HIGH                       ; 1                               ; Untyped                                                    ;
; G1_HIGH                       ; 1                               ; Untyped                                                    ;
; G2_HIGH                       ; 1                               ; Untyped                                                    ;
; G3_HIGH                       ; 1                               ; Untyped                                                    ;
; E0_HIGH                       ; 1                               ; Untyped                                                    ;
; E1_HIGH                       ; 1                               ; Untyped                                                    ;
; E2_HIGH                       ; 1                               ; Untyped                                                    ;
; E3_HIGH                       ; 1                               ; Untyped                                                    ;
; L0_LOW                        ; 1                               ; Untyped                                                    ;
; L1_LOW                        ; 1                               ; Untyped                                                    ;
; G0_LOW                        ; 1                               ; Untyped                                                    ;
; G1_LOW                        ; 1                               ; Untyped                                                    ;
; G2_LOW                        ; 1                               ; Untyped                                                    ;
; G3_LOW                        ; 1                               ; Untyped                                                    ;
; E0_LOW                        ; 1                               ; Untyped                                                    ;
; E1_LOW                        ; 1                               ; Untyped                                                    ;
; E2_LOW                        ; 1                               ; Untyped                                                    ;
; E3_LOW                        ; 1                               ; Untyped                                                    ;
; L0_INITIAL                    ; 1                               ; Untyped                                                    ;
; L1_INITIAL                    ; 1                               ; Untyped                                                    ;
; G0_INITIAL                    ; 1                               ; Untyped                                                    ;
; G1_INITIAL                    ; 1                               ; Untyped                                                    ;
; G2_INITIAL                    ; 1                               ; Untyped                                                    ;
; G3_INITIAL                    ; 1                               ; Untyped                                                    ;
; E0_INITIAL                    ; 1                               ; Untyped                                                    ;
; E1_INITIAL                    ; 1                               ; Untyped                                                    ;
; E2_INITIAL                    ; 1                               ; Untyped                                                    ;
; E3_INITIAL                    ; 1                               ; Untyped                                                    ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                    ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                    ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                    ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                    ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                    ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                    ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                    ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                    ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                    ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                    ;
; L0_PH                         ; 0                               ; Untyped                                                    ;
; L1_PH                         ; 0                               ; Untyped                                                    ;
; G0_PH                         ; 0                               ; Untyped                                                    ;
; G1_PH                         ; 0                               ; Untyped                                                    ;
; G2_PH                         ; 0                               ; Untyped                                                    ;
; G3_PH                         ; 0                               ; Untyped                                                    ;
; E0_PH                         ; 0                               ; Untyped                                                    ;
; E1_PH                         ; 0                               ; Untyped                                                    ;
; E2_PH                         ; 0                               ; Untyped                                                    ;
; E3_PH                         ; 0                               ; Untyped                                                    ;
; M_PH                          ; 0                               ; Untyped                                                    ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                    ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                    ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                    ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                    ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                    ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                    ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                    ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                    ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                    ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                    ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                    ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                    ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                    ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                    ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                    ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                    ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                    ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                    ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                    ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                    ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                    ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                    ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                    ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                    ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                    ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                    ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                    ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                    ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                    ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                    ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                    ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                    ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                    ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                    ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                    ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                    ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                    ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                    ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                    ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                    ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                    ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                    ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                    ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                    ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                    ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                    ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                    ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                    ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                    ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                    ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                    ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                    ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                    ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                    ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                    ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                    ;
; CBXI_PARAMETER                ; clock_divider_altpll            ; Untyped                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                    ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                    ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                    ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                             ;
+-------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Project:proj|Engine:engine|obstacleMovement:obs|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_fkl ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                    ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; Value                                                                           ;
+-------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                               ;
; Entity Instance               ; Project:proj|ClockDividers:getClocks|PLLClock:mainClock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                               ;
+-------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project:proj|Sprites:spriteLoader|DeathScreen:ded"                                                                                                                                      ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project:proj|Sprites:spriteLoader|Cactus:drawCactus"                                                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project:proj|Sprites:spriteLoader|Dino:drawDino"                                                                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project:proj|Sprites:spriteLoader|Floor:drawFloor"                                                                                                                                      ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project:proj|ScoreCounter:scoreCount|decimalCounter:dig5"                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project:proj|Engine:engine|obstacleMovement:obs"                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; velocity       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; velocity[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; velocity[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; velocity[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; delay          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; delay[4..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Project:proj|ClockDividers:getClocks|PLLClock:mainClock"                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 185                         ;
; cycloneiii_ff         ; 178                         ;
;     ENA               ; 57                          ;
;     ENA SCLR          ; 22                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 60                          ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 26                          ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 557                         ;
;     arith             ; 249                         ;
;         2 data inputs ; 156                         ;
;         3 data inputs ; 93                          ;
;     normal            ; 308                         ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 49                          ;
;         3 data inputs ; 61                          ;
;         4 data inputs ; 166                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Dec  4 16:48:28 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file Project.v
    Info (12023): Found entity 1: Project File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Project.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file ClockDividers.v
    Info (12023): Found entity 1: ClockDividers File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ClockDividers.v Line: 1
    Info (12023): Found entity 2: clockDivider25MHz File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ClockDividers.v Line: 17
    Info (12023): Found entity 3: clockDivider10Hz File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ClockDividers.v Line: 44
Info (12021): Found 2 design units, including 2 entities, in source file ScoreDisplay.v
    Info (12023): Found entity 1: ScoreDisplay File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ScoreDisplay.v Line: 1
    Info (12023): Found entity 2: hexDisplay File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ScoreDisplay.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file ScoreCounter.v
    Info (12023): Found entity 1: ScoreCounter File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ScoreCounter.v Line: 1
    Info (12023): Found entity 2: decimalCounter File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ScoreCounter.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file VGAController.v
    Info (12023): Found entity 1: VGAController File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/VGAController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RandomGenerator.v
    Info (12023): Found entity 1: RandomGenerator File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/RandomGenerator.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file Engine.v
    Info (12023): Found entity 1: Engine File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 1
    Info (12023): Found entity 2: dinoPhysics File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 81
    Info (12023): Found entity 3: collisionDetection File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 130
    Info (12023): Found entity 4: obstacleMovement File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file PLL.v
    Info (12023): Found entity 1: PLL File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/PLL.v Line: 40
Warning (10263): Verilog HDL Event Control warning at Sprites.v(19): event expression contains "|" or "||" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 19
Warning (10229): Verilog HDL Expression warning at Sprites.v(126): truncated literal to match 4 bits File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 126
Info (12021): Found 5 design units, including 5 entities, in source file Sprites.v
    Info (12023): Found entity 1: Sprites File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 1
    Info (12023): Found entity 2: Dino File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 88
    Info (12023): Found entity 3: Cactus File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 99
    Info (12023): Found entity 4: Floor File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 110
    Info (12023): Found entity 5: DeathScreen File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 121
Info (12021): Found 1 design units, including 1 entities, in source file PLLClock.v
    Info (12023): Found entity 1: PLLClock File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/PLLClock.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at RandomGenerator.v(7): created implicit net for "feedback" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/RandomGenerator.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at Engine.v(44): created implicit net for "flag" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 44
Warning (10227): Verilog HDL Port Declaration warning at Engine.v(4): data type declaration for "dinoX" declares packed dimensions but the port declaration declaration does not File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 4
Info (10499): HDL info at Engine.v(5): see declaration for object "dinoX" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 5
Warning (10227): Verilog HDL Port Declaration warning at Engine.v(4): data type declaration for "dinoY" declares packed dimensions but the port declaration declaration does not File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 4
Info (10499): HDL info at Engine.v(5): see declaration for object "dinoY" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 5
Warning (10227): Verilog HDL Port Declaration warning at Engine.v(4): data type declaration for "obsX" declares packed dimensions but the port declaration declaration does not File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 4
Info (10499): HDL info at Engine.v(6): see declaration for object "obsX" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 6
Warning (10227): Verilog HDL Port Declaration warning at Engine.v(4): data type declaration for "obsY" declares packed dimensions but the port declaration declaration does not File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 4
Info (10499): HDL info at Engine.v(6): see declaration for object "obsY" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 6
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE10_LITE_Golden_Top.v(46) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
Warning (10034): Output port "DRAM_BA" at DE10_LITE_Golden_Top.v(47) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 47
Warning (10034): Output port "LEDR" at DE10_LITE_Golden_Top.v(86) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
Warning (10034): Output port "DRAM_CAS_N" at DE10_LITE_Golden_Top.v(48) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 48
Warning (10034): Output port "DRAM_CKE" at DE10_LITE_Golden_Top.v(49) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 49
Warning (10034): Output port "DRAM_CLK" at DE10_LITE_Golden_Top.v(50) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 50
Warning (10034): Output port "DRAM_CS_N" at DE10_LITE_Golden_Top.v(51) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 51
Warning (10034): Output port "DRAM_LDQM" at DE10_LITE_Golden_Top.v(53) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 53
Warning (10034): Output port "DRAM_RAS_N" at DE10_LITE_Golden_Top.v(54) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 54
Warning (10034): Output port "DRAM_UDQM" at DE10_LITE_Golden_Top.v(55) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 55
Warning (10034): Output port "DRAM_WE_N" at DE10_LITE_Golden_Top.v(56) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 56
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_Golden_Top.v(105) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 105
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_Golden_Top.v(107) has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 107
Info (12128): Elaborating entity "Project" for hierarchy "Project:proj" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 136
Info (12128): Elaborating entity "ClockDividers" for hierarchy "Project:proj|ClockDividers:getClocks" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Project.v Line: 12
Info (12128): Elaborating entity "PLLClock" for hierarchy "Project:proj|ClockDividers:getClocks|PLLClock:mainClock" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ClockDividers.v Line: 9
Info (12128): Elaborating entity "altpll" for hierarchy "Project:proj|ClockDividers:getClocks|PLLClock:mainClock|altpll:altpll_component" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/PLLClock.v Line: 95
Info (12130): Elaborated megafunction instantiation "Project:proj|ClockDividers:getClocks|PLLClock:mainClock|altpll:altpll_component" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/PLLClock.v Line: 95
Info (12133): Instantiated megafunction "Project:proj|ClockDividers:getClocks|PLLClock:mainClock|altpll:altpll_component" with the following parameter: File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/PLLClock.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2004"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_divider"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_divider_altpll.v
    Info (12023): Found entity 1: clock_divider_altpll File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/clock_divider_altpll.v Line: 30
Info (12128): Elaborating entity "clock_divider_altpll" for hierarchy "Project:proj|ClockDividers:getClocks|PLLClock:mainClock|altpll:altpll_component|clock_divider_altpll:auto_generated" File: /home/abdi/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "clockDivider10Hz" for hierarchy "Project:proj|ClockDividers:getClocks|clockDivider10Hz:scoreClock" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ClockDividers.v Line: 13
Warning (10230): Verilog HDL assignment warning at ClockDividers.v(59): truncated value with size 32 to match size of target (29) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ClockDividers.v Line: 59
Info (12128): Elaborating entity "Engine" for hierarchy "Project:proj|Engine:engine" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Project.v Line: 33
Info (12128): Elaborating entity "dinoPhysics" for hierarchy "Project:proj|Engine:engine|dinoPhysics:dino" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 20
Info (12128): Elaborating entity "RandomGenerator" for hierarchy "Project:proj|Engine:engine|RandomGenerator:random1" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 33
Warning (10230): Verilog HDL assignment warning at RandomGenerator.v(7): truncated value with size 8 to match size of target (1) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/RandomGenerator.v Line: 7
Info (12128): Elaborating entity "obstacleMovement" for hierarchy "Project:proj|Engine:engine|obstacleMovement:obs" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 38
Warning (10230): Verilog HDL assignment warning at Engine.v(166): truncated value with size 32 to match size of target (12) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 166
Warning (10230): Verilog HDL assignment warning at Engine.v(191): truncated value with size 32 to match size of target (12) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 191
Warning (10230): Verilog HDL assignment warning at Engine.v(202): truncated value with size 32 to match size of target (5) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 202
Warning (10230): Verilog HDL assignment warning at Engine.v(211): truncated value with size 32 to match size of target (12) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 211
Info (12128): Elaborating entity "collisionDetection" for hierarchy "Project:proj|Engine:engine|collisionDetection:col" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 44
Info (12128): Elaborating entity "ScoreCounter" for hierarchy "Project:proj|ScoreCounter:scoreCount" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Project.v Line: 42
Info (12128): Elaborating entity "decimalCounter" for hierarchy "Project:proj|ScoreCounter:scoreCount|decimalCounter:dig0" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ScoreCounter.v Line: 17
Warning (10230): Verilog HDL assignment warning at ScoreCounter.v(54): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ScoreCounter.v Line: 54
Info (12128): Elaborating entity "ScoreDisplay" for hierarchy "Project:proj|ScoreDisplay:displayHex" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Project.v Line: 45
Info (12128): Elaborating entity "hexDisplay" for hierarchy "Project:proj|ScoreDisplay:displayHex|hexDisplay:hexDis0" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/ScoreDisplay.v Line: 10
Info (12128): Elaborating entity "VGAController" for hierarchy "Project:proj|VGAController:VGA" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Project.v Line: 56
Warning (10230): Verilog HDL assignment warning at VGAController.v(22): truncated value with size 32 to match size of target (10) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/VGAController.v Line: 22
Warning (10230): Verilog HDL assignment warning at VGAController.v(43): truncated value with size 32 to match size of target (10) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/VGAController.v Line: 43
Warning (10230): Verilog HDL assignment warning at VGAController.v(58): truncated value with size 32 to match size of target (10) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/VGAController.v Line: 58
Warning (10230): Verilog HDL assignment warning at VGAController.v(68): truncated value with size 32 to match size of target (10) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/VGAController.v Line: 68
Warning (10230): Verilog HDL assignment warning at VGAController.v(78): truncated value with size 32 to match size of target (1) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/VGAController.v Line: 78
Warning (10230): Verilog HDL assignment warning at VGAController.v(80): truncated value with size 32 to match size of target (1) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/VGAController.v Line: 80
Info (12128): Elaborating entity "Sprites" for hierarchy "Project:proj|Sprites:spriteLoader" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Project.v Line: 57
Info (12128): Elaborating entity "Floor" for hierarchy "Project:proj|Sprites:spriteLoader|Floor:drawFloor" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 8
Warning (10230): Verilog HDL assignment warning at Sprites.v(115): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 115
Warning (10230): Verilog HDL assignment warning at Sprites.v(116): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 116
Warning (10230): Verilog HDL assignment warning at Sprites.v(117): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 117
Info (12128): Elaborating entity "Dino" for hierarchy "Project:proj|Sprites:spriteLoader|Dino:drawDino" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 11
Warning (10230): Verilog HDL assignment warning at Sprites.v(93): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 93
Warning (10230): Verilog HDL assignment warning at Sprites.v(94): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 94
Warning (10230): Verilog HDL assignment warning at Sprites.v(95): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 95
Info (12128): Elaborating entity "Cactus" for hierarchy "Project:proj|Sprites:spriteLoader|Cactus:drawCactus" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 14
Warning (10230): Verilog HDL assignment warning at Sprites.v(104): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 104
Warning (10230): Verilog HDL assignment warning at Sprites.v(105): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 105
Warning (10230): Verilog HDL assignment warning at Sprites.v(106): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 106
Info (12128): Elaborating entity "DeathScreen" for hierarchy "Project:proj|Sprites:spriteLoader|DeathScreen:ded" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 17
Warning (10230): Verilog HDL assignment warning at Sprites.v(126): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 126
Warning (10230): Verilog HDL assignment warning at Sprites.v(127): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 127
Warning (10230): Verilog HDL assignment warning at Sprites.v(128): truncated value with size 32 to match size of target (4) File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Sprites.v Line: 128
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Project:proj|Engine:engine|obstacleMovement:obs|Mod0" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 211
Info (12130): Elaborated megafunction instantiation "Project:proj|Engine:engine|obstacleMovement:obs|lpm_divide:Mod0" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 211
Info (12133): Instantiated megafunction "Project:proj|Engine:engine|obstacleMovement:obs|lpm_divide:Mod0" with the following parameter: File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/Engine.v Line: 211
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkl.tdf
    Info (12023): Found entity 1: lpm_divide_fkl File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/lpm_divide_fkl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6fe.tdf
    Info (12023): Found entity 1: alt_u_div_6fe File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/alt_u_div_6fe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/db/add_sub_u3c.tdf Line: 23
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 108
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 115
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 122
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 48
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 49
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 50
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 51
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 53
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 54
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 55
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 56
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 105
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 107
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 33
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 106
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: /home/abdi/Documents/School/EECS 3201/3201Final (1)/Project/DE10_LITE_Golden_Top.v Line: 106
Info (21057): Implemented 757 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 571 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 180 warnings
    Info: Peak virtual memory: 455 megabytes
    Info: Processing ended: Wed Dec  4 16:48:35 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:15


