[
  {
    "type": "invalid_demo_only",
    "name": "TECH_MACRO_DEMO"
  },
  {
    "type": "filler cell",
    "vt": "hvt",
    "name": "TECH_FILLER64"
  },
  {
    "type": "sram",
    "depth": 1024,
    "family": "1rw",
    "ports": [
      {
        "chip enable port name": "REN",
        "chip enable port polarity": "active high",
        "clock port name": "CLK",
        "clock port polarity": "positive edge",
        "address port polarity": "active high",
        "read enable port name": "REN",
        "address port name": "A",
        "output port polarity": "active high",
        "input port name": "IN",
        "output port name": "OUT",
        "write enable port polarity": "active high",
        "write enable port name": "WEN",
        "input port polarity": "active high",
        "read enable port polarity": "active high"
      }
    ],
    "width": 64,
    "name": "TECH_DEMO_SRAM",
    "extra ports": [
      {
        "type": "constant",
        "value": 1,
        "width": 1,
        "name": "TIE_HIGH"
      }
    ]
  }
]
