// Seed: 1936433971
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wor id_6,
    output wor id_7,
    output wor id_8,
    output supply1 id_9,
    input supply1 id_10,
    output supply1 id_11,
    output tri0 id_12,
    output wand id_13,
    input wire id_14,
    input uwire id_15,
    input wor id_16,
    output uwire id_17,
    output wire id_18,
    output uwire id_19,
    output tri0 id_20,
    output supply1 id_21,
    input tri id_22,
    input wor id_23,
    input supply0 id_24,
    input supply0 id_25,
    output supply0 id_26,
    input tri0 id_27,
    input tri0 id_28,
    output uwire id_29,
    input wire id_30,
    input uwire id_31,
    output uwire id_32
);
  timeunit 1ps;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri0 id_5,
    output uwire id_6
);
  assign id_5 = 1 - 1 ^ id_0 ? (id_4) : 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_2,
      id_5,
      id_3,
      id_2,
      id_6,
      id_6,
      id_3,
      id_3,
      id_3,
      id_5,
      id_2,
      id_6,
      id_1,
      id_5,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4,
      id_4,
      id_1,
      id_3,
      id_0,
      id_5
  );
  assign modCall_1.type_43 = 0;
endmodule
