verilog xil_defaultlib --include "../../../../tx.srcs/sources_1/bd/tx/ipshared/85a3" --include "../../../../tx.srcs/sources_1/bd/tx/ipshared/1b7e/hdl/verilog" --include "../../../../tx.srcs/sources_1/bd/tx/ipshared/122e/hdl/verilog" --include "../../../../tx.srcs/sources_1/bd/tx/ipshared/7d3c/hdl/verilog" --include "../../../../tx.srcs/sources_1/bd/tx/ipshared/c45e/hdl/verilog" \
"../../../../tx.srcs/sources_1/bd/tx/ip/tx_clk_wiz_0_0/tx_clk_wiz_0_0_clk_wiz.v" \
"../../../../tx.srcs/sources_1/bd/tx/ip/tx_clk_wiz_0_0/tx_clk_wiz_0_0.v" \
"../../../../tx.srcs/sources_1/bd/tx/ip/tx_ov7670_controller_0_0/sim/tx_ov7670_controller_0_0.v" \
"../../../../tx.srcs/sources_1/bd/tx/ip/tx_debounce_0_0/sim/tx_debounce_0_0.v" \
"../../../../tx.srcs/sources_1/bd/tx/ip/tx_ov7670_capture_0_1/sim/tx_ov7670_capture_0_1.v" \
"../../../../tx.srcs/sources_1/bd/tx/ip/tx_streamer_0_0/sim/tx_streamer_0_0.v" \
"../../../../tx.srcs/sources_1/bd/tx/ip/tx_packetizer_0_0/sim/tx_packetizer_0_0.v" \
"../../../../tx.srcs/sources_1/bd/tx/sim/tx.v" \
"../../../../tx.srcs/sources_1/bd/tx/ip/tx_blk_mem_gen_0_0/sim/tx_blk_mem_gen_0_0.v" \
"../../../../tx.srcs/sources_1/bd/tx/ip/tx_ila_0_0/sim/tx_ila_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
