Analysis & Synthesis report for SixDigit_Electronic_Lock_Controller
Thu Jun 06 15:25:35 2024
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Settings
  3. Analysis & Synthesis Source Files Read
  4. Analysis & Elaboration Summary
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                  ;
+--------------------------------------------------------------------+-------------------------------------+-------------------------------------+
; Option                                                             ; Setting                             ; Default Value                       ;
+--------------------------------------------------------------------+-------------------------------------+-------------------------------------+
; Top-level entity name                                              ; SixDigit_Electronic_Lock_Controller ; SixDigit_Electronic_Lock_Controller ;
; Family name                                                        ; Stratix                             ; Stratix                             ;
; Use smart compilation                                              ; Off                                 ; Off                                 ;
; Restructure Multiplexers                                           ; Auto                                ; Auto                                ;
; Create Debugging Nodes for IP Cores                                ; Off                                 ; Off                                 ;
; Preserve fewer node names                                          ; On                                  ; On                                  ;
; Disable OpenCore Plus hardware evaluation                          ; Off                                 ; Off                                 ;
; Verilog Version                                                    ; Verilog_2001                        ; Verilog_2001                        ;
; VHDL Version                                                       ; VHDL93                              ; VHDL93                              ;
; State Machine Processing                                           ; Auto                                ; Auto                                ;
; Extract Verilog State Machines                                     ; On                                  ; On                                  ;
; Extract VHDL State Machines                                        ; On                                  ; On                                  ;
; Add Pass-Through Logic to Inferred RAMs                            ; On                                  ; On                                  ;
; DSP Block Balancing                                                ; Auto                                ; Auto                                ;
; Maximum DSP Block Usage                                            ; Unlimited                           ; Unlimited                           ;
; NOT Gate Push-Back                                                 ; On                                  ; On                                  ;
; Power-Up Don't Care                                                ; On                                  ; On                                  ;
; Remove Redundant Logic Cells                                       ; Off                                 ; Off                                 ;
; Remove Duplicate Registers                                         ; On                                  ; On                                  ;
; Ignore CARRY Buffers                                               ; Off                                 ; Off                                 ;
; Ignore CASCADE Buffers                                             ; Off                                 ; Off                                 ;
; Ignore GLOBAL Buffers                                              ; Off                                 ; Off                                 ;
; Ignore ROW GLOBAL Buffers                                          ; Off                                 ; Off                                 ;
; Ignore LCELL Buffers                                               ; Off                                 ; Off                                 ;
; Ignore SOFT Buffers                                                ; On                                  ; On                                  ;
; Limit AHDL Integers to 32 Bits                                     ; Off                                 ; Off                                 ;
; Optimization Technique -- Stratix/Stratix GX                       ; Balanced                            ; Balanced                            ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II ; 70                                  ; 70                                  ;
; Auto Carry Chains                                                  ; On                                  ; On                                  ;
; Auto Open-Drain Pins                                               ; On                                  ; On                                  ;
; Remove Duplicate Logic                                             ; On                                  ; On                                  ;
; Perform WYSIWYG Primitive Resynthesis                              ; Off                                 ; Off                                 ;
; Perform gate-level register retiming                               ; Off                                 ; Off                                 ;
; Allow register retiming to trade off Tsu/Tco with Fmax             ; On                                  ; On                                  ;
; Auto ROM Replacement                                               ; On                                  ; On                                  ;
; Auto RAM Replacement                                               ; On                                  ; On                                  ;
; Auto DSP Block Replacement                                         ; On                                  ; On                                  ;
; Auto Shift Register Replacement                                    ; On                                  ; On                                  ;
; Auto Clock Enable Replacement                                      ; On                                  ; On                                  ;
; Allow Synchronous Control Signals                                  ; On                                  ; On                                  ;
; Force Use of Synchronous Clear Signals                             ; Off                                 ; Off                                 ;
; Auto RAM Block Balancing                                           ; On                                  ; On                                  ;
; Auto Resource Sharing                                              ; Off                                 ; Off                                 ;
; Allow Any RAM Size For Recognition                                 ; Off                                 ; Off                                 ;
; Allow Any ROM Size For Recognition                                 ; Off                                 ; Off                                 ;
; Allow Any Shift Register Size For Recognition                      ; Off                                 ; Off                                 ;
; Maximum Number of M512 Memory Blocks                               ; Unlimited                           ; Unlimited                           ;
; Maximum Number of M4K Memory Blocks                                ; Unlimited                           ; Unlimited                           ;
; Maximum Number of M-RAM Memory Blocks                              ; Unlimited                           ; Unlimited                           ;
; Ignore translate_off and translate_on Synthesis Directives         ; Off                                 ; Off                                 ;
; Show Parameter Settings Tables in Synthesis Report                 ; On                                  ; On                                  ;
; Ignore Maximum Fan-Out Assignments                                 ; Off                                 ; Off                                 ;
; Retiming Meta-Stability Register Sequence Length                   ; 2                                   ; 2                                   ;
; PowerPlay Power Optimization                                       ; Normal compilation                  ; Normal compilation                  ;
; HDL message level                                                  ; Level2                              ; Level2                              ;
+--------------------------------------------------------------------+-------------------------------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+---------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                         ;
+---------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------------+
; SixDigit_Electronic_Lock_Controller.v ; yes             ; User Verilog HDL File  ; C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v ;
; register.v                            ; yes             ; User Verilog HDL File  ; C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v                            ;
; passwd_register.v                     ; yes             ; User Verilog HDL File  ; C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/passwd_register.v                     ;
; reset.v                               ; yes             ; User Verilog HDL File  ; C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/reset.v                               ;
; judge.v                               ; yes             ; Other                  ; C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/judge.v                               ;
+---------------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                ;
+-------------------------------+-----------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Jun 06 15:25:35 2024         ;
; Quartus II Version            ; 6.0 Build 202 06/20/2006 SP 1 SJ Full Version ;
; Revision Name                 ; SixDigit_Electronic_Lock_Controller           ;
; Top-level Entity Name         ; SixDigit_Electronic_Lock_Controller           ;
; Family                        ; Stratix                                       ;
+-------------------------------+-----------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jun 06 15:25:35 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --analyze_project
Info: Found 1 design units, including 1 entities, in source file SixDigit_Electronic_Lock_Controller.v
    Info: Found entity 1: SixDigit_Electronic_Lock_Controller
Info: Found 1 design units, including 1 entities, in source file register.v
    Info: Found entity 1: register
Info: Found 1 design units, including 1 entities, in source file passwd_register.v
    Info: Found entity 1: passwd_register
Info: Found 1 design units, including 1 entities, in source file reset.v
    Info: Found entity 1: reset
Info: Elaborating entity "SixDigit_Electronic_Lock_Controller" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SixDigit_Electronic_Lock_Controller.v(15): object "judge_enable" assigned a value but never read
Info: Elaborating entity "passwd_register" for hierarchy "passwd_register:password"
Info: Elaborating entity "register" for hierarchy "passwd_register:password|register:r1"
Warning: Using design file judge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: judge
Info: Elaborating entity "judge" for hierarchy "judge:judge_1"
Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable "a1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable "b1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(13): variable "a2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(13): variable "b2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(15): variable "a3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(15): variable "b3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(17): variable "a4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(17): variable "b4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(19): variable "a5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(19): variable "b5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(21): variable "a6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at judge.v(21): variable "b6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "reset" for hierarchy "reset:reset_1"
Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable "out1", which holds its previous value in one or more paths through the always construct
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out1[3]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out1[2]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out1[1]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out1[0]"
Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable "out2", which holds its previous value in one or more paths through the always construct
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out2[3]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out2[2]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out2[1]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out2[0]"
Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable "out3", which holds its previous value in one or more paths through the always construct
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out3[3]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out3[2]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out3[1]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out3[0]"
Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable "out4", which holds its previous value in one or more paths through the always construct
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out4[3]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out4[2]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out4[1]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out4[0]"
Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable "out5", which holds its previous value in one or more paths through the always construct
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out5[3]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out5[2]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out5[1]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out5[0]"
Warning (10240): Verilog HDL Always Construct warning at reset.v(13): inferring latch(es) for variable "out6", which holds its previous value in one or more paths through the always construct
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out6[3]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out6[2]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out6[1]"
Info (10041): Verilog HDL or VHDL info at reset.v(5): inferred latch for "out6[0]"
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Processing ended: Thu Jun 06 15:25:35 2024
    Info: Elapsed time: 00:00:00


