m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
Elab3
Z0 w1605102325
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng
Z5 8C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd
Z6 FC:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd
l0
L5
VHe@jC`Q>@eKaVmfC80fj71
!s100 >ci4;ddDcYjc9j=XBC=QQ3
Z7 OV;C;10.5b;63
32
Z8 !s110 1605104587
!i10b 1
Z9 !s108 1605104586.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd|
Z11 !s107 C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/src/lab3.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Atop_level
R1
R2
R3
Z14 DEx4 work 4 lab3 0 22 He@jC`Q>@eKaVmfC80fj71
l30
L16
V5eW?n^]2h3Onl?9hnmCH`3
!s100 ceiU@hFa^<Kjeo9DIbZEG3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Elab3_tb
Z15 w1605102691
R2
R3
R4
Z16 8C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/tb/lab3_tb.vhd
Z17 FC:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/tb/lab3_tb.vhd
l0
L4
VASbX`1Zg_iOecQEG4m>EU1
!s100 :``4]k^26cA7SAR44Gk]M1
R7
32
Z18 !s110 1605104598
!i10b 1
Z19 !s108 1605104598.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/tb/lab3_tb.vhd|
Z21 !s107 C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/lab3/tb/lab3_tb.vhd|
!i113 1
R12
R13
Atestbench
R1
R14
R2
R3
DEx4 work 7 lab3_tb 0 22 ASbX`1Zg_iOecQEG4m>EU1
l27
L8
VGIV^6@_E063?XI]l;835K0
!s100 8S@1KGm>5ThHHNaIe2WF91
R7
32
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
