var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[29.8601, 19.1276, 12.5042, 22.9635, 0.0658762], "total":[158826, 213672, 623, 1, 230], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[3471, 4445, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 4 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 4 global loads and 4 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"spMV_pipeline.cl:8 (c0_V)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":8}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 28 deep."}, {"type":"brief", "text":"32b wide by 28 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reasons:", "details":[{"type":"text", "text":"instruction scheduling requirements"}, {"type":"text", "text":"nature of underlying FIFO implementation"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"spMV_pipeline.cl:8 (c0_col)", "type":"resource", "data":[15, 104, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":8}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 1 deep."}, {"type":"brief", "text":"32b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"spMV_pipeline.cl:8 (c0_row)", "type":"resource", "data":[15, 104, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":8}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 1 deep."}, {"type":"brief", "text":"32b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"spMV_pipeline.cl:8 (c0_x)", "type":"resource", "data":[15, 104, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":8}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 1 deep."}, {"type":"brief", "text":"32b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"spMV_pipeline.cl:8 (c1_idx)", "type":"resource", "data":[15, 104, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":8}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 1 deep."}, {"type":"brief", "text":"32b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"spMV_pipeline.cl:8 (c1_y)", "type":"resource", "data":[15, 104, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":8}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 1 deep."}, {"type":"brief", "text":"32b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"execute", "compute_units":1, "type":"function", "total_percent":[0.700893, 0.477294, 0.271828, 0, 0.0658762], "total_kernel_resources":[3378, 4645, 0, 1, 35], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'row_prev\' (spMV_pipeline.cl:40)\\n - \'row_curr\' (spMV_pipeline.cl:40)", "type":"resource", "data":[19, 266, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":40}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 64 and depth 4 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 64 width by 4 depth"}]}, {"name":"Private Variable: \\n - \'i\' (spMV_pipeline.cl:50)", "type":"resource", "data":[19, 270, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":50}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 65 and depth 4 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)"}, {"type":"brief", "text":"Register,\\n1 reg, 65 width by 4 depth"}]}, {"name":"Private Variable: \\n - \'m\' (spMV_pipeline.cl:49)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":49}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'y_temp\' (spMV_pipeline.cl:43)", "type":"resource", "data":[27, 197, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":43}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 4 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 4 depth"}]}, {"name":"execute.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"spMV_pipeline.cl:49", "type":"resource", "data":[0, 65, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":49}]]}, {"name":"spMV_pipeline.cl:50", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":50}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"spMV_pipeline.cl:49", "type":"resource", "data":[260, 65, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":49}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1, "data":[67, 1, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[64, 64, 0, 0, 0]}, {"name":"65-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:50", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":50}]], "children":[{"name":"64-bit Integer Compare", "type":"resource", "count":1, "data":[21, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"execute.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 3, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 3, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[23, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:49", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":49}]]}, {"name":"spMV_pipeline.cl:82", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":82}]]}, {"name":"spMV_pipeline.cl:85", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":85}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"spMV_pipeline.cl:49", "type":"resource", "data":[15, 0, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":49}]], "children":[{"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"execute.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:89", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":89}]]}]}]}, {"name":"execute.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 38, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[38, 38, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[54, 38, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:82", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":82}]]}, {"name":"spMV_pipeline.cl:85", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":85}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"spMV_pipeline.cl:79", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":79}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:82", "type":"resource", "data":[400, 319, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":82}]], "children":[{"name":"\'Convert 64-bit Unsigned Integer to Floating-point\' Function Call", "type":"resource", "count":1, "data":[394, 317, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[6, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:85", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":85}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"execute.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[74, 213, 0, 0, 11], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[74, 213, 0, 0, 11]}]}, {"name":"Feedback", "type":"resource", "data":[162, 120, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:40", "type":"resource", "data":[0.5, 1, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":40}]]}, {"name":"spMV_pipeline.cl:43", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":43}]]}, {"name":"spMV_pipeline.cl:49", "type":"resource", "data":[60, 42, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":49}]]}, {"name":"spMV_pipeline.cl:50", "type":"resource", "data":[59, 46, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":50}]]}, {"name":"spMV_pipeline.cl:51", "type":"resource", "data":[0.5, 1, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":51}]]}, {"name":"spMV_pipeline.cl:75", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":75}]]}, {"name":"spMV_pipeline.cl:82", "type":"resource", "data":[20, 14, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":82}]]}, {"name":"spMV_pipeline.cl:85", "type":"resource", "data":[20, 14, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":85}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 12, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}]}, {"name":"spMV_pipeline.cl:40", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":40}]], "children":[{"name":"64-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:43", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":43}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:50", "type":"resource", "data":[149, 1, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":50}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":12, "data":[7, 1, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"65-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0, 0]}, {"name":"65-bit Integer Compare", "type":"resource", "count":1, "data":[22, 0, 0, 0, 0]}, {"name":"65-bit Select", "type":"resource", "count":2, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:51", "type":"resource", "data":[208, 219, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":51}]], "children":[{"name":"\'Convert Floating-point to 64-bit Unsigned Integer\' Function Call", "type":"resource", "count":1, "data":[175, 187, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:54", "type":"resource", "data":[5, 4, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":54}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[5, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:57", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":57}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:60", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":60}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:64", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":64}]], "children":[{"name":"64-bit Integer Compare", "type":"resource", "count":1, "data":[21, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:65", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":65}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:68", "type":"resource", "data":[397, 319, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":68}]], "children":[{"name":"\'Convert 64-bit Unsigned Integer to Floating-point\' Function Call", "type":"resource", "count":1, "data":[394, 317, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:75", "type":"resource", "data":[26, 0, 0, 1, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":75}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}]}]}]}, {"name":"load", "compute_units":1, "type":"function", "total_percent":[2.52427, 1.54284, 1.11382, 5.71323, 0], "total_kernel_resources":[12482, 19033, 155, 0, 35], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (spMV_pipeline.cl:16)", "type":"resource", "data":[14, 53, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":16}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 13 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 13 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (spMV_pipeline.cl:21)", "type":"resource", "data":[14, 105, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":21}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 65 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 65 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'m\' (spMV_pipeline.cl:20)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":20}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"spMV_pipeline.cl:13 (x_seg)", "type":"resource", "data":[0, 0, 7, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":13}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"16384 bytes", "Implemented size":"16384 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 16384 bytes, implemented size 16384 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n16384B requested,\\n16384B implemented."}]}, {"name":"load.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"load.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"spMV_pipeline.cl:20", "type":"resource", "data":[1, 65, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":20}]]}, {"name":"spMV_pipeline.cl:21", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":21}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"spMV_pipeline.cl:20", "type":"resource", "data":[260, 65, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":20}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1, "data":[67, 1, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[64, 64, 0, 0, 0]}, {"name":"65-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:21", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":21}]], "children":[{"name":"64-bit Integer Compare", "type":"resource", "count":1, "data":[21, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"load.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[93, 169, 4, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[93, 169, 4, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[82, 232, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:16", "type":"resource", "data":[82, 232, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":16}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"spMV_pipeline.cl:16", "type":"resource", "data":[55, 0, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":16}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"13-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:17", "type":"resource", "data":[538, 2074, 15, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":17}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"spMV_pipeline.cl", "line":"13"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"load.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:20", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":20}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"spMV_pipeline.cl:20", "type":"resource", "data":[15, 0, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":20}]], "children":[{"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"load.B4", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:36", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":36}]]}]}]}, {"name":"load.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[90, 238, 3, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[90, 238, 3, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[43, 98, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:20", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":20}]]}, {"name":"spMV_pipeline.cl:21", "type":"resource", "data":[34, 90, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":21}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[27, 19, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"spMV_pipeline.cl:21", "type":"resource", "data":[183, 1, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":21}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":17, "data":[9, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"65-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0, 0]}, {"name":"65-bit Integer Compare", "type":"resource", "count":1, "data":[22, 0, 0, 0, 0]}, {"name":"65-bit Select", "type":"resource", "count":1, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:22", "type":"resource", "data":[3429, 4650, 42, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":22}]], "children":[{"name":"\'Convert 64-bit Unsigned Integer to Floating-point\' Function Call", "type":"resource", "count":1, "data":[394, 317, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3032, 4331, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:25", "type":"resource", "data":[3429, 4650, 42, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":25}]], "children":[{"name":"\'Convert 64-bit Unsigned Integer to Floating-point\' Function Call", "type":"resource", "count":1, "data":[394, 317, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3032, 4331, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:28", "type":"resource", "data":[3048, 4306, 42, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":28}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[8, 7, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:31", "type":"resource", "data":[29, 43, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":31}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"spMV_pipeline.cl", "line":"13"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}]}, {"name":"store", "compute_units":1, "type":"function", "total_percent":[1.59787, 0.949087, 0.726124, 0.258017, 0], "total_kernel_resources":[4909, 12408, 7, 0, 160], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (spMV_pipeline.cl:100)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":100}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1 (depth was increased by a factor of 5 due to a loop initiation interval of 5.)"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (spMV_pipeline.cl:95)", "type":"resource", "data":[14, 56, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":95}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 16 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 16 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'m\' (spMV_pipeline.cl:93)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":93}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"store.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:93", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":93}]]}]}]}, {"name":"store.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:101", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":101}]]}, {"name":"spMV_pipeline.cl:93", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":93}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"spMV_pipeline.cl:93", "type":"resource", "data":[15, 0, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":93}]], "children":[{"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"store.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:119", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":119}]]}]}]}, {"name":"store.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[31, 108, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[31, 108, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 110, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:101", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":101}]]}, {"name":"spMV_pipeline.cl:109", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":109}]]}, {"name":"spMV_pipeline.cl:93", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":93}]]}, {"name":"spMV_pipeline.cl:95", "type":"resource", "data":[34, 90, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":95}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"spMV_pipeline.cl:95", "type":"resource", "data":[57, 1, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":95}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:96", "type":"resource", "data":[404, 2221, 1, 0, 31], "debug":[[{"filename":"spMV_pipeline.cl", "line":96}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[404, 2221, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:97", "type":"resource", "data":[1295, 2057, 1, 0, 31], "debug":[[{"filename":"spMV_pipeline.cl", "line":97}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[1295, 2057, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"store.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[294, 458, 1, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[294, 458, 1, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[115, 203, 0, 0, 1], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:100", "type":"resource", "data":[99, 193, 0, 0, 1], "debug":[[{"filename":"spMV_pipeline.cl", "line":100}]]}, {"name":"spMV_pipeline.cl:93", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":93}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[46, 30, 1, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"spMV_pipeline.cl:100", "type":"resource", "data":[79.5, 3, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":100}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"Iteration Initiation", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:101", "type":"resource", "data":[405, 2221, 1, 0, 31], "debug":[[{"filename":"spMV_pipeline.cl", "line":101}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[404, 2221, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:104", "type":"resource", "data":[108.5, 4, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":104}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"spMV_pipeline.cl:109", "type":"resource", "data":[559, 2427, 1, 0, 31], "debug":[[{"filename":"spMV_pipeline.cl", "line":109}]], "children":[{"name":"\'Convert Floating-point to 64-bit Unsigned Integer\' Function Call", "type":"resource", "count":1, "data":[175, 187, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[383, 2240, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"store.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"spMV_pipeline.cl:101", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"spMV_pipeline.cl", "line":101}]]}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[3471,4445,61,0,0],"details":[{"text":"Global interconnect for 4 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 4 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,102,1,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":8}]],"details":[{"text":"Channel is implemented 32 bits wide by 28 deep.","type":"text"},{"text":"32b wide by 28 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"},{"text":"nature of underlying FIFO implementation","type":"text"}],"text":"Channel depth was changed for the following reasons:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"spMV_pipeline.cl:8 (c0_V)","type":"resource"},{"data":[15,104,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":8}]],"details":[{"text":"Channel is implemented 32 bits wide by 1 deep.","type":"text"},{"text":"32b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"spMV_pipeline.cl:8 (c0_col)","type":"resource"},{"data":[15,104,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":8}]],"details":[{"text":"Channel is implemented 32 bits wide by 1 deep.","type":"text"},{"text":"32b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"spMV_pipeline.cl:8 (c0_row)","type":"resource"},{"data":[15,104,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":8}]],"details":[{"text":"Channel is implemented 32 bits wide by 1 deep.","type":"text"},{"text":"32b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"spMV_pipeline.cl:8 (c0_x)","type":"resource"},{"data":[15,104,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":8}]],"details":[{"text":"Channel is implemented 32 bits wide by 1 deep.","type":"text"},{"text":"32b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"spMV_pipeline.cl:8 (c1_idx)","type":"resource"},{"data":[15,104,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":8}]],"details":[{"text":"Channel is implemented 32 bits wide by 1 deep.","type":"text"},{"text":"32b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"spMV_pipeline.cl:8 (c1_y)","type":"resource"}],"data":[86,622,1,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[279,199,0,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[19,266,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 64 and depth 4 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)","type":"text"},{"text":"Shift Register,\\n1 reg, 64 width by 4 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'row_prev\' (spMV_pipeline.cl:40)\\n - \'row_curr\' (spMV_pipeline.cl:40)","type":"resource"},{"data":[19,270,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 65 and depth 4 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)","type":"text"},{"text":"Register,\\n1 reg, 65 width by 4 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (spMV_pipeline.cl:50)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'m\' (spMV_pipeline.cl:49)","type":"resource"},{"data":[27,197,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 4 (depth was increased by a factor of 4 due to a loop initiation interval of 4.)","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 4 depth","type":"brief"}],"name":"Private Variable: \\n - \'y_temp\' (spMV_pipeline.cl:43)","type":"resource"},{"children":[{"count":1,"data":[0,65,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":49}]],"name":"State","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":49}]],"name":"64-bit Integer Add","type":"resource"},{"count":1,"data":[67,1,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":49}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[64,64,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":49}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[65,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":49}]],"name":"65-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":49}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":49}]],"name":"11-bit Integer Compare","type":"resource"}],"data":[275,130,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":49}]],"name":"spMV_pipeline.cl:49","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":50}]],"name":"State","type":"resource"},{"count":1,"data":[21,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":50}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":50}]],"name":"1-bit And","type":"resource"},{"count":12,"data":[7,1,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":50}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":50}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[65,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":50}]],"name":"65-bit Integer Add","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":50}]],"name":"65-bit Integer Compare","type":"resource"},{"count":2,"data":[52,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":50}]],"name":"65-bit Select","type":"resource"}],"data":[172,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":50}]],"name":"spMV_pipeline.cl:50","type":"resource"},{"children":[{"count":3,"data":[114,254,0,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[116,256,0,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":79}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":79}]],"name":"spMV_pipeline.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[394,317,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":82}]],"name":"\'Convert 64-bit Unsigned Integer to Floating-point\' Function Call","type":"resource"},{"count":1,"data":[6,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":82}]],"name":"Channel Write","type":"resource"}],"data":[400,319,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":82}]],"name":"spMV_pipeline.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":85}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":85}]],"name":"spMV_pipeline.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":40}]],"name":"64-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":40}]],"name":"spMV_pipeline.cl:40","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":43}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":43}]],"name":"spMV_pipeline.cl:43","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[175,187,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":51}]],"name":"\'Convert Floating-point to 64-bit Unsigned Integer\' Function Call","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":51}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":51}]],"name":"Channel Read","type":"resource"}],"data":[208,219,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":51}]],"name":"spMV_pipeline.cl:51","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5,4,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":54}]],"name":"Channel Read","type":"resource"}],"data":[5,4,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":54}]],"name":"spMV_pipeline.cl:54","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":57}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":57}]],"name":"spMV_pipeline.cl:57","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":60}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":60}]],"name":"spMV_pipeline.cl:60","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":64}]],"name":"64-bit Integer Compare","type":"resource"}],"data":[21,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":64}]],"name":"spMV_pipeline.cl:64","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":65}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":65}]],"name":"spMV_pipeline.cl:65","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[394,317,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":68}]],"name":"\'Convert 64-bit Unsigned Integer to Floating-point\' Function Call","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":68}]],"name":"Channel Write","type":"resource"}],"data":[397,319,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":68}]],"name":"spMV_pipeline.cl:68","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":75}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"spMV_pipeline.cl","line":75}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[26,0,0,1,0],"debug":[[{"filename":"spMV_pipeline.cl","line":75}]],"name":"spMV_pipeline.cl:75","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3378,4645,0,1,35],"debug":[[{"filename":"spMV_pipeline.cl","line":40}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"execute","total_kernel_resources":[3378,4645,0,1,35],"total_percent":[0.700893,0.477294,0.271828,0,0.0658762],"type":"function"},{"children":[{"data":[184,373,0,0,25],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,53,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 13 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (spMV_pipeline.cl:16)","type":"resource"},{"data":[14,105,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 65 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 65 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (spMV_pipeline.cl:21)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'m\' (spMV_pipeline.cl:20)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 16384 bytes, implemented size 16384 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"4096 words","Bank width":"32 bits","Implemented size":"16384 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"16384 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n16384B requested,\\n16384B implemented.","type":"brief"}],"name":"spMV_pipeline.cl:13 (x_seg)","type":"resource"},{"children":[{"count":1,"data":[1,65,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":20}]],"name":"State","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":20}]],"name":"64-bit Integer Add","type":"resource"},{"count":1,"data":[67,1,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":20}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[64,64,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":20}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[65,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":20}]],"name":"65-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":20}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":20}]],"name":"11-bit Integer Compare","type":"resource"}],"data":[276,130,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":20}]],"name":"spMV_pipeline.cl:20","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":21}]],"name":"State","type":"resource"},{"count":1,"data":[21,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":21}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":21}]],"name":"1-bit And","type":"resource"},{"count":17,"data":[9,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":21}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":21}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":21}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[65,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":21}]],"name":"65-bit Integer Add","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":21}]],"name":"65-bit Integer Compare","type":"resource"},{"count":1,"data":[52,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":21}]],"name":"65-bit Select","type":"resource"}],"data":[204,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":21}]],"name":"spMV_pipeline.cl:21","type":"resource"},{"children":[{"count":2,"data":[183,407,7,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[183,407,7,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":16}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":16}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":16}]],"name":"13-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":16}]],"name":"13-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":16}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":16}]],"name":"4-bit Select","type":"resource"}],"data":[55,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":16}]],"name":"spMV_pipeline.cl:16","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":17}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":17}]],"name":"Store","type":"resource"}],"data":[538,2074,15,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":17}]],"name":"spMV_pipeline.cl:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[394,317,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":22}]],"name":"\'Convert 64-bit Unsigned Integer to Floating-point\' Function Call","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":22}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[3032,4331,42,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":22}]],"name":"Load","type":"resource"}],"data":[3429,4650,42,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":22}]],"name":"spMV_pipeline.cl:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[394,317,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":25}]],"name":"\'Convert 64-bit Unsigned Integer to Floating-point\' Function Call","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":25}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[3032,4331,42,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":25}]],"name":"Load","type":"resource"}],"data":[3429,4650,42,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":25}]],"name":"spMV_pipeline.cl:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8,7,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":28}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":28}]],"name":"Load","type":"resource"}],"data":[3048,4306,42,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":28}]],"name":"spMV_pipeline.cl:28","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":31}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":31}]],"name":"Load","type":"resource"}],"data":[29,43,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":31}]],"name":"spMV_pipeline.cl:31","replace_name":"true","type":"resource"}],"compute_units":1,"data":[12482,19033,155,0,35],"debug":[[{"filename":"spMV_pipeline.cl","line":13}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"load","total_kernel_resources":[12482,19033,155,0,35],"total_percent":[2.52427,1.54284,1.11382,5.71323,0],"type":"function"},{"children":[{"data":[294,388,1,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1 (depth was increased by a factor of 5 due to a loop initiation interval of 5.)","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (spMV_pipeline.cl:100)","type":"resource"},{"data":[14,56,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 16 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (spMV_pipeline.cl:95)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'m\' (spMV_pipeline.cl:93)","type":"resource"},{"children":[{"count":3,"data":[326,568,2,0,6],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[326,568,2,0,6],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":93}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":93}]],"name":"11-bit Integer Compare","type":"resource"}],"data":[15,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":93}]],"name":"spMV_pipeline.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":95}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":95}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":95}]],"name":"16-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":95}]],"name":"16-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":95}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":95}]],"name":"32-bit Integer Add","type":"resource"}],"data":[57,1,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":95}]],"name":"spMV_pipeline.cl:95","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[404,2221,1,0,31],"debug":[[{"filename":"spMV_pipeline.cl","line":96}]],"name":"Store","type":"resource"}],"data":[404,2221,1,0,31],"debug":[[{"filename":"spMV_pipeline.cl","line":96}]],"name":"spMV_pipeline.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1295,2057,1,0,31],"debug":[[{"filename":"spMV_pipeline.cl","line":97}]],"name":"Store","type":"resource"}],"data":[1295,2057,1,0,31],"debug":[[{"filename":"spMV_pipeline.cl","line":97}]],"name":"spMV_pipeline.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":100}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":100}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":100}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":100}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":100}]],"name":"6-bit Select","type":"resource"},{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":100}]],"name":"Iteration Initiation","type":"resource"}],"data":[79.5,3,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":100}]],"name":"spMV_pipeline.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":101}]],"name":"Channel Read","type":"resource"},{"count":1,"data":[404,2221,1,0,31],"debug":[[{"filename":"spMV_pipeline.cl","line":101}]],"name":"Store","type":"resource"}],"data":[405,2221,1,0,31],"debug":[[{"filename":"spMV_pipeline.cl","line":101}]],"name":"spMV_pipeline.cl:101","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":104}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[108,4,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":104}]],"name":"32-bit Floating-point Compare","type":"resource"}],"data":[108.5,4,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":104}]],"name":"spMV_pipeline.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[175,187,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":109}]],"name":"\'Convert Floating-point to 64-bit Unsigned Integer\' Function Call","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"spMV_pipeline.cl","line":109}]],"name":"Channel Read","type":"resource"},{"count":1,"data":[383,2240,1,0,31],"debug":[[{"filename":"spMV_pipeline.cl","line":109}]],"name":"Store","type":"resource"}],"data":[559,2427,1,0,31],"debug":[[{"filename":"spMV_pipeline.cl","line":109}]],"name":"spMV_pipeline.cl:109","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4909,12408,7,0,160],"debug":[[{"filename":"spMV_pipeline.cl","line":93}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"store","total_kernel_resources":[4909,12408,7,0,160],"total_percent":[1.59787,0.949087,0.726124,0.258017,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[24326,41220,226,1,230],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[158826,213672,623,1,230],"total_percent":[29.8601,19.1276,12.5042,22.9635,0.0658762],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"execute", "children":[{"type":"bb", "id":3, "name":"execute.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"execute.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"24"}]}, {"type":"bb", "id":5, "name":"execute.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":6, "name":"execute.B3", "children":[{"type":"inst", "id":8, "name":"Channel Write", "debug":[[{"filename":"spMV_pipeline.cl", "line":79}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":10, "name":"Channel Write", "debug":[[{"filename":"spMV_pipeline.cl", "line":82}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":12, "name":"Channel Write", "debug":[[{"filename":"spMV_pipeline.cl", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":23, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":24, "name":"End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"execute.B4", "children":[{"type":"inst", "id":13, "name":"Channel Read", "debug":[[{"filename":"spMV_pipeline.cl", "line":51}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":15, "name":"Channel Read", "debug":[[{"filename":"spMV_pipeline.cl", "line":54}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":17, "name":"Channel Read", "debug":[[{"filename":"spMV_pipeline.cl", "line":57}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"28", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":19, "name":"Channel Read", "debug":[[{"filename":"spMV_pipeline.cl", "line":60}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"7", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":21, "name":"Channel Write", "debug":[[{"filename":"spMV_pipeline.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"19", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":22, "name":"Channel Write", "debug":[[{"filename":"spMV_pipeline.cl", "line":68}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"19", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":25, "name":"Loop Input", "debug":[[{"filename":"spMV_pipeline.cl", "line":50}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"26"}]}, {"type":"inst", "id":26, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"4", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 4. See Loops Analysis for more information."}]}]}, {"type":"kernel", "id":27, "name":"load", "children":[{"type":"bb", "id":28, "name":"load.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":29, "name":"load.B1", "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":30, "name":"load.B2", "children":[{"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"spMV_pipeline.cl", "line":17}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Store", "debug":[[{"filename":"spMV_pipeline.cl", "line":17}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"x_seg", "Start Cycle":"135", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Loop Input", "debug":[[{"filename":"spMV_pipeline.cl", "line":16}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"46"}]}, {"type":"inst", "id":46, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"136", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"136", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":31, "name":"load.B3", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"33"}]}, {"type":"bb", "id":32, "name":"load.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":33, "name":"load.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":34, "name":"load.B6", "children":[{"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"spMV_pipeline.cl", "line":22}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"6", "Latency":"149", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"spMV_pipeline.cl", "line":25}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"6", "Latency":"149", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"spMV_pipeline.cl", "line":28}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"6", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"spMV_pipeline.cl", "line":31}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"x_seg", "Start Cycle":"157", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Channel Write", "debug":[[{"filename":"spMV_pipeline.cl", "line":28}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"28", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":42, "name":"Channel Write", "debug":[[{"filename":"spMV_pipeline.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"164", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":43, "name":"Channel Write", "debug":[[{"filename":"spMV_pipeline.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"164", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":44, "name":"Channel Write", "debug":[[{"filename":"spMV_pipeline.cl", "line":31}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"164", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":47, "name":"Loop Input", "debug":[[{"filename":"spMV_pipeline.cl", "line":21}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"48"}]}, {"type":"inst", "id":48, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"164", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"164", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":49, "name":"Local Memory", "children":[{"type":"memsys", "id":50, "name":"x_seg", "debug":[[{"filename":"spMV_pipeline.cl", "line":13}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"16384B requested\\n16384B implemented"}], "Requested size":"16384 bytes", "Implemented size":"16384 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":55, "name":"store", "children":[{"type":"bb", "id":56, "name":"store.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":57, "name":"store.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"62"}]}, {"type":"bb", "id":58, "name":"store.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":59, "name":"store.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":60, "name":"store.B4", "children":[{"type":"inst", "id":63, "name":"Store", "debug":[[{"filename":"spMV_pipeline.cl", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"30", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Store", "debug":[[{"filename":"spMV_pipeline.cl", "line":97}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"51", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":69, "name":"Loop Input", "debug":[[{"filename":"spMV_pipeline.cl", "line":95}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"70"}]}, {"type":"inst", "id":70, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"57", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"57", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":61, "name":"store.B5", "children":[{"type":"inst", "id":65, "name":"Channel Read", "debug":[[{"filename":"spMV_pipeline.cl", "line":101}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":66, "name":"Store", "debug":[[{"filename":"spMV_pipeline.cl", "line":101}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"i", "Start Cycle":"10", "Latency":"30", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":67, "name":"Channel Read", "debug":[[{"filename":"spMV_pipeline.cl", "line":109}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":68, "name":"Store", "debug":[[{"filename":"spMV_pipeline.cl", "line":109}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"i", "Start Cycle":"18", "Latency":"51", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Loop Input", "debug":[[{"filename":"spMV_pipeline.cl", "line":100}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"72"}]}, {"type":"inst", "id":72, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"69", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"69", "II":"5", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 5. See Loops Analysis for more information."}]}, {"type":"bb", "id":62, "name":"store.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":54, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":18, "name":"c0_V", "debug":[[{"filename":"spMV_pipeline.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"28"}]}, {"type":"channel", "id":16, "name":"c0_col", "debug":[[{"filename":"spMV_pipeline.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1"}]}, {"type":"channel", "id":14, "name":"c0_row", "debug":[[{"filename":"spMV_pipeline.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1"}]}, {"type":"channel", "id":20, "name":"c0_x", "debug":[[{"filename":"spMV_pipeline.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1"}]}, {"type":"channel", "id":11, "name":"c1_idx", "debug":[[{"filename":"spMV_pipeline.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1"}]}, {"type":"channel", "id":9, "name":"c1_y", "debug":[[{"filename":"spMV_pipeline.cl", "line":38}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1"}]}], "links":[{"from":8, "to":9}, {"from":10, "to":11}, {"from":12, "to":9}, {"from":14, "to":13}, {"from":16, "to":15}, {"from":18, "to":17}, {"from":20, "to":19}, {"from":21, "to":9}, {"from":22, "to":11}, {"from":24, "to":4}, {"from":3, "to":4}, {"from":24, "to":5}, {"from":26, "to":23}, {"from":8, "to":24}, {"from":10, "to":24}, {"from":12, "to":24}, {"from":26, "to":25}, {"from":4, "to":25}, {"from":21, "to":26}, {"from":22, "to":26}, {"from":13, "to":26}, {"from":15, "to":26}, {"from":17, "to":26}, {"from":19, "to":26}, {"from":23, "to":8}, {"from":23, "to":10}, {"from":8, "to":12}, {"from":25, "to":13}, {"from":25, "to":15}, {"from":25, "to":17}, {"from":25, "to":19}, {"from":13, "to":21}, {"from":17, "to":21}, {"from":19, "to":21}, {"from":13, "to":22}, {"from":17, "to":22}, {"from":19, "to":22}, {"from":41, "to":18}, {"from":42, "to":14}, {"from":43, "to":16}, {"from":44, "to":20}, {"from":50, "to":40}, {"from":36, "to":50}, {"from":46, "to":29}, {"from":46, "to":45}, {"from":28, "to":45}, {"from":35, "to":46}, {"from":36, "to":46}, {"from":33, "to":31}, {"from":29, "to":31}, {"from":33, "to":32}, {"from":48, "to":33}, {"from":48, "to":47}, {"from":31, "to":47}, {"from":37, "to":48}, {"from":38, "to":48}, {"from":39, "to":48}, {"from":40, "to":48}, {"from":41, "to":48}, {"from":42, "to":48}, {"from":43, "to":48}, {"from":44, "to":48}, {"from":45, "to":35}, {"from":35, "to":36}, {"from":47, "to":37}, {"from":47, "to":38}, {"from":47, "to":39}, {"from":38, "to":40}, {"from":39, "to":41}, {"from":37, "to":42}, {"from":38, "to":43}, {"from":40, "to":44}, {"from":54, "to":37}, {"from":54, "to":35}, {"from":54, "to":39}, {"from":54, "to":38}, {"from":9, "to":65}, {"from":11, "to":67}, {"from":62, "to":57}, {"from":56, "to":57}, {"from":62, "to":58}, {"from":70, "to":59}, {"from":70, "to":69}, {"from":57, "to":69}, {"from":63, "to":70}, {"from":64, "to":70}, {"from":72, "to":71}, {"from":59, "to":71}, {"from":65, "to":72}, {"from":66, "to":72}, {"from":67, "to":72}, {"from":68, "to":72}, {"from":72, "to":62}, {"from":69, "to":63}, {"from":69, "to":64}, {"from":71, "to":65}, {"from":65, "to":66}, {"from":65, "to":67}, {"from":65, "to":68}, {"from":67, "to":68}, {"from":66, "to":54}, {"from":63, "to":54}, {"from":68, "to":54}, {"from":64, "to":54}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: execute", "data":["", "", ""], "debug":[[{"filename":"spMV_pipeline.cl", "line":38}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: execute.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"execute.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"spMV_pipeline.cl", "line":49}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across execute.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"65"}]}, {"type":"text", "text":"To: Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"85"}]}]}, {"type":"text", "text":"Iteration executed serially across execute.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"68"}]}, {"type":"text", "text":"To: Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"82"}]}]}, {"type":"text", "text":"Iteration executed serially across execute.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"79"}]}, {"type":"text", "text":"To: Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"85"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"execute.B4", "data":["Yes", "~4", "1"], "debug":[[{"filename":"spMV_pipeline.cl", "line":50}]], "details":[{"type":"brief", "text":"Data dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):", "details":[{"type":"text", "text":"y_temp (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"43"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"4.00 clock cycles Hardened Floating-Point Multiply-Add Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"75"}]}, {"type":"text", "text":"1.00 clock cycle 32-bit Select Operation (%L, %L)", "links":[{"filename":"spMV_pipeline.cl", "line":"43"}, {"filename":"spMV_pipeline.cl", "line":"75"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"51"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"54"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"57"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"60"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"65"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"68"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: load", "data":["", "", ""], "debug":[[{"filename":"spMV_pipeline.cl", "line":10}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"load.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"spMV_pipeline.cl", "line":16}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"17"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}, {"name":"load.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"spMV_pipeline.cl", "line":20}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"load.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"spMV_pipeline.cl", "line":21}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"22"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"25"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"28"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"28"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"22"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"25"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"31"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: store", "data":["", "", ""], "debug":[[{"filename":"spMV_pipeline.cl", "line":91}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: store.B5"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"store.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"spMV_pipeline.cl", "line":93}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across store.B4, store.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"96"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"101"}]}]}, {"type":"text", "text":"Iteration executed serially across store.B4, store.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"97"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"101"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"store.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"spMV_pipeline.cl", "line":95}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"96"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"97"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}, {"name":"store.B5", "data":["Yes", "~5", "5"], "debug":[[{"filename":"spMV_pipeline.cl", "line":100}]], "details":[{"type":"brief", "text":"Undetermined reason."}, {"type":"text", "text":"Undetermined reason."}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"101"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"101"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"109"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"109"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"execute.B0":{"name":"execute.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "execute.B1":{"name":"execute.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"49"}]}]}}, "execute.B2":{"name":"execute.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "execute.B3":{"name":"execute.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "execute.B4":{"name":"execute.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"101.2", "achieved_ii":4, "latency":19, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path", "details":[{"type":"text", "text":"y_temp (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"43"}]}]}, {"type":"text", "text":"Loop feedback path that lowered Fmax ", "details":[{"type":"text", "text":"Node: Hardened Floating-Point Multiply-Add Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"75"}]}, {"type":"text", "text":"Node: 32-bit Select Operation (%L, %L)", "links":[{"filename":"spMV_pipeline.cl", "line":"43"}, {"filename":"spMV_pipeline.cl", "line":"75"}]}]}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"50"}]}]}}, "load.B0":{"name":"load.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "load.B1":{"name":"load.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "load.B2":{"name":"load.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":136, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"16"}]}]}}, "load.B3":{"name":"load.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"20"}]}]}}, "load.B4":{"name":"load.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "load.B5":{"name":"load.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "load.B6":{"name":"load.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":164, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"21"}]}]}}, "store.B0":{"name":"store.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "store.B1":{"name":"store.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"93"}]}]}}, "store.B2":{"name":"store.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "store.B3":{"name":"store.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "store.B4":{"name":"store.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":57, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"95"}]}]}}, "store.B5":{"name":"store.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"168.0", "achieved_ii":5, "latency":69, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}, {"type":"text", "text":"Loop feedback path that limited throughput ", "details":[{"type":"text", "text":"Node: 6-bit Left Shift Operation (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"100"}]}]}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"spMV_pipeline.cl", "line":"100"}]}]}}, "store.B6":{"name":"store.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}}, "functions":{"execute":{"debug":[{"filename":"spMV_pipeline.cl", "line":38}], "loop_hierachy":{"execute__no_loop":["execute.B0", "execute.B2"], "execute.B1":["execute.B1", "execute.B4", "execute.B3"], "execute.B4":["execute.B4"]}}, "load":{"debug":[{"filename":"spMV_pipeline.cl", "line":10}], "loop_hierachy":{"load__no_loop":["load.B0", "load.B1", "load.B4"], "load.B2":["load.B2"], "load.B3":["load.B3", "load.B6", "load.B5"], "load.B6":["load.B6"]}}, "store":{"debug":[{"filename":"spMV_pipeline.cl", "line":91}], "loop_hierachy":{"store__no_loop":["store.B0", "store.B2"], "store.B1":["store.B1", "store.B3", "store.B4", "store.B5", "store.B6"], "store.B4":["store.B4"], "store.B5":["store.B5"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"execute", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"spMV_pipeline.cl", "line":38}]]}, {"name":"load", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"spMV_pipeline.cl", "line":10}]]}, {"name":"store", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"spMV_pipeline.cl", "line":91}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"execute", "data":[3378, 4645, 0, 1, 35], "debug":[[{"filename":"spMV_pipeline.cl", "line":38}]]}, {"name":"load", "data":[12482, 19033, 155, 0, 35], "debug":[[{"filename":"spMV_pipeline.cl", "line":10}]]}, {"name":"store", "data":[4909, 12408, 7, 0, 160], "debug":[[{"filename":"spMV_pipeline.cl", "line":91}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[20769, 36086, 162, 1, 230]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[3471, 4445, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[86, 622, 1, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[158826, 213672, 623, 1, 230], "data_percent":[18.5892, 12.5042, 22.9635, 0.0658762]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"spMV_pipeline.cl", "line":22}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"spMV_pipeline.cl", "line":25}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"spMV_pipeline.cl", "line":28}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["spMV_pipeline"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -fast-compile -report spMV_pipeline.cl"],"name":"Command"},{"data":["Sun Nov 22 14:25:54 2020"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"spMV_pipeline.cl","line":79}]],"details":["spMV_pipeline.cl:79: Compiler Warning:     Multiple writes to channel \'c1_y\' may lead to bad QoR"],"name":"    Multiple writes to channel \'c1_y\' may lead to bad QoR"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[239.00 ,478.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":["68,806" ,"121,256" ,"588 / 2,713" ,"0" ,"396"  ]  }]}}';
var fileJSON=[{"path":"/home/u44994/spMV/spMV/host/inc/spMV.h", "name":"spMV.h", "has_active_debug_locs":false, "absName":"/home/u44994/spMV/spMV/host/inc/spMV.h", "content":"// Copyright (C) 2013-2018 Altera Corporation, San Jose, California, USA. All rights reserved.\012// Permission is hereby granted, free of charge, to any person obtaining a copy of this\012// software and associated documentation files (the \"Software\"), to deal in the Software\012// without restriction, including without limitation the rights to use, copy, modify, merge,\012// publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to\012// whom the Software is furnished to do so, subject to the following conditions:\012// The above copyright notice and this permission notice shall be included in all copies or\012// substantial portions of the Software.\012// \012// THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND,\012// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES\012// OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND\012// NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT\012// HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,\012// WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING\012// FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\012// OTHER DEALINGS IN THE SOFTWARE.\012// \012// This agreement shall be governed in all respects by the laws of the State of California and\012// by the laws of the United States of America.\012\012#ifndef SPMV_H\012#define SPMV_H\012\012// Block size. Affects the kernel, so if this value changes, the kernel\012// needs to be recompiled.\012#define BLOCK_SIZE (64ul) // default value\012#define SEGMENT (4096ul)\012\012#define BATCH (1000)\012\012// SCALE and N must have the following relationship: N = 2 ^ SCALE\012#define SCALE (15)\012// #define N ((unsigned long)pow(2, SCALE))\012#define N (32768ul)\012#define DEGREE (3)\012#define NNZ (DEGREE * N)\012// #define ITER (10)\012\012typedef unsigned long spMV_data;\012\012#define ARRAY(ptr,i1,i0,d1,d0) (*((ptr)+(i1)*(d0)+(i0)))\012\012#define RANGE (10)\012\012#define EPSILON (1e-4)  // do not change this value\012#endif\012\012"}, {"path":"/home/u44994/spMV/spMV/device/spMV_pipeline.cl", "name":"spMV_pipeline.cl", "has_active_debug_locs":false, "absName":"/home/u44994/spMV/spMV/device/spMV_pipeline.cl", "content":"#include \"../host/inc/spMV.h\"\012\012#ifndef SIMD_WORK_ITEMS\012#define SIMD_WORK_ITEMS 4 // default value\012#endif\012\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012channel float c0_row, c0_col, c0_V, c0_x, c1_y, c1_idx;\012\012__kernel void load(__global float* restrict V, __global spMV_data* restrict col, __global spMV_data* restrict row, \012                     __global float* restrict x, const spMV_data real_NNZ) {\012    // printf(\"kernel load\\n\");\012    __private float x_seg[SEGMENT];\012\012    // Stream the first segment of x from DRAM to fast memory\012    for (int i = 0; i < SEGMENT; i++) {\012        x_seg[i] = x[i];\012    }\012\012    for (int m = 0; m < BATCH; m++) {\012        for (int i = 0; i < real_NNZ; i++) {\012            write_channel_intel(c0_row, row[i]);\012            // printf(\"kernel write channel c0 row[%d]: %lu\\n\", i, row[i]);\012\012            write_channel_intel(c0_col, col[i]);\012            // printf(\"kernel write channel c0 col[%d]: %lu\\n\", i, col[i]);\012\012            write_channel_intel(c0_V, V[i]);\012            // printf(\"kernel write channel c0 V[%d]: %f\\n\", i, V[i]);\012\012            write_channel_intel(c0_x, x_seg[col[i]]);\012            // printf(\"kernel write channel c0 x_seg[%lu]: %f\\n\", col[i], x_seg[col[i]]);\012        }\012    }\012    // printf(\"kernel load done.\\n\");\012}\012\012__kernel void execute(const spMV_data real_NNZ) {\012    // printf(\"kernel execute\\n\");\012    spMV_data row_prev, row_curr, col_curr;\012    float x_curr, V_curr;\012\012    float y_temp = 0.0f;\012\012    spMV_data k = 0;\012\012    row_prev = 0;\012\012    for (int m = 0; m < BATCH; m++) {\012        for (int i = 0; i < real_NNZ; i++) {\012            row_curr = read_channel_intel(c0_row);\012            // printf(\"kernel read channel c0 row: %lu\\n\", row_curr);\012\012            col_curr = read_channel_intel(c0_col);\012            // printf(\"kernel read channel c0 col: %lu\\n\", col_curr);\012\012            V_curr = read_channel_intel(c0_V);\012            // printf(\"kernel read channel c0 V: %f\\n\", V_curr);\012\012            x_curr = read_channel_intel(c0_x);\012            // printf(\"kernel read channel c0 x: %f\\n\", x_curr);\012\012            // spMV\012            if (row_prev != row_curr){\012                write_channel_intel(c1_y, y_temp);\012                // printf(\"kernel write channel c1 y: %f\\n\", y_temp);\012\012                write_channel_intel(c1_idx, row_prev);\012                // printf(\"kernel write channel c1 row: %lu\\n\", row_prev);\012\012                k++;\012\012                y_temp = 0.0f;\012            }\012            y_temp += V_curr * x_curr;\012\012            row_prev = row_curr;\012        }\012        write_channel_intel(c1_y, y_temp);\012        // printf(\"kernel write channel c1 y: %f\\n\", y_temp);\012\012        write_channel_intel(c1_idx, row_prev);\012        // printf(\"kernel write channel c1 row: %lu\\n\", row_prev);\012\012        write_channel_intel(c1_y, -1);\012        // printf(\"kernel write channel c1 terminate\\n\");\012    }\012    // printf(\"kernel execute done.\\n\");\012}\012\012__kernel void store(__global float* restrict y, __global spMV_data* restrict y_idx) {\012    // printf(\"kernel store\\n\");\012    for (int m = 0; m < BATCH; m++) {\012        // Initialize the output\012        for (int i = 0; i < N; i++) {\012            y[i] = 0;\012            y_idx[i] = 0;\012        }\012\012        for (int i = 0; i < N; i++) {\012            y[i] = read_channel_intel(c1_y);\012            // printf(\"kernel read channel c1 y[%d]: %f\\n\", i, y[i]);\012\012            if (y[i] < 0) {\012                // printf(\"kernel store terminate\\n\");\012                break;\012            }\012\012            y_idx[i] = read_channel_intel(c1_idx);\012            // printf(\"kernel read channel c1 y_idx[%d]: %lu\\n\", i, y_idx[i]);\012\012            // if (y_idx[i] == -1) {\012            //     printf(\"Error!!!\\n\");\012            //     break;\012            // }\012        }\012    }\012    // printf(\"kernel store done.\\n\");\012}\012\012// __kernel void spMV( __global float* restrict V, __global spMV_data* restrict col, __global spMV_data* restrict row, \012//                      __global float* restrict x, __global float* restrict y, __global spMV_data* restrict y_idx, \012//                      const spMV_data real_NNZ)\012// {\012//     __private float x_seg[SEGMENT];\012\012//     unsigned long i, j;\012//     spMV_data k;\012//     spMV_data row_start, row_end;\012\012//     for (int m = 0; m < BATCH; m++){\012//         k = 0;\012\012//         for (i = 0; i < N; i++) {\012//             y[i] = 0;\012//             y_idx[i] = 0;\012//         }\012\012//         // Stream the first segment of x from DRAM to fast memory\012//         for (i = 0; i < SEGMENT; i++) {\012//             x_seg[i] = x[i];\012//         }\012\012//         // spMV\012//         for (i = 0; i < real_NNZ; i++) {\012//             y[k] += V[i] * x_seg[col[i]];\012//             if (i == real_NNZ - 1 || row[i+1] != row[i]){\012//                 y_idx[k] = row[i];\012//                 k++;\012//             }\012//         }\012\012//         // printf(\"Kernel k = %lu\\n\", k);\012//     }\012// }\012"}];
