// Seed: 1502368983
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  logic id_4;
  logic id_5 = id_2;
  assign id_5 = id_3;
  logic id_6;
endmodule
