Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 19:47:11 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          2.20
  Critical Path Slack:          -2.20
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -73.25
  No. of Violating Paths:       35.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1716
  Buf/Inv Cell Count:             376
  Buf Cell Count:                  64
  Inv Cell Count:                 312
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1716
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1709.049997
  Noncombinational Area:     0.000000
  Buf/Inv Area:            222.642001
  Total Buffer Area:            55.86
  Total Inverter Area:         166.78
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1709.049997
  Design Area:            1709.049997


  Design Rules
  -----------------------------------
  Total Number of Nets:          1818
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node6

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.28
  Logic Optimization:                 72.42
  Mapping Optimization:               55.67
  -----------------------------------------
  Overall Compile Time:              132.53
  Overall Compile Wall Clock Time:   132.99

  --------------------------------------------------------------------

  Design  WNS: 2.20  TNS: 73.25  Number of Violating Paths: 35


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
