timestamp 1384715431
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use NMOS_S_81537667_X1_Y1_1676456968 NMOS_S_81537667_X1_Y1_1676456968_2 1 0 0 0 1 1512
use NMOS_S_81537667_X1_Y1_1676456968 NMOS_S_81537667_X1_Y1_1676456968_1 -1 0 1032 0 1 1512
use NMOS_S_81537667_X1_Y1_1676456968 NMOS_S_81537667_X1_Y1_1676456968_0 -1 0 688 0 -1 1512
use NMOS_4T_58097119_X1_Y1_1676456967 NMOS_4T_58097119_X1_Y1_1676456967_0 -1 0 1204 0 -1 1512
use PMOS_4T_68898473_X1_Y1_1676456969 PMOS_4T_68898473_X1_Y1_1676456969_3 -1 0 1720 0 -1 1512
use PMOS_4T_68898473_X1_Y1_1676456969 PMOS_4T_68898473_X1_Y1_1676456969_0 -1 0 1548 0 1 1512
use DP_PMOS_47381084_X1_Y1_1676456966 DP_PMOS_47381084_X1_Y1_1676456966_0 1 0 1720 0 -1 1512
use NMOS_4T_58097119_X1_Y1_1676456967 NMOS_4T_58097119_X1_Y1_1676456967_2 -1 0 2064 0 1 1512
use NMOS_4T_58097119_X1_Y1_1676456967 NMOS_4T_58097119_X1_Y1_1676456967_1 1 0 2064 0 1 1512
use PMOS_4T_68898473_X1_Y1_1676456969 PMOS_4T_68898473_X1_Y1_1676456969_2 1 0 2408 0 -1 1512
use PMOS_4T_68898473_X1_Y1_1676456969 PMOS_4T_68898473_X1_Y1_1676456969_1 1 0 2580 0 1 1512
port "E" 9 1032 588 1032 588 m1
port "C" 8 2236 2436 2236 2436 m1
port "Y" 7 1032 1428 1032 1428 m1
port "F" 6 516 588 516 588 m1
port "D" 5 860 2436 860 2436 m1
port "VN" 4 344 756 344 756 m2
port "VP" 3 1548 168 1548 168 m1
port "B" 2 2064 504 2064 504 m1
port "A" 1 1892 588 1892 588 m1
node "E" 0 0 1032 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "C" 0 0 2236 2436 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Y" 0 0 1032 1428 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "F" 0 0 516 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D" 0 0 860 2436 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VN" 0 0 344 756 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VP" 0 0 1548 168 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "B" 0 0 2064 504 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_316_1344#" 1 118.7 316 1344 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18816 784 0 0 0 0 0 0 0 0
node "m1_312_224#" 3 296.17 312 224 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40880 1684 11872 648 0 0 0 0 0 0 0 0
node "m1_1118_560#" 1 23.6811 1118 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "m1_1516_1316#" 2 509.015 1516 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19824 932 17136 836 134400 2000 0 0 0 0 0 0
node "m1_1118_1400#" 1 79.6373 1118 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "m1_2634_1316#" 1 143.288 2634 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
node "m1_1978_1568#" 0 14.5058 1978 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_1602_1400#" 1 95.9109 1602 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15008 760 12992 576 0 0 0 0 0 0 0 0
node "m1_1430_1316#" 1 86.4801 1430 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
node "m1_258_1568#" 1 139.024 258 1568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_1892_1652#" 1 90.0703 1892 1652 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "m1_312_1820#" 2 144.281 312 1820 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22848 928 7168 480 0 0 0 0 0 0 0 0
node "m1_2322_2408#" 1 102.369 2322 2408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "A" 5 521.009 1892 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "m1_946_2408#" 1 139.015 946 2408 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "m1_1978_2828#" 0 46.8336 1978 2828 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_1774_2828#" 1 677.115 1774 2828 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 12712 678 189440 2688 0 0 0 0 0 0
node "li_1781_151#" 98 374.086 1781 151 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11800 672 55776 2328 3584 240 0 0 0 0 0 0 0 0
node "li_749_571#" 36 603.535 749 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 113344 4384 8288 408 0 0 0 0 0 0 0 0
node "li_749_1327#" 31 125.302 749 1327 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 18256 876 0 0 0 0 0 0 0 0 0 0
node "li_2469_1411#" 53 116.449 2469 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 15344 772 0 0 0 0 0 0 0 0 0 0
node "li_2297_1411#" 117 395.919 2297 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16000 840 50960 2156 0 0 0 0 0 0 0 0 0 0
node "li_1437_1495#" 136 364.5 1437 1495 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20200 1008 41328 1812 0 0 0 0 0 0 0 0 0 0
node "li_1093_1579#" 117 377.544 1093 1579 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16000 840 50960 2156 0 0 0 0 0 0 0 0 0 0
node "li_577_487#" 508 1169.04 577 487 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98300 4032 100128 3800 0 0 0 0 0 0 0 0 0 0
node "li_1609_2755#" 102 923.838 1609 2755 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11800 672 75040 3016 86464 3200 0 0 0 0 0 0 0 0
substrate "SUB" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_1093_1579#" "li_1437_1495#" 154.658
cap "li_577_487#" "li_2297_1411#" 0.130711
cap "li_1609_2755#" "li_2469_1411#" 6.71994
cap "li_1093_1579#" "m1_312_224#" 0.317481
cap "m1_1892_1652#" "li_749_571#" 0.794786
cap "li_577_487#" "m1_946_2408#" 6.60547
cap "li_2469_1411#" "m1_2322_2408#" 12.578
cap "m2_316_1344#" "li_1093_1579#" 4.0724
cap "li_1093_1579#" "A" 16.6957
cap "li_1609_2755#" "m1_1978_1568#" 0.998931
cap "li_1437_1495#" "li_749_1327#" 5.44815
cap "m1_312_224#" "li_749_1327#" 0.903368
cap "li_1093_1579#" "m1_2634_1316#" 0.0967072
cap "li_1093_1579#" "li_1781_151#" 0.0415024
cap "li_2469_1411#" "m1_1118_1400#" 0.173606
cap "m1_1118_560#" "li_577_487#" 292.051
cap "m2_316_1344#" "li_749_1327#" 6.00119
cap "A" "li_749_1327#" 1.35935
cap "m1_1430_1316#" "li_1437_1495#" 145.285
cap "li_1437_1495#" "li_749_571#" 35.6269
cap "m1_312_224#" "li_749_571#" 3.58192
cap "li_2297_1411#" "m1_1602_1400#" 10.1429
cap "li_1609_2755#" "li_577_487#" 0.0347416
cap "m1_1430_1316#" "m2_316_1344#" 13.5814
cap "m1_1430_1316#" "A" 2.90987
cap "m1_1430_1316#" "m1_2634_1316#" 0.458552
cap "m1_1774_2828#" "m1_258_1568#" 1.4456
cap "A" "li_749_571#" 134.439
cap "li_2297_1411#" "m1_1516_1316#" 100.292
cap "li_1437_1495#" "m1_1892_1652#" 12.2365
cap "m1_1774_2828#" "m1_1602_1400#" 6.49311
cap "li_1781_151#" "li_749_571#" 68.3373
cap "li_2469_1411#" "m1_1978_1568#" 12.2008
cap "m2_316_1344#" "m1_1892_1652#" 0.0319532
cap "li_577_487#" "m1_1118_1400#" 0.9061
cap "m1_312_1820#" "li_749_1327#" 1.04428
cap "A" "m1_1892_1652#" 13.8174
cap "li_1609_2755#" "m1_258_1568#" 0.0862465
cap "m1_1774_2828#" "m1_1516_1316#" 18.6332
cap "li_1781_151#" "m1_1892_1652#" 0.0998082
cap "li_1609_2755#" "m1_1602_1400#" 9.03826
cap "li_1093_1579#" "li_2297_1411#" 2.50659
cap "m1_312_1820#" "li_749_571#" 0.577116
cap "li_1093_1579#" "m1_946_2408#" 22.8199
cap "li_1609_2755#" "m1_1516_1316#" 102.432
cap "m1_1978_2828#" "m1_1516_1316#" 0.210955
cap "m2_316_1344#" "li_1437_1495#" 5.09329
cap "m2_316_1344#" "m1_312_224#" 4.41925
cap "li_1437_1495#" "A" 36.4047
cap "li_2297_1411#" "li_749_1327#" 0.616856
cap "m1_1516_1316#" "m1_2322_2408#" 1.06209
cap "li_1437_1495#" "m1_2634_1316#" 4.56636
cap "li_577_487#" "m1_1978_1568#" 0.159296
cap "m1_1602_1400#" "m1_1118_1400#" 13.7516
cap "li_1093_1579#" "m1_1774_2828#" 18.4813
cap "li_1437_1495#" "li_1781_151#" 1.17428
cap "m1_312_224#" "li_1781_151#" 24.0941
cap "m2_316_1344#" "A" 1.67526
cap "m1_1118_560#" "li_1093_1579#" 0.154546
cap "A" "m1_2634_1316#" 0.576241
cap "m1_1430_1316#" "li_2297_1411#" 2.04558
cap "m1_1774_2828#" "li_749_1327#" 2.03485
cap "li_1781_151#" "A" 4.44341
cap "li_2297_1411#" "li_749_571#" 20.5709
cap "li_1609_2755#" "li_1093_1579#" 21.0211
cap "li_2469_1411#" "m1_1602_1400#" 2.70091
cap "m1_1430_1316#" "m1_1774_2828#" 3.67214
cap "m1_312_224#" "m1_312_1820#" 0.128641
cap "li_2469_1411#" "m1_1516_1316#" 59.3505
cap "li_2297_1411#" "m1_1892_1652#" 24.2588
cap "m1_1430_1316#" "m1_1118_560#" 0.429376
cap "li_1609_2755#" "li_749_1327#" 0.484661
cap "m1_1602_1400#" "m1_1978_1568#" 6.44133
cap "m2_316_1344#" "m1_312_1820#" 15.2303
cap "m1_1118_560#" "li_749_571#" 298.754
cap "A" "m1_312_1820#" 3.40342
cap "li_1093_1579#" "m1_1118_1400#" 39.7272
cap "m1_1516_1316#" "m1_1978_1568#" 2.81304
cap "m1_1430_1316#" "li_1609_2755#" 1.16158
cap "li_577_487#" "m1_258_1568#" 30.3558
cap "li_1609_2755#" "li_749_571#" 4.50856
cap "li_577_487#" "m1_1602_1400#" 2.10991
cap "m1_1118_1400#" "li_749_1327#" 6.07204
cap "li_1437_1495#" "li_2297_1411#" 17.0253
cap "li_1093_1579#" "li_2469_1411#" 0.451749
cap "li_577_487#" "m1_1516_1316#" 12.0085
cap "li_1609_2755#" "m1_1892_1652#" 25.1337
cap "m1_1430_1316#" "m1_1118_1400#" 28.9773
cap "li_2297_1411#" "A" 6.39531
cap "li_1093_1579#" "m1_1978_1568#" 0.305153
cap "m1_1118_1400#" "li_749_571#" 18.304
cap "m1_946_2408#" "A" 8.99341
cap "li_2297_1411#" "m1_2634_1316#" 62.9945
cap "li_1437_1495#" "m1_1774_2828#" 7.2415
cap "m1_258_1568#" "m1_1602_1400#" 0.596143
cap "li_2297_1411#" "li_1781_151#" 1.27811
cap "m1_1118_560#" "li_1437_1495#" 0.173137
cap "m1_1430_1316#" "li_2469_1411#" 1.1344
cap "li_2469_1411#" "li_749_571#" 0.818023
cap "m1_1118_560#" "A" 11.0923
cap "li_577_487#" "li_1093_1579#" 15.3823
cap "li_1609_2755#" "li_1437_1495#" 9.54422
cap "m1_1430_1316#" "m1_1978_1568#" 0.413239
cap "m1_1516_1316#" "m1_1602_1400#" 11.5817
cap "li_1609_2755#" "A" 193.188
cap "li_749_571#" "m1_1978_1568#" 0.395521
cap "li_577_487#" "li_749_1327#" 31.1031
cap "li_1609_2755#" "m1_2634_1316#" 29.9187
cap "li_1609_2755#" "li_1781_151#" 4.0141
cap "A" "m1_2322_2408#" 4.59444
cap "li_1437_1495#" "m1_1118_1400#" 31.5998
cap "m1_2634_1316#" "m1_2322_2408#" 1.31159
cap "li_1093_1579#" "m1_258_1568#" 12.6619
cap "m1_1430_1316#" "li_577_487#" 4.53309
cap "m1_1892_1652#" "m1_1978_1568#" 145.538
cap "m1_1774_2828#" "m1_312_1820#" 6.65561
cap "m2_316_1344#" "m1_1118_1400#" 3.5441
cap "li_577_487#" "li_749_571#" 415.502
cap "A" "m1_1118_1400#" 1.14385
cap "li_1093_1579#" "m1_1602_1400#" 75.6408
cap "m1_2634_1316#" "m1_1118_1400#" 0.593317
cap "m1_258_1568#" "li_749_1327#" 47.7599
cap "li_1437_1495#" "li_2469_1411#" 4.37883
cap "li_1609_2755#" "m1_312_1820#" 0.0927299
cap "li_1093_1579#" "m1_1516_1316#" 7.55628
cap "li_577_487#" "m1_1892_1652#" 0.271226
cap "m1_1602_1400#" "li_749_1327#" 0.938062
cap "m1_1430_1316#" "m1_258_1568#" 5.14157
cap "li_2469_1411#" "A" 2.35453
cap "li_2469_1411#" "m1_2634_1316#" 13.7257
cap "li_1437_1495#" "m1_1978_1568#" 1.2685
cap "m1_258_1568#" "li_749_571#" 0.58479
cap "m1_1516_1316#" "li_749_1327#" 2.41609
cap "m1_1430_1316#" "m1_1602_1400#" 82.4429
cap "li_2469_1411#" "li_1781_151#" 0.361073
cap "m1_1774_2828#" "m1_946_2408#" 11.7459
cap "m1_1602_1400#" "li_749_571#" 7.77361
cap "A" "m1_1978_1568#" 0.998931
cap "m1_2634_1316#" "m1_1978_1568#" 1.07006
cap "m1_1430_1316#" "m1_1516_1316#" 71.2763
cap "li_577_487#" "li_1437_1495#" 7.89099
cap "li_1609_2755#" "li_2297_1411#" 39.4534
cap "li_577_487#" "m1_312_224#" 86.6402
cap "m1_1516_1316#" "li_749_571#" 48.3383
cap "li_1609_2755#" "m1_946_2408#" 1.08103
cap "li_2297_1411#" "m1_2322_2408#" 10.3508
cap "m2_316_1344#" "li_577_487#" 7.27375
cap "li_577_487#" "A" 67.1883
cap "li_1609_2755#" "m1_1774_2828#" 165.634
cap "m1_1516_1316#" "m1_1892_1652#" 5.99628
cap "li_577_487#" "li_1781_151#" 56.1615
cap "m1_1774_2828#" "m1_1978_2828#" 11.3346
cap "li_2297_1411#" "m1_1118_1400#" 0.804136
cap "m1_312_224#" "m1_258_1568#" 8.8894
cap "li_1437_1495#" "m1_258_1568#" 1.21837
cap "m1_1430_1316#" "li_1093_1579#" 10.4833
cap "li_1093_1579#" "li_749_571#" 10.4681
cap "li_1437_1495#" "m1_1602_1400#" 166.343
cap "A" "m1_258_1568#" 0.510892
cap "m2_316_1344#" "m1_258_1568#" 20.7468
cap "li_1609_2755#" "m1_1978_2828#" 154.388
cap "m1_1774_2828#" "m1_1118_1400#" 2.16255
cap "m1_1430_1316#" "li_749_1327#" 9.03155
cap "li_2297_1411#" "li_2469_1411#" 316.073
cap "li_1609_2755#" "m1_2322_2408#" 49.5409
cap "li_577_487#" "m1_312_1820#" 45.4265
cap "A" "m1_1602_1400#" 24.0094
cap "m2_316_1344#" "m1_1602_1400#" 1.23454
cap "li_1437_1495#" "m1_1516_1316#" 72.36
cap "li_749_571#" "li_749_1327#" 21.3527
cap "li_1093_1579#" "m1_1892_1652#" 9.48349
cap "m1_2634_1316#" "m1_1602_1400#" 1.43182
cap "li_1781_151#" "m1_1602_1400#" 0.400756
cap "li_2297_1411#" "m1_1978_1568#" 47.1299
cap "m2_316_1344#" "m1_1516_1316#" 0.209233
cap "li_1609_2755#" "m1_1118_1400#" 1.16646
cap "A" "m1_1516_1316#" 79.9271
cap "m1_1430_1316#" "li_749_571#" 9.10201
cap "m1_1516_1316#" "m1_2634_1316#" 37.1661
cap "li_1781_151#" "m1_1516_1316#" 14.5705
cap "m1_258_1568#" "m1_312_1820#" 110.922
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "Y" 22.0383
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "VP" -7.36096
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "VN" 4.07029
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "B" 67.5346
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "F" 30.3966
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 0.427054
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "B" 0.0501706
cap "B" "A" -0.205291
cap "F" "A" 0.0593065
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "F" 0.114709
cap "E" "B" 146.484
cap "E" "F" 208.42
cap "VN" "D" 0.0772264
cap "Y" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.0198609
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "Y" 0.374569
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "VN" 21.0793
cap "Y" "A" 0.240254
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "VP" 37.6039
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" -0.711478
cap "E" "Y" -8.00238
cap "F" "B" -56.8511
cap "E" "VP" 67.1539
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "VN" 45.3286
cap "E" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 1.36168
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "D" 0.0193532
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "VN" 0.0607864
cap "VN" "A" 11.3932
cap "Y" "B" 1.84073
cap "Y" "F" 9.62599
cap "VP" "B" 41.5485
cap "E" "VN" 13.08
cap "F" "VP" 71.1951
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" 11.0925
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "F" 4.71839
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "B" 0.369402
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "D" 1.15652
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 66.5927
cap "Y" "VP" 3.20842
cap "E" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" 0.907356
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.030479
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "A" 0.35998
cap "VN" "B" 221.002
cap "F" "VN" 38.4682
cap "Y" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 0.111673
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "VP" 0.0628329
cap "E" "D" 0.231387
cap "E" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 3.66843
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "B" -0.448442
cap "Y" "VN" 24.1873
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "F" 0.962366
cap "VN" "VP" 134.449
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.336749
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "A" 2.19422
cap "F" "D" 2.49173
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "VN" 0.455546
cap "B" "D" 0.198601
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "B" -0.308713
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "F" 18.1448
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "VP" 0.00312695
cap "E" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.797465
cap "E" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" -13.501
cap "E" "A" 2.55833
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "B" 1.07316
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "C" 9.77901
cap "A" "VN" 13.4384
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "E" 1.33269
cap "E" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 0.329093
cap "VP" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 3.82211
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "VP" -6.86258
cap "F" "C" 1.07415
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "VN" -0.55218
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "VN" 8.29947
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "VP" 3.30031
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "E" 0.317258
cap "B" "E" 126.738
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "A" 43.9802
cap "A" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 1.31386
cap "B" "VP" 61.5888
cap "Y" "VN" 0.00416058
cap "A" "F" 183.649
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 24.1859
cap "F" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 6.61338
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "F" 20.6606
cap "A" "Y" 15.8041
cap "E" "VP" 13.3103
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "VN" 0.0123547
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "Y" -0.622315
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "Y" 105.523
cap "F" "Y" 7.93575
cap "B" "C" 0.0776288
cap "A" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 11.7472
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "A" -6.24811
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" -1.02944
cap "B" "VN" 0.00596194
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 102.1
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 9.51821
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 7.50687
cap "F" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 0.0243178
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "A" 0.673918
cap "D" "E" 0.0129381
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "F" 1.91057
cap "B" "A" 111.431
cap "C" "VP" 0.0962381
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 26.0026
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" -2.16567
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "F" 9.39725
cap "Y" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 0.0104764
cap "E" "VN" 0.207736
cap "VP" "VN" 3.2193
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "Y" 0.150671
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "B" 24.6518
cap "B" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" -0.687494
cap "B" "F" 46.5574
cap "A" "E" 70.8584
cap "A" "VP" 194.218
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 0.0964486
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "VP" 60.8342
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "VP" 528.581
cap "B" "Y" 3.5001
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "E" -4.24015
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "E" 2.20616
cap "F" "E" 136.182
cap "F" "VP" 348.178
cap "Y" "VP" 28.2327
cap "B" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 0.231676
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "B" -4.28687
cap "Y" "E" -5.44762
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "E" 0.75106
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 10.1273
cap "VP" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" 94.0474
cap "D" "E" 1.54654
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "D" -7.03466
cap "B" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 2.39487
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.167618
cap "A" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" -0.108811
cap "VP" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 4.04562
cap "VP" "D" 59.3883
cap "A" "Y" 0.00567004
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "C" 0.0248959
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" 145.572
cap "B" "VP" 41.7812
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "C" 0.175673
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 7.13767
cap "Y" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" 31.5154
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "D" 7.09461
cap "D" "C" 3.12802
cap "Y" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 60.5855
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.330009
cap "B" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 6.97066
cap "B" "C" 0.00553411
cap "Y" "D" 8.69574
cap "B" "Y" 0.339523
cap "Y" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.0744992
cap "E" "VN" 0.285173
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "VN" 92.146
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "F" -2.50728
cap "A" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" -0.176355
cap "A" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 0.382199
cap "VP" "VN" 223.401
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "F" 0.299985
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 31.3992
cap "D" "F" 0.353311
cap "A" "D" 20.8365
cap "B" "F" 0.944772
cap "C" "VN" 0.851903
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "VN" 19.2386
cap "D" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" 30.4455
cap "B" "A" -0.654636
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "E" 1.04497
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" -0.0733824
cap "Y" "VN" 12.7471
cap "B" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" -18.1442
cap "D" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" -2.92139
cap "B" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 0.996934
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.151931
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "VP" -20.2724
cap "D" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.237622
cap "B" "D" 74.6725
cap "B" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.176937
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" -0.705268
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "C" 1.88205
cap "Y" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 18.2156
cap "VP" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 8.08965
cap "A" "VN" 25.3131
cap "Y" "VP" 21.066
cap "VN" "F" 1.88241
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "VN" 295.301
cap "Y" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 10.3524
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "VN" 23.2137
cap "D" "VN" 61.6037
cap "B" "VN" 402.705
cap "A" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 3.29273
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "VN" 0.336197
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "F" 0.245341
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "E" 2.98273
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" 225.607
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "A" 0.309203
cap "D" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" -0.835373
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "VN" 13.774
cap "VP" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 113.189
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "A" 74.0721
cap "A" "B" 1.28063
cap "Y" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" 0.264012
cap "VN" "A" 15.8427
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" -0.517952
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 13.6767
cap "Y" "B" 1.99074
cap "Y" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" 136.881
cap "C" "B" 0.618766
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "B" -0.178679
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "C" 30.1358
cap "F" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 1.79739
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 49.8717
cap "Y" "VN" 14.6012
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "VP" 0.234897
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "VN" -0.126749
cap "VN" "C" -12.482
cap "Y" "A" 33.138
cap "E" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" 1.06397
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "A" 17.384
cap "C" "A" 65.0979
cap "E" "VN" 0.085997
cap "B" "VP" 0.0772264
cap "D" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.360566
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "VP" 227.537
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 0.0691798
cap "Y" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 74.8362
cap "VN" "VP" 78.8184
cap "Y" "C" -2.05072
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "C" 4.0431
cap "A" "VP" 223.748
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 7.69704
cap "VN" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 0.973038
cap "E" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 3.91494
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "F" 0.261109
cap "Y" "VP" 137.018
cap "A" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 13.2941
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "VP" 93.0124
cap "C" "VP" 202.493
cap "A" "F" 0.172302
cap "Y" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 58.9828
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "D" 8.64849
cap "VN" "D" 0.930721
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" -5.39216
cap "C" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 2.64461
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.0809584
cap "Y" "F" 0.627509
cap "A" "D" 47.4649
cap "B" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" -0.0196413
cap "C" "F" 1.15124
cap "E" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 0.0604006
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "F" -1.43276
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 68.7898
cap "Y" "D" 1.75939
cap "VN" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 2.0738
cap "VP" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 35.678
cap "C" "D" 3.90575
cap "A" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 22.2757
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "D" 1.06883
cap "E" "D" 0.0771888
cap "Y" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 129.403
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 2.09325
cap "C" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 13.8451
cap "F" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 1.26135
cap "D" "VP" 3.46877
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "B" 1.34156
cap "VP" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 5.92295
cap "C" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.237036
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "A" 0.215684
cap "C" "NMOS_4T_58097119_X1_Y1_1676456967_2/a_147_525#" 0.414824
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_200_252#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.00469118
cap "C" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_230_525#" 0.202463
cap "VP" "C" 11.7903
cap "C" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 0.01597
cap "C" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 0.00350635
cap "NMOS_4T_58097119_X1_Y1_1676456967_2/a_147_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.291857
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_230_525#" 0.216484
cap "VP" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 5.36456
cap "C" "A" 0.0665368
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.00893314
cap "C" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_200_252#" 0.00070415
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" 0.0166567
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 0.109256
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" "NMOS_4T_58097119_X1_Y1_1676456967_0/a_200_252#" 0.000616128
cap "Y" "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" 0.0352926
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_200_252#" "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" 0.00120949
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 0.536732
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 0.227982
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 82.4974
cap "NMOS_S_81537667_X1_Y1_1676456968_0/a_200_252#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 0.000241897
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" -3.87863
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_200_252#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" -1.14941
cap "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 0.00924379
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" -4.5947
cap "NMOS_4T_58097119_X1_Y1_1676456967_2/a_200_252#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" -14.9887
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_372_252#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 9.50361e-05
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_372_252#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 9.50361e-05
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "PMOS_4T_68898473_X1_Y1_1676456969_2/a_200_252#" 0.00120949
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_200_252#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 9.50361e-05
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_200_252#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 9.50361e-05
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "PMOS_4T_68898473_X1_Y1_1676456969_2/a_200_252#" 0.00120949
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 180.559
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_200_252#" 0.0029409
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" 0.842026
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 0.0114688
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" -2.77556e-16
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "Y" 0.317877
cap "C" "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" -1.80676
cap "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" 0.0203861
cap "Y" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" -4.62018
cap "C" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" -15.2312
cap "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" 0.177106
cap "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" -0.688766
merge "PMOS_4T_68898473_X1_Y1_1676456969_1/SUB" "PMOS_4T_68898473_X1_Y1_1676456969_2/SUB" -2432.77 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10976 -840 -18480 -1332 0 0 0 0 0 0 0 0
merge "PMOS_4T_68898473_X1_Y1_1676456969_2/SUB" "NMOS_4T_58097119_X1_Y1_1676456967_1/a_241_1232#"
merge "NMOS_4T_58097119_X1_Y1_1676456967_1/a_241_1232#" "NMOS_4T_58097119_X1_Y1_1676456967_2/a_241_1232#"
merge "NMOS_4T_58097119_X1_Y1_1676456967_2/a_241_1232#" "m1_1978_2828#"
merge "m1_1978_2828#" "DP_PMOS_47381084_X1_Y1_1676456966_0/SUB"
merge "DP_PMOS_47381084_X1_Y1_1676456966_0/SUB" "PMOS_4T_68898473_X1_Y1_1676456969_0/SUB"
merge "PMOS_4T_68898473_X1_Y1_1676456969_0/SUB" "PMOS_4T_68898473_X1_Y1_1676456969_3/SUB"
merge "PMOS_4T_68898473_X1_Y1_1676456969_3/SUB" "NMOS_4T_58097119_X1_Y1_1676456967_0/a_241_1232#"
merge "NMOS_4T_58097119_X1_Y1_1676456967_0/a_241_1232#" "VN"
merge "VN" "NMOS_S_81537667_X1_Y1_1676456968_0/a_147_525#"
merge "NMOS_S_81537667_X1_Y1_1676456968_0/a_147_525#" "m1_312_224#"
merge "m1_312_224#" "NMOS_S_81537667_X1_Y1_1676456968_1/a_147_525#"
merge "NMOS_S_81537667_X1_Y1_1676456968_1/a_147_525#" "m1_1774_2828#"
merge "m1_1774_2828#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#"
merge "NMOS_S_81537667_X1_Y1_1676456968_2/a_147_525#" "SUB"
merge "SUB" "m1_312_1820#"
merge "m1_312_1820#" "m2_316_1344#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_1/w_0_0#" "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" -1525.19 0 0 0 0 0 -7424 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -720 -5376 -416 0 0 0 0 0 0 0 0
merge "PMOS_4T_68898473_X1_Y1_1676456969_3/w_0_0#" "li_1781_151#"
merge "li_1781_151#" "PMOS_4T_68898473_X1_Y1_1676456969_2/w_0_0#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_2/w_0_0#" "DP_PMOS_47381084_X1_Y1_1676456966_0/w_0_0#"
merge "DP_PMOS_47381084_X1_Y1_1676456966_0/w_0_0#" "PMOS_4T_68898473_X1_Y1_1676456969_0/w_0_0#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_0/w_0_0#" "li_1609_2755#"
merge "li_1609_2755#" "VP"
merge "PMOS_4T_68898473_X1_Y1_1676456969_3/a_200_252#" "E" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "E" "NMOS_4T_58097119_X1_Y1_1676456967_0/a_200_252#"
merge "NMOS_4T_58097119_X1_Y1_1676456967_0/a_200_252#" "m1_1118_560#"
merge "DP_PMOS_47381084_X1_Y1_1676456966_0/a_372_252#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_200_252#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_81537667_X1_Y1_1676456968_2/a_200_252#" "li_577_487#"
merge "DP_PMOS_47381084_X1_Y1_1676456966_0/a_402_525#" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" -564.425 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_68898473_X1_Y1_1676456969_0/a_147_525#" "li_1437_1495#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_0/a_200_252#" "D" -711.399 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "D" "NMOS_S_81537667_X1_Y1_1676456968_1/a_200_252#"
merge "NMOS_S_81537667_X1_Y1_1676456968_1/a_200_252#" "m1_946_2408#"
merge "NMOS_4T_58097119_X1_Y1_1676456967_1/a_147_525#" "NMOS_4T_58097119_X1_Y1_1676456967_2/a_147_525#" -1076.54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11424 -1080 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_58097119_X1_Y1_1676456967_2/a_147_525#" "m1_1892_1652#"
merge "m1_1892_1652#" "NMOS_S_81537667_X1_Y1_1676456968_1/a_230_525#"
merge "NMOS_S_81537667_X1_Y1_1676456968_1/a_230_525#" "li_1093_1579#"
merge "li_1093_1579#" "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#"
merge "NMOS_S_81537667_X1_Y1_1676456968_2/a_230_525#" "m1_258_1568#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_2/a_230_525#" "NMOS_4T_58097119_X1_Y1_1676456967_0/a_230_525#" -622.388 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18816 -1768 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_58097119_X1_Y1_1676456967_0/a_230_525#" "m1_1118_1400#"
merge "m1_1118_1400#" "NMOS_4T_58097119_X1_Y1_1676456967_1/a_230_525#"
merge "NMOS_4T_58097119_X1_Y1_1676456967_1/a_230_525#" "li_2469_1411#"
merge "li_2469_1411#" "NMOS_4T_58097119_X1_Y1_1676456967_2/a_230_525#"
merge "NMOS_4T_58097119_X1_Y1_1676456967_2/a_230_525#" "m1_1978_1568#"
merge "m1_1978_1568#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_230_525#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_3/a_230_525#" "m1_1602_1400#"
merge "m1_1602_1400#" "Y"
merge "PMOS_4T_68898473_X1_Y1_1676456969_2/a_200_252#" "F" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "F" "NMOS_S_81537667_X1_Y1_1676456968_0/a_200_252#"
merge "NMOS_S_81537667_X1_Y1_1676456968_0/a_200_252#" "li_749_571#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_1/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_2/a_147_525#" -1223.81 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19824 -1380 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_68898473_X1_Y1_1676456969_2/a_147_525#" "m1_2634_1316#"
merge "m1_2634_1316#" "PMOS_4T_68898473_X1_Y1_1676456969_0/a_230_525#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_3/a_147_525#" "m1_1430_1316#"
merge "m1_1430_1316#" "m1_1516_1316#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_1/a_147_525#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" -467.873 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -394 0 0 0 0 0 0 0 0 0 0
merge "DP_PMOS_47381084_X1_Y1_1676456966_0/a_230_525#" "li_2297_1411#"
merge "PMOS_4T_68898473_X1_Y1_1676456969_1/a_200_252#" "C" -592.534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_58097119_X1_Y1_1676456967_2/a_200_252#" "DP_PMOS_47381084_X1_Y1_1676456966_0/a_200_252#" -1034.78 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "DP_PMOS_47381084_X1_Y1_1676456966_0/a_200_252#" "A"
merge "NMOS_4T_58097119_X1_Y1_1676456967_1/a_200_252#" "m1_2322_2408#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_58097119_X1_Y1_1676456967_0/a_147_525#" "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" -431.526 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -394 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_81537667_X1_Y1_1676456968_0/a_230_525#" "li_749_1327#"
