
STM32_SPI_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c64  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002df4  08002df4  00003df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e1c  08002e1c  00004010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002e1c  08002e1c  00004010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002e1c  08002e1c  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e1c  08002e1c  00003e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002e20  08002e20  00003e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002e24  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001928  20000010  08002e34  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001938  08002e34  00004938  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b087  00000000  00000000  00004040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001af0  00000000  00000000  0000f0c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a18  00000000  00000000  00010bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007a6  00000000  00000000  000115d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001c4b  00000000  00000000  00011d76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000993d  00000000  00000000  000139c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ebf51  00000000  00000000  0001d2fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010924f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002914  00000000  00000000  00109294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0010bba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002ddc 	.word	0x08002ddc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08002ddc 	.word	0x08002ddc

080001d0 <main>:

uint8_t tx = 0x55;
uint8_t rx;

int main()
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b082      	sub	sp, #8
 80001d4:	af02      	add	r7, sp, #8
	spi_init();
 80001d6:	f000 f815 	bl	8000204 <spi_init>
	xTaskCreate(Transfer,"SPI1 Transfer",256,NULL,1,NULL);
 80001da:	2300      	movs	r3, #0
 80001dc:	9301      	str	r3, [sp, #4]
 80001de:	2301      	movs	r3, #1
 80001e0:	9300      	str	r3, [sp, #0]
 80001e2:	2300      	movs	r3, #0
 80001e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80001e8:	4904      	ldr	r1, [pc, #16]	@ (80001fc <main+0x2c>)
 80001ea:	4805      	ldr	r0, [pc, #20]	@ (8000200 <main+0x30>)
 80001ec:	f000 ff72 	bl	80010d4 <xTaskCreate>

	vTaskStartScheduler();
 80001f0:	f001 f8ec 	bl	80013cc <vTaskStartScheduler>
 80001f4:	2300      	movs	r3, #0
}
 80001f6:	4618      	mov	r0, r3
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	08002df4 	.word	0x08002df4
 8000200:	080002d9 	.word	0x080002d9

08000204 <spi_init>:

void spi_init()
{
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000208:	4b31      	ldr	r3, [pc, #196]	@ (80002d0 <spi_init+0xcc>)
 800020a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800020c:	4a30      	ldr	r2, [pc, #192]	@ (80002d0 <spi_init+0xcc>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8000214:	4b2e      	ldr	r3, [pc, #184]	@ (80002d0 <spi_init+0xcc>)
 8000216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000218:	4a2d      	ldr	r2, [pc, #180]	@ (80002d0 <spi_init+0xcc>)
 800021a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800021e:	6613      	str	r3, [r2, #96]	@ 0x60

    GPIOA->MODER &= ~( (3<<(2*5)) | (3<<(2*6)) | (3<<(2*7)) );
 8000220:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800022a:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 800022e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ( (2<<(2*5)) | (2<<(2*6)) | (2<<(2*7)) );
 8000230:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800023a:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 800023e:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] &= ~( (0xF<<(4*5)) | (0xF<<(4*6)) | (0xF<<(4*7)) );
 8000240:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000244:	6a1b      	ldr	r3, [r3, #32]
 8000246:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800024a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800024e:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  ( (5<<(4*5)) | (5<<(4*6)) | (5<<(4*7)) );
 8000250:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000254:	6a1b      	ldr	r3, [r3, #32]
 8000256:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800025a:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 800025e:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000262:	6213      	str	r3, [r2, #32]

    SPI1->CR1 = 0;
 8000264:	4b1b      	ldr	r3, [pc, #108]	@ (80002d4 <spi_init+0xd0>)
 8000266:	2200      	movs	r2, #0
 8000268:	601a      	str	r2, [r3, #0]
    SPI1->CR1 |= SPI_CR1_MSTR;     // Master mode
 800026a:	4b1a      	ldr	r3, [pc, #104]	@ (80002d4 <spi_init+0xd0>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	4a19      	ldr	r2, [pc, #100]	@ (80002d4 <spi_init+0xd0>)
 8000270:	f043 0304 	orr.w	r3, r3, #4
 8000274:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= SPI_CR1_SSM;      // Software slave management
 8000276:	4b17      	ldr	r3, [pc, #92]	@ (80002d4 <spi_init+0xd0>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	4a16      	ldr	r2, [pc, #88]	@ (80002d4 <spi_init+0xd0>)
 800027c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000280:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= SPI_CR1_SSI;      // Internal NSS high
 8000282:	4b14      	ldr	r3, [pc, #80]	@ (80002d4 <spi_init+0xd0>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	4a13      	ldr	r2, [pc, #76]	@ (80002d4 <spi_init+0xd0>)
 8000288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800028c:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (3 << SPI_CR1_BR_Pos);  // Baud rate = fPCLK/16
 800028e:	4b11      	ldr	r3, [pc, #68]	@ (80002d4 <spi_init+0xd0>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4a10      	ldr	r2, [pc, #64]	@ (80002d4 <spi_init+0xd0>)
 8000294:	f043 0318 	orr.w	r3, r3, #24
 8000298:	6013      	str	r3, [r2, #0]

    SPI1->CR2 = 0;
 800029a:	4b0e      	ldr	r3, [pc, #56]	@ (80002d4 <spi_init+0xd0>)
 800029c:	2200      	movs	r2, #0
 800029e:	605a      	str	r2, [r3, #4]
    SPI1->CR2 |= SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0; // 8-bit data
 80002a0:	4b0c      	ldr	r3, [pc, #48]	@ (80002d4 <spi_init+0xd0>)
 80002a2:	685b      	ldr	r3, [r3, #4]
 80002a4:	4a0b      	ldr	r2, [pc, #44]	@ (80002d4 <spi_init+0xd0>)
 80002a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80002aa:	6053      	str	r3, [r2, #4]
    SPI1->CR2 |= SPI_CR2_FRXTH;   // 8-bit RX threshold
 80002ac:	4b09      	ldr	r3, [pc, #36]	@ (80002d4 <spi_init+0xd0>)
 80002ae:	685b      	ldr	r3, [r3, #4]
 80002b0:	4a08      	ldr	r2, [pc, #32]	@ (80002d4 <spi_init+0xd0>)
 80002b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002b6:	6053      	str	r3, [r2, #4]

    /* 5. Enable SPI */
    SPI1->CR1 |= SPI_CR1_SPE;
 80002b8:	4b06      	ldr	r3, [pc, #24]	@ (80002d4 <spi_init+0xd0>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a05      	ldr	r2, [pc, #20]	@ (80002d4 <spi_init+0xd0>)
 80002be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40021000 	.word	0x40021000
 80002d4:	40013000 	.word	0x40013000

080002d8 <Transfer>:

void Transfer(void *pvParameters)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
    while(1)
    {
    	while(tx < 98){
 80002e0:	e010      	b.n	8000304 <Transfer+0x2c>

        rx = SPI1_Transfer(tx++);
 80002e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000310 <Transfer+0x38>)
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	1c5a      	adds	r2, r3, #1
 80002e8:	b2d1      	uxtb	r1, r2
 80002ea:	4a09      	ldr	r2, [pc, #36]	@ (8000310 <Transfer+0x38>)
 80002ec:	7011      	strb	r1, [r2, #0]
 80002ee:	4618      	mov	r0, r3
 80002f0:	f000 f812 	bl	8000318 <SPI1_Transfer>
 80002f4:	4603      	mov	r3, r0
 80002f6:	461a      	mov	r2, r3
 80002f8:	4b06      	ldr	r3, [pc, #24]	@ (8000314 <Transfer+0x3c>)
 80002fa:	701a      	strb	r2, [r3, #0]

        vTaskDelay(pdMS_TO_TICKS(300));
 80002fc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000300:	f001 f82e 	bl	8001360 <vTaskDelay>
    	while(tx < 98){
 8000304:	4b02      	ldr	r3, [pc, #8]	@ (8000310 <Transfer+0x38>)
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	2b61      	cmp	r3, #97	@ 0x61
 800030a:	d9ea      	bls.n	80002e2 <Transfer+0xa>
 800030c:	e7fa      	b.n	8000304 <Transfer+0x2c>
 800030e:	bf00      	nop
 8000310:	20000000 	.word	0x20000000
 8000314:	2000002c 	.word	0x2000002c

08000318 <SPI1_Transfer>:
}



uint8_t SPI1_Transfer(uint8_t data)
{
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	71fb      	strb	r3, [r7, #7]
    /* Wait until TX empty */
    while(!(SPI1->SR & SPI_SR_TXE));
 8000322:	bf00      	nop
 8000324:	4b0c      	ldr	r3, [pc, #48]	@ (8000358 <SPI1_Transfer+0x40>)
 8000326:	689b      	ldr	r3, [r3, #8]
 8000328:	f003 0302 	and.w	r3, r3, #2
 800032c:	2b00      	cmp	r3, #0
 800032e:	d0f9      	beq.n	8000324 <SPI1_Transfer+0xc>

    /* Send data */
    *((__IO uint8_t*)&SPI1->DR) = data;
 8000330:	4a0a      	ldr	r2, [pc, #40]	@ (800035c <SPI1_Transfer+0x44>)
 8000332:	79fb      	ldrb	r3, [r7, #7]
 8000334:	7013      	strb	r3, [r2, #0]

    /* Wait until RX not empty */
    while(!(SPI1->SR & SPI_SR_RXNE));
 8000336:	bf00      	nop
 8000338:	4b07      	ldr	r3, [pc, #28]	@ (8000358 <SPI1_Transfer+0x40>)
 800033a:	689b      	ldr	r3, [r3, #8]
 800033c:	f003 0301 	and.w	r3, r3, #1
 8000340:	2b00      	cmp	r3, #0
 8000342:	d0f9      	beq.n	8000338 <SPI1_Transfer+0x20>

    /* Return received data */
    return *((__IO uint8_t*)&SPI1->DR);
 8000344:	4b05      	ldr	r3, [pc, #20]	@ (800035c <SPI1_Transfer+0x44>)
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	b2db      	uxtb	r3, r3
}
 800034a:	4618      	mov	r0, r3
 800034c:	370c      	adds	r7, #12
 800034e:	46bd      	mov	sp, r7
 8000350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000354:	4770      	bx	lr
 8000356:	bf00      	nop
 8000358:	40013000 	.word	0x40013000
 800035c:	4001300c 	.word	0x4001300c

08000360 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000360:	b480      	push	{r7}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000364:	bf00      	nop
 8000366:	e7fd      	b.n	8000364 <NMI_Handler+0x4>

08000368 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800036c:	bf00      	nop
 800036e:	e7fd      	b.n	800036c <HardFault_Handler+0x4>

08000370 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000374:	bf00      	nop
 8000376:	e7fd      	b.n	8000374 <MemManage_Handler+0x4>

08000378 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800037c:	bf00      	nop
 800037e:	e7fd      	b.n	800037c <BusFault_Handler+0x4>

08000380 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000384:	bf00      	nop
 8000386:	e7fd      	b.n	8000384 <UsageFault_Handler+0x4>

08000388 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800038c:	bf00      	nop
 800038e:	46bd      	mov	sp, r7
 8000390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000394:	4770      	bx	lr

08000396 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000396:	b580      	push	{r7, lr}
 8000398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800039a:	f000 f845 	bl	8000428 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800039e:	f001 fc63 	bl	8001c68 <xTaskGetSchedulerState>
 80003a2:	4603      	mov	r3, r0
 80003a4:	2b01      	cmp	r3, #1
 80003a6:	d001      	beq.n	80003ac <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80003a8:	f002 fa5e 	bl	8002868 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003ac:	bf00      	nop
 80003ae:	bd80      	pop	{r7, pc}

080003b0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80003b4:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <SystemInit+0x20>)
 80003b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003ba:	4a05      	ldr	r2, [pc, #20]	@ (80003d0 <SystemInit+0x20>)
 80003bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	e000ed00 	.word	0xe000ed00

080003d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80003d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800040c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80003d8:	f7ff ffea 	bl	80003b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003dc:	480c      	ldr	r0, [pc, #48]	@ (8000410 <LoopForever+0x6>)
  ldr r1, =_edata
 80003de:	490d      	ldr	r1, [pc, #52]	@ (8000414 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000418 <LoopForever+0xe>)
  movs r3, #0
 80003e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003e4:	e002      	b.n	80003ec <LoopCopyDataInit>

080003e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ea:	3304      	adds	r3, #4

080003ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003f0:	d3f9      	bcc.n	80003e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003f2:	4a0a      	ldr	r2, [pc, #40]	@ (800041c <LoopForever+0x12>)
  ldr r4, =_ebss
 80003f4:	4c0a      	ldr	r4, [pc, #40]	@ (8000420 <LoopForever+0x16>)
  movs r3, #0
 80003f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003f8:	e001      	b.n	80003fe <LoopFillZerobss>

080003fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003fc:	3204      	adds	r2, #4

080003fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000400:	d3fb      	bcc.n	80003fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000402:	f002 fcb9 	bl	8002d78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000406:	f7ff fee3 	bl	80001d0 <main>

0800040a <LoopForever>:

LoopForever:
    b LoopForever
 800040a:	e7fe      	b.n	800040a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800040c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000410:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000414:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000418:	08002e24 	.word	0x08002e24
  ldr r2, =_sbss
 800041c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000420:	20001938 	.word	0x20001938

08000424 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000424:	e7fe      	b.n	8000424 <ADC1_2_IRQHandler>
	...

08000428 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800042c:	4b06      	ldr	r3, [pc, #24]	@ (8000448 <HAL_IncTick+0x20>)
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	461a      	mov	r2, r3
 8000432:	4b06      	ldr	r3, [pc, #24]	@ (800044c <HAL_IncTick+0x24>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	4413      	add	r3, r2
 8000438:	4a04      	ldr	r2, [pc, #16]	@ (800044c <HAL_IncTick+0x24>)
 800043a:	6013      	str	r3, [r2, #0]
}
 800043c:	bf00      	nop
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop
 8000448:	20000008 	.word	0x20000008
 800044c:	20000030 	.word	0x20000030

08000450 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8000450:	b480      	push	{r7}
 8000452:	b085      	sub	sp, #20
 8000454:	af00      	add	r7, sp, #0
 8000456:	60f8      	str	r0, [r7, #12]
 8000458:	60b9      	str	r1, [r7, #8]
 800045a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800045c:	68fb      	ldr	r3, [r7, #12]
 800045e:	4a07      	ldr	r2, [pc, #28]	@ (800047c <vApplicationGetIdleTaskMemory+0x2c>)
 8000460:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	4a06      	ldr	r2, [pc, #24]	@ (8000480 <vApplicationGetIdleTaskMemory+0x30>)
 8000466:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	2280      	movs	r2, #128	@ 0x80
 800046c:	601a      	str	r2, [r3, #0]
}
 800046e:	bf00      	nop
 8000470:	3714      	adds	r7, #20
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop
 800047c:	20000034 	.word	0x20000034
 8000480:	20000090 	.word	0x20000090

08000484 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	60f8      	str	r0, [r7, #12]
 800048c:	60b9      	str	r1, [r7, #8]
 800048e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	4a07      	ldr	r2, [pc, #28]	@ (80004b0 <vApplicationGetTimerTaskMemory+0x2c>)
 8000494:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8000496:	68bb      	ldr	r3, [r7, #8]
 8000498:	4a06      	ldr	r2, [pc, #24]	@ (80004b4 <vApplicationGetTimerTaskMemory+0x30>)
 800049a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80004a2:	601a      	str	r2, [r3, #0]
}
 80004a4:	bf00      	nop
 80004a6:	3714      	adds	r7, #20
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr
 80004b0:	20000290 	.word	0x20000290
 80004b4:	200002ec 	.word	0x200002ec

080004b8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80004b8:	b480      	push	{r7}
 80004ba:	b083      	sub	sp, #12
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	f103 0208 	add.w	r2, r3, #8
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80004d0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	f103 0208 	add.w	r2, r3, #8
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	f103 0208 	add.w	r2, r3, #8
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	2200      	movs	r2, #0
 80004ea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80004ec:	bf00      	nop
 80004ee:	370c      	adds	r7, #12
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr

080004f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80004f8:	b480      	push	{r7}
 80004fa:	b083      	sub	sp, #12
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	2200      	movs	r2, #0
 8000504:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000506:	bf00      	nop
 8000508:	370c      	adds	r7, #12
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr

08000512 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000512:	b480      	push	{r7}
 8000514:	b085      	sub	sp, #20
 8000516:	af00      	add	r7, sp, #0
 8000518:	6078      	str	r0, [r7, #4]
 800051a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	685b      	ldr	r3, [r3, #4]
 8000520:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000522:	683b      	ldr	r3, [r7, #0]
 8000524:	68fa      	ldr	r2, [r7, #12]
 8000526:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	689a      	ldr	r2, [r3, #8]
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	689b      	ldr	r3, [r3, #8]
 8000534:	683a      	ldr	r2, [r7, #0]
 8000536:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	683a      	ldr	r2, [r7, #0]
 800053c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800053e:	683b      	ldr	r3, [r7, #0]
 8000540:	687a      	ldr	r2, [r7, #4]
 8000542:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	1c5a      	adds	r2, r3, #1
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	601a      	str	r2, [r3, #0]
}
 800054e:	bf00      	nop
 8000550:	3714      	adds	r7, #20
 8000552:	46bd      	mov	sp, r7
 8000554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000558:	4770      	bx	lr

0800055a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800055a:	b480      	push	{r7}
 800055c:	b085      	sub	sp, #20
 800055e:	af00      	add	r7, sp, #0
 8000560:	6078      	str	r0, [r7, #4]
 8000562:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800056a:	68bb      	ldr	r3, [r7, #8]
 800056c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000570:	d103      	bne.n	800057a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	691b      	ldr	r3, [r3, #16]
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	e00c      	b.n	8000594 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	3308      	adds	r3, #8
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	e002      	b.n	8000588 <vListInsert+0x2e>
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	685b      	ldr	r3, [r3, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	68ba      	ldr	r2, [r7, #8]
 8000590:	429a      	cmp	r2, r3
 8000592:	d2f6      	bcs.n	8000582 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	685a      	ldr	r2, [r3, #4]
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	685b      	ldr	r3, [r3, #4]
 80005a0:	683a      	ldr	r2, [r7, #0]
 80005a2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	68fa      	ldr	r2, [r7, #12]
 80005a8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	683a      	ldr	r2, [r7, #0]
 80005ae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	687a      	ldr	r2, [r7, #4]
 80005b4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	1c5a      	adds	r2, r3, #1
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	601a      	str	r2, [r3, #0]
}
 80005c0:	bf00      	nop
 80005c2:	3714      	adds	r7, #20
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	691b      	ldr	r3, [r3, #16]
 80005d8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	687a      	ldr	r2, [r7, #4]
 80005e0:	6892      	ldr	r2, [r2, #8]
 80005e2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	689b      	ldr	r3, [r3, #8]
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	6852      	ldr	r2, [r2, #4]
 80005ec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	685b      	ldr	r3, [r3, #4]
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	429a      	cmp	r2, r3
 80005f6:	d103      	bne.n	8000600 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	689a      	ldr	r2, [r3, #8]
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2200      	movs	r2, #0
 8000604:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	1e5a      	subs	r2, r3, #1
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	681b      	ldr	r3, [r3, #0]
}
 8000614:	4618      	mov	r0, r3
 8000616:	3714      	adds	r7, #20
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr

08000620 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d10b      	bne.n	800064c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000638:	f383 8811 	msr	BASEPRI, r3
 800063c:	f3bf 8f6f 	isb	sy
 8000640:	f3bf 8f4f 	dsb	sy
 8000644:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000646:	bf00      	nop
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800064c:	f002 f87c 	bl	8002748 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000658:	68f9      	ldr	r1, [r7, #12]
 800065a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800065c:	fb01 f303 	mul.w	r3, r1, r3
 8000660:	441a      	add	r2, r3
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	2200      	movs	r2, #0
 800066a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	681a      	ldr	r2, [r3, #0]
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	681a      	ldr	r2, [r3, #0]
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800067c:	3b01      	subs	r3, #1
 800067e:	68f9      	ldr	r1, [r7, #12]
 8000680:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000682:	fb01 f303 	mul.w	r3, r1, r3
 8000686:	441a      	add	r2, r3
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	22ff      	movs	r2, #255	@ 0xff
 8000690:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	22ff      	movs	r2, #255	@ 0xff
 8000698:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d114      	bne.n	80006cc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	691b      	ldr	r3, [r3, #16]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d01a      	beq.n	80006e0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	3310      	adds	r3, #16
 80006ae:	4618      	mov	r0, r3
 80006b0:	f001 f91a 	bl	80018e8 <xTaskRemoveFromEventList>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d012      	beq.n	80006e0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80006ba:	4b0d      	ldr	r3, [pc, #52]	@ (80006f0 <xQueueGenericReset+0xd0>)
 80006bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	f3bf 8f4f 	dsb	sy
 80006c6:	f3bf 8f6f 	isb	sy
 80006ca:	e009      	b.n	80006e0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	3310      	adds	r3, #16
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff fef1 	bl	80004b8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	3324      	adds	r3, #36	@ 0x24
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff feec 	bl	80004b8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80006e0:	f002 f864 	bl	80027ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80006e4:	2301      	movs	r3, #1
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	3710      	adds	r7, #16
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	e000ed04 	.word	0xe000ed04

080006f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08e      	sub	sp, #56	@ 0x38
 80006f8:	af02      	add	r7, sp, #8
 80006fa:	60f8      	str	r0, [r7, #12]
 80006fc:	60b9      	str	r1, [r7, #8]
 80006fe:	607a      	str	r2, [r7, #4]
 8000700:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d10b      	bne.n	8000720 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8000708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800070c:	f383 8811 	msr	BASEPRI, r3
 8000710:	f3bf 8f6f 	isb	sy
 8000714:	f3bf 8f4f 	dsb	sy
 8000718:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800071a:	bf00      	nop
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d10b      	bne.n	800073e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8000726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800072a:	f383 8811 	msr	BASEPRI, r3
 800072e:	f3bf 8f6f 	isb	sy
 8000732:	f3bf 8f4f 	dsb	sy
 8000736:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8000738:	bf00      	nop
 800073a:	bf00      	nop
 800073c:	e7fd      	b.n	800073a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d002      	beq.n	800074a <xQueueGenericCreateStatic+0x56>
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <xQueueGenericCreateStatic+0x5a>
 800074a:	2301      	movs	r3, #1
 800074c:	e000      	b.n	8000750 <xQueueGenericCreateStatic+0x5c>
 800074e:	2300      	movs	r3, #0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d10b      	bne.n	800076c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8000754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000758:	f383 8811 	msr	BASEPRI, r3
 800075c:	f3bf 8f6f 	isb	sy
 8000760:	f3bf 8f4f 	dsb	sy
 8000764:	623b      	str	r3, [r7, #32]
}
 8000766:	bf00      	nop
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d102      	bne.n	8000778 <xQueueGenericCreateStatic+0x84>
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d101      	bne.n	800077c <xQueueGenericCreateStatic+0x88>
 8000778:	2301      	movs	r3, #1
 800077a:	e000      	b.n	800077e <xQueueGenericCreateStatic+0x8a>
 800077c:	2300      	movs	r3, #0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d10b      	bne.n	800079a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8000782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000786:	f383 8811 	msr	BASEPRI, r3
 800078a:	f3bf 8f6f 	isb	sy
 800078e:	f3bf 8f4f 	dsb	sy
 8000792:	61fb      	str	r3, [r7, #28]
}
 8000794:	bf00      	nop
 8000796:	bf00      	nop
 8000798:	e7fd      	b.n	8000796 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800079a:	2350      	movs	r3, #80	@ 0x50
 800079c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800079e:	697b      	ldr	r3, [r7, #20]
 80007a0:	2b50      	cmp	r3, #80	@ 0x50
 80007a2:	d00b      	beq.n	80007bc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80007a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80007a8:	f383 8811 	msr	BASEPRI, r3
 80007ac:	f3bf 8f6f 	isb	sy
 80007b0:	f3bf 8f4f 	dsb	sy
 80007b4:	61bb      	str	r3, [r7, #24]
}
 80007b6:	bf00      	nop
 80007b8:	bf00      	nop
 80007ba:	e7fd      	b.n	80007b8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80007bc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80007c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d00d      	beq.n	80007e4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80007c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007ca:	2201      	movs	r2, #1
 80007cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80007d0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80007d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	4613      	mov	r3, r2
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	68b9      	ldr	r1, [r7, #8]
 80007de:	68f8      	ldr	r0, [r7, #12]
 80007e0:	f000 f805 	bl	80007ee <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80007e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3730      	adds	r7, #48	@ 0x30
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}

080007ee <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b084      	sub	sp, #16
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	60f8      	str	r0, [r7, #12]
 80007f6:	60b9      	str	r1, [r7, #8]
 80007f8:	607a      	str	r2, [r7, #4]
 80007fa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d103      	bne.n	800080a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000802:	69bb      	ldr	r3, [r7, #24]
 8000804:	69ba      	ldr	r2, [r7, #24]
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	e002      	b.n	8000810 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800080a:	69bb      	ldr	r3, [r7, #24]
 800080c:	687a      	ldr	r2, [r7, #4]
 800080e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000810:	69bb      	ldr	r3, [r7, #24]
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000816:	69bb      	ldr	r3, [r7, #24]
 8000818:	68ba      	ldr	r2, [r7, #8]
 800081a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800081c:	2101      	movs	r1, #1
 800081e:	69b8      	ldr	r0, [r7, #24]
 8000820:	f7ff fefe 	bl	8000620 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8000824:	69bb      	ldr	r3, [r7, #24]
 8000826:	78fa      	ldrb	r2, [r7, #3]
 8000828:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800082c:	bf00      	nop
 800082e:	3710      	adds	r7, #16
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}

08000834 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08e      	sub	sp, #56	@ 0x38
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	60b9      	str	r1, [r7, #8]
 800083e:	607a      	str	r2, [r7, #4]
 8000840:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000842:	2300      	movs	r3, #0
 8000844:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800084a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800084c:	2b00      	cmp	r3, #0
 800084e:	d10b      	bne.n	8000868 <xQueueGenericSend+0x34>
	__asm volatile
 8000850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000854:	f383 8811 	msr	BASEPRI, r3
 8000858:	f3bf 8f6f 	isb	sy
 800085c:	f3bf 8f4f 	dsb	sy
 8000860:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8000862:	bf00      	nop
 8000864:	bf00      	nop
 8000866:	e7fd      	b.n	8000864 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d103      	bne.n	8000876 <xQueueGenericSend+0x42>
 800086e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000872:	2b00      	cmp	r3, #0
 8000874:	d101      	bne.n	800087a <xQueueGenericSend+0x46>
 8000876:	2301      	movs	r3, #1
 8000878:	e000      	b.n	800087c <xQueueGenericSend+0x48>
 800087a:	2300      	movs	r3, #0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d10b      	bne.n	8000898 <xQueueGenericSend+0x64>
	__asm volatile
 8000880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000884:	f383 8811 	msr	BASEPRI, r3
 8000888:	f3bf 8f6f 	isb	sy
 800088c:	f3bf 8f4f 	dsb	sy
 8000890:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8000892:	bf00      	nop
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	2b02      	cmp	r3, #2
 800089c:	d103      	bne.n	80008a6 <xQueueGenericSend+0x72>
 800089e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d101      	bne.n	80008aa <xQueueGenericSend+0x76>
 80008a6:	2301      	movs	r3, #1
 80008a8:	e000      	b.n	80008ac <xQueueGenericSend+0x78>
 80008aa:	2300      	movs	r3, #0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d10b      	bne.n	80008c8 <xQueueGenericSend+0x94>
	__asm volatile
 80008b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008b4:	f383 8811 	msr	BASEPRI, r3
 80008b8:	f3bf 8f6f 	isb	sy
 80008bc:	f3bf 8f4f 	dsb	sy
 80008c0:	623b      	str	r3, [r7, #32]
}
 80008c2:	bf00      	nop
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80008c8:	f001 f9ce 	bl	8001c68 <xTaskGetSchedulerState>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d102      	bne.n	80008d8 <xQueueGenericSend+0xa4>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d101      	bne.n	80008dc <xQueueGenericSend+0xa8>
 80008d8:	2301      	movs	r3, #1
 80008da:	e000      	b.n	80008de <xQueueGenericSend+0xaa>
 80008dc:	2300      	movs	r3, #0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d10b      	bne.n	80008fa <xQueueGenericSend+0xc6>
	__asm volatile
 80008e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008e6:	f383 8811 	msr	BASEPRI, r3
 80008ea:	f3bf 8f6f 	isb	sy
 80008ee:	f3bf 8f4f 	dsb	sy
 80008f2:	61fb      	str	r3, [r7, #28]
}
 80008f4:	bf00      	nop
 80008f6:	bf00      	nop
 80008f8:	e7fd      	b.n	80008f6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80008fa:	f001 ff25 	bl	8002748 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80008fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000900:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000906:	429a      	cmp	r2, r3
 8000908:	d302      	bcc.n	8000910 <xQueueGenericSend+0xdc>
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	2b02      	cmp	r3, #2
 800090e:	d129      	bne.n	8000964 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000910:	683a      	ldr	r2, [r7, #0]
 8000912:	68b9      	ldr	r1, [r7, #8]
 8000914:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000916:	f000 fa0f 	bl	8000d38 <prvCopyDataToQueue>
 800091a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800091c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800091e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000920:	2b00      	cmp	r3, #0
 8000922:	d010      	beq.n	8000946 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000926:	3324      	adds	r3, #36	@ 0x24
 8000928:	4618      	mov	r0, r3
 800092a:	f000 ffdd 	bl	80018e8 <xTaskRemoveFromEventList>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d013      	beq.n	800095c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000934:	4b3f      	ldr	r3, [pc, #252]	@ (8000a34 <xQueueGenericSend+0x200>)
 8000936:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	f3bf 8f4f 	dsb	sy
 8000940:	f3bf 8f6f 	isb	sy
 8000944:	e00a      	b.n	800095c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000948:	2b00      	cmp	r3, #0
 800094a:	d007      	beq.n	800095c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800094c:	4b39      	ldr	r3, [pc, #228]	@ (8000a34 <xQueueGenericSend+0x200>)
 800094e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	f3bf 8f4f 	dsb	sy
 8000958:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800095c:	f001 ff26 	bl	80027ac <vPortExitCritical>
				return pdPASS;
 8000960:	2301      	movs	r3, #1
 8000962:	e063      	b.n	8000a2c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d103      	bne.n	8000972 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800096a:	f001 ff1f 	bl	80027ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800096e:	2300      	movs	r3, #0
 8000970:	e05c      	b.n	8000a2c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000974:	2b00      	cmp	r3, #0
 8000976:	d106      	bne.n	8000986 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	4618      	mov	r0, r3
 800097e:	f001 f817 	bl	80019b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000982:	2301      	movs	r3, #1
 8000984:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000986:	f001 ff11 	bl	80027ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800098a:	f000 fd87 	bl	800149c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800098e:	f001 fedb 	bl	8002748 <vPortEnterCritical>
 8000992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000994:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000998:	b25b      	sxtb	r3, r3
 800099a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800099e:	d103      	bne.n	80009a8 <xQueueGenericSend+0x174>
 80009a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009a2:	2200      	movs	r2, #0
 80009a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80009a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80009ae:	b25b      	sxtb	r3, r3
 80009b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80009b4:	d103      	bne.n	80009be <xQueueGenericSend+0x18a>
 80009b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009b8:	2200      	movs	r2, #0
 80009ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80009be:	f001 fef5 	bl	80027ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80009c2:	1d3a      	adds	r2, r7, #4
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f001 f806 	bl	80019dc <xTaskCheckForTimeOut>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d124      	bne.n	8000a20 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80009d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80009d8:	f000 faa6 	bl	8000f28 <prvIsQueueFull>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d018      	beq.n	8000a14 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80009e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009e4:	3310      	adds	r3, #16
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	4611      	mov	r1, r2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 ff2a 	bl	8001844 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80009f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80009f2:	f000 fa31 	bl	8000e58 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80009f6:	f000 fd5f 	bl	80014b8 <xTaskResumeAll>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	f47f af7c 	bne.w	80008fa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8000a02:	4b0c      	ldr	r3, [pc, #48]	@ (8000a34 <xQueueGenericSend+0x200>)
 8000a04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	f3bf 8f4f 	dsb	sy
 8000a0e:	f3bf 8f6f 	isb	sy
 8000a12:	e772      	b.n	80008fa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8000a14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000a16:	f000 fa1f 	bl	8000e58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000a1a:	f000 fd4d 	bl	80014b8 <xTaskResumeAll>
 8000a1e:	e76c      	b.n	80008fa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8000a20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000a22:	f000 fa19 	bl	8000e58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000a26:	f000 fd47 	bl	80014b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8000a2a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3738      	adds	r7, #56	@ 0x38
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	e000ed04 	.word	0xe000ed04

08000a38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b090      	sub	sp, #64	@ 0x40
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	607a      	str	r2, [r7, #4]
 8000a44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8000a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d10b      	bne.n	8000a68 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8000a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a54:	f383 8811 	msr	BASEPRI, r3
 8000a58:	f3bf 8f6f 	isb	sy
 8000a5c:	f3bf 8f4f 	dsb	sy
 8000a60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8000a62:	bf00      	nop
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d103      	bne.n	8000a76 <xQueueGenericSendFromISR+0x3e>
 8000a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d101      	bne.n	8000a7a <xQueueGenericSendFromISR+0x42>
 8000a76:	2301      	movs	r3, #1
 8000a78:	e000      	b.n	8000a7c <xQueueGenericSendFromISR+0x44>
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d10b      	bne.n	8000a98 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8000a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a84:	f383 8811 	msr	BASEPRI, r3
 8000a88:	f3bf 8f6f 	isb	sy
 8000a8c:	f3bf 8f4f 	dsb	sy
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8000a92:	bf00      	nop
 8000a94:	bf00      	nop
 8000a96:	e7fd      	b.n	8000a94 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d103      	bne.n	8000aa6 <xQueueGenericSendFromISR+0x6e>
 8000a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d101      	bne.n	8000aaa <xQueueGenericSendFromISR+0x72>
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e000      	b.n	8000aac <xQueueGenericSendFromISR+0x74>
 8000aaa:	2300      	movs	r3, #0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d10b      	bne.n	8000ac8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8000ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ab4:	f383 8811 	msr	BASEPRI, r3
 8000ab8:	f3bf 8f6f 	isb	sy
 8000abc:	f3bf 8f4f 	dsb	sy
 8000ac0:	623b      	str	r3, [r7, #32]
}
 8000ac2:	bf00      	nop
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000ac8:	f001 ff1e 	bl	8002908 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8000acc:	f3ef 8211 	mrs	r2, BASEPRI
 8000ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ad4:	f383 8811 	msr	BASEPRI, r3
 8000ad8:	f3bf 8f6f 	isb	sy
 8000adc:	f3bf 8f4f 	dsb	sy
 8000ae0:	61fa      	str	r2, [r7, #28]
 8000ae2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8000ae4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000ae6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000aea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d302      	bcc.n	8000afa <xQueueGenericSendFromISR+0xc2>
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	2b02      	cmp	r3, #2
 8000af8:	d12f      	bne.n	8000b5a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8000afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000afc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000b00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000b0a:	683a      	ldr	r2, [r7, #0]
 8000b0c:	68b9      	ldr	r1, [r7, #8]
 8000b0e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000b10:	f000 f912 	bl	8000d38 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8000b14:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8000b18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b1c:	d112      	bne.n	8000b44 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d016      	beq.n	8000b54 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b28:	3324      	adds	r3, #36	@ 0x24
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f000 fedc 	bl	80018e8 <xTaskRemoveFromEventList>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d00e      	beq.n	8000b54 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d00b      	beq.n	8000b54 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2201      	movs	r2, #1
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	e007      	b.n	8000b54 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000b44:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b48:	3301      	adds	r3, #1
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	b25a      	sxtb	r2, r3
 8000b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8000b54:	2301      	movs	r3, #1
 8000b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8000b58:	e001      	b.n	8000b5e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b60:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8000b68:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8000b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3740      	adds	r7, #64	@ 0x40
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08c      	sub	sp, #48	@ 0x30
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8000b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d10b      	bne.n	8000ba6 <xQueueReceive+0x32>
	__asm volatile
 8000b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b92:	f383 8811 	msr	BASEPRI, r3
 8000b96:	f3bf 8f6f 	isb	sy
 8000b9a:	f3bf 8f4f 	dsb	sy
 8000b9e:	623b      	str	r3, [r7, #32]
}
 8000ba0:	bf00      	nop
 8000ba2:	bf00      	nop
 8000ba4:	e7fd      	b.n	8000ba2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d103      	bne.n	8000bb4 <xQueueReceive+0x40>
 8000bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d101      	bne.n	8000bb8 <xQueueReceive+0x44>
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	e000      	b.n	8000bba <xQueueReceive+0x46>
 8000bb8:	2300      	movs	r3, #0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d10b      	bne.n	8000bd6 <xQueueReceive+0x62>
	__asm volatile
 8000bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000bc2:	f383 8811 	msr	BASEPRI, r3
 8000bc6:	f3bf 8f6f 	isb	sy
 8000bca:	f3bf 8f4f 	dsb	sy
 8000bce:	61fb      	str	r3, [r7, #28]
}
 8000bd0:	bf00      	nop
 8000bd2:	bf00      	nop
 8000bd4:	e7fd      	b.n	8000bd2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000bd6:	f001 f847 	bl	8001c68 <xTaskGetSchedulerState>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d102      	bne.n	8000be6 <xQueueReceive+0x72>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d101      	bne.n	8000bea <xQueueReceive+0x76>
 8000be6:	2301      	movs	r3, #1
 8000be8:	e000      	b.n	8000bec <xQueueReceive+0x78>
 8000bea:	2300      	movs	r3, #0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d10b      	bne.n	8000c08 <xQueueReceive+0x94>
	__asm volatile
 8000bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000bf4:	f383 8811 	msr	BASEPRI, r3
 8000bf8:	f3bf 8f6f 	isb	sy
 8000bfc:	f3bf 8f4f 	dsb	sy
 8000c00:	61bb      	str	r3, [r7, #24]
}
 8000c02:	bf00      	nop
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000c08:	f001 fd9e 	bl	8002748 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000c10:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d01f      	beq.n	8000c58 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000c18:	68b9      	ldr	r1, [r7, #8]
 8000c1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000c1c:	f000 f8f6 	bl	8000e0c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c22:	1e5a      	subs	r2, r3, #1
 8000c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c26:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c2a:	691b      	ldr	r3, [r3, #16]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d00f      	beq.n	8000c50 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c32:	3310      	adds	r3, #16
 8000c34:	4618      	mov	r0, r3
 8000c36:	f000 fe57 	bl	80018e8 <xTaskRemoveFromEventList>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d007      	beq.n	8000c50 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8000c40:	4b3c      	ldr	r3, [pc, #240]	@ (8000d34 <xQueueReceive+0x1c0>)
 8000c42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000c46:	601a      	str	r2, [r3, #0]
 8000c48:	f3bf 8f4f 	dsb	sy
 8000c4c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8000c50:	f001 fdac 	bl	80027ac <vPortExitCritical>
				return pdPASS;
 8000c54:	2301      	movs	r3, #1
 8000c56:	e069      	b.n	8000d2c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d103      	bne.n	8000c66 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000c5e:	f001 fda5 	bl	80027ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8000c62:	2300      	movs	r3, #0
 8000c64:	e062      	b.n	8000d2c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d106      	bne.n	8000c7a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000c6c:	f107 0310 	add.w	r3, r7, #16
 8000c70:	4618      	mov	r0, r3
 8000c72:	f000 fe9d 	bl	80019b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8000c76:	2301      	movs	r3, #1
 8000c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8000c7a:	f001 fd97 	bl	80027ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8000c7e:	f000 fc0d 	bl	800149c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8000c82:	f001 fd61 	bl	8002748 <vPortEnterCritical>
 8000c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000c8c:	b25b      	sxtb	r3, r3
 8000c8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c92:	d103      	bne.n	8000c9c <xQueueReceive+0x128>
 8000c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c96:	2200      	movs	r2, #0
 8000c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000ca2:	b25b      	sxtb	r3, r3
 8000ca4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ca8:	d103      	bne.n	8000cb2 <xQueueReceive+0x13e>
 8000caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cac:	2200      	movs	r2, #0
 8000cae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000cb2:	f001 fd7b 	bl	80027ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000cb6:	1d3a      	adds	r2, r7, #4
 8000cb8:	f107 0310 	add.w	r3, r7, #16
 8000cbc:	4611      	mov	r1, r2
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 fe8c 	bl	80019dc <xTaskCheckForTimeOut>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d123      	bne.n	8000d12 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000cca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ccc:	f000 f916 	bl	8000efc <prvIsQueueEmpty>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d017      	beq.n	8000d06 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cd8:	3324      	adds	r3, #36	@ 0x24
 8000cda:	687a      	ldr	r2, [r7, #4]
 8000cdc:	4611      	mov	r1, r2
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 fdb0 	bl	8001844 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8000ce4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ce6:	f000 f8b7 	bl	8000e58 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8000cea:	f000 fbe5 	bl	80014b8 <xTaskResumeAll>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d189      	bne.n	8000c08 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d34 <xQueueReceive+0x1c0>)
 8000cf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	f3bf 8f4f 	dsb	sy
 8000d00:	f3bf 8f6f 	isb	sy
 8000d04:	e780      	b.n	8000c08 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8000d06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000d08:	f000 f8a6 	bl	8000e58 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8000d0c:	f000 fbd4 	bl	80014b8 <xTaskResumeAll>
 8000d10:	e77a      	b.n	8000c08 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8000d12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000d14:	f000 f8a0 	bl	8000e58 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8000d18:	f000 fbce 	bl	80014b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000d1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000d1e:	f000 f8ed 	bl	8000efc <prvIsQueueEmpty>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	f43f af6f 	beq.w	8000c08 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8000d2a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3730      	adds	r7, #48	@ 0x30
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	e000ed04 	.word	0xe000ed04

08000d38 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d4c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d10d      	bne.n	8000d72 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d14d      	bne.n	8000dfa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	4618      	mov	r0, r3
 8000d64:	f000 ff9e 	bl	8001ca4 <xTaskPriorityDisinherit>
 8000d68:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	609a      	str	r2, [r3, #8]
 8000d70:	e043      	b.n	8000dfa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d119      	bne.n	8000dac <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	6858      	ldr	r0, [r3, #4]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d80:	461a      	mov	r2, r3
 8000d82:	68b9      	ldr	r1, [r7, #8]
 8000d84:	f002 f81c 	bl	8002dc0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	685a      	ldr	r2, [r3, #4]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d90:	441a      	add	r2, r3
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	685a      	ldr	r2, [r3, #4]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	689b      	ldr	r3, [r3, #8]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d32b      	bcc.n	8000dfa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	605a      	str	r2, [r3, #4]
 8000daa:	e026      	b.n	8000dfa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	68d8      	ldr	r0, [r3, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db4:	461a      	mov	r2, r3
 8000db6:	68b9      	ldr	r1, [r7, #8]
 8000db8:	f002 f802 	bl	8002dc0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	68da      	ldr	r2, [r3, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc4:	425b      	negs	r3, r3
 8000dc6:	441a      	add	r2, r3
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	68da      	ldr	r2, [r3, #12]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d207      	bcs.n	8000de8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	689a      	ldr	r2, [r3, #8]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de0:	425b      	negs	r3, r3
 8000de2:	441a      	add	r2, r3
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	d105      	bne.n	8000dfa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d002      	beq.n	8000dfa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	3b01      	subs	r3, #1
 8000df8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8000dfa:	693b      	ldr	r3, [r7, #16]
 8000dfc:	1c5a      	adds	r2, r3, #1
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8000e02:	697b      	ldr	r3, [r7, #20]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3718      	adds	r7, #24
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d018      	beq.n	8000e50 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	68da      	ldr	r2, [r3, #12]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e26:	441a      	add	r2, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	68da      	ldr	r2, [r3, #12]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d303      	bcc.n	8000e40 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	68d9      	ldr	r1, [r3, #12]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e48:	461a      	mov	r2, r3
 8000e4a:	6838      	ldr	r0, [r7, #0]
 8000e4c:	f001 ffb8 	bl	8002dc0 <memcpy>
	}
}
 8000e50:	bf00      	nop
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8000e60:	f001 fc72 	bl	8002748 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000e6a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000e6c:	e011      	b.n	8000e92 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d012      	beq.n	8000e9c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	3324      	adds	r3, #36	@ 0x24
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f000 fd34 	bl	80018e8 <xTaskRemoveFromEventList>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8000e86:	f000 fe0d 	bl	8001aa4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8000e8a:	7bfb      	ldrb	r3, [r7, #15]
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8000e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	dce9      	bgt.n	8000e6e <prvUnlockQueue+0x16>
 8000e9a:	e000      	b.n	8000e9e <prvUnlockQueue+0x46>
					break;
 8000e9c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	22ff      	movs	r2, #255	@ 0xff
 8000ea2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8000ea6:	f001 fc81 	bl	80027ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8000eaa:	f001 fc4d 	bl	8002748 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000eb4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8000eb6:	e011      	b.n	8000edc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	691b      	ldr	r3, [r3, #16]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d012      	beq.n	8000ee6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	3310      	adds	r3, #16
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f000 fd0f 	bl	80018e8 <xTaskRemoveFromEventList>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8000ed0:	f000 fde8 	bl	8001aa4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8000ed4:	7bbb      	ldrb	r3, [r7, #14]
 8000ed6:	3b01      	subs	r3, #1
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8000edc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	dce9      	bgt.n	8000eb8 <prvUnlockQueue+0x60>
 8000ee4:	e000      	b.n	8000ee8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8000ee6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	22ff      	movs	r2, #255	@ 0xff
 8000eec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8000ef0:	f001 fc5c 	bl	80027ac <vPortExitCritical>
}
 8000ef4:	bf00      	nop
 8000ef6:	3710      	adds	r7, #16
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8000f04:	f001 fc20 	bl	8002748 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d102      	bne.n	8000f16 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8000f10:	2301      	movs	r3, #1
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	e001      	b.n	8000f1a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8000f1a:	f001 fc47 	bl	80027ac <vPortExitCritical>

	return xReturn;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8000f30:	f001 fc0a 	bl	8002748 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d102      	bne.n	8000f46 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8000f40:	2301      	movs	r3, #1
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	e001      	b.n	8000f4a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8000f4a:	f001 fc2f 	bl	80027ac <vPortExitCritical>

	return xReturn;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3710      	adds	r7, #16
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8000f62:	2300      	movs	r3, #0
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	e014      	b.n	8000f92 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8000f68:	4a0f      	ldr	r2, [pc, #60]	@ (8000fa8 <vQueueAddToRegistry+0x50>)
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d10b      	bne.n	8000f8c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8000f74:	490c      	ldr	r1, [pc, #48]	@ (8000fa8 <vQueueAddToRegistry+0x50>)
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	683a      	ldr	r2, [r7, #0]
 8000f7a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8000f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa8 <vQueueAddToRegistry+0x50>)
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	4413      	add	r3, r2
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8000f8a:	e006      	b.n	8000f9a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	60fb      	str	r3, [r7, #12]
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	2b07      	cmp	r3, #7
 8000f96:	d9e7      	bls.n	8000f68 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8000f98:	bf00      	nop
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	200006ec 	.word	0x200006ec

08000fac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8000fbc:	f001 fbc4 	bl	8002748 <vPortEnterCritical>
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000fc6:	b25b      	sxtb	r3, r3
 8000fc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000fcc:	d103      	bne.n	8000fd6 <vQueueWaitForMessageRestricted+0x2a>
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000fdc:	b25b      	sxtb	r3, r3
 8000fde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000fe2:	d103      	bne.n	8000fec <vQueueWaitForMessageRestricted+0x40>
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000fec:	f001 fbde 	bl	80027ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d106      	bne.n	8001006 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	3324      	adds	r3, #36	@ 0x24
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	68b9      	ldr	r1, [r7, #8]
 8001000:	4618      	mov	r0, r3
 8001002:	f000 fc45 	bl	8001890 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8001006:	6978      	ldr	r0, [r7, #20]
 8001008:	f7ff ff26 	bl	8000e58 <prvUnlockQueue>
	}
 800100c:	bf00      	nop
 800100e:	3718      	adds	r7, #24
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001014:	b580      	push	{r7, lr}
 8001016:	b08e      	sub	sp, #56	@ 0x38
 8001018:	af04      	add	r7, sp, #16
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
 8001020:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001024:	2b00      	cmp	r3, #0
 8001026:	d10b      	bne.n	8001040 <xTaskCreateStatic+0x2c>
	__asm volatile
 8001028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800102c:	f383 8811 	msr	BASEPRI, r3
 8001030:	f3bf 8f6f 	isb	sy
 8001034:	f3bf 8f4f 	dsb	sy
 8001038:	623b      	str	r3, [r7, #32]
}
 800103a:	bf00      	nop
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001042:	2b00      	cmp	r3, #0
 8001044:	d10b      	bne.n	800105e <xTaskCreateStatic+0x4a>
	__asm volatile
 8001046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800104a:	f383 8811 	msr	BASEPRI, r3
 800104e:	f3bf 8f6f 	isb	sy
 8001052:	f3bf 8f4f 	dsb	sy
 8001056:	61fb      	str	r3, [r7, #28]
}
 8001058:	bf00      	nop
 800105a:	bf00      	nop
 800105c:	e7fd      	b.n	800105a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800105e:	235c      	movs	r3, #92	@ 0x5c
 8001060:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	2b5c      	cmp	r3, #92	@ 0x5c
 8001066:	d00b      	beq.n	8001080 <xTaskCreateStatic+0x6c>
	__asm volatile
 8001068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800106c:	f383 8811 	msr	BASEPRI, r3
 8001070:	f3bf 8f6f 	isb	sy
 8001074:	f3bf 8f4f 	dsb	sy
 8001078:	61bb      	str	r3, [r7, #24]
}
 800107a:	bf00      	nop
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001080:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001084:	2b00      	cmp	r3, #0
 8001086:	d01e      	beq.n	80010c6 <xTaskCreateStatic+0xb2>
 8001088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800108a:	2b00      	cmp	r3, #0
 800108c:	d01b      	beq.n	80010c6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800108e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001090:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001094:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001096:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109a:	2202      	movs	r2, #2
 800109c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80010a0:	2300      	movs	r3, #0
 80010a2:	9303      	str	r3, [sp, #12]
 80010a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a6:	9302      	str	r3, [sp, #8]
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	9301      	str	r3, [sp, #4]
 80010ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	68b9      	ldr	r1, [r7, #8]
 80010b8:	68f8      	ldr	r0, [r7, #12]
 80010ba:	f000 f850 	bl	800115e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80010be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80010c0:	f000 f8de 	bl	8001280 <prvAddNewTaskToReadyList>
 80010c4:	e001      	b.n	80010ca <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80010ca:	697b      	ldr	r3, [r7, #20]
	}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3728      	adds	r7, #40	@ 0x28
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	@ 0x30
 80010d8:	af04      	add	r7, sp, #16
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	60b9      	str	r1, [r7, #8]
 80010de:	603b      	str	r3, [r7, #0]
 80010e0:	4613      	mov	r3, r2
 80010e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80010e4:	88fb      	ldrh	r3, [r7, #6]
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f001 fc4f 	bl	800298c <pvPortMalloc>
 80010ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d00e      	beq.n	8001114 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80010f6:	205c      	movs	r0, #92	@ 0x5c
 80010f8:	f001 fc48 	bl	800298c <pvPortMalloc>
 80010fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d003      	beq.n	800110c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	697a      	ldr	r2, [r7, #20]
 8001108:	631a      	str	r2, [r3, #48]	@ 0x30
 800110a:	e005      	b.n	8001118 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800110c:	6978      	ldr	r0, [r7, #20]
 800110e:	f001 fd0b 	bl	8002b28 <vPortFree>
 8001112:	e001      	b.n	8001118 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d017      	beq.n	800114e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	2200      	movs	r2, #0
 8001122:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001126:	88fa      	ldrh	r2, [r7, #6]
 8001128:	2300      	movs	r3, #0
 800112a:	9303      	str	r3, [sp, #12]
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	9302      	str	r3, [sp, #8]
 8001130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001132:	9301      	str	r3, [sp, #4]
 8001134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001136:	9300      	str	r3, [sp, #0]
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	68b9      	ldr	r1, [r7, #8]
 800113c:	68f8      	ldr	r0, [r7, #12]
 800113e:	f000 f80e 	bl	800115e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001142:	69f8      	ldr	r0, [r7, #28]
 8001144:	f000 f89c 	bl	8001280 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001148:	2301      	movs	r3, #1
 800114a:	61bb      	str	r3, [r7, #24]
 800114c:	e002      	b.n	8001154 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800114e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001152:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001154:	69bb      	ldr	r3, [r7, #24]
	}
 8001156:	4618      	mov	r0, r3
 8001158:	3720      	adds	r7, #32
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b088      	sub	sp, #32
 8001162:	af00      	add	r7, sp, #0
 8001164:	60f8      	str	r0, [r7, #12]
 8001166:	60b9      	str	r1, [r7, #8]
 8001168:	607a      	str	r2, [r7, #4]
 800116a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800116c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800116e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	461a      	mov	r2, r3
 8001176:	21a5      	movs	r1, #165	@ 0xa5
 8001178:	f001 fdf6 	bl	8002d68 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800117c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800117e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001186:	3b01      	subs	r3, #1
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	4413      	add	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	f023 0307 	bic.w	r3, r3, #7
 8001194:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	f003 0307 	and.w	r3, r3, #7
 800119c:	2b00      	cmp	r3, #0
 800119e:	d00b      	beq.n	80011b8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80011a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011a4:	f383 8811 	msr	BASEPRI, r3
 80011a8:	f3bf 8f6f 	isb	sy
 80011ac:	f3bf 8f4f 	dsb	sy
 80011b0:	617b      	str	r3, [r7, #20]
}
 80011b2:	bf00      	nop
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d01f      	beq.n	80011fe <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
 80011c2:	e012      	b.n	80011ea <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80011c4:	68ba      	ldr	r2, [r7, #8]
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	4413      	add	r3, r2
 80011ca:	7819      	ldrb	r1, [r3, #0]
 80011cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	4413      	add	r3, r2
 80011d2:	3334      	adds	r3, #52	@ 0x34
 80011d4:	460a      	mov	r2, r1
 80011d6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	4413      	add	r3, r2
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d006      	beq.n	80011f2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	3301      	adds	r3, #1
 80011e8:	61fb      	str	r3, [r7, #28]
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	2b0f      	cmp	r3, #15
 80011ee:	d9e9      	bls.n	80011c4 <prvInitialiseNewTask+0x66>
 80011f0:	e000      	b.n	80011f4 <prvInitialiseNewTask+0x96>
			{
				break;
 80011f2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80011f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80011f6:	2200      	movs	r2, #0
 80011f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80011fc:	e003      	b.n	8001206 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80011fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001200:	2200      	movs	r2, #0
 8001202:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001208:	2b37      	cmp	r3, #55	@ 0x37
 800120a:	d901      	bls.n	8001210 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800120c:	2337      	movs	r3, #55	@ 0x37
 800120e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001212:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001214:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001218:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800121a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800121c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800121e:	2200      	movs	r2, #0
 8001220:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001224:	3304      	adds	r3, #4
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f966 	bl	80004f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800122c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800122e:	3318      	adds	r3, #24
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff f961 	bl	80004f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001238:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800123a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800123c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800123e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8001242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001244:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001248:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800124a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800124c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800124e:	2200      	movs	r2, #0
 8001250:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	68f9      	ldr	r1, [r7, #12]
 800125e:	69b8      	ldr	r0, [r7, #24]
 8001260:	f001 f93e 	bl	80024e0 <pxPortInitialiseStack>
 8001264:	4602      	mov	r2, r0
 8001266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001268:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800126a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800126c:	2b00      	cmp	r3, #0
 800126e:	d002      	beq.n	8001276 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001274:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001276:	bf00      	nop
 8001278:	3720      	adds	r7, #32
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
	...

08001280 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001288:	f001 fa5e 	bl	8002748 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800128c:	4b2d      	ldr	r3, [pc, #180]	@ (8001344 <prvAddNewTaskToReadyList+0xc4>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	3301      	adds	r3, #1
 8001292:	4a2c      	ldr	r2, [pc, #176]	@ (8001344 <prvAddNewTaskToReadyList+0xc4>)
 8001294:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001296:	4b2c      	ldr	r3, [pc, #176]	@ (8001348 <prvAddNewTaskToReadyList+0xc8>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d109      	bne.n	80012b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800129e:	4a2a      	ldr	r2, [pc, #168]	@ (8001348 <prvAddNewTaskToReadyList+0xc8>)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80012a4:	4b27      	ldr	r3, [pc, #156]	@ (8001344 <prvAddNewTaskToReadyList+0xc4>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d110      	bne.n	80012ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80012ac:	f000 fc1e 	bl	8001aec <prvInitialiseTaskLists>
 80012b0:	e00d      	b.n	80012ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80012b2:	4b26      	ldr	r3, [pc, #152]	@ (800134c <prvAddNewTaskToReadyList+0xcc>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d109      	bne.n	80012ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80012ba:	4b23      	ldr	r3, [pc, #140]	@ (8001348 <prvAddNewTaskToReadyList+0xc8>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d802      	bhi.n	80012ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80012c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001348 <prvAddNewTaskToReadyList+0xc8>)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80012ce:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <prvAddNewTaskToReadyList+0xd0>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	3301      	adds	r3, #1
 80012d4:	4a1e      	ldr	r2, [pc, #120]	@ (8001350 <prvAddNewTaskToReadyList+0xd0>)
 80012d6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80012d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001350 <prvAddNewTaskToReadyList+0xd0>)
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001354 <prvAddNewTaskToReadyList+0xd4>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d903      	bls.n	80012f4 <prvAddNewTaskToReadyList+0x74>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012f0:	4a18      	ldr	r2, [pc, #96]	@ (8001354 <prvAddNewTaskToReadyList+0xd4>)
 80012f2:	6013      	str	r3, [r2, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012f8:	4613      	mov	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4a15      	ldr	r2, [pc, #84]	@ (8001358 <prvAddNewTaskToReadyList+0xd8>)
 8001302:	441a      	add	r2, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3304      	adds	r3, #4
 8001308:	4619      	mov	r1, r3
 800130a:	4610      	mov	r0, r2
 800130c:	f7ff f901 	bl	8000512 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001310:	f001 fa4c 	bl	80027ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001314:	4b0d      	ldr	r3, [pc, #52]	@ (800134c <prvAddNewTaskToReadyList+0xcc>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d00e      	beq.n	800133a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800131c:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <prvAddNewTaskToReadyList+0xc8>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001326:	429a      	cmp	r2, r3
 8001328:	d207      	bcs.n	800133a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800132a:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <prvAddNewTaskToReadyList+0xdc>)
 800132c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	f3bf 8f4f 	dsb	sy
 8001336:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000c00 	.word	0x20000c00
 8001348:	2000072c 	.word	0x2000072c
 800134c:	20000c0c 	.word	0x20000c0c
 8001350:	20000c1c 	.word	0x20000c1c
 8001354:	20000c08 	.word	0x20000c08
 8001358:	20000730 	.word	0x20000730
 800135c:	e000ed04 	.word	0xe000ed04

08001360 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d018      	beq.n	80013a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001372:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <vTaskDelay+0x64>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d00b      	beq.n	8001392 <vTaskDelay+0x32>
	__asm volatile
 800137a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800137e:	f383 8811 	msr	BASEPRI, r3
 8001382:	f3bf 8f6f 	isb	sy
 8001386:	f3bf 8f4f 	dsb	sy
 800138a:	60bb      	str	r3, [r7, #8]
}
 800138c:	bf00      	nop
 800138e:	bf00      	nop
 8001390:	e7fd      	b.n	800138e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8001392:	f000 f883 	bl	800149c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001396:	2100      	movs	r1, #0
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f000 fcf3 	bl	8001d84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800139e:	f000 f88b 	bl	80014b8 <xTaskResumeAll>
 80013a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d107      	bne.n	80013ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80013aa:	4b07      	ldr	r3, [pc, #28]	@ (80013c8 <vTaskDelay+0x68>)
 80013ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	f3bf 8f4f 	dsb	sy
 80013b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000c28 	.word	0x20000c28
 80013c8:	e000ed04 	.word	0xe000ed04

080013cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	@ 0x28
 80013d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80013d6:	2300      	movs	r3, #0
 80013d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80013da:	463a      	mov	r2, r7
 80013dc:	1d39      	adds	r1, r7, #4
 80013de:	f107 0308 	add.w	r3, r7, #8
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff f834 	bl	8000450 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80013e8:	6839      	ldr	r1, [r7, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	68ba      	ldr	r2, [r7, #8]
 80013ee:	9202      	str	r2, [sp, #8]
 80013f0:	9301      	str	r3, [sp, #4]
 80013f2:	2300      	movs	r3, #0
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2300      	movs	r3, #0
 80013f8:	460a      	mov	r2, r1
 80013fa:	4922      	ldr	r1, [pc, #136]	@ (8001484 <vTaskStartScheduler+0xb8>)
 80013fc:	4822      	ldr	r0, [pc, #136]	@ (8001488 <vTaskStartScheduler+0xbc>)
 80013fe:	f7ff fe09 	bl	8001014 <xTaskCreateStatic>
 8001402:	4603      	mov	r3, r0
 8001404:	4a21      	ldr	r2, [pc, #132]	@ (800148c <vTaskStartScheduler+0xc0>)
 8001406:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001408:	4b20      	ldr	r3, [pc, #128]	@ (800148c <vTaskStartScheduler+0xc0>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d002      	beq.n	8001416 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001410:	2301      	movs	r3, #1
 8001412:	617b      	str	r3, [r7, #20]
 8001414:	e001      	b.n	800141a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d102      	bne.n	8001426 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8001420:	f000 fd04 	bl	8001e2c <xTimerCreateTimerTask>
 8001424:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d116      	bne.n	800145a <vTaskStartScheduler+0x8e>
	__asm volatile
 800142c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001430:	f383 8811 	msr	BASEPRI, r3
 8001434:	f3bf 8f6f 	isb	sy
 8001438:	f3bf 8f4f 	dsb	sy
 800143c:	613b      	str	r3, [r7, #16]
}
 800143e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001440:	4b13      	ldr	r3, [pc, #76]	@ (8001490 <vTaskStartScheduler+0xc4>)
 8001442:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001446:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001448:	4b12      	ldr	r3, [pc, #72]	@ (8001494 <vTaskStartScheduler+0xc8>)
 800144a:	2201      	movs	r2, #1
 800144c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800144e:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <vTaskStartScheduler+0xcc>)
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001454:	f001 f8d4 	bl	8002600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001458:	e00f      	b.n	800147a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001460:	d10b      	bne.n	800147a <vTaskStartScheduler+0xae>
	__asm volatile
 8001462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001466:	f383 8811 	msr	BASEPRI, r3
 800146a:	f3bf 8f6f 	isb	sy
 800146e:	f3bf 8f4f 	dsb	sy
 8001472:	60fb      	str	r3, [r7, #12]
}
 8001474:	bf00      	nop
 8001476:	bf00      	nop
 8001478:	e7fd      	b.n	8001476 <vTaskStartScheduler+0xaa>
}
 800147a:	bf00      	nop
 800147c:	3718      	adds	r7, #24
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	08002e04 	.word	0x08002e04
 8001488:	08001abd 	.word	0x08001abd
 800148c:	20000c24 	.word	0x20000c24
 8001490:	20000c20 	.word	0x20000c20
 8001494:	20000c0c 	.word	0x20000c0c
 8001498:	20000c04 	.word	0x20000c04

0800149c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80014a0:	4b04      	ldr	r3, [pc, #16]	@ (80014b4 <vTaskSuspendAll+0x18>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	3301      	adds	r3, #1
 80014a6:	4a03      	ldr	r2, [pc, #12]	@ (80014b4 <vTaskSuspendAll+0x18>)
 80014a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80014aa:	bf00      	nop
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	20000c28 	.word	0x20000c28

080014b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80014c2:	2300      	movs	r3, #0
 80014c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80014c6:	4b42      	ldr	r3, [pc, #264]	@ (80015d0 <xTaskResumeAll+0x118>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d10b      	bne.n	80014e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80014ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014d2:	f383 8811 	msr	BASEPRI, r3
 80014d6:	f3bf 8f6f 	isb	sy
 80014da:	f3bf 8f4f 	dsb	sy
 80014de:	603b      	str	r3, [r7, #0]
}
 80014e0:	bf00      	nop
 80014e2:	bf00      	nop
 80014e4:	e7fd      	b.n	80014e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80014e6:	f001 f92f 	bl	8002748 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80014ea:	4b39      	ldr	r3, [pc, #228]	@ (80015d0 <xTaskResumeAll+0x118>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	3b01      	subs	r3, #1
 80014f0:	4a37      	ldr	r2, [pc, #220]	@ (80015d0 <xTaskResumeAll+0x118>)
 80014f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80014f4:	4b36      	ldr	r3, [pc, #216]	@ (80015d0 <xTaskResumeAll+0x118>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d162      	bne.n	80015c2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80014fc:	4b35      	ldr	r3, [pc, #212]	@ (80015d4 <xTaskResumeAll+0x11c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d05e      	beq.n	80015c2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001504:	e02f      	b.n	8001566 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001506:	4b34      	ldr	r3, [pc, #208]	@ (80015d8 <xTaskResumeAll+0x120>)
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	3318      	adds	r3, #24
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff f85a 	bl	80005cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	3304      	adds	r3, #4
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff f855 	bl	80005cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001526:	4b2d      	ldr	r3, [pc, #180]	@ (80015dc <xTaskResumeAll+0x124>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	429a      	cmp	r2, r3
 800152c:	d903      	bls.n	8001536 <xTaskResumeAll+0x7e>
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001532:	4a2a      	ldr	r2, [pc, #168]	@ (80015dc <xTaskResumeAll+0x124>)
 8001534:	6013      	str	r3, [r2, #0]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800153a:	4613      	mov	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4413      	add	r3, r2
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	4a27      	ldr	r2, [pc, #156]	@ (80015e0 <xTaskResumeAll+0x128>)
 8001544:	441a      	add	r2, r3
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3304      	adds	r3, #4
 800154a:	4619      	mov	r1, r3
 800154c:	4610      	mov	r0, r2
 800154e:	f7fe ffe0 	bl	8000512 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001556:	4b23      	ldr	r3, [pc, #140]	@ (80015e4 <xTaskResumeAll+0x12c>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800155c:	429a      	cmp	r2, r3
 800155e:	d302      	bcc.n	8001566 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8001560:	4b21      	ldr	r3, [pc, #132]	@ (80015e8 <xTaskResumeAll+0x130>)
 8001562:	2201      	movs	r2, #1
 8001564:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001566:	4b1c      	ldr	r3, [pc, #112]	@ (80015d8 <xTaskResumeAll+0x120>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1cb      	bne.n	8001506 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001574:	f000 fb58 	bl	8001c28 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001578:	4b1c      	ldr	r3, [pc, #112]	@ (80015ec <xTaskResumeAll+0x134>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d010      	beq.n	80015a6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001584:	f000 f846 	bl	8001614 <xTaskIncrementTick>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d002      	beq.n	8001594 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800158e:	4b16      	ldr	r3, [pc, #88]	@ (80015e8 <xTaskResumeAll+0x130>)
 8001590:	2201      	movs	r2, #1
 8001592:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	3b01      	subs	r3, #1
 8001598:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d1f1      	bne.n	8001584 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80015a0:	4b12      	ldr	r3, [pc, #72]	@ (80015ec <xTaskResumeAll+0x134>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <xTaskResumeAll+0x130>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d009      	beq.n	80015c2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80015ae:	2301      	movs	r3, #1
 80015b0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80015b2:	4b0f      	ldr	r3, [pc, #60]	@ (80015f0 <xTaskResumeAll+0x138>)
 80015b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	f3bf 8f4f 	dsb	sy
 80015be:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80015c2:	f001 f8f3 	bl	80027ac <vPortExitCritical>

	return xAlreadyYielded;
 80015c6:	68bb      	ldr	r3, [r7, #8]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20000c28 	.word	0x20000c28
 80015d4:	20000c00 	.word	0x20000c00
 80015d8:	20000bc0 	.word	0x20000bc0
 80015dc:	20000c08 	.word	0x20000c08
 80015e0:	20000730 	.word	0x20000730
 80015e4:	2000072c 	.word	0x2000072c
 80015e8:	20000c14 	.word	0x20000c14
 80015ec:	20000c10 	.word	0x20000c10
 80015f0:	e000ed04 	.word	0xe000ed04

080015f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80015fa:	4b05      	ldr	r3, [pc, #20]	@ (8001610 <xTaskGetTickCount+0x1c>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8001600:	687b      	ldr	r3, [r7, #4]
}
 8001602:	4618      	mov	r0, r3
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	20000c04 	.word	0x20000c04

08001614 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800161a:	2300      	movs	r3, #0
 800161c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800161e:	4b4f      	ldr	r3, [pc, #316]	@ (800175c <xTaskIncrementTick+0x148>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	f040 8090 	bne.w	8001748 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001628:	4b4d      	ldr	r3, [pc, #308]	@ (8001760 <xTaskIncrementTick+0x14c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	3301      	adds	r3, #1
 800162e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001630:	4a4b      	ldr	r2, [pc, #300]	@ (8001760 <xTaskIncrementTick+0x14c>)
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d121      	bne.n	8001680 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800163c:	4b49      	ldr	r3, [pc, #292]	@ (8001764 <xTaskIncrementTick+0x150>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d00b      	beq.n	800165e <xTaskIncrementTick+0x4a>
	__asm volatile
 8001646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800164a:	f383 8811 	msr	BASEPRI, r3
 800164e:	f3bf 8f6f 	isb	sy
 8001652:	f3bf 8f4f 	dsb	sy
 8001656:	603b      	str	r3, [r7, #0]
}
 8001658:	bf00      	nop
 800165a:	bf00      	nop
 800165c:	e7fd      	b.n	800165a <xTaskIncrementTick+0x46>
 800165e:	4b41      	ldr	r3, [pc, #260]	@ (8001764 <xTaskIncrementTick+0x150>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	4b40      	ldr	r3, [pc, #256]	@ (8001768 <xTaskIncrementTick+0x154>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a3e      	ldr	r2, [pc, #248]	@ (8001764 <xTaskIncrementTick+0x150>)
 800166a:	6013      	str	r3, [r2, #0]
 800166c:	4a3e      	ldr	r2, [pc, #248]	@ (8001768 <xTaskIncrementTick+0x154>)
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	6013      	str	r3, [r2, #0]
 8001672:	4b3e      	ldr	r3, [pc, #248]	@ (800176c <xTaskIncrementTick+0x158>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	3301      	adds	r3, #1
 8001678:	4a3c      	ldr	r2, [pc, #240]	@ (800176c <xTaskIncrementTick+0x158>)
 800167a:	6013      	str	r3, [r2, #0]
 800167c:	f000 fad4 	bl	8001c28 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001680:	4b3b      	ldr	r3, [pc, #236]	@ (8001770 <xTaskIncrementTick+0x15c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	429a      	cmp	r2, r3
 8001688:	d349      	bcc.n	800171e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800168a:	4b36      	ldr	r3, [pc, #216]	@ (8001764 <xTaskIncrementTick+0x150>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d104      	bne.n	800169e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001694:	4b36      	ldr	r3, [pc, #216]	@ (8001770 <xTaskIncrementTick+0x15c>)
 8001696:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800169a:	601a      	str	r2, [r3, #0]
					break;
 800169c:	e03f      	b.n	800171e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800169e:	4b31      	ldr	r3, [pc, #196]	@ (8001764 <xTaskIncrementTick+0x150>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d203      	bcs.n	80016be <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80016b6:	4a2e      	ldr	r2, [pc, #184]	@ (8001770 <xTaskIncrementTick+0x15c>)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80016bc:	e02f      	b.n	800171e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	3304      	adds	r3, #4
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7fe ff82 	bl	80005cc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d004      	beq.n	80016da <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80016d0:	68bb      	ldr	r3, [r7, #8]
 80016d2:	3318      	adds	r3, #24
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7fe ff79 	bl	80005cc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016de:	4b25      	ldr	r3, [pc, #148]	@ (8001774 <xTaskIncrementTick+0x160>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d903      	bls.n	80016ee <xTaskIncrementTick+0xda>
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016ea:	4a22      	ldr	r2, [pc, #136]	@ (8001774 <xTaskIncrementTick+0x160>)
 80016ec:	6013      	str	r3, [r2, #0]
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016f2:	4613      	mov	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4413      	add	r3, r2
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001778 <xTaskIncrementTick+0x164>)
 80016fc:	441a      	add	r2, r3
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	3304      	adds	r3, #4
 8001702:	4619      	mov	r1, r3
 8001704:	4610      	mov	r0, r2
 8001706:	f7fe ff04 	bl	8000512 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800170e:	4b1b      	ldr	r3, [pc, #108]	@ (800177c <xTaskIncrementTick+0x168>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001714:	429a      	cmp	r2, r3
 8001716:	d3b8      	bcc.n	800168a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8001718:	2301      	movs	r3, #1
 800171a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800171c:	e7b5      	b.n	800168a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800171e:	4b17      	ldr	r3, [pc, #92]	@ (800177c <xTaskIncrementTick+0x168>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001724:	4914      	ldr	r1, [pc, #80]	@ (8001778 <xTaskIncrementTick+0x164>)
 8001726:	4613      	mov	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	4413      	add	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	440b      	add	r3, r1
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d901      	bls.n	800173a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8001736:	2301      	movs	r3, #1
 8001738:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800173a:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <xTaskIncrementTick+0x16c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d007      	beq.n	8001752 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8001742:	2301      	movs	r3, #1
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	e004      	b.n	8001752 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001748:	4b0e      	ldr	r3, [pc, #56]	@ (8001784 <xTaskIncrementTick+0x170>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	3301      	adds	r3, #1
 800174e:	4a0d      	ldr	r2, [pc, #52]	@ (8001784 <xTaskIncrementTick+0x170>)
 8001750:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001752:	697b      	ldr	r3, [r7, #20]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000c28 	.word	0x20000c28
 8001760:	20000c04 	.word	0x20000c04
 8001764:	20000bb8 	.word	0x20000bb8
 8001768:	20000bbc 	.word	0x20000bbc
 800176c:	20000c18 	.word	0x20000c18
 8001770:	20000c20 	.word	0x20000c20
 8001774:	20000c08 	.word	0x20000c08
 8001778:	20000730 	.word	0x20000730
 800177c:	2000072c 	.word	0x2000072c
 8001780:	20000c14 	.word	0x20000c14
 8001784:	20000c10 	.word	0x20000c10

08001788 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800178e:	4b28      	ldr	r3, [pc, #160]	@ (8001830 <vTaskSwitchContext+0xa8>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d003      	beq.n	800179e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001796:	4b27      	ldr	r3, [pc, #156]	@ (8001834 <vTaskSwitchContext+0xac>)
 8001798:	2201      	movs	r2, #1
 800179a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800179c:	e042      	b.n	8001824 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800179e:	4b25      	ldr	r3, [pc, #148]	@ (8001834 <vTaskSwitchContext+0xac>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80017a4:	4b24      	ldr	r3, [pc, #144]	@ (8001838 <vTaskSwitchContext+0xb0>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	e011      	b.n	80017d0 <vTaskSwitchContext+0x48>
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d10b      	bne.n	80017ca <vTaskSwitchContext+0x42>
	__asm volatile
 80017b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017b6:	f383 8811 	msr	BASEPRI, r3
 80017ba:	f3bf 8f6f 	isb	sy
 80017be:	f3bf 8f4f 	dsb	sy
 80017c2:	607b      	str	r3, [r7, #4]
}
 80017c4:	bf00      	nop
 80017c6:	bf00      	nop
 80017c8:	e7fd      	b.n	80017c6 <vTaskSwitchContext+0x3e>
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	3b01      	subs	r3, #1
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	491a      	ldr	r1, [pc, #104]	@ (800183c <vTaskSwitchContext+0xb4>)
 80017d2:	68fa      	ldr	r2, [r7, #12]
 80017d4:	4613      	mov	r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	4413      	add	r3, r2
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	440b      	add	r3, r1
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0e3      	beq.n	80017ac <vTaskSwitchContext+0x24>
 80017e4:	68fa      	ldr	r2, [r7, #12]
 80017e6:	4613      	mov	r3, r2
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	4413      	add	r3, r2
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	4a13      	ldr	r2, [pc, #76]	@ (800183c <vTaskSwitchContext+0xb4>)
 80017f0:	4413      	add	r3, r2
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	685a      	ldr	r2, [r3, #4]
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	3308      	adds	r3, #8
 8001806:	429a      	cmp	r2, r3
 8001808:	d104      	bne.n	8001814 <vTaskSwitchContext+0x8c>
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	685a      	ldr	r2, [r3, #4]
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	605a      	str	r2, [r3, #4]
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	68db      	ldr	r3, [r3, #12]
 800181a:	4a09      	ldr	r2, [pc, #36]	@ (8001840 <vTaskSwitchContext+0xb8>)
 800181c:	6013      	str	r3, [r2, #0]
 800181e:	4a06      	ldr	r2, [pc, #24]	@ (8001838 <vTaskSwitchContext+0xb0>)
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	6013      	str	r3, [r2, #0]
}
 8001824:	bf00      	nop
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	20000c28 	.word	0x20000c28
 8001834:	20000c14 	.word	0x20000c14
 8001838:	20000c08 	.word	0x20000c08
 800183c:	20000730 	.word	0x20000730
 8001840:	2000072c 	.word	0x2000072c

08001844 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d10b      	bne.n	800186c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8001854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001858:	f383 8811 	msr	BASEPRI, r3
 800185c:	f3bf 8f6f 	isb	sy
 8001860:	f3bf 8f4f 	dsb	sy
 8001864:	60fb      	str	r3, [r7, #12]
}
 8001866:	bf00      	nop
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800186c:	4b07      	ldr	r3, [pc, #28]	@ (800188c <vTaskPlaceOnEventList+0x48>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	3318      	adds	r3, #24
 8001872:	4619      	mov	r1, r3
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7fe fe70 	bl	800055a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800187a:	2101      	movs	r1, #1
 800187c:	6838      	ldr	r0, [r7, #0]
 800187e:	f000 fa81 	bl	8001d84 <prvAddCurrentTaskToDelayedList>
}
 8001882:	bf00      	nop
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	2000072c 	.word	0x2000072c

08001890 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d10b      	bne.n	80018ba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80018a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018a6:	f383 8811 	msr	BASEPRI, r3
 80018aa:	f3bf 8f6f 	isb	sy
 80018ae:	f3bf 8f4f 	dsb	sy
 80018b2:	617b      	str	r3, [r7, #20]
}
 80018b4:	bf00      	nop
 80018b6:	bf00      	nop
 80018b8:	e7fd      	b.n	80018b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80018ba:	4b0a      	ldr	r3, [pc, #40]	@ (80018e4 <vTaskPlaceOnEventListRestricted+0x54>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	3318      	adds	r3, #24
 80018c0:	4619      	mov	r1, r3
 80018c2:	68f8      	ldr	r0, [r7, #12]
 80018c4:	f7fe fe25 	bl	8000512 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d002      	beq.n	80018d4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80018ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018d2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80018d4:	6879      	ldr	r1, [r7, #4]
 80018d6:	68b8      	ldr	r0, [r7, #8]
 80018d8:	f000 fa54 	bl	8001d84 <prvAddCurrentTaskToDelayedList>
	}
 80018dc:	bf00      	nop
 80018de:	3718      	adds	r7, #24
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	2000072c 	.word	0x2000072c

080018e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d10b      	bne.n	8001916 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80018fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001902:	f383 8811 	msr	BASEPRI, r3
 8001906:	f3bf 8f6f 	isb	sy
 800190a:	f3bf 8f4f 	dsb	sy
 800190e:	60fb      	str	r3, [r7, #12]
}
 8001910:	bf00      	nop
 8001912:	bf00      	nop
 8001914:	e7fd      	b.n	8001912 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	3318      	adds	r3, #24
 800191a:	4618      	mov	r0, r3
 800191c:	f7fe fe56 	bl	80005cc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001920:	4b1d      	ldr	r3, [pc, #116]	@ (8001998 <xTaskRemoveFromEventList+0xb0>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d11d      	bne.n	8001964 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	3304      	adds	r3, #4
 800192c:	4618      	mov	r0, r3
 800192e:	f7fe fe4d 	bl	80005cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001936:	4b19      	ldr	r3, [pc, #100]	@ (800199c <xTaskRemoveFromEventList+0xb4>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	429a      	cmp	r2, r3
 800193c:	d903      	bls.n	8001946 <xTaskRemoveFromEventList+0x5e>
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001942:	4a16      	ldr	r2, [pc, #88]	@ (800199c <xTaskRemoveFromEventList+0xb4>)
 8001944:	6013      	str	r3, [r2, #0]
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800194a:	4613      	mov	r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	4413      	add	r3, r2
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	4a13      	ldr	r2, [pc, #76]	@ (80019a0 <xTaskRemoveFromEventList+0xb8>)
 8001954:	441a      	add	r2, r3
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	3304      	adds	r3, #4
 800195a:	4619      	mov	r1, r3
 800195c:	4610      	mov	r0, r2
 800195e:	f7fe fdd8 	bl	8000512 <vListInsertEnd>
 8001962:	e005      	b.n	8001970 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	3318      	adds	r3, #24
 8001968:	4619      	mov	r1, r3
 800196a:	480e      	ldr	r0, [pc, #56]	@ (80019a4 <xTaskRemoveFromEventList+0xbc>)
 800196c:	f7fe fdd1 	bl	8000512 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001974:	4b0c      	ldr	r3, [pc, #48]	@ (80019a8 <xTaskRemoveFromEventList+0xc0>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800197a:	429a      	cmp	r2, r3
 800197c:	d905      	bls.n	800198a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800197e:	2301      	movs	r3, #1
 8001980:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001982:	4b0a      	ldr	r3, [pc, #40]	@ (80019ac <xTaskRemoveFromEventList+0xc4>)
 8001984:	2201      	movs	r2, #1
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	e001      	b.n	800198e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800198a:	2300      	movs	r3, #0
 800198c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800198e:	697b      	ldr	r3, [r7, #20]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000c28 	.word	0x20000c28
 800199c:	20000c08 	.word	0x20000c08
 80019a0:	20000730 	.word	0x20000730
 80019a4:	20000bc0 	.word	0x20000bc0
 80019a8:	2000072c 	.word	0x2000072c
 80019ac:	20000c14 	.word	0x20000c14

080019b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80019b8:	4b06      	ldr	r3, [pc, #24]	@ (80019d4 <vTaskInternalSetTimeOutState+0x24>)
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80019c0:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <vTaskInternalSetTimeOutState+0x28>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	605a      	str	r2, [r3, #4]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	20000c18 	.word	0x20000c18
 80019d8:	20000c04 	.word	0x20000c04

080019dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b088      	sub	sp, #32
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d10b      	bne.n	8001a04 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80019ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019f0:	f383 8811 	msr	BASEPRI, r3
 80019f4:	f3bf 8f6f 	isb	sy
 80019f8:	f3bf 8f4f 	dsb	sy
 80019fc:	613b      	str	r3, [r7, #16]
}
 80019fe:	bf00      	nop
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d10b      	bne.n	8001a22 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8001a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a0e:	f383 8811 	msr	BASEPRI, r3
 8001a12:	f3bf 8f6f 	isb	sy
 8001a16:	f3bf 8f4f 	dsb	sy
 8001a1a:	60fb      	str	r3, [r7, #12]
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	e7fd      	b.n	8001a1e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8001a22:	f000 fe91 	bl	8002748 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8001a26:	4b1d      	ldr	r3, [pc, #116]	@ (8001a9c <xTaskCheckForTimeOut+0xc0>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a3e:	d102      	bne.n	8001a46 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8001a40:	2300      	movs	r3, #0
 8001a42:	61fb      	str	r3, [r7, #28]
 8001a44:	e023      	b.n	8001a8e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <xTaskCheckForTimeOut+0xc4>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d007      	beq.n	8001a62 <xTaskCheckForTimeOut+0x86>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d302      	bcc.n	8001a62 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	61fb      	str	r3, [r7, #28]
 8001a60:	e015      	b.n	8001a8e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d20b      	bcs.n	8001a84 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	1ad2      	subs	r2, r2, r3
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7ff ff99 	bl	80019b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]
 8001a82:	e004      	b.n	8001a8e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8001a8e:	f000 fe8d 	bl	80027ac <vPortExitCritical>

	return xReturn;
 8001a92:	69fb      	ldr	r3, [r7, #28]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3720      	adds	r7, #32
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000c04 	.word	0x20000c04
 8001aa0:	20000c18 	.word	0x20000c18

08001aa4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001aa8:	4b03      	ldr	r3, [pc, #12]	@ (8001ab8 <vTaskMissedYield+0x14>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	601a      	str	r2, [r3, #0]
}
 8001aae:	bf00      	nop
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	20000c14 	.word	0x20000c14

08001abc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8001ac4:	f000 f852 	bl	8001b6c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001ac8:	4b06      	ldr	r3, [pc, #24]	@ (8001ae4 <prvIdleTask+0x28>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d9f9      	bls.n	8001ac4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8001ad0:	4b05      	ldr	r3, [pc, #20]	@ (8001ae8 <prvIdleTask+0x2c>)
 8001ad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	f3bf 8f4f 	dsb	sy
 8001adc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8001ae0:	e7f0      	b.n	8001ac4 <prvIdleTask+0x8>
 8001ae2:	bf00      	nop
 8001ae4:	20000730 	.word	0x20000730
 8001ae8:	e000ed04 	.word	0xe000ed04

08001aec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001af2:	2300      	movs	r3, #0
 8001af4:	607b      	str	r3, [r7, #4]
 8001af6:	e00c      	b.n	8001b12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	4613      	mov	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4413      	add	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4a12      	ldr	r2, [pc, #72]	@ (8001b4c <prvInitialiseTaskLists+0x60>)
 8001b04:	4413      	add	r3, r2
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fcd6 	bl	80004b8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	607b      	str	r3, [r7, #4]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b37      	cmp	r3, #55	@ 0x37
 8001b16:	d9ef      	bls.n	8001af8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8001b18:	480d      	ldr	r0, [pc, #52]	@ (8001b50 <prvInitialiseTaskLists+0x64>)
 8001b1a:	f7fe fccd 	bl	80004b8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001b1e:	480d      	ldr	r0, [pc, #52]	@ (8001b54 <prvInitialiseTaskLists+0x68>)
 8001b20:	f7fe fcca 	bl	80004b8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001b24:	480c      	ldr	r0, [pc, #48]	@ (8001b58 <prvInitialiseTaskLists+0x6c>)
 8001b26:	f7fe fcc7 	bl	80004b8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001b2a:	480c      	ldr	r0, [pc, #48]	@ (8001b5c <prvInitialiseTaskLists+0x70>)
 8001b2c:	f7fe fcc4 	bl	80004b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001b30:	480b      	ldr	r0, [pc, #44]	@ (8001b60 <prvInitialiseTaskLists+0x74>)
 8001b32:	f7fe fcc1 	bl	80004b8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001b36:	4b0b      	ldr	r3, [pc, #44]	@ (8001b64 <prvInitialiseTaskLists+0x78>)
 8001b38:	4a05      	ldr	r2, [pc, #20]	@ (8001b50 <prvInitialiseTaskLists+0x64>)
 8001b3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b68 <prvInitialiseTaskLists+0x7c>)
 8001b3e:	4a05      	ldr	r2, [pc, #20]	@ (8001b54 <prvInitialiseTaskLists+0x68>)
 8001b40:	601a      	str	r2, [r3, #0]
}
 8001b42:	bf00      	nop
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000730 	.word	0x20000730
 8001b50:	20000b90 	.word	0x20000b90
 8001b54:	20000ba4 	.word	0x20000ba4
 8001b58:	20000bc0 	.word	0x20000bc0
 8001b5c:	20000bd4 	.word	0x20000bd4
 8001b60:	20000bec 	.word	0x20000bec
 8001b64:	20000bb8 	.word	0x20000bb8
 8001b68:	20000bbc 	.word	0x20000bbc

08001b6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001b72:	e019      	b.n	8001ba8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8001b74:	f000 fde8 	bl	8002748 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001b78:	4b10      	ldr	r3, [pc, #64]	@ (8001bbc <prvCheckTasksWaitingTermination+0x50>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3304      	adds	r3, #4
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7fe fd21 	bl	80005cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc0 <prvCheckTasksWaitingTermination+0x54>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	4a0b      	ldr	r2, [pc, #44]	@ (8001bc0 <prvCheckTasksWaitingTermination+0x54>)
 8001b92:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8001b94:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <prvCheckTasksWaitingTermination+0x58>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc4 <prvCheckTasksWaitingTermination+0x58>)
 8001b9c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8001b9e:	f000 fe05 	bl	80027ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 f810 	bl	8001bc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <prvCheckTasksWaitingTermination+0x58>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1e1      	bne.n	8001b74 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8001bb0:	bf00      	nop
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000bd4 	.word	0x20000bd4
 8001bc0:	20000c00 	.word	0x20000c00
 8001bc4:	20000be8 	.word	0x20000be8

08001bc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d108      	bne.n	8001bec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 ffa2 	bl	8002b28 <vPortFree>
				vPortFree( pxTCB );
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 ff9f 	bl	8002b28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8001bea:	e019      	b.n	8001c20 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d103      	bne.n	8001bfe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f000 ff96 	bl	8002b28 <vPortFree>
	}
 8001bfc:	e010      	b.n	8001c20 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d00b      	beq.n	8001c20 <prvDeleteTCB+0x58>
	__asm volatile
 8001c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c0c:	f383 8811 	msr	BASEPRI, r3
 8001c10:	f3bf 8f6f 	isb	sy
 8001c14:	f3bf 8f4f 	dsb	sy
 8001c18:	60fb      	str	r3, [r7, #12]
}
 8001c1a:	bf00      	nop
 8001c1c:	bf00      	nop
 8001c1e:	e7fd      	b.n	8001c1c <prvDeleteTCB+0x54>
	}
 8001c20:	bf00      	nop
 8001c22:	3710      	adds	r7, #16
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c60 <prvResetNextTaskUnblockTime+0x38>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d104      	bne.n	8001c42 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8001c38:	4b0a      	ldr	r3, [pc, #40]	@ (8001c64 <prvResetNextTaskUnblockTime+0x3c>)
 8001c3a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c3e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8001c40:	e008      	b.n	8001c54 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001c42:	4b07      	ldr	r3, [pc, #28]	@ (8001c60 <prvResetNextTaskUnblockTime+0x38>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	4a04      	ldr	r2, [pc, #16]	@ (8001c64 <prvResetNextTaskUnblockTime+0x3c>)
 8001c52:	6013      	str	r3, [r2, #0]
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	20000bb8 	.word	0x20000bb8
 8001c64:	20000c20 	.word	0x20000c20

08001c68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c9c <xTaskGetSchedulerState+0x34>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d102      	bne.n	8001c7c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001c76:	2301      	movs	r3, #1
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	e008      	b.n	8001c8e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001c7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ca0 <xTaskGetSchedulerState+0x38>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d102      	bne.n	8001c8a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001c84:	2302      	movs	r3, #2
 8001c86:	607b      	str	r3, [r7, #4]
 8001c88:	e001      	b.n	8001c8e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001c8e:	687b      	ldr	r3, [r7, #4]
	}
 8001c90:	4618      	mov	r0, r3
 8001c92:	370c      	adds	r7, #12
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	20000c0c 	.word	0x20000c0c
 8001ca0:	20000c28 	.word	0x20000c28

08001ca4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d058      	beq.n	8001d6c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8001cba:	4b2f      	ldr	r3, [pc, #188]	@ (8001d78 <xTaskPriorityDisinherit+0xd4>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d00b      	beq.n	8001cdc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8001cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cc8:	f383 8811 	msr	BASEPRI, r3
 8001ccc:	f3bf 8f6f 	isb	sy
 8001cd0:	f3bf 8f4f 	dsb	sy
 8001cd4:	60fb      	str	r3, [r7, #12]
}
 8001cd6:	bf00      	nop
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d10b      	bne.n	8001cfc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8001ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ce8:	f383 8811 	msr	BASEPRI, r3
 8001cec:	f3bf 8f6f 	isb	sy
 8001cf0:	f3bf 8f4f 	dsb	sy
 8001cf4:	60bb      	str	r3, [r7, #8]
}
 8001cf6:	bf00      	nop
 8001cf8:	bf00      	nop
 8001cfa:	e7fd      	b.n	8001cf8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d00:	1e5a      	subs	r2, r3, #1
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d02c      	beq.n	8001d6c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d128      	bne.n	8001d6c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	3304      	adds	r3, #4
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7fe fc54 	bl	80005cc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d30:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d7c <xTaskPriorityDisinherit+0xd8>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d903      	bls.n	8001d4c <xTaskPriorityDisinherit+0xa8>
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d48:	4a0c      	ldr	r2, [pc, #48]	@ (8001d7c <xTaskPriorityDisinherit+0xd8>)
 8001d4a:	6013      	str	r3, [r2, #0]
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d50:	4613      	mov	r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	4413      	add	r3, r2
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	4a09      	ldr	r2, [pc, #36]	@ (8001d80 <xTaskPriorityDisinherit+0xdc>)
 8001d5a:	441a      	add	r2, r3
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	3304      	adds	r3, #4
 8001d60:	4619      	mov	r1, r3
 8001d62:	4610      	mov	r0, r2
 8001d64:	f7fe fbd5 	bl	8000512 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8001d6c:	697b      	ldr	r3, [r7, #20]
	}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3718      	adds	r7, #24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	2000072c 	.word	0x2000072c
 8001d7c:	20000c08 	.word	0x20000c08
 8001d80:	20000730 	.word	0x20000730

08001d84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8001d8e:	4b21      	ldr	r3, [pc, #132]	@ (8001e14 <prvAddCurrentTaskToDelayedList+0x90>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001d94:	4b20      	ldr	r3, [pc, #128]	@ (8001e18 <prvAddCurrentTaskToDelayedList+0x94>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	3304      	adds	r3, #4
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7fe fc16 	bl	80005cc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001da6:	d10a      	bne.n	8001dbe <prvAddCurrentTaskToDelayedList+0x3a>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d007      	beq.n	8001dbe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001dae:	4b1a      	ldr	r3, [pc, #104]	@ (8001e18 <prvAddCurrentTaskToDelayedList+0x94>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	3304      	adds	r3, #4
 8001db4:	4619      	mov	r1, r3
 8001db6:	4819      	ldr	r0, [pc, #100]	@ (8001e1c <prvAddCurrentTaskToDelayedList+0x98>)
 8001db8:	f7fe fbab 	bl	8000512 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001dbc:	e026      	b.n	8001e0c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8001dbe:	68fa      	ldr	r2, [r7, #12]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001dc6:	4b14      	ldr	r3, [pc, #80]	@ (8001e18 <prvAddCurrentTaskToDelayedList+0x94>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8001dce:	68ba      	ldr	r2, [r7, #8]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d209      	bcs.n	8001dea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001dd6:	4b12      	ldr	r3, [pc, #72]	@ (8001e20 <prvAddCurrentTaskToDelayedList+0x9c>)
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	4b0f      	ldr	r3, [pc, #60]	@ (8001e18 <prvAddCurrentTaskToDelayedList+0x94>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	3304      	adds	r3, #4
 8001de0:	4619      	mov	r1, r3
 8001de2:	4610      	mov	r0, r2
 8001de4:	f7fe fbb9 	bl	800055a <vListInsert>
}
 8001de8:	e010      	b.n	8001e0c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001dea:	4b0e      	ldr	r3, [pc, #56]	@ (8001e24 <prvAddCurrentTaskToDelayedList+0xa0>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	4b0a      	ldr	r3, [pc, #40]	@ (8001e18 <prvAddCurrentTaskToDelayedList+0x94>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	3304      	adds	r3, #4
 8001df4:	4619      	mov	r1, r3
 8001df6:	4610      	mov	r0, r2
 8001df8:	f7fe fbaf 	bl	800055a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8001e28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68ba      	ldr	r2, [r7, #8]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d202      	bcs.n	8001e0c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8001e06:	4a08      	ldr	r2, [pc, #32]	@ (8001e28 <prvAddCurrentTaskToDelayedList+0xa4>)
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	6013      	str	r3, [r2, #0]
}
 8001e0c:	bf00      	nop
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000c04 	.word	0x20000c04
 8001e18:	2000072c 	.word	0x2000072c
 8001e1c:	20000bec 	.word	0x20000bec
 8001e20:	20000bbc 	.word	0x20000bbc
 8001e24:	20000bb8 	.word	0x20000bb8
 8001e28:	20000c20 	.word	0x20000c20

08001e2c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08a      	sub	sp, #40	@ 0x28
 8001e30:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8001e36:	f000 fb13 	bl	8002460 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8001e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb0 <xTimerCreateTimerTask+0x84>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d021      	beq.n	8001e86 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8001e4a:	1d3a      	adds	r2, r7, #4
 8001e4c:	f107 0108 	add.w	r1, r7, #8
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7fe fb15 	bl	8000484 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	9202      	str	r2, [sp, #8]
 8001e62:	9301      	str	r3, [sp, #4]
 8001e64:	2302      	movs	r3, #2
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	2300      	movs	r3, #0
 8001e6a:	460a      	mov	r2, r1
 8001e6c:	4911      	ldr	r1, [pc, #68]	@ (8001eb4 <xTimerCreateTimerTask+0x88>)
 8001e6e:	4812      	ldr	r0, [pc, #72]	@ (8001eb8 <xTimerCreateTimerTask+0x8c>)
 8001e70:	f7ff f8d0 	bl	8001014 <xTaskCreateStatic>
 8001e74:	4603      	mov	r3, r0
 8001e76:	4a11      	ldr	r2, [pc, #68]	@ (8001ebc <xTimerCreateTimerTask+0x90>)
 8001e78:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8001e7a:	4b10      	ldr	r3, [pc, #64]	@ (8001ebc <xTimerCreateTimerTask+0x90>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8001e82:	2301      	movs	r3, #1
 8001e84:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d10b      	bne.n	8001ea4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8001e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e90:	f383 8811 	msr	BASEPRI, r3
 8001e94:	f3bf 8f6f 	isb	sy
 8001e98:	f3bf 8f4f 	dsb	sy
 8001e9c:	613b      	str	r3, [r7, #16]
}
 8001e9e:	bf00      	nop
 8001ea0:	bf00      	nop
 8001ea2:	e7fd      	b.n	8001ea0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8001ea4:	697b      	ldr	r3, [r7, #20]
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3718      	adds	r7, #24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000c5c 	.word	0x20000c5c
 8001eb4:	08002e0c 	.word	0x08002e0c
 8001eb8:	08001ff9 	.word	0x08001ff9
 8001ebc:	20000c60 	.word	0x20000c60

08001ec0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08a      	sub	sp, #40	@ 0x28
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
 8001ecc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d10b      	bne.n	8001ef0 <xTimerGenericCommand+0x30>
	__asm volatile
 8001ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001edc:	f383 8811 	msr	BASEPRI, r3
 8001ee0:	f3bf 8f6f 	isb	sy
 8001ee4:	f3bf 8f4f 	dsb	sy
 8001ee8:	623b      	str	r3, [r7, #32]
}
 8001eea:	bf00      	nop
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8001ef0:	4b19      	ldr	r3, [pc, #100]	@ (8001f58 <xTimerGenericCommand+0x98>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d02a      	beq.n	8001f4e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b05      	cmp	r3, #5
 8001f08:	dc18      	bgt.n	8001f3c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8001f0a:	f7ff fead 	bl	8001c68 <xTaskGetSchedulerState>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	d109      	bne.n	8001f28 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8001f14:	4b10      	ldr	r3, [pc, #64]	@ (8001f58 <xTimerGenericCommand+0x98>)
 8001f16:	6818      	ldr	r0, [r3, #0]
 8001f18:	f107 0110 	add.w	r1, r7, #16
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001f20:	f7fe fc88 	bl	8000834 <xQueueGenericSend>
 8001f24:	6278      	str	r0, [r7, #36]	@ 0x24
 8001f26:	e012      	b.n	8001f4e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8001f28:	4b0b      	ldr	r3, [pc, #44]	@ (8001f58 <xTimerGenericCommand+0x98>)
 8001f2a:	6818      	ldr	r0, [r3, #0]
 8001f2c:	f107 0110 	add.w	r1, r7, #16
 8001f30:	2300      	movs	r3, #0
 8001f32:	2200      	movs	r2, #0
 8001f34:	f7fe fc7e 	bl	8000834 <xQueueGenericSend>
 8001f38:	6278      	str	r0, [r7, #36]	@ 0x24
 8001f3a:	e008      	b.n	8001f4e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8001f3c:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <xTimerGenericCommand+0x98>)
 8001f3e:	6818      	ldr	r0, [r3, #0]
 8001f40:	f107 0110 	add.w	r1, r7, #16
 8001f44:	2300      	movs	r3, #0
 8001f46:	683a      	ldr	r2, [r7, #0]
 8001f48:	f7fe fd76 	bl	8000a38 <xQueueGenericSendFromISR>
 8001f4c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3728      	adds	r7, #40	@ 0x28
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	20000c5c 	.word	0x20000c5c

08001f5c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b088      	sub	sp, #32
 8001f60:	af02      	add	r7, sp, #8
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f66:	4b23      	ldr	r3, [pc, #140]	@ (8001ff4 <prvProcessExpiredTimer+0x98>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	3304      	adds	r3, #4
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe fb29 	bl	80005cc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001f80:	f003 0304 	and.w	r3, r3, #4
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d023      	beq.n	8001fd0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	699a      	ldr	r2, [r3, #24]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	18d1      	adds	r1, r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	6978      	ldr	r0, [r7, #20]
 8001f96:	f000 f8d5 	bl	8002144 <prvInsertTimerInActiveList>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d020      	beq.n	8001fe2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	2100      	movs	r1, #0
 8001faa:	6978      	ldr	r0, [r7, #20]
 8001fac:	f7ff ff88 	bl	8001ec0 <xTimerGenericCommand>
 8001fb0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d114      	bne.n	8001fe2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8001fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fbc:	f383 8811 	msr	BASEPRI, r3
 8001fc0:	f3bf 8f6f 	isb	sy
 8001fc4:	f3bf 8f4f 	dsb	sy
 8001fc8:	60fb      	str	r3, [r7, #12]
}
 8001fca:	bf00      	nop
 8001fcc:	bf00      	nop
 8001fce:	e7fd      	b.n	8001fcc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001fd6:	f023 0301 	bic.w	r3, r3, #1
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	6a1b      	ldr	r3, [r3, #32]
 8001fe6:	6978      	ldr	r0, [r7, #20]
 8001fe8:	4798      	blx	r3
}
 8001fea:	bf00      	nop
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20000c54 	.word	0x20000c54

08001ff8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002000:	f107 0308 	add.w	r3, r7, #8
 8002004:	4618      	mov	r0, r3
 8002006:	f000 f859 	bl	80020bc <prvGetNextExpireTime>
 800200a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	4619      	mov	r1, r3
 8002010:	68f8      	ldr	r0, [r7, #12]
 8002012:	f000 f805 	bl	8002020 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8002016:	f000 f8d7 	bl	80021c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800201a:	bf00      	nop
 800201c:	e7f0      	b.n	8002000 <prvTimerTask+0x8>
	...

08002020 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800202a:	f7ff fa37 	bl	800149c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800202e:	f107 0308 	add.w	r3, r7, #8
 8002032:	4618      	mov	r0, r3
 8002034:	f000 f866 	bl	8002104 <prvSampleTimeNow>
 8002038:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d130      	bne.n	80020a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d10a      	bne.n	800205c <prvProcessTimerOrBlockTask+0x3c>
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	429a      	cmp	r2, r3
 800204c:	d806      	bhi.n	800205c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800204e:	f7ff fa33 	bl	80014b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002052:	68f9      	ldr	r1, [r7, #12]
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff ff81 	bl	8001f5c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800205a:	e024      	b.n	80020a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d008      	beq.n	8002074 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8002062:	4b13      	ldr	r3, [pc, #76]	@ (80020b0 <prvProcessTimerOrBlockTask+0x90>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d101      	bne.n	8002070 <prvProcessTimerOrBlockTask+0x50>
 800206c:	2301      	movs	r3, #1
 800206e:	e000      	b.n	8002072 <prvProcessTimerOrBlockTask+0x52>
 8002070:	2300      	movs	r3, #0
 8002072:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8002074:	4b0f      	ldr	r3, [pc, #60]	@ (80020b4 <prvProcessTimerOrBlockTask+0x94>)
 8002076:	6818      	ldr	r0, [r3, #0]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	4619      	mov	r1, r3
 8002082:	f7fe ff93 	bl	8000fac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8002086:	f7ff fa17 	bl	80014b8 <xTaskResumeAll>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d10a      	bne.n	80020a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8002090:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <prvProcessTimerOrBlockTask+0x98>)
 8002092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	f3bf 8f4f 	dsb	sy
 800209c:	f3bf 8f6f 	isb	sy
}
 80020a0:	e001      	b.n	80020a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80020a2:	f7ff fa09 	bl	80014b8 <xTaskResumeAll>
}
 80020a6:	bf00      	nop
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000c58 	.word	0x20000c58
 80020b4:	20000c5c 	.word	0x20000c5c
 80020b8:	e000ed04 	.word	0xe000ed04

080020bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80020c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002100 <prvGetNextExpireTime+0x44>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <prvGetNextExpireTime+0x16>
 80020ce:	2201      	movs	r2, #1
 80020d0:	e000      	b.n	80020d4 <prvGetNextExpireTime+0x18>
 80020d2:	2200      	movs	r2, #0
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d105      	bne.n	80020ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80020e0:	4b07      	ldr	r3, [pc, #28]	@ (8002100 <prvGetNextExpireTime+0x44>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	60fb      	str	r3, [r7, #12]
 80020ea:	e001      	b.n	80020f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80020f0:	68fb      	ldr	r3, [r7, #12]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	20000c54 	.word	0x20000c54

08002104 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800210c:	f7ff fa72 	bl	80015f4 <xTaskGetTickCount>
 8002110:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002112:	4b0b      	ldr	r3, [pc, #44]	@ (8002140 <prvSampleTimeNow+0x3c>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	429a      	cmp	r2, r3
 800211a:	d205      	bcs.n	8002128 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800211c:	f000 f93a 	bl	8002394 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	e002      	b.n	800212e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800212e:	4a04      	ldr	r2, [pc, #16]	@ (8002140 <prvSampleTimeNow+0x3c>)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8002134:	68fb      	ldr	r3, [r7, #12]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	20000c64 	.word	0x20000c64

08002144 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
 8002150:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8002152:	2300      	movs	r3, #0
 8002154:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	68ba      	ldr	r2, [r7, #8]
 800215a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	429a      	cmp	r2, r3
 8002168:	d812      	bhi.n	8002190 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800216a:	687a      	ldr	r2, [r7, #4]
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	1ad2      	subs	r2, r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	429a      	cmp	r2, r3
 8002176:	d302      	bcc.n	800217e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002178:	2301      	movs	r3, #1
 800217a:	617b      	str	r3, [r7, #20]
 800217c:	e01b      	b.n	80021b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800217e:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <prvInsertTimerInActiveList+0x7c>)
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	3304      	adds	r3, #4
 8002186:	4619      	mov	r1, r3
 8002188:	4610      	mov	r0, r2
 800218a:	f7fe f9e6 	bl	800055a <vListInsert>
 800218e:	e012      	b.n	80021b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d206      	bcs.n	80021a6 <prvInsertTimerInActiveList+0x62>
 8002198:	68ba      	ldr	r2, [r7, #8]
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	429a      	cmp	r2, r3
 800219e:	d302      	bcc.n	80021a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80021a0:	2301      	movs	r3, #1
 80021a2:	617b      	str	r3, [r7, #20]
 80021a4:	e007      	b.n	80021b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80021a6:	4b07      	ldr	r3, [pc, #28]	@ (80021c4 <prvInsertTimerInActiveList+0x80>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	3304      	adds	r3, #4
 80021ae:	4619      	mov	r1, r3
 80021b0:	4610      	mov	r0, r2
 80021b2:	f7fe f9d2 	bl	800055a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80021b6:	697b      	ldr	r3, [r7, #20]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3718      	adds	r7, #24
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20000c58 	.word	0x20000c58
 80021c4:	20000c54 	.word	0x20000c54

080021c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b08e      	sub	sp, #56	@ 0x38
 80021cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80021ce:	e0ce      	b.n	800236e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	da19      	bge.n	800220a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80021d6:	1d3b      	adds	r3, r7, #4
 80021d8:	3304      	adds	r3, #4
 80021da:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80021dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d10b      	bne.n	80021fa <prvProcessReceivedCommands+0x32>
	__asm volatile
 80021e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021e6:	f383 8811 	msr	BASEPRI, r3
 80021ea:	f3bf 8f6f 	isb	sy
 80021ee:	f3bf 8f4f 	dsb	sy
 80021f2:	61fb      	str	r3, [r7, #28]
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	e7fd      	b.n	80021f6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80021fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002200:	6850      	ldr	r0, [r2, #4]
 8002202:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002204:	6892      	ldr	r2, [r2, #8]
 8002206:	4611      	mov	r1, r2
 8002208:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	f2c0 80ae 	blt.w	800236e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d004      	beq.n	8002228 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800221e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002220:	3304      	adds	r3, #4
 8002222:	4618      	mov	r0, r3
 8002224:	f7fe f9d2 	bl	80005cc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002228:	463b      	mov	r3, r7
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff ff6a 	bl	8002104 <prvSampleTimeNow>
 8002230:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b09      	cmp	r3, #9
 8002236:	f200 8097 	bhi.w	8002368 <prvProcessReceivedCommands+0x1a0>
 800223a:	a201      	add	r2, pc, #4	@ (adr r2, 8002240 <prvProcessReceivedCommands+0x78>)
 800223c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002240:	08002269 	.word	0x08002269
 8002244:	08002269 	.word	0x08002269
 8002248:	08002269 	.word	0x08002269
 800224c:	080022df 	.word	0x080022df
 8002250:	080022f3 	.word	0x080022f3
 8002254:	0800233f 	.word	0x0800233f
 8002258:	08002269 	.word	0x08002269
 800225c:	08002269 	.word	0x08002269
 8002260:	080022df 	.word	0x080022df
 8002264:	080022f3 	.word	0x080022f3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800226a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	b2da      	uxtb	r2, r3
 8002274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002276:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	18d1      	adds	r1, r2, r3
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002286:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002288:	f7ff ff5c 	bl	8002144 <prvInsertTimerInActiveList>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d06c      	beq.n	800236c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002294:	6a1b      	ldr	r3, [r3, #32]
 8002296:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002298:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800229a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800229c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d061      	beq.n	800236c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80022a8:	68ba      	ldr	r2, [r7, #8]
 80022aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	441a      	add	r2, r3
 80022b0:	2300      	movs	r3, #0
 80022b2:	9300      	str	r3, [sp, #0]
 80022b4:	2300      	movs	r3, #0
 80022b6:	2100      	movs	r1, #0
 80022b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022ba:	f7ff fe01 	bl	8001ec0 <xTimerGenericCommand>
 80022be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80022c0:	6a3b      	ldr	r3, [r7, #32]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d152      	bne.n	800236c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80022c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022ca:	f383 8811 	msr	BASEPRI, r3
 80022ce:	f3bf 8f6f 	isb	sy
 80022d2:	f3bf 8f4f 	dsb	sy
 80022d6:	61bb      	str	r3, [r7, #24]
}
 80022d8:	bf00      	nop
 80022da:	bf00      	nop
 80022dc:	e7fd      	b.n	80022da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80022de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80022e4:	f023 0301 	bic.w	r3, r3, #1
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80022f0:	e03d      	b.n	800236e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80022f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80022f8:	f043 0301 	orr.w	r3, r3, #1
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002300:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002308:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800230a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d10b      	bne.n	800232a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8002312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002316:	f383 8811 	msr	BASEPRI, r3
 800231a:	f3bf 8f6f 	isb	sy
 800231e:	f3bf 8f4f 	dsb	sy
 8002322:	617b      	str	r3, [r7, #20]
}
 8002324:	bf00      	nop
 8002326:	bf00      	nop
 8002328:	e7fd      	b.n	8002326 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800232a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800232c:	699a      	ldr	r2, [r3, #24]
 800232e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002330:	18d1      	adds	r1, r2, r3
 8002332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002334:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002336:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002338:	f7ff ff04 	bl	8002144 <prvInsertTimerInActiveList>
					break;
 800233c:	e017      	b.n	800236e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800233e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002340:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	2b00      	cmp	r3, #0
 800234a:	d103      	bne.n	8002354 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800234c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800234e:	f000 fbeb 	bl	8002b28 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8002352:	e00c      	b.n	800236e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002356:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800235a:	f023 0301 	bic.w	r3, r3, #1
 800235e:	b2da      	uxtb	r2, r3
 8002360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002362:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8002366:	e002      	b.n	800236e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8002368:	bf00      	nop
 800236a:	e000      	b.n	800236e <prvProcessReceivedCommands+0x1a6>
					break;
 800236c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800236e:	4b08      	ldr	r3, [pc, #32]	@ (8002390 <prvProcessReceivedCommands+0x1c8>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	1d39      	adds	r1, r7, #4
 8002374:	2200      	movs	r2, #0
 8002376:	4618      	mov	r0, r3
 8002378:	f7fe fbfc 	bl	8000b74 <xQueueReceive>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	f47f af26 	bne.w	80021d0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8002384:	bf00      	nop
 8002386:	bf00      	nop
 8002388:	3730      	adds	r7, #48	@ 0x30
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	20000c5c 	.word	0x20000c5c

08002394 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b088      	sub	sp, #32
 8002398:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800239a:	e049      	b.n	8002430 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800239c:	4b2e      	ldr	r3, [pc, #184]	@ (8002458 <prvSwitchTimerLists+0xc4>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80023a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002458 <prvSwitchTimerLists+0xc4>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	3304      	adds	r3, #4
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7fe f909 	bl	80005cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6a1b      	ldr	r3, [r3, #32]
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d02f      	beq.n	8002430 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	4413      	add	r3, r2
 80023d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80023da:	68ba      	ldr	r2, [r7, #8]
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d90e      	bls.n	8002400 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	68ba      	ldr	r2, [r7, #8]
 80023e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80023ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002458 <prvSwitchTimerLists+0xc4>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	3304      	adds	r3, #4
 80023f6:	4619      	mov	r1, r3
 80023f8:	4610      	mov	r0, r2
 80023fa:	f7fe f8ae 	bl	800055a <vListInsert>
 80023fe:	e017      	b.n	8002430 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002400:	2300      	movs	r3, #0
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	2300      	movs	r3, #0
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	2100      	movs	r1, #0
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f7ff fd58 	bl	8001ec0 <xTimerGenericCommand>
 8002410:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10b      	bne.n	8002430 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8002418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800241c:	f383 8811 	msr	BASEPRI, r3
 8002420:	f3bf 8f6f 	isb	sy
 8002424:	f3bf 8f4f 	dsb	sy
 8002428:	603b      	str	r3, [r7, #0]
}
 800242a:	bf00      	nop
 800242c:	bf00      	nop
 800242e:	e7fd      	b.n	800242c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002430:	4b09      	ldr	r3, [pc, #36]	@ (8002458 <prvSwitchTimerLists+0xc4>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d1b0      	bne.n	800239c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800243a:	4b07      	ldr	r3, [pc, #28]	@ (8002458 <prvSwitchTimerLists+0xc4>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8002440:	4b06      	ldr	r3, [pc, #24]	@ (800245c <prvSwitchTimerLists+0xc8>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a04      	ldr	r2, [pc, #16]	@ (8002458 <prvSwitchTimerLists+0xc4>)
 8002446:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8002448:	4a04      	ldr	r2, [pc, #16]	@ (800245c <prvSwitchTimerLists+0xc8>)
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	6013      	str	r3, [r2, #0]
}
 800244e:	bf00      	nop
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000c54 	.word	0x20000c54
 800245c:	20000c58 	.word	0x20000c58

08002460 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002466:	f000 f96f 	bl	8002748 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800246a:	4b15      	ldr	r3, [pc, #84]	@ (80024c0 <prvCheckForValidListAndQueue+0x60>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d120      	bne.n	80024b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8002472:	4814      	ldr	r0, [pc, #80]	@ (80024c4 <prvCheckForValidListAndQueue+0x64>)
 8002474:	f7fe f820 	bl	80004b8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002478:	4813      	ldr	r0, [pc, #76]	@ (80024c8 <prvCheckForValidListAndQueue+0x68>)
 800247a:	f7fe f81d 	bl	80004b8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800247e:	4b13      	ldr	r3, [pc, #76]	@ (80024cc <prvCheckForValidListAndQueue+0x6c>)
 8002480:	4a10      	ldr	r2, [pc, #64]	@ (80024c4 <prvCheckForValidListAndQueue+0x64>)
 8002482:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002484:	4b12      	ldr	r3, [pc, #72]	@ (80024d0 <prvCheckForValidListAndQueue+0x70>)
 8002486:	4a10      	ldr	r2, [pc, #64]	@ (80024c8 <prvCheckForValidListAndQueue+0x68>)
 8002488:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800248a:	2300      	movs	r3, #0
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	4b11      	ldr	r3, [pc, #68]	@ (80024d4 <prvCheckForValidListAndQueue+0x74>)
 8002490:	4a11      	ldr	r2, [pc, #68]	@ (80024d8 <prvCheckForValidListAndQueue+0x78>)
 8002492:	2110      	movs	r1, #16
 8002494:	200a      	movs	r0, #10
 8002496:	f7fe f92d 	bl	80006f4 <xQueueGenericCreateStatic>
 800249a:	4603      	mov	r3, r0
 800249c:	4a08      	ldr	r2, [pc, #32]	@ (80024c0 <prvCheckForValidListAndQueue+0x60>)
 800249e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80024a0:	4b07      	ldr	r3, [pc, #28]	@ (80024c0 <prvCheckForValidListAndQueue+0x60>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d005      	beq.n	80024b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80024a8:	4b05      	ldr	r3, [pc, #20]	@ (80024c0 <prvCheckForValidListAndQueue+0x60>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	490b      	ldr	r1, [pc, #44]	@ (80024dc <prvCheckForValidListAndQueue+0x7c>)
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7fe fd52 	bl	8000f58 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80024b4:	f000 f97a 	bl	80027ac <vPortExitCritical>
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000c5c 	.word	0x20000c5c
 80024c4:	20000c2c 	.word	0x20000c2c
 80024c8:	20000c40 	.word	0x20000c40
 80024cc:	20000c54 	.word	0x20000c54
 80024d0:	20000c58 	.word	0x20000c58
 80024d4:	20000d08 	.word	0x20000d08
 80024d8:	20000c68 	.word	0x20000c68
 80024dc:	08002e14 	.word	0x08002e14

080024e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80024e0:	b480      	push	{r7}
 80024e2:	b085      	sub	sp, #20
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	3b04      	subs	r3, #4
 80024f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80024f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	3b04      	subs	r3, #4
 80024fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	f023 0201 	bic.w	r2, r3, #1
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	3b04      	subs	r3, #4
 800250e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002510:	4a0c      	ldr	r2, [pc, #48]	@ (8002544 <pxPortInitialiseStack+0x64>)
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	3b14      	subs	r3, #20
 800251a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	3b04      	subs	r3, #4
 8002526:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f06f 0202 	mvn.w	r2, #2
 800252e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	3b20      	subs	r3, #32
 8002534:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002536:	68fb      	ldr	r3, [r7, #12]
}
 8002538:	4618      	mov	r0, r3
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	08002549 	.word	0x08002549

08002548 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002552:	4b13      	ldr	r3, [pc, #76]	@ (80025a0 <prvTaskExitError+0x58>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800255a:	d00b      	beq.n	8002574 <prvTaskExitError+0x2c>
	__asm volatile
 800255c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002560:	f383 8811 	msr	BASEPRI, r3
 8002564:	f3bf 8f6f 	isb	sy
 8002568:	f3bf 8f4f 	dsb	sy
 800256c:	60fb      	str	r3, [r7, #12]
}
 800256e:	bf00      	nop
 8002570:	bf00      	nop
 8002572:	e7fd      	b.n	8002570 <prvTaskExitError+0x28>
	__asm volatile
 8002574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002578:	f383 8811 	msr	BASEPRI, r3
 800257c:	f3bf 8f6f 	isb	sy
 8002580:	f3bf 8f4f 	dsb	sy
 8002584:	60bb      	str	r3, [r7, #8]
}
 8002586:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002588:	bf00      	nop
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0fc      	beq.n	800258a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002590:	bf00      	nop
 8002592:	bf00      	nop
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	2000000c 	.word	0x2000000c
	...

080025b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80025b0:	4b07      	ldr	r3, [pc, #28]	@ (80025d0 <pxCurrentTCBConst2>)
 80025b2:	6819      	ldr	r1, [r3, #0]
 80025b4:	6808      	ldr	r0, [r1, #0]
 80025b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025ba:	f380 8809 	msr	PSP, r0
 80025be:	f3bf 8f6f 	isb	sy
 80025c2:	f04f 0000 	mov.w	r0, #0
 80025c6:	f380 8811 	msr	BASEPRI, r0
 80025ca:	4770      	bx	lr
 80025cc:	f3af 8000 	nop.w

080025d0 <pxCurrentTCBConst2>:
 80025d0:	2000072c 	.word	0x2000072c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80025d4:	bf00      	nop
 80025d6:	bf00      	nop

080025d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80025d8:	4808      	ldr	r0, [pc, #32]	@ (80025fc <prvPortStartFirstTask+0x24>)
 80025da:	6800      	ldr	r0, [r0, #0]
 80025dc:	6800      	ldr	r0, [r0, #0]
 80025de:	f380 8808 	msr	MSP, r0
 80025e2:	f04f 0000 	mov.w	r0, #0
 80025e6:	f380 8814 	msr	CONTROL, r0
 80025ea:	b662      	cpsie	i
 80025ec:	b661      	cpsie	f
 80025ee:	f3bf 8f4f 	dsb	sy
 80025f2:	f3bf 8f6f 	isb	sy
 80025f6:	df00      	svc	0
 80025f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80025fa:	bf00      	nop
 80025fc:	e000ed08 	.word	0xe000ed08

08002600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002606:	4b47      	ldr	r3, [pc, #284]	@ (8002724 <xPortStartScheduler+0x124>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a47      	ldr	r2, [pc, #284]	@ (8002728 <xPortStartScheduler+0x128>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d10b      	bne.n	8002628 <xPortStartScheduler+0x28>
	__asm volatile
 8002610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002614:	f383 8811 	msr	BASEPRI, r3
 8002618:	f3bf 8f6f 	isb	sy
 800261c:	f3bf 8f4f 	dsb	sy
 8002620:	60fb      	str	r3, [r7, #12]
}
 8002622:	bf00      	nop
 8002624:	bf00      	nop
 8002626:	e7fd      	b.n	8002624 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002628:	4b3e      	ldr	r3, [pc, #248]	@ (8002724 <xPortStartScheduler+0x124>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a3f      	ldr	r2, [pc, #252]	@ (800272c <xPortStartScheduler+0x12c>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d10b      	bne.n	800264a <xPortStartScheduler+0x4a>
	__asm volatile
 8002632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002636:	f383 8811 	msr	BASEPRI, r3
 800263a:	f3bf 8f6f 	isb	sy
 800263e:	f3bf 8f4f 	dsb	sy
 8002642:	613b      	str	r3, [r7, #16]
}
 8002644:	bf00      	nop
 8002646:	bf00      	nop
 8002648:	e7fd      	b.n	8002646 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800264a:	4b39      	ldr	r3, [pc, #228]	@ (8002730 <xPortStartScheduler+0x130>)
 800264c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	b2db      	uxtb	r3, r3
 8002654:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	22ff      	movs	r2, #255	@ 0xff
 800265a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	b2db      	uxtb	r3, r3
 8002662:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002664:	78fb      	ldrb	r3, [r7, #3]
 8002666:	b2db      	uxtb	r3, r3
 8002668:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800266c:	b2da      	uxtb	r2, r3
 800266e:	4b31      	ldr	r3, [pc, #196]	@ (8002734 <xPortStartScheduler+0x134>)
 8002670:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002672:	4b31      	ldr	r3, [pc, #196]	@ (8002738 <xPortStartScheduler+0x138>)
 8002674:	2207      	movs	r2, #7
 8002676:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002678:	e009      	b.n	800268e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800267a:	4b2f      	ldr	r3, [pc, #188]	@ (8002738 <xPortStartScheduler+0x138>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	3b01      	subs	r3, #1
 8002680:	4a2d      	ldr	r2, [pc, #180]	@ (8002738 <xPortStartScheduler+0x138>)
 8002682:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002684:	78fb      	ldrb	r3, [r7, #3]
 8002686:	b2db      	uxtb	r3, r3
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	b2db      	uxtb	r3, r3
 800268c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800268e:	78fb      	ldrb	r3, [r7, #3]
 8002690:	b2db      	uxtb	r3, r3
 8002692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002696:	2b80      	cmp	r3, #128	@ 0x80
 8002698:	d0ef      	beq.n	800267a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800269a:	4b27      	ldr	r3, [pc, #156]	@ (8002738 <xPortStartScheduler+0x138>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f1c3 0307 	rsb	r3, r3, #7
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d00b      	beq.n	80026be <xPortStartScheduler+0xbe>
	__asm volatile
 80026a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026aa:	f383 8811 	msr	BASEPRI, r3
 80026ae:	f3bf 8f6f 	isb	sy
 80026b2:	f3bf 8f4f 	dsb	sy
 80026b6:	60bb      	str	r3, [r7, #8]
}
 80026b8:	bf00      	nop
 80026ba:	bf00      	nop
 80026bc:	e7fd      	b.n	80026ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80026be:	4b1e      	ldr	r3, [pc, #120]	@ (8002738 <xPortStartScheduler+0x138>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	021b      	lsls	r3, r3, #8
 80026c4:	4a1c      	ldr	r2, [pc, #112]	@ (8002738 <xPortStartScheduler+0x138>)
 80026c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80026c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002738 <xPortStartScheduler+0x138>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80026d0:	4a19      	ldr	r2, [pc, #100]	@ (8002738 <xPortStartScheduler+0x138>)
 80026d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80026dc:	4b17      	ldr	r3, [pc, #92]	@ (800273c <xPortStartScheduler+0x13c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a16      	ldr	r2, [pc, #88]	@ (800273c <xPortStartScheduler+0x13c>)
 80026e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80026e8:	4b14      	ldr	r3, [pc, #80]	@ (800273c <xPortStartScheduler+0x13c>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a13      	ldr	r2, [pc, #76]	@ (800273c <xPortStartScheduler+0x13c>)
 80026ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80026f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80026f4:	f000 f8da 	bl	80028ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80026f8:	4b11      	ldr	r3, [pc, #68]	@ (8002740 <xPortStartScheduler+0x140>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80026fe:	f000 f8f9 	bl	80028f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002702:	4b10      	ldr	r3, [pc, #64]	@ (8002744 <xPortStartScheduler+0x144>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a0f      	ldr	r2, [pc, #60]	@ (8002744 <xPortStartScheduler+0x144>)
 8002708:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800270c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800270e:	f7ff ff63 	bl	80025d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002712:	f7ff f839 	bl	8001788 <vTaskSwitchContext>
	prvTaskExitError();
 8002716:	f7ff ff17 	bl	8002548 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	e000ed00 	.word	0xe000ed00
 8002728:	410fc271 	.word	0x410fc271
 800272c:	410fc270 	.word	0x410fc270
 8002730:	e000e400 	.word	0xe000e400
 8002734:	20000d58 	.word	0x20000d58
 8002738:	20000d5c 	.word	0x20000d5c
 800273c:	e000ed20 	.word	0xe000ed20
 8002740:	2000000c 	.word	0x2000000c
 8002744:	e000ef34 	.word	0xe000ef34

08002748 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
	__asm volatile
 800274e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002752:	f383 8811 	msr	BASEPRI, r3
 8002756:	f3bf 8f6f 	isb	sy
 800275a:	f3bf 8f4f 	dsb	sy
 800275e:	607b      	str	r3, [r7, #4]
}
 8002760:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002762:	4b10      	ldr	r3, [pc, #64]	@ (80027a4 <vPortEnterCritical+0x5c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	3301      	adds	r3, #1
 8002768:	4a0e      	ldr	r2, [pc, #56]	@ (80027a4 <vPortEnterCritical+0x5c>)
 800276a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800276c:	4b0d      	ldr	r3, [pc, #52]	@ (80027a4 <vPortEnterCritical+0x5c>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d110      	bne.n	8002796 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002774:	4b0c      	ldr	r3, [pc, #48]	@ (80027a8 <vPortEnterCritical+0x60>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00b      	beq.n	8002796 <vPortEnterCritical+0x4e>
	__asm volatile
 800277e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002782:	f383 8811 	msr	BASEPRI, r3
 8002786:	f3bf 8f6f 	isb	sy
 800278a:	f3bf 8f4f 	dsb	sy
 800278e:	603b      	str	r3, [r7, #0]
}
 8002790:	bf00      	nop
 8002792:	bf00      	nop
 8002794:	e7fd      	b.n	8002792 <vPortEnterCritical+0x4a>
	}
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	2000000c 	.word	0x2000000c
 80027a8:	e000ed04 	.word	0xe000ed04

080027ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80027b2:	4b12      	ldr	r3, [pc, #72]	@ (80027fc <vPortExitCritical+0x50>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d10b      	bne.n	80027d2 <vPortExitCritical+0x26>
	__asm volatile
 80027ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027be:	f383 8811 	msr	BASEPRI, r3
 80027c2:	f3bf 8f6f 	isb	sy
 80027c6:	f3bf 8f4f 	dsb	sy
 80027ca:	607b      	str	r3, [r7, #4]
}
 80027cc:	bf00      	nop
 80027ce:	bf00      	nop
 80027d0:	e7fd      	b.n	80027ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80027d2:	4b0a      	ldr	r3, [pc, #40]	@ (80027fc <vPortExitCritical+0x50>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	4a08      	ldr	r2, [pc, #32]	@ (80027fc <vPortExitCritical+0x50>)
 80027da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80027dc:	4b07      	ldr	r3, [pc, #28]	@ (80027fc <vPortExitCritical+0x50>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d105      	bne.n	80027f0 <vPortExitCritical+0x44>
 80027e4:	2300      	movs	r3, #0
 80027e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	f383 8811 	msr	BASEPRI, r3
}
 80027ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	2000000c 	.word	0x2000000c

08002800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002800:	f3ef 8009 	mrs	r0, PSP
 8002804:	f3bf 8f6f 	isb	sy
 8002808:	4b15      	ldr	r3, [pc, #84]	@ (8002860 <pxCurrentTCBConst>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	f01e 0f10 	tst.w	lr, #16
 8002810:	bf08      	it	eq
 8002812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800281a:	6010      	str	r0, [r2, #0]
 800281c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002820:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002824:	f380 8811 	msr	BASEPRI, r0
 8002828:	f3bf 8f4f 	dsb	sy
 800282c:	f3bf 8f6f 	isb	sy
 8002830:	f7fe ffaa 	bl	8001788 <vTaskSwitchContext>
 8002834:	f04f 0000 	mov.w	r0, #0
 8002838:	f380 8811 	msr	BASEPRI, r0
 800283c:	bc09      	pop	{r0, r3}
 800283e:	6819      	ldr	r1, [r3, #0]
 8002840:	6808      	ldr	r0, [r1, #0]
 8002842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002846:	f01e 0f10 	tst.w	lr, #16
 800284a:	bf08      	it	eq
 800284c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002850:	f380 8809 	msr	PSP, r0
 8002854:	f3bf 8f6f 	isb	sy
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	f3af 8000 	nop.w

08002860 <pxCurrentTCBConst>:
 8002860:	2000072c 	.word	0x2000072c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002864:	bf00      	nop
 8002866:	bf00      	nop

08002868 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
	__asm volatile
 800286e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002872:	f383 8811 	msr	BASEPRI, r3
 8002876:	f3bf 8f6f 	isb	sy
 800287a:	f3bf 8f4f 	dsb	sy
 800287e:	607b      	str	r3, [r7, #4]
}
 8002880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002882:	f7fe fec7 	bl	8001614 <xTaskIncrementTick>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d003      	beq.n	8002894 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800288c:	4b06      	ldr	r3, [pc, #24]	@ (80028a8 <xPortSysTickHandler+0x40>)
 800288e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	2300      	movs	r3, #0
 8002896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	f383 8811 	msr	BASEPRI, r3
}
 800289e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80028a0:	bf00      	nop
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	e000ed04 	.word	0xe000ed04

080028ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80028b0:	4b0b      	ldr	r3, [pc, #44]	@ (80028e0 <vPortSetupTimerInterrupt+0x34>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80028b6:	4b0b      	ldr	r3, [pc, #44]	@ (80028e4 <vPortSetupTimerInterrupt+0x38>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80028bc:	4b0a      	ldr	r3, [pc, #40]	@ (80028e8 <vPortSetupTimerInterrupt+0x3c>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a0a      	ldr	r2, [pc, #40]	@ (80028ec <vPortSetupTimerInterrupt+0x40>)
 80028c2:	fba2 2303 	umull	r2, r3, r2, r3
 80028c6:	099b      	lsrs	r3, r3, #6
 80028c8:	4a09      	ldr	r2, [pc, #36]	@ (80028f0 <vPortSetupTimerInterrupt+0x44>)
 80028ca:	3b01      	subs	r3, #1
 80028cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80028ce:	4b04      	ldr	r3, [pc, #16]	@ (80028e0 <vPortSetupTimerInterrupt+0x34>)
 80028d0:	2207      	movs	r2, #7
 80028d2:	601a      	str	r2, [r3, #0]
}
 80028d4:	bf00      	nop
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	e000e010 	.word	0xe000e010
 80028e4:	e000e018 	.word	0xe000e018
 80028e8:	20000004 	.word	0x20000004
 80028ec:	10624dd3 	.word	0x10624dd3
 80028f0:	e000e014 	.word	0xe000e014

080028f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80028f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002904 <vPortEnableVFP+0x10>
 80028f8:	6801      	ldr	r1, [r0, #0]
 80028fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80028fe:	6001      	str	r1, [r0, #0]
 8002900:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002902:	bf00      	nop
 8002904:	e000ed88 	.word	0xe000ed88

08002908 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800290e:	f3ef 8305 	mrs	r3, IPSR
 8002912:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2b0f      	cmp	r3, #15
 8002918:	d915      	bls.n	8002946 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800291a:	4a18      	ldr	r2, [pc, #96]	@ (800297c <vPortValidateInterruptPriority+0x74>)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	4413      	add	r3, r2
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002924:	4b16      	ldr	r3, [pc, #88]	@ (8002980 <vPortValidateInterruptPriority+0x78>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	7afa      	ldrb	r2, [r7, #11]
 800292a:	429a      	cmp	r2, r3
 800292c:	d20b      	bcs.n	8002946 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800292e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002932:	f383 8811 	msr	BASEPRI, r3
 8002936:	f3bf 8f6f 	isb	sy
 800293a:	f3bf 8f4f 	dsb	sy
 800293e:	607b      	str	r3, [r7, #4]
}
 8002940:	bf00      	nop
 8002942:	bf00      	nop
 8002944:	e7fd      	b.n	8002942 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002946:	4b0f      	ldr	r3, [pc, #60]	@ (8002984 <vPortValidateInterruptPriority+0x7c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800294e:	4b0e      	ldr	r3, [pc, #56]	@ (8002988 <vPortValidateInterruptPriority+0x80>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	429a      	cmp	r2, r3
 8002954:	d90b      	bls.n	800296e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8002956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800295a:	f383 8811 	msr	BASEPRI, r3
 800295e:	f3bf 8f6f 	isb	sy
 8002962:	f3bf 8f4f 	dsb	sy
 8002966:	603b      	str	r3, [r7, #0]
}
 8002968:	bf00      	nop
 800296a:	bf00      	nop
 800296c:	e7fd      	b.n	800296a <vPortValidateInterruptPriority+0x62>
	}
 800296e:	bf00      	nop
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	e000e3f0 	.word	0xe000e3f0
 8002980:	20000d58 	.word	0x20000d58
 8002984:	e000ed0c 	.word	0xe000ed0c
 8002988:	20000d5c 	.word	0x20000d5c

0800298c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08a      	sub	sp, #40	@ 0x28
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002994:	2300      	movs	r3, #0
 8002996:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002998:	f7fe fd80 	bl	800149c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800299c:	4b5c      	ldr	r3, [pc, #368]	@ (8002b10 <pvPortMalloc+0x184>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80029a4:	f000 f924 	bl	8002bf0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80029a8:	4b5a      	ldr	r3, [pc, #360]	@ (8002b14 <pvPortMalloc+0x188>)
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4013      	ands	r3, r2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f040 8095 	bne.w	8002ae0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d01e      	beq.n	80029fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80029bc:	2208      	movs	r2, #8
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4413      	add	r3, r2
 80029c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d015      	beq.n	80029fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f023 0307 	bic.w	r3, r3, #7
 80029d4:	3308      	adds	r3, #8
 80029d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00b      	beq.n	80029fa <pvPortMalloc+0x6e>
	__asm volatile
 80029e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029e6:	f383 8811 	msr	BASEPRI, r3
 80029ea:	f3bf 8f6f 	isb	sy
 80029ee:	f3bf 8f4f 	dsb	sy
 80029f2:	617b      	str	r3, [r7, #20]
}
 80029f4:	bf00      	nop
 80029f6:	bf00      	nop
 80029f8:	e7fd      	b.n	80029f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d06f      	beq.n	8002ae0 <pvPortMalloc+0x154>
 8002a00:	4b45      	ldr	r3, [pc, #276]	@ (8002b18 <pvPortMalloc+0x18c>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d86a      	bhi.n	8002ae0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002a0a:	4b44      	ldr	r3, [pc, #272]	@ (8002b1c <pvPortMalloc+0x190>)
 8002a0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002a0e:	4b43      	ldr	r3, [pc, #268]	@ (8002b1c <pvPortMalloc+0x190>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002a14:	e004      	b.n	8002a20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8002a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d903      	bls.n	8002a32 <pvPortMalloc+0xa6>
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d1f1      	bne.n	8002a16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002a32:	4b37      	ldr	r3, [pc, #220]	@ (8002b10 <pvPortMalloc+0x184>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d051      	beq.n	8002ae0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002a3c:	6a3b      	ldr	r3, [r7, #32]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2208      	movs	r2, #8
 8002a42:	4413      	add	r3, r2
 8002a44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	6a3b      	ldr	r3, [r7, #32]
 8002a4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	1ad2      	subs	r2, r2, r3
 8002a56:	2308      	movs	r3, #8
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d920      	bls.n	8002aa0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4413      	add	r3, r2
 8002a64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	f003 0307 	and.w	r3, r3, #7
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00b      	beq.n	8002a88 <pvPortMalloc+0xfc>
	__asm volatile
 8002a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a74:	f383 8811 	msr	BASEPRI, r3
 8002a78:	f3bf 8f6f 	isb	sy
 8002a7c:	f3bf 8f4f 	dsb	sy
 8002a80:	613b      	str	r3, [r7, #16]
}
 8002a82:	bf00      	nop
 8002a84:	bf00      	nop
 8002a86:	e7fd      	b.n	8002a84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8a:	685a      	ldr	r2, [r3, #4]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	1ad2      	subs	r2, r2, r3
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002a9a:	69b8      	ldr	r0, [r7, #24]
 8002a9c:	f000 f90a 	bl	8002cb4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b18 <pvPortMalloc+0x18c>)
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	4a1b      	ldr	r2, [pc, #108]	@ (8002b18 <pvPortMalloc+0x18c>)
 8002aac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002aae:	4b1a      	ldr	r3, [pc, #104]	@ (8002b18 <pvPortMalloc+0x18c>)
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b20 <pvPortMalloc+0x194>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d203      	bcs.n	8002ac2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002aba:	4b17      	ldr	r3, [pc, #92]	@ (8002b18 <pvPortMalloc+0x18c>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a18      	ldr	r2, [pc, #96]	@ (8002b20 <pvPortMalloc+0x194>)
 8002ac0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	4b13      	ldr	r3, [pc, #76]	@ (8002b14 <pvPortMalloc+0x188>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	431a      	orrs	r2, r3
 8002acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ace:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002ad6:	4b13      	ldr	r3, [pc, #76]	@ (8002b24 <pvPortMalloc+0x198>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	3301      	adds	r3, #1
 8002adc:	4a11      	ldr	r2, [pc, #68]	@ (8002b24 <pvPortMalloc+0x198>)
 8002ade:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002ae0:	f7fe fcea 	bl	80014b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	f003 0307 	and.w	r3, r3, #7
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00b      	beq.n	8002b06 <pvPortMalloc+0x17a>
	__asm volatile
 8002aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002af2:	f383 8811 	msr	BASEPRI, r3
 8002af6:	f3bf 8f6f 	isb	sy
 8002afa:	f3bf 8f4f 	dsb	sy
 8002afe:	60fb      	str	r3, [r7, #12]
}
 8002b00:	bf00      	nop
 8002b02:	bf00      	nop
 8002b04:	e7fd      	b.n	8002b02 <pvPortMalloc+0x176>
	return pvReturn;
 8002b06:	69fb      	ldr	r3, [r7, #28]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3728      	adds	r7, #40	@ 0x28
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	20001920 	.word	0x20001920
 8002b14:	20001934 	.word	0x20001934
 8002b18:	20001924 	.word	0x20001924
 8002b1c:	20001918 	.word	0x20001918
 8002b20:	20001928 	.word	0x20001928
 8002b24:	2000192c 	.word	0x2000192c

08002b28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d04f      	beq.n	8002bda <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002b3a:	2308      	movs	r3, #8
 8002b3c:	425b      	negs	r3, r3
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	4413      	add	r3, r2
 8002b42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	4b25      	ldr	r3, [pc, #148]	@ (8002be4 <vPortFree+0xbc>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4013      	ands	r3, r2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d10b      	bne.n	8002b6e <vPortFree+0x46>
	__asm volatile
 8002b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b5a:	f383 8811 	msr	BASEPRI, r3
 8002b5e:	f3bf 8f6f 	isb	sy
 8002b62:	f3bf 8f4f 	dsb	sy
 8002b66:	60fb      	str	r3, [r7, #12]
}
 8002b68:	bf00      	nop
 8002b6a:	bf00      	nop
 8002b6c:	e7fd      	b.n	8002b6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d00b      	beq.n	8002b8e <vPortFree+0x66>
	__asm volatile
 8002b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b7a:	f383 8811 	msr	BASEPRI, r3
 8002b7e:	f3bf 8f6f 	isb	sy
 8002b82:	f3bf 8f4f 	dsb	sy
 8002b86:	60bb      	str	r3, [r7, #8]
}
 8002b88:	bf00      	nop
 8002b8a:	bf00      	nop
 8002b8c:	e7fd      	b.n	8002b8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	4b14      	ldr	r3, [pc, #80]	@ (8002be4 <vPortFree+0xbc>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4013      	ands	r3, r2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d01e      	beq.n	8002bda <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d11a      	bne.n	8002bda <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8002be4 <vPortFree+0xbc>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	43db      	mvns	r3, r3
 8002bae:	401a      	ands	r2, r3
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002bb4:	f7fe fc72 	bl	800149c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8002be8 <vPortFree+0xc0>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	4a09      	ldr	r2, [pc, #36]	@ (8002be8 <vPortFree+0xc0>)
 8002bc4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002bc6:	6938      	ldr	r0, [r7, #16]
 8002bc8:	f000 f874 	bl	8002cb4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002bcc:	4b07      	ldr	r3, [pc, #28]	@ (8002bec <vPortFree+0xc4>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	4a06      	ldr	r2, [pc, #24]	@ (8002bec <vPortFree+0xc4>)
 8002bd4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002bd6:	f7fe fc6f 	bl	80014b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002bda:	bf00      	nop
 8002bdc:	3718      	adds	r7, #24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20001934 	.word	0x20001934
 8002be8:	20001924 	.word	0x20001924
 8002bec:	20001930 	.word	0x20001930

08002bf0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002bf6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002bfa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002bfc:	4b27      	ldr	r3, [pc, #156]	@ (8002c9c <prvHeapInit+0xac>)
 8002bfe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00c      	beq.n	8002c24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	3307      	adds	r3, #7
 8002c0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0307 	bic.w	r3, r3, #7
 8002c16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002c18:	68ba      	ldr	r2, [r7, #8]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	4a1f      	ldr	r2, [pc, #124]	@ (8002c9c <prvHeapInit+0xac>)
 8002c20:	4413      	add	r3, r2
 8002c22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002c28:	4a1d      	ldr	r2, [pc, #116]	@ (8002ca0 <prvHeapInit+0xb0>)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca0 <prvHeapInit+0xb0>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	4413      	add	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002c3c:	2208      	movs	r2, #8
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	1a9b      	subs	r3, r3, r2
 8002c42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	f023 0307 	bic.w	r3, r3, #7
 8002c4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	4a15      	ldr	r2, [pc, #84]	@ (8002ca4 <prvHeapInit+0xb4>)
 8002c50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002c52:	4b14      	ldr	r3, [pc, #80]	@ (8002ca4 <prvHeapInit+0xb4>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2200      	movs	r2, #0
 8002c58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002c5a:	4b12      	ldr	r3, [pc, #72]	@ (8002ca4 <prvHeapInit+0xb4>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	1ad2      	subs	r2, r2, r3
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002c70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca4 <prvHeapInit+0xb4>)
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca8 <prvHeapInit+0xb8>)
 8002c7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	4a09      	ldr	r2, [pc, #36]	@ (8002cac <prvHeapInit+0xbc>)
 8002c86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002c88:	4b09      	ldr	r3, [pc, #36]	@ (8002cb0 <prvHeapInit+0xc0>)
 8002c8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002c8e:	601a      	str	r2, [r3, #0]
}
 8002c90:	bf00      	nop
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	20000d60 	.word	0x20000d60
 8002ca0:	20001918 	.word	0x20001918
 8002ca4:	20001920 	.word	0x20001920
 8002ca8:	20001928 	.word	0x20001928
 8002cac:	20001924 	.word	0x20001924
 8002cb0:	20001934 	.word	0x20001934

08002cb4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002cbc:	4b28      	ldr	r3, [pc, #160]	@ (8002d60 <prvInsertBlockIntoFreeList+0xac>)
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	e002      	b.n	8002cc8 <prvInsertBlockIntoFreeList+0x14>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d8f7      	bhi.n	8002cc2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	4413      	add	r3, r2
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d108      	bne.n	8002cf6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	441a      	add	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	68ba      	ldr	r2, [r7, #8]
 8002d00:	441a      	add	r2, r3
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d118      	bne.n	8002d3c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	4b15      	ldr	r3, [pc, #84]	@ (8002d64 <prvInsertBlockIntoFreeList+0xb0>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d00d      	beq.n	8002d32 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	441a      	add	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	e008      	b.n	8002d44 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002d32:	4b0c      	ldr	r3, [pc, #48]	@ (8002d64 <prvInsertBlockIntoFreeList+0xb0>)
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	e003      	b.n	8002d44 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d002      	beq.n	8002d52 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002d52:	bf00      	nop
 8002d54:	3714      	adds	r7, #20
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	20001918 	.word	0x20001918
 8002d64:	20001920 	.word	0x20001920

08002d68 <memset>:
 8002d68:	4402      	add	r2, r0
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d100      	bne.n	8002d72 <memset+0xa>
 8002d70:	4770      	bx	lr
 8002d72:	f803 1b01 	strb.w	r1, [r3], #1
 8002d76:	e7f9      	b.n	8002d6c <memset+0x4>

08002d78 <__libc_init_array>:
 8002d78:	b570      	push	{r4, r5, r6, lr}
 8002d7a:	4d0d      	ldr	r5, [pc, #52]	@ (8002db0 <__libc_init_array+0x38>)
 8002d7c:	4c0d      	ldr	r4, [pc, #52]	@ (8002db4 <__libc_init_array+0x3c>)
 8002d7e:	1b64      	subs	r4, r4, r5
 8002d80:	10a4      	asrs	r4, r4, #2
 8002d82:	2600      	movs	r6, #0
 8002d84:	42a6      	cmp	r6, r4
 8002d86:	d109      	bne.n	8002d9c <__libc_init_array+0x24>
 8002d88:	4d0b      	ldr	r5, [pc, #44]	@ (8002db8 <__libc_init_array+0x40>)
 8002d8a:	4c0c      	ldr	r4, [pc, #48]	@ (8002dbc <__libc_init_array+0x44>)
 8002d8c:	f000 f826 	bl	8002ddc <_init>
 8002d90:	1b64      	subs	r4, r4, r5
 8002d92:	10a4      	asrs	r4, r4, #2
 8002d94:	2600      	movs	r6, #0
 8002d96:	42a6      	cmp	r6, r4
 8002d98:	d105      	bne.n	8002da6 <__libc_init_array+0x2e>
 8002d9a:	bd70      	pop	{r4, r5, r6, pc}
 8002d9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002da0:	4798      	blx	r3
 8002da2:	3601      	adds	r6, #1
 8002da4:	e7ee      	b.n	8002d84 <__libc_init_array+0xc>
 8002da6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002daa:	4798      	blx	r3
 8002dac:	3601      	adds	r6, #1
 8002dae:	e7f2      	b.n	8002d96 <__libc_init_array+0x1e>
 8002db0:	08002e1c 	.word	0x08002e1c
 8002db4:	08002e1c 	.word	0x08002e1c
 8002db8:	08002e1c 	.word	0x08002e1c
 8002dbc:	08002e20 	.word	0x08002e20

08002dc0 <memcpy>:
 8002dc0:	440a      	add	r2, r1
 8002dc2:	4291      	cmp	r1, r2
 8002dc4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8002dc8:	d100      	bne.n	8002dcc <memcpy+0xc>
 8002dca:	4770      	bx	lr
 8002dcc:	b510      	push	{r4, lr}
 8002dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002dd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002dd6:	4291      	cmp	r1, r2
 8002dd8:	d1f9      	bne.n	8002dce <memcpy+0xe>
 8002dda:	bd10      	pop	{r4, pc}

08002ddc <_init>:
 8002ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dde:	bf00      	nop
 8002de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002de2:	bc08      	pop	{r3}
 8002de4:	469e      	mov	lr, r3
 8002de6:	4770      	bx	lr

08002de8 <_fini>:
 8002de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dea:	bf00      	nop
 8002dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dee:	bc08      	pop	{r3}
 8002df0:	469e      	mov	lr, r3
 8002df2:	4770      	bx	lr
