
---------- Begin Simulation Statistics ----------
final_tick                               2542174000500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232165                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   232163                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.07                       # Real time elapsed on the host
host_tick_rate                              673073751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195777                       # Number of instructions simulated
sim_ops                                       4195777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012164                       # Number of seconds simulated
sim_ticks                                 12164155500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.619518                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  373936                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               738719                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2675                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111396                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            942871                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31621                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          205321                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           173700                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1145115                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70934                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29574                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195777                       # Number of instructions committed
system.cpu.committedOps                       4195777                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.795075                       # CPI: cycles per instruction
system.cpu.discardedOps                        300061                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616236                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1475860                       # DTB hits
system.cpu.dtb.data_misses                       8231                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   414849                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872111                       # DTB read hits
system.cpu.dtb.read_misses                       7391                       # DTB read misses
system.cpu.dtb.write_accesses                  201387                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      603749                       # DTB write hits
system.cpu.dtb.write_misses                       840                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18231                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3663805                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1149404                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           683584                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17094631                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172560                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  988379                       # ITB accesses
system.cpu.itb.fetch_acv                          554                       # ITB acv
system.cpu.itb.fetch_hits                      982751                       # ITB hits
system.cpu.itb.fetch_misses                      5628                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11209493000     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8870500      0.07%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19706000      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930131500      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12168201000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8203866000     67.42%     67.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3964335000     32.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24314841                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541410     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839227     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592472     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195777                       # Class of committed instruction
system.cpu.quiesceCycles                        13470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7220210                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158290                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318186                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22814457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22814457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22814457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22814457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116997.215385                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116997.215385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116997.215385                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116997.215385                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13054488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13054488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13054488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13054488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66946.092308                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66946.092308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66946.092308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66946.092308                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22464960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22464960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide       117005                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total       117005                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12854991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12854991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66953.078125                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66953.078125                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.288150                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539673074000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.288150                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205509                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205509                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130876                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34892                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88799                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34578                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28939                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28939                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89389                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41382                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11400064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11400064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18133753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160125                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002779                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052644                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159680     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160125                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836306534                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378341500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474069750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5716928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10217088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5716928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5716928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469981496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369952522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839934018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469981496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469981496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183579370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183579370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183579370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469981496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369952522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023513387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242018500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414266                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113973                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159642                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123464                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159642                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10354                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2060                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5764                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2047561500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4846711500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13715.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32465.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105544                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82107                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159642                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123464                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.687405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.351128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.785867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35205     42.41%     42.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24557     29.59%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10190     12.28%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4684      5.64%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2500      3.01%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1534      1.85%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          914      1.10%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          596      0.72%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2822      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83002                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.972304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.384369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.544833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1352     18.09%     18.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5642     75.49%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           293      3.92%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.11%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.239229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.743792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6689     89.50%     89.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      1.11%     90.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              469      6.28%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.27%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.83%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9554432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7767808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10217088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7901696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12164150500                       # Total gap between requests
system.mem_ctrls.avgGap                      42966.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5086592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7767808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418162362.360461473465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367295534.819494903088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638581774.131381392479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123464                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2584156250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2262555250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299171677500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28929.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32177.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2423149.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318743880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169401210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568165500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314160480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5306030820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        202799520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7839369090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.464722                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    473651000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11284384500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273940380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145591380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497750820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319401360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960067680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5239975230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        258425280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7695152130                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.608826                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    618221750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11139813750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              134500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12156955500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1707673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1707673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1707673                       # number of overall hits
system.cpu.icache.overall_hits::total         1707673                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89390                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89390                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89390                       # number of overall misses
system.cpu.icache.overall_misses::total         89390                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5509179500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5509179500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5509179500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5509179500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1797063                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1797063                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1797063                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1797063                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049742                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049742                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049742                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049742                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61630.825596                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61630.825596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61630.825596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61630.825596                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88799                       # number of writebacks
system.cpu.icache.writebacks::total             88799                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89390                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419790500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419790500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419790500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419790500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049742                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049742                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049742                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049742                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60630.836783                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60630.836783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60630.836783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60630.836783                       # average overall mshr miss latency
system.cpu.icache.replacements                  88799                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1707673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1707673                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89390                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89390                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5509179500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5509179500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1797063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1797063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049742                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61630.825596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61630.825596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419790500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419790500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049742                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049742                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60630.836783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60630.836783                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.852014                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1762893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.835199                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.852014                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3683515                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3683515                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333245                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333245                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333245                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333245                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106081                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106081                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106081                       # number of overall misses
system.cpu.dcache.overall_misses::total        106081                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6799508500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6799508500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6799508500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6799508500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439326                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439326                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439326                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073702                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073702                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64097.326571                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64097.326571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64097.326571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64097.326571                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34716                       # number of writebacks
system.cpu.dcache.writebacks::total             34716                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36644                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36644                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36644                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4424813000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4424813000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4424813000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4424813000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048243                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048243                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048243                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048243                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63724.138428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63724.138428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63724.138428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63724.138428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69291                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3327046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3327046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66953.362714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66953.362714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2705805500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2705805500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66834.765963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66834.765963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472462000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472462000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61580.485556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61580.485556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28952                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28952                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719007500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719007500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59374.395551                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59374.395551                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63667000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63667000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080086                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080086                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71056.919643                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71056.919643                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62771000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62771000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080086                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080086                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70056.919643                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70056.919643                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542174000500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.474233                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1394496                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69291                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.125211                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.474233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2993587                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2993587                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552024391500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 668164                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   668157                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.53                       # Real time elapsed on the host
host_tick_rate                              654656423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7704938                       # Number of instructions simulated
sim_ops                                       7704938                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007549                       # Number of seconds simulated
sim_ticks                                  7549268000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             42.688458                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181376                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               424883                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12352                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             68375                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            503350                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              17879                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          133577                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           115698                       # Number of indirect misses.
system.cpu.branchPred.lookups                  672747                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   81183                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        18312                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2769728                       # Number of instructions committed
system.cpu.committedOps                       2769728                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.398808                       # CPI: cycles per instruction
system.cpu.discardedOps                        271879                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   348403                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       873102                       # DTB hits
system.cpu.dtb.data_misses                       2165                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233098                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       543110                       # DTB read hits
system.cpu.dtb.read_misses                       1722                       # DTB read misses
system.cpu.dtb.write_accesses                  115305                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      329992                       # DTB write hits
system.cpu.dtb.write_misses                       443                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              204957                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2366742                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            711376                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           380144                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10463860                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.185226                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  576613                       # ITB accesses
system.cpu.itb.fetch_acv                          291                       # ITB acv
system.cpu.itb.fetch_hits                      575087                       # ITB hits
system.cpu.itb.fetch_misses                      1526                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.43%      3.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4337     82.63%     86.24% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.66%     89.90% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.92% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.94% # number of callpals executed
system.cpu.kern.callpal::rti                      297      5.66%     95.60% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.10%     96.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.20%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5249                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7191                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1819     38.85%     38.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2815     60.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4682                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1816     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.09%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1816     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3680                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5065858000     67.08%     67.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                73169000      0.97%     68.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8344500      0.11%     68.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2404458000     31.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7551829500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998351                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.645115                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 255                      
system.cpu.kern.mode_good::user                   255                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               477                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 255                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.534591                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.696721                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6099503000     80.77%     80.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1452326500     19.23%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         14953231                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107234      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1685570     60.86%     64.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4451      0.16%     64.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466482     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293291     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.28%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                39047      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2769728                       # Class of committed instruction
system.cpu.quiesceCycles                       145305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4489371                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2974191091                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2974191091                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2974191091                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2974191091                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117939.213697                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117939.213697                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117939.213697                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117939.213697                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            27                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1711881813                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1711881813                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1711881813                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1711881813                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67883.329883                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67883.329883                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67883.329883                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67883.329883                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7614467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7614467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115370.712121                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115370.712121                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4314467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4314467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65370.712121                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65370.712121                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2966576624                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2966576624                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117945.953562                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117945.953562                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1707567346                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1707567346                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67889.923108                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67889.923108                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              80577                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38777                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67270                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9271                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10324                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10324                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12576                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       201800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       201800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 323667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8609856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8609856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2333376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2335968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12555552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116796                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001456                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038124                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116626     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     170      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116796                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2576000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           665496251                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             362967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125579750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          357644000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4304576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1461376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5765952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4304576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4304576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2481728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2481728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38777                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38777                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         570197799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193578503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763776303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    570197799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        570197799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      328737568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            328737568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      328737568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        570197799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193578503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1092513870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000514932500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99379                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90093                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105981                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90093                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105981                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3534                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   910                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1329978000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  432795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2952959250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15364.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34114.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       100                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62078                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73748                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90093                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105981                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    381                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.814917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.195928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.232370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22529     40.37%     40.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16726     29.97%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7105     12.73%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3279      5.88%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1783      3.20%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          947      1.70%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          604      1.08%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          390      0.70%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2439      4.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55802                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.407218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.961745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1572     24.35%     24.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              46      0.71%     25.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            112      1.73%     26.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           651     10.08%     36.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3424     53.04%     89.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           400      6.20%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           120      1.86%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            51      0.79%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            34      0.53%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            21      0.33%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.274628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.964922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5593     86.63%     86.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              346      5.36%     91.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              332      5.14%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              120      1.86%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.40%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.19%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.09%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.17%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5539776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  226176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6724416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5765952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6782784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       733.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       890.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    898.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7549268000                       # Total gap between requests
system.mem_ctrls.avgGap                      38502.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4085184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1454592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6724416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 541136438.658688545227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 192679873.068488240242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 890737486.071497321129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105981                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2149568000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    803391250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 189581956250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31959.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35183.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1788829.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            221618460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117770235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           330981840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287361000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     596200800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3079074450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        308294880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4941301665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.540502                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    774076500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    252200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6528930000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            177214800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94165335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           287642040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261516780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     596200800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3140159070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        256851360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4813750185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.644628                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    640123000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    252200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6662874500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               208500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131462091                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1488500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              768000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               62000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9773591000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1021355                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1021355                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1021355                       # number of overall hits
system.cpu.icache.overall_hits::total         1021355                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67271                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67271                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67271                       # number of overall misses
system.cpu.icache.overall_misses::total         67271                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4411589500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4411589500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4411589500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4411589500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1088626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1088626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1088626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1088626                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061794                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061794                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061794                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061794                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65579.365551                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65579.365551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65579.365551                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65579.365551                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67270                       # number of writebacks
system.cpu.icache.writebacks::total             67270                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67271                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67271                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67271                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67271                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4344318500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4344318500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4344318500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4344318500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061794                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061794                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061794                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061794                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64579.365551                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64579.365551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64579.365551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64579.365551                       # average overall mshr miss latency
system.cpu.icache.replacements                  67270                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1021355                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1021355                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67271                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67271                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4411589500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4411589500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1088626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1088626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061794                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061794                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65579.365551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65579.365551                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4344318500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4344318500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061794                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64579.365551                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64579.365551                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1136709                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.897711                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2244523                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2244523                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       808984                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           808984                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       808984                       # number of overall hits
system.cpu.dcache.overall_hits::total          808984                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33660                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33660                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33660                       # number of overall misses
system.cpu.dcache.overall_misses::total         33660                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2222221000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2222221000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2222221000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2222221000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       842644                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       842644                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       842644                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       842644                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039946                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039946                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039946                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039946                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66019.637552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66019.637552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66019.637552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66019.637552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13625                       # number of writebacks
system.cpu.dcache.writebacks::total             13625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1497914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1497914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1497914500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1497914500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138848500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138848500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026616                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026616                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026616                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026616                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66787.698413                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66787.698413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66787.698413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66787.698413                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95101.712329                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95101.712329                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22830                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       509509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          509509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1006574500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1006574500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       523429                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       523429                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026594                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72311.386494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72311.386494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12097                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12097                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    877782500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    877782500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138848500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138848500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72561.998843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72561.998843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 190203.424658                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 190203.424658                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1215646500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1215646500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       319215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       319215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061839                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061839                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61582.902736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61582.902736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    620132000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    620132000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60026.328526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60026.328526                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6576                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6576                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          420                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32936500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32936500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78420.238095                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78420.238095                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          419                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          419                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32469500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32469500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059891                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059891                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77492.840095                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77492.840095                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6864                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6864                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6864                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6864                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9850391000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.885310                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              814325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22834                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.662827                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.885310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1735842                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1735842                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3202777785500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 443872                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   443872                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1765.06                       # Real time elapsed on the host
host_tick_rate                              368686591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   783459929                       # Number of instructions simulated
sim_ops                                     783459929                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.650753                       # Number of seconds simulated
sim_ticks                                650753394000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.502816                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20215753                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             23370052                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2323                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6140607                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          23116195                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             710630                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1706899                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           996269                       # Number of indirect misses.
system.cpu.branchPred.lookups                33601561                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4259602                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       350123                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   775754991                       # Number of instructions committed
system.cpu.committedOps                     775754991                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.676917                       # CPI: cycles per instruction
system.cpu.discardedOps                      16960996                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                174309871                       # DTB accesses
system.cpu.dtb.data_acv                            10                       # DTB access violations
system.cpu.dtb.data_hits                    175874991                       # DTB hits
system.cpu.dtb.data_misses                       4937                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                124932666                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    125657271                       # DTB read hits
system.cpu.dtb.read_misses                       4226                       # DTB read misses
system.cpu.dtb.write_accesses                49377205                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    50217720                       # DTB write hits
system.cpu.dtb.write_misses                       711                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              511218                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          600455305                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         137096078                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         53325178                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       606468148                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.596332                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               121294124                       # ITB accesses
system.cpu.itb.fetch_acv                          144                       # ITB acv
system.cpu.itb.fetch_hits                   121264402                       # ITB hits
system.cpu.itb.fetch_misses                     29722                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    68      0.40%      0.40% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14019     82.33%     82.73% # number of callpals executed
system.cpu.kern.callpal::rdps                    1472      8.64%     91.38% # number of callpals executed
system.cpu.kern.callpal::rti                     1236      7.26%     98.64% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.14%     98.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  17028                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      47676                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4437     27.84%     27.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.09%     27.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     666      4.18%     32.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10818     67.88%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15936                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4398     46.41%     46.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      666      7.03%     53.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4398     46.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9477                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             638372670500     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29451500      0.00%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               924392000      0.14%     98.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10813557500      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         650140071500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991210                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.406545                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.594691                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1174                      
system.cpu.kern.mode_good::user                  1173                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1173                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.901690                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.947921                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20931266500      3.22%      3.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         629168015000     96.77%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             40687000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       68                       # number of times the context was actually changed
system.cpu.numCycles                       1300876600                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48912994      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               549093687     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5218385      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                505390      0.07%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::MemRead              121779155     15.70%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49979180      6.44%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12364      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9113      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               244371      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                775754991                       # Class of committed instruction
system.cpu.quiesceCycles                       630188                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       694408452                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7640                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5520624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11041157                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2036042996                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2036042996                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2036042996                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2036042996                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117997.275920                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117997.275920                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117997.275920                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117997.275920                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           133                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    26.600000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1172315770                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1172315770                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1172315770                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1172315770                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67940.641553                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67940.641553                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67940.641553                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67940.641553                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4762485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4762485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       122115                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       122115                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2812485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2812485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        72115                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        72115                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2031280511                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2031280511                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117987.947897                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117987.947897                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1169503285                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1169503285                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67931.185235                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67931.185235                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5367970                       # Transaction distribution
system.membus.trans_dist::WriteReq               1216                       # Transaction distribution
system.membus.trans_dist::WriteResp              1216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       227449                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5087534                       # Transaction distribution
system.membus.trans_dist::CleanEvict           205558                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135800                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135800                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5087534                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        279991                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15256441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15256441                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1247260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1250582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16541535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    650810048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    650810048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     40063040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     40069793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               691981793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6198                       # Total snoops (count)
system.membus.snoopTraffic                     396672                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5522206                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001385                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037189                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5514558     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7648      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5522206                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3474000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32738213539                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             210235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2250662250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26861434250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      325207872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26608128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          351816128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    325207872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     325207872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14556736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14556736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5081373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          415752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5497127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       227449                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             227449                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         499740570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40888189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             540628956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    499740570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        499740570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22369051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22369051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22369051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        499740570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40888189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            562998007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5268688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4920724.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    413215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000656164500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       325320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       325320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15777133                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4947508                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5497127                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5307532                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5497127                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5307532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 163186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38844                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            873181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            194566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            154821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            536427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            223088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            276662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            295511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           227038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           307449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           387018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           422317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           253017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           746224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            851125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            188365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            160982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            110128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            539774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            286082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           214735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           358052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           418781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           243604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           740209                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56578313250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26669705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156589707000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10607.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29357.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4526040                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4285239                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5497127                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5307532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5161656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  166599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 313578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 325615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 325904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 325616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 325688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 326174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 325686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 325542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 325471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 325234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 325426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    206                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1791356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.801668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   243.091846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.672836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       432473     24.14%     24.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       413827     23.10%     47.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       242028     13.51%     60.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       158885      8.87%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110314      6.16%     75.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        92252      5.15%     80.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61951      3.46%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47051      2.63%     87.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       232575     12.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1791356                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       325320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.395973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.180580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2543      0.78%      0.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          28434      8.74%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        290297     89.23%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2849      0.88%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           579      0.18%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           248      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           117      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            61      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            56      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            28      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            30      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            19      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           14      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        325320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       325320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.652687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        297978     91.60%     91.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         25710      7.90%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1586      0.49%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            36      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        325320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              341372224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10443904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               337195968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               351816128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            339682048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       524.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       518.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    540.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    521.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  650750508500                       # Total gap between requests
system.mem_ctrls.avgGap                      60228.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    314926336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26445760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    337195968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 483941134.850231766701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40638681.632446467876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 196.695093994393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 518162442.346017181873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5081373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       415752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5307532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 141889330250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14700149000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       227750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15845430322750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27923.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35357.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    113875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2985461.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6294245580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3345486045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19553511180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14103604800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51369767280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     233132029200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53567594400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       381366238485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.038032                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 136965732250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21730020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 492057641750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6495986280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3452709975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18530827560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13398941340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51369767280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     230553474030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55739009280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       379540715745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.232787                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 142804159000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21730020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 486219215000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18432                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18432                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3322                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108889                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1749000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2106000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89913996                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              690500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1017000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    131492.427389                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       250500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    650431393500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    117550128                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        117550128                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    117550128                       # number of overall hits
system.cpu.icache.overall_hits::total       117550128                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5087533                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5087533                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5087533                       # number of overall misses
system.cpu.icache.overall_misses::total       5087533                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 316290799000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 316290799000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 316290799000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 316290799000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    122637661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    122637661                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    122637661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    122637661                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041484                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041484                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041484                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041484                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62169.778358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62169.778358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62169.778358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62169.778358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5087534                       # number of writebacks
system.cpu.icache.writebacks::total           5087534                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5087533                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5087533                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5087533                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5087533                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 311203265000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 311203265000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 311203265000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 311203265000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.041484                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041484                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.041484                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041484                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61169.778162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61169.778162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61169.778162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61169.778162                       # average overall mshr miss latency
system.cpu.icache.replacements                5087534                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    117550128                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       117550128                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5087533                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5087533                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 316290799000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 316290799000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    122637661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    122637661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62169.778358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62169.778358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5087533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5087533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 311203265000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 311203265000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.041484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61169.778162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61169.778162                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           122645868                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5088046                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.104709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         250362856                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        250362856                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    170079762                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        170079762                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    170079762                       # number of overall hits
system.cpu.dcache.overall_hits::total       170079762                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       557713                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         557713                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       557713                       # number of overall misses
system.cpu.dcache.overall_misses::total        557713                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37289903000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37289903000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37289903000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37289903000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    170637475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    170637475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    170637475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    170637475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003268                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003268                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003268                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003268                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66862.172838                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66862.172838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66862.172838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66862.172838                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       210233                       # number of writebacks
system.cpu.dcache.writebacks::total            210233                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       143412                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       143412                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       143412                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       143412                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       414301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       414301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       414301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       414301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1661                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1661                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27823090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27823090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27823090000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27823090000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87658000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87658000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67156.704908                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67156.704908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67156.704908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67156.704908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 52774.232390                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 52774.232390                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 415752                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    120352674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       120352674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       313961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        313961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21730863500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21730863500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    120666635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    120666635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69215.168444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69215.168444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       278501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       278501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19077204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19077204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87658000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87658000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68499.588870                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68499.588870                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196984.269663                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196984.269663                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49727088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49727088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243752                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243752                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15559039500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15559039500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49970840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49970840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004878                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004878                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63831.433178                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63831.433178                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107952                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107952                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       135800                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       135800                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1216                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8745886000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8745886000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64402.695140                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64402.695140                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10850                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10850                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1456                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1456                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    109144500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    109144500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.118316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74961.881868                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74961.881868                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1455                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1455                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    107628000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    107628000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.118235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73971.134021                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73971.134021                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12283                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12283                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12283                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12283                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 650753394000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           170581125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            416776                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            409.287303                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          595                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         341739880                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        341739880                       # Number of data accesses

---------- End Simulation Statistics   ----------
