Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9be92353aa2a411eb4853c0c0d5e6bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlD' [D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB/RV32Core.v:297]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB/RV32Core.v:298]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB/cache.sv" Line 3. Module cache(WAY_CNT=3,STRATEGY=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB/main_mem.sv" Line 2. Module main_mem(ADDR_LEN=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB/mem.sv" Line 2. Module mem(ADDR_LEN=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.IFSegReg
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IDSegReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ImmOperandUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_Reg
Compiling module xil_defaultlib.EXSegReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecisionMaking
Compiling module xil_defaultlib.MEMSegReg
Compiling module xil_defaultlib.mem(ADDR_LEN=12)
Compiling module xil_defaultlib.main_mem(ADDR_LEN=9)
Compiling module xil_defaultlib.cache(WAY_CNT=3,STRATEGY=1'b1)
Compiling module xil_defaultlib.WBSegReg
Compiling module xil_defaultlib.DataExt
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32Core
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
