module top_module(
    input clk,
    input areset,    // Freshly brainwashed Lemmings walk left.
    input bump_left,
    input bump_right,
    output walk_left,
    output walk_right); //  

    parameter LEFT=0, RIGHT=1;
    reg state, next_state;
    
    //NSL 
    always @(*) begin
        // State transition logic
        
        case(state)
            
            LEFT: 
                if(bump_left)
                    
                    begin
                        
                    next_state = RIGHT;    
                    end 
            
            	else 
                    next_state = LEFT; 
            
            RIGHT:
                
                if(bump_right)
                    next_state = LEFT;
            	else 
                    next_state = RIGHT;
            
        endcase 
        
    end

    //Register Logic 
    always @(posedge clk, posedge areset) begin
        // State flip-flops with asynchronous reset
        
        if(areset)
            begin
                
            state <= LEFT;    
                
            end 
        
        
        else 
            
            begin 
                
            state <= next_state;    
            end 
        
        
    end

    // Output logic
            assign walk_left = (state == LEFT);
            assign walk_right = (state == RIGHT);

endmodule
