

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Wed Sep 04 22:58:08 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATD0	set	31840
    48   000000                     _TRISD0	set	31912
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53   000840                     __pcinit:
    54                           	callstack 0
    55   000840                     start_initialization:
    56                           	callstack 0
    57   000840                     __initialization:
    58                           	callstack 0
    59   000840                     end_of_initialization:
    60                           	callstack 0
    61   000840                     __end_of__initialization:
    62                           	callstack 0
    63   000840  0100               	movlb	0
    64   000842  EF01  F004         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67   000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69   000001                     ??_main:
    70                           
    71                           ; 1 bytes @ 0x0
    72   000001                     	ds	2
    73                           
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 11 in file "main.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    93 ;;      Params:         0       0       0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0
    95 ;;      Temps:          2       0       0       0       0       0       0       0       0
    96 ;;      Totals:         2       0       0       0       0       0       0       0       0
    97 ;;Total ram usage:        2 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106   000802                     __ptext0:
   107                           	callstack 0
   108   000802                     _main:
   109                           	callstack 31
   110   000802                     
   111                           ;main.c: 13:     TRISD0 = 0;
   112   000802  9095               	bcf	3989,0,c	;volatile
   113   000804                     l11:
   114                           
   115                           ;main.c: 16:         LATD0 = 1;
   116   000804  808C               	bsf	3980,0,c	;volatile
   117   000806                     
   118                           ;main.c: 17:         _delay((unsigned long)((500)*(48000000/4000.0)));
   119   000806  0E1F               	movlw	31
   120   000808  6E02               	movwf	(??_main+1)^0,c
   121   00080A  0E71               	movlw	113
   122   00080C  6E01               	movwf	??_main^0,c
   123   00080E  0E1E               	movlw	30
   124   000810                     u17:
   125   000810  2EE8               	decfsz	wreg,f,c
   126   000812  D7FE               	bra	u17
   127   000814  2E01               	decfsz	??_main^0,f,c
   128   000816  D7FC               	bra	u17
   129   000818  2E02               	decfsz	(??_main+1)^0,f,c
   130   00081A  D7FA               	bra	u17
   131   00081C  D000               	nop2	
   132   00081E                     
   133                           ;main.c: 19:         LATD0 = 0;
   134   00081E  908C               	bcf	3980,0,c	;volatile
   135                           
   136                           ;main.c: 20:         _delay((unsigned long)((500)*(48000000/4000.0)));
   137   000820  0E1F               	movlw	31
   138   000822  6E02               	movwf	(??_main+1)^0,c
   139   000824  0E71               	movlw	113
   140   000826  6E01               	movwf	??_main^0,c
   141   000828  0E1E               	movlw	30
   142   00082A                     u27:
   143   00082A  2EE8               	decfsz	wreg,f,c
   144   00082C  D7FE               	bra	u27
   145   00082E  2E01               	decfsz	??_main^0,f,c
   146   000830  D7FC               	bra	u27
   147   000832  2E02               	decfsz	(??_main+1)^0,f,c
   148   000834  D7FA               	bra	u27
   149   000836  D000               	nop2	
   150   000838  EF02  F004         	goto	l11
   151   00083C  EF00  F000         	goto	start
   152   000840                     __end_of_main:
   153                           	callstack 0
   154                           
   155                           	psect	smallconst
   156   000800                     __psmallconst:
   157                           	callstack 0
   158   000800  00                 	db	0
   159   000801  00                 	db	0	; dummy byte at the end
   160   000000                     
   161                           	psect	rparam
   162   000000                     
   163                           	psect	config
   164                           
   165                           ;Config register CONFIG1L @ 0x300000
   166                           ;	unspecified, using default values
   167                           ;	PLL Prescaler Selection bits
   168                           ;	PLLDIV = 0x0, unprogrammed default
   169                           ;	System Clock Postscaler Selection bits
   170                           ;	CPUDIV = 0x0, unprogrammed default
   171                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   172                           ;	USBDIV = 0x0, unprogrammed default
   173   300000                     	org	3145728
   174   300000  00                 	db	0
   175                           
   176                           ;Config register CONFIG1H @ 0x300001
   177                           ;	Oscillator Selection bits
   178                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   179                           ;	Fail-Safe Clock Monitor Enable bit
   180                           ;	FCMEN = 0x0, unprogrammed default
   181                           ;	Internal/External Oscillator Switchover bit
   182                           ;	IESO = 0x0, unprogrammed default
   183   300001                     	org	3145729
   184   300001  0E                 	db	14
   185                           
   186                           ;Config register CONFIG2L @ 0x300002
   187                           ;	unspecified, using default values
   188                           ;	Power-up Timer Enable bit
   189                           ;	PWRT = 0x1, unprogrammed default
   190                           ;	Brown-out Reset Enable bits
   191                           ;	BOR = 0x3, unprogrammed default
   192                           ;	Brown-out Reset Voltage bits
   193                           ;	BORV = 0x3, unprogrammed default
   194                           ;	USB Voltage Regulator Enable bit
   195                           ;	VREGEN = 0x0, unprogrammed default
   196   300002                     	org	3145730
   197   300002  1F                 	db	31
   198                           
   199                           ;Config register CONFIG2H @ 0x300003
   200                           ;	Watchdog Timer Enable bit
   201                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   202                           ;	Watchdog Timer Postscale Select bits
   203                           ;	WDTPS = 0xF, unprogrammed default
   204   300003                     	org	3145731
   205   300003  1E                 	db	30
   206                           
   207                           ; Padding undefined space
   208   300004                     	org	3145732
   209   300004  FF                 	db	255
   210                           
   211                           ;Config register CONFIG3H @ 0x300005
   212                           ;	CCP2 MUX bit
   213                           ;	CCP2MX = 0x1, unprogrammed default
   214                           ;	PORTB A/D Enable bit
   215                           ;	PBADEN = 0x1, unprogrammed default
   216                           ;	Low-Power Timer 1 Oscillator Enable bit
   217                           ;	LPT1OSC = 0x0, unprogrammed default
   218                           ;	MCLR Pin Enable bit
   219                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   220   300005                     	org	3145733
   221   300005  83                 	db	131
   222                           
   223                           ;Config register CONFIG4L @ 0x300006
   224                           ;	Stack Full/Underflow Reset Enable bit
   225                           ;	STVREN = 0x1, unprogrammed default
   226                           ;	Single-Supply ICSP Enable bit
   227                           ;	LVP = OFF, Single-Supply ICSP disabled
   228                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   229                           ;	ICPRT = 0x0, unprogrammed default
   230                           ;	Extended Instruction Set Enable bit
   231                           ;	XINST = 0x0, unprogrammed default
   232                           ;	Background Debugger Enable bit
   233                           ;	DEBUG = 0x1, unprogrammed default
   234   300006                     	org	3145734
   235   300006  81                 	db	129
   236                           
   237                           ; Padding undefined space
   238   300007                     	org	3145735
   239   300007  FF                 	db	255
   240                           tosu	equ	0xFFF
   241                           tosh	equ	0xFFE
   242                           tosl	equ	0xFFD
   243                           stkptr	equ	0xFFC
   244                           pclatu	equ	0xFFB
   245                           pclath	equ	0xFFA
   246                           pcl	equ	0xFF9
   247                           tblptru	equ	0xFF8
   248                           tblptrh	equ	0xFF7
   249                           tblptrl	equ	0xFF6
   250                           tablat	equ	0xFF5
   251                           prodh	equ	0xFF4
   252                           prodl	equ	0xFF3
   253                           indf0	equ	0xFEF
   254                           postinc0	equ	0xFEE
   255                           postdec0	equ	0xFED
   256                           preinc0	equ	0xFEC
   257                           plusw0	equ	0xFEB
   258                           fsr0h	equ	0xFEA
   259                           fsr0l	equ	0xFE9
   260                           wreg	equ	0xFE8
   261                           indf1	equ	0xFE7
   262                           postinc1	equ	0xFE6
   263                           postdec1	equ	0xFE5
   264                           preinc1	equ	0xFE4
   265                           plusw1	equ	0xFE3
   266                           fsr1h	equ	0xFE2
   267                           fsr1l	equ	0xFE1
   268                           bsr	equ	0xFE0
   269                           indf2	equ	0xFDF
   270                           postinc2	equ	0xFDE
   271                           postdec2	equ	0xFDD
   272                           preinc2	equ	0xFDC
   273                           plusw2	equ	0xFDB
   274                           fsr2h	equ	0xFDA
   275                           fsr2l	equ	0xFD9
   276                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          6A      0       0      21        0.0%
BITBIGSFRlh          8      0       0      22        0.0%
BITBIGSFRll         2C      0       0      23        0.0%
BIGRAM             7FF      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Wed Sep 04 22:58:08 2024

                     l11 0804                       u17 0810                       u27 082A  
                    l690 0802                      l692 0806                      l694 081E  
                    wreg 0FE8                     _main 0802                     start 0000  
           ___param_bank 0000                    ?_main 0001                    _LATD0 7C60  
        __initialization 0840             __end_of_main 0840                   ??_main 0001  
          __activetblptr 0000                   _TRISD0 7CA8                   isa$std 0001  
           __mediumconst 0000               __accesstop 0060  __end_of__initialization 0840  
          ___rparam_used 0001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 0840  
                __ramtop 0800                  __ptext0 0802     end_of_initialization 0840  
    start_initialization 0840              __smallconst 0800                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
