
*** Running vivado
    with args -log oscilloscope.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source oscilloscope.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source oscilloscope.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/2018.3/IP_Core/ADC-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/2018.3/IP_Core/DAC-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/2018.3/IP_Core/UART-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top oscilloscope -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 472.797 ; gain = 105.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'oscilloscope' [E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/oscilloscope.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_5_10' [E:/2018.3/vivado_program/oscilloscope/oscilloscope.runs/synth_1/.Xil/Vivado-6684-DESKTOP-6MI8UE8/realtime/clk_5_10_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_5_10' (1#1) [E:/2018.3/vivado_program/oscilloscope/oscilloscope.runs/synth_1/.Xil/Vivado-6684-DESKTOP-6MI8UE8/realtime/clk_5_10_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Driver_DAC_0' [E:/2018.3/vivado_program/oscilloscope/oscilloscope.runs/synth_1/.Xil/Vivado-6684-DESKTOP-6MI8UE8/realtime/Driver_DAC_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_DAC_0' (2#1) [E:/2018.3/vivado_program/oscilloscope/oscilloscope.runs/synth_1/.Xil/Vivado-6684-DESKTOP-6MI8UE8/realtime/Driver_DAC_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_ADC_0' [E:/2018.3/vivado_program/oscilloscope/oscilloscope.runs/synth_1/.Xil/Vivado-6684-DESKTOP-6MI8UE8/realtime/Driver_ADC_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_ADC_0' (3#1) [E:/2018.3/vivado_program/oscilloscope/oscilloscope.runs/synth_1/.Xil/Vivado-6684-DESKTOP-6MI8UE8/realtime/Driver_ADC_0_stub.v:6]
WARNING: [Synth 8-689] width (21) of port connection 'Period' does not match port width (18) of module 'Driver_ADC_0' [E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/oscilloscope.v:74]
INFO: [Synth 8-6157] synthesizing module 'Driver_UART_0' [E:/2018.3/vivado_program/oscilloscope/oscilloscope.runs/synth_1/.Xil/Vivado-6684-DESKTOP-6MI8UE8/realtime/Driver_UART_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_UART_0' (4#1) [E:/2018.3/vivado_program/oscilloscope/oscilloscope.runs/synth_1/.Xil/Vivado-6684-DESKTOP-6MI8UE8/realtime/Driver_UART_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'UART_Send0' [E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/UART_Send0.v:23]
WARNING: [Synth 8-5788] Register Tx_En_reg in module UART_Send0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/UART_Send0.v:39]
INFO: [Synth 8-6155] done synthesizing module 'UART_Send0' (5#1) [E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/UART_Send0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oscilloscope' (6#1) [E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/new/oscilloscope.v:23]
WARNING: [Synth 8-3331] design UART_Send0 has unconnected port Enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 528.699 ; gain = 161.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 528.699 ; gain = 161.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 528.699 ; gain = 161.078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/clk_5_10/clk_5_10/clk_5_10_in_context.xdc] for cell 'clk_division'
Finished Parsing XDC File [e:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/clk_5_10/clk_5_10/clk_5_10_in_context.xdc] for cell 'clk_division'
Parsing XDC File [e:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/Driver_ADC_0/Driver_ADC_0_in_context.xdc] for cell 'u_Driver_ADC'
Finished Parsing XDC File [e:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_ADC_0/Driver_ADC_0/Driver_ADC_0_in_context.xdc] for cell 'u_Driver_ADC'
Parsing XDC File [e:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/Driver_DAC_0/Driver_DAC_0_in_context.xdc] for cell 'u_Driver_DAC'
Finished Parsing XDC File [e:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_DAC_0/Driver_DAC_0/Driver_DAC_0_in_context.xdc] for cell 'u_Driver_DAC'
Parsing XDC File [e:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_UART_0/Driver_UART_0/Driver_UART_0_in_context.xdc] for cell 'u_Driver_UART'
Finished Parsing XDC File [e:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/Driver_UART_0/Driver_UART_0/Driver_UART_0_in_context.xdc] for cell 'u_Driver_UART'
Parsing XDC File [E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/oscilloscope_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/oscilloscope_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.777 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.777 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 782.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 782.777 ; gain = 415.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 782.777 ; gain = 415.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  e:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/clk_5_10/clk_5_10/clk_5_10_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  e:/2018.3/vivado_program/oscilloscope/oscilloscope.srcs/sources_1/ip/clk_5_10/clk_5_10/clk_5_10_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for clk_division. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Driver_ADC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Driver_DAC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_Driver_UART. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 782.777 ; gain = 415.156
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Pulse_Init_Flag_reg' in module 'UART_Send0'
INFO: [Synth 8-5544] ROM "Pulse_Init_Flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Pulse_Init_Flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               10
*
                 iSTATE0 |                               01 |                               00
                  iSTATE |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Pulse_Init_Flag_reg' using encoding 'sequential' in module 'UART_Send0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 782.777 ; gain = 415.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_Send0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 782.777 ; gain = 415.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_division/clk_out1' to pin 'clk_division/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_division/clk_out2' to pin 'clk_division/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_division/clk_out3' to pin 'clk_division/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 812.746 ; gain = 445.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 822.281 ; gain = 454.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 831.938 ; gain = 464.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 831.938 ; gain = 464.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 831.938 ; gain = 464.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 831.938 ; gain = 464.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 831.938 ; gain = 464.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 831.938 ; gain = 464.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 831.938 ; gain = 464.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_5_10      |         1|
|2     |Driver_DAC_0  |         1|
|3     |Driver_ADC_0  |         1|
|4     |Driver_UART_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |Driver_ADC_0  |     1|
|2     |Driver_DAC_0  |     1|
|3     |Driver_UART_0 |     1|
|4     |clk_5_10      |     1|
|5     |LUT2          |     4|
|6     |LUT3          |     2|
|7     |LUT4          |     2|
|8     |FDCE          |     4|
|9     |FDPE          |     2|
|10    |FDRE          |     8|
|11    |LDC           |     1|
|12    |IBUF          |    11|
|13    |OBUF          |     6|
+------+--------------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |    84|
|2     |  u_UART_Send |UART_Send0 |    23|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 831.938 ; gain = 464.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 831.938 ; gain = 210.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 831.938 ; gain = 464.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 831.938 ; gain = 476.867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 831.938 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/2018.3/vivado_program/oscilloscope/oscilloscope.runs/synth_1/oscilloscope.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file oscilloscope_utilization_synth.rpt -pb oscilloscope_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 10:13:10 2020...
