 Begin reading netlist ( mylib.v )...
 End parsing Verilog file mylib.v with 0 errors.
 End reading netlist: #modules=46, top=udp_rslat, #lines=1689, CPU_time=0.00 sec, Memory=0MB
 Begin reading netlist ( circuit.v )...
 Error: Line of length 63843 exceeds current limit of 50000. (M18)
 End parsing Verilog file circuit.v with 0 errors.
 End reading netlist: #modules=1, top=CUT, #lines=0, CPU_time=0.01 sec, Memory=4MB
 ------------------------------------------------------------------------------
 Begin build model for topcut = CUT ...
 ------------------------------------------------------------------------------
 There were 4235 primitives and 947 faultable pins removed during model optimizations
 Warning: Rule B8 (unconnected module input pin) was violated 2 times.
 Warning: Rule B9 (undriven module internal net) was violated 1 times.
 Warning: Rule N23 (inconsistent UDP) was violated 1 times.
 End build model: #primitives=11062, CPU_time=0.01 sec, Memory=5MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.03 sec.
 ------------------------------------------------------------------------------
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 Clock rules checking completed, CPU time=0.00 sec.
 Performing clock grouping analysis for 1 clock.
 Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=527  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan behavior:  #LE=527
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=29(10873), observe=7(882), detect=31(3984), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.01 sec.
 ------------------------------------------------------------------------------
 0 faults were removed from the fault list.
 End parsing STIL file ./random_pattern_30.pattern with 0 errors.
 End reading 60 patterns, CPU_time = 0.00 sec, Memory = 0MB
 Begin PROOFS simulation of 60 external patterns
 Simulation completed: #patterns = 60/60, #fail_pats = 0(0), #failing_meas = 0(0), CPU time = 0.01
 Patterns written reference 120 V statements, generating 120 test cycles
 End writing file 'ATPG_pattern_fs_30.pattern' with 60 patterns, File_size = 31833, CPU_time = 0.0 sec.
