# Test Configuration for Two-Phase Architecture - Phase Participation Logic
# This pattern tests that only relevant bits participate in each phase

-DesignTarget: RAM
-ProcessNode: 90
-Capacity (MB): 16
-WordWidth (bit): 64

-DeviceRoadmap: LOP

-LocalWireType: LocalConservative
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: LocalConservative
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: non-H-tree
-InternalSensing: false

-MemoryCellInputFile: sample_PCRAM_stochastic.cell

-Temperature (K): 340

-OptimizationTarget: ReadLatency

-BufferDesignOptimization: latency

-ForceBank (Total AxB, Active CxD): 8x4, 1x1
-ForceMat (Total AxB, Active CxD): 1x4, 1x4
-ForceMuxSenseAmp: 8
-ForceMuxOutputLev1: 8
-ForceMuxOutputLev2: 1

# Test Pattern: Only bits 0-31 need SET (0â†’1), bits 32-63 already at target
# SET phase: 32 bits participate (targetBit=1, currentBit=0)
# RESET phase: 0 bits participate (no targetBit=0 transitions)
# Expected: Fast RESET phase (no operations), slower SET phase dominates
-WritePatternType: specific
-CurrentData: 0x00000000FFFFFFFF
-TargetData: 0xFFFFFFFFFFFFFFFF