
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns max -126.76

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns max -1.09

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack max -1.09

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.w[1][15]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.07    0.26    0.43    0.43 ^ u0.w[1][15]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         u0.w[1][15] (net)
                  0.26    0.00    0.43 ^ _16675_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.06    0.05    0.48 v _16675_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00327_ (net)
                  0.06    0.00    0.48 v u0.w[1][15]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][15]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa33_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa30_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa33_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.12    0.47    0.60    0.60 ^ sa33_sr[7]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         sa32_sub[7] (net)
                  0.47    0.00    0.60 ^ _27815_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.23    0.19    0.79 v _27815_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _03773_ (net)
                  0.23    0.00    0.79 v _27816_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.18    0.18    0.97 ^ _27816_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03774_ (net)
                  0.18    0.00    0.97 ^ _27818_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.06    0.14    0.11    1.07 v _27818_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _03776_ (net)
                  0.14    0.00    1.07 v _30806_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.12    1.19 ^ _30806_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06708_ (net)
                  0.12    0.00    1.19 ^ _30807_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.05    0.17    0.13    1.32 v _30807_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06709_ (net)
                  0.17    0.00    1.32 v _30808_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.13    0.12    1.44 ^ _30808_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06710_ (net)
                  0.13    0.00    1.44 ^ _30819_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.07    1.51 v _30819_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06721_ (net)
                  0.08    0.00    1.51 v _30821_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.02    0.20    0.15    1.66 ^ _30821_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _06723_ (net)
                  0.20    0.00    1.66 ^ place19924/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.01    0.07    0.14    1.80 ^ place19924/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net19924 (net)
                  0.07    0.00    1.80 ^ _30823_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.15    0.08    1.88 v _30823_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _06725_ (net)
                  0.15    0.00    1.88 v _30824_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.22    0.17    2.05 ^ _30824_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06726_ (net)
                  0.22    0.00    2.05 ^ _32131_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.17    0.28    2.32 ^ _32131_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _16176_[0] (net)
                  0.17    0.00    2.32 ^ place18358/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.01    0.08    0.14    2.47 ^ place18358/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net18358 (net)
                  0.08    0.00    2.47 ^ _30893_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.04    0.21    0.15    2.61 v _30893_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _06790_ (net)
                  0.21    0.00    2.61 v _30894_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.03    0.12    0.28    2.89 v _30894_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06791_ (net)
                  0.12    0.00    2.89 v _30904_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.16    3.05 v _30904_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _06801_ (net)
                  0.07    0.00    3.05 v _30905_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.09    3.14 ^ _30905_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06802_ (net)
                  0.11    0.00    3.14 ^ _30934_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.15    0.11    3.25 v _30934_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _06831_ (net)
                  0.15    0.00    3.25 v _30959_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.10    3.36 ^ _30959_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06856_ (net)
                  0.12    0.00    3.36 ^ _30971_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.10    0.08    3.44 v _30971_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06868_ (net)
                  0.10    0.00    3.44 v _30978_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.09    3.52 ^ _30978_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06875_ (net)
                  0.12    0.00    3.52 ^ _31019_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.11    0.07    3.59 v _31019_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _06916_ (net)
                  0.11    0.00    3.59 v _31096_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.08    0.53    0.34    3.93 ^ _31096_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _00152_ (net)
                  0.53    0.00    3.93 ^ sa30_sr[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.93   data arrival time

                  0.00    3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ sa30_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.16    2.84   library setup time
                                  2.84   data required time
-----------------------------------------------------------------------------
                                  2.84   data required time
                                 -3.93   data arrival time
-----------------------------------------------------------------------------
                                 -1.09   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa33_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa30_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa33_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.12    0.47    0.60    0.60 ^ sa33_sr[7]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         sa32_sub[7] (net)
                  0.47    0.00    0.60 ^ _27815_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.23    0.19    0.79 v _27815_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _03773_ (net)
                  0.23    0.00    0.79 v _27816_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.18    0.18    0.97 ^ _27816_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _03774_ (net)
                  0.18    0.00    0.97 ^ _27818_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.06    0.14    0.11    1.07 v _27818_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _03776_ (net)
                  0.14    0.00    1.07 v _30806_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.12    1.19 ^ _30806_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06708_ (net)
                  0.12    0.00    1.19 ^ _30807_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.05    0.17    0.13    1.32 v _30807_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06709_ (net)
                  0.17    0.00    1.32 v _30808_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.13    0.12    1.44 ^ _30808_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06710_ (net)
                  0.13    0.00    1.44 ^ _30819_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.07    1.51 v _30819_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06721_ (net)
                  0.08    0.00    1.51 v _30821_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     2    0.02    0.20    0.15    1.66 ^ _30821_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _06723_ (net)
                  0.20    0.00    1.66 ^ place19924/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.01    0.07    0.14    1.80 ^ place19924/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net19924 (net)
                  0.07    0.00    1.80 ^ _30823_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.15    0.08    1.88 v _30823_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _06725_ (net)
                  0.15    0.00    1.88 v _30824_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.22    0.17    2.05 ^ _30824_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06726_ (net)
                  0.22    0.00    2.05 ^ _32131_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.17    0.28    2.32 ^ _32131_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _16176_[0] (net)
                  0.17    0.00    2.32 ^ place18358/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.01    0.08    0.14    2.47 ^ place18358/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net18358 (net)
                  0.08    0.00    2.47 ^ _30893_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.04    0.21    0.15    2.61 v _30893_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _06790_ (net)
                  0.21    0.00    2.61 v _30894_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.03    0.12    0.28    2.89 v _30894_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06791_ (net)
                  0.12    0.00    2.89 v _30904_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.16    3.05 v _30904_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _06801_ (net)
                  0.07    0.00    3.05 v _30905_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.09    3.14 ^ _30905_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06802_ (net)
                  0.11    0.00    3.14 ^ _30934_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.02    0.15    0.11    3.25 v _30934_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _06831_ (net)
                  0.15    0.00    3.25 v _30959_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.10    3.36 ^ _30959_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06856_ (net)
                  0.12    0.00    3.36 ^ _30971_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.10    0.08    3.44 v _30971_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06868_ (net)
                  0.10    0.00    3.44 v _30978_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.09    3.52 ^ _30978_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _06875_ (net)
                  0.12    0.00    3.52 ^ _31019_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.11    0.07    3.59 v _31019_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _06916_ (net)
                  0.11    0.00    3.59 v _31096_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.08    0.53    0.34    3.93 ^ _31096_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _00152_ (net)
                  0.53    0.00    3.93 ^ sa30_sr[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.93   data arrival time

                  0.00    3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ sa30_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.16    2.84   library setup time
                                  2.84   data required time
-----------------------------------------------------------------------------
                                  2.84   data required time
                                 -3.93   data arrival time
-----------------------------------------------------------------------------
                                 -1.09   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.13e-01   8.92e-02   3.30e-07   4.02e-01   3.1%
Combinational          6.50e+00   5.89e+00   4.10e-06   1.24e+01  96.9%
Clock                  0.00e+00   0.00e+00   1.20e-07   1.20e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.82e+00   5.98e+00   4.55e-06   1.28e+01 100.0%
                          53.3%      46.7%       0.0%
