\hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c}{}\section{bsps/arm/atsam/contrib/libraries/libchip/source/pmc.c File Reference}
\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c}\index{bsps/arm/atsam/contrib/libraries/libchip/source/pmc.c@{bsps/arm/atsam/contrib/libraries/libchip/source/pmc.c}}
{\ttfamily \#include \char`\"{}chip.\+h\char`\"{}}\newline
{\ttfamily \#include $<$assert.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a153aae79b580bff6d75343fe74032308}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a153aae79b580bff6d75343fe74032308}} 
\#define {\bfseries M\+A\+S\+K\+\_\+\+S\+T\+A\+T\+U\+S0}~0x\+F\+F\+F\+F\+F\+F\+FC
\item 
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a11a65b5aff48a546b3de83a09c139ac8}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a11a65b5aff48a546b3de83a09c139ac8}} 
\#define {\bfseries M\+A\+S\+K\+\_\+\+S\+T\+A\+T\+U\+S1}~0x\+F\+F\+F\+F\+F\+F\+FF
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a4154148b8d69545bca1b5c868c004d49}{P\+M\+C\+\_\+\+Enable\+Peripheral}} (uint32\+\_\+t dw\+Id)
\begin{DoxyCompactList}\small\item\em Enables the clock of a peripheral. The peripheral ID is used to identify which peripheral is targeted. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a2bb6755e2bf15a75e193cb6510064fa4}{P\+M\+C\+\_\+\+Disable\+Peripheral}} (uint32\+\_\+t dw\+Id)
\begin{DoxyCompactList}\small\item\em Disables the clock of a peripheral. The peripheral ID is used to identify which peripheral is targeted. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a1595a66f22522f696080e9d3c68e1869}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a1595a66f22522f696080e9d3c68e1869}} 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a1595a66f22522f696080e9d3c68e1869}{P\+M\+C\+\_\+\+Enable\+All\+Peripherals}} (void)
\begin{DoxyCompactList}\small\item\em Enable all the periph clock via P\+MC. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a9c5caa48f71136fd064db7ed4b36549c}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a9c5caa48f71136fd064db7ed4b36549c}} 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a9c5caa48f71136fd064db7ed4b36549c}{P\+M\+C\+\_\+\+Disable\+All\+Peripherals}} (void)
\begin{DoxyCompactList}\small\item\em Disable all the periph clock via P\+MC. \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a13d9ea02189cb126f06a7d9c7241314a}{P\+M\+C\+\_\+\+Is\+Periph\+Enabled}} (uint32\+\_\+t dw\+Id)
\begin{DoxyCompactList}\small\item\em Get Periph Status for the given peripheral ID. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a9cdd9f6f0a26e610daf0553928018371}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a9cdd9f6f0a26e610daf0553928018371}} 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a9cdd9f6f0a26e610daf0553928018371}{P\+M\+C\+\_\+\+Enable\+Ext\+Osc}} (void)
\begin{DoxyCompactList}\small\item\em Enable external oscillator as main clock input. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a011102ee33b21ca80407a3af59ac2549}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a011102ee33b21ca80407a3af59ac2549}} 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a011102ee33b21ca80407a3af59ac2549}{P\+M\+C\+\_\+\+Disable\+Ext\+Osc}} (void)
\begin{DoxyCompactList}\small\item\em Disable external 12M\+Hz oscillator. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_abe6fb2019daf734e733fb95c36faece8}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_abe6fb2019daf734e733fb95c36faece8}} 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_abe6fb2019daf734e733fb95c36faece8}{P\+M\+C\+\_\+\+Select\+Ext\+Osc}} (void)
\begin{DoxyCompactList}\small\item\em Select external O\+SC. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a0953cfd4133563007de5a17fd4891b38}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a0953cfd4133563007de5a17fd4891b38}} 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a0953cfd4133563007de5a17fd4891b38}{P\+M\+C\+\_\+\+Select\+Ext\+Bypass\+Osc}} (void)
\begin{DoxyCompactList}\small\item\em Select external O\+SC. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_ad9f77d46b39ee3dfc7625ca28366c080}{P\+M\+C\+\_\+\+Enable\+Int\+R\+C4\+\_\+8\+\_\+12\+M\+Hz}} (uint32\+\_\+t freq\+Select)
\begin{DoxyCompactList}\small\item\em Enable internal 4/8/12\+M\+Hz fast RC as main clock input. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a1ee2f3bdfda0aadc728aa36d13a3371e}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a1ee2f3bdfda0aadc728aa36d13a3371e}} 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a1ee2f3bdfda0aadc728aa36d13a3371e}{P\+M\+C\+\_\+\+Disable\+Int\+R\+C4\+\_\+8\+\_\+12\+M\+Hz}} (void)
\begin{DoxyCompactList}\small\item\em Disable internal 4/8/12\+M\+Hz fast RC. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a009f9a3d93428949ca9259f4761381a1}{P\+M\+C\+\_\+\+Set\+Plla\+Clock}} (uint32\+\_\+t mul, uint32\+\_\+t div)
\begin{DoxyCompactList}\small\item\em Configure P\+L\+LA clock by giving M\+UL and D\+IV. Disable P\+L\+LA when \textquotesingle{}mul\textquotesingle{} set to 0. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a42c60c846653995b36b8e76330895326}{P\+M\+C\+\_\+\+Set\+Mck\+Selection}} (uint32\+\_\+t clock\+Source, uint32\+\_\+t prescaler)
\begin{DoxyCompactList}\small\item\em Selection of Master Clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a388ea73a2dc727baaefb9f11edf9bf56}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a388ea73a2dc727baaefb9f11edf9bf56}} 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a388ea73a2dc727baaefb9f11edf9bf56}{P\+M\+C\+\_\+\+Disable\+All\+Clocks}} (void)
\begin{DoxyCompactList}\small\item\em Disable all clocks. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a2d4ef8737585f8d3f91ec9d9f205b570}{P\+M\+C\+\_\+\+Configure\+Mck\+With\+Plla}} (uint32\+\_\+t mul, uint32\+\_\+t div, uint32\+\_\+t prescaler)
\begin{DoxyCompactList}\small\item\em Configure P\+L\+LA as clock input for M\+CK. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_aec705190fa14349d93b3810961b40cc1}{P\+M\+C\+\_\+\+Enable\+X\+T32\+K\+F\+ME}} (void)
\begin{DoxyCompactList}\small\item\em Configure P\+L\+LA as clock input for M\+CK. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_aaf2485e6f6df5a7f64c492d3895dcd8c}{P\+M\+C\+\_\+\+Configure\+P\+C\+K0}} (uint32\+\_\+t Master\+Clk, uint32\+\_\+t prescaler)
\begin{DoxyCompactList}\small\item\em Configure P\+L\+LA as clock input for M\+CK. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_ae15d5826472f8b0bb8e3984f966e23f6}{P\+M\+C\+\_\+\+Configure\+P\+C\+K1}} (uint32\+\_\+t Master\+Clk, uint32\+\_\+t prescaler)
\begin{DoxyCompactList}\small\item\em Configure P\+L\+LA as clock input for M\+CK. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a71685a1121066ca59e05d677c3bff413}{P\+M\+C\+\_\+\+Configure\+P\+C\+K2}} (uint32\+\_\+t Master\+Clk, uint32\+\_\+t prescaler)
\begin{DoxyCompactList}\small\item\em Configure P\+L\+LA as clock input for M\+CK. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\hypertarget{group__RTEMSBSPsARM_Purpose}{}\subsection{Purpose}\label{group__RTEMSBSPsARM_Purpose}
Interface for configuring and using Power Management Controller (P\+MC) peripherals.

Implementation of Power Management Controller (P\+MC). 

\subsection{Function Documentation}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a2d4ef8737585f8d3f91ec9d9f205b570}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a2d4ef8737585f8d3f91ec9d9f205b570}} 
\index{pmc.c@{pmc.c}!PMC\_ConfigureMckWithPlla@{PMC\_ConfigureMckWithPlla}}
\index{PMC\_ConfigureMckWithPlla@{PMC\_ConfigureMckWithPlla}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_ConfigureMckWithPlla()}{PMC\_ConfigureMckWithPlla()}}
{\footnotesize\ttfamily void P\+M\+C\+\_\+\+Configure\+Mck\+With\+Plla (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{mul,  }\item[{uint32\+\_\+t}]{div,  }\item[{uint32\+\_\+t}]{prescaler }\end{DoxyParamCaption})}



Configure P\+L\+LA as clock input for M\+CK. 


\begin{DoxyParams}{Parameters}
{\em mul} & P\+LL multiplier factor (not shifted, don\textquotesingle{}t minus 1). \\
\hline
{\em div} & P\+LL divider factor (not shifted). \\
\hline
{\em prescaler} & Master Clock prescaler (shifted as in register). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_aaf2485e6f6df5a7f64c492d3895dcd8c}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_aaf2485e6f6df5a7f64c492d3895dcd8c}} 
\index{pmc.c@{pmc.c}!PMC\_ConfigurePCK0@{PMC\_ConfigurePCK0}}
\index{PMC\_ConfigurePCK0@{PMC\_ConfigurePCK0}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_ConfigurePCK0()}{PMC\_ConfigurePCK0()}}
{\footnotesize\ttfamily void P\+M\+C\+\_\+\+Configure\+P\+C\+K0 (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Master\+Clk,  }\item[{uint32\+\_\+t}]{prescaler }\end{DoxyParamCaption})}



Configure P\+L\+LA as clock input for M\+CK. 


\begin{DoxyParams}{Parameters}
{\em mul} & P\+LL multiplier factor (not shifted, don\textquotesingle{}t minus 1). \\
\hline
{\em div} & P\+LL divider factor (not shifted). \\
\hline
{\em prescaler} & Master Clock prescaler (shifted as in register). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_ae15d5826472f8b0bb8e3984f966e23f6}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_ae15d5826472f8b0bb8e3984f966e23f6}} 
\index{pmc.c@{pmc.c}!PMC\_ConfigurePCK1@{PMC\_ConfigurePCK1}}
\index{PMC\_ConfigurePCK1@{PMC\_ConfigurePCK1}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_ConfigurePCK1()}{PMC\_ConfigurePCK1()}}
{\footnotesize\ttfamily void P\+M\+C\+\_\+\+Configure\+P\+C\+K1 (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Master\+Clk,  }\item[{uint32\+\_\+t}]{prescaler }\end{DoxyParamCaption})}



Configure P\+L\+LA as clock input for M\+CK. 


\begin{DoxyParams}{Parameters}
{\em mul} & P\+LL multiplier factor (not shifted, don\textquotesingle{}t minus 1). \\
\hline
{\em div} & P\+LL divider factor (not shifted). \\
\hline
{\em prescaler} & Master Clock prescaler (shifted as in register). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a71685a1121066ca59e05d677c3bff413}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a71685a1121066ca59e05d677c3bff413}} 
\index{pmc.c@{pmc.c}!PMC\_ConfigurePCK2@{PMC\_ConfigurePCK2}}
\index{PMC\_ConfigurePCK2@{PMC\_ConfigurePCK2}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_ConfigurePCK2()}{PMC\_ConfigurePCK2()}}
{\footnotesize\ttfamily void P\+M\+C\+\_\+\+Configure\+P\+C\+K2 (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{Master\+Clk,  }\item[{uint32\+\_\+t}]{prescaler }\end{DoxyParamCaption})}



Configure P\+L\+LA as clock input for M\+CK. 


\begin{DoxyParams}{Parameters}
{\em mul} & P\+LL multiplier factor (not shifted, don\textquotesingle{}t minus 1). \\
\hline
{\em div} & P\+LL divider factor (not shifted). \\
\hline
{\em prescaler} & Master Clock prescaler (shifted as in register). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a2bb6755e2bf15a75e193cb6510064fa4}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a2bb6755e2bf15a75e193cb6510064fa4}} 
\index{pmc.c@{pmc.c}!PMC\_DisablePeripheral@{PMC\_DisablePeripheral}}
\index{PMC\_DisablePeripheral@{PMC\_DisablePeripheral}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_DisablePeripheral()}{PMC\_DisablePeripheral()}}
{\footnotesize\ttfamily void P\+M\+C\+\_\+\+Disable\+Peripheral (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{dw\+Id }\end{DoxyParamCaption})}



Disables the clock of a peripheral. The peripheral ID is used to identify which peripheral is targeted. 

\begin{DoxyNote}{Note}
The ID must N\+OT be shifted (i.\+e. 1 $<$$<$ I\+D\+\_\+xxx).
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em id} & Peripheral ID (I\+D\+\_\+xxx). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_ad9f77d46b39ee3dfc7625ca28366c080}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_ad9f77d46b39ee3dfc7625ca28366c080}} 
\index{pmc.c@{pmc.c}!PMC\_EnableIntRC4\_8\_12MHz@{PMC\_EnableIntRC4\_8\_12MHz}}
\index{PMC\_EnableIntRC4\_8\_12MHz@{PMC\_EnableIntRC4\_8\_12MHz}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_EnableIntRC4\_8\_12MHz()}{PMC\_EnableIntRC4\_8\_12MHz()}}
{\footnotesize\ttfamily void P\+M\+C\+\_\+\+Enable\+Int\+R\+C4\+\_\+8\+\_\+12\+M\+Hz (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{freq\+Select }\end{DoxyParamCaption})}



Enable internal 4/8/12\+M\+Hz fast RC as main clock input. 


\begin{DoxyParams}{Parameters}
{\em freq\+Select} & fast RC frequency (F\+A\+S\+T\+\_\+\+R\+C\+\_\+4\+M\+HZ, F\+A\+S\+T\+\_\+\+R\+C\+\_\+8\+M\+HZ, F\+A\+S\+T\+\_\+\+R\+C\+\_\+12\+M\+HZ). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a4154148b8d69545bca1b5c868c004d49}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a4154148b8d69545bca1b5c868c004d49}} 
\index{pmc.c@{pmc.c}!PMC\_EnablePeripheral@{PMC\_EnablePeripheral}}
\index{PMC\_EnablePeripheral@{PMC\_EnablePeripheral}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_EnablePeripheral()}{PMC\_EnablePeripheral()}}
{\footnotesize\ttfamily void P\+M\+C\+\_\+\+Enable\+Peripheral (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{dw\+Id }\end{DoxyParamCaption})}



Enables the clock of a peripheral. The peripheral ID is used to identify which peripheral is targeted. 

\begin{DoxyNote}{Note}
The ID must N\+OT be shifted (i.\+e. 1 $<$$<$ I\+D\+\_\+xxx).
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em id} & Peripheral ID (I\+D\+\_\+xxx). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_aec705190fa14349d93b3810961b40cc1}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_aec705190fa14349d93b3810961b40cc1}} 
\index{pmc.c@{pmc.c}!PMC\_EnableXT32KFME@{PMC\_EnableXT32KFME}}
\index{PMC\_EnableXT32KFME@{PMC\_EnableXT32KFME}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_EnableXT32KFME()}{PMC\_EnableXT32KFME()}}
{\footnotesize\ttfamily void P\+M\+C\+\_\+\+Enable\+X\+T32\+K\+F\+ME (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Configure P\+L\+LA as clock input for M\+CK. 


\begin{DoxyParams}{Parameters}
{\em mul} & P\+LL multiplier factor (not shifted, don\textquotesingle{}t minus 1). \\
\hline
{\em div} & P\+LL divider factor (not shifted). \\
\hline
{\em prescaler} & Master Clock prescaler (shifted as in register). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a13d9ea02189cb126f06a7d9c7241314a}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a13d9ea02189cb126f06a7d9c7241314a}} 
\index{pmc.c@{pmc.c}!PMC\_IsPeriphEnabled@{PMC\_IsPeriphEnabled}}
\index{PMC\_IsPeriphEnabled@{PMC\_IsPeriphEnabled}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_IsPeriphEnabled()}{PMC\_IsPeriphEnabled()}}
{\footnotesize\ttfamily uint32\+\_\+t P\+M\+C\+\_\+\+Is\+Periph\+Enabled (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{dw\+Id }\end{DoxyParamCaption})}



Get Periph Status for the given peripheral ID. 


\begin{DoxyParams}{Parameters}
{\em id} & Peripheral ID (I\+D\+\_\+xxx). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a42c60c846653995b36b8e76330895326}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a42c60c846653995b36b8e76330895326}} 
\index{pmc.c@{pmc.c}!PMC\_SetMckSelection@{PMC\_SetMckSelection}}
\index{PMC\_SetMckSelection@{PMC\_SetMckSelection}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_SetMckSelection()}{PMC\_SetMckSelection()}}
{\footnotesize\ttfamily void P\+M\+C\+\_\+\+Set\+Mck\+Selection (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{clock\+Source,  }\item[{uint32\+\_\+t}]{prescaler }\end{DoxyParamCaption})}



Selection of Master Clock. 


\begin{DoxyParams}{Parameters}
{\em clock\+Source} & Master Clock source. \\
\hline
{\em prescaler} & Master Clock prescaler.\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
The P\+M\+C\+\_\+\+M\+C\+KR register must not be programmed in a single write operation (see. Product Data Sheet). 
\end{DoxyNote}
\mbox{\Hypertarget{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a009f9a3d93428949ca9259f4761381a1}\label{atsam_2contrib_2libraries_2libchip_2source_2pmc_8c_a009f9a3d93428949ca9259f4761381a1}} 
\index{pmc.c@{pmc.c}!PMC\_SetPllaClock@{PMC\_SetPllaClock}}
\index{PMC\_SetPllaClock@{PMC\_SetPllaClock}!pmc.c@{pmc.c}}
\subsubsection{\texorpdfstring{PMC\_SetPllaClock()}{PMC\_SetPllaClock()}}
{\footnotesize\ttfamily void P\+M\+C\+\_\+\+Set\+Plla\+Clock (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{mul,  }\item[{uint32\+\_\+t}]{div }\end{DoxyParamCaption})}



Configure P\+L\+LA clock by giving M\+UL and D\+IV. Disable P\+L\+LA when \textquotesingle{}mul\textquotesingle{} set to 0. 


\begin{DoxyParams}{Parameters}
{\em mul} & P\+LL multiplier factor. \\
\hline
{\em div} & P\+LL divider factor. \\
\hline
\end{DoxyParams}
