`timescale 1ns / 1ps

module Traffic_Light_Controller_TB;
    reg clk, rst;
    wire [2:0] light_M1, light_S, light_MT, light_M2;
    
    // Instantiate the DUT (Device Under Test)
    Traffic_Light_Controller dut (
        .clk(clk), 
        .rst(rst), 
        .light_M1(light_M1), 
        .light_S(light_S),  
        .light_M2(light_M2),
        .light_MT(light_MT)
    );
    
    // Clock Generation
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // 10ns clock period
    end
    
    // Testbench Stimulus
    initial begin
        rst = 1;
        #10 rst = 0;
        #200;
        $finish;
    end
    
    // Monitor Outputs
    initial begin
        $monitor("Time=%0t, State=%0d, M1=%b, S=%b, MT=%b, M2=%b", $time, dut.ps, light_M1, light_S, light_MT, light_M2);
    end
    
endmodule
